<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EZR32 CMSIS: release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EZR32WG/Include/ezr32wg_dma.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EZR32WG/Include/ezr32wg_dma.h File Reference</h1>EZR32WG_DMA register and bit field definitions. <a href="#_details">More...</a>
<p>

<p>
<a href="ezr32wg__dma_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__TypeDef.html">DMA_TypeDef</a></td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcd90b4632b97899013fdb704f3381515">_DMA_STATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x100B0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gea33317e78a704009ba74c3eca4f1fe7">_DMA_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x001F00F1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga4ebbf0d899b79550c533149c3147c4b">DMA_STATUS_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga0d60f6595e4fdba10540da532a87954">_DMA_STATUS_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdaed10590d1bd44cb981672a9c970050">_DMA_STATUS_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gea301f6913d2305adafab9d1beee60f5">_DMA_STATUS_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0022a9e388fefae83f37cbc36fdfcf78">DMA_STATUS_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_EN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g64d5b864076193f26472919974a19cf7">_DMA_STATUS_STATE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g34311d933da2ad07f596a42b28a3bb3d">_DMA_STATUS_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0xF0UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5fc81d58b7b7697ed14704f4d83892b5">_DMA_STATUS_STATE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g373ca42ab2188ff5a688ab0c4e971255">_DMA_STATUS_STATE_IDLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gaadf2a556bd7291d79d84f0d5da23671">_DMA_STATUS_STATE_RDCHCTRLDATA</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gea8273b57c95cbb56ecb8e3a01846abe">_DMA_STATUS_STATE_RDSRCENDPTR</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb0b7e37fe391455975a28072136fa7a6">_DMA_STATUS_STATE_RDDSTENDPTR</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g66a9173642fcb2ba957f72ead6078098">_DMA_STATUS_STATE_RDSRCDATA</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4e2c12419cbefcfa9fd9095aa6fc4561">_DMA_STATUS_STATE_WRDSTDATA</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge3669745e47ae38c0ddd1802e35da1e8">_DMA_STATUS_STATE_WAITREQCLR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g30279c7bb54b4a2b929dbcad67fce4c9">_DMA_STATUS_STATE_WRCHCTRLDATA</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gccc07894e802e59089e71fd9efdbcdec">_DMA_STATUS_STATE_STALLED</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g07774a9be4607bce23a210508027edc5">_DMA_STATUS_STATE_DONE</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf64c3259635b37bec935358a0f68086a">_DMA_STATUS_STATE_PERSCATTRANS</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g161afa373c83e6414d42e33e7d4af138">DMA_STATUS_STATE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2012a9340aeacdd304b4c5bb56f8b756">DMA_STATUS_STATE_IDLE</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_IDLE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6425fdcd4a904f3588d10e140e093d04">DMA_STATUS_STATE_RDCHCTRLDATA</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_RDCHCTRLDATA &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g91d9e2e399bf3643c96ac00aa4b28cb7">DMA_STATUS_STATE_RDSRCENDPTR</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_RDSRCENDPTR &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd35d1b761b587f6aad09865b58e50bea">DMA_STATUS_STATE_RDDSTENDPTR</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_RDDSTENDPTR &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1a2a678458971d5c4c3e2fdd4b5057ff">DMA_STATUS_STATE_RDSRCDATA</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_RDSRCDATA &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7fcf881c9d572cf2491549d58e9d63f7">DMA_STATUS_STATE_WRDSTDATA</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_WRDSTDATA &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g405cd4043e3dc6c58ceafa11778538a4">DMA_STATUS_STATE_WAITREQCLR</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_WAITREQCLR &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9b1ecc10aacb577f48aef77b022c0735">DMA_STATUS_STATE_WRCHCTRLDATA</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_WRCHCTRLDATA &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0fa1b47c8b1456d49df1f144ad811213">DMA_STATUS_STATE_STALLED</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_STALLED &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g405c39e8c006efdbd017b044ab64c0cb">DMA_STATUS_STATE_DONE</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_DONE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#geedfad1994bf3451f78e44cf5cbdd10a">DMA_STATUS_STATE_PERSCATTRANS</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_PERSCATTRANS &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9ae827fc1efe28749d5b612bc60ca4c1">_DMA_STATUS_CHNUM_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga76b997f130d4cee3e52cfedcd9bfadf">_DMA_STATUS_CHNUM_MASK</a>&nbsp;&nbsp;&nbsp;0x1F0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g03d29bd7dde9da2943451036ddc57c74">_DMA_STATUS_CHNUM_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd14af2bdf6008b86e6a380f02e31386c">DMA_STATUS_CHNUM_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_CHNUM_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb90198e1bedf914a70db25cc68aedb99">_DMA_CONFIG_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g926fd50cba450b4090cc75ad1b9985df">_DMA_CONFIG_MASK</a>&nbsp;&nbsp;&nbsp;0x00000021UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g81aa7ec1a6e990962b9ee3df8f82c711">DMA_CONFIG_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g173294a771ff2ea7b767b22d57baff40">_DMA_CONFIG_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd8190300fc7a8b873ebfcb883119fe46">_DMA_CONFIG_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g382f1997ddfe39e39c2d3594e02fe45d">_DMA_CONFIG_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g04417301893c1c0aac33d8b001818e2f">DMA_CONFIG_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CONFIG_EN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9942cb4bbf0bee23640cfa11013d8afe">DMA_CONFIG_CHPROT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g65c46484750e13e3576bead09faf24af">_DMA_CONFIG_CHPROT_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf10ca2f3d02f6497d0ac261407c253a7">_DMA_CONFIG_CHPROT_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4e212830275a28758fcc0ee7a1d57d37">_DMA_CONFIG_CHPROT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g42d647a30b5cc8f74ccf506e5aaeec3f">DMA_CONFIG_CHPROT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CONFIG_CHPROT_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbb29abcb7a08f68645d4b289cbd05d42">_DMA_CTRLBASE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1a3d3ac6410688fc3f74ad991835955c">_DMA_CTRLBASE_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3d3f1ab8af0660259e0aa5d73cfd711e">_DMA_CTRLBASE_CTRLBASE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga32925cf20e987b00245472d73efcb61">_DMA_CTRLBASE_CTRLBASE_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g09cf2fb84bb69731d3be00dd64772f0b">_DMA_CTRLBASE_CTRLBASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gafd3fc302e00b3f3cec907a0149b8d5a">DMA_CTRLBASE_CTRLBASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CTRLBASE_CTRLBASE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5bd5384a8efb63d67ccb46d44dd287eb">_DMA_ALTCTRLBASE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdeece3398e062459a284b0cf69cb1ddb">_DMA_ALTCTRLBASE_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g28218dcc5ed9c4ec54287f20af196f95">_DMA_ALTCTRLBASE_ALTCTRLBASE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g634a72ca7386aa52449acbc28aae5b62">_DMA_ALTCTRLBASE_ALTCTRLBASE_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd4b3a81e049ca412289cb20229151b2e">_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g83f4ff4036c83da80e34256a910c5e18">DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g470812c2a34e13581d1d91856478707d">_DMA_CHWAITSTATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g979125bad60ccbec4a64a2220e077ae1">_DMA_CHWAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2be27518e202c32beab24941a9aa9f56">DMA_CHWAITSTATUS_CH0WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g67f4397e4540efbe894297c26ee0b1ce">_DMA_CHWAITSTATUS_CH0WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1da33af6c8b308d91d707fdc9552d4c5">_DMA_CHWAITSTATUS_CH0WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3a7bff1c5a3cfef1124108c21a46dd85">_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gae21d399c8272f3762996aad21af39d6">DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge934e57291f6777ff49bb879e4610da4">DMA_CHWAITSTATUS_CH1WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf5091782f10cf1f46c686e485c782eee">_DMA_CHWAITSTATUS_CH1WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g21ccc8b4cf71d3c5d6d94fc67bdd4e6b">_DMA_CHWAITSTATUS_CH1WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g17eb606914809d67130a5cde7f8cbb9d">_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g738f81654da194aa25dcd3a11a8241bc">DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5c415d5e00d92ea5edaf0af3ad2659b0">DMA_CHWAITSTATUS_CH2WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0e32f6c59290665735c315bb5a9f11bb">_DMA_CHWAITSTATUS_CH2WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb832e001e1f6f677ccffd53c119c4cfb">_DMA_CHWAITSTATUS_CH2WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb15b6a3df1a465eb2d98d72705e7aef5">_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1a75e7998cc25fedb7b139074469f0b9">DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7ce42bd48848b8ec4442f87003db58b7">DMA_CHWAITSTATUS_CH3WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9653288b19a76c0f46f5c8eb6df2dcb7">_DMA_CHWAITSTATUS_CH3WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g155e7d5dcee0b5e0045082c1a552d662">_DMA_CHWAITSTATUS_CH3WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g04d1c453ad08311b237215237c87fd7a">_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5548a397011f5cb5d2a5ef464696f241">DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge252d8e33e5650ae3645faa9a93e74e0">DMA_CHWAITSTATUS_CH4WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6179d6a000d9c2a17efb60b182cd9447">_DMA_CHWAITSTATUS_CH4WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g198caafd3f15de3e4384f6837411a6d8">_DMA_CHWAITSTATUS_CH4WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g958a7bb3f62bc556f89dde00635ab51c">_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gaedfac237530c034fef67fc7e7471ddf">DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g93a1dfdbfe84e61c0e8329b9117bec6c">DMA_CHWAITSTATUS_CH5WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g419efca386cc0bd085e4af01548a278e">_DMA_CHWAITSTATUS_CH5WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g871cf18df9eba4d4d40694562b3efde2">_DMA_CHWAITSTATUS_CH5WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gedca0ed99c3875c0bb1882b3220c65a6">_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g59545b1b5211702504cfd9f2284b095f">DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd94cc49c8e9276a700e2d0ba29498359">DMA_CHWAITSTATUS_CH6WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g912e212816e48afcdea945f1fe2986fc">_DMA_CHWAITSTATUS_CH6WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbd396f090c0b1f444068e6ea709f3230">_DMA_CHWAITSTATUS_CH6WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5f70d4c9764e0e0f9ef3be5f66aa7849">_DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g97c2e82aae070b47c7757a0edb6ad3bd">DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd301004991d1a26bb2adc30edf118d0e">DMA_CHWAITSTATUS_CH7WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g051330d6c56b1fafa1481a2b2c7c60dc">_DMA_CHWAITSTATUS_CH7WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3aef60c923e254431b999077a03f2eaa">_DMA_CHWAITSTATUS_CH7WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3a523d275e6f26b9066786386338f0ce">_DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga3ddce9cc5e63ac569c418bc06027bbd">DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g392e4047120ab950d35c147108507858">DMA_CHWAITSTATUS_CH8WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4a5389d853fbd55c14b0a469030ef9d6">_DMA_CHWAITSTATUS_CH8WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7339f61d8f22833adb7311f691a53f45">_DMA_CHWAITSTATUS_CH8WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g579e4c10927b92df5c9f12e8eb6f711a">_DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0924b1e3b461bf6a296323b85173afd9">DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcf5e64ee512e6a9c8bf51982d755064a">DMA_CHWAITSTATUS_CH9WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc23348651798eb1d6ca0849d9dd410ca">_DMA_CHWAITSTATUS_CH9WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdc86cd4e3526cbe5fa4eb002a4648802">_DMA_CHWAITSTATUS_CH9WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga7e77ec170dda2438a6875436175349e">_DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g78125c483ff6d1533b32d1ecb732776c">DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0ee40c5c867bcccdbaf3af386c65c66a">DMA_CHWAITSTATUS_CH10WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g780e9894c21f077288a5b0567cf06d62">_DMA_CHWAITSTATUS_CH10WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2503f9d9f7694d9366b1879c8561dd57">_DMA_CHWAITSTATUS_CH10WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge79df5f83ca9365d5577caeff5633ee1">_DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g45145471e045643c50dbee3d28885481">DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb83ea347de7f104f8631b97903dc5220">DMA_CHWAITSTATUS_CH11WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc5e0343ee84980ab092ff6be70e1a43d">_DMA_CHWAITSTATUS_CH11WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gefca4011198badc31b7f28cf8ed5980e">_DMA_CHWAITSTATUS_CH11WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9b2f9402c8cde0a46043d383cb391410">_DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g818bb1bc5b16543715386efcf93c25bc">DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7a140d3d652244da73c9b94d00b396aa">_DMA_CHSWREQ_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g263960bf474781d10bc02945cd2b193d">_DMA_CHSWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g23da3d7a5285e88f0d68ff57158449cd">DMA_CHSWREQ_CH0SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g887e63425fddfb370bb1585df6c1ef41">_DMA_CHSWREQ_CH0SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g19087cdfc90fb71641f85bb703d3bbbb">_DMA_CHSWREQ_CH0SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc2496aa870f99a8ba64d5fb3109862d6">_DMA_CHSWREQ_CH0SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gabac0dd5d6723675b6965ac77e60e9ec">DMA_CHSWREQ_CH0SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH0SWREQ_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7d23774c1a0e0cea5f1217f920fd994a">DMA_CHSWREQ_CH1SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf60c9eb0f9d2db3029a7eb412159f2f5">_DMA_CHSWREQ_CH1SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g62f0ab82a9f72a9ae465a656006682c9">_DMA_CHSWREQ_CH1SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbd4892da13b99258fe4d2476257ca47c">_DMA_CHSWREQ_CH1SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga10645d02fa536e48cbe47273c98654c">DMA_CHSWREQ_CH1SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH1SWREQ_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g357190a7902b974809376f5553b35884">DMA_CHSWREQ_CH2SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4dc23d105399cb83aa67a5cf9262c68d">_DMA_CHSWREQ_CH2SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4d6f20f86c195ae1422852515c8ddaae">_DMA_CHSWREQ_CH2SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0fa70af4f5ad103a6804a795201f60d5">_DMA_CHSWREQ_CH2SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g290458510325184b6170880a24a9019f">DMA_CHSWREQ_CH2SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH2SWREQ_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g154034e172b5565eb833c14d87f1873b">DMA_CHSWREQ_CH3SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gaf0a190b4dc7bd299c209fe49dd54237">_DMA_CHSWREQ_CH3SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g35dc4d785d6db30743672089fcb67a24">_DMA_CHSWREQ_CH3SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2abe66fd915f027fae56284364d2ff0c">_DMA_CHSWREQ_CH3SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g19ca722bc2d21b7b6255ea09d1c4664b">DMA_CHSWREQ_CH3SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH3SWREQ_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1ad00ea8417675c2c6e30cc86f3fb898">DMA_CHSWREQ_CH4SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc8b2988d43c7a0000e97ee42f7b95609">_DMA_CHSWREQ_CH4SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6233c5e13e184d71102da7fe643a68e1">_DMA_CHSWREQ_CH4SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g536357a2566212451f4fd1b7a94cc454">_DMA_CHSWREQ_CH4SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9772b335935a17ca715d8466fd8690af">DMA_CHSWREQ_CH4SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH4SWREQ_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8ee9344ae889b91a6f0f5302bd35dce1">DMA_CHSWREQ_CH5SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g01c601b0fe1477f4b6b4365c640f771b">_DMA_CHSWREQ_CH5SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g05aff9f6936fbb5fda02b7454dfddbc8">_DMA_CHSWREQ_CH5SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfe508f11b97e92d83c772ffe911a905a">_DMA_CHSWREQ_CH5SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gaa1c03d5f7d7b58f7da15e70328d3916">DMA_CHSWREQ_CH5SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH5SWREQ_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdb70c884bdc46daf8938f3a35e7f27d5">DMA_CHSWREQ_CH6SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd3918cb3a58ffef4c5379333f2eaa61e">_DMA_CHSWREQ_CH6SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9b37264fbdfbcf1a1da629cded8dc5c7">_DMA_CHSWREQ_CH6SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g35ce37c2c943b4b49339725542f5f0d6">_DMA_CHSWREQ_CH6SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3ca6c1630ef037250469021f561ce47c">DMA_CHSWREQ_CH6SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH6SWREQ_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga4a5fcad518b1583492ec26b2e3808ef">DMA_CHSWREQ_CH7SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd87cd77ef4e4061130335714bc5d85db">_DMA_CHSWREQ_CH7SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd9579741837ae147c6e990716793817e">_DMA_CHSWREQ_CH7SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc02cd4d657b6e79b8cb5109a30529550">_DMA_CHSWREQ_CH7SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g46e19049bcd247a2523f86537ba9aaaa">DMA_CHSWREQ_CH7SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH7SWREQ_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge361be2092d7233c0b190ca0075fb093">DMA_CHSWREQ_CH8SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g600d73c51829708136ba46dcd51d735f">_DMA_CHSWREQ_CH8SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0edc13003a9f02dcf772c41eac2b78c9">_DMA_CHSWREQ_CH8SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga57d872be55bd91e04ac9679b22237bb">_DMA_CHSWREQ_CH8SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf9ec82dd3e8067d26644584fcf98be7d">DMA_CHSWREQ_CH8SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH8SWREQ_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8156c3d8927db0f17d7676d2fb12fd1f">DMA_CHSWREQ_CH9SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge685cab9b34d3989e1caa725cfaa1da5">_DMA_CHSWREQ_CH9SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5e1f733752dca184f8076b6fabda7e41">_DMA_CHSWREQ_CH9SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g269e9c55440e11ab54c3af2a7e885470">_DMA_CHSWREQ_CH9SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g821fe84f350f860d17843bae7f7412dd">DMA_CHSWREQ_CH9SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH9SWREQ_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g028f0dcef94f764beda68ea796b367aa">DMA_CHSWREQ_CH10SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7ad489d931d618e2f285cd00a8337a11">_DMA_CHSWREQ_CH10SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge8fa8fc83834868931f2ad228a93df9c">_DMA_CHSWREQ_CH10SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8fbe9e2bed3785a0492a96232e939ac4">_DMA_CHSWREQ_CH10SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd8858fa81474d39e110832b5289fe7ff">DMA_CHSWREQ_CH10SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH10SWREQ_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g41bbd828abc246251bfcacfd437852ac">DMA_CHSWREQ_CH11SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g90bd41c09512791f794d8ecb4bcda0bc">_DMA_CHSWREQ_CH11SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g328471659477353975349ddbaf8a2817">_DMA_CHSWREQ_CH11SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7b53b1067506909876455a393a090481">_DMA_CHSWREQ_CH11SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga985d81d50872c4e01012a07b0d6ea15">DMA_CHSWREQ_CH11SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH11SWREQ_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1941e894a09af0a2814fb252256f7416">_DMA_CHUSEBURSTS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g19591d2c56176c5c1ffe01c9d4c23cb8">_DMA_CHUSEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2ff406152206e47f23fcbebb1d3fe543">DMA_CHUSEBURSTS_CH0USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g908280097d7131d31e1ab5db22219084">_DMA_CHUSEBURSTS_CH0USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g30cf55ac86f1666a8bf769295a40ef3c">_DMA_CHUSEBURSTS_CH0USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbef76415277cb2276d8e7feebdd2dc67">_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6b8ff6f74a190f31132d09e64b3d2275">_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3da530812d906f0f721df03f0e4d60f2">_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd55963c08f9236f5826ce94929709c1b">DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g98379e3d5c9fa85861d27e8b0a1e20db">DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g82cfe283a8f593162dcc9a4adc68ef10">DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g42bb5589204b3c5d7e918b8864fc232b">DMA_CHUSEBURSTS_CH1USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g29c0d26cd90b8823530dd50f1ac3fe3a">_DMA_CHUSEBURSTS_CH1USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g802c4ed15446941adad7f748abcc0ad5">_DMA_CHUSEBURSTS_CH1USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g64ddd5c269dddd72914e5a9e1a29bad9">_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g405d1f59473bc3bfcd9afc4ca41090db">DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb588defaa804e1b0a25cacb89a8c3436">DMA_CHUSEBURSTS_CH2USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc59171c1c8ac07ec0ee7bd7264351a1f">_DMA_CHUSEBURSTS_CH2USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gefd702d9077cd7f6df5f0ae484be1741">_DMA_CHUSEBURSTS_CH2USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g218677975cc72080832b48776c8ad6e2">_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gaa54c1c392d6c3fba6da6159c36e57f7">DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g32ca8a34ae88900e7557e83a0ec37086">DMA_CHUSEBURSTS_CH3USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd095141a65c3f845afc55dfc425e35da">_DMA_CHUSEBURSTS_CH3USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gccca5f2829ca3ca5bf3f102fff1c7e10">_DMA_CHUSEBURSTS_CH3USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb321c9eadc911c861709e644a6490f0c">_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8d9a52bbc2eba985cb3d6869fa2e1701">DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9297b0532baae03ab69d05250ba7df0d">DMA_CHUSEBURSTS_CH4USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfc38968277f4638dd180366c3861c07d">_DMA_CHUSEBURSTS_CH4USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6f5a33f091ec5cc81190fbea05504cd9">_DMA_CHUSEBURSTS_CH4USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g69149ecb02e5bd199db5c1a6014af121">_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g44f2d5e71955ec331d785d4358a48eb3">DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g24caa0d9c5779b00584055fecc96b8ff">DMA_CHUSEBURSTS_CH5USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbf8381dbf1fec411a422af0ba2e280d0">_DMA_CHUSEBURSTS_CH5USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6398f7114bbd417e239f15fa961bb4b8">_DMA_CHUSEBURSTS_CH5USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g17d031666e888de1e799b4bd683faba1">_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g77ed962f848d9521375da373458071da">DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g183cbde48592a162d5f05e07e19a74ad">DMA_CHUSEBURSTS_CH6USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g41f4418f2ae979540dc4c99ad4e9a76e">_DMA_CHUSEBURSTS_CH6USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g203def523be7893a3620f74d4758955e">_DMA_CHUSEBURSTS_CH6USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g33d6ac00a471d92f3358581d27e320b7">_DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g12f5f05b777b68fb5412aeb9b3ef2183">DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gff752d0047b60530a8ee5d5b4a544184">DMA_CHUSEBURSTS_CH7USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g13f0ec8532760696fd6dcfa804a4f9d9">_DMA_CHUSEBURSTS_CH7USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd325ab07b9ebc96015dbb9cc4eb77065">_DMA_CHUSEBURSTS_CH7USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1e596bd42b78f7fe7fa19c831474bdc9">_DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge3505dc0aa997b8c6a025d67bb138e85">DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gaec1d07bebe401459431a89bcf0401d1">DMA_CHUSEBURSTS_CH8USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb6ccba688ab190b5509d2eccb9380233">_DMA_CHUSEBURSTS_CH8USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga83dd730697171a1bf1912a74e754540">_DMA_CHUSEBURSTS_CH8USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga30ddb0834a4ee9c39762022c3490537">_DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g46fedc36a685094c311c1d4b62d4fd63">DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdb7a338543eee371e98655598f3c0267">DMA_CHUSEBURSTS_CH9USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gaf83229e3e140568a809207284813c70">_DMA_CHUSEBURSTS_CH9USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcf7f8a5f9071a262126dc9e66062254d">_DMA_CHUSEBURSTS_CH9USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g547d2244543351ba917101454d543f41">_DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7d3a201acdcc21fb5118c9f9bf9ebc11">DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0f81e1a83ad0dd74174c17dcf91fa1f9">DMA_CHUSEBURSTS_CH10USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga8a9702548dd25a2e660cd45adcc7685">_DMA_CHUSEBURSTS_CH10USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb26dfe26361619fcf1c0d7a2f48bd9d9">_DMA_CHUSEBURSTS_CH10USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc8cf654ae4a96c167996886400726b1c">_DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2e34c5bc15e229fb2ae6dad1fd55d32e">DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g60a787f104d336dfd1f75dce8e735d06">DMA_CHUSEBURSTS_CH11USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g24a9398f5fd578f0f2dceefc16f26843">_DMA_CHUSEBURSTS_CH11USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1c2414ed191a4455c8eb8b1b1248095b">_DMA_CHUSEBURSTS_CH11USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g597cb124e00da1bd0aed34f6f9c6c80f">_DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4388218ebd44017e932d688bdf1bcbfe">DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga777e09e29bb0731fa2a3c73e4acf5f1">_DMA_CHUSEBURSTC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5d000cd94c183eb65ce86a8b7ea49ab5">_DMA_CHUSEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb4bfdbcc5b0d6b7c2ee65fa107b91560">DMA_CHUSEBURSTC_CH0USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfe3cde5d28956ba1d412f2de01783400">_DMA_CHUSEBURSTC_CH0USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8a165a6505069fe22e9b8bd79c89cbf2">_DMA_CHUSEBURSTC_CH0USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gab182dbcd1305b3c14877378857b92dc">_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd36c8e5c4ddd39db945abd3f2bc0be5e">DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g55039d908c1eaffb485abbab847903e2">DMA_CHUSEBURSTC_CH1USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc86a40524848b8e4ed9f21815bca79eb">_DMA_CHUSEBURSTC_CH1USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfc9d9e0dc4a80319ced456a7e09b2466">_DMA_CHUSEBURSTC_CH1USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf10e05faea19581953516bb73c84f49d">_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf85d498a3cc7effac1a72f83fd83eef2">DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1c3f49284b86dbd64c7a07991f2254e2">DMA_CHUSEBURSTC_CH2USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdf6d8bb903bcf4c424829d684a39af52">_DMA_CHUSEBURSTC_CH2USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2fd6179c83bc3c426c9da333bfd0b078">_DMA_CHUSEBURSTC_CH2USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6641d325079bc55947d66a7f54330e99">_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g51097031754a23a1b3ade0e95486817e">DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7b5d38668e9c30c6bb608038cff7c8e0">DMA_CHUSEBURSTC_CH3USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g96f27df44b1dbf9e6f86e68f2e469978">_DMA_CHUSEBURSTC_CH3USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9688d1dae28f47b213a35ab56411eefd">_DMA_CHUSEBURSTC_CH3USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g07846a3f99059354b2b7eeab25278f3e">_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g86c4539553edb8f2b37d4f5df985f5de">DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5f36da176ce8279629b6d5fe14ef4884">DMA_CHUSEBURSTC_CH4USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2808b8844e8997e24858c7ae6020ec8c">_DMA_CHUSEBURSTC_CH4USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfb03b7b90c5d9c1e6330ebab522cdc95">_DMA_CHUSEBURSTC_CH4USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7a3c99a7afbffb2efaa07d545908c35c">_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g05667be5e7fa309e42b912d5c86885e6">DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf77a029d26e722d36b2b769be0676ee2">DMA_CHUSEBURSTC_CH5USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4ea387b947c6ff60cf958c07e2bb214e">_DMA_CHUSEBURSTC_CH5USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfc0dba7dfcfa51ed0aa0bed1376f2028">_DMA_CHUSEBURSTC_CH5USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g91c96b428cdf133bde1d8bb7a69be899">_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcc6e4be637c799fc74d4fcd8f969baa4">DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2bfd884350afff20fe08bb65fa8421c9">DMA_CHUSEBURSTC_CH6USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g852b5d9b4bba1a08ff6b9c01f6d99e14">_DMA_CHUSEBURSTC_CH6USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gad0851b009c1eba7f203d6dc4ce3dcd7">_DMA_CHUSEBURSTC_CH6USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g36f46747b894b8fd40d28443b5bcf489">_DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge39248eb499b18fb8eb6050200e75262">DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gaf9e80b20c35fe042fd54a09f948776f">DMA_CHUSEBURSTC_CH7USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdb2fa00ceb69a26e790f36d680a8100c">_DMA_CHUSEBURSTC_CH7USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g43cdf0ffda2b9290005a10c0857ee669">_DMA_CHUSEBURSTC_CH7USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf863e7c3e0823105a1c3b02915fe75d8">_DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8409702bd8ef58035b87a53dafca601a">DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gebebf11f5ae0cc3799f7c37a345b4df5">DMA_CHUSEBURSTC_CH08USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1f67a29169159867b14bd3710efb6a49">_DMA_CHUSEBURSTC_CH08USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ged59407cde7926d6e2f8ee0dcf95735f">_DMA_CHUSEBURSTC_CH08USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge8608e3795cd8e2e1712c28f4270e61d">_DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g29178df07d124504af0837ea2c864d9f">DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g29469c64f7c67270c7275a89db264d7c">DMA_CHUSEBURSTC_CH9USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g64ad6dd68a8b25869fd08e1071bd1d96">_DMA_CHUSEBURSTC_CH9USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfcd9744e5f592a39611cfe5fb9edd810">_DMA_CHUSEBURSTC_CH9USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge53696ece05e2be9bf4b14b64c8db3a4">_DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga8f270ce0cecbb168ce0e39e3968a508">DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge3a9f92bcbf79596cb76c65bf364801a">DMA_CHUSEBURSTC_CH10USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga9a868839f3b8c1701ed73d83fcdcd7c">_DMA_CHUSEBURSTC_CH10USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9162daf37722de253ad294fca2f8fa74">_DMA_CHUSEBURSTC_CH10USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g804ce3788bfce43de4bfc9ecac4988fe">_DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc8ba4c0356d91ee4bcc8caeda6ab9efc">DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gadb5c3410ef6525e01c857f20281f0cb">DMA_CHUSEBURSTC_CH11USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g58ea5069ca3d2bcabc678d2940744225">_DMA_CHUSEBURSTC_CH11USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g427340b0e9c6c46233e453ba2c201185">_DMA_CHUSEBURSTC_CH11USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd625aed8ec4ce0b572068d99274f0f6b">_DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g50a7a8ad4e2fc5fd90541343312b835a">DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g993c11b58c442aba2ad8828511568f22">_DMA_CHREQMASKS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g54114f403e2d376752e3b19eab96fda5">_DMA_CHREQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5377ebe5374db2f0a175c084f61c268c">DMA_CHREQMASKS_CH0REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd2bd40977f04b35a3fcad6142a8139ce">_DMA_CHREQMASKS_CH0REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4c22729eed6405317e4861a406d844e5">_DMA_CHREQMASKS_CH0REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfc97ea5b36851693cb69e7a21d812a5e">_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g28f9f45f08df20ce2c77539ce738451a">DMA_CHREQMASKS_CH0REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g626b25422301aa89ebea44a58a698324">DMA_CHREQMASKS_CH1REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2b27781d75db437efc821c90ed4c9099">_DMA_CHREQMASKS_CH1REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g130af438b19240f5af9b8a3adfdcac71">_DMA_CHREQMASKS_CH1REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf6bdeafb8c23d4fe8acd8ad8cb0dbe10">_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g598e5355f085612484f856983986791d">DMA_CHREQMASKS_CH1REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc4c9da9a9971fec51c01672cb9fef436">DMA_CHREQMASKS_CH2REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd3d2f9f4c0968e74d4f6d4692c39b6d3">_DMA_CHREQMASKS_CH2REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb2fe86d88b39428b1172ec0adbc9ee52">_DMA_CHREQMASKS_CH2REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g93531f86b214d6ac018e00780f22710a">_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbaa0242426b02acbedc26459e38facf9">DMA_CHREQMASKS_CH2REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3d9817a0b7691c23943ad1436565652c">DMA_CHREQMASKS_CH3REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdb5d11bf686e32fbe7ee25f39fbc9fd7">_DMA_CHREQMASKS_CH3REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb1f131564418eeae0ed8df0e261a4e15">_DMA_CHREQMASKS_CH3REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga5efd4ca20d13ae5215bb949e2c55c11">_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5ad10959d075ebc1132ce37e7223a37d">DMA_CHREQMASKS_CH3REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gca39bb0ce85f708d3ea1bed8328cc38d">DMA_CHREQMASKS_CH4REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd501b35a32b8e4ffbde8bb182c10da5e">_DMA_CHREQMASKS_CH4REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gaf20b8b5264e86bd0c1e204c0005d47a">_DMA_CHREQMASKS_CH4REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4604563242cc7409620698bcdbcb73fd">_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6d98b62aee6b9f428dc2513f0f3983c8">DMA_CHREQMASKS_CH4REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2de8b92c5285dcf0421d4bf6bafb2a3f">DMA_CHREQMASKS_CH5REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdf26786ae4f9a117ea01a82824456006">_DMA_CHREQMASKS_CH5REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb89c22346382b5378f4875375e82cf6a">_DMA_CHREQMASKS_CH5REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1708a28e0c9a951ccafb3e81ae51ea80">_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd6c56f36efb19856f6ba42a1c398b59d">DMA_CHREQMASKS_CH5REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0c5a0445940b3c53c6030ae64d3b5b7a">DMA_CHREQMASKS_CH6REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga68606a37184acfca2a5743e9b5211e1">_DMA_CHREQMASKS_CH6REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7406de88f8e3301cec44b12a5d212724">_DMA_CHREQMASKS_CH6REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g539691bcecd365628b02357e95760446">_DMA_CHREQMASKS_CH6REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcae18f5930ffa1c7aa7eb1fb80060d6a">DMA_CHREQMASKS_CH6REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH6REQMASKS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9c913732237a81c0e258b7a866bfbfaf">DMA_CHREQMASKS_CH7REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbf725e851f1a2408b64c617145a72fe5">_DMA_CHREQMASKS_CH7REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g25f7d7a21cad7acc2c2f7902e5ea3f03">_DMA_CHREQMASKS_CH7REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga5d9bf1a91659e22add5e1d7a7edee33">_DMA_CHREQMASKS_CH7REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g818a9855bbe5dbd840347cbdc2ab2b68">DMA_CHREQMASKS_CH7REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH7REQMASKS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3cf6fd533a733c7611b4ae476eccc131">DMA_CHREQMASKS_CH8REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfec69e818b2183e50842025418cb0f1b">_DMA_CHREQMASKS_CH8REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge736094335d8f9e7215bfc376797d238">_DMA_CHREQMASKS_CH8REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0564ecfe10b695e8ed1bd0b19baf8e3c">_DMA_CHREQMASKS_CH8REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g32d5fe04c834be20e89bb30620fa59ab">DMA_CHREQMASKS_CH8REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH8REQMASKS_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5fa2afc728f7886a0dfa6b60052bf379">DMA_CHREQMASKS_CH9REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g182392a611908e18988a796e077c489d">_DMA_CHREQMASKS_CH9REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g204e7e2722da7dde0172728890f90733">_DMA_CHREQMASKS_CH9REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g741d9095de32cc9264da2324832b2120">_DMA_CHREQMASKS_CH9REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7d0bb3365c2c579c0bfa42d5342ed071">DMA_CHREQMASKS_CH9REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH9REQMASKS_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0cd2b9c8ea58602edd5c56aa6a73cadf">DMA_CHREQMASKS_CH10REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5695e5a432b21727597e5201f174fc4c">_DMA_CHREQMASKS_CH10REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1ac5ff20ca575baa06eb3274b406d7a1">_DMA_CHREQMASKS_CH10REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g70caa27e1fa6e00df357fb87de5dec70">_DMA_CHREQMASKS_CH10REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4639018f770498e6f0b1bb7238a1f9cf">DMA_CHREQMASKS_CH10REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH10REQMASKS_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g39fa0663d3ad0a7b1c5fa70157c24fbf">DMA_CHREQMASKS_CH11REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1ebfa0e0d5df4ce354980088270e900d">_DMA_CHREQMASKS_CH11REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g21a59199218657442232e2b69444df5e">_DMA_CHREQMASKS_CH11REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3766dd8ba87b2d5d88c7914400fd5985">_DMA_CHREQMASKS_CH11REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g764e80267e8b3ecc7024a9e5f849dd78">DMA_CHREQMASKS_CH11REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH11REQMASKS_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gacb9fcf4f72148763f49b6443de6d258">_DMA_CHREQMASKC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6b0ff687023c5a5ca90794888ba6d834">_DMA_CHREQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9af910624a38489794ee8d57d75045fb">DMA_CHREQMASKC_CH0REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gebec317ab7c77ecf264075bd33e08422">_DMA_CHREQMASKC_CH0REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga7a3602d7b4f560db251d4ab08f840a5">_DMA_CHREQMASKC_CH0REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9e225f4389c571b91cf45cbeb5d3c57b">_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g25577904705e00bceed38828a11d634a">DMA_CHREQMASKC_CH0REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbbcbf832de08628a4fb9260b2a6c9ef8">DMA_CHREQMASKC_CH1REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1bd6761ca5cf62cab5d8367b23eaf085">_DMA_CHREQMASKC_CH1REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb5bedb1c3f155a64b7d5d9ec916a187a">_DMA_CHREQMASKC_CH1REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge591a09f973277b7bb753cf6f70c0581">_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7b058bc79b2e32d10ed9f1248d9150e1">DMA_CHREQMASKC_CH1REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf6df8b60a6e9627af3c6ea5a639900d5">DMA_CHREQMASKC_CH2REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6c5c6a398488a63ef2d00e48d7ed9801">_DMA_CHREQMASKC_CH2REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2dfd5552bc596cd4a5e50d70320748d0">_DMA_CHREQMASKC_CH2REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6a4ae4b378fc2da9212b9406d7b228da">_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2eafaf6a7f026a0c094355497085e9ae">DMA_CHREQMASKC_CH2REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2e63a5cd90c17f2025a6f53b885061d5">DMA_CHREQMASKC_CH3REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g33776638699de1548379b67e10a1b5f1">_DMA_CHREQMASKC_CH3REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g64a5cd5bbc4f7dbaf80bc73441024901">_DMA_CHREQMASKC_CH3REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2365654cc79e1ceb08334ab798f0fa8a">_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2f9ff650522730490b0a7c682920506a">DMA_CHREQMASKC_CH3REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gaaf3d769ef02b12a4c3e8a4ce6e15376">DMA_CHREQMASKC_CH4REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g96583f6eb5f1cd97aa226509002d29ec">_DMA_CHREQMASKC_CH4REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb9ee56a2e5314cfe9212faad05368a91">_DMA_CHREQMASKC_CH4REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g06967811f445c8e126bd4f538bedc094">_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g723c384830fda84b651fdf5c6ab04719">DMA_CHREQMASKC_CH4REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb7e41f44345ab2f4df705f3ce5927b90">DMA_CHREQMASKC_CH5REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2e4ecb0ce2ced87d3381250db15e60a2">_DMA_CHREQMASKC_CH5REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbbb354e9c3b0d5a1bd13e03c0ae2da84">_DMA_CHREQMASKC_CH5REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdd32c210a37ca84e9a49dd0d89b7b6ae">_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcd359acf883fa5ab982497f776ffa806">DMA_CHREQMASKC_CH5REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g29a713c3e274b935a8a7fe2e28d65dec">DMA_CHREQMASKC_CH6REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8a9b915abb465760170677054b124cc2">_DMA_CHREQMASKC_CH6REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8785dbbf2479707d0ed7240059bb92b0">_DMA_CHREQMASKC_CH6REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd7e604b9fb2ae75dc0faaf16889dad74">_DMA_CHREQMASKC_CH6REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g04366e358ee0e7294585ca3bb959f4a2">DMA_CHREQMASKC_CH6REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH6REQMASKC_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g31154dcd8fc231b8c55517341edb6ffd">DMA_CHREQMASKC_CH7REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbb4b07a66b52bdfbf64780fe202cf48f">_DMA_CHREQMASKC_CH7REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g617392f606af81c5a636c99d4194ee6a">_DMA_CHREQMASKC_CH7REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g806a99e00e5f5e602a079448cf12e6d6">_DMA_CHREQMASKC_CH7REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gffbf9596c8b995b537d80f2e43cc4abb">DMA_CHREQMASKC_CH7REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH7REQMASKC_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gec3bf9431fa8e87713ef2ecdeba726bb">DMA_CHREQMASKC_CH8REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0dc532926c13bc373121b373d32013cc">_DMA_CHREQMASKC_CH8REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9c49f2b9584410c605b5042c7d43dc24">_DMA_CHREQMASKC_CH8REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7047381c324d1eea02d4dbcaf824fc8c">_DMA_CHREQMASKC_CH8REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2039ae87af2ba8908389c51a046ef573">DMA_CHREQMASKC_CH8REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH8REQMASKC_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gef14339bb782cb81d646dd15365d9454">DMA_CHREQMASKC_CH9REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd8c71fb9894c3db77323cb69a0db3830">_DMA_CHREQMASKC_CH9REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2cf86cd157adbbc5d66271735367e4fb">_DMA_CHREQMASKC_CH9REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g89736225497627a2439f824c1ac7cdd2">_DMA_CHREQMASKC_CH9REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7dcab448b80f35d4d565e0730ab1c393">DMA_CHREQMASKC_CH9REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH9REQMASKC_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g81b00286c35d9e148a64911c091d3d2d">DMA_CHREQMASKC_CH10REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8cac709b6ce0f7e3e1803a2314e1338d">_DMA_CHREQMASKC_CH10REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g29dc28ade9dcb0d22a341ab35457d7ef">_DMA_CHREQMASKC_CH10REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g14cf8d6cdde95fe3b1f398372f208be7">_DMA_CHREQMASKC_CH10REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0e48f06e2baaf107accf1e42aa8679d7">DMA_CHREQMASKC_CH10REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH10REQMASKC_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga12429efc06bc7a9d0ad046348285421">DMA_CHREQMASKC_CH11REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9cf0d55e79707ae65eede21d92f79649">_DMA_CHREQMASKC_CH11REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gce484eddf12099d416f282c8a29c9d37">_DMA_CHREQMASKC_CH11REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gebca68bb02aaafd663690ccf88696466">_DMA_CHREQMASKC_CH11REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g52ca85a742171ebc995bef97c689c5de">DMA_CHREQMASKC_CH11REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH11REQMASKC_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g86b3e05b61511e9756cbf4fcefd0e3f5">_DMA_CHENS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc874864898a857bfad5220d0f6e56175">_DMA_CHENS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0ff45c74658e5d08259b63dcd645864b">DMA_CHENS_CH0ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9b01b19cb9880ae2e68a93732b521457">_DMA_CHENS_CH0ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd19ba755c0906d46abf22a693044e8b5">_DMA_CHENS_CH0ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga076db7674479c34767c476b4ecad46a">_DMA_CHENS_CH0ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge2c002f0189eddcf61fecd3852f55ea1">DMA_CHENS_CH0ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH0ENS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9635cfc4a61e1c8c2a0119870712293a">DMA_CHENS_CH1ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8c23b89af84863b0eaf46fae7b8029db">_DMA_CHENS_CH1ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g13e39d0bc652f277cc8e0de9fe6f2832">_DMA_CHENS_CH1ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8862df0982148a1f2c223e293106b4c8">_DMA_CHENS_CH1ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge6c3aa4c5b942a04770a06a93a9b1a63">DMA_CHENS_CH1ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH1ENS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3c044628dd75f30a59e5a53d9687e40a">DMA_CHENS_CH2ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc89079e8101357af8b3ff6973b437079">_DMA_CHENS_CH2ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6157ef84f9800793fd08c1dc78a41d24">_DMA_CHENS_CH2ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g35ede389a2420f27221e1ba791221fa6">_DMA_CHENS_CH2ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3417b1925b0f33b9e70b106e2a9483df">DMA_CHENS_CH2ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH2ENS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g24b35122f0793cc6f45c8fbab34e777e">DMA_CHENS_CH3ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd775addf2ab980e50bc354a0696197a5">_DMA_CHENS_CH3ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4a5abcf9c41389156ecdc4a29ae3bd6f">_DMA_CHENS_CH3ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g227c4ca76584bc933762c7a15a37369a">_DMA_CHENS_CH3ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfb6e780186cc00bd6c436cf2da8374c9">DMA_CHENS_CH3ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH3ENS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4a61090735ebd5a4679ba23ae81aad6f">DMA_CHENS_CH4ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0fc2cda5aaa7a75d948fa9fd8c204b28">_DMA_CHENS_CH4ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4189d27882f068f692d41842f958a2a8">_DMA_CHENS_CH4ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6978d954382612b0a83f643f5d5476fa">_DMA_CHENS_CH4ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc540101ba729c429d1fba5b692cf333c">DMA_CHENS_CH4ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH4ENS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9437e24ae5b8fcdd625d4bdb67204cd7">DMA_CHENS_CH5ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g27f4dadd3c4d3499c7ce6c3365cf84eb">_DMA_CHENS_CH5ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5bfe3f6ae6617a7b8acb75dfddc9f3ed">_DMA_CHENS_CH5ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g41032d5e16ae0f03ef3c279e2aa3f17d">_DMA_CHENS_CH5ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g068efb5cb719eb8d9f591e76a78b136e">DMA_CHENS_CH5ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH5ENS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g190283bb0acb91747300cb626daccc28">DMA_CHENS_CH6ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbd4a25ec734c3986fa5e5e976a7d61dd">_DMA_CHENS_CH6ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g698fb10be38d3203f1eec52f4ea48782">_DMA_CHENS_CH6ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g39200e633a8956bfd3f45d481cbb93e7">_DMA_CHENS_CH6ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0534fd1a6332e406680cfec4c6ceec99">DMA_CHENS_CH6ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH6ENS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6e3c2c531617e753d553d14b12819eea">DMA_CHENS_CH7ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge0733223033bd8228911af3bd6854111">_DMA_CHENS_CH7ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3d83256777413c8d76b70f846af1a4d1">_DMA_CHENS_CH7ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gaf6f88ccf1232816d49602ef0d9c656a">_DMA_CHENS_CH7ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9ee6562bab6970ee4eeefc6b54291d2d">DMA_CHENS_CH7ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH7ENS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbf11da6df50cb5739995516caa814c7f">DMA_CHENS_CH8ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd6f1a1485e60c537eb60d471cb15838f">_DMA_CHENS_CH8ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g95b226c5451e67eec714d9de7916eaaa">_DMA_CHENS_CH8ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1f2a131d40b54bc50fc7f2f8ba703af8">_DMA_CHENS_CH8ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g27c6548b09325bcb948f86407646fcf4">DMA_CHENS_CH8ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH8ENS_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g80cf6e3672d392d8d77b7696c02556c9">DMA_CHENS_CH9ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7871fbd52468c5a91b9585bcf263ae40">_DMA_CHENS_CH9ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf444ad8ccda97558c537882c9f0f9353">_DMA_CHENS_CH9ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g42b2b857dd9dcf4d0a560cb93bd2a603">_DMA_CHENS_CH9ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g952696ad6d4adbfbf9919c24721813f3">DMA_CHENS_CH9ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH9ENS_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6fe2ee5c98d77008334f4b7c59d8cd23">DMA_CHENS_CH10ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc038c182c193c2eab7d9d152aefc5ac8">_DMA_CHENS_CH10ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd3d9b9a2534baa0d9f2ce2811794ff26">_DMA_CHENS_CH10ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga7de697e4894108f6620291f6d6c64d5">_DMA_CHENS_CH10ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9d1ce81f8820a9a257b0a8e5acf32667">DMA_CHENS_CH10ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH10ENS_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfe6ec14fa61f48b543cb69d09bb6ac3e">DMA_CHENS_CH11ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gea733d01cddc2a9755a3a611a9adecc9">_DMA_CHENS_CH11ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g65fe12938f07c34fd3abdb66befd5659">_DMA_CHENS_CH11ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gaac0bd93146f5fb89524ce3bd4d1dc70">_DMA_CHENS_CH11ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gadcac1e7d48b1bdb8b6c036841108752">DMA_CHENS_CH11ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH11ENS_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5cf124dfd05cc858565d57878ecc4731">_DMA_CHENC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge655e8c5e567264285610b6a59988bb5">_DMA_CHENC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g35d5d3d575383435cd1d1b6e2d9dee92">DMA_CHENC_CH0ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g25df885eed3ced50e60fac7552abb351">_DMA_CHENC_CH0ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb1238fee8a8084ebe3e39543ecf05ef5">_DMA_CHENC_CH0ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb588706dc25fa04b5945b43ef514d4bf">_DMA_CHENC_CH0ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g22202f4a64dfa718aaf6b667ad1b15ef">DMA_CHENC_CH0ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH0ENC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g92b366c4cfe34b7b22702032ad2d4847">DMA_CHENC_CH1ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb606f7252bcbdb2e8ba7914a26bcb88e">_DMA_CHENC_CH1ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g73a664be5f4736458a91c02bf44e2e21">_DMA_CHENC_CH1ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb115bba94ad1583a5bae09e6c89e4105">_DMA_CHENC_CH1ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g48471b34b4eaa83749604aa4dc83500d">DMA_CHENC_CH1ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH1ENC_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge7a944b622e28ac37ee730883b14f13e">DMA_CHENC_CH2ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge37f39bf65a4c524a2a09956485aec14">_DMA_CHENC_CH2ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9a0f7a78109d735f115c2042b5cb18bb">_DMA_CHENC_CH2ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g836a32303a9068cd5568b9e09120130e">_DMA_CHENC_CH2ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9306ee3c7a4b45e9738c41aacab103a0">DMA_CHENC_CH2ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH2ENC_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gafca64b255430ca1e8549a09a8e4ae1a">DMA_CHENC_CH3ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga0830337a5ada3c946ff9f56e1e87086">_DMA_CHENC_CH3ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdf670e44e71e6ef9e84f9076e292e36b">_DMA_CHENC_CH3ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g736c2fe973ea209babd6288e6bf88a60">_DMA_CHENC_CH3ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5db5df14316e43cfa5f7842f8e860782">DMA_CHENC_CH3ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH3ENC_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2a59bd0e20eb593fa2fa7b108233f910">DMA_CHENC_CH4ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g545e8bf9c90be22cf7adacc61f8a9159">_DMA_CHENC_CH4ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1ae82793be0258c25d2b941291b28de1">_DMA_CHENC_CH4ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8f330169e746d4779caf43970493d001">_DMA_CHENC_CH4ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbe7fc3bb626e7546deb81477d2e53376">DMA_CHENC_CH4ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH4ENC_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g814e04dc0c32cddab505146788d0ae4b">DMA_CHENC_CH5ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g84d17e626c4e8243c86e34e9727725b1">_DMA_CHENC_CH5ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g949d0c96c97f14e87bfca1a41bca2783">_DMA_CHENC_CH5ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf4c13147148fe8747dd9ff1984ab227a">_DMA_CHENC_CH5ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8d89067953cfccc9e2b0a95b9e621c4c">DMA_CHENC_CH5ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH5ENC_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8a15bb12b68232f9f28b9d4c582e297c">DMA_CHENC_CH6ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga27b3ada0f2c4d057dddf4f60eb96c46">_DMA_CHENC_CH6ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8821fa425f26d44ec370b03e7fc9e53c">_DMA_CHENC_CH6ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4ef92f55e7ddb69faa2229d12f8ea697">_DMA_CHENC_CH6ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g440b092eccad17d223dbcf81d59d060b">DMA_CHENC_CH6ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH6ENC_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcf4e427fc2bd2c0fd779fb444a523b22">DMA_CHENC_CH7ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0b5eee8b40e7b6e34d8460cef27dbbe5">_DMA_CHENC_CH7ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5e1820a7f22b8240dd74718bb954d382">_DMA_CHENC_CH7ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga40033c545e9a9fca9d20771b9034ce2">_DMA_CHENC_CH7ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g101f2d1e3ac8e6f02499d498abbef812">DMA_CHENC_CH7ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH7ENC_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g52593a18d62a13949337ce8a9c6930c1">DMA_CHENC_CH8ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g572055da09a5bb51f2a736337dc2cba1">_DMA_CHENC_CH8ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g90a6d09ce7e2004c182af5f5ee21c682">_DMA_CHENC_CH8ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd2b08e24bd4309899b6264f090871c12">_DMA_CHENC_CH8ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g346cc75b109ebf1a5dcd2f3768a4a401">DMA_CHENC_CH8ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH8ENC_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6a1769da52b325cbe839c2b21520eca1">DMA_CHENC_CH9ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga7106fee22b3f8a238e25fc0e7168a44">_DMA_CHENC_CH9ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0cfc4fc0d0d769ec54141b116249e0af">_DMA_CHENC_CH9ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g986cd331b055ec61492879f6571aec9f">_DMA_CHENC_CH9ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3cb5b73815b5eaa42946b51548d2a1dc">DMA_CHENC_CH9ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH9ENC_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g98b7473029e41853f7bde3eed34ce454">DMA_CHENC_CH10ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd6955f87cc0f295e9e996e4dc12c3856">_DMA_CHENC_CH10ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g52a4bdf60491692fac0dc38e002eff34">_DMA_CHENC_CH10ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g085988f8a45e7c1b6d84a22e7d44fff1">_DMA_CHENC_CH10ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g17be851557156c993de7c21baba6ae16">DMA_CHENC_CH10ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH10ENC_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7543948438d6fc9aface3c6d971d9eb2">DMA_CHENC_CH11ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2bcf1bbc6a65c800b476b70b1c4cfb52">_DMA_CHENC_CH11ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g07ac3d3d9736b357735928c77bf3ca99">_DMA_CHENC_CH11ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9ebaacdf9bcf68514e2af72c76cbce71">_DMA_CHENC_CH11ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4606a06f3f6eb90177919951762e9f26">DMA_CHENC_CH11ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH11ENC_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdd2d2f322ee761ff5024ff8a2fb5e8f5">_DMA_CHALTS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g81b14de47152c5c6c322be59ebc86165">_DMA_CHALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g613418fb0799e7247179ac93163a767f">DMA_CHALTS_CH0ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd51b3fceeffcc0e9231309783e03554a">_DMA_CHALTS_CH0ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9bc3fb8a648065a1ac88355ef85e44ab">_DMA_CHALTS_CH0ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1d751c15deaf5e136fa7566b53bb7b85">_DMA_CHALTS_CH0ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga54ec7c7973183897876c530f978a9f0">DMA_CHALTS_CH0ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH0ALTS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb83167edd154a5daf99c8608100088b7">DMA_CHALTS_CH1ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf4899bc261cdbce884efb93f469043ca">_DMA_CHALTS_CH1ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gce50c041a428cae2ea015975e83bc88c">_DMA_CHALTS_CH1ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge9df90a3330bfbe42989aeb0b0a51aa7">_DMA_CHALTS_CH1ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge49b3527d4de1e9723906f5fc035356c">DMA_CHALTS_CH1ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH1ALTS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7738cfbf25a156a773026b9c28c37dda">DMA_CHALTS_CH2ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0790f60d53f14a8dc68b08cada62c0d3">_DMA_CHALTS_CH2ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbd21971d2efbd628393c7b103e60e44e">_DMA_CHALTS_CH2ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1a779c0d25a8c02f43ecb54aed976488">_DMA_CHALTS_CH2ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga706c71ab018584bac1aad5d2ece3001">DMA_CHALTS_CH2ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH2ALTS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g048035204cf3ed4cfd6ec1427d460670">DMA_CHALTS_CH3ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1155cfe68203851c1bebb3d4d4f03086">_DMA_CHALTS_CH3ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga044a2da0ded76c66829de8cc4a8f111">_DMA_CHALTS_CH3ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5d8b2b1a9b3d4f1319a06eef43db6b90">_DMA_CHALTS_CH3ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf2a7345f778eb92be85705a2fe433fe5">DMA_CHALTS_CH3ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH3ALTS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfe171b8d3b83c8b2586d28c2307ad7a5">DMA_CHALTS_CH4ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbf87adc0c8f14b0234910df5541c8890">_DMA_CHALTS_CH4ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4d2f0cd787b6a346eabb36d1d409f039">_DMA_CHALTS_CH4ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga2d9749531ef2a53d366bdb830147b04">_DMA_CHALTS_CH4ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4677c4f84edfdf13ea4e47a1ce5ce302">DMA_CHALTS_CH4ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH4ALTS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g39d696693fdcc69510ed4972dbba5117">DMA_CHALTS_CH5ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g121284eb531163dd58ce38e9362e6516">_DMA_CHALTS_CH5ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g542e3984b5a30b7ce8eb6ac8d5d2d3d8">_DMA_CHALTS_CH5ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g15027780bd30bc27e88b390e665e9e10">_DMA_CHALTS_CH5ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc30002e404beee68eb6f4af5038ab77d">DMA_CHALTS_CH5ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH5ALTS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd51ad45da88a8e5b6638134fe6884466">DMA_CHALTS_CH6ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6cfa8b06043bc6e968c6b122216776ab">_DMA_CHALTS_CH6ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc29e1cabedc9810174b78207bca360a6">_DMA_CHALTS_CH6ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4483dd9ad698bdda9bfca54254431e94">_DMA_CHALTS_CH6ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g198af2b8de4a57c6096ab48710e49b0a">DMA_CHALTS_CH6ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH6ALTS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd4e9c3f1e31e9837fc7015a96daeb823">DMA_CHALTS_CH7ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g708c0a7245362c46e099dc083d058950">_DMA_CHALTS_CH7ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g78f5df17c6fac8cd74925a12aae96938">_DMA_CHALTS_CH7ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g57528b2d0c4b50168f19ecae71e6e879">_DMA_CHALTS_CH7ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g57f110c61c91062a032cfd5b05642102">DMA_CHALTS_CH7ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH7ALTS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g26820fd0ac3e27a03de3b3ce4f879f39">DMA_CHALTS_CH8ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0541f3f921a05def06dc790a4a66fcda">_DMA_CHALTS_CH8ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gef41c668a65a955b39d1f3d42567bb1e">_DMA_CHALTS_CH8ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g580c773e2e85e1f6f99b2bdb6e573262">_DMA_CHALTS_CH8ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6d33acd5d669eb5618aee4502d282dd1">DMA_CHALTS_CH8ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH8ALTS_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbf39ee42cff9f15084736c24c9ef0ca1">DMA_CHALTS_CH9ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc3c0d8ef706e492b27008abff4aedc4f">_DMA_CHALTS_CH9ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf8a99dc67b02d30bc235a55b87934026">_DMA_CHALTS_CH9ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8b8b37cb213d996c36d08b9c58dec685">_DMA_CHALTS_CH9ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gafc380007c7d15da2e6be632a1ace2f6">DMA_CHALTS_CH9ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH9ALTS_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g08034913d75eb92bb0b629d37abce841">DMA_CHALTS_CH10ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g87780cc9170052bce03fcbedcc1acf19">_DMA_CHALTS_CH10ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfa5c69460f6033d299981ae14215298d">_DMA_CHALTS_CH10ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf7796cc1354b2183ef01ad636ae31927">_DMA_CHALTS_CH10ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc0316b76486e5be2cfe327b0e5affbc3">DMA_CHALTS_CH10ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH10ALTS_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5230f4d1dd6ef2fa40549a5d47986816">DMA_CHALTS_CH11ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9b578c7753fa001c037e3da53e909997">_DMA_CHALTS_CH11ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g29372f7e48f003830f1b6f26bc13a092">_DMA_CHALTS_CH11ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga2ecf39cb763b1589cbf46b1cb76de97">_DMA_CHALTS_CH11ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5201be6feca54a881287b26e74df2a0e">DMA_CHALTS_CH11ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH11ALTS_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0eec0d07ba3840c14c15ea38d6aa085b">_DMA_CHALTC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8cc36f2eabc3184da58fc37032217f38">_DMA_CHALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g511af0db142c89640d5a701e356c0300">DMA_CHALTC_CH0ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g74de4494b5cee26a310e232f67cbff3d">_DMA_CHALTC_CH0ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g60adf7c7300beb0d0e02ff40cd5c4be4">_DMA_CHALTC_CH0ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g26e677040d3f7a08d35010caae94fffc">_DMA_CHALTC_CH0ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7a3881163fa7d248ce6e5dc219e18ea7">DMA_CHALTC_CH0ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH0ALTC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g05e2f045a0534efd76fdc2da493605a9">DMA_CHALTC_CH1ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7a663045d7110eaf87337a4d96367181">_DMA_CHALTC_CH1ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9c4958f96c46f64aecc75e34f98a5f00">_DMA_CHALTC_CH1ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf759837436d1cf793175452481799715">_DMA_CHALTC_CH1ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0341c20dbbcffd9a67a7cf7269e4cb09">DMA_CHALTC_CH1ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH1ALTC_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5def0cf4048c90fc2e1546324c245c08">DMA_CHALTC_CH2ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g75e3488182fb1b3c8961de0002084dfc">_DMA_CHALTC_CH2ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf5cfee97763a6400e6a2a2201c2fb658">_DMA_CHALTC_CH2ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8fbbeffa6a1b2c850ee7f462bba2093f">_DMA_CHALTC_CH2ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g37f75f8149bbdf4535c58b092fd31d66">DMA_CHALTC_CH2ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH2ALTC_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g24257997abb94b463b9c104e43a01ce2">DMA_CHALTC_CH3ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g60134fe3ab56879a61b8ab8311dd3cc6">_DMA_CHALTC_CH3ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb1b9ed6e6bd1fadbab12598a2ceaab28">_DMA_CHALTC_CH3ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4db54974f58057d62d944d39ff80e564">_DMA_CHALTC_CH3ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g214964bfec83e6643b7991ff93b7d4e7">DMA_CHALTC_CH3ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH3ALTC_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8a7dec837ee6581822cb8f74a259409c">DMA_CHALTC_CH4ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6fc2b10b705b42acf05843198082b9e1">_DMA_CHALTC_CH4ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g870d5759441a8fe6a06f8e5c63aa8d55">_DMA_CHALTC_CH4ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd580715adb266598509822ba66ee17d5">_DMA_CHALTC_CH4ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g28c0f465ac102c5932c5c10e8cbff788">DMA_CHALTC_CH4ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH4ALTC_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g58fe5d31b279243c92b4c6cf16743c61">DMA_CHALTC_CH5ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdc9b65586a310eeb0dcd7737479a7a12">_DMA_CHALTC_CH5ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3223425d68ced74f11f7389feed6bb58">_DMA_CHALTC_CH5ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4e6fec83ed0b7a19a66d59cb84f8b571">_DMA_CHALTC_CH5ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5d530ea7553e3576c0420c86ef574674">DMA_CHALTC_CH5ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH5ALTC_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0edda71f2e4dd8b4f774b65e335fc140">DMA_CHALTC_CH6ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g64f6fb3444c04e92a2f5e45f61ff5ae7">_DMA_CHALTC_CH6ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf699980e7fbef840fc8cc24726c4ea85">_DMA_CHALTC_CH6ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g056ac5b8c33bbe5996b8944fabea4c97">_DMA_CHALTC_CH6ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g436905e99d04047ebd67b45adaba391f">DMA_CHALTC_CH6ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH6ALTC_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g68143bca63adfb25b1e22715c6f48e74">DMA_CHALTC_CH7ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g803726e64f4865095a44b3908d8a8d13">_DMA_CHALTC_CH7ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcb555ad5a7986deff3c2edd7e3dfb541">_DMA_CHALTC_CH7ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gff3f270acb64c2e896a3d367a2f72a52">_DMA_CHALTC_CH7ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3f2876e434ab3f5febaa186b984af8d5">DMA_CHALTC_CH7ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH7ALTC_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd4e55b7d99681d35e90662e20feb6476">DMA_CHALTC_CH8ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga4844a7118209fb89e5f3d6c1d8ffafd">_DMA_CHALTC_CH8ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g67099e0eaeab38ed3a1ba90de2379363">_DMA_CHALTC_CH8ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g82438177e1285fd809a008a32a7385e0">_DMA_CHALTC_CH8ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g974b35a7db29b8d37a764224a174479f">DMA_CHALTC_CH8ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH8ALTC_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gabaefd0dd2fbae0f0d4a6a4adacf9524">DMA_CHALTC_CH9ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8a4ceb5697635559b2c11c5b94cc52e3">_DMA_CHALTC_CH9ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6f94226f19536cb92090517231bd1ae0">_DMA_CHALTC_CH9ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8ccf5045f0781c23be219cc91821d0bf">_DMA_CHALTC_CH9ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g46ed8db886609ff497f018716cb15a42">DMA_CHALTC_CH9ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH9ALTC_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5f10fa44c32e2d1365aa8946ae8db640">DMA_CHALTC_CH10ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g382ba83be7844d76631b30aace3acf56">_DMA_CHALTC_CH10ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7cecc181a29a3c920867cfe424b7577b">_DMA_CHALTC_CH10ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gebf713d79c10c3c421d22ce1d5d3f4c7">_DMA_CHALTC_CH10ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gebca545470c11caff0fd5be57fb54c62">DMA_CHALTC_CH10ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH10ALTC_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbf5b902321cc3e78e9781e695a2594e3">DMA_CHALTC_CH11ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcfe71262c28d94e7b2dbe9d4eaeb1570">_DMA_CHALTC_CH11ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5c3cbc2ae86173635b868b25dd405d30">_DMA_CHALTC_CH11ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5dd59028237074a33c96b27130970d32">_DMA_CHALTC_CH11ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g42e0924d53118f3584e7cffdcc6e79fd">DMA_CHALTC_CH11ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH11ALTC_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9daf0b6586e2fa32dd4318581a5ee097">_DMA_CHPRIS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g79d9267c2a82e200f8c21ca6b47b3dae">_DMA_CHPRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3b8aae23375b72eaf9398b0dfe0a9958">DMA_CHPRIS_CH0PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfa74c12fb13c4c1992d85684ec68a36d">_DMA_CHPRIS_CH0PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb9d307b044f83ba2cec73d0c0423d2ce">_DMA_CHPRIS_CH0PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g74fd32abbf751cd896459afb92a7c81f">_DMA_CHPRIS_CH0PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g991b1ee70c4a5e9ea6c1ac510d4344b8">DMA_CHPRIS_CH0PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH0PRIS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4245120034c44573ea4089f3a7962f0d">DMA_CHPRIS_CH1PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1f6648ed2db93670744712633ebe8c6d">_DMA_CHPRIS_CH1PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8e2f7c5e32b052266cf5f1fefb0315e2">_DMA_CHPRIS_CH1PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge4cc67d1ec61d3acfb24304f0dbd59d3">_DMA_CHPRIS_CH1PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g385bb04dc349096942748d090385c2a1">DMA_CHPRIS_CH1PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH1PRIS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g11e9151ccd4188763a82ab42bc06d55e">DMA_CHPRIS_CH2PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb805fd2b31fe212e9d84411d1b54b99f">_DMA_CHPRIS_CH2PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfea2f9b83e145e5a5f780040b2b167da">_DMA_CHPRIS_CH2PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g56f7af3fe12c48ca0948f4fe8e1cb1f5">_DMA_CHPRIS_CH2PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g31ff7d3c88297e6642d5bcf039efcbf1">DMA_CHPRIS_CH2PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH2PRIS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd0837ad5d87ce0e10c7950db207272d4">DMA_CHPRIS_CH3PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf7e73e49868b330b0b6c15757f18aebf">_DMA_CHPRIS_CH3PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb227d80ecc2fbbfcbdfd5705f762ba48">_DMA_CHPRIS_CH3PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7bca4bd8fe47647e8d4e1e2efe575d3b">_DMA_CHPRIS_CH3PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6e64a388c03275c438755bf6ff94c445">DMA_CHPRIS_CH3PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH3PRIS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g299ed3bd0ba11abcd89eff9e7cdadbc8">DMA_CHPRIS_CH4PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g180b7a816bc41a431856cf8c314f91de">_DMA_CHPRIS_CH4PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd6962c4b30f63f771c1472c8f76d83bf">_DMA_CHPRIS_CH4PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0ff1abc823c8772319e86d343cf5afde">_DMA_CHPRIS_CH4PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g088d56e897fe05b5b19f7071a5636ca1">DMA_CHPRIS_CH4PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH4PRIS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3c52b6e6015ada3be2d3b2f622572bbe">DMA_CHPRIS_CH5PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8abb73279fac57a9503f14126eb5cccd">_DMA_CHPRIS_CH5PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd59b8eafb3963903ea83570d97ebdab5">_DMA_CHPRIS_CH5PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1e80ee5e62b1e966d77f09b92b23c300">_DMA_CHPRIS_CH5PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfdb6f107918f35901410de74a4098818">DMA_CHPRIS_CH5PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH5PRIS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga5240f8be35e91c7abd07191acb73ce7">DMA_CHPRIS_CH6PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2de7e3258a6d961f64943cf09fc3e460">_DMA_CHPRIS_CH6PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd2fc3a5bdab950db9e9b9d6bfb52978a">_DMA_CHPRIS_CH6PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7d0bbbe6ab831acb69033f88ac103358">_DMA_CHPRIS_CH6PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6214bc38ce72991674241668e6cd2946">DMA_CHPRIS_CH6PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH6PRIS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gef45e1b2f36131d488d860ce0acb131e">DMA_CHPRIS_CH7PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g12209516c287d357adcf1953d87df379">_DMA_CHPRIS_CH7PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g72f9d9027974d3719e8bf1afd3e78bab">_DMA_CHPRIS_CH7PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf9a8f82862eb33983236fa6417d245f3">_DMA_CHPRIS_CH7PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb8107e87376d057c56ca6fa1d5b77403">DMA_CHPRIS_CH7PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH7PRIS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g64bbefb97fda2c1c68107ce1547f66c4">DMA_CHPRIS_CH8PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge0d31b9476cf3264c89a7e49891bf685">_DMA_CHPRIS_CH8PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3a5ca9a385c5d8fd8bcb5aba3c62649a">_DMA_CHPRIS_CH8PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb7f4e0729fe8f41047933fceafa6a80d">_DMA_CHPRIS_CH8PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2b5ae8bb79f262b54eba3db7b34bb0e9">DMA_CHPRIS_CH8PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH8PRIS_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3283b112959952cd6899d3d86ab2aa6e">DMA_CHPRIS_CH9PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g976755fa416b8ddf0e22811c71554106">_DMA_CHPRIS_CH9PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g49c9edf22dba5a8d88894612a31670a1">_DMA_CHPRIS_CH9PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g809789f987fc466306dc1e1a0256899f">_DMA_CHPRIS_CH9PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5d21148831913778933b500097a66b05">DMA_CHPRIS_CH9PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH9PRIS_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf4c3454bd6699f91b0b54ca21e41414f">DMA_CHPRIS_CH10PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1677c124d3180ccaa1d7e5278f352292">_DMA_CHPRIS_CH10PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6ed786248b53d1e9f72f715da815a85b">_DMA_CHPRIS_CH10PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g83b340be9ceab91ce0593bae43b9038c">_DMA_CHPRIS_CH10PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd288ecccc0a1f8bee134bcd16d4c86e6">DMA_CHPRIS_CH10PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH10PRIS_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g24f3e6373080e921f64bae19e7ab4705">DMA_CHPRIS_CH11PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g502ab38cbae4c31c7a3c044ef615b847">_DMA_CHPRIS_CH11PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2f9dd6b0b5c7e553d9cc8409c1b93656">_DMA_CHPRIS_CH11PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8bac998b6cc69f38695e591aeb6a9627">_DMA_CHPRIS_CH11PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3a6dc663275545f0851e621e629ac1e7">DMA_CHPRIS_CH11PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH11PRIS_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gadeb7787f8f32c14c0276c2abb417f7b">_DMA_CHPRIC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g192afe390dcccda2b96bc2b236dd5666">_DMA_CHPRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5ff68ef83e232f6eac622238c65084ba">DMA_CHPRIC_CH0PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g189fb8c590b999349183333012f4e70d">_DMA_CHPRIC_CH0PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g88c1e2d89a389055a4028b5406ff94fa">_DMA_CHPRIC_CH0PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gaf0d7ed7c444a4fcb7c88a87895c61f5">_DMA_CHPRIC_CH0PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4df490dae82239dcb98398c775d258bf">DMA_CHPRIC_CH0PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH0PRIC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4324c7fb59cc3a2f150395193c8c96a5">DMA_CHPRIC_CH1PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g744f18c61317d3ce541ec27b109989f6">_DMA_CHPRIC_CH1PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g28b1f08516b78ab005f707ce5b396d72">_DMA_CHPRIC_CH1PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g03b4c9805d1f2be425e2f7ce329aa069">_DMA_CHPRIC_CH1PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd0f899434d32cdf887c087fa70bcd415">DMA_CHPRIC_CH1PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH1PRIC_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcb62ce6d3214ca9bbb4ebe7832307eeb">DMA_CHPRIC_CH2PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc9fe70e0eff208788180eab5568115bd">_DMA_CHPRIC_CH2PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6ad84681c02ca6065d0c9dcd271b02b0">_DMA_CHPRIC_CH2PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g215a9b755d7b36e8ab38ca1ba8878545">_DMA_CHPRIC_CH2PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g352efbfef9acf0b353862a193b7de1d0">DMA_CHPRIC_CH2PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH2PRIC_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g88b2b57ff1d13614652901f2f27ab233">DMA_CHPRIC_CH3PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4ddf40b027248d91274316461f19fd74">_DMA_CHPRIC_CH3PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbe068fe7e6583a5c18e50a40cf27ed84">_DMA_CHPRIC_CH3PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g81aa7d82e5ffea3462e3bcf1a3c258d3">_DMA_CHPRIC_CH3PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g49d3cc9d4c00dc6874d997b75880c963">DMA_CHPRIC_CH3PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH3PRIC_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge9e8327d33f6ff455450320729889842">DMA_CHPRIC_CH4PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbf4d0f198774d0586bb9d8377a2d2273">_DMA_CHPRIC_CH4PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2d23f68d713c5c29fae227a25ce4ca0d">_DMA_CHPRIC_CH4PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g660dbce8443669c5f31d0419b7c9b277">_DMA_CHPRIC_CH4PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g26e1ff0717bb90be7294958317e8de1a">DMA_CHPRIC_CH4PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH4PRIC_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf46213e736f8beab07ae07576828f6f2">DMA_CHPRIC_CH5PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5fcfc3ff051e0ad8bec60456b44bd556">_DMA_CHPRIC_CH5PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6b78894b9053468a43dff6d14a118902">_DMA_CHPRIC_CH5PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g293f493bacd788d9f03a18ff17b2d94e">_DMA_CHPRIC_CH5PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4beaa86030a99f2cc5133f83f1626ee3">DMA_CHPRIC_CH5PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH5PRIC_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbc7d5ccfb5516381050194dd89b1a3d8">DMA_CHPRIC_CH6PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6e5ef8783022287790b3176fb70d0f27">_DMA_CHPRIC_CH6PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcc86a9a1ecb582c440e2e2b023f80d4b">_DMA_CHPRIC_CH6PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g368278ccd3d5a47fcab455386cc4ed6a">_DMA_CHPRIC_CH6PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7227826c435aed178361e22035702d7b">DMA_CHPRIC_CH6PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH6PRIC_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfc4a20a30ef06ed263b5dde729fe7492">DMA_CHPRIC_CH7PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gaeb0ad9314a997b641568179af580458">_DMA_CHPRIC_CH7PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd9790e3c8b3a314aa4e73061fb9e165b">_DMA_CHPRIC_CH7PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g551867a95c99f58e517c2e84af0dc752">_DMA_CHPRIC_CH7PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g66f9b4c9c13de6766f4b1e097c77d5a3">DMA_CHPRIC_CH7PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH7PRIC_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4b39ebd85db19d1e8ac268d8e96690e9">DMA_CHPRIC_CH8PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9386715752f4a1907cb7af9b163654ab">_DMA_CHPRIC_CH8PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g04dfb32c0fead4075f52f26542ff75d6">_DMA_CHPRIC_CH8PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc2c4884b73cf0b027ca9640ec780ab5a">_DMA_CHPRIC_CH8PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2973ab0684c58e2bb150b7bde85f8fcd">DMA_CHPRIC_CH8PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH8PRIC_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2f33c6858781c1a61695c1171c825b72">DMA_CHPRIC_CH9PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6e42ed66b407c3c88dcf4e7c3d482b6f">_DMA_CHPRIC_CH9PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g437eb4c44a89837895acc1fcf11938ca">_DMA_CHPRIC_CH9PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6dc7ba3b9de99dfaa5cfc1ffd35e4feb">_DMA_CHPRIC_CH9PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb4fb27c910a08ce28bb20609bec5a8a0">DMA_CHPRIC_CH9PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH9PRIC_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g55e079ca43fd2ee3a3ce3addead13ed8">DMA_CHPRIC_CH10PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfef5e3bc693cad64fb19a591a9e7a18f">_DMA_CHPRIC_CH10PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g528869a17c011640518d8149891213fe">_DMA_CHPRIC_CH10PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4a186f0ffe90a5eec6c2d12070bf4333">_DMA_CHPRIC_CH10PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g52374f7671abc7e5af1c590ed534074d">DMA_CHPRIC_CH10PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH10PRIC_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd09d6b78dc1339cb05697abf363364b6">DMA_CHPRIC_CH11PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdacc1277a8c722e5231da25211beb6ec">_DMA_CHPRIC_CH11PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g248da2d60327ae5960f2e8ef20f18051">_DMA_CHPRIC_CH11PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g836d7804b5a6895c924df2c47ef03cef">_DMA_CHPRIC_CH11PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g042a1ff8c0705b6293cd4d37409b9828">DMA_CHPRIC_CH11PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH11PRIC_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd184c7bcd66cc743d49c05d7001af5cb">_DMA_ERRORC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g523632c688bb41df44cb9237599f474b">_DMA_ERRORC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1a72da743d1b4b5044077696e382f819">DMA_ERRORC_ERRORC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb66f6e9e80ad9925423f7e9e7321c67b">_DMA_ERRORC_ERRORC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g293d9323a9478f854df0d2e6c99d96ce">_DMA_ERRORC_ERRORC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2a7f99594aa94975c40c1cc596b4dca5">_DMA_ERRORC_ERRORC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb1cc17f9a5c414fae65f2cc0d5cea8e4">DMA_ERRORC_ERRORC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_ERRORC_ERRORC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9c67126153ce05dc19bd7c3a9bc53b01">_DMA_CHREQSTATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1227e0733df8865fcf9796529d2a7fb0">_DMA_CHREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g06000644ae9c3272fdb92778f1b72029">DMA_CHREQSTATUS_CH0REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8f5592df173223f1f7e85ba57bd9b3c7">_DMA_CHREQSTATUS_CH0REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfd11116b238de0d461ec8c862f47d65c">_DMA_CHREQSTATUS_CH0REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0152da899e50169a0542d20fc3133e5e">_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5cc9516df62011880f4242d522e4bf94">DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6560f1e76ca6fdf2a726f76875665424">DMA_CHREQSTATUS_CH1REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1f33bf6d091743fad5647647334d106d">_DMA_CHREQSTATUS_CH1REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g47af3fc45b5e3431dbaacf986104c049">_DMA_CHREQSTATUS_CH1REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8f59e62cbb66bf1fdd4438f9622d1fee">_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g52102b5e01079c79d6c37c3d2fa7e07f">DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gda5a454ce1cdc913edbec452a87d4a85">DMA_CHREQSTATUS_CH2REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g198a02e171a666d9660d7952629a8cf3">_DMA_CHREQSTATUS_CH2REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9e923a3a9b668171dce0d2bece029018">_DMA_CHREQSTATUS_CH2REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf9708b0a7f21566e70fd00ad764532cd">_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g24b71d15e0f5c86dc476173c62c04f9f">DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g74172c3852d72dc1b421be3d2104fa31">DMA_CHREQSTATUS_CH3REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf89bfd255c4e597337671c1a59e22d01">_DMA_CHREQSTATUS_CH3REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3de830a37a8c54392713d93da9417057">_DMA_CHREQSTATUS_CH3REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g19a0ae2e4521a2bec9775d46ddd23f0b">_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge8df0d773d381312331668ef7b88dcba">DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g62c82fd3d5b739f826f79d22946a8af9">DMA_CHREQSTATUS_CH4REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf1d7723ab37e855619d0bcf1011c21d8">_DMA_CHREQSTATUS_CH4REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9f8203bb8ac2678cb83b7102c0f06499">_DMA_CHREQSTATUS_CH4REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g23848b8ffc6a917a5f7150b848863bd2">_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga84aaf37f9ae6010033c364c84d61d33">DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf64f6dcf537672a9e195ad6175696980">DMA_CHREQSTATUS_CH5REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge5b28f5b0694bfd6c8e677eb2d8ac56a">_DMA_CHREQSTATUS_CH5REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8b13bc9523705eacad12222223e21eed">_DMA_CHREQSTATUS_CH5REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9730c3bd4359ea882bcbc6d7739d675c">_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7dd1419fe212dc11be75473295698707">DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9acea832e1b0c6f7879af2d6a832a1cf">DMA_CHREQSTATUS_CH6REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbc7f5874b17341ba9c0400264daca0cd">_DMA_CHREQSTATUS_CH6REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga28952006e56641d1a960ec430d6cfc0">_DMA_CHREQSTATUS_CH6REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2d0edefac04f08164445186c85e98128">_DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc72464bfa86b4557909799d70c242891">DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4bc5f63581731f052259f837fabc8a91">DMA_CHREQSTATUS_CH7REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7863dd4983464214117cf6cd07d7856e">_DMA_CHREQSTATUS_CH7REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5d6f144e91a63ad8752d352f18468ea2">_DMA_CHREQSTATUS_CH7REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga59195d6a8c6d1ff38a78657dda82611">_DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gda1ac219c560ac59bcb574b6ea6da47b">DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf15bbd6c46bab7bae1c2acfea9f041aa">DMA_CHREQSTATUS_CH8REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g155d0ba9b4eaddc9e77bc57cd6418da1">_DMA_CHREQSTATUS_CH8REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3728129588f26392e8d5ad590f85f154">_DMA_CHREQSTATUS_CH8REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8575bd594356d3ad0ab72050fafccb8e">_DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfc0ba88e5da03bd7f0ca7c8596bb1066">DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9f668a04c4174349f144c2098b6b73cf">DMA_CHREQSTATUS_CH9REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1e14673bbd589db2ebbb717646c272f4">_DMA_CHREQSTATUS_CH9REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbc730372460e5c04dcf821a00269fff6">_DMA_CHREQSTATUS_CH9REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1f375124d34ee17603271ca5af70a81c">_DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g56d41a359afc33dc54388510b8ff31c6">DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g12434e8ea490af357881727263f1e887">DMA_CHREQSTATUS_CH10REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g418632cf6353ac76f6e9b60b0b063e0a">_DMA_CHREQSTATUS_CH10REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0d562084664840e334369f162e43c877">_DMA_CHREQSTATUS_CH10REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfd4880b14bd21d4a89c5c3834d9f9964">_DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdbdcf80cbee1071c11fd9e81ca274874">DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g385ad56ea2548f61006e79c650cd8f80">DMA_CHREQSTATUS_CH11REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd883054488722231de94fb0413826c00">_DMA_CHREQSTATUS_CH11REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge477d75badc150c1fa8486ac382a6ced">_DMA_CHREQSTATUS_CH11REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5a59307971f90e4ad5f87256d0aeacfe">_DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8d36eb5d99b9c381d43718b8960ec7fe">DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga0ac48fea9964f2c069c285ff7e102a1">_DMA_CHSREQSTATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7d142899003cca875a9a1f51bf3e791c">_DMA_CHSREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8bca57954035c721cf98c1c580c97e69">DMA_CHSREQSTATUS_CH0SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1e3a36e81aaf822ed3f84de64ee80091">_DMA_CHSREQSTATUS_CH0SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf7fd21d76c118803fa6112d22fab0d37">_DMA_CHSREQSTATUS_CH0SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g08963e57c61ff0f5eff03f0bfbaad72d">_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4598d2c40c9b73bab75e1106affbdad0">DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g54a7de7ef3e0b33e86bcc40c5db0d088">DMA_CHSREQSTATUS_CH1SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0ca681317b4e3918106d28df1a69fa87">_DMA_CHSREQSTATUS_CH1SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3d90f70e0d5954748b1809b847b2be7b">_DMA_CHSREQSTATUS_CH1SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf8c06b003aa60c471c3b2fab51653a15">_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g193cb364623c88cb508dca279b7e698b">DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc1d03bb897d9fe1bb9fae50820f447b4">DMA_CHSREQSTATUS_CH2SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3083f1f73076c0102c88b85416ed2110">_DMA_CHSREQSTATUS_CH2SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gea8852a459c1825e61d10985c050e86e">_DMA_CHSREQSTATUS_CH2SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gabf4affb65c408ace40e8c17c66848ef">_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2bdfe8f1d5a96d1ef1d3364a7dc5897a">DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfb7e3e35eaf6892421d6e7b286a490d5">DMA_CHSREQSTATUS_CH3SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2222f8d27144678ab4ba0942c8b8781f">_DMA_CHSREQSTATUS_CH3SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcb2086fcbda231f1a8a1a1e946f41893">_DMA_CHSREQSTATUS_CH3SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g95d8e31437498a8b6874dad047c746eb">_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbed1415c8fad7709dde4311b0d66c602">DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8ced60eb83be417fffbd322fe4b0d6c4">DMA_CHSREQSTATUS_CH4SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5a840d97f34d0d63983c73d6883a1a53">_DMA_CHSREQSTATUS_CH4SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge0f5b9744e308612819212e0a9f5fe39">_DMA_CHSREQSTATUS_CH4SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2eb9dcd7c52924d58f4417ad07f1fbdc">_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb34a2a86e2ada817af6998a135bf760b">DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g44104a6766e70127964369bdf2290398">DMA_CHSREQSTATUS_CH5SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0b9652105ab7682ff248493ecb6036e5">_DMA_CHSREQSTATUS_CH5SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g10bb38bf69a347123ca07a578ac8c706">_DMA_CHSREQSTATUS_CH5SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6dda0ac7329c79e3f2e611161d80737d">_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gded7a046b8d8eb762ccb0140bb923551">DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc0dd3e28000f2782f0df933bd348da73">DMA_CHSREQSTATUS_CH6SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4963869b84caab78eabd3348c3025fc0">_DMA_CHSREQSTATUS_CH6SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf6ed58af33138cc9508ba17f328f46a1">_DMA_CHSREQSTATUS_CH6SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9a96c285214f46494c15a3ffd8b9ecd7">_DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gafdfca9ba45ade7179278f4dc2e1c1f8">DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd41d0f281772262cdcbed2d7f386a6f9">DMA_CHSREQSTATUS_CH7SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf0c5b4e2dca04abcfa14d46315e52602">_DMA_CHSREQSTATUS_CH7SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g16d7f807d1963b11534ce2fdd17c0f7a">_DMA_CHSREQSTATUS_CH7SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2e0264e336f77f926c3a016d53b34d2a">_DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcdfbafcccf167b2fd51174b3ae1661a0">DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g388d4303aaa1d5256395386f4ea3f262">DMA_CHSREQSTATUS_CH8SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g613b8df571ee334d36713afe8e91bb1c">_DMA_CHSREQSTATUS_CH8SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd0fc5983a203645df8d7283c2f4f7497">_DMA_CHSREQSTATUS_CH8SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gef29c34ecccf7683723e5b62ed145378">_DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g36f9810cdf0aeeabd9e538681673525f">DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5616005dbe0d48793113e676483de6cc">DMA_CHSREQSTATUS_CH9SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfe8afa537eb1a3c9482a2c5ac4be7cdb">_DMA_CHSREQSTATUS_CH9SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd70382ea44b29aca8595afcf5088a62b">_DMA_CHSREQSTATUS_CH9SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g214e61eba15ea97659f3903f6319de3a">_DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2f46f63be74a3fd8f8f213201a948415">DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcdcc1e3863b785f2a3b995643db7c62d">DMA_CHSREQSTATUS_CH10SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc8e2bb012680814d638f348d0267b037">_DMA_CHSREQSTATUS_CH10SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g89eb56d38276be12abdd2d03df7f4862">_DMA_CHSREQSTATUS_CH10SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc5bab6bc4560df77b4c816ca0f0fffb2">_DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4e8729f7b5b33cf7d07e96973dfbb232">DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5e98a171a942ec5c3c5087bc5f4cc24e">DMA_CHSREQSTATUS_CH11SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4502b0fab463b70d60b782dccca6781f">_DMA_CHSREQSTATUS_CH11SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb074577a2941cef3108454e0bf1f12f5">_DMA_CHSREQSTATUS_CH11SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb3ee8ed1327fa2762b2e0450121caf42">_DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5afd20928e4ada8f470769862e85458c">DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5df7e961452dfe5d42c4d6e59ca4a1c6">_DMA_IF_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gaddbe4d70d3c2391cf26b18d7b5f1da4">_DMA_IF_MASK</a>&nbsp;&nbsp;&nbsp;0x80000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g578445fc79000465bed22b93d72b99f3">DMA_IF_CH0DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4df21925584f869a1e14c72541a26e3b">_DMA_IF_CH0DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g82660b6bddd7fa45e7aec24c80566f9d">_DMA_IF_CH0DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcdf3d94f3ee779f0f6c06abc721e4b1d">_DMA_IF_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf3461d4649121fda6ef74fca6bdfbcf8">DMA_IF_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH0DONE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfdb19f1904fdcffd6581e94b37ad0f03">DMA_IF_CH1DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3bbebf4f7f30eba22b366b9eeb6000e8">_DMA_IF_CH1DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3b476b83e50bab602f9df1bd9a7e78fb">_DMA_IF_CH1DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga20d97ecf249abd572a02eef3434d8b2">_DMA_IF_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5a1687be4e50e981e402a654e6f44e41">DMA_IF_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH1DONE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf2afc88986f126109c322128fb2920d6">DMA_IF_CH2DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3c419bcf0d968084d92997844be9bb31">_DMA_IF_CH2DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5a6752877e93325db188b1557b8ab6d2">_DMA_IF_CH2DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcf7ff40dd7f821b847a511a7c2d4d3d4">_DMA_IF_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g99a6a34b20ebb4f18e259fec70808d96">DMA_IF_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH2DONE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga1012d713c12603a2d19226e4bce0fb2">DMA_IF_CH3DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga740c98e6015b7d04001d22d04fe67be">_DMA_IF_CH3DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gef57540973298203eecc08b595f1f078">_DMA_IF_CH3DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7b5c9efd878f5498d103c8c7e7f45f37">_DMA_IF_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7fc4a13e6f0ec623968fcff36e988f8b">DMA_IF_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH3DONE_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf75c70f7ae1b7150fcda089516b2e850">DMA_IF_CH4DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g794c2aa0f6d557fb96e897c13480f821">_DMA_IF_CH4DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g519064cf91cf3790ac89844a0fc007fd">_DMA_IF_CH4DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7853d4d5b00795501a54f93517ffaf6f">_DMA_IF_CH4DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd8f2d2d301273229e5c03f6783046757">DMA_IF_CH4DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH4DONE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g86ea8c063110eab66fae23be80922048">DMA_IF_CH5DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd4972ea6b34213794fe21c6ff45b6775">_DMA_IF_CH5DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga1889bf4f91f196c933e03f1d7b62212">_DMA_IF_CH5DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge716721dbbc4cfede8a6cdc300631fb0">_DMA_IF_CH5DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g18b34ff8b746edcc7646933026c36d74">DMA_IF_CH5DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH5DONE_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6ee9407c591b02472a6ed6106696c2d9">DMA_IF_CH6DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8bf0c858b398b51a60439802802ff013">_DMA_IF_CH6DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g394e6480623ad2f32f72067dcaa88d5e">_DMA_IF_CH6DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3d30acb9c92bbd5f58f1a0e8b452eb24">_DMA_IF_CH6DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g64d0e0a127fe91c607de310087063bed">DMA_IF_CH6DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH6DONE_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8e9976dc6ec10b7ad2fbe829e4968b2d">DMA_IF_CH7DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4356a3035bf4946d2fa5bb3d703e9812">_DMA_IF_CH7DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbb7558e432cbdfc6ade683361d44745c">_DMA_IF_CH7DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gec319dfc1e0c1047d3e64081590222df">_DMA_IF_CH7DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g932ae82dbd15bfdb9faf6cdc4a124cf1">DMA_IF_CH7DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH7DONE_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5afab379e049b22f4e54b1157e8ddbe3">DMA_IF_CH8DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6f5cc98cd956adab6473e490ec1e6bb3">_DMA_IF_CH8DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9ea946b0c7ddbdf21f3ddb32f4114cc5">_DMA_IF_CH8DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g389b5d825cc28b336f1eaf2ea76c0f6a">_DMA_IF_CH8DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g407efab71651777b7765497ab5936eaf">DMA_IF_CH8DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH8DONE_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8b7da6d4a16cd8b39fea6c7d78eaa246">DMA_IF_CH9DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g21ab3ab235caeab324901c9713b01739">_DMA_IF_CH9DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc666f89901e174fd8db26aa470f51b5b">_DMA_IF_CH9DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3fab4341971f7c491354fb5251aa4dce">_DMA_IF_CH9DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb36fc68292f281ec60dcc541688ef5ca">DMA_IF_CH9DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH9DONE_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf804c12e9b30329d29707f581eedfede">DMA_IF_CH10DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf7350a04552183372b0cbd3174e1c387">_DMA_IF_CH10DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga2e9146c2fd1f57834d91c671c7bcf92">_DMA_IF_CH10DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ged045cbcd46aef2cdc862b91ccbaa32e">_DMA_IF_CH10DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g34e7be4d46918381f0cebab559ac7078">DMA_IF_CH10DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH10DONE_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd7b450434d19fff21e19781fed5e0d03">DMA_IF_CH11DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd8cde67514ed50cf3157915d3021310c">_DMA_IF_CH11DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g952c1c1457e9cbc399594e934e39689f">_DMA_IF_CH11DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7e1df13d0646286cff2534cce87adc32">_DMA_IF_CH11DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8ad79c64ec098161641d3014aeaaa423">DMA_IF_CH11DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH11DONE_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc6eab4cb33928b0235cbdbf6695057e9">DMA_IF_ERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g68482770be6fe28e5729152c2c2760fa">_DMA_IF_ERR_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9977e4ef3c1c84917f42a8c6b7eb315d">_DMA_IF_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g667c216e0fe58a36ab7f7889c1c869ee">_DMA_IF_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3267cefe58443abd86319092c139413c">DMA_IF_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_ERR_DEFAULT &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3d88e1d0c327cd35c7693b1566e14d7a">_DMA_IFS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcadb437c7a4f96b8693a1a2642370268">_DMA_IFS_MASK</a>&nbsp;&nbsp;&nbsp;0x80000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g60ca3d5d4b8cf3a512ae0ab94e77e62f">DMA_IFS_CH0DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2700736d41e2ef7aadd189d03647776a">_DMA_IFS_CH0DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g09a51687b6f22f0ca718d444c5cfd81b">_DMA_IFS_CH0DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc185bb00309ceb991b518a4776523641">_DMA_IFS_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1425dd1a51ea8d27ed3c70ebea6be2d3">DMA_IFS_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH0DONE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g677c10eb7bed83883d9057ca050403d2">DMA_IFS_CH1DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g13225b0f24cfd7d14df651a50f9f4ae0">_DMA_IFS_CH1DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gea9d5c53288bc3f4ff74917d7770343c">_DMA_IFS_CH1DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0c28356ad64e7b1a2f6fed2aa6c7370f">_DMA_IFS_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g67ab940da9bb228148184bbdcc8402a5">DMA_IFS_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH1DONE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g65eb0025ac7a468b11eda46b44054253">DMA_IFS_CH2DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge8b6ab0b4ae8b6a33d347f3f38e17ab7">_DMA_IFS_CH2DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4bf93d9ba334956b8c08aeb3c156feb0">_DMA_IFS_CH2DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2fa77d1d4ed2107e584579ad0616b24b">_DMA_IFS_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g566aea8925025ed8cf6855d4c1163a23">DMA_IFS_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH2DONE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g17869f514f8d6a6df5fc0ae1ac96f2f5">DMA_IFS_CH3DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0f5955dfb302b66da0a964f2b961ee7f">_DMA_IFS_CH3DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g556c4816512e4cc6530054fba9d5d2a6">_DMA_IFS_CH3DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g97b0537a6a23e9cd1e91b6a2adffc82e">_DMA_IFS_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5a6a8203baec1e04535e852dee502f8f">DMA_IFS_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH3DONE_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc59d97918c2e3863338322e069329fd7">DMA_IFS_CH4DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0b0e8b5f0d86a1d3bbbc3c35511e2df4">_DMA_IFS_CH4DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf5c0ef770d6383f620664832552b9f28">_DMA_IFS_CH4DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g48f5fd116a0e7f23a2aadd2ee850d9bc">_DMA_IFS_CH4DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8e392ee887156a16cedcbeff8f540fec">DMA_IFS_CH4DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH4DONE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gae9937d06d57299ea9a39e7324da12a8">DMA_IFS_CH5DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g61ac88808d29cb122aae0057c125d7c9">_DMA_IFS_CH5DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g68350a1c4cb5fddbb3a5c5bfb118e28d">_DMA_IFS_CH5DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7f3c45d0c5ac720a1e1f6c8c9b636143">_DMA_IFS_CH5DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdb4013a5ef1eb90253fd552e9445f7c8">DMA_IFS_CH5DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH5DONE_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g678a90cbb249ad8584c26c3c9d44c94c">DMA_IFS_CH6DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3b2e82bfb804ea0717baff88727d185c">_DMA_IFS_CH6DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g235ec236195df4a912850596ced55aa9">_DMA_IFS_CH6DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdd8e363872cd0b45a1ec4b4b0c6540c6">_DMA_IFS_CH6DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4805fc52dc9ed6fa1e8631a3f307a2f6">DMA_IFS_CH6DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH6DONE_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf9131c4955194f866846151c31777e56">DMA_IFS_CH7DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9696cc3401ad05e7d633ec5def7d471b">_DMA_IFS_CH7DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7bd6aaacbf6fbc723252af942f732f58">_DMA_IFS_CH7DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g28c13d34a412f72bcf5eb9b73b8a7a42">_DMA_IFS_CH7DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g306f70af4a6409e07f8f0664d8fa0fb6">DMA_IFS_CH7DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH7DONE_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcaf29c529c5a1ece1c5b496cab1e26d1">DMA_IFS_CH8DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9a87306141598376efc4889411c77b51">_DMA_IFS_CH8DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge1b0711bde5a0628e87f8245b9c24584">_DMA_IFS_CH8DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g80ff52fdced2c47dc90ea0a24f2d05d4">_DMA_IFS_CH8DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga87cdc342325ad4711ffe4a052276e19">DMA_IFS_CH8DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH8DONE_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb4744f462804047e87774913344f3e27">DMA_IFS_CH9DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g400ce53696c8271d80bb3a72a1bab5cf">_DMA_IFS_CH9DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7fc1ecaf3b9d6dc500997e416e379c9c">_DMA_IFS_CH9DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g236dab6c6fff66729e4edfc99c496860">_DMA_IFS_CH9DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga71ae573baad2bd54a67e676d78a6a5a">DMA_IFS_CH9DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH9DONE_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5356c2c73e5e9f90d566712e5ac5bf4e">DMA_IFS_CH10DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gae7209d8922ada7fed23fcff6f1eaac9">_DMA_IFS_CH10DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2c6228b5c500505a97010c3cd527975f">_DMA_IFS_CH10DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g68f0afd543a5a6855af5cbc2bc228d5d">_DMA_IFS_CH10DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g03243172a6f726bd96e223d842ed56c5">DMA_IFS_CH10DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH10DONE_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0662aff5df58325319ad9445ac481eef">DMA_IFS_CH11DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf13296ddf636ee775e18448e696b106a">_DMA_IFS_CH11DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga7951d2045732ed861b1b5f5af2ad41e">_DMA_IFS_CH11DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g368d618f271a701686c8ea642f9b240b">_DMA_IFS_CH11DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g48d62c4f6c0421241c6afac499036fe1">DMA_IFS_CH11DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH11DONE_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g47a765a3aa429433500f038916d31c31">DMA_IFS_ERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9438ddb667f860b6ac7ba57013421662">_DMA_IFS_ERR_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd16da74bde8ccbf19961c8663c0292ea">_DMA_IFS_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd40f03716362c4d85e34f250b4e33a0e">_DMA_IFS_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge58ab8a1cab6fcf511960aea64761fd5">DMA_IFS_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_ERR_DEFAULT &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7a00fd399186f5727470607d74a301e1">_DMA_IFC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd73d84e149da011b738b795a33dbaee0">_DMA_IFC_MASK</a>&nbsp;&nbsp;&nbsp;0x80000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf6bbfea2686ebe8c7c308aec61df8d4e">DMA_IFC_CH0DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0fc375d7b1f26309eb2cca29d6ac890d">_DMA_IFC_CH0DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g99704115f1eb97adaff45b241b95ef16">_DMA_IFC_CH0DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd3ef389cafee3a4db680b96e1e8f0698">_DMA_IFC_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g655a62a7037be4ead95dfc7753c7194a">DMA_IFC_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH0DONE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb5eb58f018e2f7f77201af93c44f3fd2">DMA_IFC_CH1DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g85d3d55c1fb9cc16a62e55ccbf3e972f">_DMA_IFC_CH1DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc5a95388d78ec1fbfb55234a505ba98e">_DMA_IFC_CH1DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2c56b8b0d277986ffcf450aadf6354b3">_DMA_IFC_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gebef41e728ac70f484a84cfc7008a886">DMA_IFC_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH1DONE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g599389e2c151d95a787d5d7bbca1ceba">DMA_IFC_CH2DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gea48c430e69aa76baafc9f9d6210cb14">_DMA_IFC_CH2DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g40a7466408faaf07508e545f8c52c2f5">_DMA_IFC_CH2DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2693242d60c02285310d310571d786f6">_DMA_IFC_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0a716ac40518228a8d6a789ccb2eaf89">DMA_IFC_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH2DONE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1eb47a49a0e5d1c095b8d2cf05cc9281">DMA_IFC_CH3DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g818d25507dabdfbe96f9b149428a019c">_DMA_IFC_CH3DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfb697306a1377e0e71f1d897806e3f04">_DMA_IFC_CH3DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7b5ca9c9a5c7110748b81feb1bedeea8">_DMA_IFC_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g084cd51cafabb0f091cf0e448ac422fa">DMA_IFC_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH3DONE_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8c7a995e6b218825ed1d895e26bde54d">DMA_IFC_CH4DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4a03157b4cf71fc5f7f9ee41f183db8e">_DMA_IFC_CH4DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfd9076e9faafbb3030a05f05f1f37a4b">_DMA_IFC_CH4DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9e9ca5a069094ffb57880e9c4651fc01">_DMA_IFC_CH4DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g16a60fca5e679d1d975fad698ff804a1">DMA_IFC_CH4DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH4DONE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb9786f89dbba2f47e61e4d022cee4203">DMA_IFC_CH5DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g68a89ea7eef21a64f3977325a8c5ed14">_DMA_IFC_CH5DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd3967cba6a1433618cea355e35147bfc">_DMA_IFC_CH5DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g447a728bf54b3f22e85000d41fff3bf9">_DMA_IFC_CH5DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8dc3ecb4d4fc4bd8a250cd51f2266106">DMA_IFC_CH5DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH5DONE_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g09a92535e23b196a0ed4dfb0ed5a2a86">DMA_IFC_CH6DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1fa31a2f9992482adb7438a97e4caabd">_DMA_IFC_CH6DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc6626a705af152d560bc54ce20a09b2f">_DMA_IFC_CH6DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc54e5f7d69581a6a4f3711acfe834045">_DMA_IFC_CH6DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g48fb2412604da08aa2f1562e59613206">DMA_IFC_CH6DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH6DONE_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga9a5fcfa35726a16ad417dc3b14bf362">DMA_IFC_CH7DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9baec2a462749308b45f4773f4e8710a">_DMA_IFC_CH7DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g560d35b7aee64858859fd55518df99f5">_DMA_IFC_CH7DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4f955167df1292b5cc9a7dd0dbde73b4">_DMA_IFC_CH7DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc7c0d73576790b207d92eac75dde7fea">DMA_IFC_CH7DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH7DONE_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf7e1dea2dfce8b5822206e5f6a364524">DMA_IFC_CH8DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge853d7a3481ef5eef675a418f5097907">_DMA_IFC_CH8DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd6f98b4a720fa81cf089da2e8d4f50ed">_DMA_IFC_CH8DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g789724657d79bf18d8cef28ca08e932a">_DMA_IFC_CH8DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g11caf0299c3fda45c7c8d8b75907ec2e">DMA_IFC_CH8DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH8DONE_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3ac0a27e5a3fdd788225775102a9edc5">DMA_IFC_CH9DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g96500658e0cc9e8bb4fa1efc09d639a2">_DMA_IFC_CH9DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6fe3b4887d0d678928754192cf3c7de2">_DMA_IFC_CH9DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge1a1c2c14736bd2718ef246830c78092">_DMA_IFC_CH9DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8f9c12df17e033307e0f74062fbbd8fb">DMA_IFC_CH9DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH9DONE_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g68475b4c52f0fca5833a479adef5ed07">DMA_IFC_CH10DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf5036f49f9e1dcc0f6a0f6b5b86c090d">_DMA_IFC_CH10DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gba5fca78034ea56f23b03916309e8807">_DMA_IFC_CH10DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g92a4401601bdc067ff6020d14793b647">_DMA_IFC_CH10DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfd2d30e71d30c7cafcf0f2c76ba6099a">DMA_IFC_CH10DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH10DONE_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf1d76c383cb3982fed5d4e891ff354c8">DMA_IFC_CH11DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge1b2de6488554a2b9f7e076cf678caac">_DMA_IFC_CH11DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1a81dacdb0dc94ed3a46f95726174596">_DMA_IFC_CH11DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5459a8c1b4c18437cdac2a146ffa1c6d">_DMA_IFC_CH11DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge6bd32afd6df0bec34ed1e7e173ab835">DMA_IFC_CH11DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH11DONE_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7d1089e96ec9201ab9c6712ab96a9e61">DMA_IFC_ERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g91b7c1d45c21b1ea45df6e2ef8c80fb0">_DMA_IFC_ERR_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga01211f918ff25b99da929d8d6e710b4">_DMA_IFC_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gedc1465611b6513525c73979372a9344">_DMA_IFC_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7d0bf36583e5e1dc9ca617159c44ed0c">DMA_IFC_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_ERR_DEFAULT &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd8d20c7381f385979f3dbb7f94757890">_DMA_IEN_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd420f4a3efb297cb5beaa8ae280875d7">_DMA_IEN_MASK</a>&nbsp;&nbsp;&nbsp;0x80000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga51a08be9d6414cf9012385a3527d4df">DMA_IEN_CH0DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf1720448f7ffea601b6e59b4c22018b6">_DMA_IEN_CH0DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g917a0d83bd2cf2fdb80aaf8ffb7ef557">_DMA_IEN_CH0DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9dbd6fe3f900cf54ff71a063e4bd0acf">_DMA_IEN_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8329555faac2632db8e92bafbbb0f2fa">DMA_IEN_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH0DONE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb47dfc0bdb4183996878d1b45b104c7f">DMA_IEN_CH1DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb64987692fbf7b42110f754d9db35d95">_DMA_IEN_CH1DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga3de6fed90e06aa4dd79b71a7ce5308a">_DMA_IEN_CH1DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0c8880dba74e6ae11aef0d673bb43b21">_DMA_IEN_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g634aff2e704f2fc55a3ccfe53ef8c74b">DMA_IEN_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH1DONE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3a2b66296ba2b65f9f5b2dee6421a427">DMA_IEN_CH2DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1e2e8947d79b40e433b90e0e2c4efcd6">_DMA_IEN_CH2DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g46df35fb2b44f06ac115d61e37938e1b">_DMA_IEN_CH2DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g454f171a216261a87629f0a55a6421fd">_DMA_IEN_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga63d217c8754ffd9bdc64b1ee4bafaec">DMA_IEN_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH2DONE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6e02fb65fdafe4fccb37e95ecc7063c1">DMA_IEN_CH3DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc1ff5c15aa64c149feedae8987a72444">_DMA_IEN_CH3DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gba56eda5242447dbadeeacd8a021eb6e">_DMA_IEN_CH3DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5e4d5052d2858fde3ecc9b0453c646dc">_DMA_IEN_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7d187357c9c8622ba8cb9cb2954988ff">DMA_IEN_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH3DONE_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g96c4ccd8fd7a630bf3d0af39db99bd55">DMA_IEN_CH4DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2da9d847e02267f0ff25b67d5b7ff6ee">_DMA_IEN_CH4DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g43aa908f57256dd7c8ce067c319caaef">_DMA_IEN_CH4DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gacfbdac271b80e3bf48c3500f661bfd1">_DMA_IEN_CH4DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8117f1c7976f0ee985aaa94302d119ce">DMA_IEN_CH4DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH4DONE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9050ec555913f759d454af3da9755200">DMA_IEN_CH5DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g033b9523bc510c398e1804a43e7c25c9">_DMA_IEN_CH5DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd58fd657418f1fbd9b6de45c4e311951">_DMA_IEN_CH5DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g18fa4bbedcf1c05a117a949d658b34a0">_DMA_IEN_CH5DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge00967c8e1cc5ad36acc00d5b038896a">DMA_IEN_CH5DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH5DONE_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g66ebdc51583209203f02ac2b47c9a5f8">DMA_IEN_CH6DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gec27ce4245a3ae08f317f817eaa7e6d4">_DMA_IEN_CH6DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6bf38e2dbcc659f5fa1bff1bb6cf5747">_DMA_IEN_CH6DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga0675480dd1765aae36996b793094f96">_DMA_IEN_CH6DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd24c42eff09bffbce5871f5d65e40096">DMA_IEN_CH6DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH6DONE_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfe7e1ea2751fcd78a8508bf8de320c6a">DMA_IEN_CH7DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0635fd7b92382d223dc3faa188c6ac88">_DMA_IEN_CH7DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9ccea9193e0fcd686951c9c19d180fe4">_DMA_IEN_CH7DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g63679ce59e7eef30c11ce408fc175072">_DMA_IEN_CH7DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8be90de8ffa2c192f6dc56d2815a0568">DMA_IEN_CH7DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH7DONE_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g53215008b32dd66a724d1ffb61f13f26">DMA_IEN_CH8DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb577785f019b5c80b24181c452ff16be">_DMA_IEN_CH8DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gccd699bbb62282640dd026bd21fb8ec2">_DMA_IEN_CH8DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdbf0e729f6c591c66a1b0e3971e91f43">_DMA_IEN_CH8DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g35984ec73d7c4836bcbdda4248ec2bf8">DMA_IEN_CH8DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH8DONE_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g037f0a421bb1e9480f2003f877f595d4">DMA_IEN_CH9DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1dfaca804f0d7c80c408bad3fe1498b2">_DMA_IEN_CH9DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdf9b90b962d414b8d63ecb3298a6578e">_DMA_IEN_CH9DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gaa40ed775395adcb93fa9ef4006a6a38">_DMA_IEN_CH9DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga60b028a31cf73c81300914f04bbc0cd">DMA_IEN_CH9DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH9DONE_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf2620befcf37007aa8fe05ba9af32038">DMA_IEN_CH10DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbf59134c7d0b959e2ed3e91cd5d30efb">_DMA_IEN_CH10DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g15dc729602a6f2924049f08694c41a4d">_DMA_IEN_CH10DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g32b1c608354ff87e21ee321a34d7cb61">_DMA_IEN_CH10DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6a8fbfc4c8c083d7a73a070445c4e044">DMA_IEN_CH10DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH10DONE_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc4f209adfe4ceb9aaa807a9564262230">DMA_IEN_CH11DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g38e533467aeaeb0b70183236a561384d">_DMA_IEN_CH11DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g70c85ab80a8febd83045bf27c4b899e2">_DMA_IEN_CH11DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g88718b435c9742dc51cece205d84642e">_DMA_IEN_CH11DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1dacf1a8a571be08f911498f713e2e35">DMA_IEN_CH11DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH11DONE_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga96964fe667fbb1699a64f3e5b5e2fa9">DMA_IEN_ERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g69b55d670670482693271472453a42a5">_DMA_IEN_ERR_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdb4bc7102f29c2f6a8f20815cfc475c5">_DMA_IEN_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g360986d9d959fe614d62f90ca6851e8c">_DMA_IEN_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge4f33aac19c9518238e0d34e928d9c09">DMA_IEN_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_ERR_DEFAULT &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4d1a2dce0e3df450eefde2c8ecd46832">_DMA_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g54712619ebbd75c4c619afdd26f2ebc2">_DMA_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4282959f607bb790ec88e1cba91ea556">DMA_CTRL_DESCRECT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g35516ce50571e2b02d3ede27bfe2cbcd">_DMA_CTRL_DESCRECT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3cc5e3b9a13f59308361c950d704f8d8">_DMA_CTRL_DESCRECT_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd5e89bb6086c6e6c9b38c166eaf1ae02">_DMA_CTRL_DESCRECT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1c9eedbe73febc7d5a5e7b1ea6e31857">DMA_CTRL_DESCRECT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CTRL_DESCRECT_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g420b0119eb5a032367e048e17809b046">DMA_CTRL_PRDU</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0e8eabb79b1f2e52f86b467a68230194">_DMA_CTRL_PRDU_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7ffda999f1744791a8253fdc53c0a052">_DMA_CTRL_PRDU_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1694a8ef17a62766b629934ebf0b3caa">_DMA_CTRL_PRDU_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g626f50a923a8378ebd9a27b946096abf">DMA_CTRL_PRDU_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CTRL_PRDU_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8c6528d2c69c2d8aaca67cd56a1bfa37">_DMA_RDS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g003fd7648d399d627ab6a36cb72a4dad">_DMA_RDS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g312993280b6fbb3b185bf9bb4b00b0c2">DMA_RDS_RDSCH0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb7ce3ed9c5fb156386943bc2d5fa1441">_DMA_RDS_RDSCH0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g77186a6755f7a0a28da00774584cbb40">_DMA_RDS_RDSCH0_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g58eba6cbdfd828dfa1d9a3cd2d32e301">_DMA_RDS_RDSCH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3dd20a0281e0695244d750d5daf0632b">DMA_RDS_RDSCH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH0_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf7bb82d54618046fdef9023b2ec1fbe1">DMA_RDS_RDSCH1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#geb2b46e402f9742e41cc0b43162b8ca3">_DMA_RDS_RDSCH1_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd37f7af60c18827fb4eba68802bc1927">_DMA_RDS_RDSCH1_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0a3315073ce1c9295802fd0e6ebf0a92">_DMA_RDS_RDSCH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdfb8a340af609fbb22670b68c9064840">DMA_RDS_RDSCH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH1_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3842eed9c9177d42b70633366aed12fd">DMA_RDS_RDSCH2</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g362230032fa97cddaecef48ba01efe64">_DMA_RDS_RDSCH2_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge37017954153b351baa2526961e0c797">_DMA_RDS_RDSCH2_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga94c86ffe675ed80e31ff7a61f82499d">_DMA_RDS_RDSCH2_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gadf3eee33483c8e6f4894f47ce86bdbe">DMA_RDS_RDSCH2_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH2_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g01afb38cc45eaf5a46b49a1805b5e4cd">DMA_RDS_RDSCH3</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3d88d84e60639add1a4e0206886e8893">_DMA_RDS_RDSCH3_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7ad1b4715fe2f08fb5e80a62c59b1a60">_DMA_RDS_RDSCH3_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g78827814e9cd7f741606434100e6edd9">_DMA_RDS_RDSCH3_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9176e02d7f129ce880790e539c19937b">DMA_RDS_RDSCH3_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH3_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga60fd74a31b8a8d3015407dcaa557d1d">DMA_RDS_RDSCH4</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbe2babf10c0684bc4a060028cda80a3d">_DMA_RDS_RDSCH4_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc1ce43e62f8b6fbd1bbf05104aec6df5">_DMA_RDS_RDSCH4_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf5392a8858e39e12fe0ce25dc36be18c">_DMA_RDS_RDSCH4_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g751e64331c3c98dae4f56098054fece4">DMA_RDS_RDSCH4_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH4_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga76e9c59a2f1a0d3c86c051c67e44c59">DMA_RDS_RDSCH5</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb6b7567daf3b5532de26083efd578eb1">_DMA_RDS_RDSCH5_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g241b779abf31faca254be943a03aea01">_DMA_RDS_RDSCH5_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g811a821186b7174b4d40e61d55b3a05c">_DMA_RDS_RDSCH5_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g601c68a48c6f91b66a8104b6e1be3a32">DMA_RDS_RDSCH5_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH5_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc9ceea508828a4ad90dbc5bf55aa3612">DMA_RDS_RDSCH6</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g60496d78656d4c4955bec041f107e01a">_DMA_RDS_RDSCH6_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#geb362912ca5c02843c06c165261cd523">_DMA_RDS_RDSCH6_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc7e31669150faf85900afbaec75143ea">_DMA_RDS_RDSCH6_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3e5fe93a557f955ba07645693239df7f">DMA_RDS_RDSCH6_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH6_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8ee0e6c9b3a926c28fc86902efb25fb9">DMA_RDS_RDSCH7</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g68331e4f4cfa85970ec11660e2c63a61">_DMA_RDS_RDSCH7_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5884750b105df0ab85754f34c03f6111">_DMA_RDS_RDSCH7_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9188ba63c707cb05ca3063f0df8f4d68">_DMA_RDS_RDSCH7_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd6294f8a469732a2e4356dbf1ba639cf">DMA_RDS_RDSCH7_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH7_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc52000dcc9c0c3d007dffed00ee0855b">DMA_RDS_RDSCH8</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9897852e0e3e1398d57bc68e2cc7c945">_DMA_RDS_RDSCH8_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7f0e3bfa6ec65e723fd1453eebfa296d">_DMA_RDS_RDSCH8_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9ffd24dc32b8b7d0a3b7df2bde5d8b54">_DMA_RDS_RDSCH8_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g88bde1f8cef29f0c0251ea1fcd8ba32d">DMA_RDS_RDSCH8_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH8_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g660848d25274ddc4dd1dccb3579a1f67">DMA_RDS_RDSCH9</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb1445026672915894b16516e76055b36">_DMA_RDS_RDSCH9_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g393c744c7792852e4d5b053a3b2c32f8">_DMA_RDS_RDSCH9_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga30986620f37b9f6e9149a79f89c790f">_DMA_RDS_RDSCH9_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4d293d2c9da6bcf20de9b9747f4e4145">DMA_RDS_RDSCH9_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH9_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd73f8b186f9fac9d7f4ac2735b1eeccc">DMA_RDS_RDSCH10</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7ddc067ae5cc0c34d7292e44af0c5d0b">_DMA_RDS_RDSCH10_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4f93555df155713b2e017e7d7312175b">_DMA_RDS_RDSCH10_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g96a0f0e77326603c210b7891ee68ff0b">_DMA_RDS_RDSCH10_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g912e6471fadddf52dbefd042b643327d">DMA_RDS_RDSCH10_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH10_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4e5821e745f0f05c7bba3e93b6e2790f">DMA_RDS_RDSCH11</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc58a20efdd98d5014db6de044acd8445">_DMA_RDS_RDSCH11_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge41089a039e4d66625d6f7af532ba284">_DMA_RDS_RDSCH11_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4ddd7c7a2a09c206496ed4d1f94897f5">_DMA_RDS_RDSCH11_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8c21420ceffc8be77c3c4ad5a4854b93">DMA_RDS_RDSCH11_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH11_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbb73a0aae253cdccbc56a9a1fa4c8e94">_DMA_LOOP0_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdc39da3a2b73ed5dc209eb5ac498f7b8">_DMA_LOOP0_MASK</a>&nbsp;&nbsp;&nbsp;0x000103FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g49e11964092db6e3812ad65b00055f03">_DMA_LOOP0_WIDTH_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g05eb941c777b6c302a46d857f03827be">_DMA_LOOP0_WIDTH_MASK</a>&nbsp;&nbsp;&nbsp;0x3FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge2b1238d8f039af7d6ddbef5e35407ef">_DMA_LOOP0_WIDTH_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g243e962dd990e93581ef2a149467ec05">DMA_LOOP0_WIDTH_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_LOOP0_WIDTH_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbcfc220f6d405b344f0564ffe281a7ca">DMA_LOOP0_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g76d875afdb4a4da8fe9cf004980e6378">_DMA_LOOP0_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g709d7afcf08211979d89e8c4729ca5a3">_DMA_LOOP0_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x10000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g99ecd2ba07058a27dada64915800f777">_DMA_LOOP0_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gad0e235ccd773b9c6c8e8ac9112f8dce">DMA_LOOP0_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_LOOP0_EN_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd53f8e61e675ce60237b2abb8cdd704e">_DMA_LOOP1_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3689c5f1be084cdbed8dfa5c80ea092c">_DMA_LOOP1_MASK</a>&nbsp;&nbsp;&nbsp;0x000103FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd3299bdac5fa14f9eb4e1ec3546d0f8d">_DMA_LOOP1_WIDTH_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfb5688b3e53284efc6aeec9d9661af1c">_DMA_LOOP1_WIDTH_MASK</a>&nbsp;&nbsp;&nbsp;0x3FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g16e447522f5419eff8c859c97ebb12b3">_DMA_LOOP1_WIDTH_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g191a4ffc87ead00f113fe430a3c83d3e">DMA_LOOP1_WIDTH_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_LOOP1_WIDTH_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga06f07cc32e81cf1e88a32bb0b452626">DMA_LOOP1_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g697f2077f37d93d3c569374a52994cc0">_DMA_LOOP1_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5eefb5117b0337a661a25dc4a528c689">_DMA_LOOP1_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x10000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g66a700f770c498f23d9e6ec881a92970">_DMA_LOOP1_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g144a98d9d38b019c7efefe49ee660092">DMA_LOOP1_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_LOOP1_EN_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g77b201f7a62a24bc94abfc871add4543">_DMA_RECT0_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc28b574fe129c1421ec8746db3b13611">_DMA_RECT0_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4cc60abb94183dbc767e86fce3615990">_DMA_RECT0_HEIGHT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8223f96fad5cde95c932abeef45f296f">_DMA_RECT0_HEIGHT_MASK</a>&nbsp;&nbsp;&nbsp;0x3FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g064e208c2ae452a1787badb97f6ac15d">_DMA_RECT0_HEIGHT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9cda1c1fdd49392ce52a3c8907193453">DMA_RECT0_HEIGHT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RECT0_HEIGHT_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g53588ddf9ff4b25eb4b0e0ec90d68d97">_DMA_RECT0_SRCSTRIDE_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8cde14ffe2f68a6a65b061d8052eb7a3">_DMA_RECT0_SRCSTRIDE_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFC00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga554a778ccb59dee1d4e248e070ef5cb">_DMA_RECT0_SRCSTRIDE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga38cb8751c8fb6fc2b573242ec7e3bab">DMA_RECT0_SRCSTRIDE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RECT0_SRCSTRIDE_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gda0c5f6f427d8ed668d746ced7b51bd2">_DMA_RECT0_DSTSTRIDE_SHIFT</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g164410d4afb4952d17931edc9474637f">_DMA_RECT0_DSTSTRIDE_MASK</a>&nbsp;&nbsp;&nbsp;0xFFE00000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#geba1e11cb1758de56c423d24a5aaa45d">_DMA_RECT0_DSTSTRIDE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9b74dd6ce60041085b835a94dec56836">DMA_RECT0_DSTSTRIDE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RECT0_DSTSTRIDE_DEFAULT &lt;&lt; 21)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc23a78ddc8563401d56bbbc99ae90cf1">_DMA_CH_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5a701cc3693aa9025a32df30b6d2004e">_DMA_CH_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x003F000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g88d1d2b9b264b981ac3c2c54cd01d6bd">_DMA_CH_CTRL_SIGSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9cc8ad3ff9c8cf9a5f0567dfef1d3f07">_DMA_CH_CTRL_SIGSEL_MASK</a>&nbsp;&nbsp;&nbsp;0xFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc836f26506e87684b9112cdef29b3bb9">_DMA_CH_CTRL_SIGSEL_ADC0SINGLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2dbfe0c3fdd197d6ff2c04b41389abb6">_DMA_CH_CTRL_SIGSEL_DAC0CH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g58209ddefd2ad6b2e4b261e7b4b0dea2">_DMA_CH_CTRL_SIGSEL_USARTRF0RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5e20ef2ef13d261a98472525c571089f">_DMA_CH_CTRL_SIGSEL_USART1RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g58c7af4e3c024d693852338c2068ff91">_DMA_CH_CTRL_SIGSEL_USART2RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge3f1f68195e913bf0d6d59c9e0f90fb5">_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gde2e47c4e1911429ce0fd66e5ffba258">_DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb845a6a4c3bc02826a88153b6cc3dd49">_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g345a788f65ac72507c4765b0653ad194">_DMA_CH_CTRL_SIGSEL_I2C1RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd52a5137f019c991df6c39813d36d66c">_DMA_CH_CTRL_SIGSEL_TIMER0UFOF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g731024317d4242e9a1cf966c98bd0a4a">_DMA_CH_CTRL_SIGSEL_TIMER1UFOF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcb1bfae19058eddcd8b06f5c38c20516">_DMA_CH_CTRL_SIGSEL_TIMER2UFOF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g32d162905d47a4d7be3653a9f1ca0476">_DMA_CH_CTRL_SIGSEL_TIMER3UFOF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb4af7f5e89c6b4899914ed42c339fcca">_DMA_CH_CTRL_SIGSEL_UART0RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcc84e18e21d2788107e796a827f40967">_DMA_CH_CTRL_SIGSEL_UART1RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga7a4b3dec5f833eb43adec60ff8ca911">_DMA_CH_CTRL_SIGSEL_MSCWDATA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g01bdf4bddf365cc5206ac8f52906dd1e">_DMA_CH_CTRL_SIGSEL_AESDATAWR</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9b06fd9b8628cfe7bbf3c0bb0addfd55">_DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4bc9931bab1e3f87b3027b34bb63f961">_DMA_CH_CTRL_SIGSEL_ADC0SCAN</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#geafc07435c2d18241bcdf51a9bd37615">_DMA_CH_CTRL_SIGSEL_DAC0CH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5ad87df09ca77b8f4b7bc2c4d027b497">_DMA_CH_CTRL_SIGSEL_USARTRF0TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g667453ef22f520514c86d7da0fd2ab61">_DMA_CH_CTRL_SIGSEL_USART1TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8550f996ad8d351aa0bdb3150ae059a1">_DMA_CH_CTRL_SIGSEL_USART2TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g249d52551a12697be36b243c93c0add6">_DMA_CH_CTRL_SIGSEL_LEUART0TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g06241a50968ec08618984469ffe7b4c4">_DMA_CH_CTRL_SIGSEL_LEUART1TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf2d99b50e636d9786e6922918ff99f70">_DMA_CH_CTRL_SIGSEL_I2C0TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga36b4d0191bcf5d6ce75a591bfefc879">_DMA_CH_CTRL_SIGSEL_I2C1TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd8bd0d1c9f368ffe8d02227853d31c74">_DMA_CH_CTRL_SIGSEL_TIMER0CC0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g814c4e3305a2854cd633162d281057b6">_DMA_CH_CTRL_SIGSEL_TIMER1CC0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3800bc9ed23783dd520fb68474c44440">_DMA_CH_CTRL_SIGSEL_TIMER2CC0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9977a696eb00b3c88977b89ed33cbe09">_DMA_CH_CTRL_SIGSEL_TIMER3CC0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2139ab4f2cb34d66414a5b69b30da6bc">_DMA_CH_CTRL_SIGSEL_UART0TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g602fa31f345b4e9b5348d07bdbc9fb75">_DMA_CH_CTRL_SIGSEL_UART1TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0acb000609f80482e38e4acd083434ef">_DMA_CH_CTRL_SIGSEL_AESXORDATAWR</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g81f7e87b9b3002f10aca12208bdf6737">_DMA_CH_CTRL_SIGSEL_USARTRF0TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbf711e2def96a67c61feefbd222e3587">_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g08fcfc9b2f4934a22cf5923d8f9129de">_DMA_CH_CTRL_SIGSEL_USART2TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gce70c70136d0fb0dbeb9214a007afea5">_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7fd98a10dd9be2c7ff0d4a904f40a67e">_DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb6a708e22ed673dfc84b525331af5825">_DMA_CH_CTRL_SIGSEL_TIMER0CC1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb7ea5fc6cf26fe89eef71f5c6d25f409">_DMA_CH_CTRL_SIGSEL_TIMER1CC1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g9a5fc25026ec4b4726b9d79b2ffa692f">_DMA_CH_CTRL_SIGSEL_TIMER2CC1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5171b1da332326cc8db66cf23a79a2ab">_DMA_CH_CTRL_SIGSEL_TIMER3CC1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfb6ff868d69ef93cc93cb68ec0be54f2">_DMA_CH_CTRL_SIGSEL_UART0TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8537d72bfd937c6fce7929f87a0aa9cb">_DMA_CH_CTRL_SIGSEL_UART1TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc2a8c795d61e7ded14fa9cbf0b164af8">_DMA_CH_CTRL_SIGSEL_AESDATARD</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gcdd8eb3fa4a247fbab60ec5f54803145">_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g31b9945faf63e28c170cb8f831412b1d">_DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5afcbd67e82c5e734180b0a2efee0ec6">_DMA_CH_CTRL_SIGSEL_TIMER0CC2</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5cda5b75545b3b4d6ce49b13c8be80e6">_DMA_CH_CTRL_SIGSEL_TIMER1CC2</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gff8870b6104a09eee4e18de61a5dc183">_DMA_CH_CTRL_SIGSEL_TIMER2CC2</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0add1fe508bf4b3b81095eac86a8bb30">_DMA_CH_CTRL_SIGSEL_TIMER3CC2</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g801819420811a4c9098fe98bd12162b4">_DMA_CH_CTRL_SIGSEL_AESKEYWR</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfa8600dced140b98f178c3cdb2e46a8e">_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2571f9b30251a04d1c4be90cba81af2c">_DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g012b1206ac44c66aa35762c0ed7eb178">DMA_CH_CTRL_SIGSEL_ADC0SINGLE</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_ADC0SINGLE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfa442c937b48e06d7c53c6bc9cc31a7e">DMA_CH_CTRL_SIGSEL_DAC0CH0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_DAC0CH0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdca9950b229c417fea0e1409aca293d3">DMA_CH_CTRL_SIGSEL_USARTRF0RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USARTRF0RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5b16ecf4bc47e7ceeca9e72462651f18">DMA_CH_CTRL_SIGSEL_USART1RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1ad7941b6b85783188ab667665a8a018">DMA_CH_CTRL_SIGSEL_USART2RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART2RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1293dd2ac3b5594f9d84d2e40081db1c">DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf1fe3b73d514413af651e26b9ec51ec7">DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g06058c90f273636ed58ca97372245f98">DMA_CH_CTRL_SIGSEL_I2C0RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g634f6b310c276fc54d3648bfe8e0ebd0">DMA_CH_CTRL_SIGSEL_I2C1RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_I2C1RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5d028eeee6256219a0213372aaabc816">DMA_CH_CTRL_SIGSEL_TIMER0UFOF</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER0UFOF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g63fb7b0cfefa2ac321451200edd37aaf">DMA_CH_CTRL_SIGSEL_TIMER1UFOF</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER1UFOF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g36d62c9f011872b6c6b386ec232976cf">DMA_CH_CTRL_SIGSEL_TIMER2UFOF</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER2UFOF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc5c9a939ecc68a9ad47677f1afcbca13">DMA_CH_CTRL_SIGSEL_TIMER3UFOF</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER3UFOF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g64f9335f10a0c2401c15b4f32ac2287b">DMA_CH_CTRL_SIGSEL_UART0RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_UART0RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1180fff1c94d131832e75286446adf09">DMA_CH_CTRL_SIGSEL_UART1RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_UART1RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2b3bb51eb50464cea8ad75b4c3a70832">DMA_CH_CTRL_SIGSEL_MSCWDATA</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_MSCWDATA &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0e7a0504ccff119d0bfe8918753b3991">DMA_CH_CTRL_SIGSEL_AESDATAWR</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_AESDATAWR &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3085030d496a2c4ba00f36c84cd6eb10">DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gdbe5ee537be56251be3a40b32eadf86e">DMA_CH_CTRL_SIGSEL_ADC0SCAN</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_ADC0SCAN &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gbe7cf3c1224752d4ebee365bacd3b3bc">DMA_CH_CTRL_SIGSEL_DAC0CH1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_DAC0CH1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g33cfe57952b5e228af5063bb7b40e7db">DMA_CH_CTRL_SIGSEL_USARTRF0TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USARTRF0TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf3ecd954126a272e27b6a137436ea399">DMA_CH_CTRL_SIGSEL_USART1TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gda742316065edd153eb63915fad6c1cc">DMA_CH_CTRL_SIGSEL_USART2TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART2TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb18169a8e04b2d5138e8d24b3a20bbfc">DMA_CH_CTRL_SIGSEL_LEUART0TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART0TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb09944e9bb79917228ea7194a27a9544">DMA_CH_CTRL_SIGSEL_LEUART1TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART1TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6ed7806a0d265d6ea24aed17f9bb67c0">DMA_CH_CTRL_SIGSEL_I2C0TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_I2C0TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8b6e9a5c6a109fef34fa846e9cca6431">DMA_CH_CTRL_SIGSEL_I2C1TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_I2C1TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g14b467e2e28c7912bd889606b1fca2db">DMA_CH_CTRL_SIGSEL_TIMER0CC0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g700ae34ae13d1669551004ed0fc417fb">DMA_CH_CTRL_SIGSEL_TIMER1CC0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8b1ddb918cb0a31d40ea5c91482f9d98">DMA_CH_CTRL_SIGSEL_TIMER2CC0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER2CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g23f6d093333bb1500e9981258ca61959">DMA_CH_CTRL_SIGSEL_TIMER3CC0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER3CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb6853a6264a10762c2c0448a304b28c5">DMA_CH_CTRL_SIGSEL_UART0TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_UART0TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd218de1e5186acb19c82dab48dfb3db8">DMA_CH_CTRL_SIGSEL_UART1TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_UART1TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g45abb398c8a32e74b8c6f50655a5fea2">DMA_CH_CTRL_SIGSEL_AESXORDATAWR</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_AESXORDATAWR &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc43619c690fee60b104f1d8fa6d44feb">DMA_CH_CTRL_SIGSEL_USARTRF0TXEMPTY</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USARTRF0TXEMPTY &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gee7353ffcf988021aee1d571323d5905">DMA_CH_CTRL_SIGSEL_USART1TXEMPTY</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gda5bcbe34c71f5e21ce00331c41f0f1b">DMA_CH_CTRL_SIGSEL_USART2TXEMPTY</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART2TXEMPTY &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g04fa1e35bb2784337dd26f01365fc3d2">DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5b9c571c03f1406c8d9273607a8c8313">DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7a9b69978e7339ce20673c4eac95e73a">DMA_CH_CTRL_SIGSEL_TIMER0CC1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g04940dd6b97418c6bfd9a0a53cddd127">DMA_CH_CTRL_SIGSEL_TIMER1CC1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb5dd557c36811b11359722e12b2c84ac">DMA_CH_CTRL_SIGSEL_TIMER2CC1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER2CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g011f48686ea67cf46aa220711d85ce29">DMA_CH_CTRL_SIGSEL_TIMER3CC1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER3CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g0979f04d2b207b1bf1ef3130872591c3">DMA_CH_CTRL_SIGSEL_UART0TXEMPTY</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_UART0TXEMPTY &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2cc134264cccc5a1c4f0ba5b886ec441">DMA_CH_CTRL_SIGSEL_UART1TXEMPTY</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_UART1TXEMPTY &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb460d4cf8c6ca8b966800f0fdeea81a5">DMA_CH_CTRL_SIGSEL_AESDATARD</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_AESDATARD &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd19c9809a7363181e0fa07cb4d2c711e">DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g45769a8728faddc52121fa95efd5b339">DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf3e2695e7fc8002f79945b0e34f9e815">DMA_CH_CTRL_SIGSEL_TIMER0CC2</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1d688faae23077a6f9e41c58caa9a295">DMA_CH_CTRL_SIGSEL_TIMER1CC2</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gc81e0cc73bf9b6ce896ed67e1e2bc455">DMA_CH_CTRL_SIGSEL_TIMER2CC2</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER2CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g12d930a140bcccac906196ff5473440c">DMA_CH_CTRL_SIGSEL_TIMER3CC2</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER3CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga4475079fd648bccdcf153a442ed8753">DMA_CH_CTRL_SIGSEL_AESKEYWR</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_AESKEYWR &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g89251e868e07048e1c11f93fe964c2ad">DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g42989a04e7bdec6ab9dd2551af3a9745">DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g8f2e27a9f83fb8e0604aa7495808889e">_DMA_CH_CTRL_SOURCESEL_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gfa9b6ec66563ebd626fb495c139945b9">_DMA_CH_CTRL_SOURCESEL_MASK</a>&nbsp;&nbsp;&nbsp;0x3F0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g135d2d80175b1e41ae442277d9e01222">_DMA_CH_CTRL_SOURCESEL_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g095c8a29067cd22c9967bea5f7b28b39">_DMA_CH_CTRL_SOURCESEL_ADC0</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g989f2c3ffd30ba872523dcc2848637ae">_DMA_CH_CTRL_SOURCESEL_DAC0</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g398d12cbc09c15337c60996d83a2b626">_DMA_CH_CTRL_SOURCESEL_USARTRF0</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd31f2e72e677c613e322d8dc6b782d17">_DMA_CH_CTRL_SOURCESEL_USART1</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g077e6e6f4958cbd1fc0113015725d4d9">_DMA_CH_CTRL_SOURCESEL_USART2</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g27a8e2a87baf285198f037d072290e0d">_DMA_CH_CTRL_SOURCESEL_LEUART0</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gb73ee0df6a621643c05b54bbf46994d3">_DMA_CH_CTRL_SOURCESEL_LEUART1</a>&nbsp;&nbsp;&nbsp;0x00000011UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g51a649958f8696144f36bab5bbee0d66">_DMA_CH_CTRL_SOURCESEL_I2C0</a>&nbsp;&nbsp;&nbsp;0x00000014UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g091aac96f8988eb5148c38af8ef9ed0d">_DMA_CH_CTRL_SOURCESEL_I2C1</a>&nbsp;&nbsp;&nbsp;0x00000015UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1ddfcbd200de03ce62518c8b74591544">_DMA_CH_CTRL_SOURCESEL_TIMER0</a>&nbsp;&nbsp;&nbsp;0x00000018UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gd73d3990037bce55b78258e643d7d3a0">_DMA_CH_CTRL_SOURCESEL_TIMER1</a>&nbsp;&nbsp;&nbsp;0x00000019UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2191df625cd1b28e2bceba686f433c6e">_DMA_CH_CTRL_SOURCESEL_TIMER2</a>&nbsp;&nbsp;&nbsp;0x0000001AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5e2942d4f1a117d1c6c120cad705bf3b">_DMA_CH_CTRL_SOURCESEL_TIMER3</a>&nbsp;&nbsp;&nbsp;0x0000001BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf280d451c0dd20ea6f1045d9c47583a3">_DMA_CH_CTRL_SOURCESEL_UART0</a>&nbsp;&nbsp;&nbsp;0x0000002CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g65de036dd202656b993710fccbb07f53">_DMA_CH_CTRL_SOURCESEL_UART1</a>&nbsp;&nbsp;&nbsp;0x0000002DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g2e1c65ea2e97e793ef7c5c28cc17f9c9">_DMA_CH_CTRL_SOURCESEL_MSC</a>&nbsp;&nbsp;&nbsp;0x00000030UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g44721664aaaad0443e69ce1a15bb1579">_DMA_CH_CTRL_SOURCESEL_AES</a>&nbsp;&nbsp;&nbsp;0x00000031UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g1523f32b7e8b2a9668f24eed0df75f8c">_DMA_CH_CTRL_SOURCESEL_LESENSE</a>&nbsp;&nbsp;&nbsp;0x00000032UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga78dd4529d020eed2ecf30ca7558007d">DMA_CH_CTRL_SOURCESEL_NONE</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_NONE &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g213db1dc63a0e9e99ba1f348974b5fa2">DMA_CH_CTRL_SOURCESEL_ADC0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_ADC0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g35fb5be616b8f2cc32d12704ca7ab563">DMA_CH_CTRL_SOURCESEL_DAC0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_DAC0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6f38666a9654e630b91f72505d33ca05">DMA_CH_CTRL_SOURCESEL_USARTRF0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_USARTRF0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g40e7eb94ba04b58a642d61b64ab95f8e">DMA_CH_CTRL_SOURCESEL_USART1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_USART1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3dc1a34d39f06b571c27aafd1fe06614">DMA_CH_CTRL_SOURCESEL_USART2</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_USART2 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g50eba1059c5fda99a64a66c078e8386c">DMA_CH_CTRL_SOURCESEL_LEUART0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_LEUART0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g6ee301da635cd7dd31f68a018b9deb9b">DMA_CH_CTRL_SOURCESEL_LEUART1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_LEUART1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g4203948e69c2ccebffc35ba5c9667e43">DMA_CH_CTRL_SOURCESEL_I2C0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_I2C0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#gf8980539e7ec36d9290612ef39bfe1be">DMA_CH_CTRL_SOURCESEL_I2C1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_I2C1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge4b3bde8ff8cbd44cce878c5dab238d4">DMA_CH_CTRL_SOURCESEL_TIMER0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g7fa2d58bb90ba72e6193c039fe36edd0">DMA_CH_CTRL_SOURCESEL_TIMER1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g131474280b4a6584dfb141947f1c6fa1">DMA_CH_CTRL_SOURCESEL_TIMER2</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_TIMER2 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ge86c166f2e1df6bb2c5cd4cbd614075b">DMA_CH_CTRL_SOURCESEL_TIMER3</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_TIMER3 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g456792e70808de5a7a26248dcec7166a">DMA_CH_CTRL_SOURCESEL_UART0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_UART0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g844144b13669fff701bf66ddd26e5113">DMA_CH_CTRL_SOURCESEL_UART1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_UART1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#ga6b6443632398c1a2162e6002fa5a06c">DMA_CH_CTRL_SOURCESEL_MSC</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_MSC &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g3ceb8c513ccdb74de880a9f6e72813f2">DMA_CH_CTRL_SOURCESEL_AES</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_AES &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32WG__DMA__BitFields.html#g5a63371dd0b0a83f34089e0e27401077">DMA_CH_CTRL_SOURCESEL_LESENSE</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_LESENSE &lt;&lt; 16)</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
EZR32WG_DMA register and bit field definitions. 
<p>
<dl compact><dt><b>Version:</b></dt><dd>4.1.0</dd></dl>
<h2><a class="anchor" name="License">
License</a></h2>
<b>(C) Copyright 2015 Silicon Laboratories, Inc. <a href="http://www.silabs.com">http://www.silabs.com</a></b><p>
Permission is granted to anyone to use this software for any purpose, including commercial applications, and to alter it and redistribute it freely, subject to the following restrictions:<p>
1. The origin of this software must not be misrepresented; you must not claim that you wrote the original software.<br>
 2. Altered source versions must be plainly marked as such, and must not be misrepresented as being the original software.<br>
 3. This notice may not be removed or altered from any source distribution.<p>
DISCLAIMER OF WARRANTY/LIMITATION OF REMEDIES: Silicon Laboratories, Inc. has no obligation to support this Software. Silicon Laboratories, Inc. is providing the Software "AS IS", with no express or implied warranties of any kind, including, but not limited to, any implied warranties of merchantability or fitness for any particular purpose or warranties against infringement of any proprietary rights of a third party.<p>
Silicon Laboratories, Inc. will not be liable for any consequential, incidental, or special damages, or any other relief, or for any claim by any third party, arising from your use of this Software. 
<p>
Definition in file <a class="el" href="ezr32wg__dma_8h-source.html">ezr32wg_dma.h</a>.<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:15:06 2015</small> for Silicon Labs EZR32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
