==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to ' xc7z020clg484-1 '
@I [SYN-201] Setting up clock 'default' with a period of 5.95ns.
@I [HLS-10] Analyzing design file 'C:/xup/SDSoC/labs/lab1_prebuilt/src/madd.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-541] Flattening a loop nest 'Loop-1' (C:/xup/SDSoC/labs/lab1_prebuilt/src/madd.cpp:8:8) in function 'madd'.
@I [HLS-111] Elapsed time: 7.171 seconds; current memory usage: 71.3 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'madd' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'madd' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
@W [SCHED-71] Latency directive discarded for region madd since it contains subloops.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.141 seconds; current memory usage: 71.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'madd' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.031 seconds; current memory usage: 71.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'madd' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'madd/A' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'madd/B' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'madd/C' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'madd' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'madd_fadd_32ns_32ns_32_9_full_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'madd'.
@I [HLS-111] Elapsed time: 0.047 seconds; current memory usage: 71.8 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'madd'.
@I [WVHDL-304] Generating RTL VHDL for 'madd'.
@I [WVLOG-307] Generating RTL Verilog for 'madd'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 38.402 seconds; peak memory usage: 72.1 MB.
