===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 29.8489 seconds

  ----Wall Time----  ----Name----
    3.7545 ( 12.6%)  FIR Parser
   11.3700 ( 38.1%)  'firrtl.circuit' Pipeline
    0.9481 (  3.2%)    LowerFIRRTLTypes
    7.6877 ( 25.8%)    'firrtl.module' Pipeline
    0.9851 (  3.3%)      ExpandWhens
    1.4900 (  5.0%)      CSE
    0.0244 (  0.1%)        (A) DominanceInfo
    5.2126 ( 17.5%)      SimpleCanonicalizer
    0.9715 (  3.3%)    IMConstProp
    0.4264 (  1.4%)    BlackBoxReader
    0.4298 (  1.4%)    'firrtl.module' Pipeline
    0.4298 (  1.4%)      CheckWidths
    2.8462 (  9.5%)  LowerFIRRTLToHW
    1.0283 (  3.4%)  HWMemSimImpl
    5.0050 ( 16.8%)  'hw.module' Pipeline
    1.0186 (  3.4%)    HWCleanup
    1.6883 (  5.7%)    CSE
    0.2664 (  0.9%)      (A) DominanceInfo
    2.2980 (  7.7%)    SimpleCanonicalizer
    1.1432 (  3.8%)  HWLegalizeNames
    0.8816 (  3.0%)  'hw.module' Pipeline
    0.8816 (  3.0%)    PrettifyVerilog
    1.6045 (  5.4%)  Output
    0.0019 (  0.0%)  Rest
   29.8489 (100.0%)  Total

{
  totalTime: 29.877,
  maxMemory: 677871616
}
