{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514438996573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514438996583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 13:29:56 2017 " "Processing started: Thu Dec 28 13:29:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514438996583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514438996583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c ProA2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c ProA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514438996583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1514438997093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu_tb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mcu_tb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_tb " "Found entity 1: mcu_tb" {  } { { "mcu_tb.bdf" "" { Schematic "D:/software/altera/EE310_ProjectA/mcu_tb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439009593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514439009593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCU-bdf_type " "Found design unit 1: MCU-bdf_type" {  } { { "MCU.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MCU.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439009993 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCU " "Found entity 1: MCU" {  } { { "MCU.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MCU.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439009993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514439009993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-bdf_type " "Found design unit 1: display-bdf_type" {  } { { "display.vhd" "" { Text "D:/software/altera/EE310_ProjectA/display.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439009993 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "D:/software/altera/EE310_ProjectA/display.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439009993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514439009993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-behavioral " "Found design unit 1: CU-behavioral" {  } { { "CU.vhd" "" { Text "D:/software/altera/EE310_ProjectA/CU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439009993 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.vhd" "" { Text "D:/software/altera/EE310_ProjectA/CU.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439009993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514439009993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab7-bdf_type " "Found design unit 1: lab7-bdf_type" {  } { { "lab7.vhd" "" { Text "D:/software/altera/EE310_ProjectA/lab7.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.vhd" "" { Text "D:/software/altera/EE310_ProjectA/lab7.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2TO1-MUXbhv " "Found design unit 1: MUX2TO1-MUXbhv" {  } { { "MUX2TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX2TO1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1 " "Found entity 1: MUX2TO1" {  } { { "MUX2TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX2TO1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-seg_display " "Found design unit 1: seg7-seg_display" {  } { { "seg7.vhd" "" { Text "D:/software/altera/EE310_ProjectA/seg7.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "D:/software/altera/EE310_ProjectA/seg7.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behav " "Found design unit 1: pc-behav" {  } { { "pc.vhd" "" { Text "D:/software/altera/EE310_ProjectA/pc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "D:/software/altera/EE310_ProjectA/pc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-InstructionRegister " "Found design unit 1: IR-InstructionRegister" {  } { { "IR.vhd" "" { Text "D:/software/altera/EE310_ProjectA/IR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/software/altera/EE310_ProjectA/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behav " "Found design unit 1: alu-behav" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514439010003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accu-Accumulator " "Found design unit 1: accu-Accumulator" {  } { { "accu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/accu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010013 ""} { "Info" "ISGN_ENTITY_NAME" "1 accu " "Found entity 1: accu" {  } { { "accu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/accu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514439010013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramlpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramlpm-SYN " "Found design unit 1: ramlpm-SYN" {  } { { "ramlpm.vhd" "" { Text "D:/software/altera/EE310_ProjectA/ramlpm.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010013 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramlpm " "Found entity 1: ramlpm" {  } { { "ramlpm.vhd" "" { Text "D:/software/altera/EE310_ProjectA/ramlpm.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514439010013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MODE-MODEbhv " "Found design unit 1: MODE-MODEbhv" {  } { { "MODE.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MODE.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010013 ""} { "Info" "ISGN_ENTITY_NAME" "1 MODE " "Found entity 1: MODE" {  } { { "MODE.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MODE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514439010013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sp-behav " "Found design unit 1: sp-behav" {  } { { "sp.vhd" "" { Text "D:/software/altera/EE310_ProjectA/sp.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010013 ""} { "Info" "ISGN_ENTITY_NAME" "1 sp " "Found entity 1: sp" {  } { { "sp.vhd" "" { Text "D:/software/altera/EE310_ProjectA/sp.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514439010013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3TO1-MUXbhv " "Found design unit 1: MUX3TO1-MUXbhv" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010013 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3TO1 " "Found entity 1: MUX3TO1" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514439010013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU " "Elaborating entity \"MCU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1514439010693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:b2v_inst " "Elaborating entity \"alu\" for hierarchy \"alu:b2v_inst\"" {  } { { "MCU.vhd" "b2v_inst" { Text "D:/software/altera/EE310_ProjectA/MCU.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010693 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhd(21) " "VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1514439010703 "|MCU|alu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[0\] alu.vhd(21) " "Inferred latch for \"Z\[0\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514439010703 "|MCU|alu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[1\] alu.vhd(21) " "Inferred latch for \"Z\[1\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514439010703 "|MCU|alu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[2\] alu.vhd(21) " "Inferred latch for \"Z\[2\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514439010703 "|MCU|alu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[3\] alu.vhd(21) " "Inferred latch for \"Z\[3\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514439010703 "|MCU|alu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[4\] alu.vhd(21) " "Inferred latch for \"Z\[4\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514439010703 "|MCU|alu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[5\] alu.vhd(21) " "Inferred latch for \"Z\[5\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514439010703 "|MCU|alu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[6\] alu.vhd(21) " "Inferred latch for \"Z\[6\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514439010703 "|MCU|alu:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z\[7\] alu.vhd(21) " "Inferred latch for \"Z\[7\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514439010703 "|MCU|alu:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:b2v_inst1 " "Elaborating entity \"CU\" for hierarchy \"CU:b2v_inst1\"" {  } { { "MCU.vhd" "b2v_inst1" { Text "D:/software/altera/EE310_ProjectA/MCU.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010703 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NFLG CU.vhd(258) " "VHDL Process Statement warning at CU.vhd(258): signal \"NFLG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "D:/software/altera/EE310_ProjectA/CU.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1514439010703 "|MCU|CU:b2v_inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AC0PC1 CU.vhd(39) " "VHDL Process Statement warning at CU.vhd(39): inferring latch(es) for signal or variable \"AC0PC1\", which holds its previous value in one or more paths through the process" {  } { { "CU.vhd" "" { Text "D:/software/altera/EE310_ProjectA/CU.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1514439010703 "|MCU|CU:b2v_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AC0PC1 CU.vhd(39) " "Inferred latch for \"AC0PC1\" at CU.vhd(39)" {  } { { "CU.vhd" "" { Text "D:/software/altera/EE310_ProjectA/CU.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514439010703 "|MCU|CU:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accu accu:b2v_inst2 " "Elaborating entity \"accu\" for hierarchy \"accu:b2v_inst2\"" {  } { { "MCU.vhd" "b2v_inst2" { Text "D:/software/altera/EE310_ProjectA/MCU.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:b2v_inst3 " "Elaborating entity \"IR\" for hierarchy \"IR:b2v_inst3\"" {  } { { "MCU.vhd" "b2v_inst3" { Text "D:/software/altera/EE310_ProjectA/MCU.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:b2v_inst4 " "Elaborating entity \"pc\" for hierarchy \"pc:b2v_inst4\"" {  } { { "MCU.vhd" "b2v_inst4" { Text "D:/software/altera/EE310_ProjectA/MCU.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramlpm ramlpm:b2v_inst5 " "Elaborating entity \"ramlpm\" for hierarchy \"ramlpm:b2v_inst5\"" {  } { { "MCU.vhd" "b2v_inst5" { Text "D:/software/altera/EE310_ProjectA/MCU.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramlpm:b2v_inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramlpm:b2v_inst5\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.vhd" "altsyncram_component" { Text "D:/software/altera/EE310_ProjectA/ramlpm.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramlpm:b2v_inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramlpm:b2v_inst5\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.vhd" "" { Text "D:/software/altera/EE310_ProjectA/ramlpm.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramlpm:b2v_inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramlpm:b2v_inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ramlpm.mif " "Parameter \"init_file\" = \"ramlpm.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010843 ""}  } { { "ramlpm.vhd" "" { Text "D:/software/altera/EE310_ProjectA/ramlpm.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514439010843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n324.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n324.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n324 " "Found entity 1: altsyncram_n324" {  } { { "db/altsyncram_n324.tdf" "" { Text "D:/software/altera/EE310_ProjectA/db/altsyncram_n324.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514439010893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514439010893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n324 ramlpm:b2v_inst5\|altsyncram:altsyncram_component\|altsyncram_n324:auto_generated " "Elaborating entity \"altsyncram_n324\" for hierarchy \"ramlpm:b2v_inst5\|altsyncram:altsyncram_component\|altsyncram_n324:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sp sp:b2v_inst7 " "Elaborating entity \"sp\" for hierarchy \"sp:b2v_inst7\"" {  } { { "MCU.vhd" "b2v_inst7" { Text "D:/software/altera/EE310_ProjectA/MCU.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3TO1 MUX3TO1:b2v_inst8 " "Elaborating entity \"MUX3TO1\" for hierarchy \"MUX3TO1:b2v_inst8\"" {  } { { "MCU.vhd" "b2v_inst8" { Text "D:/software/altera/EE310_ProjectA/MCU.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010903 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "address MUX3TO1.vhd(16) " "VHDL Process Statement warning at MUX3TO1.vhd(16): inferring latch(es) for signal or variable \"address\", which holds its previous value in one or more paths through the process" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1514439010903 "|MCU|MUX3TO1:b2v_inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] MUX3TO1.vhd(16) " "Inferred latch for \"address\[0\]\" at MUX3TO1.vhd(16)" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514439010903 "|MCU|MUX3TO1:b2v_inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] MUX3TO1.vhd(16) " "Inferred latch for \"address\[1\]\" at MUX3TO1.vhd(16)" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514439010903 "|MCU|MUX3TO1:b2v_inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] MUX3TO1.vhd(16) " "Inferred latch for \"address\[2\]\" at MUX3TO1.vhd(16)" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514439010903 "|MCU|MUX3TO1:b2v_inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] MUX3TO1.vhd(16) " "Inferred latch for \"address\[3\]\" at MUX3TO1.vhd(16)" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514439010903 "|MCU|MUX3TO1:b2v_inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] MUX3TO1.vhd(16) " "Inferred latch for \"address\[4\]\" at MUX3TO1.vhd(16)" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514439010903 "|MCU|MUX3TO1:b2v_inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] MUX3TO1.vhd(16) " "Inferred latch for \"address\[5\]\" at MUX3TO1.vhd(16)" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514439010903 "|MCU|MUX3TO1:b2v_inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] MUX3TO1.vhd(16) " "Inferred latch for \"address\[6\]\" at MUX3TO1.vhd(16)" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514439010903 "|MCU|MUX3TO1:b2v_inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] MUX3TO1.vhd(16) " "Inferred latch for \"address\[7\]\" at MUX3TO1.vhd(16)" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514439010903 "|MCU|MUX3TO1:b2v_inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1 MUX2TO1:b2v_mux " "Elaborating entity \"MUX2TO1\" for hierarchy \"MUX2TO1:b2v_mux\"" {  } { { "MCU.vhd" "b2v_mux" { Text "D:/software/altera/EE310_ProjectA/MCU.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514439010903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3TO1:b2v_inst8\|address\[0\] " "LATCH primitive \"MUX3TO1:b2v_inst8\|address\[0\]\" is permanently enabled" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1514439011693 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3TO1:b2v_inst8\|address\[1\] " "LATCH primitive \"MUX3TO1:b2v_inst8\|address\[1\]\" is permanently enabled" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1514439011693 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3TO1:b2v_inst8\|address\[2\] " "LATCH primitive \"MUX3TO1:b2v_inst8\|address\[2\]\" is permanently enabled" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1514439011693 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3TO1:b2v_inst8\|address\[3\] " "LATCH primitive \"MUX3TO1:b2v_inst8\|address\[3\]\" is permanently enabled" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1514439011693 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3TO1:b2v_inst8\|address\[4\] " "LATCH primitive \"MUX3TO1:b2v_inst8\|address\[4\]\" is permanently enabled" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1514439011693 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3TO1:b2v_inst8\|address\[5\] " "LATCH primitive \"MUX3TO1:b2v_inst8\|address\[5\]\" is permanently enabled" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1514439011693 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3TO1:b2v_inst8\|address\[6\] " "LATCH primitive \"MUX3TO1:b2v_inst8\|address\[6\]\" is permanently enabled" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1514439011693 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3TO1:b2v_inst8\|address\[7\] " "LATCH primitive \"MUX3TO1:b2v_inst8\|address\[7\]\" is permanently enabled" {  } { { "MUX3TO1.vhd" "" { Text "D:/software/altera/EE310_ProjectA/MUX3TO1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1514439011693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst\|Z\[7\] " "Latch alu:b2v_inst\|Z\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|opcode\[7\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|opcode\[7\]" {  } { { "IR.vhd" "" { Text "D:/software/altera/EE310_ProjectA/IR.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514439011963 ""}  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514439011963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst\|Z\[0\] " "Latch alu:b2v_inst\|Z\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|opcode\[7\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|opcode\[7\]" {  } { { "IR.vhd" "" { Text "D:/software/altera/EE310_ProjectA/IR.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514439011963 ""}  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514439011963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst\|Z\[1\] " "Latch alu:b2v_inst\|Z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|opcode\[7\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|opcode\[7\]" {  } { { "IR.vhd" "" { Text "D:/software/altera/EE310_ProjectA/IR.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514439011963 ""}  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514439011963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst\|Z\[2\] " "Latch alu:b2v_inst\|Z\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|opcode\[7\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|opcode\[7\]" {  } { { "IR.vhd" "" { Text "D:/software/altera/EE310_ProjectA/IR.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514439011963 ""}  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514439011963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst\|Z\[3\] " "Latch alu:b2v_inst\|Z\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|opcode\[7\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|opcode\[7\]" {  } { { "IR.vhd" "" { Text "D:/software/altera/EE310_ProjectA/IR.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514439011963 ""}  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514439011963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst\|Z\[4\] " "Latch alu:b2v_inst\|Z\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|opcode\[7\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|opcode\[7\]" {  } { { "IR.vhd" "" { Text "D:/software/altera/EE310_ProjectA/IR.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514439011963 ""}  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514439011963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst\|Z\[5\] " "Latch alu:b2v_inst\|Z\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|opcode\[7\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|opcode\[7\]" {  } { { "IR.vhd" "" { Text "D:/software/altera/EE310_ProjectA/IR.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514439011963 ""}  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514439011963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:b2v_inst\|Z\[6\] " "Latch alu:b2v_inst\|Z\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR:b2v_inst3\|opcode\[7\] " "Ports D and ENA on the latch are fed by the same signal IR:b2v_inst3\|opcode\[7\]" {  } { { "IR.vhd" "" { Text "D:/software/altera/EE310_ProjectA/IR.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514439011963 ""}  } { { "alu.vhd" "" { Text "D:/software/altera/EE310_ProjectA/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514439011963 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1514439012213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1514439013133 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514439013133 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "306 " "Implemented 306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1514439013183 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1514439013183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "225 " "Implemented 225 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1514439013183 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1514439013183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1514439013183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "769 " "Peak virtual memory: 769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514439013223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 13:30:13 2017 " "Processing ended: Thu Dec 28 13:30:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514439013223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514439013223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514439013223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514439013223 ""}
