[
    {
        "BriefDescription": "Counts the number of times the machine clears due to memory ordering hazards",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xC3",
        "EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
        "SampleAfterValue": "200003",
        "UMask": "0x2"
    },
    {
        "BriefDescription": "Counts Demand code reads and prefetch code read requests  that accounts for responses from DDR (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_CODE_RD.DDR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0181800044",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand code reads and prefetch code read requests  that accounts for data responses from DRAM Far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_CODE_RD.DDR_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0101000044",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand code reads and prefetch code read requests  that accounts for data responses from DRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_CODE_RD.DDR_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080800044",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand code reads and prefetch code read requests  that accounts for responses from MCDRAM (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_CODE_RD.MCDRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0180600044",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand code reads and prefetch code read requests  that accounts for data responses from MCDRAM Far or Other tile L2 hit far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_CODE_RD.MCDRAM_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0100400044",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand code reads and prefetch code read requests  that accounts for data responses from MCDRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_CODE_RD.MCDRAM_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080200044",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data and L1 prefetch data read requests  that accounts for responses from DDR (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_DATA_RD.DDR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0181803091",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data and L1 prefetch data read requests  that accounts for data responses from DRAM Far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_DATA_RD.DDR_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0101003091",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data and L1 prefetch data read requests  that accounts for data responses from DRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_DATA_RD.DDR_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080803091",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data and L1 prefetch data read requests  that accounts for responses from MCDRAM (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_DATA_RD.MCDRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0180603091",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data and L1 prefetch data read requests  that accounts for data responses from MCDRAM Far or Other tile L2 hit far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_DATA_RD.MCDRAM_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0100403091",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data and L1 prefetch data read requests  that accounts for data responses from MCDRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_DATA_RD.MCDRAM_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080203091",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts any Prefetch requests that accounts for data responses from DRAM Far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_PF_L2.DDR_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0101000070",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts any Prefetch requests that accounts for data responses from DRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_PF_L2.DDR_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080800070",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts any Prefetch requests that accounts for responses from MCDRAM (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_PF_L2.MCDRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0180600070",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts any Prefetch requests that accounts for data responses from MCDRAM Far or Other tile L2 hit far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_PF_L2.MCDRAM_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0100400070",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts any Prefetch requests that accounts for data responses from MCDRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_PF_L2.MCDRAM_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080200070",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts any Read request  that accounts for responses from DDR (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_READ.DDR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x01818032f7",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts any Read request  that accounts for data responses from DRAM Far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_READ.DDR_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x01010032f7",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts any Read request  that accounts for data responses from DRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_READ.DDR_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x00808032f7",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts any Read request  that accounts for responses from MCDRAM (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_READ.MCDRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x01806032f7",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts any Read request  that accounts for data responses from MCDRAM Far or Other tile L2 hit far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_READ.MCDRAM_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x01004032f7",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts any Read request  that accounts for data responses from MCDRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_READ.MCDRAM_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x00802032f7",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts any request that accounts for responses from DDR (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.DDR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0181808000",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts any request that accounts for data responses from DRAM Far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.DDR_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0101008000",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts any request that accounts for data responses from DRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.DDR_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080808000",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts any request that accounts for responses from MCDRAM (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.MCDRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0180608000",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts any request that accounts for data responses from MCDRAM Far or Other tile L2 hit far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.MCDRAM_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0100408000",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts any request that accounts for data responses from MCDRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_REQUEST.MCDRAM_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080208000",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data write requests  that accounts for responses from DDR (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_RFO.DDR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0181800022",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data write requests  that accounts for data responses from DRAM Far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_RFO.DDR_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0101000022",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data write requests  that accounts for data responses from DRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_RFO.DDR_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080800022",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data write requests  that accounts for responses from MCDRAM (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_RFO.MCDRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0180600022",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data write requests  that accounts for data responses from MCDRAM Far or Other tile L2 hit far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_RFO.MCDRAM_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0100400022",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data write requests  that accounts for data responses from MCDRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.ANY_RFO.MCDRAM_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080200022",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Bus locks and split lock requests that accounts for responses from DDR (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.BUS_LOCKS.DDR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0181800400",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Bus locks and split lock requests that accounts for data responses from DRAM Far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.BUS_LOCKS.DDR_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0101000400",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Bus locks and split lock requests that accounts for data responses from DRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.BUS_LOCKS.DDR_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080800400",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Bus locks and split lock requests that accounts for responses from MCDRAM (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.BUS_LOCKS.MCDRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0180600400",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Bus locks and split lock requests that accounts for data responses from MCDRAM Far or Other tile L2 hit far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.BUS_LOCKS.MCDRAM_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0100400400",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Bus locks and split lock requests that accounts for data responses from MCDRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.BUS_LOCKS.MCDRAM_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080200400",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand code reads and prefetch code reads that accounts for responses from DDR (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.DDR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0181800004",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand code reads and prefetch code reads that accounts for data responses from DRAM Far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.DDR_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0101000004",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand code reads and prefetch code reads that accounts for data responses from DRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.DDR_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080800004",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand code reads and prefetch code reads that accounts for responses from MCDRAM (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.MCDRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0180600004",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand code reads and prefetch code reads that accounts for data responses from MCDRAM Far or Other tile L2 hit far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.MCDRAM_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0100400004",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand code reads and prefetch code reads that accounts for data responses from MCDRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.MCDRAM_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080200004",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand cacheable data and L1 prefetch data reads that accounts for responses from DDR (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.DDR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0181800001",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand cacheable data and L1 prefetch data reads that accounts for data responses from DRAM Far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.DDR_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0101000001",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand cacheable data and L1 prefetch data reads that accounts for data responses from DRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.DDR_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080800001",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand cacheable data and L1 prefetch data reads that accounts for responses from MCDRAM (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.MCDRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0180600001",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand cacheable data and L1 prefetch data reads that accounts for data responses from MCDRAM Far or Other tile L2 hit far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.MCDRAM_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0100400001",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts demand cacheable data and L1 prefetch data reads that accounts for data responses from MCDRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.MCDRAM_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080200001",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data writes that accounts for responses from DDR (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.DDR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0181800002",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data writes that accounts for data responses from DRAM Far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.DDR_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0101000002",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data writes that accounts for data responses from DRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.DDR_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080800002",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data writes that accounts for responses from MCDRAM (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.MCDRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0180600002",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data writes that accounts for data responses from MCDRAM Far or Other tile L2 hit far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.MCDRAM_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0100400002",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Demand cacheable data writes that accounts for data responses from MCDRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.MCDRAM_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080200002",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for responses from DDR (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PARTIAL_READS.DDR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0181800080",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for data responses from DRAM Far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PARTIAL_READS.DDR_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0101000080",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for data responses from DRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PARTIAL_READS.DDR_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080800080",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for responses from MCDRAM (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PARTIAL_READS.MCDRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0180600080",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for data responses from MCDRAM Far or Other tile L2 hit far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PARTIAL_READS.MCDRAM_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0100400080",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for data responses from MCDRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PARTIAL_READS.MCDRAM_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080200080",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for responses from any NON_DRAM system address. This includes MMIO transactions",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PARTIAL_READS.NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x2000020080",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for data responses from DRAM Far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PARTIAL_WRITES.DDR_FAR",
        "MSRIndex": "0x1a7",
        "MSRValue": "0x0101000100",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for data responses from DRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PARTIAL_WRITES.DDR_NEAR",
        "MSRIndex": "0x1a7",
        "MSRValue": "0x0080800100",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses from MCDRAM (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PARTIAL_WRITES.MCDRAM",
        "MSRIndex": "0x1a7",
        "MSRValue": "0x0180600100",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for data responses from MCDRAM Far or Other tile L2 hit far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PARTIAL_WRITES.MCDRAM_FAR",
        "MSRIndex": "0x1a7",
        "MSRValue": "0x0100400100",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for data responses from MCDRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PARTIAL_WRITES.MCDRAM_NEAR",
        "MSRIndex": "0x1a7",
        "MSRValue": "0x0080200100",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L1 data HW prefetches that accounts for responses from DDR (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_L1_DATA_RD.DDR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0181802000",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L1 data HW prefetches that accounts for data responses from DRAM Far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_L1_DATA_RD.DDR_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0101002000",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L1 data HW prefetches that accounts for data responses from DRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_L1_DATA_RD.DDR_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080802000",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L1 data HW prefetches that accounts for data responses from MCDRAM Far or Other tile L2 hit far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_L1_DATA_RD.MCDRAM_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0100402000",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L1 data HW prefetches that accounts for data responses from MCDRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_L1_DATA_RD.MCDRAM_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080202000",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L2 code HW prefetches that accounts for responses from DDR (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.DDR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0181800040",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L2 code HW prefetches that accounts for data responses from DRAM Far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.DDR_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0101000040",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L2 code HW prefetches that accounts for data responses from DRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.DDR_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080800040",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L2 code HW prefetches that accounts for data responses from MCDRAM Far or Other tile L2 hit far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.MCDRAM_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0100400040",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L2 code HW prefetches that accounts for data responses from MCDRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.MCDRAM_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080200040",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from DDR (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.DDR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0181800020",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for data responses from DRAM Far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.DDR_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0101000020",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for data responses from DRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.DDR_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080800020",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from MCDRAM (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.MCDRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0180600020",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for data responses from MCDRAM Far or Other tile L2 hit far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.MCDRAM_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0100400020",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for data responses from MCDRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.MCDRAM_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080200020",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from any NON_DRAM system address. This includes MMIO transactions",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_L2_RFO.NON_DRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x2000020020",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Software Prefetches that accounts for responses from DDR (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_SOFTWARE.DDR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0181801000",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Software Prefetches that accounts for data responses from DRAM Far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_SOFTWARE.DDR_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0101001000",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Software Prefetches that accounts for data responses from DRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_SOFTWARE.DDR_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080801000",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Software Prefetches that accounts for responses from MCDRAM (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_SOFTWARE.MCDRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0180601000",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Software Prefetches that accounts for data responses from MCDRAM Far or Other tile L2 hit far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_SOFTWARE.MCDRAM_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0100401000",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts Software Prefetches that accounts for data responses from MCDRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.PF_SOFTWARE.MCDRAM_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080201000",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts UC code reads (valid only for Outstanding response type)  that accounts for responses from DDR (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.UC_CODE_READS.DDR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0181800200",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts UC code reads (valid only for Outstanding response type)  that accounts for data responses from DRAM Far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.UC_CODE_READS.DDR_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0101000200",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts UC code reads (valid only for Outstanding response type)  that accounts for data responses from DRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.UC_CODE_READS.DDR_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080800200",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts UC code reads (valid only for Outstanding response type)  that accounts for responses from MCDRAM (local and far)",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.UC_CODE_READS.MCDRAM",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0180600200",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts UC code reads (valid only for Outstanding response type)  that accounts for data responses from MCDRAM Far or Other tile L2 hit far.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.UC_CODE_READS.MCDRAM_FAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0100400200",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    },
    {
        "BriefDescription": "Counts UC code reads (valid only for Outstanding response type)  that accounts for data responses from MCDRAM Local.",
<<<<<<< HEAD
=======
        "Counter": "0,1",
>>>>>>> b7ba80a49124 (Commit)
        "EventCode": "0xB7",
        "EventName": "OFFCORE_RESPONSE.UC_CODE_READS.MCDRAM_NEAR",
        "MSRIndex": "0x1a6,0x1a7",
        "MSRValue": "0x0080200200",
<<<<<<< HEAD
=======
        "Offcore": "1",
>>>>>>> b7ba80a49124 (Commit)
        "SampleAfterValue": "100007",
        "UMask": "0x1"
    }
]
