// Seed: 3997500488
module module_0;
  assign id_1 = id_1 && 1;
  assign id_1 = id_1;
  module_3();
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
  module_0();
  logic [7:0] id_3;
  assign id_3[1+:1'b0==1] = 1;
  wire id_4;
endmodule
module module_2 (
    input tri id_0,
    input tri id_1,
    input supply1 id_2
);
  supply0 id_4 = id_1;
  assign id_4 = id_1;
  module_0();
  wire id_5;
endmodule
module module_3 ();
  logic [7:0] id_1;
  wire id_2;
  assign id_2 = id_2;
  if ((1)) begin
    wire id_4;
  end else begin
    wire id_7 = id_5;
  end
  always_comb id_1[1] <= 1;
  wire id_8;
endmodule
