starting place and route

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Dec 16 16:31:48 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/vivado/Timing_based_target_6.00_cp_5.70/temp-call-vivado-impl-for-dynamatic.tcl -notrace
No verilog files found: no files matched glob pattern "skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/*.v"
Command: synth_design -top get_tanh -part xc7k160tfbg484-3 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 240642
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1887.969 ; gain = 412.199 ; free physical = 44157 ; free virtual = 190872
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:39440]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:39512]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:39872]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:39944]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:59670]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:59742]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:60102]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:60174]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:75419]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:75491]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:75851]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:75923]
INFO: [Synth 8-638] synthesizing module 'get_tanh' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/get_tanh.vhd:36]
INFO: [Synth 8-638] synthesizing module 'fork_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/logic.vhd:58]
INFO: [Synth 8-638] synthesizing module 'eager_fork_register_block' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/eager_fork_register_block.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'eager_fork_register_block' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/eager_fork_register_block.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'mem_controller_storeless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mem_controller_storeless.vhd:41]
	Parameter NUM_LOADS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mc_support.vhd:199]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 10 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mc_support.vhd:153]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mc_support.vhd:153]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mc_support.vhd:19]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mc_support.vhd:19]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mc_support.vhd:50]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mc_support.vhd:50]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mc_support.vhd:78]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mc_support.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mc_support.vhd:199]
INFO: [Synth 8-638] synthesizing module 'mc_control' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mc_support.vhd:524]
INFO: [Synth 8-256] done synthesizing module 'mc_control' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mc_support.vhd:524]
INFO: [Synth 8-256] done synthesizing module 'mem_controller_storeless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mem_controller_storeless.vhd:41]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_lsq_lsq1.vhd:42]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq1_core' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_lsq_lsq1_core.vhd:816]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq1_core_ga' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_lsq_lsq1_core.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq1_core_ga' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_lsq_lsq1_core.vhd:35]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq1_core_lda' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_lsq_lsq1_core.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq1_core_lda' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_lsq_lsq1_core.vhd:236]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq1_core_ldd' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_lsq_lsq1_core.vhd:327]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq1_core_ldd' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_lsq_lsq1_core.vhd:327]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq1_core_sta' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_lsq_lsq1_core.vhd:425]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq1_core_sta' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_lsq_lsq1_core.vhd:425]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq1_core_std' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_lsq_lsq1_core.vhd:614]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq1_core_std' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_lsq_lsq1_core.vhd:614]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq1_core' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_lsq_lsq1_core.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_lsq_lsq1.vhd:42]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_constant_0.vhd:21]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_constant_0.vhd:21]
INFO: [Synth 8-638] synthesizing module 'extsi' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 1 - type: integer 
	Parameter OUTPUT_TYPE bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'mux' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mux.vhd:31]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 11 - type: integer 
	Parameter SELECT_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mux.vhd:31]
INFO: [Synth 8-638] synthesizing module 'tehb' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tehb_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'tehb_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'tehb' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_fork' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'trunci' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 11 - type: integer 
	Parameter OUTPUT_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'control_merge_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/control_merge_dataless.vhd:25]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter INDEX_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/merge_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/merge_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'control_merge_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/control_merge_dataless.vhd:25]
INFO: [Synth 8-638] synthesizing module 'lazy_fork_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/lazy_fork_dataless.vhd:19]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'and_n' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/logic.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_n' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/logic.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'lazy_fork_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/lazy_fork_dataless.vhd:19]
INFO: [Synth 8-638] synthesizing module 'tfifo_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tfifo_dataless.vhd:20]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner_dataless.vhd:20]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'tfifo_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tfifo_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_constant_1.vhd:21]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_constant_1.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'load' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/load.vhd:32]
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tehb.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'load' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/load.vhd:32]
INFO: [Synth 8-638] synthesizing module 'trunci__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 32 - type: integer 
	Parameter OUTPUT_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'tfifo' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_cmpf_0.vhd:182]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cmpf_single_precision' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_cmpf_0.vhd:28]
INFO: [Synth 8-638] synthesizing module '\join ' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/join.vhd:18]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'and_n__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/logic.vhd:16]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_n__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/logic.vhd:16]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/join.vhd:18]
INFO: [Synth 8-638] synthesizing module 'InputIEEE_32bit' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-256] done synthesizing module 'InputIEEE_32bit' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-638] synthesizing module 'FPComparator_32bit' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-3491] module 'IntComparator_31_111_F500_uid8' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:4116' bound to instance 'ExpFracCmp' of component 'IntComparator_31_111_F500_uid8' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:4238]
INFO: [Synth 8-638] synthesizing module 'IntComparator_31_111_F500_uid8' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'IntComparator_31_111_F500_uid8' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'FPComparator_32bit' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-256] done synthesizing module 'cmpf_single_precision' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_cmpf_0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_cmpf_0.vhd:182]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'cond_br' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/cond_br.vhd:31]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cond_br_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/cond_br_dataless.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'cond_br_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/cond_br_dataless.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'cond_br' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/cond_br.vhd:31]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'sink' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/sink.vhd:19]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/sink.vhd:19]
INFO: [Synth 8-638] synthesizing module 'cond_br__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/cond_br.vhd:31]
	Parameter DATA_TYPE bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cond_br__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/cond_br.vhd:31]
INFO: [Synth 8-638] synthesizing module 'cond_br__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/cond_br.vhd:31]
	Parameter DATA_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cond_br__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/cond_br.vhd:31]
INFO: [Synth 8-638] synthesizing module 'oehb_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/oehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'oehb_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/oehb_dataless.vhd:17]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'source' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/source.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/source.vhd:15]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_constant_2.vhd:21]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_constant_2.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_constant_3.vhd:21]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_constant_3.vhd:21]
INFO: [Synth 8-638] synthesizing module 'mulf_arch_32_2_875333' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mulf.vhd:223]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/delay_buffer.vhd:16]
INFO: [Synth 8-638] synthesizing module 'OutputIEEE_32bit' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-256] done synthesizing module 'OutputIEEE_32bit' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-638] synthesizing module 'FloatingPointMultiplier_32_2_875333' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:111632]
INFO: [Synth 8-3491] module 'IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108633' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:111694]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108640]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq300_testDifferentiator_uid9' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107004' bound to instance 'tile_0_mult' of component 'DSPBlock_17x24_Freq300_testDifferentiator_uid9' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:109952]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq300_testDifferentiator_uid9' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107011]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq300_testDifferentiator_uid9' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107011]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid11' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107041' bound to instance 'tile_1_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid11' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110002]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid11' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107048]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid11' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107048]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid13' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107078' bound to instance 'tile_2_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid13' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110013]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid13' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107085]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid15' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105101' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid15' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107097]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid15' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105106]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105107]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105114]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid15' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105106]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid13' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107085]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid18' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107124' bound to instance 'tile_3_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid18' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110027]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid18' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107131]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid20' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105173' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid20' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107143]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid20' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105178]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105179]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105186]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid20' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105178]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid18' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107131]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid23' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107170' bound to instance 'tile_4_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid23' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110041]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid23' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107177]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid23' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107177]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid25' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107207' bound to instance 'tile_5_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid25' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110052]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid25' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107214]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid27' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105245' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid27' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107226]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid27' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105250]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105251]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105258]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid27' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105250]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid25' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107214]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid30' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107253' bound to instance 'tile_6_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid30' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110066]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid30' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107260]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid32' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105317' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid32' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107272]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid32' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105322]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105323]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105330]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid32' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105322]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid30' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107260]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid35' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107299' bound to instance 'tile_7_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid35' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110080]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid35' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107306]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid35' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107306]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid37' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107336' bound to instance 'tile_8_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid37' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110091]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid37' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107343]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid39' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105389' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid39' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107355]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid39' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105394]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105395]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105402]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid39' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105394]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid37' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107343]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid42' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107382' bound to instance 'tile_9_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid42' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110105]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid42' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107389]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid44' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105461' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid44' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107401]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid44' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105466]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105467]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105474]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid44' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105466]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid42' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107389]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid47' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107428' bound to instance 'tile_10_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid47' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110119]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid47' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107435]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid47' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107435]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid49' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107465' bound to instance 'tile_11_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid49' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110130]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid49' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107472]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid51' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105533' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid51' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107484]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid51' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105538]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105539]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105546]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid51' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105538]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid49' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107472]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid54' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107511' bound to instance 'tile_12_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid54' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110144]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid54' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107518]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid56' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105605' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid56' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107530]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid56' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105610]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105611]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105618]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid56' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105610]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid54' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107518]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid59' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107557' bound to instance 'tile_13_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid59' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110158]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid59' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107564]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid59' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107564]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid61' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107594' bound to instance 'tile_14_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid61' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110169]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid61' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107601]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid63' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105677' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid63' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107613]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid63' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105682]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105683]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105690]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid63' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105682]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid61' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107601]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid66' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107640' bound to instance 'tile_15_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid66' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110183]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid66' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107647]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid68' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105749' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid68' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107659]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid68' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105754]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105755]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105762]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid68' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105754]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid66' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107647]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid71' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107686' bound to instance 'tile_16_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid71' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110197]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid71' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107693]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid71' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107693]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid73' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107723' bound to instance 'tile_17_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid73' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110208]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid73' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107730]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid75' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105821' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid75' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107742]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid75' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105826]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105827]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105834]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid75' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105826]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid73' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107730]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid78' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107769' bound to instance 'tile_18_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid78' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110222]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid78' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107776]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid80' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105893' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid80' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107788]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid80' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105898]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105899]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105906]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid80' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105898]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid78' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107776]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid83' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107815' bound to instance 'tile_19_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid83' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110236]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid83' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107822]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid83' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107822]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid85' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107852' bound to instance 'tile_20_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid85' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110247]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid85' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107859]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid87' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105965' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid87' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107871]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid87' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105970]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105971]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105978]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid87' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:105970]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid85' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107859]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid90' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107898' bound to instance 'tile_21_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid90' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110261]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid90' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107905]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid92' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106037' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid92' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107917]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid92' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106042]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106043]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106050]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid92' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106042]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid90' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107905]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid95' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107944' bound to instance 'tile_22_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid95' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110275]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid95' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107951]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid95' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107951]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid97' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107981' bound to instance 'tile_23_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid97' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110286]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid97' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107988]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid99' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106109' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid99' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108000]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid99' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106114]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106115]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106122]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid99' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106114]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid97' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:107988]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid102' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108027' bound to instance 'tile_24_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid102' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110300]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid102' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108034]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid104' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106181' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid104' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108046]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid104' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106186]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106187]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106194]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid104' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106186]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid102' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108034]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid107' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108073' bound to instance 'tile_25_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid107' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110314]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid107' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108080]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid107' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108080]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid109' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108110' bound to instance 'tile_26_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid109' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110325]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid109' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108117]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid111' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106253' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid111' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108129]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid111' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106258]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106259]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106266]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid111' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106258]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid109' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108117]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid114' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108156' bound to instance 'tile_27_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid114' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110339]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid114' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108163]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid116' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106325' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid116' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108175]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid116' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106330]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106331]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106338]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid116' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106330]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid114' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108163]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid119' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108202' bound to instance 'tile_28_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid119' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110353]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid119' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108209]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid119' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108209]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid121' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108239' bound to instance 'tile_29_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid121' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110364]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid121' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108246]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid123' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106397' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid123' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108258]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid123' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106402]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106403]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106410]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid123' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106402]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid121' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108246]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid126' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108285' bound to instance 'tile_30_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid126' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110378]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid126' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108292]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid128' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106469' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid128' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108304]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid128' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106474]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106475]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106482]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid128' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106474]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid126' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108292]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid131' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108331' bound to instance 'tile_31_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid131' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110392]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid131' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108338]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid131' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108338]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid133' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108368' bound to instance 'tile_32_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid133' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110403]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid133' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108375]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid135' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106541' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid135' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108387]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid135' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106546]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106547]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106554]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid135' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106546]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid133' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108375]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid138' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108414' bound to instance 'tile_33_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid138' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110417]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid138' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108421]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid140' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106613' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid140' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108433]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid140' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106618]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106619]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106626]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid140' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106618]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid138' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108421]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid143' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108460' bound to instance 'tile_34_mult' of component 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid143' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110431]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid143' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108467]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid143' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108467]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid145' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108497' bound to instance 'tile_35_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid145' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110442]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid145' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108504]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid147' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106685' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid147' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108516]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid147' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106690]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106691]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106698]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid147' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106690]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid145' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108504]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid150' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108543' bound to instance 'tile_36_mult' of component 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid150' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110456]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid150' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108550]
INFO: [Synth 8-3491] module 'MultTable_Freq300_testDifferentiator_uid152' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106757' bound to instance 'TableMult' of component 'MultTable_Freq300_testDifferentiator_uid152' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108562]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq300_testDifferentiator_uid152' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106762]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106763]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106770]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq300_testDifferentiator_uid152' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106762]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid150' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108550]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid157' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110478]
INFO: [Synth 8-638] synthesizing module 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106835]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106841]
INFO: [Synth 8-256] done synthesizing module 'Compressor_23_3_Freq300_testDifferentiator_uid156' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106835]
INFO: [Synth 8-3491] module 'Compressor_3_2_Freq300_testDifferentiator_uid160' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106875' bound to instance 'Compressor_3_2_Freq300_testDifferentiator_uid160_uid161' of component 'Compressor_3_2_Freq300_testDifferentiator_uid160' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110488]
INFO: [Synth 8-638] synthesizing module 'Compressor_3_2_Freq300_testDifferentiator_uid160' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106880]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106886]
INFO: [Synth 8-256] done synthesizing module 'Compressor_3_2_Freq300_testDifferentiator_uid160' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106880]
INFO: [Synth 8-3491] module 'Compressor_14_3_Freq300_testDifferentiator_uid164' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106916' bound to instance 'Compressor_14_3_Freq300_testDifferentiator_uid164_uid165' of component 'Compressor_14_3_Freq300_testDifferentiator_uid164' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110499]
INFO: [Synth 8-638] synthesizing module 'Compressor_14_3_Freq300_testDifferentiator_uid164' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106922]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106928]
INFO: [Synth 8-256] done synthesizing module 'Compressor_14_3_Freq300_testDifferentiator_uid164' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106922]
INFO: [Synth 8-3491] module 'Compressor_3_2_Freq300_testDifferentiator_uid160' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106875' bound to instance 'Compressor_3_2_Freq300_testDifferentiator_uid160_uid167' of component 'Compressor_3_2_Freq300_testDifferentiator_uid160' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110509]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid171' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110519]
INFO: [Synth 8-638] synthesizing module 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106966]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106972]
INFO: [Synth 8-256] done synthesizing module 'Compressor_6_3_Freq300_testDifferentiator_uid170' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106966]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid173' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110529]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid175' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110539]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid177' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110549]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid179' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110559]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid181' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110569]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid183' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110579]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid185' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110589]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid187' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110599]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid189' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110609]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid191' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110619]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid193' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110629]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid195' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110639]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid197' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110649]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid199' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110659]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid201' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110669]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid203' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110679]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq300_testDifferentiator_uid170' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106961' bound to instance 'Compressor_6_3_Freq300_testDifferentiator_uid170_uid205' of component 'Compressor_6_3_Freq300_testDifferentiator_uid170' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110689]
INFO: [Synth 8-3491] module 'Compressor_14_3_Freq300_testDifferentiator_uid164' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106916' bound to instance 'Compressor_14_3_Freq300_testDifferentiator_uid164_uid207' of component 'Compressor_14_3_Freq300_testDifferentiator_uid164' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110700]
INFO: [Synth 8-3491] module 'Compressor_14_3_Freq300_testDifferentiator_uid164' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106916' bound to instance 'Compressor_14_3_Freq300_testDifferentiator_uid164_uid209' of component 'Compressor_14_3_Freq300_testDifferentiator_uid164' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110712]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid211' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110724]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid213' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110736]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid215' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110748]
INFO: [Synth 8-3491] module 'Compressor_3_2_Freq300_testDifferentiator_uid160' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106875' bound to instance 'Compressor_3_2_Freq300_testDifferentiator_uid160_uid217' of component 'Compressor_3_2_Freq300_testDifferentiator_uid160' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110758]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid219' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110769]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid221' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110781]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid223' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110793]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid225' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110805]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid227' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110817]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid229' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110829]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid231' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110841]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid233' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110853]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq300_testDifferentiator_uid156' declared at '/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:106829' bound to instance 'Compressor_23_3_Freq300_testDifferentiator_uid156_uid235' of component 'Compressor_23_3_Freq300_testDifferentiator_uid156' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:110865]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'IntAdder_30_Freq300_testDifferentiator_uid352' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108597]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_30_Freq300_testDifferentiator_uid352' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108597]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:108640]
INFO: [Synth 8-638] synthesizing module 'IntAdder_33_Freq300_testDifferentiator_uid355' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:111582]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_33_Freq300_testDifferentiator_uid355' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:111582]
INFO: [Synth 8-226] default block is never used [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:111724]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointMultiplier_32_2_875333' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:111632]
INFO: [Synth 8-256] done synthesizing module 'mulf_arch_32_2_875333' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mulf.vhd:223]
INFO: [Synth 8-638] synthesizing module 'addf_arch_32_3_649333' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/addf.vhd:512]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay_buffer__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/delay_buffer.vhd:16]
INFO: [Synth 8-638] synthesizing module 'FloatingPointAdder_32_3_649333' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:17743]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky24_by_max_26_Freq300_uid4' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:17471]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky24_by_max_26_Freq300_uid4' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:17471]
INFO: [Synth 8-638] synthesizing module 'IntAdder_27_Freq300_uid6' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:17548]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_27_Freq300_uid6' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:17548]
INFO: [Synth 8-638] synthesizing module 'Normalizer_Z_28_28_28_Freq300_uid8' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:17608]
INFO: [Synth 8-256] done synthesizing module 'Normalizer_Z_28_28_28_Freq300_uid8' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:17608]
INFO: [Synth 8-638] synthesizing module 'IntAdder_34_Freq300_uid11' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:17686]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_34_Freq300_uid11' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:17686]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointAdder_32_3_649333' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:17743]
INFO: [Synth 8-256] done synthesizing module 'addf_arch_32_3_649333' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/addf.vhd:512]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mux.vhd:31]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter SELECT_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mux.vhd:31]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 4 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 4 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'oehb' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 11 - type: integer 
	Parameter OUTPUT_TYPE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mux.vhd:31]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 10 - type: integer 
	Parameter SELECT_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/mux.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'lazy_fork_dataless__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/lazy_fork_dataless.vhd:19]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lazy_fork_dataless__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/lazy_fork_dataless.vhd:19]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_4' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_constant_4.vhd:21]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_4' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_constant_4.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_5' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_constant_5.vhd:21]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_5' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_constant_5.vhd:21]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 2 - type: integer 
	Parameter OUTPUT_TYPE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'store' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/store.vhd:32]
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'store' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/store.vhd:32]
INFO: [Synth 8-638] synthesizing module 'addi' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/addi.vhd:26]
	Parameter DATA_TYPE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addi' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/addi.vhd:26]
INFO: [Synth 8-638] synthesizing module 'oehb__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized4' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized4' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'trunci__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 12 - type: integer 
	Parameter OUTPUT_TYPE bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_cmpi_0.vhd:26]
	Parameter DATA_TYPE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_cmpi_0.vhd:26]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized5' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized5' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/sink.vhd:19]
	Parameter DATA_TYPE bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/sink.vhd:19]
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized4' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized4' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'get_tanh' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/get_tanh.vhd:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'TEMP_1_res_reg' and it is trimmed from '4' to '3' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/handshake_lsq_lsq1_core.vhd:1174]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner_dataless.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner_dataless.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner_dataless.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:119]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:87]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:142]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:119]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:87]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:142]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-7129] Port clk in module cond_br_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module cond_br_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module trunci__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module trunci__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module trunci__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module addi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module addi is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port outs_ready in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module lazy_fork_dataless__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module lazy_fork_dataless__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module mux__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mux__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid150 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid145 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid143 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid138 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid133 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid131 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid126 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid121 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid119 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid107 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid97 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid90 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module DSPBlock_17x24_Freq300_testDifferentiator_uid9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module sink is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2045.477 ; gain = 569.707 ; free physical = 43600 ; free virtual = 190481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2045.477 ; gain = 569.707 ; free physical = 43619 ; free virtual = 190539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2045.477 ; gain = 569.707 ; free physical = 43619 ; free virtual = 190540
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2045.477 ; gain = 0.000 ; free physical = 43922 ; free virtual = 190662
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/vivado/Timing_based_target_6.00_cp_5.70/constraints.xdc]
Finished Parsing XDC File [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/vivado/Timing_based_target_6.00_cp_5.70/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.953 ; gain = 0.000 ; free physical = 43760 ; free virtual = 190624
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2172.953 ; gain = 0.000 ; free physical = 43760 ; free virtual = 190624
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2172.953 ; gain = 697.184 ; free physical = 45357 ; free virtual = 192258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2180.957 ; gain = 705.188 ; free physical = 45356 ; free virtual = 192257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2180.957 ; gain = 705.188 ; free physical = 45387 ; free virtual = 192288
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'Compressor_14_3_Freq300_testDifferentiator_uid164_bh7_uid315_Out0_copy316_c1_reg' and it is trimmed from '3' to '1' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:109938]
WARNING: [Synth 8-3936] Found unconnected internal register 'sigProdExt_c2_reg' and it is trimmed from '48' to '26' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:111681]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_c2_reg' and it is trimmed from '26' to '1' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:17498]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_c2_reg' and it is trimmed from '26' to '2' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:17497]
WARNING: [Synth 8-3936] Found unconnected internal register 'level5_c1_reg' and it is trimmed from '26' to '16' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:17491]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_c2_reg' and it is trimmed from '5' to '2' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:17495]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2180.957 ; gain = 705.188 ; free physical = 45525 ; free virtual = 192306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 2     
	   3 Input   33 Bit       Adders := 4     
	   3 Input   30 Bit       Adders := 4     
	   3 Input   27 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 10    
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 9     
	   2 Input    2 Bit       Adders := 6     
	   3 Input    1 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               34 Bit    Registers := 10    
	               33 Bit    Registers := 12    
	               32 Bit    Registers := 17    
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 12    
	               26 Bit    Registers := 6     
	               23 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 15    
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 64    
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 329   
+---Muxes : 
	   2 Input   48 Bit        Muxes := 4     
	   2 Input   34 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 25    
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 10    
	   2 Input   26 Bit        Muxes := 10    
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 32    
	   2 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 16    
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 6     
	   7 Input    3 Bit        Muxes := 132   
	   2 Input    2 Bit        Muxes := 31    
	   4 Input    2 Bit        Muxes := 40    
	   2 Input    1 Bit        Muxes := 111   
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP tile_0_mult/Mfull_c0, operation Mode is: A*B.
DSP Report: operator tile_0_mult/Mfull_c0 is absorbed into DSP tile_0_mult/Mfull_c0.
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/LZCAndShifter/level1_c5_reg' and it is trimmed from '28' to '27' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/flopoco_ip_cores.vhd:17631]
DSP Report: Generating DSP tile_0_mult/Mfull_c0, operation Mode is: A*B.
DSP Report: operator tile_0_mult/Mfull_c0 is absorbed into DSP tile_0_mult/Mfull_c0.
DSP Report: Generating DSP tile_0_mult/Mfull_c0, operation Mode is: A*B.
DSP Report: operator tile_0_mult/Mfull_c0 is absorbed into DSP tile_0_mult/Mfull_c0.
DSP Report: Generating DSP tile_0_mult/Mfull_c0, operation Mode is: A*B.
DSP Report: operator tile_0_mult/Mfull_c0 is absorbed into DSP tile_0_mult/Mfull_c0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2246.980 ; gain = 771.211 ; free physical = 44748 ; free virtual = 191095
---------------------------------------------------------------------------------
 Sort Area is  tile_0_mult/Mfull_c0_0 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  tile_0_mult/Mfull_c0_2 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  tile_0_mult/Mfull_c0_3 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  tile_0_mult/Mfull_c0_4 : 0 0 : 2881 2881 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------+---------------------------+---------------+----------------+
|Module Name                                            | RTL Object                | Depth x Width | Implemented As | 
+-------------------------------------------------------+---------------------------+---------------+----------------+
|MultTable_Freq300_testDifferentiator_uid15             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid20             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid27             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid32             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid39             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid44             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid51             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid56             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid63             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid68             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid75             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid80             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid87             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid92             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid99             | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid104            | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid111            | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid116            | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid123            | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid128            | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid135            | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid140            | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid147            | Y0                        | 32x5          | LUT            | 
|MultTable_Freq300_testDifferentiator_uid152            | Y0                        | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_8_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_5_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_3_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_2_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_6_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_11_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_9_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_14_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_12_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_17_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_15_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_20_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_18_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_23_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_21_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_26_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_24_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_29_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_27_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_32_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_30_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_35_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_33_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_36_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_8_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_5_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_3_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_2_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_6_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_11_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_9_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_14_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_12_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_17_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_15_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_20_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_18_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_23_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_21_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_26_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_24_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_29_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_27_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_8_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_5_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_3_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_2_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_6_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_11_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_9_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_14_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_12_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_17_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_15_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_20_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_18_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_23_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_21_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_26_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_24_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_29_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_8_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_5_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_3_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_2_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_6_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_11_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_9_mult/TableMult/Y0  | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_14_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_12_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_17_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_15_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_20_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_18_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_23_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_21_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_26_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_24_mult/TableMult/Y0 | 32x5          | LUT            | 
|IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5 | tile_29_mult/TableMult/Y0 | 32x5          | LUT            | 
+-------------------------------------------------------+---------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq300_testDifferentiator_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq300_testDifferentiator_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq300_testDifferentiator_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq300_testDifferentiator_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 2246.980 ; gain = 771.211 ; free physical = 45574 ; free virtual = 191943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : cmpf0/i_0/ins_valid[1]
      : cmpf0/rhs_valid
      : i_5/fork2_outs_1_valid
      : i_5/cmpf0_result_valid
      : cmpf0/result_valid
      : cmpf0/i_0/result_valid
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 2414.402 ; gain = 938.633 ; free physical = 46255 ; free virtual = 192523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: cmpf0i_599/O (LUT2)
      [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/logic.vhd:19]
     1: cmpf0i_599/I1 (LUT2)
     2: i_3323/O (LUT2)
      [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/join.vhd:36]
     3: i_3323/I1 (LUT2)
     4: i_3324/O (LUT2)
      [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/join.vhd:36]
     5: i_3324/I0 (LUT2)
     6: i_3325/O (LUT6)
      [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/join.vhd:36]
     7: i_3325/I5 (LUT6)
     8: i_3442/O (LUT4)
      [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/join.vhd:36]
     9: i_3442/I1 (LUT4)
    10: cmpf0i_599/O (LUT2)
      [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/logic.vhd:19]
CRITICAL WARNING: [Synth 8-295] found timing loop. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/hdl/get_tanh.vhd:5]
Inferred a: "set_disable_timing -from I1 -to O cmpf0i_599"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 2492.418 ; gain = 1016.648 ; free physical = 46106 ; free virtual = 192295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 2521.230 ; gain = 1045.461 ; free physical = 45285 ; free virtual = 191557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 2521.230 ; gain = 1045.461 ; free physical = 45261 ; free virtual = 191533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 2521.230 ; gain = 1045.461 ; free physical = 45119 ; free virtual = 191392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 2521.230 ; gain = 1045.461 ; free physical = 45111 ; free virtual = 191384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 2521.230 ; gain = 1045.461 ; free physical = 45103 ; free virtual = 191376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 2521.230 ; gain = 1045.461 ; free physical = 45096 ; free virtual = 191368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|get_tanh    | addf0/operator/fracAdder/X_1_c3_reg[24] | 3      | 23    | NO           | NO                 | YES               | 23     | 0       | 
|get_tanh    | addf0/operator/excRt_c5_reg[1]          | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|get_tanh    | addf0/operator/extendedExpInc_c5_reg[8] | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|get_tanh    | addf1/operator/fracAdder/X_1_c3_reg[22] | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|get_tanh    | addf1/operator/excRt_c5_reg[1]          | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|get_tanh    | addf1/operator/extendedExpInc_c5_reg[8] | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|get_tanh    | addf1/operator/extendedExpInc_c5_reg[7] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|get_tanh    | addf1/operator/signR_c5_reg             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq300_testDifferentiator_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq300_testDifferentiator_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq300_testDifferentiator_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq300_testDifferentiator_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   158|
|2     |DSP48E1 |     4|
|3     |LUT1    |    20|
|4     |LUT2    |   299|
|5     |LUT3    |   793|
|6     |LUT4    |   647|
|7     |LUT5    |   876|
|8     |LUT6    |  1374|
|9     |SRL16E  |    64|
|10    |FDCE    |    25|
|11    |FDRE    |  1754|
|12    |FDSE    |    41|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 2521.230 ; gain = 1045.461 ; free physical = 45095 ; free virtual = 191368
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 2521.230 ; gain = 917.984 ; free physical = 45052 ; free virtual = 191325
Synthesis Optimization Complete : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 2521.238 ; gain = 1045.461 ; free physical = 45052 ; free virtual = 191325
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2521.238 ; gain = 0.000 ; free physical = 45154 ; free virtual = 191427
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/vivado/Timing_based_target_6.00_cp_5.70/constraints.xdc]
Finished Parsing XDC File [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-08-19/get_tanh-2-5/out/vivado/Timing_based_target_6.00_cp_5.70/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.258 ; gain = 0.000 ; free physical = 45191 ; free virtual = 191464
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 49aacaa3
INFO: [Common 17-83] Releasing license: Synthesis
483 Infos, 153 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:43 . Memory (MB): peak = 2577.258 ; gain = 1102.152 ; free physical = 45263 ; free virtual = 191468
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1568.224; main = 1508.378; forked = 195.475
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3283.402; main = 2577.262; forked = 916.996
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is fork5/control/generateBlocks[3].regblock/lazy_fork0_outs_1_ready. Please evaluate your design. The cells in the loop are: lsq1/handshake_lsq_lsq1_core/Full_i_2__2, lsq1/handshake_lsq_lsq1_core/Full_i_3, fork5/control/generateBlocks[3].regblock/ldq_tail_q[0]_i_3, and lsq1/handshake_lsq_lsq1_core/transmitValue_i_3.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.875 ; gain = 0.000 ; free physical = 43711 ; free virtual = 189919
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ccb4b614

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2753.875 ; gain = 0.000 ; free physical = 43711 ; free virtual = 189919
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.875 ; gain = 0.000 ; free physical = 43711 ; free virtual = 189919

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b804833f

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2785.891 ; gain = 32.016 ; free physical = 43798 ; free virtual = 190009

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f0eafb14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43726 ; free virtual = 189941

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f0eafb14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43726 ; free virtual = 189941
Phase 1 Placer Initialization | Checksum: f0eafb14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43726 ; free virtual = 189941

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1212d04fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43864 ; free virtual = 190078

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b59a247f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43865 ; free virtual = 190081

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b59a247f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43864 ; free virtual = 190079

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1b1e05322

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43883 ; free virtual = 190154

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 15e7472fd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43829 ; free virtual = 190101

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 228 LUTNM shape to break, 252 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 41, two critical 187, total 228, new lutff created 10
INFO: [Physopt 32-1138] End 1 Pass. Optimized 325 nets or LUTs. Breaked 228 LUTs, combined 97 existing LUTs and moved 0 existing LUT
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.934 ; gain = 0.000 ; free physical = 43788 ; free virtual = 190060
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 58 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 23 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.934 ; gain = 0.000 ; free physical = 43792 ; free virtual = 190068
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.934 ; gain = 0.000 ; free physical = 43784 ; free virtual = 190062

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          228  |             97  |                   325  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           23  |              0  |                    14  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          251  |             97  |                   339  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2b6ab7fae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43753 ; free virtual = 190042
Phase 2.5 Global Place Phase2 | Checksum: 246b9427e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43725 ; free virtual = 190004
Phase 2 Global Placement | Checksum: 246b9427e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43725 ; free virtual = 190005

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2046a18ea

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43707 ; free virtual = 189999

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2c4009828

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43653 ; free virtual = 189936

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 3164acfa2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43650 ; free virtual = 189935

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 354ddca41

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43650 ; free virtual = 189934

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2ec3aa8ae

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43364 ; free virtual = 189685

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 28170a9d2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43243 ; free virtual = 189520

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f2504044

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43365 ; free virtual = 189643

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2055f5378

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43365 ; free virtual = 189643

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 27cdbf48f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43316 ; free virtual = 189598
Phase 3 Detail Placement | Checksum: 27cdbf48f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43316 ; free virtual = 189598

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2f61c6c55

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.608 | TNS=-981.878 |
Phase 1 Physical Synthesis Initialization | Checksum: 22dd20076

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2824.934 ; gain = 0.000 ; free physical = 43304 ; free virtual = 189586
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2acf920c8

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2824.934 ; gain = 0.000 ; free physical = 43304 ; free virtual = 189586
Phase 4.1.1.1 BUFG Insertion | Checksum: 2f61c6c55

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43304 ; free virtual = 189586

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.943. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2b6429b86

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43069 ; free virtual = 189411

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43069 ; free virtual = 189411
Phase 4.1 Post Commit Optimization | Checksum: 2b6429b86

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43069 ; free virtual = 189411

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2b6429b86

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43069 ; free virtual = 189411

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2b6429b86

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43069 ; free virtual = 189411
Phase 4.3 Placer Reporting | Checksum: 2b6429b86

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43068 ; free virtual = 189410

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.934 ; gain = 0.000 ; free physical = 43068 ; free virtual = 189410

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43068 ; free virtual = 189410
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28b0616a0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43068 ; free virtual = 189410
Ending Placer Task | Checksum: 1dd24bc89

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2824.934 ; gain = 71.059 ; free physical = 43068 ; free virtual = 189410
526 Infos, 156 Warnings, 14 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2824.934 ; gain = 215.676 ; free physical = 43068 ; free virtual = 189411
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e903fc61 ConstDB: 0 ShapeSum: 531c6beb RouteDB: a104543d
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "addr_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b56c1d5b | NumContArr: 3d6e04a8 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2782c173d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2932.691 ; gain = 107.758 ; free physical = 42822 ; free virtual = 188961

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2782c173d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2932.691 ; gain = 107.758 ; free physical = 42821 ; free virtual = 188960

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2782c173d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2932.691 ; gain = 107.758 ; free physical = 42821 ; free virtual = 188960
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 271b00bf7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2980.793 ; gain = 155.859 ; free physical = 42763 ; free virtual = 188901
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.756 | TNS=-64.541| WHS=0.032  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5035
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5035
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f09f818a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 42743 ; free virtual = 188882

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1f09f818a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 42743 ; free virtual = 188882

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 27d68dd2e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 42744 ; free virtual = 188883
Phase 4 Initial Routing | Checksum: 27d68dd2e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 42744 ; free virtual = 188883

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1969
 Number of Nodes with overlaps = 662
 Number of Nodes with overlaps = 270
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.940 | TNS=-204.588| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 19b0d316d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 43917 ; free virtual = 190031

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.949 | TNS=-182.794| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 299443de2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 43861 ; free virtual = 189992
Phase 5 Rip-up And Reroute | Checksum: 299443de2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 43872 ; free virtual = 190003

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ff195b42

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 43873 ; free virtual = 190005
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.940 | TNS=-204.586| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1f7115c2e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 43949 ; free virtual = 190081

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1f7115c2e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 43949 ; free virtual = 190081
Phase 6 Delay and Skew Optimization | Checksum: 1f7115c2e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 43949 ; free virtual = 190081

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.940 | TNS=-203.713| WHS=0.071  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 122dc0c48

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 43925 ; free virtual = 190056
Phase 7 Post Hold Fix | Checksum: 122dc0c48

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 43923 ; free virtual = 190054

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.557749 %
  Global Horizontal Routing Utilization  = 0.814152 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 122dc0c48

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 43968 ; free virtual = 190100

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 122dc0c48

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 43966 ; free virtual = 190098

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 165df4071

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 43972 ; free virtual = 190104

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 165df4071

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 43966 ; free virtual = 190098

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.940 | TNS=-203.713| WHS=0.071  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 165df4071

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 43965 ; free virtual = 190097
Total Elapsed time in route_design: 18.89 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1cf3928f9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 43965 ; free virtual = 190097
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1cf3928f9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 43925 ; free virtual = 190057

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
536 Infos, 208 Warnings, 14 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2983.441 ; gain = 158.508 ; free physical = 43955 ; free virtual = 190086
INFO: [Common 17-206] Exiting Vivado at Tue Dec 16 16:34:18 2025...
