

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_1'
================================================================
* Date:           Wed Oct  8 19:21:41 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.195 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_1  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 5 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i_5"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i11 %i_5" [activation_accelerator.cpp:150]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.94ns)   --->   "%icmp_ln147 = icmp_eq  i11 %i, i11 1024" [activation_accelerator.cpp:147]   --->   Operation 9 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.79ns)   --->   "%add_ln147 = add i11 %i, i11 1" [activation_accelerator.cpp:147]   --->   Operation 11 'add' 'add_ln147' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %for.inc.i.split, void %for.inc.i14.preheader.exitStub" [activation_accelerator.cpp:147]   --->   Operation 12 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i, i32 3, i32 9" [activation_accelerator.cpp:149]   --->   Operation 13 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i7 %lshr_ln2" [activation_accelerator.cpp:149]   --->   Operation 14 'zext' 'zext_ln149' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_280 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i64 0, i64 %zext_ln149" [activation_accelerator.cpp:149]   --->   Operation 15 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_280' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_281 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i64 0, i64 %zext_ln149" [activation_accelerator.cpp:149]   --->   Operation 16 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_281' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_282 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i64 0, i64 %zext_ln149" [activation_accelerator.cpp:149]   --->   Operation 17 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_282' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_283 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i64 0, i64 %zext_ln149" [activation_accelerator.cpp:149]   --->   Operation 18 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_283' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_284 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i64 0, i64 %zext_ln149" [activation_accelerator.cpp:149]   --->   Operation 19 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_284' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_285 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i64 0, i64 %zext_ln149" [activation_accelerator.cpp:149]   --->   Operation 20 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_285' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_286 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i64 0, i64 %zext_ln149" [activation_accelerator.cpp:149]   --->   Operation 21 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_286' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_287 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16, i64 0, i64 %zext_ln149" [activation_accelerator.cpp:149]   --->   Operation 22 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_287' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_288 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_280" [activation_accelerator.cpp:149]   --->   Operation 23 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_288' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_289 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_281" [activation_accelerator.cpp:149]   --->   Operation 24 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_289' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_290 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_282" [activation_accelerator.cpp:149]   --->   Operation 25 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_290' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_291 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_283" [activation_accelerator.cpp:149]   --->   Operation 26 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_291' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_292 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_284" [activation_accelerator.cpp:149]   --->   Operation 27 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_292' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_293 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_285" [activation_accelerator.cpp:149]   --->   Operation 28 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_293' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_294 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_286" [activation_accelerator.cpp:149]   --->   Operation 29 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_294' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_295 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_287" [activation_accelerator.cpp:149]   --->   Operation 30 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_295' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln150 = trunc i11 %i" [activation_accelerator.cpp:150]   --->   Operation 31 'trunc' 'trunc_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.44ns)   --->   "%switch_ln150 = switch i2 %trunc_ln150, void %arrayidx2.i177.case.3, i2 0, void %arrayidx2.i177.case.0, i2 1, void %arrayidx2.i177.case.1, i2 2, void %arrayidx2.i177.case.2" [activation_accelerator.cpp:150]   --->   Operation 32 'switch' 'switch_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.44>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln147 = store i11 %add_ln147, i11 %i_5" [activation_accelerator.cpp:147]   --->   Operation 33 'store' 'store_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln147 = br void %for.inc.i" [activation_accelerator.cpp:147]   --->   Operation 34 'br' 'br_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln147)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.19>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln148 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:148]   --->   Operation 35 'specpipeline' 'specpipeline_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [activation_accelerator.cpp:147]   --->   Operation 36 'specloopname' 'specloopname_ln147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i11 %i" [activation_accelerator.cpp:149]   --->   Operation 37 'trunc' 'trunc_ln149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_288 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_280" [activation_accelerator.cpp:149]   --->   Operation 38 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_288' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 39 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_289 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_281" [activation_accelerator.cpp:149]   --->   Operation 39 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_289' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_290 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_282" [activation_accelerator.cpp:149]   --->   Operation 40 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_290' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_291 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_283" [activation_accelerator.cpp:149]   --->   Operation 41 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_291' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_292 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_284" [activation_accelerator.cpp:149]   --->   Operation 42 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_292' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_293 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_285" [activation_accelerator.cpp:149]   --->   Operation 43 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_293' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_294 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_286" [activation_accelerator.cpp:149]   --->   Operation 44 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_294' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_295 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_287" [activation_accelerator.cpp:149]   --->   Operation 45 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_295' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 46 [1/1] (0.72ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_288, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_289, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_290, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_291, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_292, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_293, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_294, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_295, i3 %trunc_ln149" [activation_accelerator.cpp:149]   --->   Operation 46 'mux' 'tmp_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%x_f32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_1, i16 0" [activation_accelerator.cpp:149]   --->   Operation 47 'bitconcatenate' 'x_f32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln150 = bitcast i32 %x_f32" [activation_accelerator.cpp:150]   --->   Operation 48 'bitcast' 'bitcast_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i, i32 2, i32 9" [activation_accelerator.cpp:150]   --->   Operation 49 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %lshr_ln3" [activation_accelerator.cpp:150]   --->   Operation 50 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln150" [activation_accelerator.cpp:150]   --->   Operation 51 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln150" [activation_accelerator.cpp:150]   --->   Operation 52 'getelementptr' 'x_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln150" [activation_accelerator.cpp:150]   --->   Operation 53 'getelementptr' 'x_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln150" [activation_accelerator.cpp:150]   --->   Operation 54 'getelementptr' 'x_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.23ns)   --->   "%store_ln150 = store i32 %bitcast_ln150, i8 %x_4_addr" [activation_accelerator.cpp:150]   --->   Operation 55 'store' 'store_ln150' <Predicate = (trunc_ln150 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx2.i177.exit" [activation_accelerator.cpp:150]   --->   Operation 56 'br' 'br_ln150' <Predicate = (trunc_ln150 == 2)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln150 = store i32 %bitcast_ln150, i8 %x_2_addr" [activation_accelerator.cpp:150]   --->   Operation 57 'store' 'store_ln150' <Predicate = (trunc_ln150 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx2.i177.exit" [activation_accelerator.cpp:150]   --->   Operation 58 'br' 'br_ln150' <Predicate = (trunc_ln150 == 1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln150 = store i32 %bitcast_ln150, i8 %x_addr" [activation_accelerator.cpp:150]   --->   Operation 59 'store' 'store_ln150' <Predicate = (trunc_ln150 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx2.i177.exit" [activation_accelerator.cpp:150]   --->   Operation 60 'br' 'br_ln150' <Predicate = (trunc_ln150 == 0)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln150 = store i32 %bitcast_ln150, i8 %x_6_addr" [activation_accelerator.cpp:150]   --->   Operation 61 'store' 'store_ln150' <Predicate = (trunc_ln150 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx2.i177.exit" [activation_accelerator.cpp:150]   --->   Operation 62 'br' 'br_ln150' <Predicate = (trunc_ln150 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i') [13]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:150) on local variable 'i' [17]  (0 ns)
	'getelementptr' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_280', activation_accelerator.cpp:149) [27]  (0 ns)
	'load' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_288', activation_accelerator.cpp:149) on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23' [36]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 3.2ns
The critical path consists of the following:
	'load' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_288', activation_accelerator.cpp:149) on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23' [36]  (1.24 ns)
	'mux' operation ('tmp_1', activation_accelerator.cpp:149) [44]  (0.721 ns)
	'store' operation ('store_ln150', activation_accelerator.cpp:150) of variable 'bitcast_ln150', activation_accelerator.cpp:150 on array 'x_4' [56]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
