ANSI-C/cC++ Compiler for HC08 V-5.0.39 Build 11346, Dec 13 2011

    1:  /* Based on CPU DB MC9S08QE128_80, version 3.00.040 (RegistersPrg V2.23) */
    2:  /* DataSheet : MC9S08QE128RM Rev. 2 6/2007 */
    3:  
    4:  #ifdef TARGET_MC1320
    5:  
    6:  #include "mc9s08qe128.h"
    7:  
    8:  /*lint -save -esym(765, *) */
    9:  
   10:  
   11:  /* * * * *  8-BIT REGISTERS  * * * * * * * * * * * * * * * */
   12:  volatile PTADSTR _PTAD;                                    /* Port A Data Register; 0x00000000 */
   13:  volatile PTADDSTR _PTADD;                                  /* Port A Data Direction Register; 0x00000001 */
   14:  volatile PTBDSTR _PTBD;                                    /* Port B Data Register; 0x00000002 */
   15:  volatile PTBDDSTR _PTBDD;                                  /* Port B Data Direction Register; 0x00000003 */
   16:  volatile PTCDSTR _PTCD;                                    /* Port C Data Register; 0x00000004 */
   17:  volatile PTCDDSTR _PTCDD;                                  /* Port C Data Direction Register; 0x00000005 */
   18:  volatile PTDDSTR _PTDD;                                    /* Port D Data Register; 0x00000006 */
   19:  volatile PTDDDSTR _PTDDD;                                  /* Port D Data Direction Register; 0x00000007 */
   20:  volatile PTEDSTR _PTED;                                    /* Port E Data Register; 0x00000008 */
   21:  volatile PTEDDSTR _PTEDD;                                  /* Port E Data Direction Register; 0x00000009 */
   22:  volatile PTFDSTR _PTFD;                                    /* Port F Data Register; 0x0000000A */
   23:  volatile PTFDDSTR _PTFDD;                                  /* Port F Data Direction Register; 0x0000000B */
   24:  volatile KBI1SCSTR _KBI1SC;                                /* KBI1 Status and Control Register; 0x0000000C */
   25:  volatile KBI1PESTR _KBI1PE;                                /* KBI1 Pin Enable Register; 0x0000000D */
   26:  volatile KBI1ESSTR _KBI1ES;                                /* KBI1 Edge Select Register; 0x0000000E */
   27:  volatile IRQSCSTR _IRQSC;                                  /* Interrupt request status and control register; 0x0000000F */
   28:  volatile ADCSC1STR _ADCSC1;                                /* Status and Control Register 1; 0x00000010 */
   29:  volatile ADCSC2STR _ADCSC2;                                /* Status and Control Register 2; 0x00000011 */
   30:  volatile ADCCFGSTR _ADCCFG;                                /* Configuration Register; 0x00000016 */
   31:  volatile APCTL1STR _APCTL1;                                /* Pin Control 1 Register; 0x00000017 */
   32:  volatile APCTL2STR _APCTL2;                                /* Pin Control 2 Register; 0x00000018 */
   33:  volatile APCTL3STR _APCTL3;                                /* Pin Control 3 Register; 0x00000019 */
   34:  volatile ACMP1SCSTR _ACMP1SC;                              /* ACMP1 Status and Control Register; 0x0000001A */
   35:  volatile ACMP2SCSTR _ACMP2SC;                              /* ACMP2 Status and Control Register; 0x0000001B */
   36:  volatile PTGDSTR _PTGD;                                    /* Port G Data Register; 0x0000001C */
   37:  volatile PTGDDSTR _PTGDD;                                  /* Port G Data Direction Register; 0x0000001D */
   38:  volatile PTHDSTR _PTHD;                                    /* Port H Data Register; 0x0000001E */
   39:  volatile PTHDDSTR _PTHDD;                                  /* Port H Data Direction Register; 0x0000001F */
   40:  volatile SCI1C1STR _SCI1C1;                                /* SCI1 Control Register 1; 0x00000022 */
   41:  volatile SCI1C2STR _SCI1C2;                                /* SCI1 Control Register 2; 0x00000023 */
   42:  volatile SCI1S1STR _SCI1S1;                                /* SCI1 Status Register 1; 0x00000024 */
   43:  volatile SCI1S2STR _SCI1S2;                                /* SCI1 Status Register 2; 0x00000025 */
   44:  volatile SCI1C3STR _SCI1C3;                                /* SCI1 Control Register 3; 0x00000026 */
   45:  volatile SCI1DSTR _SCI1D;                                  /* SCI1 Data Register; 0x00000027 */
   46:  volatile SPI1C1STR _SPI1C1;                                /* SPI1 Control Register 1; 0x00000028 */
   47:  volatile SPI1C2STR _SPI1C2;                                /* SPI1 Control Register 2; 0x00000029 */
   48:  volatile SPI1BRSTR _SPI1BR;                                /* SPI1 Baud Rate Register; 0x0000002A */
   49:  volatile SPI1SSTR _SPI1S;                                  /* SPI1 Status Register; 0x0000002B */
   50:  volatile SPI1DSTR _SPI1D;                                  /* SPI1 Data Register; 0x0000002D */
   51:  volatile PTJDSTR _PTJD;                                    /* Port J Data Register; 0x0000002E */
   52:  volatile PTJDDSTR _PTJDD;                                  /* Port J Data Direction Register; 0x0000002F */
   53:  volatile IIC1ASTR _IIC1A;                                  /* IIC Address Register; 0x00000030 */
   54:  volatile IIC1FSTR _IIC1F;                                  /* IIC Frequency Divider Register; 0x00000031 */
   55:  volatile IIC1C1STR _IIC1C1;                                /* IIC Control Register 1; 0x00000032 */
   56:  volatile IIC1SSTR _IIC1S;                                  /* IIC Status Register; 0x00000033 */
   57:  volatile IIC1DSTR _IIC1D;                                  /* IIC Data I/O Register; 0x00000034 */
   58:  volatile IIC1C2STR _IIC1C2;                                /* IIC Control Register 2; 0x00000035 */
   59:  volatile ICSC1STR _ICSC1;                                  /* ICS Control Register 1; 0x00000038 */
   60:  volatile ICSC2STR _ICSC2;                                  /* ICS Control Register 2; 0x00000039 */
   61:  volatile ICSTRMSTR _ICSTRM;                                /* ICS Trim Register; 0x0000003A */
   62:  volatile ICSSCSTR _ICSSC;                                  /* ICS Status and Control Register; 0x0000003B */
   63:  volatile KBI2SCSTR _KBI2SC;                                /* KBI2 Status and Control Register; 0x0000003C */
   64:  volatile KBI2PESTR _KBI2PE;                                /* KBI2 Pin Enable Register; 0x0000003D */
   65:  volatile KBI2ESSTR _KBI2ES;                                /* KBI2 Edge Select Register; 0x0000003E */
   66:  volatile TPM1SCSTR _TPM1SC;                                /* TPM1 Status and Control Register; 0x00000040 */
   67:  volatile TPM1C0SCSTR _TPM1C0SC;                            /* TPM1 Timer Channel 0 Status and Control Register; 0x00000045 */
   68:  volatile TPM1C1SCSTR _TPM1C1SC;                            /* TPM1 Timer Channel 1 Status and Control Register; 0x00000048 */
   69:  volatile TPM1C2SCSTR _TPM1C2SC;                            /* TPM1 Timer Channel 2 Status and Control Register; 0x0000004B */
   70:  volatile TPM2SCSTR _TPM2SC;                                /* TPM2 Status and Control Register; 0x00000050 */
   71:  volatile TPM2C0SCSTR _TPM2C0SC;                            /* TPM2 Timer Channel 0 Status and Control Register; 0x00000055 */
   72:  volatile TPM2C1SCSTR _TPM2C1SC;                            /* TPM2 Timer Channel 1 Status and Control Register; 0x00000058 */
   73:  volatile TPM2C2SCSTR _TPM2C2SC;                            /* TPM2 Timer Channel 2 Status and Control Register; 0x0000005B */
   74:  volatile TPM3SCSTR _TPM3SC;                                /* TPM3 Status and Control Register; 0x00000060 */
   75:  volatile TPM3C0SCSTR _TPM3C0SC;                            /* TPM3 Timer Channel 0 Status and Control Register; 0x00000065 */
   76:  volatile TPM3C1SCSTR _TPM3C1SC;                            /* TPM3 Timer Channel 1 Status and Control Register; 0x00000068 */
   77:  volatile TPM3C2SCSTR _TPM3C2SC;                            /* TPM3 Timer Channel 2 Status and Control Register; 0x0000006B */
   78:  volatile TPM3C3SCSTR _TPM3C3SC;                            /* TPM3 Timer Channel 3 Status and Control Register; 0x0000006E */
   79:  volatile TPM3C4SCSTR _TPM3C4SC;                            /* TPM3 Timer Channel 4 Status and Control Register; 0x00000071 */
   80:  volatile TPM3C5SCSTR _TPM3C5SC;                            /* TPM3 Timer Channel 5 Status and Control Register; 0x00000074 */
   81:  volatile PPAGESTR _PPAGE;                                  /* Program Page Register; 0x00000078 */
   82:  volatile LAP2STR _LAP2;                                    /* Linear Address Pointer Register 2; 0x00000079 */
   83:  volatile LAP1STR _LAP1;                                    /* Linear Address Pointer Register 1; 0x0000007A */
   84:  volatile LAP0STR _LAP0;                                    /* Linear Address Pointer Register 0; 0x0000007B */
   85:  volatile LWPSTR _LWP;                                      /* Linear Word Post Increment Register; 0x0000007C */
   86:  volatile LBPSTR _LBP;                                      /* Linear Byte Post Increment Register; 0x0000007D */
   87:  volatile LBSTR _LB;                                        /* Linear Byte Register; 0x0000007E */
   88:  volatile LAPABSTR _LAPAB;                                  /* Linear Address Pointer Add Byte Register; 0x0000007F */
   89:  volatile SRSSTR _SRS;                                      /* System Reset Status Register; 0x00001800 */
   90:  volatile SBDFRSTR _SBDFR;                                  /* System Background Debug Force Reset Register; 0x00001801 */
   91:  volatile SOPT1STR _SOPT1;                                  /* System Options Register 1; 0x00001802 */
   92:  volatile SOPT2STR _SOPT2;                                  /* System Options Register 2; 0x00001803 */
   93:  volatile SPMSC1STR _SPMSC1;                                /* System Power Management Status and Control 1 Register; 0x00001808 */
   94:  volatile SPMSC2STR _SPMSC2;                                /* System Power Management Status and Control 2 Register; 0x00001809 */
   95:  volatile SPMSC3STR _SPMSC3;                                /* System Power Management Status and Control 3 Register; 0x0000180B */
   96:  volatile SCGC1STR _SCGC1;                                  /* System Clock Gating Control 1 Register; 0x0000180E */
   97:  volatile SCGC2STR _SCGC2;                                  /* System Clock Gating Control 2 Register; 0x0000180F */
   98:  volatile DBGCAXSTR _DBGCAX;                                /* Debug Comparator A Extension Register; 0x00001818 */
   99:  volatile DBGCBXSTR _DBGCBX;                                /* Debug Comparator B Extension Register; 0x00001819 */
  100:  volatile DBGCCXSTR _DBGCCX;                                /* Debug Comparator C Extension Register; 0x0000181A */
  101:  volatile DBGFXSTR _DBGFX;                                  /* Debug FIFO Extended Information Register; 0x0000181B */
  102:  volatile DBGCSTR _DBGC;                                    /* Debug Control Register; 0x0000181C */
  103:  volatile DBGTSTR _DBGT;                                    /* Debug Trigger Register; 0x0000181D */
  104:  volatile DBGSSTR _DBGS;                                    /* Debug Status Register; 0x0000181E */
  105:  volatile DBGCNTSTR _DBGCNT;                                /* Debug Count Status Register; 0x0000181F */
  106:  volatile FCDIVSTR _FCDIV;                                  /* FLASH Clock Divider Register; 0x00001820 */
  107:  volatile FOPTSTR _FOPT;                                    /* Flash Options Register; 0x00001821 */
  108:  volatile FCNFGSTR _FCNFG;                                  /* Flash Configuration Register; 0x00001823 */
  109:  volatile FPROTSTR _FPROT;                                  /* Flash Protection Register; 0x00001824 */
  110:  volatile FSTATSTR _FSTAT;                                  /* Flash Status Register; 0x00001825 */
  111:  volatile FCMDSTR _FCMD;                                    /* Flash Command Register; 0x00001826 */
  112:  volatile RTCSCSTR _RTCSC;                                  /* RTC Status and Control Register; 0x00001830 */
  113:  volatile RTCCNTSTR _RTCCNT;                                /* RTC Counter Register; 0x00001831 */
  114:  volatile RTCMODSTR _RTCMOD;                                /* RTC Modulo Register; 0x00001832 */
  115:  volatile SPI2C1STR _SPI2C1;                                /* SPI2 Control Register 1; 0x00001838 */
  116:  volatile SPI2C2STR _SPI2C2;                                /* SPI2 Control Register 2; 0x00001839 */
  117:  volatile SPI2BRSTR _SPI2BR;                                /* SPI2 Baud Rate Register; 0x0000183A */
  118:  volatile SPI2SSTR _SPI2S;                                  /* SPI2 Status Register; 0x0000183B */
  119:  volatile SPI2DSTR _SPI2D;                                  /* SPI2 Data Register; 0x0000183D */
  120:  volatile PTAPESTR _PTAPE;                                  /* Port A Pull Enable Register; 0x00001840 */
  121:  volatile PTASESTR _PTASE;                                  /* Port A Slew Rate Enable Register; 0x00001841 */
  122:  volatile PTADSSTR _PTADS;                                  /* Port A Drive Strength Selection Register; 0x00001842 */
  123:  volatile PTBPESTR _PTBPE;                                  /* Port B Pull Enable Register; 0x00001844 */
  124:  volatile PTBSESTR _PTBSE;                                  /* Port B Slew Rate Enable Register; 0x00001845 */
  125:  volatile PTBDSSTR _PTBDS;                                  /* Port B Drive Strength Selection Register; 0x00001846 */
  126:  volatile PTCPESTR _PTCPE;                                  /* Port C Pull Enable Register; 0x00001848 */
  127:  volatile PTCSESTR _PTCSE;                                  /* Port C Slew Rate Enable Register; 0x00001849 */
  128:  volatile PTCDSSTR _PTCDS;                                  /* Port C Drive Strength Selection Register; 0x0000184A */
  129:  volatile PTDPESTR _PTDPE;                                  /* Port D Pull Enable Register; 0x0000184C */
  130:  volatile PTDSESTR _PTDSE;                                  /* Port D Slew Rate Enable Register; 0x0000184D */
  131:  volatile PTDDSSTR _PTDDS;                                  /* Port D Drive Strength Selection Register; 0x0000184E */
  132:  volatile PTEPESTR _PTEPE;                                  /* Port E Pull Enable Register; 0x00001850 */
  133:  volatile PTESESTR _PTESE;                                  /* Port E Slew Rate Enable Register; 0x00001851 */
  134:  volatile PTEDSSTR _PTEDS;                                  /* Port E Drive Strength Selection Register; 0x00001852 */
  135:  volatile PTFPESTR _PTFPE;                                  /* Port F Pull Enable Register; 0x00001854 */
  136:  volatile PTFSESTR _PTFSE;                                  /* Port F Slew Rate Enable Register; 0x00001855 */
  137:  volatile PTFDSSTR _PTFDS;                                  /* Port F Drive Strength Selection Register; 0x00001856 */
  138:  volatile PTGPESTR _PTGPE;                                  /* Port G Pull Enable Register; 0x00001858 */
  139:  volatile PTGSESTR _PTGSE;                                  /* Port G Slew Rate Enable Register; 0x00001859 */
  140:  volatile PTGDSSTR _PTGDS;                                  /* Port G Drive Strength Selection Register; 0x0000185A */
  141:  volatile PTHPESTR _PTHPE;                                  /* Port H Pull Enable Register; 0x0000185C */
  142:  volatile PTHSESTR _PTHSE;                                  /* Port H Slew Rate Enable Register; 0x0000185D */
  143:  volatile PTHDSSTR _PTHDS;                                  /* Port H Drive Strength Selection Register; 0x0000185E */
  144:  volatile PTJPESTR _PTJPE;                                  /* Port J Pull Enable Register; 0x00001860 */
  145:  volatile PTJSESTR _PTJSE;                                  /* Port J Slew Rate Enable Register; 0x00001861 */
  146:  volatile PTJDSSTR _PTJDS;                                  /* Port J Drive Strength Selection Register; 0x00001862 */
  147:  volatile IIC2ASTR _IIC2A;                                  /* IIC Address Register; 0x00001868 */
  148:  volatile IIC2FSTR _IIC2F;                                  /* IIC Frequency Divider Register; 0x00001869 */
  149:  volatile IIC2C1STR _IIC2C1;                                /* IIC Control Register 1; 0x0000186A */
  150:  volatile IIC2SSTR _IIC2S;                                  /* IIC Status Register; 0x0000186B */
  151:  volatile IIC2DSTR _IIC2D;                                  /* IIC Data I/O Register; 0x0000186C */
  152:  volatile IIC2C2STR _IIC2C2;                                /* IIC Control Register 2; 0x0000186D */
  153:  volatile SCI2C1STR _SCI2C1;                                /* SCI2 Control Register 1; 0x00001872 */
  154:  volatile SCI2C2STR _SCI2C2;                                /* SCI2 Control Register 2; 0x00001873 */
  155:  volatile SCI2S1STR _SCI2S1;                                /* SCI2 Status Register 1; 0x00001874 */
  156:  volatile SCI2S2STR _SCI2S2;                                /* SCI2 Status Register 2; 0x00001875 */
  157:  volatile SCI2C3STR _SCI2C3;                                /* SCI2 Control Register 3; 0x00001876 */
  158:  volatile SCI2DSTR _SCI2D;                                  /* SCI2 Data Register; 0x00001877 */
  159:  volatile PTCSETSTR _PTCSET;                                /* Port C Data Set Register; 0x00001878 */
  160:  volatile PTESETSTR _PTESET;                                /* Port E Data Set Register; 0x00001879 */
  161:  volatile PTCCLRSTR _PTCCLR;                                /* Port C Data Clear Register; 0x0000187A */
  162:  volatile PTECLRSTR _PTECLR;                                /* Port E Data Clear Register; 0x0000187B */
  163:  volatile PTCTOGSTR _PTCTOG;                                /* Port C Toggle Register; 0x0000187C */
  164:  volatile PTETOGSTR _PTETOG;                                /* Port E Toggle Register; 0x0000187D */
  165:  /* NVFTRIM - macro for reading non volatile register       Nonvolatile ICS Fine Trim; 0x0000FFAE */
  166:  /* Tip for register initialization in the user code:  const byte NVFTRIM_INIT @0x0000FFAE = <NVFTRIM_INITVAL>; */
  167:  /* NVICSTRM - macro for reading non volatile register      Nonvolatile ICS Trim Register; 0x0000FFAF */
  168:  /* Tip for register initialization in the user code:  const byte NVICSTRM_INIT @0x0000FFAF = <NVICSTRM_INITVAL>; */
  169:  /* NVBACKKEY0 - macro for reading non volatile register    Backdoor Comparison Key 0; 0x0000FFB0 */
  170:  /* Tip for register initialization in the user code:  const byte NVBACKKEY0_INIT @0x0000FFB0 = <NVBACKKEY0_INITVAL>; */
  171:  /* NVBACKKEY1 - macro for reading non volatile register    Backdoor Comparison Key 1; 0x0000FFB1 */
  172:  /* Tip for register initialization in the user code:  const byte NVBACKKEY1_INIT @0x0000FFB1 = <NVBACKKEY1_INITVAL>; */
  173:  /* NVBACKKEY2 - macro for reading non volatile register    Backdoor Comparison Key 2; 0x0000FFB2 */
  174:  /* Tip for register initialization in the user code:  const byte NVBACKKEY2_INIT @0x0000FFB2 = <NVBACKKEY2_INITVAL>; */
  175:  /* NVBACKKEY3 - macro for reading non volatile register    Backdoor Comparison Key 3; 0x0000FFB3 */
  176:  /* Tip for register initialization in the user code:  const byte NVBACKKEY3_INIT @0x0000FFB3 = <NVBACKKEY3_INITVAL>; */
  177:  /* NVBACKKEY4 - macro for reading non volatile register    Backdoor Comparison Key 4; 0x0000FFB4 */
  178:  /* Tip for register initialization in the user code:  const byte NVBACKKEY4_INIT @0x0000FFB4 = <NVBACKKEY4_INITVAL>; */
  179:  /* NVBACKKEY5 - macro for reading non volatile register    Backdoor Comparison Key 5; 0x0000FFB5 */
  180:  /* Tip for register initialization in the user code:  const byte NVBACKKEY5_INIT @0x0000FFB5 = <NVBACKKEY5_INITVAL>; */
  181:  /* NVBACKKEY6 - macro for reading non volatile register    Backdoor Comparison Key 6; 0x0000FFB6 */
  182:  /* Tip for register initialization in the user code:  const byte NVBACKKEY6_INIT @0x0000FFB6 = <NVBACKKEY6_INITVAL>; */
  183:  /* NVBACKKEY7 - macro for reading non volatile register    Backdoor Comparison Key 7; 0x0000FFB7 */
  184:  /* Tip for register initialization in the user code:  const byte NVBACKKEY7_INIT @0x0000FFB7 = <NVBACKKEY7_INITVAL>; */
  185:  /* NVPROT - macro for reading non volatile register        Nonvolatile Flash Protection Register; 0x0000FFBD */
  186:  /* Tip for register initialization in the user code:  const byte NVPROT_INIT @0x0000FFBD = <NVPROT_INITVAL>; */
  187:  /* NVOPT - macro for reading non volatile register         Nonvolatile Flash Options Register; 0x0000FFBF */
  188:  /* Tip for register initialization in the user code:  const byte NVOPT_INIT @0x0000FFBF = <NVOPT_INITVAL>; */
  189:  
  190:  
  191:  /* * * * *  16-BIT REGISTERS  * * * * * * * * * * * * * * * */
  192:  volatile ADCRSTR _ADCR;                                    /* Data Result Register; 0x00000012 */
  193:  volatile ADCCVSTR _ADCCV;                                  /* Compare Value Register; 0x00000014 */
  194:  volatile SCI1BDSTR _SCI1BD;                                /* SCI1 Baud Rate Register; 0x00000020 */
  195:  volatile TPM1CNTSTR _TPM1CNT;                              /* TPM1 Timer Counter Register; 0x00000041 */
  196:  volatile TPM1MODSTR _TPM1MOD;                              /* TPM1 Timer Counter Modulo Register; 0x00000043 */
  197:  volatile TPM1C0VSTR _TPM1C0V;                              /* TPM1 Timer Channel 0 Value Register; 0x00000046 */
  198:  volatile TPM1C1VSTR _TPM1C1V;                              /* TPM1 Timer Channel 1 Value Register; 0x00000049 */
  199:  volatile TPM1C2VSTR _TPM1C2V;                              /* TPM1 Timer Channel 2 Value Register; 0x0000004C */
  200:  volatile TPM2CNTSTR _TPM2CNT;                              /* TPM2 Timer Counter Register; 0x00000051 */
  201:  volatile TPM2MODSTR _TPM2MOD;                              /* TPM2 Timer Counter Modulo Register; 0x00000053 */
  202:  volatile TPM2C0VSTR _TPM2C0V;                              /* TPM2 Timer Channel 0 Value Register; 0x00000056 */
  203:  volatile TPM2C1VSTR _TPM2C1V;                              /* TPM2 Timer Channel 1 Value Register; 0x00000059 */
  204:  volatile TPM2C2VSTR _TPM2C2V;                              /* TPM2 Timer Channel 2 Value Register; 0x0000005C */
  205:  volatile TPM3CNTSTR _TPM3CNT;                              /* TPM3 Timer Counter Register; 0x00000061 */
  206:  volatile TPM3MODSTR _TPM3MOD;                              /* TPM3 Timer Counter Modulo Register; 0x00000063 */
  207:  volatile TPM3C0VSTR _TPM3C0V;                              /* TPM3 Timer Channel 0 Value Register; 0x00000066 */
  208:  volatile TPM3C1VSTR _TPM3C1V;                              /* TPM3 Timer Channel 1 Value Register; 0x00000069 */
  209:  volatile TPM3C2VSTR _TPM3C2V;                              /* TPM3 Timer Channel 2 Value Register; 0x0000006C */
  210:  volatile TPM3C3VSTR _TPM3C3V;                              /* TPM3 Timer Channel 3 Value Register; 0x0000006F */
  211:  volatile TPM3C4VSTR _TPM3C4V;                              /* TPM3 Timer Channel 4 Value Register; 0x00000072 */
  212:  volatile TPM3C5VSTR _TPM3C5V;                              /* TPM3 Timer Channel 5 Value Register; 0x00000075 */
  213:  volatile SDIDSTR _SDID;                                    /* System Device Identification Register; 0x00001806 */
  214:  volatile DBGCASTR _DBGCA;                                  /* Debug Comparator A Register; 0x00001810 */
  215:  volatile DBGCBSTR _DBGCB;                                  /* Debug Comparator B Register; 0x00001812 */
  216:  volatile DBGCCSTR _DBGCC;                                  /* Debug Comparator C Register; 0x00001814 */
  217:  volatile DBGFSTR _DBGF;                                    /* Debug FIFO Register; 0x00001816 */
  218:  volatile SCI2BDSTR _SCI2BD;                                /* SCI2 Baud Rate Register; 0x00001870 */
  219:  
  220:  /*lint -restore */
  221:  
  222:  /* EOF */
  223:  
  224:  #endif
  225:  
