5 18 1fd81 7 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (mem4.vcd) 2 -o (mem4.cdd) 2 -v (mem4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 mem4.v 8 31 1 
2 1 14 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 107000a 1 0 0 0 1 17 0 1 0 1 0 0
1 mem 2 11 30f000a 1 1 3 0 1 0 8 19 0 ff 0 0 0 ff 14 0
1 i 3 12 107000a 1 0 31 0 32 49 0 ffffffff 0 7 3 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 mem4.v 14 20 1 
2 2 15 15 15 50008 1 0 21004 0 0 1 16 0 0
2 3 15 15 15 10001 0 1 1410 0 0 1 1 a
2 4 15 15 15 10008 1 37 16 2 3
2 5 16 16 16 10003 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
2 6 0 0 0 0 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 7 19 19 19 180018 1 0 1004 0 0 32 48 0 0
2 8 19 19 19 170019 1 23 1004 0 7 1 18 0 1 0 0 0 0 mem
2 9 19 19 19 150015 1 0 1008 0 0 32 48 2 0
2 10 19 19 19 140016 1 23 1004 0 9 2 18 0 3 0 0 0 0 mem
2 11 19 19 19 110019 1 58 4 8 10
2 12 19 19 19 c000c 1 0 1004 0 0 32 48 0 0
2 13 19 19 19 b000d 1 23 1008 0 12 1 18 0 1 0 0 0 0 mem
2 14 19 19 19 90009 1 0 1008 0 0 32 48 1 0
2 15 19 19 19 8000a 1 23 1004 0 14 2 18 0 3 0 0 0 0 mem
2 16 19 19 19 5000d 1 58 8 13 15
2 17 19 19 19 50019 1 9 1108 11 16 1 18 0 1 1 0 0 0
2 18 19 19 19 10001 0 1 1410 0 0 1 1 a
2 19 19 19 19 10019 1 37 1a 17 18
4 6 0 19 19 4
4 4 11 5 5 4
4 5 0 6 0 4
4 19 0 0 0 4
3 1 main.u$0.u$1 "main.u$0.u$1" 0 mem4.v 16 17 1 
2 20 16 16 16 80008 1 0 1004 0 0 32 48 0 0
2 21 16 16 16 60006 0 1 1410 0 0 32 33 i
2 22 16 16 16 60008 1 37 400016 20 21
2 23 16 16 16 d000d 1 0 1008 0 0 32 48 4 0
2 24 16 16 16 b000b 5 1 100c 0 0 32 33 i
2 25 16 16 16 b000d 5 d 80100e 23 24 1 18 0 1 1 1 0 0
2 26 17 17 17 b000b 1 0 1008 0 0 32 48 1 0
2 27 17 17 17 a000b 8 2c 900a 26 0 32 18 0 ffffffff 0 0 0 0
2 28 17 17 17 160016 4 1 101c 0 0 32 33 i
2 29 17 17 17 110011 4 1 141c 0 0 32 33 i
2 30 17 17 17 d0012 0 23 1410 0 29 2 18 0 3 0 0 0 0 mem
2 31 17 17 17 d0016 4 37 3e 28 30
2 32 16 16 16 140014 1 0 1008 0 0 32 48 1 0
2 33 16 16 16 120012 4 1 101c 0 0 32 33 i
2 34 16 16 16 120014 4 6 1298 32 33 32 50 0 ffffffff fffffffe 1 2 1
2 35 16 16 16 100010 0 1 1410 0 0 32 33 i
2 36 16 16 16 100014 4 37 c0003a 34 35
4 22 11 25 25 22
4 25 0 27 0 22
4 36 6 25 25 22
4 27 0 31 0 22
4 31 0 36 36 22
3 1 main.u$2 "main.u$2" 0 mem4.v 22 29 1 
