{"sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation"]]},"metadata":{"fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"architecture"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Architecture","preciseIdentifier":"s:11VHDLParsing12ArchitectureV"}],"externalID":"s:12VHDLMachines25ArrangementRepresentationV12architecture11VHDLParsing12ArchitectureVvp","symbolKind":"property","title":"architecture","role":"symbol","modules":[{"name":"VHDLMachines"}],"roleHeading":"Instance Property"},"schemaVersion":{"minor":3,"patch":0,"major":0},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/arrangementrepresentation\/architecture"]}],"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/architecture","interfaceLanguage":"swift"},"kind":"symbol","primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"architecture"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Architecture","preciseIdentifier":"s:11VHDLParsing12ArchitectureV"}],"platforms":["Linux"],"languages":["swift"]}]}],"abstract":[{"text":"The architecture of this representation.","type":"text"}],"references":{"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation":{"type":"topic","navigatorTitle":[{"kind":"identifier","text":"ArrangementRepresentation"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation","kind":"symbol","abstract":[{"type":"text","text":"This representation simply instantiates the machines within itâ€™s scope."}],"url":"\/documentation\/vhdlmachines\/arrangementrepresentation","title":"ArrangementRepresentation","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArrangementRepresentation"}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation/architecture":{"url":"\/documentation\/vhdlmachines\/arrangementrepresentation\/architecture","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation\/architecture","role":"symbol","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"architecture"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12ArchitectureV","kind":"typeIdentifier","text":"Architecture"}],"kind":"symbol","title":"architecture","type":"topic","abstract":[{"text":"The architecture of this representation.","type":"text"}]}}}