// Library - MU0_lib, Cell - MU0_test, View - schematic
// LAST TIME SAVED: Jul 18 11:55:25 2018
// NETLIST TIME: Nov 13 22:51:02 2019
`timescale 1ns / 10ps 

module MU0_test ( Fetch, Halted, N, Z, Clk, Reset );

output  Fetch, Halted, N, Z;

input  Clk, Reset;

// Buses in the design

wire  [1:0]  mem_addr;

wire  [0:15]  net030;

wire  [15:0]  Din;

wire  [0:5]  net050;

wire  [0:3]  net019;

wire  [0:3]  net049;

wire  [0:7]  net022;

wire  [0:3]  net047;

wire  [0:3]  net046;

wire  [0:15]  net029;

wire  [0:15]  net027;

wire  [0:7]  net024;

wire  [0:3]  net045;

wire  [15:0]  Dout;

wire  [0:3]  net044;

wire  [0:11]  net028;

wire  [0:7]  net023;

wire  [0:7]  net021;

wire  [0:7]  net020;

wire  [11:0]  Addr;

wire  [0:3]  net048;

wire  [0:5]  net025;

wire  [0:15]  net017;


specify 
    specparam CDS_LIBNAME  = "MU0_lib";
    specparam CDS_CELLNAME = "MU0_test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

