Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 5\AudioMini_Passthrough\soc_system.qsys" --block-symbol-file --output-directory="C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 5\AudioMini_Passthrough\soc_system" --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading AudioMini_Passthrough/soc_system.qsys
Progress: Reading input file
Progress: Adding PLL_using_AD1939_MCLK [altera_pll 17.1]
Progress: Parameterizing module PLL_using_AD1939_MCLK
Progress: Adding Qsys_LED_control_0 [Qsys_LED_control 1.0]
Progress: Parameterizing module Qsys_LED_control_0
Progress: Adding SystemID [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module SystemID
Progress: Adding clk_AD1939_ABCLK [clock_source 17.1]
Progress: Parameterizing module clk_AD1939_ABCLK
Progress: Adding clk_AD1939_ALRCLK [clock_source 17.1]
Progress: Parameterizing module clk_AD1939_ALRCLK
Progress: Adding clk_hps [clock_source 17.1]
Progress: Parameterizing module clk_hps
Progress: Adding hps [altera_hps 17.1]
Progress: Parameterizing module hps
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings
Info: soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.SystemID: Time stamp will be automatically updated when this component is generated.
Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 5\AudioMini_Passthrough\soc_system.qsys" --synthesis=VHDL --output-directory="C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 5\AudioMini_Passthrough\soc_system\synthesis" --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading AudioMini_Passthrough/soc_system.qsys
Progress: Reading input file
Progress: Adding PLL_using_AD1939_MCLK [altera_pll 17.1]
Progress: Parameterizing module PLL_using_AD1939_MCLK
Progress: Adding Qsys_LED_control_0 [Qsys_LED_control 1.0]
Progress: Parameterizing module Qsys_LED_control_0
Progress: Adding SystemID [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module SystemID
Progress: Adding clk_AD1939_ABCLK [clock_source 17.1]
Progress: Parameterizing module clk_AD1939_ABCLK
Progress: Adding clk_AD1939_ALRCLK [clock_source 17.1]
Progress: Parameterizing module clk_AD1939_ALRCLK
Progress: Adding clk_hps [clock_source 17.1]
Progress: Parameterizing module clk_hps
Progress: Adding hps [altera_hps 17.1]
Progress: Parameterizing module hps
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings
Info: soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.SystemID: Time stamp will be automatically updated when this component is generated.
Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps.h2f_axi_master and slave onchip_memory.s1 because the master is of type axi and the slave is of type avalon.
Warning: hps.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: PLL_using_AD1939_MCLK: "soc_system" instantiated altera_pll "PLL_using_AD1939_MCLK"
Info: Qsys_LED_control_0: "soc_system" instantiated Qsys_LED_control "Qsys_LED_control_0"
Info: SystemID: "soc_system" instantiated altera_avalon_sysid_qsys "SystemID"
Info: hps: "Running  for module: hps"
Info: hps: HPS Main PLL counter settings: n = 0  m = 63
Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps: "soc_system" instantiated altera_hps "hps"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8198_1795057507413938223.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8198_1795057507413938223.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory: Starting RTL generation for module 'soc_system_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8198_1795057507413938223.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8198_1795057507413938223.dir/0006_onchip_memory_gen//soc_system_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'soc_system_onchip_memory'
Info: onchip_memory: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps" instantiated altera_hps_io "hps_io"
Info: onchip_memory_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory_s1_translator"
Info: hps_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_h2f_axi_master_agent"
Info: onchip_memory_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory_s1_agent"
Info: onchip_memory_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: onchip_memory_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory_s1_burst_adapter"
Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: hps_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 5/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 37 modules, 99 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
