
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105488                       # Number of seconds simulated
sim_ticks                                105488409936                       # Number of ticks simulated
final_tick                               632590472844                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169207                       # Simulator instruction rate (inst/s)
host_op_rate                                   217942                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2081319                       # Simulator tick rate (ticks/s)
host_mem_usage                               67350692                       # Number of bytes of host memory used
host_seconds                                 50683.44                       # Real time elapsed on the host
sim_insts                                  8575980081                       # Number of instructions simulated
sim_ops                                   11046031355                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1836544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3025024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1892096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1898112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1778176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1016320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1897472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1007104                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14387328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4646656                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4646656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14348                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        23633                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14782                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14829                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        13892                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         7940                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        14824                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         7868                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                112401                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           36302                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                36302                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46109                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17409913                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47323                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     28676364                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        41256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17936530                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        41256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17993560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        43683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16856601                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        41256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9634423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        41256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17987493                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        43683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9547058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               136387761                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46109                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47323                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        41256                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        41256                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        43683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        41256                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        41256                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        43683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             345820                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44048972                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44048972                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44048972                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46109                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17409913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47323                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     28676364                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        41256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17936530                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        41256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17993560                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        43683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16856601                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        41256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9634423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        41256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17987493                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        43683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9547058                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              180436732                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               252969809                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20675208                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16956393                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2024772                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8550731                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8089990                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2119994                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90349                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197457421                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117529876                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20675208                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10209984                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25857597                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5735991                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6023159                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12162867                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2010227                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233017875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207160278     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2796871      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3246730      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1781437      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2070876      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126368      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          766056      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2001263      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12067996      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233017875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081730                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464600                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195871376                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7639091                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25651692                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       194912                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3660798                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3354206                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18900                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143470431                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        93851                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3660798                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196173828                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2701910                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4077167                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25556869                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       847297                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143383526                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          224                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        223489                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       394294                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199279414                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667663605                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667663605                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        28987690                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37597                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20967                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2257975                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13670235                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7460976                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       198076                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1651636                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143174104                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37666                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135336314                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       180022                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17824858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41167478                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4217                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233017875                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580798                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270011                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175976120     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22960390      9.85%     85.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12319880      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8527102      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7460154      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3818837      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       914079      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       594921      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       446392      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233017875                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35296     12.11%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        124761     42.80%     54.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       131455     45.09%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113292238     83.71%     83.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2118022      1.57%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12501962      9.24%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7407508      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135336314                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534990                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             291512                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002154                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504162034                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161037904                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133110529                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135627826                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       344096                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2386553                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          834                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1281                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160305                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8293                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3660798                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2204977                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       146101                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143211888                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        57428                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13670235                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7460976                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20957                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        102172                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1281                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1173833                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1137694                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2311527                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133352388                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11746958                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1983923                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  118                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19152535                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18661792                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7405577                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.527147                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133112526                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133110529                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79128666                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207251576                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526191                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381800                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687897                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20525034                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2036585                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229357077                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534921                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.354021                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179242696     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23237789     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9736105      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5852947      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4055291      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2617244      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1358173      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1092021      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2164811      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229357077                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687897                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584353                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283682                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558823                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607969                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496074                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2164811                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370404521                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290086753                       # The number of ROB writes
system.switch_cpus0.timesIdled                3022692                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19951934                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.529698                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.529698                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395304                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395304                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601571209                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184753633                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133909107                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33418                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles               252969809                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19762509                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17833003                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1034981                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7439831                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7069763                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1093077                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        45918                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    209417142                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             124355821                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19762509                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      8162840                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24595671                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        3246418                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4607396                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12021014                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1040525                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    240805845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.934387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       216210174     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          882153      0.37%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1795797      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          748859      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4095597      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3635028      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          704398      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1471471      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11262368      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    240805845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078122                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491584                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       208309459                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5727819                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24505799                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        77635                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       2185128                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1734282                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          508                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145835117                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2788                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       2185128                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       208511417                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4019128                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1065180                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24392335                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       632650                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     145760463                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           99                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        273231                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       229256                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2834                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    171110657                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    686596997                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    686596997                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    151919576                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        19191074                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16916                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8534                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1599405                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     34403079                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     17404947                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       158584                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       843962                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         145475918                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16969                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139928799                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        70665                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     11126692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     26640327                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           75                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    240805845                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581086                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.378736                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    191138003     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14825161      6.16%     85.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12218963      5.07%     90.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5281958      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6693280      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      6497950      2.70%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3678360      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       290552      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       181618      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    240805845                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         354380     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2765704     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        80152      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     87773388     62.73%     62.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1222582      0.87%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8381      0.01%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     33555965     23.98%     87.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     17368483     12.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139928799                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553144                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            3200236                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022870                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    523934344                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    156623146                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138740640                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143129035                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       251969                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1311908                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          569                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3577                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       102513                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        12395                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       2185128                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3660407                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       180405                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    145492965                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1382                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     34403079                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     17404947                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8535                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        123763                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           56                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3577                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       601760                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       612393                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1214153                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138950644                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     33442677                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       978155                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   78                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            50809811                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18205849                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          17367134                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549278                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138745008                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138740640                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         74930247                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        147623751                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.548447                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507576                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    112761171                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132513199                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     12994388                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16894                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1057703                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    238620717                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.555330                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379209                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    190601332     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     17497498      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8218779      3.44%     90.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      8133065      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2212097      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      9467607      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       707175      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       515837      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1267327      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    238620717                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    112761171                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132513199                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              50393605                       # Number of memory references committed
system.switch_cpus1.commit.loads             33091171                       # Number of loads committed
system.switch_cpus1.commit.membars               8434                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17498924                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117836343                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1283589                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1267327                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           382860639                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          293200501                       # The number of ROB writes
system.switch_cpus1.timesIdled                4597250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               12163964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          112761171                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132513199                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    112761171                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.243412                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.243412                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.445750                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.445750                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       686962153                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      161092925                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      173679453                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16868                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus2.numCycles               252969809                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19284600                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17209849                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1537906                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12864401                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12574085                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1160345                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        46710                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    203701615                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             109484857                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19284600                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13734430                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24408874                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5031287                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2892728                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12323456                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1509825                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    234487960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.523303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.765868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       210079086     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3718985      1.59%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1876963      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3672880      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1184827      0.51%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3404879      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          538017      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          873626      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         9138697      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    234487960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.076233                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.432798                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       201223634                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5417455                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24360647                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        19561                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3466662                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1831491                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18083                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     122514778                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        34205                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3466662                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       201501461                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3230567                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1345685                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24108929                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       834650                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     122344838                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         94461                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       667691                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    160381559                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    554503741                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    554503741                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    130172980                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        30208556                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16443                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8309                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1810763                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     22021850                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3590801                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        23278                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       818069                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         121708034                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16499                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        113994408                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        73160                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21865785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     44813048                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           95                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    234487960                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.486142                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.098643                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    184477584     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15805671      6.74%     85.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     16678522      7.11%     92.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9719566      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      5003016      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1252976      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1487081      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        34787      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        28757      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    234487960                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         191568     57.48%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         77095     23.13%     80.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        64590     19.38%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     89424389     78.45%     78.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       896150      0.79%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8136      0.01%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20105053     17.64%     96.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3560680      3.12%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     113994408                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.450625                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             333253                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002923                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    462883189                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    143590611                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    111108748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     114327661                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        90494                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4463154                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          302                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        81700                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3466662                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2138450                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       104463                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    121724617                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6577                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     22021850                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3590801                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8306                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         40610                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         1902                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          302                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1038786                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       591017                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1629803                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    112546221                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19816209                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1448187                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   84                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23376704                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17108821                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3560495                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.444900                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             111132991                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            111108748                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         67233061                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        146560097                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.439217                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458741                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     88533593                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     99702388                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22026564                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16404                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1528232                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    231021298                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.431572                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.302361                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    193880320     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     14602837      6.32%     90.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9375513      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2949004      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4894009      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       954585      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       606352      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       554984      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3203694      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    231021298                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     88533593                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      99702388                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21067795                       # Number of memory references committed
system.switch_cpus2.commit.loads             17558694                       # Number of loads committed
system.switch_cpus2.commit.membars               8186                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15294902                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         87139268                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1249115                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3203694                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           349546231                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          246927302                       # The number of ROB writes
system.switch_cpus2.timesIdled                4517904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18481849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           88533593                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             99702388                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     88533593                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.857331                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.857331                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.349977                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.349977                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       523070167                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      144809874                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      130055634                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16386                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus3.numCycles               252969809                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19281363                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17206950                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1537314                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12849192                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12573467                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1160379                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        46811                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    203686932                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             109467183                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19281363                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13733846                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24403769                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5028889                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2890875                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12322059                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1509144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    234464522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.523259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.765766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       210060753     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3716007      1.58%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1877439      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3671892      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1185253      0.51%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3405456      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          538495      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          873957      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         9135270      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    234464522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.076220                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.432728                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       201221066                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5403431                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24355629                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19540                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3464855                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1830723                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18091                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     122492194                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        34200                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3464855                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       201497759                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        3221528                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1343241                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24104475                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       832658                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     122323402                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          128                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         94609                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       665374                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    160352054                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    554408557                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    554408557                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    130171108                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30180936                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16467                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8331                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1807198                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     22018313                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3591319                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23619                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       816986                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         121687641                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16523                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        113984602                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        73420                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21845742                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     44766706                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    234464522                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.486149                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.098644                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    184458225     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15803830      6.74%     85.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     16678361      7.11%     92.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9718722      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5001871      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1252931      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1487097      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        34717      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        28768      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    234464522                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         191594     57.49%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         77010     23.11%     80.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        64640     19.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     89413405     78.44%     78.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       896181      0.79%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8136      0.01%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20106156     17.64%     96.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3560724      3.12%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     113984602                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.450586                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             333244                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002924                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    462840390                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    143550181                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    111100316                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     114317846                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        89808                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4460089                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          283                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        82216                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3464855                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2135886                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       103887                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    121704243                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6299                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     22018313                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3591319                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8328                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         40587                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1880                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          283                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1039349                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       590160                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1629509                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    112537666                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     19816483                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1446936                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            23377017                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17107123                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3560534                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.444866                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             111125105                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            111100316                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         67226792                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        146545948                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.439184                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.458742                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     88532006                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     99700801                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22007818                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16406                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1527627                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    230999667                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.431606                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.302396                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    193859614     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     14602347      6.32%     90.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9374839      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2948576      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4894484      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       955103      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       606268      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       555499      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3202937      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    230999667                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     88532006                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      99700801                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21067323                       # Number of memory references committed
system.switch_cpus3.commit.loads             17558220                       # Number of loads committed
system.switch_cpus3.commit.membars               8186                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15294639                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         87137944                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1249115                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3202937                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           349505024                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          246884843                       # The number of ROB writes
system.switch_cpus3.timesIdled                4517966                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               18505287                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           88532006                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             99700801                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     88532006                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.857383                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.857383                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.349971                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.349971                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       523036089                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      144797172                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      130038428                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16390                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus4.numCycles               252969809                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20700024                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16974510                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2025322                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8560329                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8093434                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2122956                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        90505                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    197523499                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             117659762                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20700024                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10216390                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             25885101                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5748517                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5924418                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12167919                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2010625                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    233024746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.969211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       207139645     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2804708      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3242534      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1783619      0.77%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2068570      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1128678      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          767034      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         2003827      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12086131      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    233024746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081828                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.465114                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       195935026                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7543280                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25677868                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       195729                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3672837                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3360841                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18892                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     143644465                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        94004                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3672837                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       196240015                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        2742255                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      3939551                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         25581571                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       848511                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     143556425                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          223                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        221769                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       395653                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    199493268                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    668454512                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    668454512                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    170375518                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        29117720                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        37547                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        20925                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2272368                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13702530                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7468060                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       197858                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1659070                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         143341339                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        37621                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        135453941                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       187457                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17917205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     41473230                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4156                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    233024746                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581286                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270500                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    175953136     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     22949585      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12332435      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8542335      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7466426      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3824940      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       915461      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       594113      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       446315      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    233024746                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          35456     12.08%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        126458     43.10%     55.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       131501     44.82%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    113378800     83.70%     83.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2119110      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16592      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12524292      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7415147      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     135453941                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.535455                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             293415                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002166                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    504413498                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    161297426                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    133217198                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     135747356                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       342261                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2413323                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          863                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1264                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       163831                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8294                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3672837                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2244453                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       146317                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    143379085                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        57883                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13702530                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7468060                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        20906                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        103136                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1264                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1173852                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1137567                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2311419                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    133468559                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11762430                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1985380                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  125                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19175645                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18675607                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7413215                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.527607                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             133219256                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            133217198                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         79177455                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        207410610                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.526613                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381743                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    100049112                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    122748184                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20632182                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        33465                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2037089                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    229351909                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.535196                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.354390                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    179214578     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     23248591     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9741871      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5855333      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4054193      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2617862      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1358789      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1094500      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2166192      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    229351909                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    100049112                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     122748184                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18593430                       # Number of memory references committed
system.switch_cpus4.commit.loads             11289205                       # Number of loads committed
system.switch_cpus4.commit.membars              16696                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17567469                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        110662304                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2497302                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2166192                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           370565407                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          290433666                       # The number of ROB writes
system.switch_cpus4.timesIdled                3024296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               19945063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          100049112                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            122748184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    100049112                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.528456                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.528456                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.395498                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.395498                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       602066887                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      184887781                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      134051386                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         33434                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus5.numCycles               252969809                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        22971024                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     19127710                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2090071                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8971906                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8419468                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2473728                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        97413                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    200059770                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             126036941                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           22971024                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10893196                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             26278359                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5803451                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       6334090                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12421379                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1997879                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    236366715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.655202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.030405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       210088356     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1611486      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2041297      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3241307      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1350170      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1741864      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         2034782      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          928351      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        13329102      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    236366715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090805                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498229                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       198885885                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7620835                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         26153734                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        12242                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3694017                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3493923                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          479                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     154036278                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2523                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3694017                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       199086802                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         642576                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      6419355                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         25965371                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       558587                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     153087270                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          142                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         80868                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       389662                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    213853871                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    711953187                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    711953187                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    179112336                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        34741532                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        37560                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19797                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1966776                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     14314314                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7495615                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        83672                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1693145                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         149479796                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        37694                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        143476161                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       141902                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     18017514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     36572366                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1860                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    236366715                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.607007                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327722                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    175560421     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     27745443     11.74%     86.01% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11335384      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      6352171      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8605354      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2647177      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2609126      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1401732      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       109907      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    236366715                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         989805     79.19%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        132198     10.58%     89.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       127949     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    120876120     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1961848      1.37%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        17763      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     13147965      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7472465      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     143476161                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.567167                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1249952                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008712                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    524710891                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    167535681                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    139749984                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     144726113                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       105618                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2672771                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          680                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        97975                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3694017                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         489544                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        61853                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    149517498                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       117148                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     14314314                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7495615                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19797                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         54086                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          680                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1243534                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1166164                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2409698                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    140981400                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     12934319                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2494761                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            20406283                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        19938882                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7471964                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.557305                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             139750316                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            139749984                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         83729960                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        224921366                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.552437                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372263                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    104203920                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    128403652                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     21114449                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        35834                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2107978                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    232672698                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.551864                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.372289                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    178327311     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     27539835     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     10000625      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4983314      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4555670      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1917011      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1892007      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       902552      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2554373      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    232672698                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    104203920                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     128403652                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              19039183                       # Number of memory references committed
system.switch_cpus5.commit.loads             11641543                       # Number of loads committed
system.switch_cpus5.commit.membars              17876                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          18612007                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        115604939                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2651541                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2554373                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           379635698                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          302730239                       # The number of ROB writes
system.switch_cpus5.timesIdled                3032436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               16603094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          104203920                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            128403652                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    104203920                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.427642                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.427642                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.411922                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.411922                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       634390913                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      195290569                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      142490377                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         35804                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus6.numCycles               252969809                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19283330                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17207810                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1538538                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups     12862437                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits        12570796                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1161325                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        46917                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    203709943                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             109479362                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19283330                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     13732121                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24407153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5033376                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       2889454                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12323875                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1510318                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    234492741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.523286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.765875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       210085588     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3718728      1.59%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1876703      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3671483      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1184008      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3405352      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          537899      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          873922      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         9139058      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    234492741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.076228                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.432776                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       201257314                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5388788                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24358991                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19533                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3468114                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1831698                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18077                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     122513290                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        34188                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3468114                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       201532501                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        3211438                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1342731                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24108973                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       828978                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     122344307                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         94536                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       661861                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    160375685                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    554515853                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    554515853                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    130164098                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        30211571                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        16462                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8327                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1801434                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     22024245                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      3591447                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        23967                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       817125                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         121708819                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        16518                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        114000084                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        73878                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     21872381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     44806834                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    234492741                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.486156                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.098748                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    184487163     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     15800182      6.74%     85.41% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     16676773      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9716439      4.14%     96.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      5006735      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      1254787      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1487195      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        34742      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        28725      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    234492741                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         191491     57.48%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         77135     23.15%     80.63% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        64516     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     89429108     78.45%     78.45% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       896062      0.79%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8136      0.01%     79.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     20105997     17.64%     96.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      3560781      3.12%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     114000084                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.450647                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             333142                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002922                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    462899929                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    143598017                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    111110747                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     114333226                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        90212                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      4467792                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        82346                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3468114                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2131771                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       103314                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    121725420                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         6699                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     22024245                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      3591447                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8323                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         40549                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents         1897                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1038224                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       591887                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1630111                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    112549270                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     19816291                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1450814                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   83                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            23376915                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17108104                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           3560624                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.444912                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             111135666                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            111110747                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         67234317                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        146586719                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.439225                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.458666                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     88526083                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     99694878                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     22034877                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16406                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1528872                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    231024627                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.431534                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.302314                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    193888084     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     14600535      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9372516      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      2949982      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4894043      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       954829      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       606382      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       555292      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3202964      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    231024627                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     88526083                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      99694878                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              21065551                       # Number of memory references committed
system.switch_cpus6.commit.loads             17556450                       # Number of loads committed
system.switch_cpus6.commit.membars               8186                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          15293671                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         87132987                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1249114                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3202964                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           349551093                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          246930421                       # The number of ROB writes
system.switch_cpus6.timesIdled                4519040                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               18477068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           88526083                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             99694878                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     88526083                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.857574                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.857574                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.349947                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.349947                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       523085842                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      144811879                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      130049393                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16390                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus7.numCycles               252969809                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        22992713                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19144090                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2088370                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8819877                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8416789                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2473399                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        96936                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    200071897                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             126121749                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           22992713                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10890188                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             26289284                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5807248                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       6314551                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12422183                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1996625                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    236375668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.655645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.031180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       210086384     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1612612      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2037602      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3236443      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1351729      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1744896      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         2033907      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          930104      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13341991      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    236375668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090891                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.498564                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       198895409                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7603827                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         26164580                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        12472                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3699378                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3499332                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          558                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     154147364                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2685                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3699378                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       199097011                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         645485                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      6396306                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         25975571                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       561910                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     153198330                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         81176                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       391753                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    213986895                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    712425400                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    712425400                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    179179074                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        34807815                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        37210                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19440                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1977041                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     14326906                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7503695                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        84437                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1693145                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         149586012                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        37342                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        143563639                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       142867                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     18058381                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36649909                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1496                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    236375668                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.607354                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.328121                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    175545006     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     27744458     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11345712      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      6354491      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8612661      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2649737      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2610819      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1402231      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       110553      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    236375668                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         990273     79.14%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        133063     10.63%     89.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       128013     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    120949886     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1962538      1.37%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17770      0.01%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     13152246      9.16%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7481199      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     143563639                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.567513                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            1251349                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008716                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    524897161                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    167682413                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    139833105                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     144814988                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       107172                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2681022                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          681                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       103279                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3699378                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         491045                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        61895                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    149623359                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts       116526                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     14326906                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7503695                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19440                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         54209                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           63                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          681                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1236977                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1173759                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2410736                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    141066288                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     12940294                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2497350                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            20420787                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19951808                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7480493                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.557641                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             139833557                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            139833105                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         83778820                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        225039517                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.552766                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372285                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    104242775                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    128451567                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21172349                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        35846                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2106255                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    232676290                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.552061                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.372591                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    178315059     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     27548059     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     10000548      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4986582      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4556719      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1916222      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1893783      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       902562      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2556756      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    232676290                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    104242775                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     128451567                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19046299                       # Number of memory references committed
system.switch_cpus7.commit.loads             11645884                       # Number of loads committed
system.switch_cpus7.commit.membars              17882                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          18618948                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        115648102                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2652540                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2556756                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           379742722                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          302947227                       # The number of ROB writes
system.switch_cpus7.timesIdled                3030749                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               16594141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          104242775                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            128451567                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    104242775                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.426737                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.426737                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.412076                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.412076                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       634754130                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      195396457                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      142587058                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         35816                       # number of misc regfile writes
system.l2.replacements                         112410                       # number of replacements
system.l2.tagsinuse                      32764.741511                       # Cycle average of tags in use
system.l2.total_refs                          1715962                       # Total number of references to valid blocks.
system.l2.sampled_refs                         145177                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.819792                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           299.514601                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.525242                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3048.521170                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.466408                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5053.972263                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.782732                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2969.498194                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.058484                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2993.606694                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      9.112820                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2948.065421                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      6.412868                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1647.171268                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.715437                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2994.213173                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      7.137452                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1646.729275                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1146.706167                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1430.039449                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1235.263051                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1191.806305                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1297.787635                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data            792.379880                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1202.345899                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data            804.909622                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009140                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000260                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.093033                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000258                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.154235                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000238                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.090622                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000215                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.091358                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000278                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.089968                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000196                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.050268                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000235                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.091376                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000218                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.050254                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.034995                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.043641                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.037697                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.036371                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.039605                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.024182                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.036693                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.024564                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999901                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        41610                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        57036                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        40449                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        40327                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        42070                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        28595                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        40338                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        28737                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  319172                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           104365                       # number of Writeback hits
system.l2.Writeback_hits::total                104365                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          215                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1035                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        41766                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        57114                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        40522                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        40399                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        42226                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        28810                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        40411                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        28949                       # number of demand (read+write) hits
system.l2.demand_hits::total                   320207                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        41766                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        57114                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        40522                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        40399                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        42226                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        28810                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        40411                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        28949                       # number of overall hits
system.l2.overall_hits::total                  320207                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14343                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        23633                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14782                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        14829                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        13889                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         7940                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        14824                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         7868                       # number of ReadReq misses
system.l2.ReadReq_misses::total                112393                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   8                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14348                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        23633                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14782                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        14829                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        13892                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         7940                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        14824                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         7868                       # number of demand (read+write) misses
system.l2.demand_misses::total                 112401                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14348                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        23633                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14782                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        14829                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        13892                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         7940                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        14824                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         7868                       # number of overall misses
system.l2.overall_misses::total                112401                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5869538                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2376278745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5890449                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3854495303                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5082805                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2408581871                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5159045                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2422608687                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5408460                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2294427207                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5060411                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1311717100                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5100289                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2413744183                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5615164                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1300298687                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     18425337944                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       835340                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       536317                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1371657                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5869538                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2377114085                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5890449                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3854495303                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5082805                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2408581871                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5159045                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2422608687                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5408460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2294963524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5060411                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1311717100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5100289                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2413744183                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5615164                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1300298687                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18426709601                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5869538                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2377114085                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5890449                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3854495303                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5082805                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2408581871                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5159045                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2422608687                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5408460                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2294963524                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5060411                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1311717100                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5100289                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2413744183                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5615164                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1300298687                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18426709601                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        55953                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        80669                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        55231                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        55156                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        55959                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        36535                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        55162                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        36605                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              431565                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       104365                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            104365                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           73                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           72                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           73                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1043                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        56114                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        80747                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        55304                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        55228                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        56118                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        36750                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        55235                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        36817                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               432608                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        56114                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        80747                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        55304                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        55228                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        56118                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        36750                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        55235                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        36817                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              432608                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.256340                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.292963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.267640                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.268856                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.248200                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.944444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.217326                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.268736                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.214943                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.260431                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.031056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.018868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.007670                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.255694                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.292680                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.267286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.268505                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.247550                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.944444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.216054                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.268381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.213706                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.259822                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.255694                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.292680                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.267286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.268505                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.247550                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.944444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.216054                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.268381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.213706                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.259822                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 154461.526316                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165675.154779                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151037.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163098.011382                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 149494.264706                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 162940.188811                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 151736.617647                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 163369.659923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst       150235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165197.437325                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 148835.617647                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 165203.664987                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150008.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 162826.779749                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 155976.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 165264.195094                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163936.703745                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       167068                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 178772.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 171457.125000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 154461.526316                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165675.640159                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151037.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163098.011382                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 149494.264706                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 162940.188811                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 151736.617647                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 163369.659923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst       150235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165200.368845                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 148835.617647                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 165203.664987                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150008.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 162826.779749                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 155976.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 165264.195094                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163937.239001                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 154461.526316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165675.640159                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151037.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163098.011382                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 149494.264706                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 162940.188811                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 151736.617647                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 163369.659923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst       150235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165200.368845                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 148835.617647                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 165203.664987                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150008.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 162826.779749                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 155976.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 165264.195094                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163937.239001                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                36302                       # number of writebacks
system.l2.writebacks::total                     36302                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14343                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        23633                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14782                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        14829                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        13889                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         7940                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        14824                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         7868                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           112393                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              8                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        23633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        14829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        13892                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         7940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        14824                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         7868                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            112401                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        23633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        14829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        13892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         7940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        14824                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         7868                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           112401                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3654643                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1540690381                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3616782                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2478331291                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3102352                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1547244272                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3178308                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1558539410                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3310884                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1485384554                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3085278                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    849261110                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3119225                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1550027233                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3525808                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    842075709                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11878147240                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       543781                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       361662                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       905443                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3654643                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1541234162                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3616782                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2478331291                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3102352                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1547244272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3178308                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1558539410                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3310884                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1485746216                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3085278                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    849261110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3119225                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1550027233                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3525808                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    842075709                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11879052683                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3654643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1541234162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3616782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2478331291                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3102352                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1547244272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3178308                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1558539410                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3310884                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1485746216                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3085278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    849261110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3119225                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1550027233                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3525808                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    842075709                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11879052683                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256340                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.292963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.267640                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.268856                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.248200                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.217326                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.268736                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.214943                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.260431                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.031056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.007670                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.255694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.292680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.267286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.268505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.247550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.216054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.268381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.213706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.259822                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.255694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.292680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.267286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.268505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.247550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.216054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.268381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.213706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.259822                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96174.815789                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107417.582166                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        92738                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104867.401134                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91245.647059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 104670.834258                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93479.647059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 105100.776182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst        91969                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 106946.832313                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90743.470588                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 106959.837531                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 91741.911765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 104562.009781                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 97939.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 107025.382435                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105684.048295                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 108756.200000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       120554                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113180.375000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96174.815789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107418.048648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        92738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 104867.401134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91245.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 104670.834258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93479.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 105100.776182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst        91969                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 106949.770803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90743.470588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 106959.837531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 91741.911765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 104562.009781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 97939.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 107025.382435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105684.581836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96174.815789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107418.048648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        92738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 104867.401134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91245.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 104670.834258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93479.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 105100.776182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst        91969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 106949.770803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90743.470588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 106959.837531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 91741.911765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 104562.009781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 97939.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 107025.382435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105684.581836                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               518.857418                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012170911                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1942746.470250                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.857418                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059066                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.831502                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12162819                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12162819                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12162819                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12162819                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12162819                       # number of overall hits
system.cpu0.icache.overall_hits::total       12162819                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7803749                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7803749                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7803749                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7803749                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7803749                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7803749                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12162867                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12162867                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12162867                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12162867                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12162867                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12162867                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 162578.104167                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 162578.104167                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 162578.104167                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 162578.104167                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 162578.104167                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 162578.104167                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6388496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6388496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6388496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6388496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6388496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6388496                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163807.589744                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163807.589744                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163807.589744                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163807.589744                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163807.589744                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163807.589744                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56114                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172649737                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56370                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3062.794696                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.853642                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.146358                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913491                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086509                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8569979                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8569979                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7261078                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7261078                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17711                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17711                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16709                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16709                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15831057                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15831057                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15831057                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15831057                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191676                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191676                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3802                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3802                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       195478                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        195478                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       195478                       # number of overall misses
system.cpu0.dcache.overall_misses::total       195478                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23023417512                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23023417512                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    477247812                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    477247812                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23500665324                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23500665324                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23500665324                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23500665324                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8761655                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8761655                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16709                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16709                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16026535                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16026535                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16026535                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16026535                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021877                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021877                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000523                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000523                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012197                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012197                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012197                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012197                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 120116.329180                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 120116.329180                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 125525.463440                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 125525.463440                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 120221.535539                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 120221.535539                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 120221.535539                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 120221.535539                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21591                       # number of writebacks
system.cpu0.dcache.writebacks::total            21591                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135723                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135723                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3641                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3641                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       139364                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       139364                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       139364                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       139364                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        55953                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        55953                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          161                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56114                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56114                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56114                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56114                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5275281369                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5275281369                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     11122554                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11122554                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5286403923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5286403923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5286403923                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5286403923                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003501                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003501                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003501                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003501                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94280.581363                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94280.581363                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 69084.186335                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69084.186335                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94208.288894                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94208.288894                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94208.288894                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94208.288894                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               579.215133                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1041603743                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1786627.346484                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.178905                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.036228                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061184                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.867045                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.928229                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12020962                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12020962                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12020962                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12020962                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12020962                       # number of overall hits
system.cpu1.icache.overall_hits::total       12020962                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8070553                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8070553                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8070553                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8070553                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8070553                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8070553                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12021014                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12021014                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12021014                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12021014                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12021014                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12021014                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 155202.942308                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 155202.942308                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 155202.942308                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 155202.942308                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 155202.942308                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 155202.942308                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6404497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6404497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6404497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6404497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6404497                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6404497                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160112.425000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160112.425000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160112.425000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160112.425000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160112.425000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160112.425000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 80747                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               450411226                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 81003                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5560.426478                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.908219                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.091781                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.437141                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.562859                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     31565040                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       31565040                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     17285060                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17285060                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8448                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8448                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8434                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8434                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     48850100                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        48850100                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     48850100                       # number of overall hits
system.cpu1.dcache.overall_hits::total       48850100                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       282970                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       282970                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          259                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       283229                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        283229                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       283229                       # number of overall misses
system.cpu1.dcache.overall_misses::total       283229                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  31049330842                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  31049330842                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     22622607                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     22622607                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  31071953449                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  31071953449                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  31071953449                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  31071953449                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     31848010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     31848010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     17285319                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     17285319                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     49133329                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     49133329                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     49133329                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     49133329                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008885                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008885                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005764                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005764                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005764                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005764                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 109726.581765                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109726.581765                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87345.972973                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87345.972973                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109706.115719                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109706.115719                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109706.115719                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109706.115719                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22098                       # number of writebacks
system.cpu1.dcache.writebacks::total            22098                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       202301                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       202301                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          181                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       202482                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       202482                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       202482                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       202482                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        80669                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        80669                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           78                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        80747                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80747                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        80747                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80747                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8021297547                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8021297547                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5473928                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5473928                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8026771475                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8026771475                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8026771475                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8026771475                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001643                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001643                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001643                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001643                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 99434.696686                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99434.696686                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 70178.564103                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70178.564103                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 99406.435843                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99406.435843                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 99406.435843                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99406.435843                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               558.025741                       # Cycle average of tags in use
system.cpu2.icache.total_refs               931020593                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1656620.272242                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    32.797944                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.227796                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.052561                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841711                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.894272                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12323410                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12323410                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12323410                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12323410                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12323410                       # number of overall hits
system.cpu2.icache.overall_hits::total       12323410                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           46                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           46                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           46                       # number of overall misses
system.cpu2.icache.overall_misses::total           46                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6983217                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6983217                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6983217                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6983217                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6983217                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6983217                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12323456                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12323456                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12323456                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12323456                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12323456                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12323456                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 151809.065217                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 151809.065217                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 151809.065217                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 151809.065217                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 151809.065217                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 151809.065217                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5513279                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5513279                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5513279                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5513279                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5513279                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5513279                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157522.257143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157522.257143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157522.257143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157522.257143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157522.257143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157522.257143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 55304                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               224674934                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 55560                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4043.825306                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   203.210431                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    52.789569                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.793791                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.206209                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18096773                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18096773                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3492176                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3492176                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8238                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8238                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8193                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8193                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     21588949                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21588949                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     21588949                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21588949                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       187100                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       187100                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          359                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          359                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       187459                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        187459                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       187459                       # number of overall misses
system.cpu2.dcache.overall_misses::total       187459                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19828511660                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19828511660                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     31757863                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     31757863                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19860269523                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19860269523                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19860269523                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19860269523                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18283873                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18283873                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3492535                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3492535                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8193                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8193                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21776408                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21776408                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21776408                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21776408                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010233                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010233                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000103                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008608                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008608                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008608                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008608                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 105978.148904                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105978.148904                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 88462.013928                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 88462.013928                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 105944.604009                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105944.604009                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 105944.604009                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105944.604009                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7227                       # number of writebacks
system.cpu2.dcache.writebacks::total             7227                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       131869                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       131869                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          286                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          286                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       132155                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       132155                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       132155                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       132155                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        55231                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        55231                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           73                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        55304                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        55304                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        55304                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        55304                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5226970526                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5226970526                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4875817                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4875817                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5231846343                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5231846343                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5231846343                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5231846343                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002540                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002540                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002540                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002540                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94638.346689                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94638.346689                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66792.013699                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66792.013699                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94601.590174                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94601.590174                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94601.590174                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94601.590174                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               558.549291                       # Cycle average of tags in use
system.cpu3.icache.total_refs               931019196                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1656617.786477                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    33.441750                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.107541                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.053593                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841518                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.895111                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12322013                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12322013                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12322013                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12322013                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12322013                       # number of overall hits
system.cpu3.icache.overall_hits::total       12322013                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           46                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           46                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           46                       # number of overall misses
system.cpu3.icache.overall_misses::total           46                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6959143                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6959143                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6959143                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6959143                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6959143                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6959143                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12322059                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12322059                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12322059                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12322059                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12322059                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12322059                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 151285.717391                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 151285.717391                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 151285.717391                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 151285.717391                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 151285.717391                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 151285.717391                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5593926                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5593926                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5593926                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5593926                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5593926                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5593926                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 159826.457143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 159826.457143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 159826.457143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 159826.457143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 159826.457143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 159826.457143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 55228                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               224675442                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 55484                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4049.373549                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   202.870464                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    53.129536                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.792463                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.207537                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     18097255                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       18097255                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3492184                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3492184                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8254                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8254                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8195                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8195                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     21589439                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21589439                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     21589439                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21589439                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       187044                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       187044                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          351                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          351                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       187395                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        187395                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       187395                       # number of overall misses
system.cpu3.dcache.overall_misses::total       187395                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  19880799444                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  19880799444                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     31149634                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     31149634                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  19911949078                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  19911949078                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  19911949078                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  19911949078                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     18284299                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18284299                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3492535                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3492535                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8195                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8195                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     21776834                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21776834                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     21776834                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21776834                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010230                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010230                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000101                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000101                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008605                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008605                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008605                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008605                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 106289.426253                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106289.426253                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 88745.396011                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 88745.396011                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 106256.565426                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106256.565426                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 106256.565426                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106256.565426                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7349                       # number of writebacks
system.cpu3.dcache.writebacks::total             7349                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       131888                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       131888                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          279                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          279                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       132167                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       132167                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       132167                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       132167                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        55156                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        55156                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           72                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        55228                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55228                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        55228                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55228                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5235806548                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5235806548                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4857759                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4857759                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5240664307                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5240664307                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5240664307                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5240664307                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003017                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003017                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002536                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002536                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002536                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002536                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94927.234535                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 94927.234535                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 67468.875000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67468.875000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 94891.437441                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94891.437441                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 94891.437441                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94891.437441                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               516.928774                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1012175966                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1950242.709056                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.928774                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055976                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.828411                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12167874                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12167874                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12167874                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12167874                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12167874                       # number of overall hits
system.cpu4.icache.overall_hits::total       12167874                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7130858                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7130858                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7130858                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7130858                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7130858                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7130858                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12167919                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12167919                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12167919                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12167919                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12167919                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12167919                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 158463.511111                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 158463.511111                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 158463.511111                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 158463.511111                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 158463.511111                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 158463.511111                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5839904                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5839904                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5839904                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5839904                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5839904                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5839904                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 157835.243243                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 157835.243243                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 157835.243243                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 157835.243243                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 157835.243243                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 157835.243243                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 56118                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               172669033                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 56374                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3062.919662                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.810179                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.189821                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.913321                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.086679                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8585758                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8585758                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7264603                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7264603                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17695                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17695                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16717                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16717                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15850361                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15850361                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15850361                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15850361                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       191917                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       191917                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         3815                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3815                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       195732                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        195732                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       195732                       # number of overall misses
system.cpu4.dcache.overall_misses::total       195732                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  22969351900                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  22969351900                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    481347612                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    481347612                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  23450699512                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  23450699512                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  23450699512                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  23450699512                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8777675                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8777675                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7268418                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7268418                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16717                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16717                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16046093                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16046093                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16046093                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16046093                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021864                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021864                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000525                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000525                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012198                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012198                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012198                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012198                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 119683.779446                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 119683.779446                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 126172.375360                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 126172.375360                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 119810.248258                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 119810.248258                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 119810.248258                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 119810.248258                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        22574                       # number of writebacks
system.cpu4.dcache.writebacks::total            22574                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       135958                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       135958                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         3656                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         3656                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       139614                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       139614                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       139614                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       139614                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        55959                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        55959                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          159                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        56118                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        56118                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        56118                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        56118                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5219629160                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5219629160                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10780975                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10780975                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5230410135                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5230410135                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5230410135                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5230410135                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006375                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006375                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003497                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003497                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003497                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003497                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93275.954896                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 93275.954896                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 67804.874214                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67804.874214                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 93203.787288                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 93203.787288                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 93203.787288                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 93203.787288                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               490.633012                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1014210292                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2065601.409369                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    35.633012                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.057104                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.786271                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12421334                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12421334                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12421334                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12421334                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12421334                       # number of overall hits
system.cpu5.icache.overall_hits::total       12421334                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           45                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           45                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           45                       # number of overall misses
system.cpu5.icache.overall_misses::total           45                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7310772                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7310772                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7310772                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7310772                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7310772                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7310772                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12421379                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12421379                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12421379                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12421379                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12421379                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12421379                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 162461.600000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 162461.600000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 162461.600000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 162461.600000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 162461.600000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 162461.600000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5975286                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5975286                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5975286                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5975286                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5975286                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5975286                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 165980.166667                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 165980.166667                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 165980.166667                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 165980.166667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 165980.166667                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 165980.166667                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 36750                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               164337404                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 37006                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4440.831325                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.469178                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.530822                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.911989                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.088011                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9903776                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9903776                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7359266                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7359266                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19502                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19502                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        17902                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        17902                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17263042                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17263042                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     17263042                       # number of overall hits
system.cpu5.dcache.overall_hits::total       17263042                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        94342                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        94342                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2205                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2205                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        96547                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         96547                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        96547                       # number of overall misses
system.cpu5.dcache.overall_misses::total        96547                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   9344540888                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   9344540888                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    142670863                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    142670863                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   9487211751                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   9487211751                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   9487211751                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   9487211751                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9998118                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9998118                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7361471                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7361471                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        17902                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        17902                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     17359589                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     17359589                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     17359589                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     17359589                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009436                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009436                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000300                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000300                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005562                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005562                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005562                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005562                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 99049.637362                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 99049.637362                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 64703.339229                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 64703.339229                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 98265.215398                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 98265.215398                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 98265.215398                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 98265.215398                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets        72780                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets        14556                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8119                       # number of writebacks
system.cpu5.dcache.writebacks::total             8119                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        57807                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        57807                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         1990                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1990                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        59797                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        59797                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        59797                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        59797                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        36535                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        36535                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          215                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          215                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        36750                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        36750                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        36750                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        36750                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   3269668413                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3269668413                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     15985743                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     15985743                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   3285654156                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3285654156                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   3285654156                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3285654156                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002117                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002117                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 89494.140222                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 89494.140222                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 74352.293023                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 74352.293023                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 89405.555265                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 89405.555265                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 89405.555265                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 89405.555265                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               558.264053                       # Cycle average of tags in use
system.cpu6.icache.total_refs               931021010                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1656621.014235                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    33.113262                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.150791                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.053066                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841588                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.894654                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12323827                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12323827                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12323827                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12323827                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12323827                       # number of overall hits
system.cpu6.icache.overall_hits::total       12323827                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7235671                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7235671                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7235671                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7235671                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7235671                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7235671                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12323875                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12323875                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12323875                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12323875                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12323875                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12323875                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 150743.145833                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 150743.145833                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 150743.145833                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 150743.145833                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 150743.145833                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 150743.145833                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5509114                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5509114                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5509114                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5509114                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5509114                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5509114                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 157403.257143                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 157403.257143                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 157403.257143                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 157403.257143                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 157403.257143                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 157403.257143                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 55235                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               224674700                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 55491                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4048.849363                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   202.024053                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    53.975947                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.789156                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.210844                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     18096524                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       18096524                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      3492174                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       3492174                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8253                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8253                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8195                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8195                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     21588698                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        21588698                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     21588698                       # number of overall hits
system.cpu6.dcache.overall_hits::total       21588698                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       187113                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       187113                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          359                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          359                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       187472                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        187472                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       187472                       # number of overall misses
system.cpu6.dcache.overall_misses::total       187472                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  19867864800                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  19867864800                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     31220555                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     31220555                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  19899085355                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  19899085355                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  19899085355                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  19899085355                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     18283637                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     18283637                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      3492533                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      3492533                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8195                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8195                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     21776170                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     21776170                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     21776170                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     21776170                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010234                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010234                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000103                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008609                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008609                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008609                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008609                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 106181.103397                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 106181.103397                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 86965.334262                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 86965.334262                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 106144.306110                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 106144.306110                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 106144.306110                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 106144.306110                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         7330                       # number of writebacks
system.cpu6.dcache.writebacks::total             7330                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       131951                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       131951                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          286                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          286                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       132237                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       132237                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       132237                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       132237                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        55162                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        55162                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           73                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        55235                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        55235                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        55235                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        55235                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5227113197                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5227113197                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      4830649                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      4830649                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5231943846                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5231943846                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5231943846                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5231943846                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003017                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003017                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002536                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002536                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002536                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002536                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94759.312516                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 94759.312516                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66173.273973                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66173.273973                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 94721.532470                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 94721.532470                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 94721.532470                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 94721.532470                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               492.499464                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1014211095                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2057223.316430                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.499464                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.060095                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.789262                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12422137                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12422137                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12422137                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12422137                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12422137                       # number of overall hits
system.cpu7.icache.overall_hits::total       12422137                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           46                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           46                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           46                       # number of overall misses
system.cpu7.icache.overall_misses::total           46                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7909841                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7909841                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7909841                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7909841                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7909841                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7909841                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12422183                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12422183                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12422183                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12422183                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12422183                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12422183                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 171953.065217                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 171953.065217                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 171953.065217                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 171953.065217                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 171953.065217                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 171953.065217                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6599560                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6599560                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6599560                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6599560                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6599560                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6599560                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 173672.631579                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 173672.631579                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 173672.631579                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 173672.631579                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 173672.631579                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 173672.631579                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 36817                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               164343318                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 37073                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4432.965177                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.467795                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.532205                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.911984                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.088016                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9907222                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9907222                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7362077                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7362077                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19153                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19153                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17908                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17908                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17269299                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17269299                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17269299                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17269299                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        94615                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        94615                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         2154                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2154                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        96769                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         96769                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        96769                       # number of overall misses
system.cpu7.dcache.overall_misses::total        96769                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   9357289637                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   9357289637                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    141441343                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    141441343                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   9498730980                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   9498730980                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   9498730980                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   9498730980                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     10001837                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     10001837                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7364231                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7364231                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17908                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17908                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     17366068                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     17366068                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     17366068                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     17366068                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009460                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009460                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000292                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000292                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005572                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005572                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005572                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005572                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 98898.585182                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 98898.585182                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 65664.504643                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 65664.504643                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 98158.821317                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 98158.821317                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 98158.821317                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 98158.821317                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets        29362                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets  9787.333333                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8077                       # number of writebacks
system.cpu7.dcache.writebacks::total             8077                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        58010                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        58010                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         1942                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         1942                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        59952                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        59952                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        59952                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        59952                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        36605                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        36605                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          212                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          212                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        36817                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        36817                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        36817                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        36817                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3265992819                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3265992819                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     15877073                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     15877073                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3281869892                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3281869892                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3281869892                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3281869892                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002120                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002120                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89222.587597                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89222.587597                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 74891.853774                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 74891.853774                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89140.068229                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89140.068229                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89140.068229                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89140.068229                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
