Classic Timing Analyzer report for OXPAHA
Thu May 05 14:47:58 2016
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                     ; To                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.682 ns                                       ; sw3                                                                                                      ; reg:inst|lpm_ff:lpm_ff_component|dffs[1]                                        ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 16.073 ns                                      ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3]                          ; ok                                                                              ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 3.579 ns                                       ; clr1_down                                                                                                ; inst26                                                                          ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg4 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                          ;                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8F256C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                     ; To                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg1 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg2 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg3 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg4 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg1 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg2 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg3 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg4 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg1 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg2 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg3 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg4 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg1 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg2 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg3 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg4 ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; 297.71 MHz ( period = 3.359 ns )               ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]                          ; clk        ; clk      ; None                        ; None                      ; 2.947 ns                ;
; N/A   ; 304.69 MHz ( period = 3.282 ns )               ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]                          ; clk        ; clk      ; None                        ; None                      ; 2.870 ns                ;
; N/A   ; 312.79 MHz ( period = 3.197 ns )               ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[2]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]                          ; clk        ; clk      ; None                        ; None                      ; 2.785 ns                ;
; N/A   ; 316.36 MHz ( period = 3.161 ns )               ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[3]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]                          ; clk        ; clk      ; None                        ; None                      ; 2.749 ns                ;
; N/A   ; 320.00 MHz ( period = 3.125 ns )               ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14]                          ; clk        ; clk      ; None                        ; None                      ; 2.861 ns                ;
; N/A   ; 328.08 MHz ( period = 3.048 ns )               ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14]                          ; clk        ; clk      ; None                        ; None                      ; 2.784 ns                ;
; N/A   ; 329.06 MHz ( period = 3.039 ns )               ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[13]                          ; clk        ; clk      ; None                        ; None                      ; 2.775 ns                ;
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[4]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]                          ; clk        ; clk      ; None                        ; None                      ; 2.614 ns                ;
; N/A   ; 334.45 MHz ( period = 2.990 ns )               ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[5]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]                          ; clk        ; clk      ; None                        ; None                      ; 2.578 ns                ;
; N/A   ; 337.50 MHz ( period = 2.963 ns )               ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[2]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14]                          ; clk        ; clk      ; None                        ; None                      ; 2.699 ns                ;
; N/A   ; 337.61 MHz ( period = 2.962 ns )               ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[13]                          ; clk        ; clk      ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 338.64 MHz ( period = 2.953 ns )               ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[12]                          ; clk        ; clk      ; None                        ; None                      ; 2.689 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[3]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14]                          ; clk        ; clk      ; None                        ; None                      ; 2.663 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]                          ; clk        ; clk      ; None                        ; None                      ; 2.492 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[2]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[13]                          ; clk        ; clk      ; None                        ; None                      ; 2.613 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[12]                          ; clk        ; clk      ; None                        ; None                      ; 2.612 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[11]                          ; clk        ; clk      ; None                        ; None                      ; 2.603 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[3]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[13]                          ; clk        ; clk      ; None                        ; None                      ; 2.577 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[4]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14]                          ; clk        ; clk      ; None                        ; None                      ; 2.528 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[2]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[12]                          ; clk        ; clk      ; None                        ; None                      ; 2.527 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[11]                          ; clk        ; clk      ; None                        ; None                      ; 2.526 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[10]                          ; clk        ; clk      ; None                        ; None                      ; 2.517 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[7]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]                          ; clk        ; clk      ; None                        ; None                      ; 2.362 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[5]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14]                          ; clk        ; clk      ; None                        ; None                      ; 2.492 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[3]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[12]                          ; clk        ; clk      ; None                        ; None                      ; 2.491 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[4]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[13]                          ; clk        ; clk      ; None                        ; None                      ; 2.442 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[2]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[11]                          ; clk        ; clk      ; None                        ; None                      ; 2.441 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[10]                          ; clk        ; clk      ; None                        ; None                      ; 2.440 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[9]                           ; clk        ; clk      ; None                        ; None                      ; 2.431 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14]                          ; clk        ; clk      ; None                        ; None                      ; 2.406 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[5]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[13]                          ; clk        ; clk      ; None                        ; None                      ; 2.406 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[3]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[11]                          ; clk        ; clk      ; None                        ; None                      ; 2.405 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[8]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]                          ; clk        ; clk      ; None                        ; None                      ; 2.215 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[4]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[12]                          ; clk        ; clk      ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[2]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[10]                          ; clk        ; clk      ; None                        ; None                      ; 2.355 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[9]                           ; clk        ; clk      ; None                        ; None                      ; 2.354 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[8]                           ; clk        ; clk      ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[13]                          ; clk        ; clk      ; None                        ; None                      ; 2.320 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[5]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[12]                          ; clk        ; clk      ; None                        ; None                      ; 2.320 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[3]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[10]                          ; clk        ; clk      ; None                        ; None                      ; 2.319 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[7]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14]                          ; clk        ; clk      ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[4]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[11]                          ; clk        ; clk      ; None                        ; None                      ; 2.270 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[2]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[9]                           ; clk        ; clk      ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[8]                           ; clk        ; clk      ; None                        ; None                      ; 2.268 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[12]                          ; clk        ; clk      ; None                        ; None                      ; 2.234 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[5]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[11]                          ; clk        ; clk      ; None                        ; None                      ; 2.234 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[3]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[9]                           ; clk        ; clk      ; None                        ; None                      ; 2.233 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[9]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]                          ; clk        ; clk      ; None                        ; None                      ; 2.079 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[10]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]                          ; clk        ; clk      ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[7]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[13]                          ; clk        ; clk      ; None                        ; None                      ; 2.190 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[4]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[10]                          ; clk        ; clk      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[2]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[8]                           ; clk        ; clk      ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[7]                           ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[11]                          ; clk        ; clk      ; None                        ; None                      ; 2.148 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[5]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[10]                          ; clk        ; clk      ; None                        ; None                      ; 2.148 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[3]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[8]                           ; clk        ; clk      ; None                        ; None                      ; 2.147 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[8]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14]                          ; clk        ; clk      ; None                        ; None                      ; 2.129 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[7]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[12]                          ; clk        ; clk      ; None                        ; None                      ; 2.104 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[4]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[9]                           ; clk        ; clk      ; None                        ; None                      ; 2.098 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[7]                           ; clk        ; clk      ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6]                           ; clk        ; clk      ; None                        ; None                      ; 2.069 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[10]                          ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[5]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[9]                           ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[11]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]                          ; clk        ; clk      ; None                        ; None                      ; 1.908 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[8]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[13]                          ; clk        ; clk      ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[12]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]                          ; clk        ; clk      ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[7]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[11]                          ; clk        ; clk      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[4]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[8]                           ; clk        ; clk      ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[9]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14]                          ; clk        ; clk      ; None                        ; None                      ; 1.993 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[2]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[7]                           ; clk        ; clk      ; None                        ; None                      ; 1.993 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6]                           ; clk        ; clk      ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[5]                           ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[9]                           ; clk        ; clk      ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[5]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[8]                           ; clk        ; clk      ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[10]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14]                          ; clk        ; clk      ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[8]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[12]                          ; clk        ; clk      ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[3]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[7]                           ; clk        ; clk      ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[7]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[10]                          ; clk        ; clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[0]                            ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[4]                            ; clk        ; clk      ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[9]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[13]                          ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[2]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6]                           ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[5]                           ; clk        ; clk      ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[4]                           ; clk        ; clk      ; None                        ; None                      ; 1.897 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[8]                           ; clk        ; clk      ; None                        ; None                      ; 1.890 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[13]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]                          ; clk        ; clk      ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[1]                            ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[4]                            ; clk        ; clk      ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[10]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[13]                          ; clk        ; clk      ; None                        ; None                      ; 1.871 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[8]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[11]                          ; clk        ; clk      ; None                        ; None                      ; 1.871 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[3]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6]                           ; clk        ; clk      ; None                        ; None                      ; 1.871 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[7]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[9]                           ; clk        ; clk      ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[0]                            ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[11]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14]                          ; clk        ; clk      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[4]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[7]                           ; clk        ; clk      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[9]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[12]                          ; clk        ; clk      ; None                        ; None                      ; 1.821 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[2]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[5]                           ; clk        ; clk      ; None                        ; None                      ; 1.821 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[4]                           ; clk        ; clk      ; None                        ; None                      ; 1.820 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[3]                           ; clk        ; clk      ; None                        ; None                      ; 1.811 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]                          ; clk        ; clk      ; None                        ; None                      ; 1.650 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[1]                            ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[12]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14]                          ; clk        ; clk      ; None                        ; None                      ; 1.786 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[5]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[7]                           ; clk        ; clk      ; None                        ; None                      ; 1.786 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[10]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[12]                          ; clk        ; clk      ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[8]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[10]                          ; clk        ; clk      ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[3]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[5]                           ; clk        ; clk      ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[7]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[8]                           ; clk        ; clk      ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[0]                            ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[2]                            ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[4]                            ; clk        ; clk      ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[11]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[13]                          ; clk        ; clk      ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[4]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6]                           ; clk        ; clk      ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[9]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[11]                          ; clk        ; clk      ; None                        ; None                      ; 1.735 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[2]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[4]                           ; clk        ; clk      ; None                        ; None                      ; 1.735 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[3]                           ; clk        ; clk      ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[2]                           ; clk        ; clk      ; None                        ; None                      ; 1.725 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[1]                            ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[3]                            ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[4]                            ; clk        ; clk      ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[12]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[13]                          ; clk        ; clk      ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[7]                           ; clk        ; clk      ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[5]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6]                           ; clk        ; clk      ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[10]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[11]                          ; clk        ; clk      ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[8]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[9]                           ; clk        ; clk      ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[3]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[4]                           ; clk        ; clk      ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[0]                            ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[1]                            ; clk        ; clk      ; None                        ; None                      ; 1.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[2]                            ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[13]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14]                          ; clk        ; clk      ; None                        ; None                      ; 1.650 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[11]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[12]                          ; clk        ; clk      ; None                        ; None                      ; 1.650 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[4]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[5]                           ; clk        ; clk      ; None                        ; None                      ; 1.650 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[9]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[10]                          ; clk        ; clk      ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[2]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[3]                           ; clk        ; clk      ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[2]                           ; clk        ; clk      ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                           ; clk        ; clk      ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[0]                            ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.455 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[1]                            ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[1]                            ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[3]                            ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[12]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[12]                          ; clk        ; clk      ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[6]                           ; clk        ; clk      ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[5]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[5]                           ; clk        ; clk      ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[10]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[10]                          ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[8]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[8]                           ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[3]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[3]                           ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[0]                            ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[0]                            ; clk        ; clk      ; None                        ; None                      ; 1.175 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[2]                            ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.174 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[14]                          ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[13]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[13]                          ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[11]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[11]                          ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[7]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[7]                           ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[4]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[4]                           ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[9]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[9]                           ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[2]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[2]                           ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                           ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                           ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                           ; clk        ; clk      ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[2]                            ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.087 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[3]                            ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.087 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[4]                            ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.087 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[1]                            ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.072 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]                          ; qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]                          ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[4]                            ; cnt:inst2|lpm_counter:lpm_counter_component|cntr_r2i:auto_generated|safe_q[4]                            ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst26                                                                                                   ; inst26                                                                                                   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; tsu                                                                                                 ;
+-------+--------------+------------+-----------+------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                       ; To Clock ;
+-------+--------------+------------+-----------+------------------------------------------+----------+
; N/A   ; None         ; 2.682 ns   ; sw3       ; reg:inst|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A   ; None         ; 2.584 ns   ; sw1       ; reg:inst|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A   ; None         ; 2.394 ns   ; sw4       ; reg:inst|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
; N/A   ; None         ; 2.085 ns   ; sw2       ; reg:inst|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A   ; None         ; -3.313 ns  ; clr1_down ; inst26                                   ; clk      ;
+-------+--------------+------------+-----------+------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                   ;
+-------+--------------+------------+---------------------------------------------------------------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                                                                            ; To ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------+----+------------+
; N/A   ; None         ; 16.073 ns  ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3] ; ok ; clk        ;
; N/A   ; None         ; 15.871 ns  ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0] ; ok ; clk        ;
; N/A   ; None         ; 15.467 ns  ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[1] ; ok ; clk        ;
; N/A   ; None         ; 15.359 ns  ; rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[2] ; ok ; clk        ;
; N/A   ; None         ; 13.924 ns  ; reg:inst|lpm_ff:lpm_ff_component|dffs[1]                                        ; ok ; clk        ;
; N/A   ; None         ; 13.686 ns  ; reg:inst|lpm_ff:lpm_ff_component|dffs[0]                                        ; ok ; clk        ;
; N/A   ; None         ; 13.264 ns  ; reg:inst|lpm_ff:lpm_ff_component|dffs[3]                                        ; ok ; clk        ;
; N/A   ; None         ; 12.703 ns  ; reg:inst|lpm_ff:lpm_ff_component|dffs[2]                                        ; ok ; clk        ;
+-------+--------------+------------+---------------------------------------------------------------------------------+----+------------+


+-----------------------------------------------------------------------------------------------------------+
; th                                                                                                        ;
+---------------+-------------+-----------+-----------+------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                       ; To Clock ;
+---------------+-------------+-----------+-----------+------------------------------------------+----------+
; N/A           ; None        ; 3.579 ns  ; clr1_down ; inst26                                   ; clk      ;
; N/A           ; None        ; -1.819 ns ; sw2       ; reg:inst|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A           ; None        ; -2.128 ns ; sw4       ; reg:inst|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
; N/A           ; None        ; -2.318 ns ; sw1       ; reg:inst|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A           ; None        ; -2.416 ns ; sw3       ; reg:inst|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
+---------------+-------------+-----------+-----------+------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu May 05 14:47:56 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off OXPAHA -c OXPAHA --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]" as buffer
Info: Clock "clk" Internal fmax is restricted to 180.05 MHz between source memory "rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0" and destination memory "rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0]"
    Info: fmax restricted to Clock High delay (2.777 ns) plus Clock Low delay (2.777 ns) : restricted to 5.554 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 3.641 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y14; Fanout = 4; MEM Node = 'rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0'
            Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = M4K_X27_Y14; Fanout = 1; MEM Node = 'rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0]'
            Info: Total cell delay = 3.641 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.020 ns
            Info: + Shortest clock path from clock "clk" to destination memory is 5.721 ns
                Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.911 ns; Loc. = LCFF_X3_Y9_N31; Fanout = 2; REG Node = 'qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]'
                Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 4.064 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl'
                Info: 4: + IC(0.842 ns) + CELL(0.815 ns) = 5.721 ns; Loc. = M4K_X27_Y14; Fanout = 1; MEM Node = 'rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[0]'
                Info: Total cell delay = 2.865 ns ( 50.08 % )
                Info: Total interconnect delay = 2.856 ns ( 49.92 % )
            Info: - Longest clock path from clock "clk" to source memory is 5.741 ns
                Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.911 ns; Loc. = LCFF_X3_Y9_N31; Fanout = 2; REG Node = 'qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]'
                Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 4.064 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl'
                Info: 4: + IC(0.842 ns) + CELL(0.835 ns) = 5.741 ns; Loc. = M4K_X27_Y14; Fanout = 4; MEM Node = 'rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|ram_block1a0~porta_address_reg0'
                Info: Total cell delay = 2.885 ns ( 50.25 % )
                Info: Total interconnect delay = 2.856 ns ( 49.75 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: tsu for register "reg:inst|lpm_ff:lpm_ff_component|dffs[1]" (data pin = "sw3", clock pin = "clk") is 2.682 ns
    Info: + Longest pin to register delay is 8.309 ns
        Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_K7; Fanout = 1; PIN Node = 'sw3'
        Info: 2: + IC(7.071 ns) + CELL(0.206 ns) = 8.201 ns; Loc. = LCCOMB_X18_Y9_N0; Fanout = 1; COMB Node = 'reg:inst|lpm_ff:lpm_ff_component|dffs[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.309 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 1; REG Node = 'reg:inst|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 1.238 ns ( 14.90 % )
        Info: Total interconnect delay = 7.071 ns ( 85.10 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 5.587 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.911 ns; Loc. = LCFF_X3_Y9_N31; Fanout = 2; REG Node = 'qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]'
        Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 4.064 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl'
        Info: 4: + IC(0.857 ns) + CELL(0.666 ns) = 5.587 ns; Loc. = LCFF_X18_Y9_N1; Fanout = 1; REG Node = 'reg:inst|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 2.716 ns ( 48.61 % )
        Info: Total interconnect delay = 2.871 ns ( 51.39 % )
Info: tco from clock "clk" to destination pin "ok" through memory "rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3]" is 16.073 ns
    Info: + Longest clock path from clock "clk" to source memory is 5.721 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.911 ns; Loc. = LCFF_X3_Y9_N31; Fanout = 2; REG Node = 'qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]'
        Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 4.064 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl'
        Info: 4: + IC(0.842 ns) + CELL(0.815 ns) = 5.721 ns; Loc. = M4K_X27_Y14; Fanout = 1; MEM Node = 'rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3]'
        Info: Total cell delay = 2.865 ns ( 50.08 % )
        Info: Total interconnect delay = 2.856 ns ( 49.92 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 10.092 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X27_Y14; Fanout = 1; MEM Node = 'rom:inst3|altsyncram:altsyncram_component|altsyncram_h171:auto_generated|q_a[3]'
        Info: 2: + IC(2.353 ns) + CELL(0.650 ns) = 3.112 ns; Loc. = LCCOMB_X18_Y9_N2; Fanout = 1; COMB Node = 'cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37'
        Info: 3: + IC(0.355 ns) + CELL(0.206 ns) = 3.673 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]'
        Info: 4: + IC(3.233 ns) + CELL(3.186 ns) = 10.092 ns; Loc. = PIN_F6; Fanout = 0; PIN Node = 'ok'
        Info: Total cell delay = 4.151 ns ( 41.13 % )
        Info: Total interconnect delay = 5.941 ns ( 58.87 % )
Info: th for register "inst26" (data pin = "clr1_down", clock pin = "clk") is 3.579 ns
    Info: + Longest clock path from clock "clk" to destination register is 5.609 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.911 ns; Loc. = LCFF_X3_Y9_N31; Fanout = 2; REG Node = 'qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]'
        Info: 3: + IC(1.153 ns) + CELL(0.000 ns) = 4.064 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'qwer:inst7|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[15]~clkctrl'
        Info: 4: + IC(0.879 ns) + CELL(0.666 ns) = 5.609 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 2; REG Node = 'inst26'
        Info: Total cell delay = 2.716 ns ( 48.42 % )
        Info: Total interconnect delay = 2.893 ns ( 51.58 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.336 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_J16; Fanout = 1; PIN Node = 'clr1_down'
        Info: 2: + IC(0.942 ns) + CELL(0.206 ns) = 2.228 ns; Loc. = LCCOMB_X31_Y10_N24; Fanout = 1; COMB Node = 'inst26~6'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.336 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 2; REG Node = 'inst26'
        Info: Total cell delay = 1.394 ns ( 59.67 % )
        Info: Total interconnect delay = 0.942 ns ( 40.33 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 153 megabytes
    Info: Processing ended: Thu May 05 14:47:59 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


