xmverilog(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xmverilog	22.03-s003: Started on May 29, 2023 at 16:01:56 CST
ncverilog
	tb.sv
	+access+r
xmverilog: *W,NCEXDEP: Executable (ncverilog) is deprecated. Use (xmverilog) instead.
file: tb.sv
	module worklib.B_matrix_times_vector_genED_M_100_400_V_100:sv
		errors: 0, warnings: 0
	module worklib.matrix_times_vector_genED_M_100_400_V_100:sv
		errors: 0, warnings: 0
	module worklib.vector_add_vector_genED_M_100_400_V_100:sv
		errors: 0, warnings: 0
	module worklib.vmvmb:sv
		errors: 0, warnings: 0
	module worklib.tb:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.vector_add_vector_genED_M_100_400_V_100:sv <0x57da4531>
			streams: 400, words: 156306
		worklib.B_matrix_times_vector_genED_M_100_400_V_100:sv <0x74ee332c>
			streams: 400, words: 2704291
		worklib.matrix_times_vector_genED_M_100_400_V_100:sv <0x627a070e>
			streams: 400, words: 2693488
		worklib.vmvmb:sv <0x10c4e994>
			streams:  10, words: 11199
		worklib.tb:sv <0x41713fed>
			streams:   8, words: 140453
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                Instances  Unique
		Modules:                5       5
		Registers:             24      24
		Vectored wires:      1216       -
		Initial blocks:         2       2
		Cont. assignments:   1200    1200
		Pseudo assignments:    16      16
	Writing initial simulation snapshot: worklib.tb:sv
Loading snapshot worklib.tb:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_xcelium171.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> run
FSDB Dumper for Xcelium, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The simulator version is newer than the FSDB Writer version which  *
*  may cause abnormal behavior, please contact Cadence support for    *
*  assistance.                                                        *
***********************************************************************
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'tb_6data.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
EOF
Simulation complete via $finish(1) at time 30 NS + 0
./tb.sv:225     #10$finish;
xcelium> exit
TOOL:	xmverilog	22.03-s003: Exiting on May 29, 2023 at 16:02:37 CST  (total: 00:00:41)
