INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/Tproclocal/Tproclocal.srcs/sources_1/ip/asymmetric_fifo/sim/asymmetric_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asymmetric_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/custom_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_fifo
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_out' is not allowed [C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/custom_fifo.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/feature_laod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feature_load
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/i_feature_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_feature_fetch
INFO: [VRFC 10-311] analyzing module i_weight_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/instr_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/instruction_analysis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/scratchpad_feature_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scratchpad_feature_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/scratchpad_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scratchpad_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol instr_mem_wr_enable, assumed default net type wire [C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/top.v:80]
INFO: [VRFC 10-2458] undeclared symbol i_mem_empty, assumed default net type wire [C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/top.v:106]
INFO: [VRFC 10-2458] undeclared symbol i_mem_full, assumed default net type wire [C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/top.v:107]
WARNING: [VRFC 10-2938] 'i_mem_empty' is already implicitly declared on line 106 [C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/top.v:113]
WARNING: [VRFC 10-2938] 'i_mem_full' is already implicitly declared on line 107 [C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/top.v:114]
INFO: [VRFC 10-2458] undeclared symbol fetch_done_wire, assumed default net type wire [C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/top.v:122]
WARNING: [VRFC 10-2938] 'fetch_done_wire' is already implicitly declared on line 122 [C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/top.v:152]
INFO: [VRFC 10-2458] undeclared symbol feature_mem_wr_addr, assumed default net type wire [C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/top.v:208]
INFO: [VRFC 10-2458] undeclared symbol feature_mem_wr_data, assumed default net type wire [C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/top.v:209]
INFO: [VRFC 10-2458] undeclared symbol feature_mem_enable, assumed default net type wire [C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/top.v:210]
INFO: [VRFC 10-2458] undeclared symbol mem_select, assumed default net type wire [C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/top.v:211]
WARNING: [VRFC 10-2938] 'feature_mem_enable' is already implicitly declared on line 210 [C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/top.v:229]
WARNING: [VRFC 10-2938] 'feature_mem_wr_addr' is already implicitly declared on line 208 [C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/top.v:230]
WARNING: [VRFC 10-2938] 'mem_select' is already implicitly declared on line 211 [C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/top.v:231]
WARNING: [VRFC 10-2938] 'feature_mem_wr_data' is already implicitly declared on line 209 [C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/top.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/top_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/src/true_dpram_sclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module true_dpram_sclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User2/Desktop/VivadoProjects/TDLA-i7server/Tproc/sim/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
