$date
	Tue Dec 16 11:40:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Demux8to1_TB $end
$var wire 1 ! Y7 $end
$var wire 1 " Y6 $end
$var wire 1 # Y5 $end
$var wire 1 $ Y4 $end
$var wire 1 % Y3 $end
$var wire 1 & Y2 $end
$var wire 1 ' Y1 $end
$var wire 1 ( Y0 $end
$var reg 1 ) I $end
$var reg 1 * S0 $end
$var reg 1 + S1 $end
$var reg 1 , S2 $end
$scope module DEMUX $end
$var wire 1 ) I $end
$var wire 1 * S0 $end
$var wire 1 + S1 $end
$var wire 1 , S2 $end
$var wire 1 ( Y0 $end
$var wire 1 ' Y1 $end
$var wire 1 & Y2 $end
$var wire 1 % Y3 $end
$var wire 1 $ Y4 $end
$var wire 1 # Y5 $end
$var wire 1 " Y6 $end
$var wire 1 ! Y7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#10
0(
1'
1,
#20
1&
0'
0,
1+
#30
0&
1%
1,
#40
1$
0%
0,
0+
1*
#50
0$
1#
1,
#60
1"
0#
0,
1+
#70
0"
1!
1,
#80
