arch                                  	circuit        	script_params                           	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                         	vpr_compiled       	hostname             	rundir                                                                                                                                                                                                                                       	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
k6_frac_N10_frac_chain_mem32K_40nm.xml	multiclock.blif	common_--timing_report_detail_netlist   	0.27                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	2      	5     	0           	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_timing_report_detail/run002/k6_frac_N10_frac_chain_mem32K_40nm.xml/multiclock.blif/common_--timing_report_detail_netlist   	17808      	5                 	3                  	11                 	14                   	2                 	9                   	10                    	4           	4            	16               	clb                      	auto       	0.01     	16                   	0.02      	0.00             	0.545         	-3.13055            	-0.545              	0.545                                                        	1.1932e-05                       	5.362e-06            	0.00169392                      	0.000840347         	20            	26               	8                                     	107788                	107788               	10441.3                          	652.579                             	0.01                     	0.00217836                               	0.00120268                   	20                         	1                                	7                          	7                                 	130                        	81                       	0.721454           	0.545                                             	-3.67021 	-0.721454	0       	0       	13752.8                     	859.551                        	0.00                	0.000233334                         	0.000191734             
k6_frac_N10_frac_chain_mem32K_40nm.xml	multiclock.blif	common_--timing_report_detail_aggregated	0.25                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	2      	5     	0           	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_timing_report_detail/run002/k6_frac_N10_frac_chain_mem32K_40nm.xml/multiclock.blif/common_--timing_report_detail_aggregated	17808      	5                 	3                  	11                 	14                   	2                 	9                   	10                    	4           	4            	16               	clb                      	auto       	0.01     	16                   	0.02      	0.00             	0.545         	-3.13055            	-0.545              	0.545                                                        	1.2225e-05                       	5.614e-06            	0.00167347                      	0.000843545         	20            	26               	8                                     	107788                	107788               	10441.3                          	652.579                             	0.01                     	0.00211785                               	0.00117693                   	20                         	1                                	7                          	7                                 	130                        	81                       	0.721454           	0.545                                             	-3.67021 	-0.721454	0       	0       	13752.8                     	859.551                        	0.00                	0.000232106                         	0.000190811             
k6_frac_N10_frac_chain_mem32K_40nm.xml	multiclock.blif	common_--timing_report_detail_detailed  	0.26                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	2      	5     	0           	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_timing_report_detail/run002/k6_frac_N10_frac_chain_mem32K_40nm.xml/multiclock.blif/common_--timing_report_detail_detailed  	17812      	5                 	3                  	11                 	14                   	2                 	9                   	10                    	4           	4            	16               	clb                      	auto       	0.01     	16                   	0.02      	0.00             	0.545         	-3.13055            	-0.545              	0.545                                                        	1.7077e-05                       	9.588e-06            	0.00182889                      	0.000941747         	20            	26               	8                                     	107788                	107788               	10441.3                          	652.579                             	0.01                     	0.002329                                 	0.00131819                   	20                         	1                                	7                          	7                                 	130                        	81                       	0.721454           	0.545                                             	-3.67021 	-0.721454	0       	0       	13752.8                     	859.551                        	0.00                	0.000288775                         	0.000234838             
