/home/pconst/Desktop/sol-1/systemverilog/sol1_core/ide.sv {1 {vlog -work work -O0 -vopt -sv -stats=none /home/pconst/Desktop/sol-1/systemverilog/sol1_core/ide.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module ide
-- Importing package pa_testbench

Top level modules:
	ide

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/cpu_top.sv {1 {vlog -work work -O0 -vopt -sv -stats=none /home/pconst/Desktop/sol-1/systemverilog/sol1_core/cpu_top.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module cpu_top
-- Importing package pa_cpu

Top level modules:
	cpu_top

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/alu.sv {1 {vlog -work work -O0 -vopt -sv -stats=none /home/pconst/Desktop/sol-1/systemverilog/sol1_core/alu.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module alu

Top level modules:
	alu

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/microcode_sequencer.sv {1 {vlog -work work -O0 -vopt -sv -stats=none /home/pconst/Desktop/sol-1/systemverilog/sol1_core/microcode_sequencer.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module microcode_sequencer
-- Importing package pa_microcode
-- Importing package pa_cpu

Top level modules:
	microcode_sequencer

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/uart.sv {1 {vlog -work work -O0 -vopt -sv -stats=none /home/pconst/Desktop/sol-1/systemverilog/sol1_core/uart.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module uart
-- Importing package pa_testbench

Top level modules:
	uart

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/pa_testbench.sv {1 {vlog -work work -O0 -vopt -sv -stats=none /home/pconst/Desktop/sol-1/systemverilog/sol1_core/pa_testbench.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package pa_testbench

Top level modules:
	--none--

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/pa_cpu.sv {1 {vlog -work work -O0 -vopt -sv -stats=none /home/pconst/Desktop/sol-1/systemverilog/sol1_core/pa_cpu.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package pa_cpu

Top level modules:
	--none--

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/clock.sv {1 {vlog -work work -O0 -vopt -sv -stats=none /home/pconst/Desktop/sol-1/systemverilog/sol1_core/clock.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module clock

Top level modules:
	clock

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/sol1_top.sv {1 {vlog -work work -O0 -vopt -sv -stats=none /home/pconst/Desktop/sol-1/systemverilog/sol1_core/sol1_top.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module sol1_top
-- Importing package pa_testbench

Top level modules:
	sol1_top

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/pa_microcode.sv {1 {vlog -work work -O0 -vopt -sv -stats=none /home/pconst/Desktop/sol-1/systemverilog/sol1_core/pa_microcode.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling package pa_microcode

Top level modules:
	--none--

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/memory.sv {1 {vlog -work work -O0 -vopt -sv -stats=none /home/pconst/Desktop/sol-1/systemverilog/sol1_core/memory.sv
Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
-- Compiling module memory

Top level modules:
	memory

} {} {}}
