<map id="include/llvm/CodeGen/SelectionDAGTargetInfo.h" name="include/llvm/CodeGen/SelectionDAGTargetInfo.h">
<area shape="rect" id="node1" title=" " alt="" coords="4310,5,4486,47"/>
<area shape="rect" id="node2" href="$DAGCombiner_8cpp.html" title=" " alt="" coords="1702,95,1881,136"/>
<area shape="rect" id="node3" href="$SelectionDAG_8cpp.html" title=" " alt="" coords="1905,95,2083,136"/>
<area shape="rect" id="node4" href="$SelectionDAGBuilder_8cpp.html" title=" " alt="" coords="2107,95,2286,136"/>
<area shape="rect" id="node5" href="$SelectionDAGTargetInfo_8cpp.html" title=" " alt="" coords="2311,95,2501,136"/>
<area shape="rect" id="node6" href="$AArch64SelectionDAGInfo_8h.html" title=" " alt="" coords="2525,95,2716,136"/>
<area shape="rect" id="node8" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="3003,102,3241,129"/>
<area shape="rect" id="node31" href="$R600Subtarget_8h.html" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="2740,102,2979,129"/>
<area shape="rect" id="node32" href="$ARCSubtarget_8h.html" title=" " alt="" coords="3265,102,3469,129"/>
<area shape="rect" id="node33" href="$ARMSelectionDAGInfo_8h.html" title=" " alt="" coords="3494,95,3691,136"/>
<area shape="rect" id="node34" href="$AVRSelectionDAGInfo_8h.html" title=" " alt="" coords="3716,95,3907,136"/>
<area shape="rect" id="node35" href="$BPFSelectionDAGInfo_8h.html" title=" " alt="" coords="3982,95,4169,136"/>
<area shape="rect" id="node36" href="$BPFSubtarget_8h.html" title=" " alt="" coords="5936,191,6135,218"/>
<area shape="rect" id="node37" href="$HexagonSelectionDAGInfo_8h.html" title=" " alt="" coords="4193,95,4384,136"/>
<area shape="rect" id="node38" href="$LanaiSelectionDAGInfo_8h.html" title=" " alt="" coords="4408,95,4607,136"/>
<area shape="rect" id="node39" href="$MipsSubtarget_8h.html" title=" " alt="" coords="4631,102,4837,129"/>
<area shape="rect" id="node40" href="$MSP430Subtarget_8h.html" title=" " alt="" coords="4861,95,5044,136"/>
<area shape="rect" id="node41" href="$NVPTXSubtarget_8h.html" title=" " alt="" coords="5068,102,5307,129"/>
<area shape="rect" id="node42" href="$PPCSubtarget_8h.html" title=" " alt="" coords="5331,95,5465,136"/>
<area shape="rect" id="node43" href="$RISCVSubtarget_8h.html" title=" " alt="" coords="5541,102,5769,129"/>
<area shape="rect" id="node44" href="$RISCVTargetMachine_8h.html" title=" " alt="" coords="6159,184,6357,225"/>
<area shape="rect" id="node45" href="$SparcSubtarget_8h.html" title=" " alt="" coords="5793,102,6011,129"/>
<area shape="rect" id="node46" href="$SystemZSelectionDAGInfo_8h.html" title=" " alt="" coords="6035,95,6227,136"/>
<area shape="rect" id="node47" href="$VESubtarget_8h.html" title=" " alt="" coords="6251,102,6435,129"/>
<area shape="rect" id="node48" href="$WebAssemblySelectionDAGInfo_8h.html" title="This file defines the WebAssembly subclass for SelectionDAGTargetInfo." alt="" coords="6459,95,6683,136"/>
<area shape="rect" id="node49" href="$X86SelectionDAGInfo_8h.html" title=" " alt="" coords="6708,95,6891,136"/>
<area shape="rect" id="node50" href="$XCoreSelectionDAGInfo_8h.html" title=" " alt="" coords="6915,95,7124,136"/>
<area shape="rect" id="node7" href="$AArch64Subtarget_8h.html" title=" " alt="" coords="5,184,148,225"/>
<area shape="rect" id="node9" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="1918,184,2169,225"/>
<area shape="rect" id="node10" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="2193,184,2419,225"/>
<area shape="rect" id="node11" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="2443,184,2681,225"/>
<area shape="rect" id="node12" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="2705,184,2987,225"/>
<area shape="rect" id="node13" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="431,184,653,225"/>
<area shape="rect" id="node14" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="3011,184,3233,225"/>
<area shape="rect" id="node15" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="3258,184,3474,225"/>
<area shape="rect" id="node16" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="3499,184,3732,225"/>
<area shape="rect" id="node17" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="3757,184,4005,225"/>
<area shape="rect" id="node18" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="4029,191,4333,218"/>
<area shape="rect" id="node19" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="4357,184,4583,225"/>
<area shape="rect" id="node20" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="4607,184,4855,225"/>
<area shape="rect" id="node21" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="4880,184,5103,225"/>
<area shape="rect" id="node22" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="5127,184,5373,225"/>
<area shape="rect" id="node23" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="173,184,407,225"/>
<area shape="rect" id="node24" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="5398,191,5673,218"/>
<area shape="rect" id="node25" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="5697,184,5912,225"/>
<area shape="rect" id="node26" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="677,191,956,218"/>
<area shape="rect" id="node27" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts." alt="" coords="981,184,1175,225"/>
<area shape="rect" id="node28" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="1199,184,1394,225"/>
<area shape="rect" id="node29" href="$SIAddIMGInit_8cpp.html" title="Any MIMG instructions that use tfe or lwe require an initialization of the result register that will ..." alt="" coords="1419,191,1663,218"/>
<area shape="rect" id="node30" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="1687,184,1893,225"/>
</map>
