(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h4d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h8):(1'h0)] wire3;
  input wire [(4'ha):(1'h0)] wire2;
  input wire signed [(4'h8):(1'h0)] wire1;
  input wire [(4'ha):(1'h0)] wire0;
  wire signed [(3'h6):(1'h0)] wire13;
  wire signed [(4'h9):(1'h0)] wire12;
  wire [(2'h3):(1'h0)] wire11;
  wire [(2'h2):(1'h0)] wire10;
  wire signed [(4'ha):(1'h0)] wire9;
  wire [(3'h5):(1'h0)] wire8;
  wire [(4'hb):(1'h0)] wire7;
  wire [(2'h2):(1'h0)] wire6;
  wire [(4'h9):(1'h0)] wire5;
  reg signed [(4'hb):(1'h0)] reg14 = (1'h0);
  reg [(4'h8):(1'h0)] reg4 = (1'h0);
  assign y = {wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 reg14,
                 reg4,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= wire3;
    end
  assign wire5 = (reg4 ?
                     (~({wire2} ?
                         $unsigned(wire2) : $unsigned(wire3))) : (!(-reg4)));
  assign wire6 = reg4[(2'h3):(1'h0)];
  assign wire7 = ((-(reg4[(3'h5):(2'h2)] ^ $unsigned((8'ha5)))) || wire3[(4'h8):(2'h2)]);
  assign wire8 = (((8'ha2) | ($signed(wire0) ? (~&reg4) : $signed((8'had)))) ?
                     (8'hac) : {(8'ha6)});
  assign wire9 = wire5;
  assign wire10 = $signed($signed((&wire8)));
  assign wire11 = (((8'ha6) ?
                      $unsigned(wire6[(2'h2):(2'h2)]) : (wire10[(1'h1):(1'h0)] ?
                          $unsigned(wire0) : wire5[(2'h3):(2'h2)])) == reg4[(3'h5):(1'h0)]);
  assign wire12 = wire8;
  assign wire13 = (|$unsigned(($unsigned(wire0) ?
                      (wire6 ^ wire5) : $unsigned(wire10))));
  always
    @(posedge clk) begin
      reg14 <= (((!reg4) ?
              $signed($signed(wire8)) : (wire11[(1'h1):(1'h0)] >>> {wire8})) ?
          (({wire10} >= wire1[(3'h4):(2'h2)]) ?
              wire8 : $unsigned((wire7 <<< (8'ha8)))) : (({wire11} << {wire10}) ?
              (+reg4) : reg4));
    end
endmodule