v 20100214 1
B 300 0  3300 2300 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 2450 5 10 1 1 0 0 1 1
device=io_gpio_def
T 400 2650 8 10 1 1 0 0 1 1
refdes=U?
P 300 200 0 200 10 1 1 
{
T 400 200 5 10 1 1 0 1 1 1
pinnumber=wdata[7:0]
T 400 200 5 10 0 1 0 1 1 1
pinseq=1
}
P 300 400 0 400 10 1 1 
{
T 400 400 5 10 1 1 0 1 1 1
pinnumber=gpio_1_in[7:0]
T 400 400 5 10 0 1 0 1 1 1
pinseq=2
}
P 300 600 0 600 10 1 1 
{
T 400 600 5 10 1 1 0 1 1 1
pinnumber=gpio_0_in[7:0]
T 400 600 5 10 0 1 0 1 1 1
pinseq=3
}
P 300 800 0 800 10 1 1 
{
T 400 800 5 10 1 1 0 1 1 1
pinnumber=addr[3:0]
T 400 800 5 10 0 1 0 1 1 1
pinseq=4
}
P 300 1000 0 1000 4 0 1  
{
T 400 1000 5 10 1 1 0 1 1 1 
pinnumber=wr
T 400 1000 5 10 0 1 0 1 1 1 
pinseq=5
}
P 300 1200 0 1200 4 0 1  
{
T 400 1200 5 10 1 1 0 1 1 1 
pinnumber=reset
T 400 1200 5 10 0 1 0 1 1 1 
pinseq=6
}
P 300 1400 0 1400 4 0 1  
{
T 400 1400 5 10 1 1 0 1 1 1 
pinnumber=rd
T 400 1400 5 10 0 1 0 1 1 1 
pinseq=7
}
P 300 1600 0 1600 4 0 1  
{
T 400 1600 5 10 1 1 0 1 1 1 
pinnumber=enable
T 400 1600 5 10 0 1 0 1 1 1 
pinseq=8
}
P 300 1800 0 1800 4 0 1  
{
T 400 1800 5 10 1 1 0 1 1 1 
pinnumber=cs
T 400 1800 5 10 0 1 0 1 1 1 
pinseq=9
}
P 300 2000 0 2000 4 0 1  
{
T 400 2000 5 10 1 1 0 1 1 1 
pinnumber=clk
T 400 2000 5 10 0 1 0 1 1 1 
pinseq=10
}
P 3600 200 3900 200 10 1 1
{
T 3500 200 5  10 1 1 0 7 1 1 
pinnumber=rdata[7:0]
T 3500 200 5  10 0 1 0 7 1 1 
pinseq=11
}
P 3600 400 3900 400 10 1 1
{
T 3500 400 5  10 1 1 0 7 1 1 
pinnumber=gpio_1_out[7:0]
T 3500 400 5  10 0 1 0 7 1 1 
pinseq=12
}
P 3600 600 3900 600 10 1 1
{
T 3500 600 5  10 1 1 0 7 1 1 
pinnumber=gpio_1_oe[7:0]
T 3500 600 5  10 0 1 0 7 1 1 
pinseq=13
}
P 3600 800 3900 800 10 1 1
{
T 3500 800 5  10 1 1 0 7 1 1 
pinnumber=gpio_0_out[7:0]
T 3500 800 5  10 0 1 0 7 1 1 
pinseq=14
}
P 3600 1000 3900 1000 10 1 1
{
T 3500 1000 5  10 1 1 0 7 1 1 
pinnumber=gpio_0_oe[7:0]
T 3500 1000 5  10 0 1 0 7 1 1 
pinseq=15
}
