// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/21/2024 01:15:39"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Control_Motores (
	ADC_SCLK,
	inclk0,
	areset,
	ADC_DOUT,
	ADC_CS_N,
	ADC_DIN,
	VELD,
	VELI,
	MD0,
	llego,
	SEL,
	MI0,
	MD1,
	MI1,
	CLK10KHz);
output 	ADC_SCLK;
input 	inclk0;
input 	areset;
input 	ADC_DOUT;
output 	ADC_CS_N;
output 	ADC_DIN;
output 	VELD;
output 	VELI;
output 	MD0;
input 	llego;
input 	[1:0] SEL;
output 	MI0;
output 	MD1;
output 	MI1;
output 	CLK10KHz;

// Design Ports Information
// ADC_SCLK	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_CS_N	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DIN	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VELD	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VELI	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MD0	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MI0	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MD1	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MI1	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK10KHz	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// areset	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inclk0	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// llego	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEL[0]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEL[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DOUT	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst8|adc_mega_0|ADC_CTRL|counter[6]~23 ;
wire \inst8|adc_mega_0|ADC_CTRL|counter[7]~24_combout ;
wire \inst2|Add0~0_combout ;
wire \inst2|Add0~12_combout ;
wire \inst2|Add0~26_combout ;
wire \inst2|Add0~29 ;
wire \inst2|Add0~31 ;
wire \inst2|Add0~30_combout ;
wire \inst2|Add0~32_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|Selector1~1_combout ;
wire \inst10|LessThan0~2_combout ;
wire \inst9|LessThan0~3_combout ;
wire \inst10|LessThan0~3_combout ;
wire \inst|Selector0~0_combout ;
wire \inst|Selector0~1_combout ;
wire \inst|Selector0~2_combout ;
wire \inst|Selector4~0_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|Add1~0_combout ;
wire \inst8|adc_mega_0|CH1~3_combout ;
wire \inst8|adc_mega_0|CH1~5_combout ;
wire \inst8|adc_mega_0|CH1~8_combout ;
wire \inst8|adc_mega_0|CH1~9_combout ;
wire \inst8|adc_mega_0|CH1~10_combout ;
wire \inst8|adc_mega_0|CH1~11_combout ;
wire \inst8|adc_mega_0|CH0~1_combout ;
wire \inst8|adc_mega_0|CH0~8_combout ;
wire \inst8|adc_mega_0|CH0~9_combout ;
wire \inst8|adc_mega_0|CH0~10_combout ;
wire \inst8|adc_mega_0|CH0~11_combout ;
wire \inst2|LessThan0~2_combout ;
wire \inst2|LessThan0~6_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|Selector2~0_combout ;
wire \inst2|contador[15]~3_combout ;
wire \inst2|contador~10_combout ;
wire \inst2|contador~17_combout ;
wire \inst2|contador~20_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~9_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|sclk_counter~7_combout ;
wire \SEL[1]~input_o ;
wire \inst8|adc_mega_0|ADC_CTRL|reading0[8]~feeder_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|reading0[2]~feeder_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|reading0[4]~feeder_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|reading1[4]~feeder_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|reading1[6]~feeder_combout ;
wire \inclk0~input_o ;
wire \inst4|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst8|adc_mega_0|ADC_CTRL|counter[0]~10_combout ;
wire \~GND~combout ;
wire \areset~input_o ;
wire \inst8|adc_mega_0|ADC_CTRL|counter[3]~16_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout ;
wire \inst8|adc_mega_0|go~0_combout ;
wire \inst8|adc_mega_0|go~1_combout ;
wire \inst8|adc_mega_0|go~q ;
wire \inst8|adc_mega_0|ADC_CTRL|Selector2~1_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|currState.doneState~q ;
wire \inst8|adc_mega_0|ADC_CTRL|currState.resetState~feeder_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|currState.resetState~q ;
wire \inst8|adc_mega_0|ADC_CTRL|Selector0~0_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ;
wire \inst8|adc_mega_0|ADC_CTRL|sclk_counter~6_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|sclk_counter~2_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|sclk_counter[2]~3_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|sclk_counter~5_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|sclk_counter~4_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|always5~0_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|always5~1_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|Selector1~0_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|Selector1~2_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|currState.transState~q ;
wire \inst8|adc_mega_0|ADC_CTRL|nextState.pauseState~0_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q ;
wire \inst8|adc_mega_0|ADC_CTRL|counter[3]~26_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|counter[0]~11 ;
wire \inst8|adc_mega_0|ADC_CTRL|counter[1]~12_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|counter[1]~13 ;
wire \inst8|adc_mega_0|ADC_CTRL|counter[2]~14_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|counter[2]~15 ;
wire \inst8|adc_mega_0|ADC_CTRL|counter[3]~17 ;
wire \inst8|adc_mega_0|ADC_CTRL|counter[4]~18_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|counter[4]~19 ;
wire \inst8|adc_mega_0|ADC_CTRL|counter[5]~21 ;
wire \inst8|adc_mega_0|ADC_CTRL|counter[6]~22_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|counter[5]~20_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|cs_n~2_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|sclk~0_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|sclk~q ;
wire \inst8|adc_mega_0|ADC_CTRL|next_addr[0]~0_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|address~2_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|address[2]~1_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|Add2~0_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|address~0_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|LessThan0~0_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|address~3_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|Add2~1_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~12_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~10_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~11_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~8_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~3_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~4_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~7_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~6_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~5_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~2_combout ;
wire \inst4|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \llego~input_o ;
wire \inst8|adc_mega_0|CH1~6_combout ;
wire \ADC_DOUT~input_o ;
wire \inst8|adc_mega_0|ADC_CTRL|always7~0_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|Decoder0~0_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|Decoder0~1_combout ;
wire \inst8|adc_mega_0|CH1~7_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|shift_reg[2]~feeder_combout ;
wire \inst8|adc_mega_0|CH1~4_combout ;
wire \inst10|LessThan0~1_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|shift_reg[5]~feeder_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|shift_reg[6]~feeder_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|reading1[8]~feeder_combout ;
wire \inst8|adc_mega_0|CH1~0_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder_combout ;
wire \inst8|adc_mega_0|CH1~2_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|reading1[9]~feeder_combout ;
wire \inst8|adc_mega_0|CH1~1_combout ;
wire \inst10|LessThan0~0_combout ;
wire \inst|Selector1~0_combout ;
wire \SEL[0]~input_o ;
wire \inst|Equal1~0_combout ;
wire \inst|Selector5~0_combout ;
wire \inst|fstate.Gira_180~q ;
wire \inst8|adc_mega_0|ADC_CTRL|Decoder0~2_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|Decoder0~3_combout ;
wire \inst8|adc_mega_0|CH0~7_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|reading0[6]~feeder_combout ;
wire \inst8|adc_mega_0|CH0~2_combout ;
wire \inst8|adc_mega_0|CH0~0_combout ;
wire \inst9|LessThan0~2_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|reading0[10]~feeder_combout ;
wire \inst8|adc_mega_0|CH0~5_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|reading0[11]~feeder_combout ;
wire \inst8|adc_mega_0|CH0~6_combout ;
wire \inst8|adc_mega_0|CH0~4_combout ;
wire \inst9|LessThan0~1_combout ;
wire \inst8|adc_mega_0|ADC_CTRL|reading0[5]~feeder_combout ;
wire \inst8|adc_mega_0|CH0~3_combout ;
wire \inst9|LessThan0~0_combout ;
wire \inst9|LessThan0~4_combout ;
wire \inst|Selector4~1_combout ;
wire \inst|fstate.Gira_90_der~q ;
wire \inst2|Equal0~0_combout ;
wire \inst2|Add0~1 ;
wire \inst2|Add0~2_combout ;
wire \inst2|contador~19_combout ;
wire \inst2|contador[12]~21_combout ;
wire \inst2|Add0~3 ;
wire \inst2|Add0~4_combout ;
wire \inst2|contador~15_combout ;
wire \inst2|Add0~5 ;
wire \inst2|Add0~7 ;
wire \inst2|Add0~8_combout ;
wire \inst2|contador~16_combout ;
wire \inst2|Add0~9 ;
wire \inst2|Add0~10_combout ;
wire \inst2|contador~13_combout ;
wire \inst2|Add0~11 ;
wire \inst2|Add0~13 ;
wire \inst2|Add0~14_combout ;
wire \inst2|contador~9_combout ;
wire \inst2|Add0~15 ;
wire \inst2|Add0~16_combout ;
wire \inst2|contador~8_combout ;
wire \inst2|Add0~17 ;
wire \inst2|Add0~19 ;
wire \inst2|Add0~20_combout ;
wire \inst2|contador~6_combout ;
wire \inst2|Add0~21 ;
wire \inst2|Add0~23 ;
wire \inst2|Add0~24_combout ;
wire \inst2|contador~11_combout ;
wire \inst2|Add0~25 ;
wire \inst2|Add0~27 ;
wire \inst2|Add0~28_combout ;
wire \inst2|contador~5_combout ;
wire \inst2|Equal1~0_combout ;
wire \inst2|tiempo_limite[14]~1_combout ;
wire \inst2|tiempo_limite[14]~0_combout ;
wire \inst2|LessThan0~7_combout ;
wire \inst2|Add0~6_combout ;
wire \inst2|contador~14_combout ;
wire \inst2|LessThan0~4_combout ;
wire \inst2|LessThan0~5_combout ;
wire \inst2|Add0~22_combout ;
wire \inst2|contador~12_combout ;
wire \inst2|Add0~18_combout ;
wire \inst2|contador~7_combout ;
wire \inst2|LessThan0~1_combout ;
wire \inst2|LessThan0~3_combout ;
wire \inst2|LessThan0~8_combout ;
wire \inst2|LessThan0~9_combout ;
wire \inst2|contador[16]~18_combout ;
wire \inst2|contador[15]~4_combout ;
wire \inst2|LessThan0~0_combout ;
wire \inst2|contador[12]~2_combout ;
wire \inst2|fin_reg~0_combout ;
wire \inst2|fin_reg~q ;
wire \inst|Selector0~3_combout ;
wire \inst|fstate.Avanza~q ;
wire \inst|Selector3~0_combout ;
wire \inst|fstate.Gira_90_izq~q ;
wire \inst|Selector1~1_combout ;
wire \inst|fstate.Corrige_izq~q ;
wire \inst|WideOr8~combout ;
wire \inst|Selector2~0_combout ;
wire \inst|Selector2~1_combout ;
wire \inst|fstate.Corrige_der~q ;
wire \inst|Selector6~0_combout ;
wire \inst|Selector6~1_combout ;
wire \inst|fstate.Ganamos~q ;
wire \inst|WideOr7~combout ;
wire \inst|WideOr6~combout ;
wire \inst|WideOr7~0_combout ;
wire \inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire [10:0] \inst8|adc_mega_0|ADC_CTRL|shift_reg ;
wire [16:0] \inst2|tiempo_limite ;
wire [2:0] \inst8|adc_mega_0|ADC_CTRL|address ;
wire [7:0] \inst8|adc_mega_0|ADC_CTRL|counter ;
wire [11:0] \inst8|adc_mega_0|ADC_CTRL|reading0 ;
wire [4:0] \inst4|altpll_component|auto_generated|wire_pll1_clk ;
wire [16:0] \inst2|contador ;
wire [2:0] \inst8|adc_mega_0|ADC_CTRL|next_addr ;
wire [3:0] \inst8|adc_mega_0|ADC_CTRL|sclk_counter ;
wire [11:0] \inst8|adc_mega_0|ADC_CTRL|reading1 ;
wire [5:0] \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg ;
wire [11:0] \inst8|adc_mega_0|CH1 ;
wire [11:0] \inst8|adc_mega_0|CH0 ;

wire [4:0] \inst4|altpll_component|auto_generated|pll1_CLK_bus ;

assign \inst4|altpll_component|auto_generated|wire_pll1_clk [0] = \inst4|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst4|altpll_component|auto_generated|wire_pll1_clk [1] = \inst4|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst4|altpll_component|auto_generated|wire_pll1_clk [2] = \inst4|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst4|altpll_component|auto_generated|wire_pll1_clk [3] = \inst4|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst4|altpll_component|auto_generated|wire_pll1_clk [4] = \inst4|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: FF_X43_Y24_N31
dffeas \inst8|adc_mega_0|ADC_CTRL|counter[7] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|counter[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|adc_mega_0|ADC_CTRL|counter[3]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|counter[7] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N28
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|counter[6]~22 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|counter[6]~22_combout  = (\inst8|adc_mega_0|ADC_CTRL|counter [6] & ((GND) # (!\inst8|adc_mega_0|ADC_CTRL|counter[5]~21 ))) # (!\inst8|adc_mega_0|ADC_CTRL|counter [6] & (\inst8|adc_mega_0|ADC_CTRL|counter[5]~21  $ (GND)))
// \inst8|adc_mega_0|ADC_CTRL|counter[6]~23  = CARRY((\inst8|adc_mega_0|ADC_CTRL|counter [6]) # (!\inst8|adc_mega_0|ADC_CTRL|counter[5]~21 ))

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|adc_mega_0|ADC_CTRL|counter[5]~21 ),
	.combout(\inst8|adc_mega_0|ADC_CTRL|counter[6]~22_combout ),
	.cout(\inst8|adc_mega_0|ADC_CTRL|counter[6]~23 ));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|counter[6]~22 .lut_mask = 16'h3CCF;
defparam \inst8|adc_mega_0|ADC_CTRL|counter[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N30
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|counter[7]~24 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|counter[7]~24_combout  = \inst8|adc_mega_0|ADC_CTRL|counter [7] $ (!\inst8|adc_mega_0|ADC_CTRL|counter[6]~23 )

	.dataa(\inst8|adc_mega_0|ADC_CTRL|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst8|adc_mega_0|ADC_CTRL|counter[6]~23 ),
	.combout(\inst8|adc_mega_0|ADC_CTRL|counter[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|counter[7]~24 .lut_mask = 16'hA5A5;
defparam \inst8|adc_mega_0|ADC_CTRL|counter[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N16
cycloneive_lcell_comb \inst2|Add0~0 (
// Equation(s):
// \inst2|Add0~0_combout  = \inst2|contador [0] $ (VCC)
// \inst2|Add0~1  = CARRY(\inst2|contador [0])

	.dataa(\inst2|contador [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Add0~0_combout ),
	.cout(\inst2|Add0~1 ));
// synopsys translate_off
defparam \inst2|Add0~0 .lut_mask = 16'h55AA;
defparam \inst2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N28
cycloneive_lcell_comb \inst2|Add0~12 (
// Equation(s):
// \inst2|Add0~12_combout  = (\inst2|contador [6] & (\inst2|Add0~11  $ (GND))) # (!\inst2|contador [6] & (!\inst2|Add0~11  & VCC))
// \inst2|Add0~13  = CARRY((\inst2|contador [6] & !\inst2|Add0~11 ))

	.dataa(\inst2|contador [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~11 ),
	.combout(\inst2|Add0~12_combout ),
	.cout(\inst2|Add0~13 ));
// synopsys translate_off
defparam \inst2|Add0~12 .lut_mask = 16'hA50A;
defparam \inst2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N10
cycloneive_lcell_comb \inst2|Add0~26 (
// Equation(s):
// \inst2|Add0~26_combout  = (\inst2|contador [13] & (!\inst2|Add0~25 )) # (!\inst2|contador [13] & ((\inst2|Add0~25 ) # (GND)))
// \inst2|Add0~27  = CARRY((!\inst2|Add0~25 ) # (!\inst2|contador [13]))

	.dataa(\inst2|contador [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~25 ),
	.combout(\inst2|Add0~26_combout ),
	.cout(\inst2|Add0~27 ));
// synopsys translate_off
defparam \inst2|Add0~26 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N12
cycloneive_lcell_comb \inst2|Add0~28 (
// Equation(s):
// \inst2|Add0~28_combout  = (\inst2|contador [14] & (\inst2|Add0~27  $ (GND))) # (!\inst2|contador [14] & (!\inst2|Add0~27  & VCC))
// \inst2|Add0~29  = CARRY((\inst2|contador [14] & !\inst2|Add0~27 ))

	.dataa(gnd),
	.datab(\inst2|contador [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~27 ),
	.combout(\inst2|Add0~28_combout ),
	.cout(\inst2|Add0~29 ));
// synopsys translate_off
defparam \inst2|Add0~28 .lut_mask = 16'hC30C;
defparam \inst2|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N14
cycloneive_lcell_comb \inst2|Add0~30 (
// Equation(s):
// \inst2|Add0~30_combout  = (\inst2|contador [15] & (!\inst2|Add0~29 )) # (!\inst2|contador [15] & ((\inst2|Add0~29 ) # (GND)))
// \inst2|Add0~31  = CARRY((!\inst2|Add0~29 ) # (!\inst2|contador [15]))

	.dataa(gnd),
	.datab(\inst2|contador [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~29 ),
	.combout(\inst2|Add0~30_combout ),
	.cout(\inst2|Add0~31 ));
// synopsys translate_off
defparam \inst2|Add0~30 .lut_mask = 16'h3C3F;
defparam \inst2|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N16
cycloneive_lcell_comb \inst2|Add0~32 (
// Equation(s):
// \inst2|Add0~32_combout  = \inst2|contador [16] $ (!\inst2|Add0~31 )

	.dataa(gnd),
	.datab(\inst2|contador [16]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst2|Add0~31 ),
	.combout(\inst2|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Add0~32 .lut_mask = 16'hC3C3;
defparam \inst2|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N11
dffeas \inst8|adc_mega_0|ADC_CTRL|sclk_counter[3] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|sclk_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|sclk_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter[3] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N10
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|Selector1~1 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|Selector1~1_combout  = (\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q  & ((\inst8|adc_mega_0|ADC_CTRL|address [1]) # ((\inst8|adc_mega_0|ADC_CTRL|address [2]) # (\inst8|adc_mega_0|ADC_CTRL|address [0]))))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|address [1]),
	.datab(\inst8|adc_mega_0|ADC_CTRL|address [2]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|address [0]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|Selector1~1 .lut_mask = 16'hF0E0;
defparam \inst8|adc_mega_0|ADC_CTRL|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N23
dffeas \inst8|adc_mega_0|CH1[11] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1[11] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N11
dffeas \inst8|adc_mega_0|CH1[2] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1[2] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N9
dffeas \inst8|adc_mega_0|CH1[4] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1[4] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N11
dffeas \inst8|adc_mega_0|CH1[5] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1[5] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N13
dffeas \inst8|adc_mega_0|CH1[6] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1[6] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N7
dffeas \inst8|adc_mega_0|CH1[7] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|CH1~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1[7] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N6
cycloneive_lcell_comb \inst10|LessThan0~2 (
// Equation(s):
// \inst10|LessThan0~2_combout  = (\inst8|adc_mega_0|CH1 [5] & (\inst8|adc_mega_0|CH1 [4] & (\inst8|adc_mega_0|CH1 [7] & \inst8|adc_mega_0|CH1 [6])))

	.dataa(\inst8|adc_mega_0|CH1 [5]),
	.datab(\inst8|adc_mega_0|CH1 [4]),
	.datac(\inst8|adc_mega_0|CH1 [7]),
	.datad(\inst8|adc_mega_0|CH1 [6]),
	.cin(gnd),
	.combout(\inst10|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan0~2 .lut_mask = 16'h8000;
defparam \inst10|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N27
dffeas \inst8|adc_mega_0|CH0[7] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0[7] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N19
dffeas \inst8|adc_mega_0|CH0[1] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0[1] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N11
dffeas \inst8|adc_mega_0|CH0[2] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0[2] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N21
dffeas \inst8|adc_mega_0|CH0[3] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0[3] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y25_N15
dffeas \inst8|adc_mega_0|CH0[4] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0[4] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N8
cycloneive_lcell_comb \inst9|LessThan0~3 (
// Equation(s):
// \inst9|LessThan0~3_combout  = (\inst8|adc_mega_0|CH0 [2] & (\inst8|adc_mega_0|CH0 [4] & \inst8|adc_mega_0|CH0 [3]))

	.dataa(\inst8|adc_mega_0|CH0 [2]),
	.datab(gnd),
	.datac(\inst8|adc_mega_0|CH0 [4]),
	.datad(\inst8|adc_mega_0|CH0 [3]),
	.cin(gnd),
	.combout(\inst9|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan0~3 .lut_mask = 16'hA000;
defparam \inst9|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N10
cycloneive_lcell_comb \inst10|LessThan0~3 (
// Equation(s):
// \inst10|LessThan0~3_combout  = (\inst10|LessThan0~0_combout ) # ((\inst10|LessThan0~2_combout  & \inst10|LessThan0~1_combout ))

	.dataa(\inst10|LessThan0~2_combout ),
	.datab(gnd),
	.datac(\inst10|LessThan0~0_combout ),
	.datad(\inst10|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\inst10|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan0~3 .lut_mask = 16'hFAF0;
defparam \inst10|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N28
cycloneive_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = (\inst|fstate.Avanza~q ) # ((\inst10|LessThan0~3_combout  & ((\SEL[1]~input_o ) # (\SEL[0]~input_o ))))

	.dataa(\inst10|LessThan0~3_combout ),
	.datab(\inst|fstate.Avanza~q ),
	.datac(\SEL[1]~input_o ),
	.datad(\SEL[0]~input_o ),
	.cin(gnd),
	.combout(\inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~0 .lut_mask = 16'hEEEC;
defparam \inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N22
cycloneive_lcell_comb \inst|Selector0~1 (
// Equation(s):
// \inst|Selector0~1_combout  = (\inst9|LessThan0~4_combout  & (\inst10|LessThan0~3_combout  & ((\inst|fstate.Corrige_der~q ) # (!\inst|Selector0~0_combout )))) # (!\inst9|LessThan0~4_combout  & ((\inst10|LessThan0~3_combout  & ((!\inst|fstate.Corrige_der~q 
// ))) # (!\inst10|LessThan0~3_combout  & (\inst|Selector0~0_combout ))))

	.dataa(\inst9|LessThan0~4_combout ),
	.datab(\inst|Selector0~0_combout ),
	.datac(\inst|fstate.Corrige_der~q ),
	.datad(\inst10|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~1 .lut_mask = 16'hA744;
defparam \inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N24
cycloneive_lcell_comb \inst|Selector0~2 (
// Equation(s):
// \inst|Selector0~2_combout  = (\inst9|LessThan0~4_combout  & (!\inst|Selector0~1_combout  & !\inst|fstate.Corrige_izq~q )) # (!\inst9|LessThan0~4_combout  & (\inst|Selector0~1_combout ))

	.dataa(\inst9|LessThan0~4_combout ),
	.datab(gnd),
	.datac(\inst|Selector0~1_combout ),
	.datad(\inst|fstate.Corrige_izq~q ),
	.cin(gnd),
	.combout(\inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~2 .lut_mask = 16'h505A;
defparam \inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N30
cycloneive_lcell_comb \inst|Selector4~0 (
// Equation(s):
// \inst|Selector4~0_combout  = (!\SEL[0]~input_o  & (\inst|Selector1~0_combout  & (\SEL[1]~input_o  & !\llego~input_o )))

	.dataa(\SEL[0]~input_o ),
	.datab(\inst|Selector1~0_combout ),
	.datac(\SEL[1]~input_o ),
	.datad(\llego~input_o ),
	.cin(gnd),
	.combout(\inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~0 .lut_mask = 16'h0040;
defparam \inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N14
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|Add1~0 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|Add1~0_combout  = \inst8|adc_mega_0|ADC_CTRL|sclk_counter [3] $ (((\inst8|adc_mega_0|ADC_CTRL|sclk_counter [1] & (\inst8|adc_mega_0|ADC_CTRL|sclk_counter [0] & \inst8|adc_mega_0|ADC_CTRL|sclk_counter [2]))))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [3]),
	.datab(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [1]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [0]),
	.datad(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [2]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|Add1~0 .lut_mask = 16'h6AAA;
defparam \inst8|adc_mega_0|ADC_CTRL|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N15
dffeas \inst8|adc_mega_0|ADC_CTRL|reading1[11] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|ADC_CTRL|shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[11] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
cycloneive_lcell_comb \inst8|adc_mega_0|CH1~3 (
// Equation(s):
// \inst8|adc_mega_0|CH1~3_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading1 [11] & !\areset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|adc_mega_0|ADC_CTRL|reading1 [11]),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1~3 .lut_mask = 16'h00F0;
defparam \inst8|adc_mega_0|CH1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N3
dffeas \inst8|adc_mega_0|ADC_CTRL|reading1[2] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|ADC_CTRL|shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[2] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N10
cycloneive_lcell_comb \inst8|adc_mega_0|CH1~5 (
// Equation(s):
// \inst8|adc_mega_0|CH1~5_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading1 [2] & !\areset~input_o )

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|reading1 [2]),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1~5 .lut_mask = 16'h0C0C;
defparam \inst8|adc_mega_0|CH1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N13
dffeas \inst8|adc_mega_0|ADC_CTRL|reading1[0] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_DOUT~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[0] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N1
dffeas \inst8|adc_mega_0|ADC_CTRL|reading1[4] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|reading1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[4] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N8
cycloneive_lcell_comb \inst8|adc_mega_0|CH1~8 (
// Equation(s):
// \inst8|adc_mega_0|CH1~8_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading1 [4] & !\areset~input_o )

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|reading1 [4]),
	.datac(gnd),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1~8 .lut_mask = 16'h00CC;
defparam \inst8|adc_mega_0|CH1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N27
dffeas \inst8|adc_mega_0|ADC_CTRL|reading1[5] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|ADC_CTRL|shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[5] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N10
cycloneive_lcell_comb \inst8|adc_mega_0|CH1~9 (
// Equation(s):
// \inst8|adc_mega_0|CH1~9_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading1 [5] & !\areset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|adc_mega_0|ADC_CTRL|reading1 [5]),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1~9 .lut_mask = 16'h00F0;
defparam \inst8|adc_mega_0|CH1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N29
dffeas \inst8|adc_mega_0|ADC_CTRL|reading1[6] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|reading1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[6] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cycloneive_lcell_comb \inst8|adc_mega_0|CH1~10 (
// Equation(s):
// \inst8|adc_mega_0|CH1~10_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading1 [6] & !\areset~input_o )

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|reading1 [6]),
	.datac(gnd),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1~10 .lut_mask = 16'h00CC;
defparam \inst8|adc_mega_0|CH1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N31
dffeas \inst8|adc_mega_0|ADC_CTRL|reading1[7] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|ADC_CTRL|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[7] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N30
cycloneive_lcell_comb \inst8|adc_mega_0|CH1~11 (
// Equation(s):
// \inst8|adc_mega_0|CH1~11_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading1 [7] & !\areset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|adc_mega_0|ADC_CTRL|reading1 [7]),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH1~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1~11 .lut_mask = 16'h00F0;
defparam \inst8|adc_mega_0|CH1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N3
dffeas \inst8|adc_mega_0|ADC_CTRL|reading0[8] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|reading0[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[8] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y25_N1
dffeas \inst8|adc_mega_0|ADC_CTRL|reading0[7] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|ADC_CTRL|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[7] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N26
cycloneive_lcell_comb \inst8|adc_mega_0|CH0~1 (
// Equation(s):
// \inst8|adc_mega_0|CH0~1_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading0 [7] & !\areset~input_o )

	.dataa(\inst8|adc_mega_0|ADC_CTRL|reading0 [7]),
	.datab(gnd),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0~1 .lut_mask = 16'h0A0A;
defparam \inst8|adc_mega_0|CH0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N13
dffeas \inst8|adc_mega_0|ADC_CTRL|reading0[9] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|ADC_CTRL|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[9] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y25_N17
dffeas \inst8|adc_mega_0|ADC_CTRL|reading0[1] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|ADC_CTRL|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[1] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N18
cycloneive_lcell_comb \inst8|adc_mega_0|CH0~8 (
// Equation(s):
// \inst8|adc_mega_0|CH0~8_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading0 [1] & !\areset~input_o )

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|reading0 [1]),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0~8 .lut_mask = 16'h0C0C;
defparam \inst8|adc_mega_0|CH0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N27
dffeas \inst8|adc_mega_0|ADC_CTRL|reading0[2] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|reading0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[2] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N10
cycloneive_lcell_comb \inst8|adc_mega_0|CH0~9 (
// Equation(s):
// \inst8|adc_mega_0|CH0~9_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading0 [2] & !\areset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|adc_mega_0|ADC_CTRL|reading0 [2]),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0~9 .lut_mask = 16'h00F0;
defparam \inst8|adc_mega_0|CH0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N5
dffeas \inst8|adc_mega_0|ADC_CTRL|reading0[3] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|ADC_CTRL|shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[3] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N20
cycloneive_lcell_comb \inst8|adc_mega_0|CH0~10 (
// Equation(s):
// \inst8|adc_mega_0|CH0~10_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading0 [3] & !\areset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|adc_mega_0|ADC_CTRL|reading0 [3]),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0~10 .lut_mask = 16'h00F0;
defparam \inst8|adc_mega_0|CH0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N7
dffeas \inst8|adc_mega_0|ADC_CTRL|reading0[4] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|reading0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[4] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N14
cycloneive_lcell_comb \inst8|adc_mega_0|CH0~11 (
// Equation(s):
// \inst8|adc_mega_0|CH0~11_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading0 [4] & !\areset~input_o )

	.dataa(\inst8|adc_mega_0|ADC_CTRL|reading0 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0~11 .lut_mask = 16'h00AA;
defparam \inst8|adc_mega_0|CH0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N11
dffeas \inst2|tiempo_limite[10] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|tiempo_limite[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|tiempo_limite [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|tiempo_limite[10] .is_wysiwyg = "true";
defparam \inst2|tiempo_limite[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y18_N27
dffeas \inst2|contador[13] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|contador~10_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|contador[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|contador [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|contador[13] .is_wysiwyg = "true";
defparam \inst2|contador[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N26
cycloneive_lcell_comb \inst2|LessThan0~2 (
// Equation(s):
// \inst2|LessThan0~2_combout  = ((\inst2|tiempo_limite [10] & ((!\inst2|contador [7]) # (!\inst2|contador [10])))) # (!\inst2|contador [13])

	.dataa(\inst2|contador [13]),
	.datab(\inst2|contador [10]),
	.datac(\inst2|contador [7]),
	.datad(\inst2|tiempo_limite [10]),
	.cin(gnd),
	.combout(\inst2|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LessThan0~2 .lut_mask = 16'h7F55;
defparam \inst2|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N11
dffeas \inst2|contador[6] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|contador~17_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|contador[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|contador [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|contador[6] .is_wysiwyg = "true";
defparam \inst2|contador[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N10
cycloneive_lcell_comb \inst2|LessThan0~6 (
// Equation(s):
// \inst2|LessThan0~6_combout  = (!\inst2|contador [6] & ((\inst2|tiempo_limite [10] & (\inst2|contador [10] & \inst2|contador [7])) # (!\inst2|tiempo_limite [10] & (!\inst2|contador [10] & !\inst2|contador [7]))))

	.dataa(\inst2|tiempo_limite [10]),
	.datab(\inst2|contador [10]),
	.datac(\inst2|contador [7]),
	.datad(\inst2|contador [6]),
	.cin(gnd),
	.combout(\inst2|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LessThan0~6 .lut_mask = 16'h0081;
defparam \inst2|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N6
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|Selector2~0 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|Selector2~0_combout  = (!\inst8|adc_mega_0|ADC_CTRL|address [1] & (!\inst8|adc_mega_0|ADC_CTRL|address [2] & (\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q  & !\inst8|adc_mega_0|ADC_CTRL|address [0])))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|address [1]),
	.datab(\inst8|adc_mega_0|ADC_CTRL|address [2]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|address [0]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|Selector2~0 .lut_mask = 16'h0010;
defparam \inst8|adc_mega_0|ADC_CTRL|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N7
dffeas \inst2|contador[0] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|contador~20_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|contador[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|contador[0] .is_wysiwyg = "true";
defparam \inst2|contador[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N26
cycloneive_lcell_comb \inst2|contador[15]~3 (
// Equation(s):
// \inst2|contador[15]~3_combout  = (\inst2|Add0~30_combout  & ((\inst2|LessThan0~8_combout ) # ((\inst2|tiempo_limite [14] & !\inst2|contador [14]))))

	.dataa(\inst2|tiempo_limite [14]),
	.datab(\inst2|Add0~30_combout ),
	.datac(\inst2|LessThan0~8_combout ),
	.datad(\inst2|contador [14]),
	.cin(gnd),
	.combout(\inst2|contador[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador[15]~3 .lut_mask = 16'hC0C8;
defparam \inst2|contador[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N26
cycloneive_lcell_comb \inst2|contador~10 (
// Equation(s):
// \inst2|contador~10_combout  = (\inst2|contador[12]~2_combout  & (\inst2|Equal0~0_combout  & \inst2|Add0~26_combout ))

	.dataa(\inst2|contador[12]~2_combout ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(gnd),
	.datad(\inst2|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst2|contador~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador~10 .lut_mask = 16'h8800;
defparam \inst2|contador~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N10
cycloneive_lcell_comb \inst2|contador~17 (
// Equation(s):
// \inst2|contador~17_combout  = (\inst2|contador[12]~2_combout  & (\inst2|Equal0~0_combout  & \inst2|Add0~12_combout ))

	.dataa(\inst2|contador[12]~2_combout ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(gnd),
	.datad(\inst2|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst2|contador~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador~17 .lut_mask = 16'h8800;
defparam \inst2|contador~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N6
cycloneive_lcell_comb \inst2|contador~20 (
// Equation(s):
// \inst2|contador~20_combout  = (\inst2|contador[12]~2_combout  & (\inst2|Equal0~0_combout  & \inst2|Add0~0_combout ))

	.dataa(\inst2|contador[12]~2_combout ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(gnd),
	.datad(\inst2|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst2|contador~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador~20 .lut_mask = 16'h8800;
defparam \inst2|contador~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N12
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~9 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~9_combout  = (\inst8|adc_mega_0|ADC_CTRL|Selector1~0_combout ) # ((\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q  & (\inst8|adc_mega_0|ADC_CTRL|next_addr [0] & \inst8|adc_mega_0|ADC_CTRL|LessThan0~0_combout 
// )))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|next_addr [0]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|LessThan0~0_combout ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~9 .lut_mask = 16'hFF80;
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N10
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|sclk_counter~7 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|sclk_counter~7_combout  = (!\inst8|adc_mega_0|ADC_CTRL|currState.doneState~q  & (\inst8|adc_mega_0|ADC_CTRL|Add1~0_combout  & !\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ))

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|Add1~0_combout ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|sclk_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter~7 .lut_mask = 16'h0030;
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N8
cycloneive_io_ibuf \SEL[1]~input (
	.i(SEL[1]),
	.ibar(gnd),
	.o(\SEL[1]~input_o ));
// synopsys translate_off
defparam \SEL[1]~input .bus_hold = "false";
defparam \SEL[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N2
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|reading0[8]~feeder (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|reading0[8]~feeder_combout  = \inst8|adc_mega_0|ADC_CTRL|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|shift_reg [7]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|reading0[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[8]~feeder .lut_mask = 16'hFF00;
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N26
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|reading0[2]~feeder (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|reading0[2]~feeder_combout  = \inst8|adc_mega_0|ADC_CTRL|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|shift_reg [1]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|reading0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[2]~feeder .lut_mask = 16'hFF00;
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N6
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|reading0[4]~feeder (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|reading0[4]~feeder_combout  = \inst8|adc_mega_0|ADC_CTRL|shift_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|shift_reg [3]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|reading0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[4]~feeder .lut_mask = 16'hFF00;
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N0
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|reading1[4]~feeder (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|reading1[4]~feeder_combout  = \inst8|adc_mega_0|ADC_CTRL|shift_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|shift_reg [3]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|reading1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[4]~feeder .lut_mask = 16'hFF00;
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|reading1[6]~feeder (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|reading1[6]~feeder_combout  = \inst8|adc_mega_0|ADC_CTRL|shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|shift_reg [5]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|reading1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[6]~feeder .lut_mask = 16'hFF00;
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \ADC_SCLK~output (
	.i(!\inst8|adc_mega_0|ADC_CTRL|sclk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCLK),
	.obar());
// synopsys translate_off
defparam \ADC_SCLK~output .bus_hold = "false";
defparam \ADC_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \ADC_CS_N~output (
	.i(!\inst8|adc_mega_0|ADC_CTRL|cs_n~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CS_N),
	.obar());
// synopsys translate_off
defparam \ADC_CS_N~output .bus_hold = "false";
defparam \ADC_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneive_io_obuf \ADC_DIN~output (
	.i(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_DIN),
	.obar());
// synopsys translate_off
defparam \ADC_DIN~output .bus_hold = "false";
defparam \ADC_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \VELD~output (
	.i(\inst4|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VELD),
	.obar());
// synopsys translate_off
defparam \VELD~output .bus_hold = "false";
defparam \VELD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \VELI~output (
	.i(\inst4|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VELI),
	.obar());
// synopsys translate_off
defparam \VELI~output .bus_hold = "false";
defparam \VELI~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \MD0~output (
	.i(\inst|WideOr8~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MD0),
	.obar());
// synopsys translate_off
defparam \MD0~output .bus_hold = "false";
defparam \MD0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \MI0~output (
	.i(!\inst|WideOr7~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MI0),
	.obar());
// synopsys translate_off
defparam \MI0~output .bus_hold = "false";
defparam \MI0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \MD1~output (
	.i(\inst|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MD1),
	.obar());
// synopsys translate_off
defparam \MD1~output .bus_hold = "false";
defparam \MD1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \MI1~output (
	.i(!\inst|WideOr7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MI1),
	.obar());
// synopsys translate_off
defparam \MI1~output .bus_hold = "false";
defparam \MI1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \CLK10KHz~output (
	.i(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CLK10KHz),
	.obar());
// synopsys translate_off
defparam \CLK10KHz~output .bus_hold = "false";
defparam \CLK10KHz~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \inclk0~input (
	.i(inclk0),
	.ibar(gnd),
	.o(\inclk0~input_o ));
// synopsys translate_off
defparam \inclk0~input .bus_hold = "false";
defparam \inclk0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \inst4|altpll_component|auto_generated|pll1 (
	.areset(\areset~input_o ),
	.pfdena(vcc),
	.fbin(\inst4|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\inclk0~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst4|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst4|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst4|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst4|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst4|altpll_component|auto_generated|pll1 .c0_high = 163;
defparam \inst4|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst4|altpll_component|auto_generated|pll1 .c0_low = 162;
defparam \inst4|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \inst4|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst4|altpll_component|auto_generated|pll1 .c1_high = 12;
defparam \inst4|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst4|altpll_component|auto_generated|pll1 .c1_low = 13;
defparam \inst4|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \inst4|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst4|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst4|altpll_component|auto_generated|pll1 .c2_high = 244;
defparam \inst4|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \inst4|altpll_component|auto_generated|pll1 .c2_low = 81;
defparam \inst4|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \inst4|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst4|altpll_component|auto_generated|pll1 .c2_use_casc_in = "on";
defparam \inst4|altpll_component|auto_generated|pll1 .c3_high = 32;
defparam \inst4|altpll_component|auto_generated|pll1 .c3_initial = 1;
defparam \inst4|altpll_component|auto_generated|pll1 .c3_low = 33;
defparam \inst4|altpll_component|auto_generated|pll1 .c3_mode = "odd";
defparam \inst4|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst4|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst4|altpll_component|auto_generated|pll1 .c4_high = 250;
defparam \inst4|altpll_component|auto_generated|pll1 .c4_initial = 1;
defparam \inst4|altpll_component|auto_generated|pll1 .c4_low = 250;
defparam \inst4|altpll_component|auto_generated|pll1 .c4_mode = "even";
defparam \inst4|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst4|altpll_component|auto_generated|pll1 .c4_use_casc_in = "on";
defparam \inst4|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst4|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst4|altpll_component|auto_generated|pll1 .clk0_divide_by = 50;
defparam \inst4|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst4|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst4|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst4|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \inst4|altpll_component|auto_generated|pll1 .clk1_divide_by = 1250;
defparam \inst4|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 75;
defparam \inst4|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \inst4|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst4|altpll_component|auto_generated|pll1 .clk2_counter = "c4";
defparam \inst4|altpll_component|auto_generated|pll1 .clk2_divide_by = 5000;
defparam \inst4|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst4|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \inst4|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst4|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst4|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst4|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst4|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst4|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst4|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst4|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst4|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst4|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst4|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst4|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst4|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst4|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst4|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst4|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst4|altpll_component|auto_generated|pll1 .m = 13;
defparam \inst4|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst4|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst4|altpll_component|auto_generated|pll1 .n = 2;
defparam \inst4|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst4|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst4|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst4|altpll_component|auto_generated|pll1 .pll_compensation_delay = 5561;
defparam \inst4|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst4|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst4|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst4|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst4|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst4|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst4|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst4|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst4|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst4|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 384;
defparam \inst4|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst4|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N16
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|counter[0]~10 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|counter[0]~10_combout  = !\inst8|adc_mega_0|ADC_CTRL|counter [0]
// \inst8|adc_mega_0|ADC_CTRL|counter[0]~11  = CARRY(!\inst8|adc_mega_0|ADC_CTRL|counter [0])

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|counter [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|counter[0]~10_combout ),
	.cout(\inst8|adc_mega_0|ADC_CTRL|counter[0]~11 ));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|counter[0]~10 .lut_mask = 16'h3333;
defparam \inst8|adc_mega_0|ADC_CTRL|counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \areset~input (
	.i(areset),
	.ibar(gnd),
	.o(\areset~input_o ));
// synopsys translate_off
defparam \areset~input .bus_hold = "false";
defparam \areset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N22
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|counter[3]~16 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|counter[3]~16_combout  = (\inst8|adc_mega_0|ADC_CTRL|counter [3] & (\inst8|adc_mega_0|ADC_CTRL|counter[2]~15  & VCC)) # (!\inst8|adc_mega_0|ADC_CTRL|counter [3] & (!\inst8|adc_mega_0|ADC_CTRL|counter[2]~15 ))
// \inst8|adc_mega_0|ADC_CTRL|counter[3]~17  = CARRY((!\inst8|adc_mega_0|ADC_CTRL|counter [3] & !\inst8|adc_mega_0|ADC_CTRL|counter[2]~15 ))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|adc_mega_0|ADC_CTRL|counter[2]~15 ),
	.combout(\inst8|adc_mega_0|ADC_CTRL|counter[3]~16_combout ),
	.cout(\inst8|adc_mega_0|ADC_CTRL|counter[3]~17 ));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|counter[3]~16 .lut_mask = 16'hA505;
defparam \inst8|adc_mega_0|ADC_CTRL|counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N23
dffeas \inst8|adc_mega_0|ADC_CTRL|counter[3] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|counter[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|adc_mega_0|ADC_CTRL|counter[3]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|counter[3] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N2
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|Equal1~0 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout  = (((\inst8|adc_mega_0|ADC_CTRL|counter [3]) # (!\inst8|adc_mega_0|ADC_CTRL|counter [1])) # (!\inst8|adc_mega_0|ADC_CTRL|counter [0])) # (!\inst8|adc_mega_0|ADC_CTRL|counter [2])

	.dataa(\inst8|adc_mega_0|ADC_CTRL|counter [2]),
	.datab(\inst8|adc_mega_0|ADC_CTRL|counter [0]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|counter [3]),
	.datad(\inst8|adc_mega_0|ADC_CTRL|counter [1]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|Equal1~0 .lut_mask = 16'hF7FF;
defparam \inst8|adc_mega_0|ADC_CTRL|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N6
cycloneive_lcell_comb \inst8|adc_mega_0|go~0 (
// Equation(s):
// \inst8|adc_mega_0|go~0_combout  = (\inst8|adc_mega_0|ADC_CTRL|currState.doneState~q ) # (\areset~input_o )

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|go~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|go~0 .lut_mask = 16'hFCFC;
defparam \inst8|adc_mega_0|go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N10
cycloneive_lcell_comb \inst8|adc_mega_0|go~1 (
// Equation(s):
// \inst8|adc_mega_0|go~1_combout  = !\inst8|adc_mega_0|go~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|adc_mega_0|go~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|go~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|go~1 .lut_mask = 16'h0F0F;
defparam \inst8|adc_mega_0|go~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N11
dffeas \inst8|adc_mega_0|go (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|go~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|go .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N24
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|Selector2~1 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|Selector2~1_combout  = (\inst8|adc_mega_0|ADC_CTRL|Selector2~0_combout ) # ((\inst8|adc_mega_0|go~q  & \inst8|adc_mega_0|ADC_CTRL|currState.doneState~q ))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|Selector2~0_combout ),
	.datab(\inst8|adc_mega_0|go~q ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|Selector2~1 .lut_mask = 16'hEAEA;
defparam \inst8|adc_mega_0|ADC_CTRL|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N25
dffeas \inst8|adc_mega_0|ADC_CTRL|currState.doneState (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|currState.doneState .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|currState.doneState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N22
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|currState.resetState~feeder (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|currState.resetState~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|currState.resetState~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|currState.resetState~feeder .lut_mask = 16'hFFFF;
defparam \inst8|adc_mega_0|ADC_CTRL|currState.resetState~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N23
dffeas \inst8|adc_mega_0|ADC_CTRL|currState.resetState (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|currState.resetState~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|currState.resetState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|currState.resetState .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|currState.resetState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N12
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|Selector0~0 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|Selector0~0_combout  = ((!\inst8|adc_mega_0|go~q  & ((\inst8|adc_mega_0|ADC_CTRL|currState.doneState~q ) # (\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q )))) # (!\inst8|adc_mega_0|ADC_CTRL|currState.resetState~q )

	.dataa(\inst8|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|currState.resetState~q ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.datad(\inst8|adc_mega_0|go~q ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|Selector0~0 .lut_mask = 16'h33FB;
defparam \inst8|adc_mega_0|ADC_CTRL|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N13
dffeas \inst8|adc_mega_0|ADC_CTRL|currState.waitState (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|currState.waitState .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|currState.waitState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N16
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|sclk_counter~6 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|sclk_counter~6_combout  = (!\inst8|adc_mega_0|ADC_CTRL|currState.doneState~q  & (!\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q  & (\inst8|adc_mega_0|ADC_CTRL|sclk_counter [0] $ (\inst8|adc_mega_0|ADC_CTRL|sclk_counter 
// [1]))))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [0]),
	.datab(\inst8|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [1]),
	.datad(\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|sclk_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter~6 .lut_mask = 16'h0012;
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N26
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|sclk_counter~2 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|sclk_counter~2_combout  = (!\inst8|adc_mega_0|ADC_CTRL|currState.doneState~q  & !\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q )

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|sclk_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter~2 .lut_mask = 16'h0033;
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N28
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|sclk_counter[2]~3 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|sclk_counter[2]~3_combout  = ((!\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout  & (\inst8|adc_mega_0|ADC_CTRL|sclk~q  & !\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout ))) # (!\inst8|adc_mega_0|ADC_CTRL|sclk_counter~2_combout )

	.dataa(\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|sclk~q ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|sclk_counter~2_combout ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|sclk_counter[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter[2]~3 .lut_mask = 16'h0F4F;
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N17
dffeas \inst8|adc_mega_0|ADC_CTRL|sclk_counter[1] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|sclk_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|sclk_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter[1] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N22
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|sclk_counter~5 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|sclk_counter~5_combout  = (!\inst8|adc_mega_0|ADC_CTRL|currState.doneState~q  & (!\inst8|adc_mega_0|ADC_CTRL|sclk_counter [0] & !\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ))

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [0]),
	.datad(\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|sclk_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter~5 .lut_mask = 16'h0003;
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N23
dffeas \inst8|adc_mega_0|ADC_CTRL|sclk_counter[0] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|sclk_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|sclk_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter[0] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N12
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|sclk_counter~4 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|sclk_counter~4_combout  = (\inst8|adc_mega_0|ADC_CTRL|sclk_counter~2_combout  & (\inst8|adc_mega_0|ADC_CTRL|sclk_counter [2] $ (((\inst8|adc_mega_0|ADC_CTRL|sclk_counter [0] & \inst8|adc_mega_0|ADC_CTRL|sclk_counter [1])))))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|sclk_counter~2_combout ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [0]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [2]),
	.datad(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [1]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|sclk_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter~4 .lut_mask = 16'h28A0;
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N13
dffeas \inst8|adc_mega_0|ADC_CTRL|sclk_counter[2] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|sclk_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|sclk_counter[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter[2] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|sclk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N18
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|always5~0 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|always5~0_combout  = (\inst8|adc_mega_0|ADC_CTRL|sclk_counter [3] & (\inst8|adc_mega_0|ADC_CTRL|sclk_counter [1] & (\inst8|adc_mega_0|ADC_CTRL|sclk_counter [0] & \inst8|adc_mega_0|ADC_CTRL|sclk_counter [2])))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [3]),
	.datab(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [1]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [0]),
	.datad(\inst8|adc_mega_0|ADC_CTRL|sclk_counter [2]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|always5~0 .lut_mask = 16'h8000;
defparam \inst8|adc_mega_0|ADC_CTRL|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N20
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|always5~1 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|always5~1_combout  = (!\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout  & (!\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout  & (\inst8|adc_mega_0|ADC_CTRL|sclk~q  & \inst8|adc_mega_0|ADC_CTRL|always5~0_combout )))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|sclk~q ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|always5~0_combout ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|always5~1 .lut_mask = 16'h1000;
defparam \inst8|adc_mega_0|ADC_CTRL|always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N6
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|Selector1~0 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|Selector1~0_combout  = (\inst8|adc_mega_0|go~q  & \inst8|adc_mega_0|ADC_CTRL|currState.waitState~q )

	.dataa(\inst8|adc_mega_0|go~q ),
	.datab(gnd),
	.datac(\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|Selector1~0 .lut_mask = 16'hA0A0;
defparam \inst8|adc_mega_0|ADC_CTRL|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N26
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|Selector1~2 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|Selector1~2_combout  = (\inst8|adc_mega_0|ADC_CTRL|Selector1~1_combout ) # ((\inst8|adc_mega_0|ADC_CTRL|Selector1~0_combout ) # ((!\inst8|adc_mega_0|ADC_CTRL|always5~1_combout  & \inst8|adc_mega_0|ADC_CTRL|currState.transState~q 
// )))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|Selector1~1_combout ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|always5~1_combout ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|Selector1~2 .lut_mask = 16'hFFBA;
defparam \inst8|adc_mega_0|ADC_CTRL|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N27
dffeas \inst8|adc_mega_0|ADC_CTRL|currState.transState (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|currState.transState .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|currState.transState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N8
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|nextState.pauseState~0 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|nextState.pauseState~0_combout  = (\inst8|adc_mega_0|ADC_CTRL|always5~1_combout  & \inst8|adc_mega_0|ADC_CTRL|currState.transState~q )

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|always5~1_combout ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|nextState.pauseState~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|nextState.pauseState~0 .lut_mask = 16'hC0C0;
defparam \inst8|adc_mega_0|ADC_CTRL|nextState.pauseState~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N9
dffeas \inst8|adc_mega_0|ADC_CTRL|currState.pauseState (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|nextState.pauseState~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|currState.pauseState .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|currState.pauseState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N14
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|counter[3]~26 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|counter[3]~26_combout  = (\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout  & (((!\inst8|adc_mega_0|ADC_CTRL|currState.transState~q  & !\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q )))) # 
// (!\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout  & (((!\inst8|adc_mega_0|ADC_CTRL|currState.transState~q  & !\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q )) # (!\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout )))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|counter[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|counter[3]~26 .lut_mask = 16'h111F;
defparam \inst8|adc_mega_0|ADC_CTRL|counter[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N17
dffeas \inst8|adc_mega_0|ADC_CTRL|counter[0] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|counter[0]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|adc_mega_0|ADC_CTRL|counter[3]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|counter[0] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N18
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|counter[1]~12 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|counter[1]~12_combout  = (\inst8|adc_mega_0|ADC_CTRL|counter [1] & (\inst8|adc_mega_0|ADC_CTRL|counter[0]~11  $ (GND))) # (!\inst8|adc_mega_0|ADC_CTRL|counter [1] & (!\inst8|adc_mega_0|ADC_CTRL|counter[0]~11  & VCC))
// \inst8|adc_mega_0|ADC_CTRL|counter[1]~13  = CARRY((\inst8|adc_mega_0|ADC_CTRL|counter [1] & !\inst8|adc_mega_0|ADC_CTRL|counter[0]~11 ))

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|adc_mega_0|ADC_CTRL|counter[0]~11 ),
	.combout(\inst8|adc_mega_0|ADC_CTRL|counter[1]~12_combout ),
	.cout(\inst8|adc_mega_0|ADC_CTRL|counter[1]~13 ));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|counter[1]~12 .lut_mask = 16'hC30C;
defparam \inst8|adc_mega_0|ADC_CTRL|counter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N19
dffeas \inst8|adc_mega_0|ADC_CTRL|counter[1] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|counter[1]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|adc_mega_0|ADC_CTRL|counter[3]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|counter[1] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N20
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|counter[2]~14 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|counter[2]~14_combout  = (\inst8|adc_mega_0|ADC_CTRL|counter [2] & (!\inst8|adc_mega_0|ADC_CTRL|counter[1]~13 )) # (!\inst8|adc_mega_0|ADC_CTRL|counter [2] & ((\inst8|adc_mega_0|ADC_CTRL|counter[1]~13 ) # (GND)))
// \inst8|adc_mega_0|ADC_CTRL|counter[2]~15  = CARRY((!\inst8|adc_mega_0|ADC_CTRL|counter[1]~13 ) # (!\inst8|adc_mega_0|ADC_CTRL|counter [2]))

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|adc_mega_0|ADC_CTRL|counter[1]~13 ),
	.combout(\inst8|adc_mega_0|ADC_CTRL|counter[2]~14_combout ),
	.cout(\inst8|adc_mega_0|ADC_CTRL|counter[2]~15 ));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|counter[2]~14 .lut_mask = 16'h3C3F;
defparam \inst8|adc_mega_0|ADC_CTRL|counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N21
dffeas \inst8|adc_mega_0|ADC_CTRL|counter[2] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|counter[2]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|adc_mega_0|ADC_CTRL|counter[3]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|counter[2] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N24
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|counter[4]~18 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|counter[4]~18_combout  = (\inst8|adc_mega_0|ADC_CTRL|counter [4] & ((GND) # (!\inst8|adc_mega_0|ADC_CTRL|counter[3]~17 ))) # (!\inst8|adc_mega_0|ADC_CTRL|counter [4] & (\inst8|adc_mega_0|ADC_CTRL|counter[3]~17  $ (GND)))
// \inst8|adc_mega_0|ADC_CTRL|counter[4]~19  = CARRY((\inst8|adc_mega_0|ADC_CTRL|counter [4]) # (!\inst8|adc_mega_0|ADC_CTRL|counter[3]~17 ))

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|adc_mega_0|ADC_CTRL|counter[3]~17 ),
	.combout(\inst8|adc_mega_0|ADC_CTRL|counter[4]~18_combout ),
	.cout(\inst8|adc_mega_0|ADC_CTRL|counter[4]~19 ));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|counter[4]~18 .lut_mask = 16'h3CCF;
defparam \inst8|adc_mega_0|ADC_CTRL|counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N25
dffeas \inst8|adc_mega_0|ADC_CTRL|counter[4] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|counter[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|adc_mega_0|ADC_CTRL|counter[3]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|counter[4] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|counter[5]~20 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|counter[5]~20_combout  = (\inst8|adc_mega_0|ADC_CTRL|counter [5] & (\inst8|adc_mega_0|ADC_CTRL|counter[4]~19  & VCC)) # (!\inst8|adc_mega_0|ADC_CTRL|counter [5] & (!\inst8|adc_mega_0|ADC_CTRL|counter[4]~19 ))
// \inst8|adc_mega_0|ADC_CTRL|counter[5]~21  = CARRY((!\inst8|adc_mega_0|ADC_CTRL|counter [5] & !\inst8|adc_mega_0|ADC_CTRL|counter[4]~19 ))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|adc_mega_0|ADC_CTRL|counter[4]~19 ),
	.combout(\inst8|adc_mega_0|ADC_CTRL|counter[5]~20_combout ),
	.cout(\inst8|adc_mega_0|ADC_CTRL|counter[5]~21 ));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|counter[5]~20 .lut_mask = 16'hA505;
defparam \inst8|adc_mega_0|ADC_CTRL|counter[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N29
dffeas \inst8|adc_mega_0|ADC_CTRL|counter[6] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|counter[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|adc_mega_0|ADC_CTRL|counter[3]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|counter[6] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y24_N27
dffeas \inst8|adc_mega_0|ADC_CTRL|counter[5] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|counter[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|adc_mega_0|ADC_CTRL|counter[3]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|counter[5] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N12
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|Equal1~1 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout  = (\inst8|adc_mega_0|ADC_CTRL|counter [7]) # ((\inst8|adc_mega_0|ADC_CTRL|counter [6]) # ((\inst8|adc_mega_0|ADC_CTRL|counter [5]) # (\inst8|adc_mega_0|ADC_CTRL|counter [4])))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|counter [7]),
	.datab(\inst8|adc_mega_0|ADC_CTRL|counter [6]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|counter [5]),
	.datad(\inst8|adc_mega_0|ADC_CTRL|counter [4]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|Equal1~1 .lut_mask = 16'hFFFE;
defparam \inst8|adc_mega_0|ADC_CTRL|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|cs_n~2 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|cs_n~2_combout  = (\inst8|adc_mega_0|ADC_CTRL|currState.transState~q ) # (\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|cs_n~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|cs_n~2 .lut_mask = 16'hFFF0;
defparam \inst8|adc_mega_0|ADC_CTRL|cs_n~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N8
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|sclk~0 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|sclk~0_combout  = (\inst8|adc_mega_0|ADC_CTRL|cs_n~2_combout  & (\inst8|adc_mega_0|ADC_CTRL|sclk~q  $ (((!\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout  & !\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout )))))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|sclk~q ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|cs_n~2_combout ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|sclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|sclk~0 .lut_mask = 16'hE100;
defparam \inst8|adc_mega_0|ADC_CTRL|sclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y24_N9
dffeas \inst8|adc_mega_0|ADC_CTRL|sclk (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|sclk~0_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|sclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|sclk .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|sclk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N4
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|next_addr[0]~0 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|next_addr[0]~0_combout  = !\inst8|adc_mega_0|ADC_CTRL|address [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|address [0]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|next_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|next_addr[0]~0 .lut_mask = 16'h00FF;
defparam \inst8|adc_mega_0|ADC_CTRL|next_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N5
dffeas \inst8|adc_mega_0|ADC_CTRL|next_addr[0] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|next_addr[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|next_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|next_addr[0] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|next_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N30
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|address~2 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|address~2_combout  = (\inst8|adc_mega_0|ADC_CTRL|next_addr [1] & (\inst8|adc_mega_0|ADC_CTRL|LessThan0~0_combout  & \inst8|adc_mega_0|ADC_CTRL|currState.resetState~q ))

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|next_addr [1]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|LessThan0~0_combout ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|currState.resetState~q ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|address~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|address~2 .lut_mask = 16'hC000;
defparam \inst8|adc_mega_0|ADC_CTRL|address~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N0
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|address[2]~1 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|address[2]~1_combout  = (\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q ) # (!\inst8|adc_mega_0|ADC_CTRL|currState.resetState~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|currState.resetState~q ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|address[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|address[2]~1 .lut_mask = 16'hF0FF;
defparam \inst8|adc_mega_0|ADC_CTRL|address[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N31
dffeas \inst8|adc_mega_0|ADC_CTRL|address[1] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|address~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|address[1] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N20
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|Add2~0 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|Add2~0_combout  = \inst8|adc_mega_0|ADC_CTRL|address [2] $ (((\inst8|adc_mega_0|ADC_CTRL|address [0] & \inst8|adc_mega_0|ADC_CTRL|address [1])))

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|address [0]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|address [1]),
	.datad(\inst8|adc_mega_0|ADC_CTRL|address [2]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|Add2~0 .lut_mask = 16'h3FC0;
defparam \inst8|adc_mega_0|ADC_CTRL|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N21
dffeas \inst8|adc_mega_0|ADC_CTRL|next_addr[2] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|next_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|next_addr[2] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|next_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N28
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|address~0 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|address~0_combout  = (\inst8|adc_mega_0|ADC_CTRL|next_addr [2] & (\inst8|adc_mega_0|ADC_CTRL|LessThan0~0_combout  & \inst8|adc_mega_0|ADC_CTRL|currState.resetState~q ))

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|next_addr [2]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|LessThan0~0_combout ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|currState.resetState~q ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|address~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|address~0 .lut_mask = 16'hC000;
defparam \inst8|adc_mega_0|ADC_CTRL|address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N29
dffeas \inst8|adc_mega_0|ADC_CTRL|address[2] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|address~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|address[2] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N14
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|LessThan0~0 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|LessThan0~0_combout  = ((!\inst8|adc_mega_0|ADC_CTRL|address [2]) # (!\inst8|adc_mega_0|ADC_CTRL|address [1])) # (!\inst8|adc_mega_0|ADC_CTRL|address [0])

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|address [0]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|address [1]),
	.datad(\inst8|adc_mega_0|ADC_CTRL|address [2]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|LessThan0~0 .lut_mask = 16'h3FFF;
defparam \inst8|adc_mega_0|ADC_CTRL|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N24
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|address~3 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|address~3_combout  = ((\inst8|adc_mega_0|ADC_CTRL|next_addr [0] & \inst8|adc_mega_0|ADC_CTRL|LessThan0~0_combout )) # (!\inst8|adc_mega_0|ADC_CTRL|currState.resetState~q )

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|next_addr [0]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|LessThan0~0_combout ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|currState.resetState~q ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|address~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|address~3 .lut_mask = 16'hC0FF;
defparam \inst8|adc_mega_0|ADC_CTRL|address~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N25
dffeas \inst8|adc_mega_0|ADC_CTRL|address[0] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|address~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|address[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|address[0] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N18
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|Add2~1 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|Add2~1_combout  = \inst8|adc_mega_0|ADC_CTRL|address [0] $ (\inst8|adc_mega_0|ADC_CTRL|address [1])

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|address [0]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|address [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|Add2~1 .lut_mask = 16'h3C3C;
defparam \inst8|adc_mega_0|ADC_CTRL|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N19
dffeas \inst8|adc_mega_0|ADC_CTRL|next_addr[1] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|Add2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|next_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|next_addr[1] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|next_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N8
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~12 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~12_combout  = (\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q  & (\inst8|adc_mega_0|ADC_CTRL|LessThan0~0_combout  & ((!\inst8|adc_mega_0|go~q ) # (!\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ))))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|LessThan0~0_combout ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.datad(\inst8|adc_mega_0|go~q ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~12 .lut_mask = 16'h0888;
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N30
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~10 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~10_combout  = (\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout ) # ((\inst8|adc_mega_0|ADC_CTRL|sclk~q ) # (\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout ))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|sclk~q ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~10 .lut_mask = 16'hFEFE;
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N30
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~11 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~11_combout  = (\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~9_combout ) # ((\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~10_combout  & (\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [0] & 
// !\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q )))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~9_combout ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~10_combout ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [0]),
	.datad(\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~11 .lut_mask = 16'hAAEA;
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N31
dffeas \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[0] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[0] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N20
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~8 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~8_combout  = (\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~3_combout  & ((\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [0]) # ((\inst8|adc_mega_0|ADC_CTRL|next_addr [1] & 
// \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~12_combout )))) # (!\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~3_combout  & (\inst8|adc_mega_0|ADC_CTRL|next_addr [1] & (\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~12_combout )))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~3_combout ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|next_addr [1]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~12_combout ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [0]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~8 .lut_mask = 16'hEAC0;
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N26
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~3 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~3_combout  = (!\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q  & ((!\inst8|adc_mega_0|go~q ) # (!\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q )))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.datab(gnd),
	.datac(\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.datad(\inst8|adc_mega_0|go~q ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~3 .lut_mask = 16'h0555;
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N28
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~4 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~4_combout  = ((!\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout  & (!\inst8|adc_mega_0|ADC_CTRL|sclk~q  & !\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout ))) # (!\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~3_combout )

	.dataa(\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|sclk~q ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~3_combout ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~4 .lut_mask = 16'h0F1F;
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N21
dffeas \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[1] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[1] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N2
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~7 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~7_combout  = (\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~3_combout  & ((\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [1]) # ((\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~12_combout  & 
// \inst8|adc_mega_0|ADC_CTRL|next_addr [2])))) # (!\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~3_combout  & (((\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~12_combout  & \inst8|adc_mega_0|ADC_CTRL|next_addr [2]))))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~3_combout ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [1]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~12_combout ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|next_addr [2]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~7 .lut_mask = 16'hF888;
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N3
dffeas \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[2] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[2] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N24
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~6 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~6_combout  = (!\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q  & (\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [2] & ((!\inst8|adc_mega_0|go~q ) # (!\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ))))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [2]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.datad(\inst8|adc_mega_0|go~q ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~6 .lut_mask = 16'h0444;
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N25
dffeas \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[3] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[3] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N16
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~5 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~5_combout  = (!\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q  & (\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [3] & ((!\inst8|adc_mega_0|go~q ) # (!\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ))))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [3]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.datad(\inst8|adc_mega_0|go~q ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~5 .lut_mask = 16'h0444;
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N17
dffeas \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N0
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~2 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~2_combout  = (!\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q  & (\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [4] & ((!\inst8|adc_mega_0|go~q ) # (!\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ))))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [4]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.datad(\inst8|adc_mega_0|go~q ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~2 .lut_mask = 16'h0444;
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y24_N1
dffeas \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[5] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|addr_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[5] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|addr_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \inst4|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst4|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst4|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst4|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \inst4|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N8
cycloneive_io_ibuf \llego~input (
	.i(llego),
	.ibar(gnd),
	.o(\llego~input_o ));
// synopsys translate_off
defparam \llego~input .bus_hold = "false";
defparam \llego~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N20
cycloneive_lcell_comb \inst8|adc_mega_0|CH1~6 (
// Equation(s):
// \inst8|adc_mega_0|CH1~6_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading1 [0] & !\areset~input_o )

	.dataa(\inst8|adc_mega_0|ADC_CTRL|reading1 [0]),
	.datab(gnd),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1~6 .lut_mask = 16'h0A0A;
defparam \inst8|adc_mega_0|CH1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N21
dffeas \inst8|adc_mega_0|CH1[0] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1[0] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH1[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N1
cycloneive_io_ibuf \ADC_DOUT~input (
	.i(ADC_DOUT),
	.ibar(gnd),
	.o(\ADC_DOUT~input_o ));
// synopsys translate_off
defparam \ADC_DOUT~input .bus_hold = "false";
defparam \ADC_DOUT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N4
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|always7~0 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|always7~0_combout  = (!\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout  & (!\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout  & (\inst8|adc_mega_0|ADC_CTRL|sclk~q  & !\inst8|adc_mega_0|ADC_CTRL|always5~0_combout )))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|sclk~q ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|always5~0_combout ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|always7~0 .lut_mask = 16'h0010;
defparam \inst8|adc_mega_0|ADC_CTRL|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N23
dffeas \inst8|adc_mega_0|ADC_CTRL|shift_reg[0] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_DOUT~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[0] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N16
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|Decoder0~0 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|Decoder0~0_combout  = (\inst8|adc_mega_0|ADC_CTRL|address [1] & (!\inst8|adc_mega_0|ADC_CTRL|address [0] & (\inst8|adc_mega_0|ADC_CTRL|sclk~q  & !\inst8|adc_mega_0|ADC_CTRL|address [2])))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|address [1]),
	.datab(\inst8|adc_mega_0|ADC_CTRL|address [0]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|sclk~q ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|address [2]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|Decoder0~0 .lut_mask = 16'h0020;
defparam \inst8|adc_mega_0|ADC_CTRL|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N0
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|Decoder0~1 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|Decoder0~1_combout  = (!\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout  & (\inst8|adc_mega_0|ADC_CTRL|always5~0_combout  & (!\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout  & \inst8|adc_mega_0|ADC_CTRL|Decoder0~0_combout )))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|always5~0_combout ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|Decoder0~1 .lut_mask = 16'h0400;
defparam \inst8|adc_mega_0|ADC_CTRL|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N31
dffeas \inst8|adc_mega_0|ADC_CTRL|reading1[1] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|ADC_CTRL|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[1] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N30
cycloneive_lcell_comb \inst8|adc_mega_0|CH1~7 (
// Equation(s):
// \inst8|adc_mega_0|CH1~7_combout  = (!\areset~input_o  & \inst8|adc_mega_0|ADC_CTRL|reading1 [1])

	.dataa(\areset~input_o ),
	.datab(gnd),
	.datac(\inst8|adc_mega_0|ADC_CTRL|reading1 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1~7 .lut_mask = 16'h5050;
defparam \inst8|adc_mega_0|CH1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N23
dffeas \inst8|adc_mega_0|CH1[1] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|CH1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1[1] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y25_N13
dffeas \inst8|adc_mega_0|ADC_CTRL|shift_reg[1] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|ADC_CTRL|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[1] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N26
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|shift_reg[2]~feeder (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|shift_reg[2]~feeder_combout  = \inst8|adc_mega_0|ADC_CTRL|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|shift_reg [1]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N27
dffeas \inst8|adc_mega_0|ADC_CTRL|shift_reg[2] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[2] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y25_N1
dffeas \inst8|adc_mega_0|ADC_CTRL|reading1[3] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|ADC_CTRL|shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[3] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N16
cycloneive_lcell_comb \inst8|adc_mega_0|CH1~4 (
// Equation(s):
// \inst8|adc_mega_0|CH1~4_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading1 [3] & !\areset~input_o )

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|reading1 [3]),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1~4 .lut_mask = 16'h0C0C;
defparam \inst8|adc_mega_0|CH1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N17
dffeas \inst8|adc_mega_0|CH1[3] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1[3] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N22
cycloneive_lcell_comb \inst10|LessThan0~1 (
// Equation(s):
// \inst10|LessThan0~1_combout  = (\inst8|adc_mega_0|CH1 [3] & ((\inst8|adc_mega_0|CH1 [2]) # ((\inst8|adc_mega_0|CH1 [0] & \inst8|adc_mega_0|CH1 [1]))))

	.dataa(\inst8|adc_mega_0|CH1 [2]),
	.datab(\inst8|adc_mega_0|CH1 [0]),
	.datac(\inst8|adc_mega_0|CH1 [1]),
	.datad(\inst8|adc_mega_0|CH1 [3]),
	.cin(gnd),
	.combout(\inst10|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan0~1 .lut_mask = 16'hEA00;
defparam \inst10|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N25
dffeas \inst8|adc_mega_0|ADC_CTRL|shift_reg[3] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|ADC_CTRL|shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[3] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N10
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder_combout  = \inst8|adc_mega_0|ADC_CTRL|shift_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|shift_reg [3]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N11
dffeas \inst8|adc_mega_0|ADC_CTRL|shift_reg[4] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[4] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N28
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|shift_reg[5]~feeder (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|shift_reg[5]~feeder_combout  = \inst8|adc_mega_0|ADC_CTRL|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|shift_reg [4]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|shift_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N29
dffeas \inst8|adc_mega_0|ADC_CTRL|shift_reg[5] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|shift_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[5] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N14
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|shift_reg[6]~feeder (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|shift_reg[6]~feeder_combout  = \inst8|adc_mega_0|ADC_CTRL|shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|shift_reg [5]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|shift_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N15
dffeas \inst8|adc_mega_0|ADC_CTRL|shift_reg[6] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|shift_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[6] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y25_N3
dffeas \inst8|adc_mega_0|ADC_CTRL|shift_reg[7] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|ADC_CTRL|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[7] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N24
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|reading1[8]~feeder (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|reading1[8]~feeder_combout  = \inst8|adc_mega_0|ADC_CTRL|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|shift_reg [7]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|reading1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[8]~feeder .lut_mask = 16'hFF00;
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N25
dffeas \inst8|adc_mega_0|ADC_CTRL|reading1[8] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|reading1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[8] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N16
cycloneive_lcell_comb \inst8|adc_mega_0|CH1~0 (
// Equation(s):
// \inst8|adc_mega_0|CH1~0_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading1 [8] & !\areset~input_o )

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|reading1 [8]),
	.datac(gnd),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1~0 .lut_mask = 16'h00CC;
defparam \inst8|adc_mega_0|CH1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N17
dffeas \inst8|adc_mega_0|CH1[8] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1[8] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N4
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder_combout  = \inst8|adc_mega_0|ADC_CTRL|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|shift_reg [7]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N5
dffeas \inst8|adc_mega_0|ADC_CTRL|shift_reg[8] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[8] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y25_N31
dffeas \inst8|adc_mega_0|ADC_CTRL|shift_reg[9] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|ADC_CTRL|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[9] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N5
dffeas \inst8|adc_mega_0|ADC_CTRL|reading1[10] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|ADC_CTRL|shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[10] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
cycloneive_lcell_comb \inst8|adc_mega_0|CH1~2 (
// Equation(s):
// \inst8|adc_mega_0|CH1~2_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading1 [10] & !\areset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|adc_mega_0|ADC_CTRL|reading1 [10]),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1~2 .lut_mask = 16'h00F0;
defparam \inst8|adc_mega_0|CH1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N21
dffeas \inst8|adc_mega_0|CH1[10] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|CH1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1[10] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N18
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|reading1[9]~feeder (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|reading1[9]~feeder_combout  = \inst8|adc_mega_0|ADC_CTRL|shift_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|shift_reg [8]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|reading1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[9]~feeder .lut_mask = 16'hFF00;
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N19
dffeas \inst8|adc_mega_0|ADC_CTRL|reading1[9] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|reading1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[9] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N2
cycloneive_lcell_comb \inst8|adc_mega_0|CH1~1 (
// Equation(s):
// \inst8|adc_mega_0|CH1~1_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading1 [9] & !\areset~input_o )

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|reading1 [9]),
	.datac(gnd),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1~1 .lut_mask = 16'h00CC;
defparam \inst8|adc_mega_0|CH1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y25_N3
dffeas \inst8|adc_mega_0|CH1[9] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH1[9] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N20
cycloneive_lcell_comb \inst10|LessThan0~0 (
// Equation(s):
// \inst10|LessThan0~0_combout  = (\inst8|adc_mega_0|CH1 [11]) # ((\inst8|adc_mega_0|CH1 [8]) # ((\inst8|adc_mega_0|CH1 [10]) # (\inst8|adc_mega_0|CH1 [9])))

	.dataa(\inst8|adc_mega_0|CH1 [11]),
	.datab(\inst8|adc_mega_0|CH1 [8]),
	.datac(\inst8|adc_mega_0|CH1 [10]),
	.datad(\inst8|adc_mega_0|CH1 [9]),
	.cin(gnd),
	.combout(\inst10|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \inst10|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N4
cycloneive_lcell_comb \inst|Selector1~0 (
// Equation(s):
// \inst|Selector1~0_combout  = (!\inst|fstate.Avanza~q  & ((\inst10|LessThan0~0_combout ) # ((\inst10|LessThan0~2_combout  & \inst10|LessThan0~1_combout ))))

	.dataa(\inst10|LessThan0~2_combout ),
	.datab(\inst10|LessThan0~1_combout ),
	.datac(\inst10|LessThan0~0_combout ),
	.datad(\inst|fstate.Avanza~q ),
	.cin(gnd),
	.combout(\inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~0 .lut_mask = 16'h00F8;
defparam \inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y15_N8
cycloneive_io_ibuf \SEL[0]~input (
	.i(SEL[0]),
	.ibar(gnd),
	.o(\SEL[0]~input_o ));
// synopsys translate_off
defparam \SEL[0]~input .bus_hold = "false";
defparam \SEL[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N6
cycloneive_lcell_comb \inst|Equal1~0 (
// Equation(s):
// \inst|Equal1~0_combout  = (\inst9|LessThan0~4_combout  & (!\llego~input_o  & (\inst|Selector1~0_combout  & \SEL[0]~input_o )))

	.dataa(\inst9|LessThan0~4_combout ),
	.datab(\llego~input_o ),
	.datac(\inst|Selector1~0_combout ),
	.datad(\SEL[0]~input_o ),
	.cin(gnd),
	.combout(\inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~0 .lut_mask = 16'h2000;
defparam \inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N18
cycloneive_lcell_comb \inst|Selector5~0 (
// Equation(s):
// \inst|Selector5~0_combout  = (\SEL[1]~input_o  & ((\inst|Equal1~0_combout ) # ((!\inst2|fin_reg~q  & \inst|fstate.Gira_180~q )))) # (!\SEL[1]~input_o  & (!\inst2|fin_reg~q  & (\inst|fstate.Gira_180~q )))

	.dataa(\SEL[1]~input_o ),
	.datab(\inst2|fin_reg~q ),
	.datac(\inst|fstate.Gira_180~q ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~0 .lut_mask = 16'hBA30;
defparam \inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y17_N19
dffeas \inst|fstate.Gira_180 (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fstate.Gira_180~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fstate.Gira_180 .is_wysiwyg = "true";
defparam \inst|fstate.Gira_180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N2
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|Decoder0~2 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|Decoder0~2_combout  = (!\inst8|adc_mega_0|ADC_CTRL|address [1] & (\inst8|adc_mega_0|ADC_CTRL|address [0] & (\inst8|adc_mega_0|ADC_CTRL|sclk~q  & !\inst8|adc_mega_0|ADC_CTRL|address [2])))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|address [1]),
	.datab(\inst8|adc_mega_0|ADC_CTRL|address [0]),
	.datac(\inst8|adc_mega_0|ADC_CTRL|sclk~q ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|address [2]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|Decoder0~2 .lut_mask = 16'h0040;
defparam \inst8|adc_mega_0|ADC_CTRL|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N2
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|Decoder0~3 (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|Decoder0~3_combout  = (!\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout  & (\inst8|adc_mega_0|ADC_CTRL|always5~0_combout  & (!\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout  & \inst8|adc_mega_0|ADC_CTRL|Decoder0~2_combout )))

	.dataa(\inst8|adc_mega_0|ADC_CTRL|Equal1~0_combout ),
	.datab(\inst8|adc_mega_0|ADC_CTRL|always5~0_combout ),
	.datac(\inst8|adc_mega_0|ADC_CTRL|Equal1~1_combout ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|Decoder0~3 .lut_mask = 16'h0400;
defparam \inst8|adc_mega_0|ADC_CTRL|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N7
dffeas \inst8|adc_mega_0|ADC_CTRL|reading0[0] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_DOUT~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[0] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N8
cycloneive_lcell_comb \inst8|adc_mega_0|CH0~7 (
// Equation(s):
// \inst8|adc_mega_0|CH0~7_combout  = (!\areset~input_o  & \inst8|adc_mega_0|ADC_CTRL|reading0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\areset~input_o ),
	.datad(\inst8|adc_mega_0|ADC_CTRL|reading0 [0]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0~7 .lut_mask = 16'h0F00;
defparam \inst8|adc_mega_0|CH0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N9
dffeas \inst8|adc_mega_0|CH0[0] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0[0] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N18
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|reading0[6]~feeder (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|reading0[6]~feeder_combout  = \inst8|adc_mega_0|ADC_CTRL|shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|shift_reg [5]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|reading0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[6]~feeder .lut_mask = 16'hFF00;
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N19
dffeas \inst8|adc_mega_0|ADC_CTRL|reading0[6] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|reading0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[6] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N4
cycloneive_lcell_comb \inst8|adc_mega_0|CH0~2 (
// Equation(s):
// \inst8|adc_mega_0|CH0~2_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading0 [6] & !\areset~input_o )

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|reading0 [6]),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0~2 .lut_mask = 16'h0C0C;
defparam \inst8|adc_mega_0|CH0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N5
dffeas \inst8|adc_mega_0|CH0[6] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0[6] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N24
cycloneive_lcell_comb \inst8|adc_mega_0|CH0~0 (
// Equation(s):
// \inst8|adc_mega_0|CH0~0_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading0 [8] & !\areset~input_o )

	.dataa(\inst8|adc_mega_0|ADC_CTRL|reading0 [8]),
	.datab(gnd),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0~0 .lut_mask = 16'h0A0A;
defparam \inst8|adc_mega_0|CH0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y25_N25
dffeas \inst8|adc_mega_0|CH0[8] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0[8] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N28
cycloneive_lcell_comb \inst9|LessThan0~2 (
// Equation(s):
// \inst9|LessThan0~2_combout  = (\inst8|adc_mega_0|CH0 [1] & (\inst8|adc_mega_0|CH0 [0] & (\inst8|adc_mega_0|CH0 [6] & \inst8|adc_mega_0|CH0 [8])))

	.dataa(\inst8|adc_mega_0|CH0 [1]),
	.datab(\inst8|adc_mega_0|CH0 [0]),
	.datac(\inst8|adc_mega_0|CH0 [6]),
	.datad(\inst8|adc_mega_0|CH0 [8]),
	.cin(gnd),
	.combout(\inst9|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan0~2 .lut_mask = 16'h8000;
defparam \inst9|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N30
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|reading0[10]~feeder (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|reading0[10]~feeder_combout  = \inst8|adc_mega_0|ADC_CTRL|shift_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|shift_reg [9]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|reading0[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[10]~feeder .lut_mask = 16'hFF00;
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N31
dffeas \inst8|adc_mega_0|ADC_CTRL|reading0[10] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|reading0[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[10] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N28
cycloneive_lcell_comb \inst8|adc_mega_0|CH0~5 (
// Equation(s):
// \inst8|adc_mega_0|CH0~5_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading0 [10] & !\areset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|adc_mega_0|ADC_CTRL|reading0 [10]),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0~5 .lut_mask = 16'h00F0;
defparam \inst8|adc_mega_0|CH0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N29
dffeas \inst8|adc_mega_0|CH0[10] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0[10] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y25_N9
dffeas \inst8|adc_mega_0|ADC_CTRL|shift_reg[10] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst8|adc_mega_0|ADC_CTRL|shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst8|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[10] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N24
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|reading0[11]~feeder (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|reading0[11]~feeder_combout  = \inst8|adc_mega_0|ADC_CTRL|shift_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|shift_reg [10]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|reading0[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[11]~feeder .lut_mask = 16'hFF00;
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N25
dffeas \inst8|adc_mega_0|ADC_CTRL|reading0[11] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|reading0[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[11] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N22
cycloneive_lcell_comb \inst8|adc_mega_0|CH0~6 (
// Equation(s):
// \inst8|adc_mega_0|CH0~6_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading0 [11] & !\areset~input_o )

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|ADC_CTRL|reading0 [11]),
	.datac(gnd),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0~6 .lut_mask = 16'h00CC;
defparam \inst8|adc_mega_0|CH0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N23
dffeas \inst8|adc_mega_0|CH0[11] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0[11] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N18
cycloneive_lcell_comb \inst8|adc_mega_0|CH0~4 (
// Equation(s):
// \inst8|adc_mega_0|CH0~4_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading0 [9] & !\areset~input_o )

	.dataa(\inst8|adc_mega_0|ADC_CTRL|reading0 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0~4 .lut_mask = 16'h00AA;
defparam \inst8|adc_mega_0|CH0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N19
dffeas \inst8|adc_mega_0|CH0[9] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0[9] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N0
cycloneive_lcell_comb \inst9|LessThan0~1 (
// Equation(s):
// \inst9|LessThan0~1_combout  = (\inst8|adc_mega_0|CH0 [10]) # ((\inst8|adc_mega_0|CH0 [11]) # (\inst8|adc_mega_0|CH0 [9]))

	.dataa(gnd),
	.datab(\inst8|adc_mega_0|CH0 [10]),
	.datac(\inst8|adc_mega_0|CH0 [11]),
	.datad(\inst8|adc_mega_0|CH0 [9]),
	.cin(gnd),
	.combout(\inst9|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan0~1 .lut_mask = 16'hFFFC;
defparam \inst9|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N20
cycloneive_lcell_comb \inst8|adc_mega_0|ADC_CTRL|reading0[5]~feeder (
// Equation(s):
// \inst8|adc_mega_0|ADC_CTRL|reading0[5]~feeder_combout  = \inst8|adc_mega_0|ADC_CTRL|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|adc_mega_0|ADC_CTRL|shift_reg [4]),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|ADC_CTRL|reading0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[5]~feeder .lut_mask = 16'hFF00;
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y25_N21
dffeas \inst8|adc_mega_0|ADC_CTRL|reading0[5] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|ADC_CTRL|reading0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|ADC_CTRL|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|ADC_CTRL|reading0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[5] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|ADC_CTRL|reading0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N16
cycloneive_lcell_comb \inst8|adc_mega_0|CH0~3 (
// Equation(s):
// \inst8|adc_mega_0|CH0~3_combout  = (\inst8|adc_mega_0|ADC_CTRL|reading0 [5] & !\areset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst8|adc_mega_0|ADC_CTRL|reading0 [5]),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst8|adc_mega_0|CH0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0~3 .lut_mask = 16'h00F0;
defparam \inst8|adc_mega_0|CH0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y25_N17
dffeas \inst8|adc_mega_0|CH0[5] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|adc_mega_0|CH0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|adc_mega_0|CH0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|adc_mega_0|CH0[5] .is_wysiwyg = "true";
defparam \inst8|adc_mega_0|CH0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N6
cycloneive_lcell_comb \inst9|LessThan0~0 (
// Equation(s):
// \inst9|LessThan0~0_combout  = (\inst8|adc_mega_0|CH0 [8] & ((\inst8|adc_mega_0|CH0 [7]) # ((\inst8|adc_mega_0|CH0 [6] & \inst8|adc_mega_0|CH0 [5]))))

	.dataa(\inst8|adc_mega_0|CH0 [7]),
	.datab(\inst8|adc_mega_0|CH0 [6]),
	.datac(\inst8|adc_mega_0|CH0 [5]),
	.datad(\inst8|adc_mega_0|CH0 [8]),
	.cin(gnd),
	.combout(\inst9|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan0~0 .lut_mask = 16'hEA00;
defparam \inst9|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N14
cycloneive_lcell_comb \inst9|LessThan0~4 (
// Equation(s):
// \inst9|LessThan0~4_combout  = (\inst9|LessThan0~1_combout ) # ((\inst9|LessThan0~0_combout ) # ((\inst9|LessThan0~3_combout  & \inst9|LessThan0~2_combout )))

	.dataa(\inst9|LessThan0~3_combout ),
	.datab(\inst9|LessThan0~2_combout ),
	.datac(\inst9|LessThan0~1_combout ),
	.datad(\inst9|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst9|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan0~4 .lut_mask = 16'hFFF8;
defparam \inst9|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N16
cycloneive_lcell_comb \inst|Selector4~1 (
// Equation(s):
// \inst|Selector4~1_combout  = (\inst|Selector4~0_combout  & ((\inst9|LessThan0~4_combout ) # ((!\inst2|fin_reg~q  & \inst|fstate.Gira_90_der~q )))) # (!\inst|Selector4~0_combout  & (!\inst2|fin_reg~q  & (\inst|fstate.Gira_90_der~q )))

	.dataa(\inst|Selector4~0_combout ),
	.datab(\inst2|fin_reg~q ),
	.datac(\inst|fstate.Gira_90_der~q ),
	.datad(\inst9|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~1 .lut_mask = 16'hBA30;
defparam \inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y17_N17
dffeas \inst|fstate.Gira_90_der (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fstate.Gira_90_der~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fstate.Gira_90_der .is_wysiwyg = "true";
defparam \inst|fstate.Gira_90_der .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N2
cycloneive_lcell_comb \inst2|Equal0~0 (
// Equation(s):
// \inst2|Equal0~0_combout  = (\inst|fstate.Gira_90_izq~q ) # ((\inst|fstate.Gira_180~q ) # (\inst|fstate.Gira_90_der~q ))

	.dataa(\inst|fstate.Gira_90_izq~q ),
	.datab(\inst|fstate.Gira_180~q ),
	.datac(\inst|fstate.Gira_90_der~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~0 .lut_mask = 16'hFEFE;
defparam \inst2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N18
cycloneive_lcell_comb \inst2|Add0~2 (
// Equation(s):
// \inst2|Add0~2_combout  = (\inst2|contador [1] & (!\inst2|Add0~1 )) # (!\inst2|contador [1] & ((\inst2|Add0~1 ) # (GND)))
// \inst2|Add0~3  = CARRY((!\inst2|Add0~1 ) # (!\inst2|contador [1]))

	.dataa(gnd),
	.datab(\inst2|contador [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~1 ),
	.combout(\inst2|Add0~2_combout ),
	.cout(\inst2|Add0~3 ));
// synopsys translate_off
defparam \inst2|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N4
cycloneive_lcell_comb \inst2|contador~19 (
// Equation(s):
// \inst2|contador~19_combout  = (\inst2|contador[12]~2_combout  & (\inst2|Equal0~0_combout  & \inst2|Add0~2_combout ))

	.dataa(\inst2|contador[12]~2_combout ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(gnd),
	.datad(\inst2|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst2|contador~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador~19 .lut_mask = 16'h8800;
defparam \inst2|contador~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N6
cycloneive_lcell_comb \inst2|contador[12]~21 (
// Equation(s):
// \inst2|contador[12]~21_combout  = (\inst2|contador[12]~2_combout ) # ((!\inst|fstate.Gira_90_izq~q  & (!\inst|fstate.Gira_180~q  & !\inst|fstate.Gira_90_der~q )))

	.dataa(\inst|fstate.Gira_90_izq~q ),
	.datab(\inst|fstate.Gira_180~q ),
	.datac(\inst|fstate.Gira_90_der~q ),
	.datad(\inst2|contador[12]~2_combout ),
	.cin(gnd),
	.combout(\inst2|contador[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador[12]~21 .lut_mask = 16'hFF01;
defparam \inst2|contador[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N5
dffeas \inst2|contador[1] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|contador~19_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|contador[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|contador[1] .is_wysiwyg = "true";
defparam \inst2|contador[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N20
cycloneive_lcell_comb \inst2|Add0~4 (
// Equation(s):
// \inst2|Add0~4_combout  = (\inst2|contador [2] & (\inst2|Add0~3  $ (GND))) # (!\inst2|contador [2] & (!\inst2|Add0~3  & VCC))
// \inst2|Add0~5  = CARRY((\inst2|contador [2] & !\inst2|Add0~3 ))

	.dataa(gnd),
	.datab(\inst2|contador [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~3 ),
	.combout(\inst2|Add0~4_combout ),
	.cout(\inst2|Add0~5 ));
// synopsys translate_off
defparam \inst2|Add0~4 .lut_mask = 16'hC30C;
defparam \inst2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N14
cycloneive_lcell_comb \inst2|contador~15 (
// Equation(s):
// \inst2|contador~15_combout  = (\inst2|contador[12]~2_combout  & (\inst2|Equal0~0_combout  & \inst2|Add0~4_combout ))

	.dataa(\inst2|contador[12]~2_combout ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(gnd),
	.datad(\inst2|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst2|contador~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador~15 .lut_mask = 16'h8800;
defparam \inst2|contador~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N15
dffeas \inst2|contador[2] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|contador~15_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|contador[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|contador[2] .is_wysiwyg = "true";
defparam \inst2|contador[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N22
cycloneive_lcell_comb \inst2|Add0~6 (
// Equation(s):
// \inst2|Add0~6_combout  = (\inst2|contador [3] & (!\inst2|Add0~5 )) # (!\inst2|contador [3] & ((\inst2|Add0~5 ) # (GND)))
// \inst2|Add0~7  = CARRY((!\inst2|Add0~5 ) # (!\inst2|contador [3]))

	.dataa(\inst2|contador [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~5 ),
	.combout(\inst2|Add0~6_combout ),
	.cout(\inst2|Add0~7 ));
// synopsys translate_off
defparam \inst2|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N24
cycloneive_lcell_comb \inst2|Add0~8 (
// Equation(s):
// \inst2|Add0~8_combout  = (\inst2|contador [4] & (\inst2|Add0~7  $ (GND))) # (!\inst2|contador [4] & (!\inst2|Add0~7  & VCC))
// \inst2|Add0~9  = CARRY((\inst2|contador [4] & !\inst2|Add0~7 ))

	.dataa(gnd),
	.datab(\inst2|contador [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~7 ),
	.combout(\inst2|Add0~8_combout ),
	.cout(\inst2|Add0~9 ));
// synopsys translate_off
defparam \inst2|Add0~8 .lut_mask = 16'hC30C;
defparam \inst2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N0
cycloneive_lcell_comb \inst2|contador~16 (
// Equation(s):
// \inst2|contador~16_combout  = (\inst2|contador[12]~2_combout  & (\inst2|Equal0~0_combout  & \inst2|Add0~8_combout ))

	.dataa(\inst2|contador[12]~2_combout ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|contador~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador~16 .lut_mask = 16'h8080;
defparam \inst2|contador~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N1
dffeas \inst2|contador[4] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|contador~16_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|contador[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|contador [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|contador[4] .is_wysiwyg = "true";
defparam \inst2|contador[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N26
cycloneive_lcell_comb \inst2|Add0~10 (
// Equation(s):
// \inst2|Add0~10_combout  = (\inst2|contador [5] & (!\inst2|Add0~9 )) # (!\inst2|contador [5] & ((\inst2|Add0~9 ) # (GND)))
// \inst2|Add0~11  = CARRY((!\inst2|Add0~9 ) # (!\inst2|contador [5]))

	.dataa(gnd),
	.datab(\inst2|contador [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~9 ),
	.combout(\inst2|Add0~10_combout ),
	.cout(\inst2|Add0~11 ));
// synopsys translate_off
defparam \inst2|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N2
cycloneive_lcell_comb \inst2|contador~13 (
// Equation(s):
// \inst2|contador~13_combout  = (\inst2|Equal0~0_combout  & (\inst2|Add0~10_combout  & \inst2|contador[12]~2_combout ))

	.dataa(gnd),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|Add0~10_combout ),
	.datad(\inst2|contador[12]~2_combout ),
	.cin(gnd),
	.combout(\inst2|contador~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador~13 .lut_mask = 16'hC000;
defparam \inst2|contador~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N3
dffeas \inst2|contador[5] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|contador~13_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|contador[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|contador [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|contador[5] .is_wysiwyg = "true";
defparam \inst2|contador[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N30
cycloneive_lcell_comb \inst2|Add0~14 (
// Equation(s):
// \inst2|Add0~14_combout  = (\inst2|contador [7] & (!\inst2|Add0~13 )) # (!\inst2|contador [7] & ((\inst2|Add0~13 ) # (GND)))
// \inst2|Add0~15  = CARRY((!\inst2|Add0~13 ) # (!\inst2|contador [7]))

	.dataa(gnd),
	.datab(\inst2|contador [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~13 ),
	.combout(\inst2|Add0~14_combout ),
	.cout(\inst2|Add0~15 ));
// synopsys translate_off
defparam \inst2|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N8
cycloneive_lcell_comb \inst2|contador~9 (
// Equation(s):
// \inst2|contador~9_combout  = (\inst2|Equal0~0_combout  & (\inst2|Add0~14_combout  & \inst2|contador[12]~2_combout ))

	.dataa(gnd),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|Add0~14_combout ),
	.datad(\inst2|contador[12]~2_combout ),
	.cin(gnd),
	.combout(\inst2|contador~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador~9 .lut_mask = 16'hC000;
defparam \inst2|contador~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N9
dffeas \inst2|contador[7] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|contador~9_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|contador[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|contador [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|contador[7] .is_wysiwyg = "true";
defparam \inst2|contador[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N0
cycloneive_lcell_comb \inst2|Add0~16 (
// Equation(s):
// \inst2|Add0~16_combout  = (\inst2|contador [8] & (\inst2|Add0~15  $ (GND))) # (!\inst2|contador [8] & (!\inst2|Add0~15  & VCC))
// \inst2|Add0~17  = CARRY((\inst2|contador [8] & !\inst2|Add0~15 ))

	.dataa(gnd),
	.datab(\inst2|contador [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~15 ),
	.combout(\inst2|Add0~16_combout ),
	.cout(\inst2|Add0~17 ));
// synopsys translate_off
defparam \inst2|Add0~16 .lut_mask = 16'hC30C;
defparam \inst2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N24
cycloneive_lcell_comb \inst2|contador~8 (
// Equation(s):
// \inst2|contador~8_combout  = (\inst2|contador[12]~2_combout  & (\inst2|Equal0~0_combout  & \inst2|Add0~16_combout ))

	.dataa(\inst2|contador[12]~2_combout ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(gnd),
	.datad(\inst2|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst2|contador~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador~8 .lut_mask = 16'h8800;
defparam \inst2|contador~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N25
dffeas \inst2|contador[8] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|contador~8_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|contador[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|contador [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|contador[8] .is_wysiwyg = "true";
defparam \inst2|contador[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N2
cycloneive_lcell_comb \inst2|Add0~18 (
// Equation(s):
// \inst2|Add0~18_combout  = (\inst2|contador [9] & (!\inst2|Add0~17 )) # (!\inst2|contador [9] & ((\inst2|Add0~17 ) # (GND)))
// \inst2|Add0~19  = CARRY((!\inst2|Add0~17 ) # (!\inst2|contador [9]))

	.dataa(\inst2|contador [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~17 ),
	.combout(\inst2|Add0~18_combout ),
	.cout(\inst2|Add0~19 ));
// synopsys translate_off
defparam \inst2|Add0~18 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N4
cycloneive_lcell_comb \inst2|Add0~20 (
// Equation(s):
// \inst2|Add0~20_combout  = (\inst2|contador [10] & (\inst2|Add0~19  $ (GND))) # (!\inst2|contador [10] & (!\inst2|Add0~19  & VCC))
// \inst2|Add0~21  = CARRY((\inst2|contador [10] & !\inst2|Add0~19 ))

	.dataa(gnd),
	.datab(\inst2|contador [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~19 ),
	.combout(\inst2|Add0~20_combout ),
	.cout(\inst2|Add0~21 ));
// synopsys translate_off
defparam \inst2|Add0~20 .lut_mask = 16'hC30C;
defparam \inst2|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N20
cycloneive_lcell_comb \inst2|contador~6 (
// Equation(s):
// \inst2|contador~6_combout  = (\inst2|Equal0~0_combout  & (\inst2|Add0~20_combout  & \inst2|contador[12]~2_combout ))

	.dataa(gnd),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|Add0~20_combout ),
	.datad(\inst2|contador[12]~2_combout ),
	.cin(gnd),
	.combout(\inst2|contador~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador~6 .lut_mask = 16'hC000;
defparam \inst2|contador~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N21
dffeas \inst2|contador[10] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|contador~6_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|contador[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|contador [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|contador[10] .is_wysiwyg = "true";
defparam \inst2|contador[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N6
cycloneive_lcell_comb \inst2|Add0~22 (
// Equation(s):
// \inst2|Add0~22_combout  = (\inst2|contador [11] & (!\inst2|Add0~21 )) # (!\inst2|contador [11] & ((\inst2|Add0~21 ) # (GND)))
// \inst2|Add0~23  = CARRY((!\inst2|Add0~21 ) # (!\inst2|contador [11]))

	.dataa(\inst2|contador [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~21 ),
	.combout(\inst2|Add0~22_combout ),
	.cout(\inst2|Add0~23 ));
// synopsys translate_off
defparam \inst2|Add0~22 .lut_mask = 16'h5A5F;
defparam \inst2|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N8
cycloneive_lcell_comb \inst2|Add0~24 (
// Equation(s):
// \inst2|Add0~24_combout  = (\inst2|contador [12] & (\inst2|Add0~23  $ (GND))) # (!\inst2|contador [12] & (!\inst2|Add0~23  & VCC))
// \inst2|Add0~25  = CARRY((\inst2|contador [12] & !\inst2|Add0~23 ))

	.dataa(gnd),
	.datab(\inst2|contador [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|Add0~23 ),
	.combout(\inst2|Add0~24_combout ),
	.cout(\inst2|Add0~25 ));
// synopsys translate_off
defparam \inst2|Add0~24 .lut_mask = 16'hC30C;
defparam \inst2|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N28
cycloneive_lcell_comb \inst2|contador~11 (
// Equation(s):
// \inst2|contador~11_combout  = (\inst2|Equal0~0_combout  & (\inst2|Add0~24_combout  & \inst2|contador[12]~2_combout ))

	.dataa(gnd),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|Add0~24_combout ),
	.datad(\inst2|contador[12]~2_combout ),
	.cin(gnd),
	.combout(\inst2|contador~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador~11 .lut_mask = 16'hC000;
defparam \inst2|contador~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N29
dffeas \inst2|contador[12] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|contador~11_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|contador[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|contador [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|contador[12] .is_wysiwyg = "true";
defparam \inst2|contador[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N18
cycloneive_lcell_comb \inst2|contador~5 (
// Equation(s):
// \inst2|contador~5_combout  = (\inst2|contador[12]~2_combout  & (\inst2|Equal0~0_combout  & \inst2|Add0~28_combout ))

	.dataa(\inst2|contador[12]~2_combout ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(gnd),
	.datad(\inst2|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst2|contador~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador~5 .lut_mask = 16'h8800;
defparam \inst2|contador~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N19
dffeas \inst2|contador[14] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|contador~5_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|contador[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|contador [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|contador[14] .is_wysiwyg = "true";
defparam \inst2|contador[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N10
cycloneive_lcell_comb \inst2|Equal1~0 (
// Equation(s):
// \inst2|Equal1~0_combout  = (!\inst|fstate.Gira_180~q  & ((\inst|fstate.Gira_90_izq~q ) # (\inst|fstate.Gira_90_der~q )))

	.dataa(\inst|fstate.Gira_90_izq~q ),
	.datab(\inst|fstate.Gira_180~q ),
	.datac(\inst|fstate.Gira_90_der~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~0 .lut_mask = 16'h3232;
defparam \inst2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N12
cycloneive_lcell_comb \inst2|tiempo_limite[14]~1 (
// Equation(s):
// \inst2|tiempo_limite[14]~1_combout  = !\inst2|Equal1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|tiempo_limite[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|tiempo_limite[14]~1 .lut_mask = 16'h00FF;
defparam \inst2|tiempo_limite[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N16
cycloneive_lcell_comb \inst2|tiempo_limite[14]~0 (
// Equation(s):
// \inst2|tiempo_limite[14]~0_combout  = (!\areset~input_o  & ((\inst|fstate.Gira_90_izq~q ) # ((\inst|fstate.Gira_90_der~q ) # (\inst|fstate.Gira_180~q ))))

	.dataa(\inst|fstate.Gira_90_izq~q ),
	.datab(\areset~input_o ),
	.datac(\inst|fstate.Gira_90_der~q ),
	.datad(\inst|fstate.Gira_180~q ),
	.cin(gnd),
	.combout(\inst2|tiempo_limite[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|tiempo_limite[14]~0 .lut_mask = 16'h3332;
defparam \inst2|tiempo_limite[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N13
dffeas \inst2|tiempo_limite[14] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|tiempo_limite[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|tiempo_limite[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|tiempo_limite [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|tiempo_limite[14] .is_wysiwyg = "true";
defparam \inst2|tiempo_limite[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N28
cycloneive_lcell_comb \inst2|LessThan0~7 (
// Equation(s):
// \inst2|LessThan0~7_combout  = \inst2|tiempo_limite [14] $ (\inst2|contador [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|tiempo_limite [14]),
	.datad(\inst2|contador [14]),
	.cin(gnd),
	.combout(\inst2|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LessThan0~7 .lut_mask = 16'h0FF0;
defparam \inst2|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N12
cycloneive_lcell_comb \inst2|contador~14 (
// Equation(s):
// \inst2|contador~14_combout  = (\inst2|Equal0~0_combout  & (\inst2|Add0~6_combout  & \inst2|contador[12]~2_combout ))

	.dataa(gnd),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|Add0~6_combout ),
	.datad(\inst2|contador[12]~2_combout ),
	.cin(gnd),
	.combout(\inst2|contador~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador~14 .lut_mask = 16'hC000;
defparam \inst2|contador~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N13
dffeas \inst2|contador[3] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|contador~14_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|contador[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|contador[3] .is_wysiwyg = "true";
defparam \inst2|contador[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N6
cycloneive_lcell_comb \inst2|LessThan0~4 (
// Equation(s):
// \inst2|LessThan0~4_combout  = (\inst2|contador [2] & (!\inst2|contador [3] & (\inst2|tiempo_limite [10] $ (!\inst2|contador [5])))) # (!\inst2|contador [2] & (\inst2|tiempo_limite [10] $ (((!\inst2|contador [5])))))

	.dataa(\inst2|tiempo_limite [10]),
	.datab(\inst2|contador [2]),
	.datac(\inst2|contador [3]),
	.datad(\inst2|contador [5]),
	.cin(gnd),
	.combout(\inst2|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LessThan0~4 .lut_mask = 16'h2A15;
defparam \inst2|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N8
cycloneive_lcell_comb \inst2|LessThan0~5 (
// Equation(s):
// \inst2|LessThan0~5_combout  = (\inst2|tiempo_limite [10] & (((!\inst2|contador [4] & \inst2|LessThan0~4_combout )) # (!\inst2|contador [5]))) # (!\inst2|tiempo_limite [10] & (((!\inst2|contador [4] & \inst2|LessThan0~4_combout ))))

	.dataa(\inst2|tiempo_limite [10]),
	.datab(\inst2|contador [5]),
	.datac(\inst2|contador [4]),
	.datad(\inst2|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\inst2|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LessThan0~5 .lut_mask = 16'h2F22;
defparam \inst2|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N22
cycloneive_lcell_comb \inst2|contador~12 (
// Equation(s):
// \inst2|contador~12_combout  = (\inst2|contador[12]~2_combout  & (\inst2|Equal0~0_combout  & \inst2|Add0~22_combout ))

	.dataa(\inst2|contador[12]~2_combout ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|contador~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador~12 .lut_mask = 16'h8080;
defparam \inst2|contador~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N23
dffeas \inst2|contador[11] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|contador~12_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|contador[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|contador [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|contador[11] .is_wysiwyg = "true";
defparam \inst2|contador[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N30
cycloneive_lcell_comb \inst2|contador~7 (
// Equation(s):
// \inst2|contador~7_combout  = (\inst2|contador[12]~2_combout  & (\inst2|Equal0~0_combout  & \inst2|Add0~18_combout ))

	.dataa(\inst2|contador[12]~2_combout ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(gnd),
	.datad(\inst2|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst2|contador~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador~7 .lut_mask = 16'h8800;
defparam \inst2|contador~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N31
dffeas \inst2|contador[9] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|contador~7_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|contador[12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|contador [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|contador[9] .is_wysiwyg = "true";
defparam \inst2|contador[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N0
cycloneive_lcell_comb \inst2|LessThan0~1 (
// Equation(s):
// \inst2|LessThan0~1_combout  = (\inst2|contador [9] & (!\inst2|contador [8] & (\inst2|tiempo_limite [10] $ (!\inst2|contador [10])))) # (!\inst2|contador [9] & (\inst2|tiempo_limite [10] $ ((!\inst2|contador [10]))))

	.dataa(\inst2|tiempo_limite [10]),
	.datab(\inst2|contador [10]),
	.datac(\inst2|contador [9]),
	.datad(\inst2|contador [8]),
	.cin(gnd),
	.combout(\inst2|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LessThan0~1 .lut_mask = 16'h0999;
defparam \inst2|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N12
cycloneive_lcell_comb \inst2|LessThan0~3 (
// Equation(s):
// \inst2|LessThan0~3_combout  = (\inst2|LessThan0~2_combout ) # (((\inst2|LessThan0~1_combout ) # (!\inst2|contador [11])) # (!\inst2|contador [12]))

	.dataa(\inst2|LessThan0~2_combout ),
	.datab(\inst2|contador [12]),
	.datac(\inst2|contador [11]),
	.datad(\inst2|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\inst2|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LessThan0~3 .lut_mask = 16'hFFBF;
defparam \inst2|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N30
cycloneive_lcell_comb \inst2|LessThan0~8 (
// Equation(s):
// \inst2|LessThan0~8_combout  = (!\inst2|LessThan0~7_combout  & ((\inst2|LessThan0~3_combout ) # ((\inst2|LessThan0~6_combout  & \inst2|LessThan0~5_combout ))))

	.dataa(\inst2|LessThan0~6_combout ),
	.datab(\inst2|LessThan0~7_combout ),
	.datac(\inst2|LessThan0~5_combout ),
	.datad(\inst2|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inst2|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LessThan0~8 .lut_mask = 16'h3320;
defparam \inst2|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N20
cycloneive_lcell_comb \inst2|LessThan0~9 (
// Equation(s):
// \inst2|LessThan0~9_combout  = (!\inst2|contador [15] & ((\inst2|LessThan0~8_combout ) # ((\inst2|tiempo_limite [14] & !\inst2|contador [14]))))

	.dataa(\inst2|tiempo_limite [14]),
	.datab(\inst2|contador [14]),
	.datac(\inst2|LessThan0~8_combout ),
	.datad(\inst2|contador [15]),
	.cin(gnd),
	.combout(\inst2|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LessThan0~9 .lut_mask = 16'h00F2;
defparam \inst2|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N4
cycloneive_lcell_comb \inst2|contador[16]~18 (
// Equation(s):
// \inst2|contador[16]~18_combout  = (\inst2|Equal0~0_combout  & ((\inst2|contador [16]) # ((\inst2|Add0~32_combout  & \inst2|LessThan0~9_combout ))))

	.dataa(\inst2|Add0~32_combout ),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|contador [16]),
	.datad(\inst2|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\inst2|contador[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador[16]~18 .lut_mask = 16'hC8C0;
defparam \inst2|contador[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N5
dffeas \inst2|contador[16] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|contador[16]~18_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|contador [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|contador[16] .is_wysiwyg = "true";
defparam \inst2|contador[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N30
cycloneive_lcell_comb \inst2|contador[15]~4 (
// Equation(s):
// \inst2|contador[15]~4_combout  = (\inst2|Equal0~0_combout  & ((\inst2|contador [15]) # ((\inst2|contador[15]~3_combout  & !\inst2|contador [16]))))

	.dataa(\inst2|contador[15]~3_combout ),
	.datab(\inst2|contador [16]),
	.datac(\inst2|contador [15]),
	.datad(\inst2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|contador[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador[15]~4 .lut_mask = 16'hF200;
defparam \inst2|contador[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N31
dffeas \inst2|contador[15] (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|contador[15]~4_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|contador [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|contador[15] .is_wysiwyg = "true";
defparam \inst2|contador[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N24
cycloneive_lcell_comb \inst2|LessThan0~0 (
// Equation(s):
// \inst2|LessThan0~0_combout  = (\inst2|tiempo_limite [14] & (!\inst2|contador [15] & !\inst2|contador [14]))

	.dataa(\inst2|tiempo_limite [14]),
	.datab(gnd),
	.datac(\inst2|contador [15]),
	.datad(\inst2|contador [14]),
	.cin(gnd),
	.combout(\inst2|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LessThan0~0 .lut_mask = 16'h000A;
defparam \inst2|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N22
cycloneive_lcell_comb \inst2|contador[12]~2 (
// Equation(s):
// \inst2|contador[12]~2_combout  = (!\inst2|contador [16] & ((\inst2|LessThan0~0_combout ) # ((!\inst2|contador [15] & \inst2|LessThan0~8_combout ))))

	.dataa(\inst2|contador [15]),
	.datab(\inst2|LessThan0~0_combout ),
	.datac(\inst2|LessThan0~8_combout ),
	.datad(\inst2|contador [16]),
	.cin(gnd),
	.combout(\inst2|contador[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|contador[12]~2 .lut_mask = 16'h00DC;
defparam \inst2|contador[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N0
cycloneive_lcell_comb \inst2|fin_reg~0 (
// Equation(s):
// \inst2|fin_reg~0_combout  = (\inst2|Equal0~0_combout  & ((\inst2|fin_reg~q ) # (!\inst2|contador[12]~2_combout )))

	.dataa(gnd),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|fin_reg~q ),
	.datad(\inst2|contador[12]~2_combout ),
	.cin(gnd),
	.combout(\inst2|fin_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|fin_reg~0 .lut_mask = 16'hC0CC;
defparam \inst2|fin_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y17_N1
dffeas \inst2|fin_reg (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|fin_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|fin_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|fin_reg .is_wysiwyg = "true";
defparam \inst2|fin_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N20
cycloneive_lcell_comb \inst|Selector0~3 (
// Equation(s):
// \inst|Selector0~3_combout  = (\inst|Selector0~2_combout  & (((!\inst2|Equal0~0_combout )) # (!\inst2|fin_reg~q ))) # (!\inst|Selector0~2_combout  & (\llego~input_o  & ((!\inst2|Equal0~0_combout ) # (!\inst2|fin_reg~q ))))

	.dataa(\inst|Selector0~2_combout ),
	.datab(\inst2|fin_reg~q ),
	.datac(\inst2|Equal0~0_combout ),
	.datad(\llego~input_o ),
	.cin(gnd),
	.combout(\inst|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~3 .lut_mask = 16'h3F2A;
defparam \inst|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y17_N21
dffeas \inst|fstate.Avanza (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst|Selector0~3_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fstate.Avanza~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fstate.Avanza .is_wysiwyg = "true";
defparam \inst|fstate.Avanza .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N26
cycloneive_lcell_comb \inst|Selector3~0 (
// Equation(s):
// \inst|Selector3~0_combout  = (\SEL[1]~input_o  & (!\inst2|fin_reg~q  & (\inst|fstate.Gira_90_izq~q ))) # (!\SEL[1]~input_o  & ((\inst|Equal1~0_combout ) # ((!\inst2|fin_reg~q  & \inst|fstate.Gira_90_izq~q ))))

	.dataa(\SEL[1]~input_o ),
	.datab(\inst2|fin_reg~q ),
	.datac(\inst|fstate.Gira_90_izq~q ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~0 .lut_mask = 16'h7530;
defparam \inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y17_N27
dffeas \inst|fstate.Gira_90_izq (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fstate.Gira_90_izq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fstate.Gira_90_izq .is_wysiwyg = "true";
defparam \inst|fstate.Gira_90_izq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N8
cycloneive_lcell_comb \inst|Selector1~1 (
// Equation(s):
// \inst|Selector1~1_combout  = (!\inst9|LessThan0~4_combout  & (!\llego~input_o  & ((\inst|Selector1~0_combout ) # (\inst|fstate.Corrige_izq~q ))))

	.dataa(\inst9|LessThan0~4_combout ),
	.datab(\inst|Selector1~0_combout ),
	.datac(\inst|fstate.Corrige_izq~q ),
	.datad(\llego~input_o ),
	.cin(gnd),
	.combout(\inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~1 .lut_mask = 16'h0054;
defparam \inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y17_N9
dffeas \inst|fstate.Corrige_izq (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fstate.Corrige_izq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fstate.Corrige_izq .is_wysiwyg = "true";
defparam \inst|fstate.Corrige_izq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N0
cycloneive_lcell_comb \inst|WideOr8 (
// Equation(s):
// \inst|WideOr8~combout  = ((\inst|fstate.Gira_90_izq~q ) # (\inst|fstate.Corrige_izq~q )) # (!\inst|fstate.Avanza~q )

	.dataa(gnd),
	.datab(\inst|fstate.Avanza~q ),
	.datac(\inst|fstate.Gira_90_izq~q ),
	.datad(\inst|fstate.Corrige_izq~q ),
	.cin(gnd),
	.combout(\inst|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr8 .lut_mask = 16'hFFF3;
defparam \inst|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N12
cycloneive_lcell_comb \inst|Selector2~0 (
// Equation(s):
// \inst|Selector2~0_combout  = (\inst|fstate.Corrige_der~q ) # ((\inst9|LessThan0~4_combout  & !\inst|fstate.Avanza~q ))

	.dataa(\inst9|LessThan0~4_combout ),
	.datab(\inst|fstate.Avanza~q ),
	.datac(\inst|fstate.Corrige_der~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~0 .lut_mask = 16'hF2F2;
defparam \inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N14
cycloneive_lcell_comb \inst|Selector2~1 (
// Equation(s):
// \inst|Selector2~1_combout  = (!\inst10|LessThan0~3_combout  & (!\llego~input_o  & \inst|Selector2~0_combout ))

	.dataa(\inst10|LessThan0~3_combout ),
	.datab(\llego~input_o ),
	.datac(gnd),
	.datad(\inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~1 .lut_mask = 16'h1100;
defparam \inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y17_N15
dffeas \inst|fstate.Corrige_der (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fstate.Corrige_der~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fstate.Corrige_der .is_wysiwyg = "true";
defparam \inst|fstate.Corrige_der .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N2
cycloneive_lcell_comb \inst|Selector6~0 (
// Equation(s):
// \inst|Selector6~0_combout  = (\llego~input_o  & ((\inst|fstate.Corrige_izq~q ) # ((\inst|fstate.Corrige_der~q ) # (!\inst|fstate.Avanza~q ))))

	.dataa(\inst|fstate.Corrige_izq~q ),
	.datab(\inst|fstate.Avanza~q ),
	.datac(\inst|fstate.Corrige_der~q ),
	.datad(\llego~input_o ),
	.cin(gnd),
	.combout(\inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~0 .lut_mask = 16'hFB00;
defparam \inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N18
cycloneive_lcell_comb \inst|Selector6~1 (
// Equation(s):
// \inst|Selector6~1_combout  = (\inst|fstate.Ganamos~q ) # (\inst|Selector6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|fstate.Ganamos~q ),
	.datad(\inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~1 .lut_mask = 16'hFFF0;
defparam \inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N19
dffeas \inst|fstate.Ganamos (
	.clk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(!\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|fstate.Ganamos~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|fstate.Ganamos .is_wysiwyg = "true";
defparam \inst|fstate.Ganamos .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N28
cycloneive_lcell_comb \inst|WideOr7 (
// Equation(s):
// \inst|WideOr7~combout  = (\inst|fstate.Corrige_izq~q ) # ((\inst|fstate.Gira_90_izq~q ) # (\inst|fstate.Ganamos~q ))

	.dataa(\inst|fstate.Corrige_izq~q ),
	.datab(gnd),
	.datac(\inst|fstate.Gira_90_izq~q ),
	.datad(\inst|fstate.Ganamos~q ),
	.cin(gnd),
	.combout(\inst|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr7 .lut_mask = 16'hFFFA;
defparam \inst|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N14
cycloneive_lcell_comb \inst|WideOr6 (
// Equation(s):
// \inst|WideOr6~combout  = (\inst|fstate.Gira_180~q ) # ((\inst|fstate.Gira_90_der~q ) # (\inst|fstate.Corrige_der~q ))

	.dataa(gnd),
	.datab(\inst|fstate.Gira_180~q ),
	.datac(\inst|fstate.Gira_90_der~q ),
	.datad(\inst|fstate.Corrige_der~q ),
	.cin(gnd),
	.combout(\inst|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr6 .lut_mask = 16'hFFFC;
defparam \inst|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N8
cycloneive_lcell_comb \inst|WideOr7~0 (
// Equation(s):
// \inst|WideOr7~0_combout  = (!\inst|fstate.Gira_90_izq~q  & !\inst|fstate.Corrige_izq~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|fstate.Gira_90_izq~q ),
	.datad(\inst|fstate.Corrige_izq~q ),
	.cin(gnd),
	.combout(\inst|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr7~0 .lut_mask = 16'h000F;
defparam \inst|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst4|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \inst4|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

endmodule
