

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_39_1_loop_for_ap_1'
================================================================
* Date:           Sat Jun  1 06:31:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14161|    14161|  0.142 ms|  0.142 ms|  14161|  14161|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1_loop_for_ap_1  |    14159|    14159|        91|         11|          1|  1280|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 91


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 91
* Pipeline : 1
  Pipeline-0 : II = 11, D = 91, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Conv.cpp:41->CNN.cpp:32]   --->   Operation 94 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 95 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 96 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten13"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln39 = store i3 0, i3 %n" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 99 'store' 'store_ln39' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln41 = store i9 0, i9 %y" [Conv.cpp:41->CNN.cpp:32]   --->   Operation 100 'store' 'store_ln41' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop_for_fc_1.i"   --->   Operation 101 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i11 %indvar_flatten13" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 102 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.79ns)   --->   "%icmp_ln39 = icmp_eq  i11 %indvar_flatten13_load, i11 1280" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 103 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.79ns)   --->   "%add_ln39 = add i11 %indvar_flatten13_load, i11 1" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 104 'add' 'add_ln39' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc44.i39, void %VITIS_LOOP_11_1.i.preheader.exitStub" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 105 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%y_load = load i9 %y" [Conv.cpp:41->CNN.cpp:32]   --->   Operation 106 'load' 'y_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%n_load = load i3 %n" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 107 'load' 'n_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.77ns)   --->   "%icmp_ln41 = icmp_eq  i9 %y_load, i9 320" [Conv.cpp:41->CNN.cpp:32]   --->   Operation 108 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.39ns)   --->   "%select_ln39 = select i1 %icmp_ln41, i9 0, i9 %y_load" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 109 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.67ns)   --->   "%add_ln39_2 = add i3 %n_load, i3 1" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 110 'add' 'add_ln39_2' <Predicate = (!icmp_ln39)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.20ns)   --->   "%select_ln39_1 = select i1 %icmp_ln41, i3 %add_ln39_2, i3 %n_load" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 111 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%empty = trunc i3 %select_ln39_1" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 112 'trunc' 'empty' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2, i2 %empty, i2 %empty, i2 0" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 113 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_cast55 = zext i6 %tmp_3" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 114 'zext' 'p_cast55' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i9 %select_ln39" [Conv.cpp:41->CNN.cpp:32]   --->   Operation 115 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.78ns)   --->   "%add_ln47 = add i7 %p_cast55, i7 24" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 116 'add' 'add_ln47' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i7 %add_ln47" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 117 'zext' 'zext_ln47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%Weights_addr_7 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 118 'getelementptr' 'Weights_addr_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 119 [2/2] (1.23ns)   --->   "%Weights_load_7 = load i14 %Weights_addr_7" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 119 'load' 'Weights_load_7' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%OutPadConv1_addr = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln41_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 120 'getelementptr' 'OutPadConv1_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (1.23ns)   --->   "%OutPadConv1_load = load i11 %OutPadConv1_addr" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 121 'load' 'OutPadConv1_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_1 : Operation 122 [1/1] (0.78ns)   --->   "%add_ln47_1 = add i7 %p_cast55, i7 25" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 122 'add' 'add_ln47_1' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i7 %add_ln47_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 123 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%Weights_addr_8 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 124 'getelementptr' 'Weights_addr_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 125 [2/2] (1.23ns)   --->   "%Weights_load_8 = load i14 %Weights_addr_8" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 125 'load' 'Weights_load_8' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_1 : Operation 126 [1/1] (0.77ns)   --->   "%add_ln47_2 = add i9 %select_ln39, i9 1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 126 'add' 'add_ln47_2' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i9 %add_ln47_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 127 'zext' 'zext_ln47_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_1 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 128 'getelementptr' 'OutPadConv1_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 129 [2/2] (1.23ns)   --->   "%OutPadConv1_load_1 = load i11 %OutPadConv1_addr_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 129 'load' 'OutPadConv1_load_1' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_1 : Operation 130 [1/1] (0.42ns)   --->   "%store_ln39 = store i11 %add_ln39, i11 %indvar_flatten13" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 130 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_1 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln39 = store i3 %select_ln39_1, i3 %n" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 131 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_1 : Operation 132 [1/1] (0.42ns)   --->   "%store_ln41 = store i9 %add_ln47_2, i9 %y" [Conv.cpp:41->CNN.cpp:32]   --->   Operation 132 'store' 'store_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 133 [1/2] (1.23ns)   --->   "%Weights_load_7 = load i14 %Weights_addr_7" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 133 'load' 'Weights_load_7' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 134 [1/2] (1.23ns)   --->   "%OutPadConv1_load = load i11 %OutPadConv1_addr" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 134 'load' 'OutPadConv1_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_2 : Operation 135 [1/2] (1.23ns)   --->   "%Weights_load_8 = load i14 %Weights_addr_8" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 135 'load' 'Weights_load_8' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 136 [1/2] (1.23ns)   --->   "%OutPadConv1_load_1 = load i11 %OutPadConv1_addr_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 136 'load' 'OutPadConv1_load_1' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_2 : Operation 137 [1/1] (0.78ns)   --->   "%add_ln47_3 = add i7 %p_cast55, i7 26" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 137 'add' 'add_ln47_3' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i7 %add_ln47_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 138 'zext' 'zext_ln47_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%Weights_addr_9 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 139 'getelementptr' 'Weights_addr_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 140 [2/2] (1.23ns)   --->   "%Weights_load_9 = load i14 %Weights_addr_9" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 140 'load' 'Weights_load_9' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 141 [1/1] (0.77ns)   --->   "%add_ln47_4 = add i9 %select_ln39, i9 2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 141 'add' 'add_ln47_4' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i9 %add_ln47_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 142 'zext' 'zext_ln47_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_2 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 143 'getelementptr' 'OutPadConv1_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 144 [2/2] (1.23ns)   --->   "%OutPadConv1_load_2 = load i11 %OutPadConv1_addr_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 144 'load' 'OutPadConv1_load_2' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_2 : Operation 145 [1/1] (0.78ns)   --->   "%add_ln47_5 = add i7 %p_cast55, i7 27" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 145 'add' 'add_ln47_5' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln47_5 = zext i7 %add_ln47_5" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 146 'zext' 'zext_ln47_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%Weights_addr_10 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_5" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 147 'getelementptr' 'Weights_addr_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 148 [2/2] (1.23ns)   --->   "%Weights_load_10 = load i14 %Weights_addr_10" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 148 'load' 'Weights_load_10' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 149 [1/1] (0.77ns)   --->   "%add_ln47_6 = add i9 %select_ln39, i9 3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 149 'add' 'add_ln47_6' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln47_6 = zext i9 %add_ln47_6" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 150 'zext' 'zext_ln47_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_3 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_6" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 151 'getelementptr' 'OutPadConv1_addr_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 152 [2/2] (1.23ns)   --->   "%OutPadConv1_load_3 = load i11 %OutPadConv1_addr_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 152 'load' 'OutPadConv1_load_3' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i9 %select_ln39" [Conv.cpp:41->CNN.cpp:32]   --->   Operation 153 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %Weights_load_7" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 154 'bitcast' 'bitcast_ln47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 155 [3/3] (7.01ns)   --->   "%mul21_i1 = fmul i32 %bitcast_ln47, i32 %OutPadConv1_load" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 155 'fmul' 'mul21_i1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln47_1 = bitcast i32 %Weights_load_8" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 156 'bitcast' 'bitcast_ln47_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 157 [3/3] (7.01ns)   --->   "%mul21_i26_s = fmul i32 %bitcast_ln47_1, i32 %OutPadConv1_load_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 157 'fmul' 'mul21_i26_s' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/2] (1.23ns)   --->   "%Weights_load_9 = load i14 %Weights_addr_9" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 158 'load' 'Weights_load_9' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 159 [1/2] (1.23ns)   --->   "%OutPadConv1_load_2 = load i11 %OutPadConv1_addr_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 159 'load' 'OutPadConv1_load_2' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_3 : Operation 160 [1/2] (1.23ns)   --->   "%Weights_load_10 = load i14 %Weights_addr_10" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 160 'load' 'Weights_load_10' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 161 [1/2] (1.23ns)   --->   "%OutPadConv1_load_3 = load i11 %OutPadConv1_addr_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 161 'load' 'OutPadConv1_load_3' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_3 : Operation 162 [1/1] (0.78ns)   --->   "%add_ln47_7 = add i7 %p_cast55, i7 28" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 162 'add' 'add_ln47_7' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln47_7 = zext i7 %add_ln47_7" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 163 'zext' 'zext_ln47_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%Weights_addr_11 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_7" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 164 'getelementptr' 'Weights_addr_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 165 [2/2] (1.23ns)   --->   "%Weights_load_11 = load i14 %Weights_addr_11" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 165 'load' 'Weights_load_11' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 166 [1/1] (0.77ns)   --->   "%add_ln47_8 = add i9 %select_ln39, i9 4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 166 'add' 'add_ln47_8' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln47_8 = zext i9 %add_ln47_8" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 167 'zext' 'zext_ln47_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_4 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_8" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 168 'getelementptr' 'OutPadConv1_addr_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 169 [2/2] (1.23ns)   --->   "%OutPadConv1_load_4 = load i11 %OutPadConv1_addr_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 169 'load' 'OutPadConv1_load_4' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_3 : Operation 170 [1/1] (0.78ns)   --->   "%add_ln47_9 = add i7 %p_cast55, i7 29" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 170 'add' 'add_ln47_9' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln47_9 = zext i7 %add_ln47_9" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 171 'zext' 'zext_ln47_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%Weights_addr_12 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_9" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 172 'getelementptr' 'Weights_addr_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 173 [2/2] (1.23ns)   --->   "%Weights_load_12 = load i14 %Weights_addr_12" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 173 'load' 'Weights_load_12' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_3 : Operation 174 [1/1] (0.78ns)   --->   "%add_ln47_10 = add i10 %zext_ln41_3, i10 324" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 174 'add' 'add_ln47_10' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln47_10 = zext i10 %add_ln47_10" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 175 'zext' 'zext_ln47_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_5 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_10" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 176 'getelementptr' 'OutPadConv1_addr_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 177 [2/2] (1.23ns)   --->   "%OutPadConv1_load_5 = load i11 %OutPadConv1_addr_5" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 177 'load' 'OutPadConv1_load_5' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 178 [2/3] (7.01ns)   --->   "%mul21_i1 = fmul i32 %bitcast_ln47, i32 %OutPadConv1_load" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 178 'fmul' 'mul21_i1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [2/3] (7.01ns)   --->   "%mul21_i26_s = fmul i32 %bitcast_ln47_1, i32 %OutPadConv1_load_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 179 'fmul' 'mul21_i26_s' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln47_2 = bitcast i32 %Weights_load_9" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 180 'bitcast' 'bitcast_ln47_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 181 [3/3] (7.01ns)   --->   "%mul21_i26_5 = fmul i32 %bitcast_ln47_2, i32 %OutPadConv1_load_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 181 'fmul' 'mul21_i26_5' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln47_3 = bitcast i32 %Weights_load_10" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 182 'bitcast' 'bitcast_ln47_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 183 [3/3] (7.01ns)   --->   "%mul21_i26_6 = fmul i32 %bitcast_ln47_3, i32 %OutPadConv1_load_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 183 'fmul' 'mul21_i26_6' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/2] (1.23ns)   --->   "%Weights_load_11 = load i14 %Weights_addr_11" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 184 'load' 'Weights_load_11' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 185 [1/2] (1.23ns)   --->   "%OutPadConv1_load_4 = load i11 %OutPadConv1_addr_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 185 'load' 'OutPadConv1_load_4' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_4 : Operation 186 [1/2] (1.23ns)   --->   "%Weights_load_12 = load i14 %Weights_addr_12" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 186 'load' 'Weights_load_12' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 187 [1/2] (1.23ns)   --->   "%OutPadConv1_load_5 = load i11 %OutPadConv1_addr_5" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 187 'load' 'OutPadConv1_load_5' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_4 : Operation 188 [1/1] (0.78ns)   --->   "%add_ln47_11 = add i7 %p_cast55, i7 30" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 188 'add' 'add_ln47_11' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln47_11 = zext i7 %add_ln47_11" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 189 'zext' 'zext_ln47_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%Weights_addr_13 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_11" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 190 'getelementptr' 'Weights_addr_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 191 [2/2] (1.23ns)   --->   "%Weights_load_13 = load i14 %Weights_addr_13" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 191 'load' 'Weights_load_13' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 192 [1/1] (0.78ns)   --->   "%add_ln47_12 = add i10 %zext_ln41_3, i10 325" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 192 'add' 'add_ln47_12' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln47_12 = zext i10 %add_ln47_12" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 193 'zext' 'zext_ln47_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_6 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_12" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 194 'getelementptr' 'OutPadConv1_addr_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 195 [2/2] (1.23ns)   --->   "%OutPadConv1_load_6 = load i11 %OutPadConv1_addr_6" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 195 'load' 'OutPadConv1_load_6' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_4 : Operation 196 [1/1] (0.78ns)   --->   "%add_ln47_13 = add i7 %p_cast55, i7 31" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 196 'add' 'add_ln47_13' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln47_13 = zext i7 %add_ln47_13" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 197 'zext' 'zext_ln47_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%Weights_addr_14 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_13" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 198 'getelementptr' 'Weights_addr_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 199 [2/2] (1.23ns)   --->   "%Weights_load_14 = load i14 %Weights_addr_14" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 199 'load' 'Weights_load_14' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_4 : Operation 200 [1/1] (0.78ns)   --->   "%add_ln47_14 = add i10 %zext_ln41_3, i10 326" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 200 'add' 'add_ln47_14' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln47_14 = zext i10 %add_ln47_14" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 201 'zext' 'zext_ln47_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_7 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_14" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 202 'getelementptr' 'OutPadConv1_addr_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 203 [2/2] (1.23ns)   --->   "%OutPadConv1_load_7 = load i11 %OutPadConv1_addr_7" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 203 'load' 'OutPadConv1_load_7' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 204 [1/3] (7.01ns)   --->   "%mul21_i1 = fmul i32 %bitcast_ln47, i32 %OutPadConv1_load" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 204 'fmul' 'mul21_i1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/3] (7.01ns)   --->   "%mul21_i26_s = fmul i32 %bitcast_ln47_1, i32 %OutPadConv1_load_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 205 'fmul' 'mul21_i26_s' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [2/3] (7.01ns)   --->   "%mul21_i26_5 = fmul i32 %bitcast_ln47_2, i32 %OutPadConv1_load_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 206 'fmul' 'mul21_i26_5' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [2/3] (7.01ns)   --->   "%mul21_i26_6 = fmul i32 %bitcast_ln47_3, i32 %OutPadConv1_load_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 207 'fmul' 'mul21_i26_6' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln47_4 = bitcast i32 %Weights_load_11" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 208 'bitcast' 'bitcast_ln47_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 209 [3/3] (7.01ns)   --->   "%mul21_i26_4 = fmul i32 %bitcast_ln47_4, i32 %OutPadConv1_load_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 209 'fmul' 'mul21_i26_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln47_5 = bitcast i32 %Weights_load_12" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 210 'bitcast' 'bitcast_ln47_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 211 [3/3] (7.01ns)   --->   "%mul21_i26_1 = fmul i32 %bitcast_ln47_5, i32 %OutPadConv1_load_5" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 211 'fmul' 'mul21_i26_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/2] (1.23ns)   --->   "%Weights_load_13 = load i14 %Weights_addr_13" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 212 'load' 'Weights_load_13' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 213 [1/2] (1.23ns)   --->   "%OutPadConv1_load_6 = load i11 %OutPadConv1_addr_6" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 213 'load' 'OutPadConv1_load_6' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_5 : Operation 214 [1/2] (1.23ns)   --->   "%Weights_load_14 = load i14 %Weights_addr_14" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 214 'load' 'Weights_load_14' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 215 [1/2] (1.23ns)   --->   "%OutPadConv1_load_7 = load i11 %OutPadConv1_addr_7" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 215 'load' 'OutPadConv1_load_7' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_5 : Operation 216 [1/1] (0.77ns)   --->   "%add_ln47_15 = add i7 %p_cast55, i7 32" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 216 'add' 'add_ln47_15' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln47_15 = zext i7 %add_ln47_15" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 217 'zext' 'zext_ln47_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%Weights_addr_15 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_15" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 218 'getelementptr' 'Weights_addr_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 219 [2/2] (1.23ns)   --->   "%Weights_load_15 = load i14 %Weights_addr_15" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 219 'load' 'Weights_load_15' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 220 [1/1] (0.78ns)   --->   "%add_ln47_16 = add i10 %zext_ln41_3, i10 327" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 220 'add' 'add_ln47_16' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln47_16 = zext i10 %add_ln47_16" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 221 'zext' 'zext_ln47_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_8 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_16" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 222 'getelementptr' 'OutPadConv1_addr_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 223 [2/2] (1.23ns)   --->   "%OutPadConv1_load_8 = load i11 %OutPadConv1_addr_8" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 223 'load' 'OutPadConv1_load_8' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_5 : Operation 224 [1/1] (0.77ns)   --->   "%add_ln47_17 = add i7 %p_cast55, i7 33" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 224 'add' 'add_ln47_17' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln47_17 = zext i7 %add_ln47_17" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 225 'zext' 'zext_ln47_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%Weights_addr_16 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_17" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 226 'getelementptr' 'Weights_addr_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 227 [2/2] (1.23ns)   --->   "%Weights_load_16 = load i14 %Weights_addr_16" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 227 'load' 'Weights_load_16' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_5 : Operation 228 [1/1] (0.78ns)   --->   "%add_ln47_18 = add i10 %zext_ln41_3, i10 328" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 228 'add' 'add_ln47_18' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln47_18 = zext i10 %add_ln47_18" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 229 'zext' 'zext_ln47_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_9 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_18" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 230 'getelementptr' 'OutPadConv1_addr_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 231 [2/2] (1.23ns)   --->   "%OutPadConv1_load_9 = load i11 %OutPadConv1_addr_9" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 231 'load' 'OutPadConv1_load_9' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 232 [4/4] (6.43ns)   --->   "%s_5 = fadd i32 %mul21_i1, i32 0" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 232 'fadd' 's_5' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/3] (7.01ns)   --->   "%mul21_i26_5 = fmul i32 %bitcast_ln47_2, i32 %OutPadConv1_load_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 233 'fmul' 'mul21_i26_5' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 234 [1/3] (7.01ns)   --->   "%mul21_i26_6 = fmul i32 %bitcast_ln47_3, i32 %OutPadConv1_load_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 234 'fmul' 'mul21_i26_6' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [2/3] (7.01ns)   --->   "%mul21_i26_4 = fmul i32 %bitcast_ln47_4, i32 %OutPadConv1_load_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 235 'fmul' 'mul21_i26_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [2/3] (7.01ns)   --->   "%mul21_i26_1 = fmul i32 %bitcast_ln47_5, i32 %OutPadConv1_load_5" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 236 'fmul' 'mul21_i26_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln47_6 = bitcast i32 %Weights_load_13" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 237 'bitcast' 'bitcast_ln47_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 238 [3/3] (7.01ns)   --->   "%mul21_i26_1_1 = fmul i32 %bitcast_ln47_6, i32 %OutPadConv1_load_6" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 238 'fmul' 'mul21_i26_1_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln47_7 = bitcast i32 %Weights_load_14" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 239 'bitcast' 'bitcast_ln47_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 240 [3/3] (7.01ns)   --->   "%mul21_i26_1_2 = fmul i32 %bitcast_ln47_7, i32 %OutPadConv1_load_7" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 240 'fmul' 'mul21_i26_1_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/2] (1.23ns)   --->   "%Weights_load_15 = load i14 %Weights_addr_15" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 241 'load' 'Weights_load_15' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 242 [1/2] (1.23ns)   --->   "%OutPadConv1_load_8 = load i11 %OutPadConv1_addr_8" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 242 'load' 'OutPadConv1_load_8' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_6 : Operation 243 [1/2] (1.23ns)   --->   "%Weights_load_16 = load i14 %Weights_addr_16" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 243 'load' 'Weights_load_16' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 244 [1/2] (1.23ns)   --->   "%OutPadConv1_load_9 = load i11 %OutPadConv1_addr_9" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 244 'load' 'OutPadConv1_load_9' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_6 : Operation 245 [1/1] (0.77ns)   --->   "%add_ln47_19 = add i7 %p_cast55, i7 34" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 245 'add' 'add_ln47_19' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln47_19 = zext i7 %add_ln47_19" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 246 'zext' 'zext_ln47_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%Weights_addr_17 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_19" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 247 'getelementptr' 'Weights_addr_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 248 [2/2] (1.23ns)   --->   "%Weights_load_17 = load i14 %Weights_addr_17" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 248 'load' 'Weights_load_17' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 249 [1/1] (0.78ns)   --->   "%add_ln47_20 = add i10 %zext_ln41_3, i10 648" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 249 'add' 'add_ln47_20' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln47_20 = zext i10 %add_ln47_20" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 250 'zext' 'zext_ln47_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_10 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_20" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 251 'getelementptr' 'OutPadConv1_addr_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 252 [2/2] (1.23ns)   --->   "%OutPadConv1_load_10 = load i11 %OutPadConv1_addr_10" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 252 'load' 'OutPadConv1_load_10' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_6 : Operation 253 [1/1] (0.77ns)   --->   "%add_ln47_21 = add i7 %p_cast55, i7 35" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 253 'add' 'add_ln47_21' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln47_21 = zext i7 %add_ln47_21" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 254 'zext' 'zext_ln47_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%Weights_addr_18 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_21" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 255 'getelementptr' 'Weights_addr_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 256 [2/2] (1.23ns)   --->   "%Weights_load_18 = load i14 %Weights_addr_18" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 256 'load' 'Weights_load_18' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_6 : Operation 257 [1/1] (0.78ns)   --->   "%add_ln47_22 = add i10 %zext_ln41_3, i10 649" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 257 'add' 'add_ln47_22' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln47_22 = zext i10 %add_ln47_22" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 258 'zext' 'zext_ln47_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_11 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_22" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 259 'getelementptr' 'OutPadConv1_addr_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 260 [2/2] (1.23ns)   --->   "%OutPadConv1_load_11 = load i11 %OutPadConv1_addr_11" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 260 'load' 'OutPadConv1_load_11' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 261 [3/4] (6.43ns)   --->   "%s_5 = fadd i32 %mul21_i1, i32 0" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 261 'fadd' 's_5' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/3] (7.01ns)   --->   "%mul21_i26_4 = fmul i32 %bitcast_ln47_4, i32 %OutPadConv1_load_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 262 'fmul' 'mul21_i26_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 263 [1/3] (7.01ns)   --->   "%mul21_i26_1 = fmul i32 %bitcast_ln47_5, i32 %OutPadConv1_load_5" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 263 'fmul' 'mul21_i26_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [2/3] (7.01ns)   --->   "%mul21_i26_1_1 = fmul i32 %bitcast_ln47_6, i32 %OutPadConv1_load_6" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 264 'fmul' 'mul21_i26_1_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [2/3] (7.01ns)   --->   "%mul21_i26_1_2 = fmul i32 %bitcast_ln47_7, i32 %OutPadConv1_load_7" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 265 'fmul' 'mul21_i26_1_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%bitcast_ln47_8 = bitcast i32 %Weights_load_15" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 266 'bitcast' 'bitcast_ln47_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 267 [3/3] (7.01ns)   --->   "%mul21_i26_1_3 = fmul i32 %bitcast_ln47_8, i32 %OutPadConv1_load_8" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 267 'fmul' 'mul21_i26_1_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln47_9 = bitcast i32 %Weights_load_16" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 268 'bitcast' 'bitcast_ln47_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 269 [3/3] (7.01ns)   --->   "%mul21_i26_1_4 = fmul i32 %bitcast_ln47_9, i32 %OutPadConv1_load_9" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 269 'fmul' 'mul21_i26_1_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/2] (1.23ns)   --->   "%Weights_load_17 = load i14 %Weights_addr_17" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 270 'load' 'Weights_load_17' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 271 [1/2] (1.23ns)   --->   "%OutPadConv1_load_10 = load i11 %OutPadConv1_addr_10" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 271 'load' 'OutPadConv1_load_10' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_7 : Operation 272 [1/2] (1.23ns)   --->   "%Weights_load_18 = load i14 %Weights_addr_18" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 272 'load' 'Weights_load_18' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 273 [1/2] (1.23ns)   --->   "%OutPadConv1_load_11 = load i11 %OutPadConv1_addr_11" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 273 'load' 'OutPadConv1_load_11' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_7 : Operation 274 [1/1] (0.77ns)   --->   "%add_ln47_23 = add i7 %p_cast55, i7 36" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 274 'add' 'add_ln47_23' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln47_23 = zext i7 %add_ln47_23" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 275 'zext' 'zext_ln47_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%Weights_addr_19 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_23" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 276 'getelementptr' 'Weights_addr_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 277 [2/2] (1.23ns)   --->   "%Weights_load_19 = load i14 %Weights_addr_19" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 277 'load' 'Weights_load_19' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 278 [1/1] (0.78ns)   --->   "%add_ln47_24 = add i10 %zext_ln41_3, i10 650" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 278 'add' 'add_ln47_24' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln47_24 = zext i10 %add_ln47_24" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 279 'zext' 'zext_ln47_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_12 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_24" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 280 'getelementptr' 'OutPadConv1_addr_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 281 [2/2] (1.23ns)   --->   "%OutPadConv1_load_12 = load i11 %OutPadConv1_addr_12" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 281 'load' 'OutPadConv1_load_12' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_7 : Operation 282 [1/1] (0.77ns)   --->   "%add_ln47_25 = add i7 %p_cast55, i7 37" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 282 'add' 'add_ln47_25' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln47_25 = zext i7 %add_ln47_25" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 283 'zext' 'zext_ln47_25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%Weights_addr_20 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_25" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 284 'getelementptr' 'Weights_addr_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 285 [2/2] (1.23ns)   --->   "%Weights_load_20 = load i14 %Weights_addr_20" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 285 'load' 'Weights_load_20' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_7 : Operation 286 [1/1] (0.78ns)   --->   "%add_ln47_26 = add i10 %zext_ln41_3, i10 651" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 286 'add' 'add_ln47_26' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln47_26 = zext i10 %add_ln47_26" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 287 'zext' 'zext_ln47_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_13 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_26" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 288 'getelementptr' 'OutPadConv1_addr_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 289 [2/2] (1.23ns)   --->   "%OutPadConv1_load_13 = load i11 %OutPadConv1_addr_13" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 289 'load' 'OutPadConv1_load_13' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i9 %select_ln39" [Conv.cpp:41->CNN.cpp:32]   --->   Operation 290 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 291 [2/4] (6.43ns)   --->   "%s_5 = fadd i32 %mul21_i1, i32 0" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 291 'fadd' 's_5' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [1/3] (7.01ns)   --->   "%mul21_i26_1_1 = fmul i32 %bitcast_ln47_6, i32 %OutPadConv1_load_6" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 292 'fmul' 'mul21_i26_1_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 293 [1/3] (7.01ns)   --->   "%mul21_i26_1_2 = fmul i32 %bitcast_ln47_7, i32 %OutPadConv1_load_7" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 293 'fmul' 'mul21_i26_1_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 294 [2/3] (7.01ns)   --->   "%mul21_i26_1_3 = fmul i32 %bitcast_ln47_8, i32 %OutPadConv1_load_8" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 294 'fmul' 'mul21_i26_1_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 295 [2/3] (7.01ns)   --->   "%mul21_i26_1_4 = fmul i32 %bitcast_ln47_9, i32 %OutPadConv1_load_9" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 295 'fmul' 'mul21_i26_1_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 296 [1/1] (0.00ns)   --->   "%bitcast_ln47_10 = bitcast i32 %Weights_load_17" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 296 'bitcast' 'bitcast_ln47_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 297 [3/3] (7.01ns)   --->   "%mul21_i26_2 = fmul i32 %bitcast_ln47_10, i32 %OutPadConv1_load_10" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 297 'fmul' 'mul21_i26_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%bitcast_ln47_11 = bitcast i32 %Weights_load_18" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 298 'bitcast' 'bitcast_ln47_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 299 [3/3] (7.01ns)   --->   "%mul21_i26_2_1 = fmul i32 %bitcast_ln47_11, i32 %OutPadConv1_load_11" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 299 'fmul' 'mul21_i26_2_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [1/2] (1.23ns)   --->   "%Weights_load_19 = load i14 %Weights_addr_19" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 300 'load' 'Weights_load_19' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 301 [1/2] (1.23ns)   --->   "%OutPadConv1_load_12 = load i11 %OutPadConv1_addr_12" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 301 'load' 'OutPadConv1_load_12' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_8 : Operation 302 [1/2] (1.23ns)   --->   "%Weights_load_20 = load i14 %Weights_addr_20" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 302 'load' 'Weights_load_20' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 303 [1/2] (1.23ns)   --->   "%OutPadConv1_load_13 = load i11 %OutPadConv1_addr_13" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 303 'load' 'OutPadConv1_load_13' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_8 : Operation 304 [1/1] (0.77ns)   --->   "%add_ln47_27 = add i7 %p_cast55, i7 38" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 304 'add' 'add_ln47_27' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln47_27 = zext i7 %add_ln47_27" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 305 'zext' 'zext_ln47_27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%Weights_addr_21 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_27" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 306 'getelementptr' 'Weights_addr_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 307 [2/2] (1.23ns)   --->   "%Weights_load_21 = load i14 %Weights_addr_21" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 307 'load' 'Weights_load_21' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 308 [1/1] (0.78ns)   --->   "%add_ln47_28 = add i10 %zext_ln41_3, i10 652" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 308 'add' 'add_ln47_28' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln47_28 = zext i10 %add_ln47_28" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 309 'zext' 'zext_ln47_28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_14 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_28" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 310 'getelementptr' 'OutPadConv1_addr_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 311 [2/2] (1.23ns)   --->   "%OutPadConv1_load_14 = load i11 %OutPadConv1_addr_14" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 311 'load' 'OutPadConv1_load_14' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_8 : Operation 312 [1/1] (0.77ns)   --->   "%add_ln47_29 = add i7 %p_cast55, i7 39" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 312 'add' 'add_ln47_29' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln47_29 = zext i7 %add_ln47_29" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 313 'zext' 'zext_ln47_29' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%Weights_addr_22 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_29" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 314 'getelementptr' 'Weights_addr_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 315 [2/2] (1.23ns)   --->   "%Weights_load_22 = load i14 %Weights_addr_22" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 315 'load' 'Weights_load_22' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_8 : Operation 316 [1/1] (0.79ns)   --->   "%add_ln47_30 = add i11 %zext_ln41_2, i11 972" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 316 'add' 'add_ln47_30' <Predicate = (!icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln47_30 = zext i11 %add_ln47_30" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 317 'zext' 'zext_ln47_30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_15 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_30" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 318 'getelementptr' 'OutPadConv1_addr_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 319 [2/2] (1.23ns)   --->   "%OutPadConv1_load_15 = load i11 %OutPadConv1_addr_15" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 319 'load' 'OutPadConv1_load_15' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 320 [1/4] (6.43ns)   --->   "%s_5 = fadd i32 %mul21_i1, i32 0" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 320 'fadd' 's_5' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 321 [1/3] (7.01ns)   --->   "%mul21_i26_1_3 = fmul i32 %bitcast_ln47_8, i32 %OutPadConv1_load_8" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 321 'fmul' 'mul21_i26_1_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 322 [1/3] (7.01ns)   --->   "%mul21_i26_1_4 = fmul i32 %bitcast_ln47_9, i32 %OutPadConv1_load_9" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 322 'fmul' 'mul21_i26_1_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [2/3] (7.01ns)   --->   "%mul21_i26_2 = fmul i32 %bitcast_ln47_10, i32 %OutPadConv1_load_10" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 323 'fmul' 'mul21_i26_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 324 [2/3] (7.01ns)   --->   "%mul21_i26_2_1 = fmul i32 %bitcast_ln47_11, i32 %OutPadConv1_load_11" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 324 'fmul' 'mul21_i26_2_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln47_12 = bitcast i32 %Weights_load_19" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 325 'bitcast' 'bitcast_ln47_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 326 [3/3] (7.01ns)   --->   "%mul21_i26_2_2 = fmul i32 %bitcast_ln47_12, i32 %OutPadConv1_load_12" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 326 'fmul' 'mul21_i26_2_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%bitcast_ln47_13 = bitcast i32 %Weights_load_20" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 327 'bitcast' 'bitcast_ln47_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 328 [3/3] (7.01ns)   --->   "%mul21_i26_2_3 = fmul i32 %bitcast_ln47_13, i32 %OutPadConv1_load_13" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 328 'fmul' 'mul21_i26_2_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 329 [1/2] (1.23ns)   --->   "%Weights_load_21 = load i14 %Weights_addr_21" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 329 'load' 'Weights_load_21' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 330 [1/2] (1.23ns)   --->   "%OutPadConv1_load_14 = load i11 %OutPadConv1_addr_14" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 330 'load' 'OutPadConv1_load_14' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_9 : Operation 331 [1/2] (1.23ns)   --->   "%Weights_load_22 = load i14 %Weights_addr_22" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 331 'load' 'Weights_load_22' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 332 [1/2] (1.23ns)   --->   "%OutPadConv1_load_15 = load i11 %OutPadConv1_addr_15" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 332 'load' 'OutPadConv1_load_15' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_9 : Operation 333 [1/1] (0.77ns)   --->   "%add_ln47_31 = add i7 %p_cast55, i7 40" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 333 'add' 'add_ln47_31' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln47_31 = zext i7 %add_ln47_31" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 334 'zext' 'zext_ln47_31' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%Weights_addr_23 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_31" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 335 'getelementptr' 'Weights_addr_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 336 [2/2] (1.23ns)   --->   "%Weights_load_23 = load i14 %Weights_addr_23" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 336 'load' 'Weights_load_23' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 337 [1/1] (0.79ns)   --->   "%add_ln47_32 = add i11 %zext_ln41_2, i11 973" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 337 'add' 'add_ln47_32' <Predicate = (!icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln47_32 = zext i11 %add_ln47_32" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 338 'zext' 'zext_ln47_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_16 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_32" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 339 'getelementptr' 'OutPadConv1_addr_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 340 [2/2] (1.23ns)   --->   "%OutPadConv1_load_16 = load i11 %OutPadConv1_addr_16" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 340 'load' 'OutPadConv1_load_16' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_9 : Operation 341 [1/1] (0.77ns)   --->   "%add_ln47_33 = add i7 %p_cast55, i7 41" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 341 'add' 'add_ln47_33' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln47_33 = zext i7 %add_ln47_33" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 342 'zext' 'zext_ln47_33' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%Weights_addr_24 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_33" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 343 'getelementptr' 'Weights_addr_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 344 [2/2] (1.23ns)   --->   "%Weights_load_24 = load i14 %Weights_addr_24" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 344 'load' 'Weights_load_24' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_9 : Operation 345 [1/1] (0.79ns)   --->   "%add_ln47_34 = add i11 %zext_ln41_2, i11 974" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 345 'add' 'add_ln47_34' <Predicate = (!icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln47_34 = zext i11 %add_ln47_34" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 346 'zext' 'zext_ln47_34' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_17 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_34" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 347 'getelementptr' 'OutPadConv1_addr_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 348 [2/2] (1.23ns)   --->   "%OutPadConv1_load_17 = load i11 %OutPadConv1_addr_17" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 348 'load' 'OutPadConv1_load_17' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 349 [4/4] (6.43ns)   --->   "%s_6 = fadd i32 %s_5, i32 %mul21_i26_s" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 349 'fadd' 's_6' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 350 [1/3] (7.01ns)   --->   "%mul21_i26_2 = fmul i32 %bitcast_ln47_10, i32 %OutPadConv1_load_10" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 350 'fmul' 'mul21_i26_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 351 [1/3] (7.01ns)   --->   "%mul21_i26_2_1 = fmul i32 %bitcast_ln47_11, i32 %OutPadConv1_load_11" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 351 'fmul' 'mul21_i26_2_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 352 [2/3] (7.01ns)   --->   "%mul21_i26_2_2 = fmul i32 %bitcast_ln47_12, i32 %OutPadConv1_load_12" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 352 'fmul' 'mul21_i26_2_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 353 [2/3] (7.01ns)   --->   "%mul21_i26_2_3 = fmul i32 %bitcast_ln47_13, i32 %OutPadConv1_load_13" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 353 'fmul' 'mul21_i26_2_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln47_14 = bitcast i32 %Weights_load_21" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 354 'bitcast' 'bitcast_ln47_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 355 [3/3] (7.01ns)   --->   "%mul21_i26_2_4 = fmul i32 %bitcast_ln47_14, i32 %OutPadConv1_load_14" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 355 'fmul' 'mul21_i26_2_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 356 [1/1] (0.00ns)   --->   "%bitcast_ln47_15 = bitcast i32 %Weights_load_22" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 356 'bitcast' 'bitcast_ln47_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 357 [3/3] (7.01ns)   --->   "%mul21_i26_3 = fmul i32 %bitcast_ln47_15, i32 %OutPadConv1_load_15" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 357 'fmul' 'mul21_i26_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 358 [1/2] (1.23ns)   --->   "%Weights_load_23 = load i14 %Weights_addr_23" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 358 'load' 'Weights_load_23' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 359 [1/2] (1.23ns)   --->   "%OutPadConv1_load_16 = load i11 %OutPadConv1_addr_16" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 359 'load' 'OutPadConv1_load_16' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_10 : Operation 360 [1/2] (1.23ns)   --->   "%Weights_load_24 = load i14 %Weights_addr_24" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 360 'load' 'Weights_load_24' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 361 [1/2] (1.23ns)   --->   "%OutPadConv1_load_17 = load i11 %OutPadConv1_addr_17" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 361 'load' 'OutPadConv1_load_17' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_10 : Operation 362 [1/1] (0.77ns)   --->   "%add_ln47_35 = add i7 %p_cast55, i7 42" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 362 'add' 'add_ln47_35' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln47_35 = zext i7 %add_ln47_35" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 363 'zext' 'zext_ln47_35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "%Weights_addr_25 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_35" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 364 'getelementptr' 'Weights_addr_25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 365 [2/2] (1.23ns)   --->   "%Weights_load_25 = load i14 %Weights_addr_25" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 365 'load' 'Weights_load_25' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 366 [1/1] (0.79ns)   --->   "%add_ln47_36 = add i11 %zext_ln41_2, i11 975" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 366 'add' 'add_ln47_36' <Predicate = (!icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln47_36 = zext i11 %add_ln47_36" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 367 'zext' 'zext_ln47_36' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 368 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_18 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_36" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 368 'getelementptr' 'OutPadConv1_addr_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 369 [2/2] (1.23ns)   --->   "%OutPadConv1_load_18 = load i11 %OutPadConv1_addr_18" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 369 'load' 'OutPadConv1_load_18' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_10 : Operation 370 [1/1] (0.77ns)   --->   "%add_ln47_37 = add i7 %p_cast55, i7 43" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 370 'add' 'add_ln47_37' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln47_37 = zext i7 %add_ln47_37" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 371 'zext' 'zext_ln47_37' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 372 [1/1] (0.00ns)   --->   "%Weights_addr_26 = getelementptr i32 %Weights, i64 0, i64 %zext_ln47_37" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 372 'getelementptr' 'Weights_addr_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 373 [2/2] (1.23ns)   --->   "%Weights_load_26 = load i14 %Weights_addr_26" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 373 'load' 'Weights_load_26' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 374 [1/1] (0.79ns)   --->   "%add_ln47_38 = add i11 %zext_ln41_2, i11 976" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 374 'add' 'add_ln47_38' <Predicate = (!icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln47_38 = zext i11 %add_ln47_38" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 375 'zext' 'zext_ln47_38' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 376 [1/1] (0.00ns)   --->   "%OutPadConv1_addr_19 = getelementptr i32 %OutPadConv1, i64 0, i64 %zext_ln47_38" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 376 'getelementptr' 'OutPadConv1_addr_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 377 [2/2] (1.23ns)   --->   "%OutPadConv1_load_19 = load i11 %OutPadConv1_addr_19" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 377 'load' 'OutPadConv1_load_19' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 378 [3/4] (6.43ns)   --->   "%s_6 = fadd i32 %s_5, i32 %mul21_i26_s" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 378 'fadd' 's_6' <Predicate = (!icmp_ln39)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 379 [1/3] (7.01ns)   --->   "%mul21_i26_2_2 = fmul i32 %bitcast_ln47_12, i32 %OutPadConv1_load_12" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 379 'fmul' 'mul21_i26_2_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 380 [1/3] (7.01ns)   --->   "%mul21_i26_2_3 = fmul i32 %bitcast_ln47_13, i32 %OutPadConv1_load_13" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 380 'fmul' 'mul21_i26_2_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 381 [2/3] (7.01ns)   --->   "%mul21_i26_2_4 = fmul i32 %bitcast_ln47_14, i32 %OutPadConv1_load_14" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 381 'fmul' 'mul21_i26_2_4' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 382 [2/3] (7.01ns)   --->   "%mul21_i26_3 = fmul i32 %bitcast_ln47_15, i32 %OutPadConv1_load_15" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 382 'fmul' 'mul21_i26_3' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 383 [1/1] (0.00ns)   --->   "%bitcast_ln47_16 = bitcast i32 %Weights_load_23" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 383 'bitcast' 'bitcast_ln47_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 384 [3/3] (7.01ns)   --->   "%mul21_i26_3_1 = fmul i32 %bitcast_ln47_16, i32 %OutPadConv1_load_16" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 384 'fmul' 'mul21_i26_3_1' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 385 [1/1] (0.00ns)   --->   "%bitcast_ln47_17 = bitcast i32 %Weights_load_24" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 385 'bitcast' 'bitcast_ln47_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 386 [3/3] (7.01ns)   --->   "%mul21_i26_3_2 = fmul i32 %bitcast_ln47_17, i32 %OutPadConv1_load_17" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 386 'fmul' 'mul21_i26_3_2' <Predicate = (!icmp_ln39)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 387 [1/2] (1.23ns)   --->   "%Weights_load_25 = load i14 %Weights_addr_25" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 387 'load' 'Weights_load_25' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 388 [1/2] (1.23ns)   --->   "%OutPadConv1_load_18 = load i11 %OutPadConv1_addr_18" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 388 'load' 'OutPadConv1_load_18' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>
ST_11 : Operation 389 [1/2] (1.23ns)   --->   "%Weights_load_26 = load i14 %Weights_addr_26" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 389 'load' 'Weights_load_26' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 390 [1/2] (1.23ns)   --->   "%OutPadConv1_load_19 = load i11 %OutPadConv1_addr_19" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 390 'load' 'OutPadConv1_load_19' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1296> <RAM>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 391 [2/4] (6.43ns)   --->   "%s_6 = fadd i32 %s_5, i32 %mul21_i26_s" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 391 'fadd' 's_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 392 [1/3] (7.01ns)   --->   "%mul21_i26_2_4 = fmul i32 %bitcast_ln47_14, i32 %OutPadConv1_load_14" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 392 'fmul' 'mul21_i26_2_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 393 [1/3] (7.01ns)   --->   "%mul21_i26_3 = fmul i32 %bitcast_ln47_15, i32 %OutPadConv1_load_15" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 393 'fmul' 'mul21_i26_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 394 [2/3] (7.01ns)   --->   "%mul21_i26_3_1 = fmul i32 %bitcast_ln47_16, i32 %OutPadConv1_load_16" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 394 'fmul' 'mul21_i26_3_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 395 [2/3] (7.01ns)   --->   "%mul21_i26_3_2 = fmul i32 %bitcast_ln47_17, i32 %OutPadConv1_load_17" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 395 'fmul' 'mul21_i26_3_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 396 [1/1] (0.00ns)   --->   "%bitcast_ln47_18 = bitcast i32 %Weights_load_25" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 396 'bitcast' 'bitcast_ln47_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 397 [3/3] (7.01ns)   --->   "%mul21_i26_3_3 = fmul i32 %bitcast_ln47_18, i32 %OutPadConv1_load_18" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 397 'fmul' 'mul21_i26_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 398 [1/1] (0.00ns)   --->   "%bitcast_ln47_19 = bitcast i32 %Weights_load_26" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 398 'bitcast' 'bitcast_ln47_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 399 [3/3] (7.01ns)   --->   "%mul21_i26_3_4 = fmul i32 %bitcast_ln47_19, i32 %OutPadConv1_load_19" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 399 'fmul' 'mul21_i26_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 400 [1/4] (6.43ns)   --->   "%s_6 = fadd i32 %s_5, i32 %mul21_i26_s" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 400 'fadd' 's_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 401 [1/3] (7.01ns)   --->   "%mul21_i26_3_1 = fmul i32 %bitcast_ln47_16, i32 %OutPadConv1_load_16" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 401 'fmul' 'mul21_i26_3_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 402 [1/3] (7.01ns)   --->   "%mul21_i26_3_2 = fmul i32 %bitcast_ln47_17, i32 %OutPadConv1_load_17" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 402 'fmul' 'mul21_i26_3_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 403 [2/3] (7.01ns)   --->   "%mul21_i26_3_3 = fmul i32 %bitcast_ln47_18, i32 %OutPadConv1_load_18" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 403 'fmul' 'mul21_i26_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 404 [2/3] (7.01ns)   --->   "%mul21_i26_3_4 = fmul i32 %bitcast_ln47_19, i32 %OutPadConv1_load_19" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 404 'fmul' 'mul21_i26_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 405 [4/4] (6.43ns)   --->   "%s_7 = fadd i32 %s_6, i32 %mul21_i26_5" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 405 'fadd' 's_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 406 [1/3] (7.01ns)   --->   "%mul21_i26_3_3 = fmul i32 %bitcast_ln47_18, i32 %OutPadConv1_load_18" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 406 'fmul' 'mul21_i26_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 407 [1/3] (7.01ns)   --->   "%mul21_i26_3_4 = fmul i32 %bitcast_ln47_19, i32 %OutPadConv1_load_19" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 407 'fmul' 'mul21_i26_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 408 [3/4] (6.43ns)   --->   "%s_7 = fadd i32 %s_6, i32 %mul21_i26_5" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 408 'fadd' 's_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 409 [2/4] (6.43ns)   --->   "%s_7 = fadd i32 %s_6, i32 %mul21_i26_5" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 409 'fadd' 's_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 410 [1/4] (6.43ns)   --->   "%s_7 = fadd i32 %s_6, i32 %mul21_i26_5" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 410 'fadd' 's_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 411 [4/4] (6.43ns)   --->   "%s_8 = fadd i32 %s_7, i32 %mul21_i26_6" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 411 'fadd' 's_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 412 [3/4] (6.43ns)   --->   "%s_8 = fadd i32 %s_7, i32 %mul21_i26_6" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 412 'fadd' 's_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 413 [2/4] (6.43ns)   --->   "%s_8 = fadd i32 %s_7, i32 %mul21_i26_6" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 413 'fadd' 's_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 414 [1/4] (6.43ns)   --->   "%s_8 = fadd i32 %s_7, i32 %mul21_i26_6" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 414 'fadd' 's_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 415 [4/4] (6.43ns)   --->   "%s_9 = fadd i32 %s_8, i32 %mul21_i26_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 415 'fadd' 's_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 416 [3/4] (6.43ns)   --->   "%s_9 = fadd i32 %s_8, i32 %mul21_i26_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 416 'fadd' 's_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 417 [2/4] (6.43ns)   --->   "%s_9 = fadd i32 %s_8, i32 %mul21_i26_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 417 'fadd' 's_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 418 [1/4] (6.43ns)   --->   "%s_9 = fadd i32 %s_8, i32 %mul21_i26_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 418 'fadd' 's_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 419 [4/4] (6.43ns)   --->   "%s = fadd i32 %s_9, i32 %mul21_i26_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 419 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 420 [3/4] (6.43ns)   --->   "%s = fadd i32 %s_9, i32 %mul21_i26_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 420 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 421 [2/4] (6.43ns)   --->   "%s = fadd i32 %s_9, i32 %mul21_i26_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 421 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 422 [1/4] (6.43ns)   --->   "%s = fadd i32 %s_9, i32 %mul21_i26_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 422 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 423 [4/4] (6.43ns)   --->   "%s_143 = fadd i32 %s, i32 %mul21_i26_1_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 423 'fadd' 's_143' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 424 [3/4] (6.43ns)   --->   "%s_143 = fadd i32 %s, i32 %mul21_i26_1_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 424 'fadd' 's_143' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 425 [2/4] (6.43ns)   --->   "%s_143 = fadd i32 %s, i32 %mul21_i26_1_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 425 'fadd' 's_143' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 426 [1/4] (6.43ns)   --->   "%s_143 = fadd i32 %s, i32 %mul21_i26_1_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 426 'fadd' 's_143' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 427 [4/4] (6.43ns)   --->   "%s_144 = fadd i32 %s_143, i32 %mul21_i26_1_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 427 'fadd' 's_144' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 428 [3/4] (6.43ns)   --->   "%s_144 = fadd i32 %s_143, i32 %mul21_i26_1_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 428 'fadd' 's_144' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 429 [2/4] (6.43ns)   --->   "%s_144 = fadd i32 %s_143, i32 %mul21_i26_1_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 429 'fadd' 's_144' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 430 [1/4] (6.43ns)   --->   "%s_144 = fadd i32 %s_143, i32 %mul21_i26_1_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 430 'fadd' 's_144' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 431 [4/4] (6.43ns)   --->   "%s_145 = fadd i32 %s_144, i32 %mul21_i26_1_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 431 'fadd' 's_145' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 432 [3/4] (6.43ns)   --->   "%s_145 = fadd i32 %s_144, i32 %mul21_i26_1_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 432 'fadd' 's_145' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 433 [2/4] (6.43ns)   --->   "%s_145 = fadd i32 %s_144, i32 %mul21_i26_1_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 433 'fadd' 's_145' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 434 [1/4] (6.43ns)   --->   "%s_145 = fadd i32 %s_144, i32 %mul21_i26_1_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 434 'fadd' 's_145' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 435 [4/4] (6.43ns)   --->   "%s_146 = fadd i32 %s_145, i32 %mul21_i26_1_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 435 'fadd' 's_146' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 436 [3/4] (6.43ns)   --->   "%s_146 = fadd i32 %s_145, i32 %mul21_i26_1_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 436 'fadd' 's_146' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 437 [2/4] (6.43ns)   --->   "%s_146 = fadd i32 %s_145, i32 %mul21_i26_1_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 437 'fadd' 's_146' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 438 [1/4] (6.43ns)   --->   "%s_146 = fadd i32 %s_145, i32 %mul21_i26_1_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 438 'fadd' 's_146' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 439 [4/4] (6.43ns)   --->   "%s_147 = fadd i32 %s_146, i32 %mul21_i26_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 439 'fadd' 's_147' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 440 [3/4] (6.43ns)   --->   "%s_147 = fadd i32 %s_146, i32 %mul21_i26_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 440 'fadd' 's_147' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 441 [2/4] (6.43ns)   --->   "%s_147 = fadd i32 %s_146, i32 %mul21_i26_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 441 'fadd' 's_147' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 442 [1/4] (6.43ns)   --->   "%s_147 = fadd i32 %s_146, i32 %mul21_i26_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 442 'fadd' 's_147' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 443 [4/4] (6.43ns)   --->   "%s_148 = fadd i32 %s_147, i32 %mul21_i26_2_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 443 'fadd' 's_148' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 444 [3/4] (6.43ns)   --->   "%s_148 = fadd i32 %s_147, i32 %mul21_i26_2_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 444 'fadd' 's_148' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : Operation 445 [2/4] (6.43ns)   --->   "%s_148 = fadd i32 %s_147, i32 %mul21_i26_2_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 445 'fadd' 's_148' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : Operation 446 [1/4] (6.43ns)   --->   "%s_148 = fadd i32 %s_147, i32 %mul21_i26_2_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 446 'fadd' 's_148' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 447 [4/4] (6.43ns)   --->   "%s_149 = fadd i32 %s_148, i32 %mul21_i26_2_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 447 'fadd' 's_149' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : Operation 448 [3/4] (6.43ns)   --->   "%s_149 = fadd i32 %s_148, i32 %mul21_i26_2_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 448 'fadd' 's_149' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.43>
ST_56 : Operation 449 [2/4] (6.43ns)   --->   "%s_149 = fadd i32 %s_148, i32 %mul21_i26_2_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 449 'fadd' 's_149' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.43>
ST_57 : Operation 450 [1/4] (6.43ns)   --->   "%s_149 = fadd i32 %s_148, i32 %mul21_i26_2_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 450 'fadd' 's_149' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 451 [4/4] (6.43ns)   --->   "%s_150 = fadd i32 %s_149, i32 %mul21_i26_2_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 451 'fadd' 's_150' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : Operation 452 [3/4] (6.43ns)   --->   "%s_150 = fadd i32 %s_149, i32 %mul21_i26_2_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 452 'fadd' 's_150' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.43>
ST_60 : Operation 453 [2/4] (6.43ns)   --->   "%s_150 = fadd i32 %s_149, i32 %mul21_i26_2_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 453 'fadd' 's_150' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : Operation 454 [1/4] (6.43ns)   --->   "%s_150 = fadd i32 %s_149, i32 %mul21_i26_2_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 454 'fadd' 's_150' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 455 [4/4] (6.43ns)   --->   "%s_151 = fadd i32 %s_150, i32 %mul21_i26_2_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 455 'fadd' 's_151' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.43>
ST_63 : Operation 456 [3/4] (6.43ns)   --->   "%s_151 = fadd i32 %s_150, i32 %mul21_i26_2_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 456 'fadd' 's_151' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.43>
ST_64 : Operation 457 [2/4] (6.43ns)   --->   "%s_151 = fadd i32 %s_150, i32 %mul21_i26_2_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 457 'fadd' 's_151' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.43>
ST_65 : Operation 458 [1/4] (6.43ns)   --->   "%s_151 = fadd i32 %s_150, i32 %mul21_i26_2_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 458 'fadd' 's_151' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 459 [4/4] (6.43ns)   --->   "%s_152 = fadd i32 %s_151, i32 %mul21_i26_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 459 'fadd' 's_152' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 460 [3/4] (6.43ns)   --->   "%s_152 = fadd i32 %s_151, i32 %mul21_i26_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 460 'fadd' 's_152' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : Operation 461 [2/4] (6.43ns)   --->   "%s_152 = fadd i32 %s_151, i32 %mul21_i26_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 461 'fadd' 's_152' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 462 [1/4] (6.43ns)   --->   "%s_152 = fadd i32 %s_151, i32 %mul21_i26_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 462 'fadd' 's_152' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 463 [4/4] (6.43ns)   --->   "%s_153 = fadd i32 %s_152, i32 %mul21_i26_3_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 463 'fadd' 's_153' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 464 [3/4] (6.43ns)   --->   "%s_153 = fadd i32 %s_152, i32 %mul21_i26_3_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 464 'fadd' 's_153' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : Operation 465 [2/4] (6.43ns)   --->   "%s_153 = fadd i32 %s_152, i32 %mul21_i26_3_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 465 'fadd' 's_153' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 466 [1/4] (6.43ns)   --->   "%s_153 = fadd i32 %s_152, i32 %mul21_i26_3_1" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 466 'fadd' 's_153' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 467 [4/4] (6.43ns)   --->   "%s_154 = fadd i32 %s_153, i32 %mul21_i26_3_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 467 'fadd' 's_154' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : Operation 468 [3/4] (6.43ns)   --->   "%s_154 = fadd i32 %s_153, i32 %mul21_i26_3_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 468 'fadd' 's_154' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.43>
ST_76 : Operation 469 [2/4] (6.43ns)   --->   "%s_154 = fadd i32 %s_153, i32 %mul21_i26_3_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 469 'fadd' 's_154' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.43>
ST_77 : Operation 470 [1/1] (0.00ns)   --->   "%arrayidx9_sum = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %select_ln39_1" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 470 'bitconcatenate' 'arrayidx9_sum' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 471 [1/1] (0.00ns)   --->   "%arrayidx9_sum_cast_cast_cast = sext i6 %arrayidx9_sum" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 471 'sext' 'arrayidx9_sum_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 472 [1/1] (0.00ns)   --->   "%arrayidx9_sum_cast_cast_cast_cast = zext i7 %arrayidx9_sum_cast_cast_cast" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 472 'zext' 'arrayidx9_sum_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 473 [1/1] (0.00ns)   --->   "%Weights_addr_6 = getelementptr i32 %Weights, i64 0, i64 %arrayidx9_sum_cast_cast_cast_cast" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 473 'getelementptr' 'Weights_addr_6' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 474 [2/2] (1.23ns)   --->   "%Weights_load_6 = load i14 %Weights_addr_6" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 474 'load' 'Weights_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_77 : Operation 475 [1/4] (6.43ns)   --->   "%s_154 = fadd i32 %s_153, i32 %mul21_i26_3_2" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 475 'fadd' 's_154' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 476 [1/2] (1.23ns)   --->   "%Weights_load_6 = load i14 %Weights_addr_6" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 476 'load' 'Weights_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_78 : Operation 477 [4/4] (6.43ns)   --->   "%s_155 = fadd i32 %s_154, i32 %mul21_i26_3_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 477 'fadd' 's_155' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.43>
ST_79 : Operation 478 [3/4] (6.43ns)   --->   "%s_155 = fadd i32 %s_154, i32 %mul21_i26_3_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 478 'fadd' 's_155' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.43>
ST_80 : Operation 479 [2/4] (6.43ns)   --->   "%s_155 = fadd i32 %s_154, i32 %mul21_i26_3_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 479 'fadd' 's_155' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 514 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 514 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 81 <SV = 80> <Delay = 6.43>
ST_81 : Operation 480 [1/4] (6.43ns)   --->   "%s_155 = fadd i32 %s_154, i32 %mul21_i26_3_3" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 480 'fadd' 's_155' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 481 [4/4] (6.43ns)   --->   "%s_156 = fadd i32 %s_155, i32 %mul21_i26_3_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 481 'fadd' 's_156' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.43>
ST_83 : Operation 482 [3/4] (6.43ns)   --->   "%s_156 = fadd i32 %s_155, i32 %mul21_i26_3_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 482 'fadd' 's_156' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.43>
ST_84 : Operation 483 [2/4] (6.43ns)   --->   "%s_156 = fadd i32 %s_155, i32 %mul21_i26_3_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 483 'fadd' 's_156' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.43>
ST_85 : Operation 484 [1/4] (6.43ns)   --->   "%s_156 = fadd i32 %s_155, i32 %mul21_i26_3_4" [Conv.cpp:47->CNN.cpp:32]   --->   Operation 484 'fadd' 's_156' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : Operation 485 [1/1] (0.00ns)   --->   "%empty_146 = bitcast i32 %Weights_load_6" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 485 'bitcast' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 486 [4/4] (6.43ns)   --->   "%add28_i1 = fadd i32 %s_156, i32 %empty_146" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 486 'fadd' 'add28_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.43>
ST_87 : Operation 487 [3/4] (6.43ns)   --->   "%add28_i1 = fadd i32 %s_156, i32 %empty_146" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 487 'fadd' 'add28_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.43>
ST_88 : Operation 488 [2/4] (6.43ns)   --->   "%add28_i1 = fadd i32 %s_156, i32 %empty_146" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 488 'fadd' 'add28_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.43>
ST_89 : Operation 489 [1/4] (6.43ns)   --->   "%add28_i1 = fadd i32 %s_156, i32 %empty_146" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 489 'fadd' 'add28_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.78>
ST_90 : Operation 490 [2/2] (2.78ns)   --->   "%tmp_8 = fcmp_olt  i32 %add28_i1, i32 0" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 490 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 4.46>
ST_91 : Operation 491 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_39_1_loop_for_ap_1_str"   --->   Operation 491 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 492 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 492 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 493 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %empty, i8 0" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 493 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 494 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i10 %p_shl5" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 494 'zext' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 495 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty, i6 0" [Conv.cpp:39->CNN.cpp:32]   --->   Operation 495 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %p_shl6" [Conv.cpp:41->CNN.cpp:32]   --->   Operation 496 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 497 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:41->CNN.cpp:32]   --->   Operation 497 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 498 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add28_i1" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 498 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 499 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 500 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 501 [1/1] (0.76ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp_7, i8 255" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 501 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 502 [1/1] (0.92ns)   --->   "%icmp_ln49_1 = icmp_eq  i23 %trunc_ln49, i23 0" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 502 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49 = or i1 %icmp_ln49_1, i1 %icmp_ln49" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 503 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 504 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_olt  i32 %add28_i1, i32 0" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 504 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_8" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 505 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 506 [1/1] (0.77ns)   --->   "%add_ln49_1 = add i9 %zext_ln41, i9 %select_ln39" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 506 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i9 %add_ln49_1" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 507 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 508 [1/1] (0.78ns)   --->   "%add_ln49 = add i11 %zext_ln49, i11 %p_shl5_cast" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 508 'add' 'add_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i11 %add_ln49" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 509 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 510 [1/1] (0.00ns)   --->   "%OutConv1_addr = getelementptr i32 %OutConv1, i64 0, i64 %zext_ln49_1" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 510 'getelementptr' 'OutConv1_addr' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 511 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %and_ln49, i32 0, i32 %add28_i1" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 511 'select' 'select_ln49' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 512 [1/1] (1.23ns)   --->   "%store_ln49 = store i32 %select_ln49, i11 %OutConv1_addr" [Conv.cpp:49->CNN.cpp:32]   --->   Operation 512 'store' 'store_ln49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_91 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln41 = br void %loop_for_fc_1.i" [Conv.cpp:41->CNN.cpp:32]   --->   Operation 513 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.614ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln41', Conv.cpp:41->CNN.cpp:32) of constant 0 on local variable 'y', Conv.cpp:41->CNN.cpp:32 [10]  (0.427 ns)
	'load' operation 9 bit ('y_load', Conv.cpp:41->CNN.cpp:32) on local variable 'y', Conv.cpp:41->CNN.cpp:32 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln41', Conv.cpp:41->CNN.cpp:32) [22]  (0.776 ns)
	'select' operation 9 bit ('select_ln39', Conv.cpp:39->CNN.cpp:32) [23]  (0.398 ns)
	'add' operation 9 bit ('add_ln47_2', Conv.cpp:47->CNN.cpp:32) [57]  (0.776 ns)
	'getelementptr' operation 11 bit ('OutPadConv1_addr_1', Conv.cpp:47->CNN.cpp:32) [59]  (0.000 ns)
	'load' operation 32 bit ('OutPadConv1_load_1', Conv.cpp:47->CNN.cpp:32) on array 'OutPadConv1' [60]  (1.237 ns)

 <State 2>: 2.018ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln47_3', Conv.cpp:47->CNN.cpp:32) [63]  (0.781 ns)
	'getelementptr' operation 14 bit ('Weights_addr_9', Conv.cpp:47->CNN.cpp:32) [65]  (0.000 ns)
	'load' operation 32 bit ('Weights_load_9', Conv.cpp:47->CNN.cpp:32) on array 'Weights' [66]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i1', Conv.cpp:47->CNN.cpp:32) [50]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i1', Conv.cpp:47->CNN.cpp:32) [50]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i1', Conv.cpp:47->CNN.cpp:32) [50]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i26_5', Conv.cpp:47->CNN.cpp:32) [72]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i26_4', Conv.cpp:47->CNN.cpp:32) [94]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i26_1_1', Conv.cpp:47->CNN.cpp:32) [116]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i26_1_3', Conv.cpp:47->CNN.cpp:32) [138]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i26_2', Conv.cpp:47->CNN.cpp:32) [160]  (7.016 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i26_2_2', Conv.cpp:47->CNN.cpp:32) [182]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i26_2_4', Conv.cpp:47->CNN.cpp:32) [204]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i26_3_1', Conv.cpp:47->CNN.cpp:32) [226]  (7.016 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i26_3_3', Conv.cpp:47->CNN.cpp:32) [248]  (7.016 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [73]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [73]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [73]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [84]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [84]  (6.437 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [84]  (6.437 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [84]  (6.437 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [95]  (6.437 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [95]  (6.437 ns)

 <State 24>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [95]  (6.437 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [95]  (6.437 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [106]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [106]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [106]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [106]  (6.437 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [117]  (6.437 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [117]  (6.437 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [117]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [117]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [128]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [128]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [128]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [128]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [139]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [139]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [139]  (6.437 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [139]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [150]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [150]  (6.437 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [150]  (6.437 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [150]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [161]  (6.437 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [161]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [161]  (6.437 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [161]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [172]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [172]  (6.437 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [172]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [172]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [183]  (6.437 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [183]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [183]  (6.437 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [183]  (6.437 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [194]  (6.437 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [194]  (6.437 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [194]  (6.437 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [194]  (6.437 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [205]  (6.437 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [205]  (6.437 ns)

 <State 64>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [205]  (6.437 ns)

 <State 65>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [205]  (6.437 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [216]  (6.437 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [216]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [216]  (6.437 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [216]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [227]  (6.437 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [227]  (6.437 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [227]  (6.437 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [227]  (6.437 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [238]  (6.437 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [238]  (6.437 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [238]  (6.437 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [238]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [249]  (6.437 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [249]  (6.437 ns)

 <State 80>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [249]  (6.437 ns)

 <State 81>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [249]  (6.437 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [260]  (6.437 ns)

 <State 83>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [260]  (6.437 ns)

 <State 84>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [260]  (6.437 ns)

 <State 85>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:47->CNN.cpp:32) [260]  (6.437 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i1', Conv.cpp:49->CNN.cpp:32) [261]  (6.437 ns)

 <State 87>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i1', Conv.cpp:49->CNN.cpp:32) [261]  (6.437 ns)

 <State 88>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i1', Conv.cpp:49->CNN.cpp:32) [261]  (6.437 ns)

 <State 89>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i1', Conv.cpp:49->CNN.cpp:32) [261]  (6.437 ns)

 <State 90>: 2.782ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_8', Conv.cpp:49->CNN.cpp:32) [268]  (2.782 ns)

 <State 91>: 4.468ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_8', Conv.cpp:49->CNN.cpp:32) [268]  (2.782 ns)
	'and' operation 1 bit ('and_ln49', Conv.cpp:49->CNN.cpp:32) [269]  (0.000 ns)
	'select' operation 32 bit ('select_ln49', Conv.cpp:49->CNN.cpp:32) [275]  (0.449 ns)
	'store' operation 0 bit ('store_ln49', Conv.cpp:49->CNN.cpp:32) of variable 'select_ln49', Conv.cpp:49->CNN.cpp:32 on array 'OutConv1' [276]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
