
my12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00029250  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001d0d4  08029450  08029450  00039450  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08046524  08046524  000606c4  2**0
                  CONTENTS
  4 .ARM          00000008  08046524  08046524  00056524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0804652c  0804652c  000606c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0804652c  0804652c  0005652c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08046530  08046530  00056530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006c4  20000000  08046534  00060000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0002f6c4  200006c8  08046bf8  000606c8  2**3
                  ALLOC
 10 ._user_heap_stack 0001c804  2002fd8c  08046bf8  0006fd8c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000606c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0008e280  00000000  00000000  000606f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0001320f  00000000  00000000  000ee972  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0005283f  00000000  00000000  00101b81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003700  00000000  00000000  001543c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000095b8  00000000  00000000  00157ac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000485f6  00000000  00000000  00161078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0008f07e  00000000  00000000  001a966e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0013a438  00000000  00000000  002386ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00372b24  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000d51c  00000000  00000000  00372b74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200006c8 	.word	0x200006c8
 800021c:	00000000 	.word	0x00000000
 8000220:	08029438 	.word	0x08029438

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200006cc 	.word	0x200006cc
 800023c:	08029438 	.word	0x08029438

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
 8000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 8000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 800026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_ldivmod>:
 8000310:	b97b      	cbnz	r3, 8000332 <__aeabi_ldivmod+0x22>
 8000312:	b972      	cbnz	r2, 8000332 <__aeabi_ldivmod+0x22>
 8000314:	2900      	cmp	r1, #0
 8000316:	bfbe      	ittt	lt
 8000318:	2000      	movlt	r0, #0
 800031a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800031e:	e006      	blt.n	800032e <__aeabi_ldivmod+0x1e>
 8000320:	bf08      	it	eq
 8000322:	2800      	cmpeq	r0, #0
 8000324:	bf1c      	itt	ne
 8000326:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800032a:	f04f 30ff 	movne.w	r0, #4294967295
 800032e:	f000 b9bf 	b.w	80006b0 <__aeabi_idiv0>
 8000332:	f1ad 0c08 	sub.w	ip, sp, #8
 8000336:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800033a:	2900      	cmp	r1, #0
 800033c:	db09      	blt.n	8000352 <__aeabi_ldivmod+0x42>
 800033e:	2b00      	cmp	r3, #0
 8000340:	db1a      	blt.n	8000378 <__aeabi_ldivmod+0x68>
 8000342:	f000 f84d 	bl	80003e0 <__udivmoddi4>
 8000346:	f8dd e004 	ldr.w	lr, [sp, #4]
 800034a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034e:	b004      	add	sp, #16
 8000350:	4770      	bx	lr
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	2b00      	cmp	r3, #0
 800035a:	db1b      	blt.n	8000394 <__aeabi_ldivmod+0x84>
 800035c:	f000 f840 	bl	80003e0 <__udivmoddi4>
 8000360:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000368:	b004      	add	sp, #16
 800036a:	4240      	negs	r0, r0
 800036c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000370:	4252      	negs	r2, r2
 8000372:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000376:	4770      	bx	lr
 8000378:	4252      	negs	r2, r2
 800037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037e:	f000 f82f 	bl	80003e0 <__udivmoddi4>
 8000382:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038a:	b004      	add	sp, #16
 800038c:	4240      	negs	r0, r0
 800038e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000392:	4770      	bx	lr
 8000394:	4252      	negs	r2, r2
 8000396:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800039a:	f000 f821 	bl	80003e0 <__udivmoddi4>
 800039e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003a6:	b004      	add	sp, #16
 80003a8:	4252      	negs	r2, r2
 80003aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b974 	b.w	80006b0 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	4604      	mov	r4, r0
 80003e8:	468e      	mov	lr, r1
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d14d      	bne.n	800048a <__udivmoddi4+0xaa>
 80003ee:	428a      	cmp	r2, r1
 80003f0:	4694      	mov	ip, r2
 80003f2:	d969      	bls.n	80004c8 <__udivmoddi4+0xe8>
 80003f4:	fab2 f282 	clz	r2, r2
 80003f8:	b152      	cbz	r2, 8000410 <__udivmoddi4+0x30>
 80003fa:	fa01 f302 	lsl.w	r3, r1, r2
 80003fe:	f1c2 0120 	rsb	r1, r2, #32
 8000402:	fa20 f101 	lsr.w	r1, r0, r1
 8000406:	fa0c fc02 	lsl.w	ip, ip, r2
 800040a:	ea41 0e03 	orr.w	lr, r1, r3
 800040e:	4094      	lsls	r4, r2
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	0c21      	lsrs	r1, r4, #16
 8000416:	fbbe f6f8 	udiv	r6, lr, r8
 800041a:	fa1f f78c 	uxth.w	r7, ip
 800041e:	fb08 e316 	mls	r3, r8, r6, lr
 8000422:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000426:	fb06 f107 	mul.w	r1, r6, r7
 800042a:	4299      	cmp	r1, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x64>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f106 30ff 	add.w	r0, r6, #4294967295
 8000436:	f080 811f 	bcs.w	8000678 <__udivmoddi4+0x298>
 800043a:	4299      	cmp	r1, r3
 800043c:	f240 811c 	bls.w	8000678 <__udivmoddi4+0x298>
 8000440:	3e02      	subs	r6, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f0f8 	udiv	r0, r3, r8
 800044c:	fb08 3310 	mls	r3, r8, r0, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb00 f707 	mul.w	r7, r0, r7
 8000458:	42a7      	cmp	r7, r4
 800045a:	d90a      	bls.n	8000472 <__udivmoddi4+0x92>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 33ff 	add.w	r3, r0, #4294967295
 8000464:	f080 810a 	bcs.w	800067c <__udivmoddi4+0x29c>
 8000468:	42a7      	cmp	r7, r4
 800046a:	f240 8107 	bls.w	800067c <__udivmoddi4+0x29c>
 800046e:	4464      	add	r4, ip
 8000470:	3802      	subs	r0, #2
 8000472:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000476:	1be4      	subs	r4, r4, r7
 8000478:	2600      	movs	r6, #0
 800047a:	b11d      	cbz	r5, 8000484 <__udivmoddi4+0xa4>
 800047c:	40d4      	lsrs	r4, r2
 800047e:	2300      	movs	r3, #0
 8000480:	e9c5 4300 	strd	r4, r3, [r5]
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	428b      	cmp	r3, r1
 800048c:	d909      	bls.n	80004a2 <__udivmoddi4+0xc2>
 800048e:	2d00      	cmp	r5, #0
 8000490:	f000 80ef 	beq.w	8000672 <__udivmoddi4+0x292>
 8000494:	2600      	movs	r6, #0
 8000496:	e9c5 0100 	strd	r0, r1, [r5]
 800049a:	4630      	mov	r0, r6
 800049c:	4631      	mov	r1, r6
 800049e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004a2:	fab3 f683 	clz	r6, r3
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	d14a      	bne.n	8000540 <__udivmoddi4+0x160>
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d302      	bcc.n	80004b4 <__udivmoddi4+0xd4>
 80004ae:	4282      	cmp	r2, r0
 80004b0:	f200 80f9 	bhi.w	80006a6 <__udivmoddi4+0x2c6>
 80004b4:	1a84      	subs	r4, r0, r2
 80004b6:	eb61 0303 	sbc.w	r3, r1, r3
 80004ba:	2001      	movs	r0, #1
 80004bc:	469e      	mov	lr, r3
 80004be:	2d00      	cmp	r5, #0
 80004c0:	d0e0      	beq.n	8000484 <__udivmoddi4+0xa4>
 80004c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004c6:	e7dd      	b.n	8000484 <__udivmoddi4+0xa4>
 80004c8:	b902      	cbnz	r2, 80004cc <__udivmoddi4+0xec>
 80004ca:	deff      	udf	#255	; 0xff
 80004cc:	fab2 f282 	clz	r2, r2
 80004d0:	2a00      	cmp	r2, #0
 80004d2:	f040 8092 	bne.w	80005fa <__udivmoddi4+0x21a>
 80004d6:	eba1 010c 	sub.w	r1, r1, ip
 80004da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004de:	fa1f fe8c 	uxth.w	lr, ip
 80004e2:	2601      	movs	r6, #1
 80004e4:	0c20      	lsrs	r0, r4, #16
 80004e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ea:	fb07 1113 	mls	r1, r7, r3, r1
 80004ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004f2:	fb0e f003 	mul.w	r0, lr, r3
 80004f6:	4288      	cmp	r0, r1
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x12c>
 80004fa:	eb1c 0101 	adds.w	r1, ip, r1
 80004fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000502:	d202      	bcs.n	800050a <__udivmoddi4+0x12a>
 8000504:	4288      	cmp	r0, r1
 8000506:	f200 80cb 	bhi.w	80006a0 <__udivmoddi4+0x2c0>
 800050a:	4643      	mov	r3, r8
 800050c:	1a09      	subs	r1, r1, r0
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb1 f0f7 	udiv	r0, r1, r7
 8000514:	fb07 1110 	mls	r1, r7, r0, r1
 8000518:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800051c:	fb0e fe00 	mul.w	lr, lr, r0
 8000520:	45a6      	cmp	lr, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x156>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f100 31ff 	add.w	r1, r0, #4294967295
 800052c:	d202      	bcs.n	8000534 <__udivmoddi4+0x154>
 800052e:	45a6      	cmp	lr, r4
 8000530:	f200 80bb 	bhi.w	80006aa <__udivmoddi4+0x2ca>
 8000534:	4608      	mov	r0, r1
 8000536:	eba4 040e 	sub.w	r4, r4, lr
 800053a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800053e:	e79c      	b.n	800047a <__udivmoddi4+0x9a>
 8000540:	f1c6 0720 	rsb	r7, r6, #32
 8000544:	40b3      	lsls	r3, r6
 8000546:	fa22 fc07 	lsr.w	ip, r2, r7
 800054a:	ea4c 0c03 	orr.w	ip, ip, r3
 800054e:	fa20 f407 	lsr.w	r4, r0, r7
 8000552:	fa01 f306 	lsl.w	r3, r1, r6
 8000556:	431c      	orrs	r4, r3
 8000558:	40f9      	lsrs	r1, r7
 800055a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800055e:	fa00 f306 	lsl.w	r3, r0, r6
 8000562:	fbb1 f8f9 	udiv	r8, r1, r9
 8000566:	0c20      	lsrs	r0, r4, #16
 8000568:	fa1f fe8c 	uxth.w	lr, ip
 800056c:	fb09 1118 	mls	r1, r9, r8, r1
 8000570:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000574:	fb08 f00e 	mul.w	r0, r8, lr
 8000578:	4288      	cmp	r0, r1
 800057a:	fa02 f206 	lsl.w	r2, r2, r6
 800057e:	d90b      	bls.n	8000598 <__udivmoddi4+0x1b8>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f108 3aff 	add.w	sl, r8, #4294967295
 8000588:	f080 8088 	bcs.w	800069c <__udivmoddi4+0x2bc>
 800058c:	4288      	cmp	r0, r1
 800058e:	f240 8085 	bls.w	800069c <__udivmoddi4+0x2bc>
 8000592:	f1a8 0802 	sub.w	r8, r8, #2
 8000596:	4461      	add	r1, ip
 8000598:	1a09      	subs	r1, r1, r0
 800059a:	b2a4      	uxth	r4, r4
 800059c:	fbb1 f0f9 	udiv	r0, r1, r9
 80005a0:	fb09 1110 	mls	r1, r9, r0, r1
 80005a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80005a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80005ac:	458e      	cmp	lr, r1
 80005ae:	d908      	bls.n	80005c2 <__udivmoddi4+0x1e2>
 80005b0:	eb1c 0101 	adds.w	r1, ip, r1
 80005b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80005b8:	d26c      	bcs.n	8000694 <__udivmoddi4+0x2b4>
 80005ba:	458e      	cmp	lr, r1
 80005bc:	d96a      	bls.n	8000694 <__udivmoddi4+0x2b4>
 80005be:	3802      	subs	r0, #2
 80005c0:	4461      	add	r1, ip
 80005c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005c6:	fba0 9402 	umull	r9, r4, r0, r2
 80005ca:	eba1 010e 	sub.w	r1, r1, lr
 80005ce:	42a1      	cmp	r1, r4
 80005d0:	46c8      	mov	r8, r9
 80005d2:	46a6      	mov	lr, r4
 80005d4:	d356      	bcc.n	8000684 <__udivmoddi4+0x2a4>
 80005d6:	d053      	beq.n	8000680 <__udivmoddi4+0x2a0>
 80005d8:	b15d      	cbz	r5, 80005f2 <__udivmoddi4+0x212>
 80005da:	ebb3 0208 	subs.w	r2, r3, r8
 80005de:	eb61 010e 	sbc.w	r1, r1, lr
 80005e2:	fa01 f707 	lsl.w	r7, r1, r7
 80005e6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ea:	40f1      	lsrs	r1, r6
 80005ec:	431f      	orrs	r7, r3
 80005ee:	e9c5 7100 	strd	r7, r1, [r5]
 80005f2:	2600      	movs	r6, #0
 80005f4:	4631      	mov	r1, r6
 80005f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	40d8      	lsrs	r0, r3
 8000600:	fa0c fc02 	lsl.w	ip, ip, r2
 8000604:	fa21 f303 	lsr.w	r3, r1, r3
 8000608:	4091      	lsls	r1, r2
 800060a:	4301      	orrs	r1, r0
 800060c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000610:	fa1f fe8c 	uxth.w	lr, ip
 8000614:	fbb3 f0f7 	udiv	r0, r3, r7
 8000618:	fb07 3610 	mls	r6, r7, r0, r3
 800061c:	0c0b      	lsrs	r3, r1, #16
 800061e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000622:	fb00 f60e 	mul.w	r6, r0, lr
 8000626:	429e      	cmp	r6, r3
 8000628:	fa04 f402 	lsl.w	r4, r4, r2
 800062c:	d908      	bls.n	8000640 <__udivmoddi4+0x260>
 800062e:	eb1c 0303 	adds.w	r3, ip, r3
 8000632:	f100 38ff 	add.w	r8, r0, #4294967295
 8000636:	d22f      	bcs.n	8000698 <__udivmoddi4+0x2b8>
 8000638:	429e      	cmp	r6, r3
 800063a:	d92d      	bls.n	8000698 <__udivmoddi4+0x2b8>
 800063c:	3802      	subs	r0, #2
 800063e:	4463      	add	r3, ip
 8000640:	1b9b      	subs	r3, r3, r6
 8000642:	b289      	uxth	r1, r1
 8000644:	fbb3 f6f7 	udiv	r6, r3, r7
 8000648:	fb07 3316 	mls	r3, r7, r6, r3
 800064c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000650:	fb06 f30e 	mul.w	r3, r6, lr
 8000654:	428b      	cmp	r3, r1
 8000656:	d908      	bls.n	800066a <__udivmoddi4+0x28a>
 8000658:	eb1c 0101 	adds.w	r1, ip, r1
 800065c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000660:	d216      	bcs.n	8000690 <__udivmoddi4+0x2b0>
 8000662:	428b      	cmp	r3, r1
 8000664:	d914      	bls.n	8000690 <__udivmoddi4+0x2b0>
 8000666:	3e02      	subs	r6, #2
 8000668:	4461      	add	r1, ip
 800066a:	1ac9      	subs	r1, r1, r3
 800066c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000670:	e738      	b.n	80004e4 <__udivmoddi4+0x104>
 8000672:	462e      	mov	r6, r5
 8000674:	4628      	mov	r0, r5
 8000676:	e705      	b.n	8000484 <__udivmoddi4+0xa4>
 8000678:	4606      	mov	r6, r0
 800067a:	e6e3      	b.n	8000444 <__udivmoddi4+0x64>
 800067c:	4618      	mov	r0, r3
 800067e:	e6f8      	b.n	8000472 <__udivmoddi4+0x92>
 8000680:	454b      	cmp	r3, r9
 8000682:	d2a9      	bcs.n	80005d8 <__udivmoddi4+0x1f8>
 8000684:	ebb9 0802 	subs.w	r8, r9, r2
 8000688:	eb64 0e0c 	sbc.w	lr, r4, ip
 800068c:	3801      	subs	r0, #1
 800068e:	e7a3      	b.n	80005d8 <__udivmoddi4+0x1f8>
 8000690:	4646      	mov	r6, r8
 8000692:	e7ea      	b.n	800066a <__udivmoddi4+0x28a>
 8000694:	4620      	mov	r0, r4
 8000696:	e794      	b.n	80005c2 <__udivmoddi4+0x1e2>
 8000698:	4640      	mov	r0, r8
 800069a:	e7d1      	b.n	8000640 <__udivmoddi4+0x260>
 800069c:	46d0      	mov	r8, sl
 800069e:	e77b      	b.n	8000598 <__udivmoddi4+0x1b8>
 80006a0:	3b02      	subs	r3, #2
 80006a2:	4461      	add	r1, ip
 80006a4:	e732      	b.n	800050c <__udivmoddi4+0x12c>
 80006a6:	4630      	mov	r0, r6
 80006a8:	e709      	b.n	80004be <__udivmoddi4+0xde>
 80006aa:	4464      	add	r4, ip
 80006ac:	3802      	subs	r0, #2
 80006ae:	e742      	b.n	8000536 <__udivmoddi4+0x156>

080006b0 <__aeabi_idiv0>:
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop

080006b4 <ADC_MultiModeDMAConvM0Cplt>:
//	HAL_TIM_Base_Start_IT(&htim5);
}

// these two are the real DMA Conversion complete interrupts
void ADC_MultiModeDMAConvM0Cplt(ADC_HandleTypeDef *hadc) {
	dmabufno = 0;
 80006b4:	4908      	ldr	r1, [pc, #32]	; (80006d8 <ADC_MultiModeDMAConvM0Cplt+0x24>)
 80006b6:	2000      	movs	r0, #0
	timestamp = TIM2->CNT;			// real time
 80006b8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	TIM5->DIER = 0x01;
 80006bc:	4b07      	ldr	r3, [pc, #28]	; (80006dc <ADC_MultiModeDMAConvM0Cplt+0x28>)
void ADC_MultiModeDMAConvM0Cplt(ADC_HandleTypeDef *hadc) {
 80006be:	b410      	push	{r4}
	timestamp = TIM2->CNT;			// real time
 80006c0:	6a54      	ldr	r4, [r2, #36]	; 0x24
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006c2:	2219      	movs	r2, #25
	dmabufno = 0;
 80006c4:	6008      	str	r0, [r1, #0]
	TIM5->DIER = 0x01;
 80006c6:	2101      	movs	r1, #1
	timestamp = TIM2->CNT;			// real time
 80006c8:	4805      	ldr	r0, [pc, #20]	; (80006e0 <ADC_MultiModeDMAConvM0Cplt+0x2c>)
 80006ca:	6004      	str	r4, [r0, #0]
	TIM5->DIER = 0x01;
 80006cc:	60d9      	str	r1, [r3, #12]
	ADC_ConvCpltCallback(hadc);
}
 80006ce:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006d2:	601a      	str	r2, [r3, #0]
}
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	200006f8 	.word	0x200006f8
 80006dc:	40000c00 	.word	0x40000c00
 80006e0:	20000778 	.word	0x20000778

080006e4 <ADC_MultiModeDMAConvM1Cplt>:

void ADC_MultiModeDMAConvM1Cplt(ADC_HandleTypeDef *hadc) {

	dmabufno = 1;
 80006e4:	2201      	movs	r2, #1
 80006e6:	4807      	ldr	r0, [pc, #28]	; (8000704 <ADC_MultiModeDMAConvM1Cplt+0x20>)
	timestamp = TIM2->CNT;			// real time
 80006e8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	TIM5->DIER = 0x01;
 80006ec:	4b06      	ldr	r3, [pc, #24]	; (8000708 <ADC_MultiModeDMAConvM1Cplt+0x24>)
void ADC_MultiModeDMAConvM1Cplt(ADC_HandleTypeDef *hadc) {
 80006ee:	b410      	push	{r4}
	timestamp = TIM2->CNT;			// real time
 80006f0:	6a4c      	ldr	r4, [r1, #36]	; 0x24
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006f2:	2119      	movs	r1, #25
	dmabufno = 1;
 80006f4:	6002      	str	r2, [r0, #0]
	timestamp = TIM2->CNT;			// real time
 80006f6:	4805      	ldr	r0, [pc, #20]	; (800070c <ADC_MultiModeDMAConvM1Cplt+0x28>)
 80006f8:	6004      	str	r4, [r0, #0]
	TIM5->DIER = 0x01;
 80006fa:	60da      	str	r2, [r3, #12]
	ADC_ConvCpltCallback(hadc);
}
 80006fc:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 8000700:	6019      	str	r1, [r3, #0]
}
 8000702:	4770      	bx	lr
 8000704:	200006f8 	.word	0x200006f8
 8000708:	40000c00 	.word	0x40000c00
 800070c:	20000778 	.word	0x20000778

08000710 <ADC_MultiModeDMAError>:
void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma) {
 8000710:	4602      	mov	r2, r0
	hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8000712:	2340      	movs	r3, #64	; 0x40
	printf("Multi-mode DMA Error\n");
 8000714:	4807      	ldr	r0, [pc, #28]	; (8000734 <ADC_MultiModeDMAError+0x24>)
void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma) {
 8000716:	b510      	push	{r4, lr}
	ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
 8000718:	6b94      	ldr	r4, [r2, #56]	; 0x38
	hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800071a:	6423      	str	r3, [r4, #64]	; 0x40
	hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800071c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800071e:	f043 0304 	orr.w	r3, r3, #4
 8000722:	6463      	str	r3, [r4, #68]	; 0x44
	printf("Multi-mode DMA Error\n");
 8000724:	f024 ff02 	bl	802552c <puts>
	HAL_ADC_ErrorCallback(hadc);
 8000728:	4620      	mov	r0, r4
}
 800072a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_ADC_ErrorCallback(hadc);
 800072e:	f007 bf91 	b.w	8008654 <HAL_ADC_ErrorCallback>
 8000732:	bf00      	nop
 8000734:	0802963c 	.word	0x0802963c

08000738 <HAL_ADCEx_MultiModeStart_DBDMA>:
		uint32_t Length) {
 8000738:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800073c:	4605      	mov	r5, r0
 800073e:	4691      	mov	r9, r2
 8000740:	b085      	sub	sp, #20
	__IO uint32_t counter = 0;
 8000742:	2000      	movs	r0, #0
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8000744:	69aa      	ldr	r2, [r5, #24]
		uint32_t Length) {
 8000746:	4688      	mov	r8, r1
 8000748:	461f      	mov	r7, r3
	__IO uint32_t counter = 0;
 800074a:	9003      	str	r0, [sp, #12]
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800074c:	2a01      	cmp	r2, #1
 800074e:	d903      	bls.n	8000758 <HAL_ADCEx_MultiModeStart_DBDMA+0x20>
 8000750:	219b      	movs	r1, #155	; 0x9b
 8000752:	4845      	ldr	r0, [pc, #276]	; (8000868 <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 8000754:	f004 fc4a 	bl	8004fec <assert_failed>
	assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8000758:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800075a:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 800075e:	d179      	bne.n	8000854 <HAL_ADCEx_MultiModeStart_DBDMA+0x11c>
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8000760:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 8000764:	2b01      	cmp	r3, #1
 8000766:	d903      	bls.n	8000770 <HAL_ADCEx_MultiModeStart_DBDMA+0x38>
 8000768:	219d      	movs	r1, #157	; 0x9d
 800076a:	483f      	ldr	r0, [pc, #252]	; (8000868 <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 800076c:	f004 fc3e 	bl	8004fec <assert_failed>
	__HAL_LOCK(hadc);
 8000770:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8000774:	2b01      	cmp	r3, #1
 8000776:	d072      	beq.n	800085e <HAL_ADCEx_MultiModeStart_DBDMA+0x126>
 8000778:	2301      	movs	r3, #1
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 800077a:	682e      	ldr	r6, [r5, #0]
	__HAL_LOCK(hadc);
 800077c:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 8000780:	68b3      	ldr	r3, [r6, #8]
 8000782:	07d9      	lsls	r1, r3, #31
 8000784:	d414      	bmi.n	80007b0 <HAL_ADCEx_MultiModeStart_DBDMA+0x78>
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000786:	4b39      	ldr	r3, [pc, #228]	; (800086c <HAL_ADCEx_MultiModeStart_DBDMA+0x134>)
 8000788:	4a39      	ldr	r2, [pc, #228]	; (8000870 <HAL_ADCEx_MultiModeStart_DBDMA+0x138>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	fba2 2303 	umull	r2, r3, r2, r3
		__HAL_ADC_ENABLE(hadc);
 8000790:	68b2      	ldr	r2, [r6, #8]
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000792:	0c9b      	lsrs	r3, r3, #18
		__HAL_ADC_ENABLE(hadc);
 8000794:	f042 0201 	orr.w	r2, r2, #1
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000798:	eb03 0343 	add.w	r3, r3, r3, lsl #1
		__HAL_ADC_ENABLE(hadc);
 800079c:	60b2      	str	r2, [r6, #8]
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800079e:	9303      	str	r3, [sp, #12]
		while (counter != 0) {
 80007a0:	9b03      	ldr	r3, [sp, #12]
 80007a2:	b12b      	cbz	r3, 80007b0 <HAL_ADCEx_MultiModeStart_DBDMA+0x78>
			counter--;
 80007a4:	9c03      	ldr	r4, [sp, #12]
 80007a6:	3c01      	subs	r4, #1
 80007a8:	9403      	str	r4, [sp, #12]
		while (counter != 0) {
 80007aa:	9803      	ldr	r0, [sp, #12]
 80007ac:	2800      	cmp	r0, #0
 80007ae:	d1f9      	bne.n	80007a4 <HAL_ADCEx_MultiModeStart_DBDMA+0x6c>
	if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON)) {
 80007b0:	68b3      	ldr	r3, [r6, #8]
 80007b2:	07da      	lsls	r2, r3, #31
 80007b4:	d543      	bpl.n	800083e <HAL_ADCEx_MultiModeStart_DBDMA+0x106>
		ADC_STATE_CLR_SET(hadc->State,
 80007b6:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80007b8:	4b2e      	ldr	r3, [pc, #184]	; (8000874 <HAL_ADCEx_MultiModeStart_DBDMA+0x13c>)
 80007ba:	4013      	ands	r3, r2
 80007bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007c0:	642b      	str	r3, [r5, #64]	; 0x40
		if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET) {
 80007c2:	6873      	ldr	r3, [r6, #4]
 80007c4:	055b      	lsls	r3, r3, #21
 80007c6:	d505      	bpl.n	80007d4 <HAL_ADCEx_MultiModeStart_DBDMA+0x9c>
			ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80007c8:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80007ca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80007ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007d2:	642b      	str	r3, [r5, #64]	; 0x40
		if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY)) {
 80007d4:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80007d6:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 80007da:	d039      	beq.n	8000850 <HAL_ADCEx_MultiModeStart_DBDMA+0x118>
			CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80007dc:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80007de:	f023 0306 	bic.w	r3, r3, #6
 80007e2:	646b      	str	r3, [r5, #68]	; 0x44
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007e4:	6ba8      	ldr	r0, [r5, #56]	; 0x38
		__HAL_UNLOCK(hadc);
 80007e6:	2300      	movs	r3, #0
			ADC->CCR |= ADC_CCR_DDS;
 80007e8:	4a23      	ldr	r2, [pc, #140]	; (8000878 <HAL_ADCEx_MultiModeStart_DBDMA+0x140>)
		__HAL_UNLOCK(hadc);
 80007ea:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
		hadc->DMA_Handle->XferM1HalfCpltCallback = NULL;
 80007ee:	6483      	str	r3, [r0, #72]	; 0x48
		hadc->DMA_Handle->XferHalfCpltCallback = NULL;
 80007f0:	6403      	str	r3, [r0, #64]	; 0x40
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007f2:	4b22      	ldr	r3, [pc, #136]	; (800087c <HAL_ADCEx_MultiModeStart_DBDMA+0x144>)
 80007f4:	63c3      	str	r3, [r0, #60]	; 0x3c
		hadc->DMA_Handle->XferM1CpltCallback = ADC_MultiModeDMAConvM1Cplt;
 80007f6:	4b22      	ldr	r3, [pc, #136]	; (8000880 <HAL_ADCEx_MultiModeStart_DBDMA+0x148>)
 80007f8:	6443      	str	r3, [r0, #68]	; 0x44
		hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError;
 80007fa:	4b22      	ldr	r3, [pc, #136]	; (8000884 <HAL_ADCEx_MultiModeStart_DBDMA+0x14c>)
 80007fc:	64c3      	str	r3, [r0, #76]	; 0x4c
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80007fe:	f06f 0302 	mvn.w	r3, #2
 8000802:	6033      	str	r3, [r6, #0]
		__HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000804:	6873      	ldr	r3, [r6, #4]
 8000806:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800080a:	6073      	str	r3, [r6, #4]
		if (hadc->Init.DMAContinuousRequests != DISABLE) {
 800080c:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 8000810:	b1cb      	cbz	r3, 8000846 <HAL_ADCEx_MultiModeStart_DBDMA+0x10e>
			ADC->CCR |= ADC_CCR_DDS;
 8000812:	6853      	ldr	r3, [r2, #4]
 8000814:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000818:	6053      	str	r3, [r2, #4]
		HAL_DMAEx_MultiBufferStart_IT(hadc->DMA_Handle, (uint32_t) &ADC->CDR, (uint32_t) pData, (uint32_t) pData2,
 800081a:	464b      	mov	r3, r9
 800081c:	4642      	mov	r2, r8
 800081e:	491a      	ldr	r1, [pc, #104]	; (8000888 <HAL_ADCEx_MultiModeStart_DBDMA+0x150>)
 8000820:	9700      	str	r7, [sp, #0]
 8000822:	f009 f859 	bl	80098d8 <HAL_DMAEx_MultiBufferStart_IT>
		if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) {
 8000826:	682b      	ldr	r3, [r5, #0]
 8000828:	6898      	ldr	r0, [r3, #8]
 800082a:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800082e:	d106      	bne.n	800083e <HAL_ADCEx_MultiModeStart_DBDMA+0x106>
			hadc->Instance->CR2 |= (uint32_t) ADC_CR2_SWSTART;
 8000830:	689a      	ldr	r2, [r3, #8]
 8000832:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000836:	609a      	str	r2, [r3, #8]
}
 8000838:	b005      	add	sp, #20
 800083a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return HAL_OK;
 800083e:	2000      	movs	r0, #0
}
 8000840:	b005      	add	sp, #20
 8000842:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			ADC->CCR &= ~ADC_CCR_DDS;
 8000846:	6853      	ldr	r3, [r2, #4]
 8000848:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800084c:	6053      	str	r3, [r2, #4]
 800084e:	e7e4      	b.n	800081a <HAL_ADCEx_MultiModeStart_DBDMA+0xe2>
			ADC_CLEAR_ERRORCODE(hadc);
 8000850:	646b      	str	r3, [r5, #68]	; 0x44
 8000852:	e7c7      	b.n	80007e4 <HAL_ADCEx_MultiModeStart_DBDMA+0xac>
	assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8000854:	219c      	movs	r1, #156	; 0x9c
 8000856:	4804      	ldr	r0, [pc, #16]	; (8000868 <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 8000858:	f004 fbc8 	bl	8004fec <assert_failed>
 800085c:	e780      	b.n	8000760 <HAL_ADCEx_MultiModeStart_DBDMA+0x28>
	__HAL_LOCK(hadc);
 800085e:	2002      	movs	r0, #2
}
 8000860:	b005      	add	sp, #20
 8000862:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000866:	bf00      	nop
 8000868:	08029654 	.word	0x08029654
 800086c:	20000284 	.word	0x20000284
 8000870:	431bde83 	.word	0x431bde83
 8000874:	fffff8fe 	.word	0xfffff8fe
 8000878:	40012300 	.word	0x40012300
 800087c:	080006b5 	.word	0x080006b5
 8000880:	080006e5 	.word	0x080006e5
 8000884:	08000711 	.word	0x08000711
 8000888:	40012308 	.word	0x40012308

0800088c <ADC_Conv_complete>:
	if (dmabufno == 1) {		// second buffer is ready
 800088c:	4b7f      	ldr	r3, [pc, #508]	; (8000a8c <ADC_Conv_complete+0x200>)
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 800088e:	4a80      	ldr	r2, [pc, #512]	; (8000a90 <ADC_Conv_complete+0x204>)
	if (dmabufno == 1) {		// second buffer is ready
 8000890:	681b      	ldr	r3, [r3, #0]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 8000892:	4980      	ldr	r1, [pc, #512]	; (8000a94 <ADC_Conv_complete+0x208>)
	if (dmabufno == 1) {		// second buffer is ready
 8000894:	2b01      	cmp	r3, #1
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 8000896:	4b80      	ldr	r3, [pc, #512]	; (8000a98 <ADC_Conv_complete+0x20c>)
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 8000898:	4880      	ldr	r0, [pc, #512]	; (8000a9c <ADC_Conv_complete+0x210>)
ADC_Conv_complete() {
 800089a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 800089e:	681c      	ldr	r4, [r3, #0]
ADC_Conv_complete() {
 80008a0:	b087      	sub	sp, #28
	(*buf)[3] = timestamp;		// this may not get set until now
 80008a2:	4b7f      	ldr	r3, [pc, #508]	; (8000aa0 <ADC_Conv_complete+0x214>)
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008a4:	7815      	ldrb	r5, [r2, #0]
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 80008a6:	bf08      	it	eq
 80008a8:	f504 64b8 	addeq.w	r4, r4, #1472	; 0x5c0
	(*buf)[3] = timestamp;		// this may not get set until now
 80008ac:	681b      	ldr	r3, [r3, #0]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008ae:	f8b1 205c 	ldrh.w	r2, [r1, #92]	; 0x5c
	(*buf)[3] = timestamp;		// this may not get set until now
 80008b2:	60e3      	str	r3, [r4, #12]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008b4:	022b      	lsls	r3, r5, #8
 80008b6:	9505      	str	r5, [sp, #20]
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 80008b8:	460d      	mov	r5, r1
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008be:	4a79      	ldr	r2, [pc, #484]	; (8000aa4 <ADC_Conv_complete+0x218>)
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 80008c0:	f8d1 108c 	ldr.w	r1, [r1, #140]	; 0x8c
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008c4:	7812      	ldrb	r2, [r2, #0]
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 80008c6:	60a1      	str	r1, [r4, #8]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008c8:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 80008cc:	7802      	ldrb	r2, [r0, #0]
	if (sigsend) {		// oops overrun
 80008ce:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8000af4 <ADC_Conv_complete+0x268>
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008d2:	f002 0103 	and.w	r1, r2, #3
 80008d6:	3201      	adds	r2, #1
 80008d8:	430b      	orrs	r3, r1
 80008da:	7002      	strb	r2, [r0, #0]
 80008dc:	6063      	str	r3, [r4, #4]
	if (sigsend) {		// oops overrun
 80008de:	f8d9 3000 	ldr.w	r3, [r9]
 80008e2:	b12b      	cbz	r3, 80008f0 <ADC_Conv_complete+0x64>
		statuspkt.adcudpover++;		// debug adc overruning the udp railgun
 80008e4:	6fab      	ldr	r3, [r5, #120]	; 0x78
 80008e6:	3301      	adds	r3, #1
 80008e8:	67ab      	str	r3, [r5, #120]	; 0x78
		sigsend = 0;		// cancel previous signal
 80008ea:	2300      	movs	r3, #0
 80008ec:	f8c9 3000 	str.w	r3, [r9]
	if (sigsuppress) {
 80008f0:	4b6d      	ldr	r3, [pc, #436]	; (8000aa8 <ADC_Conv_complete+0x21c>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d03c      	beq.n	8000972 <ADC_Conv_complete+0xe6>
		sigsend = 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	f8c9 3000 	str.w	r3, [r9]
	if (sigsend) {
 80008fe:	f8d9 3000 	ldr.w	r3, [r9]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d02c      	beq.n	8000960 <ADC_Conv_complete+0xd4>
		if (sigprev == 0) {		// no trigger last time, so this is a new event
 8000906:	4b69      	ldr	r3, [pc, #420]	; (8000aac <ADC_Conv_complete+0x220>)
 8000908:	681a      	ldr	r2, [r3, #0]
 800090a:	2a00      	cmp	r2, #0
 800090c:	f000 809d 	beq.w	8000a4a <ADC_Conv_complete+0x1be>
		statuspkt.trigcount++;	//  no of triggered packets detected
 8000910:	4860      	ldr	r0, [pc, #384]	; (8000a94 <ADC_Conv_complete+0x208>)
		sigprev = 1;	// remember this trigger for next packet
 8000912:	2101      	movs	r1, #1
		statuspkt.trigcount++;	//  no of triggered packets detected
 8000914:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
		sigprev = 1;	// remember this trigger for next packet
 8000916:	6019      	str	r1, [r3, #0]
		statuspkt.trigcount++;	//  no of triggered packets detected
 8000918:	440a      	add	r2, r1
		ledhang = 15;		// 15 x 10ms in Idle proc
 800091a:	4b65      	ldr	r3, [pc, #404]	; (8000ab0 <ADC_Conv_complete+0x224>)
 800091c:	210f      	movs	r1, #15
		statuspkt.trigcount++;	//  no of triggered packets detected
 800091e:	67c2      	str	r2, [r0, #124]	; 0x7c
		ledhang = 15;		// 15 x 10ms in Idle proc
 8000920:	6019      	str	r1, [r3, #0]
	if (++samplecnt == 2048) {		// 2k adc bufffers sampled approx 0.5 sec
 8000922:	4a64      	ldr	r2, [pc, #400]	; (8000ab4 <ADC_Conv_complete+0x228>)
 8000924:	6813      	ldr	r3, [r2, #0]
 8000926:	3301      	adds	r3, #1
 8000928:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800092c:	6013      	str	r3, [r2, #0]
 800092e:	d10b      	bne.n	8000948 <ADC_Conv_complete+0xbc>
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 8000930:	4961      	ldr	r1, [pc, #388]	; (8000ab8 <ADC_Conv_complete+0x22c>)
		adcbgbaseacc = 0;
 8000932:	2000      	movs	r0, #0
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 8000934:	4d61      	ldr	r5, [pc, #388]	; (8000abc <ADC_Conv_complete+0x230>)
 8000936:	680b      	ldr	r3, [r1, #0]
		samplecnt = 0;
 8000938:	6010      	str	r0, [r2, #0]
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 800093a:	08db      	lsrs	r3, r3, #3
 800093c:	4c60      	ldr	r4, [pc, #384]	; (8000ac0 <ADC_Conv_complete+0x234>)
		adcbgbaseacc = 0;
 800093e:	6008      	str	r0, [r1, #0]
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 8000940:	fba5 2303 	umull	r2, r3, r5, r3
 8000944:	0b9b      	lsrs	r3, r3, #14
 8000946:	6023      	str	r3, [r4, #0]
	if (xTaskToNotify == NULL) {
 8000948:	4b5e      	ldr	r3, [pc, #376]	; (8000ac4 <ADC_Conv_complete+0x238>)
 800094a:	681a      	ldr	r2, [r3, #0]
 800094c:	2a00      	cmp	r2, #0
 800094e:	f000 8097 	beq.w	8000a80 <ADC_Conv_complete+0x1f4>
	} else if (sigsend) {
 8000952:	f8d9 2000 	ldr.w	r2, [r9]
 8000956:	2a00      	cmp	r2, #0
 8000958:	d17c      	bne.n	8000a54 <ADC_Conv_complete+0x1c8>
}
 800095a:	b007      	add	sp, #28
 800095c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sigprev) {		// but there was a trigger the last packet
 8000960:	4b52      	ldr	r3, [pc, #328]	; (8000aac <ADC_Conv_complete+0x220>)
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	b112      	cbz	r2, 800096c <ADC_Conv_complete+0xe0>
			sendendstatus = 1;		// so tell udpstream to send the end of sequence status packet
 8000966:	4a58      	ldr	r2, [pc, #352]	; (8000ac8 <ADC_Conv_complete+0x23c>)
 8000968:	2101      	movs	r1, #1
 800096a:	7011      	strb	r1, [r2, #0]
		sigprev = 0;
 800096c:	2200      	movs	r2, #0
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	e7d7      	b.n	8000922 <ADC_Conv_complete+0x96>
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 8000972:	469c      	mov	ip, r3
 8000974:	4b55      	ldr	r3, [pc, #340]	; (8000acc <ADC_Conv_complete+0x240>)
 8000976:	340e      	adds	r4, #14
 8000978:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8000af8 <ADC_Conv_complete+0x26c>
 800097c:	881b      	ldrh	r3, [r3, #0]
 800097e:	4f54      	ldr	r7, [pc, #336]	; (8000ad0 <ADC_Conv_complete+0x244>)
 8000980:	9302      	str	r3, [sp, #8]
 8000982:	4b54      	ldr	r3, [pc, #336]	; (8000ad4 <ADC_Conv_complete+0x248>)
 8000984:	f8cd c010 	str.w	ip, [sp, #16]
 8000988:	881b      	ldrh	r3, [r3, #0]
				pretrigcnt++;
 800098a:	9400      	str	r4, [sp, #0]
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 800098c:	9303      	str	r3, [sp, #12]
 800098e:	4b4a      	ldr	r3, [pc, #296]	; (8000ab8 <ADC_Conv_complete+0x22c>)
 8000990:	681d      	ldr	r5, [r3, #0]
 8000992:	4b51      	ldr	r3, [pc, #324]	; (8000ad8 <ADC_Conv_complete+0x24c>)
 8000994:	6818      	ldr	r0, [r3, #0]
 8000996:	4b51      	ldr	r3, [pc, #324]	; (8000adc <ADC_Conv_complete+0x250>)
 8000998:	681a      	ldr	r2, [r3, #0]
 800099a:	4b51      	ldr	r3, [pc, #324]	; (8000ae0 <ADC_Conv_complete+0x254>)
 800099c:	f9b3 1000 	ldrsh.w	r1, [r3]
 80009a0:	4b50      	ldr	r3, [pc, #320]	; (8000ae4 <ADC_Conv_complete+0x258>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	9301      	str	r3, [sp, #4]
			lastmeanwindiff = abs(meanwindiff);
 80009a6:	2900      	cmp	r1, #0
			thissamp = (*adcbuf16)[i];
 80009a8:	9c00      	ldr	r4, [sp, #0]
			wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 80009aa:	f00c 0a1f 	and.w	sl, ip, #31
			if (sigsend)
 80009ae:	f8d9 b000 	ldr.w	fp, [r9]
			lastmeanwindiff = abs(meanwindiff);
 80009b2:	bfb8      	it	lt
 80009b4:	4249      	neglt	r1, r1
			thissamp = (*adcbuf16)[i];
 80009b6:	f834 3f02 	ldrh.w	r3, [r4, #2]!
		for (i = 0; i < (ADCBUFSIZE >> 1); i++) {	// 2 // scan the buffer content
 80009ba:	f10c 0c01 	add.w	ip, ip, #1
			lastmeanwindiff = abs(meanwindiff);
 80009be:	b28e      	uxth	r6, r1
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 80009c0:	9903      	ldr	r1, [sp, #12]
			wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 80009c2:	4418      	add	r0, r3
			adcbgbaseacc += thissamp; // accumulator used to find avg level of signal over long time (for base)
 80009c4:	441d      	add	r5, r3
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 80009c6:	eb06 0e01 	add.w	lr, r6, r1
			wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 80009ca:	f838 101a 	ldrh.w	r1, [r8, sl, lsl #1]
			lastsamp[j] = thissamp;			// save last samples
 80009ce:	f828 301a 	strh.w	r3, [r8, sl, lsl #1]
			wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 80009d2:	1a40      	subs	r0, r0, r1
			wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 80009d4:	f857 102a 	ldr.w	r1, [r7, sl, lsl #2]
			thissamp = (*adcbuf16)[i];
 80009d8:	9400      	str	r4, [sp, #0]
			wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 80009da:	1a52      	subs	r2, r2, r1
			thiswindiff = abs(thissamp - winmean);			// find difference from window mean
 80009dc:	f340 114f 	sbfx	r1, r0, #5, #16
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 80009e0:	9c02      	ldr	r4, [sp, #8]
			thiswindiff = abs(thissamp - winmean);			// find difference from window mean
 80009e2:	1a5b      	subs	r3, r3, r1
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	bfb8      	it	lt
 80009e8:	425b      	neglt	r3, r3
			wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 80009ea:	441a      	add	r2, r3
			meanwindiff = wdacc >> (WINSHIFT); // sliding mean of window differences
 80009ec:	f342 114f 	sbfx	r1, r2, #5, #16
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 80009f0:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
			windiff[j] = meanwindiff;	// store latest window mean of differences
 80009f4:	f847 102a 	str.w	r1, [r7, sl, lsl #2]
			if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 80009f8:	eba3 73e1 	sub.w	r3, r3, r1, asr #31
 80009fc:	b29b      	uxth	r3, r3
 80009fe:	eb03 0a04 	add.w	sl, r3, r4
 8000a02:	45f2      	cmp	sl, lr
 8000a04:	dd04      	ble.n	8000a10 <ADC_Conv_complete+0x184>
				pretrigcnt++;
 8000a06:	9c01      	ldr	r4, [sp, #4]
 8000a08:	3401      	adds	r4, #1
 8000a0a:	9401      	str	r4, [sp, #4]
 8000a0c:	2401      	movs	r4, #1
 8000a0e:	9404      	str	r4, [sp, #16]
			if (abs(meanwindiff) > (lastmeanwindiff + trigthresh)) { // if new mean diff > last mean diff +1
 8000a10:	4573      	cmp	r3, lr
 8000a12:	dd05      	ble.n	8000a20 <ADC_Conv_complete+0x194>
 8000a14:	f1bb 0f00 	cmp.w	fp, #0
 8000a18:	d102      	bne.n	8000a20 <ADC_Conv_complete+0x194>
				sigsend = 1; // the real trigger
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	f8c9 3000 	str.w	r3, [r9]
		for (i = 0; i < (ADCBUFSIZE >> 1); i++) {	// 2 // scan the buffer content
 8000a20:	f5bc 7f36 	cmp.w	ip, #728	; 0x2d8
 8000a24:	d1bf      	bne.n	80009a6 <ADC_Conv_complete+0x11a>
 8000a26:	4b24      	ldr	r3, [pc, #144]	; (8000ab8 <ADC_Conv_complete+0x22c>)
 8000a28:	601d      	str	r5, [r3, #0]
 8000a2a:	4b2b      	ldr	r3, [pc, #172]	; (8000ad8 <ADC_Conv_complete+0x24c>)
 8000a2c:	6018      	str	r0, [r3, #0]
 8000a2e:	4b2b      	ldr	r3, [pc, #172]	; (8000adc <ADC_Conv_complete+0x250>)
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	4b2b      	ldr	r3, [pc, #172]	; (8000ae0 <ADC_Conv_complete+0x254>)
 8000a34:	8019      	strh	r1, [r3, #0]
 8000a36:	4b2c      	ldr	r3, [pc, #176]	; (8000ae8 <ADC_Conv_complete+0x25c>)
 8000a38:	801e      	strh	r6, [r3, #0]
 8000a3a:	9b04      	ldr	r3, [sp, #16]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	f43f af5e 	beq.w	80008fe <ADC_Conv_complete+0x72>
 8000a42:	4b28      	ldr	r3, [pc, #160]	; (8000ae4 <ADC_Conv_complete+0x258>)
 8000a44:	9a01      	ldr	r2, [sp, #4]
 8000a46:	601a      	str	r2, [r3, #0]
 8000a48:	e759      	b.n	80008fe <ADC_Conv_complete+0x72>
			++adcbatchid; // start a new adc batch number
 8000a4a:	9a05      	ldr	r2, [sp, #20]
 8000a4c:	4910      	ldr	r1, [pc, #64]	; (8000a90 <ADC_Conv_complete+0x204>)
 8000a4e:	3201      	adds	r2, #1
 8000a50:	700a      	strb	r2, [r1, #0]
 8000a52:	e75d      	b.n	8000910 <ADC_Conv_complete+0x84>
		vTaskNotifyGiveFromISR(xTaskToNotify, &xHigherPriorityTaskWoken);
 8000a54:	4c25      	ldr	r4, [pc, #148]	; (8000aec <ADC_Conv_complete+0x260>)
 8000a56:	6818      	ldr	r0, [r3, #0]
 8000a58:	4621      	mov	r1, r4
 8000a5a:	f016 fb27 	bl	80170ac <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000a5e:	6823      	ldr	r3, [r4, #0]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	f43f af7a 	beq.w	800095a <ADC_Conv_complete+0xce>
 8000a66:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8000a6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a6e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8000a72:	f3bf 8f4f 	dsb	sy
 8000a76:	f3bf 8f6f 	isb	sy
}
 8000a7a:	b007      	add	sp, #28
 8000a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		printf("Notify task null\n");
 8000a80:	481b      	ldr	r0, [pc, #108]	; (8000af0 <ADC_Conv_complete+0x264>)
}
 8000a82:	b007      	add	sp, #28
 8000a84:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("Notify task null\n");
 8000a88:	f024 bd50 	b.w	802552c <puts>
 8000a8c:	200006f8 	.word	0x200006f8
 8000a90:	200006e4 	.word	0x200006e4
 8000a94:	20002f44 	.word	0x20002f44
 8000a98:	20000754 	.word	0x20000754
 8000a9c:	200006f4 	.word	0x200006f4
 8000aa0:	20000778 	.word	0x20000778
 8000aa4:	2000075c 	.word	0x2000075c
 8000aa8:	20000770 	.word	0x20000770
 8000aac:	20000768 	.word	0x20000768
 8000ab0:	2000074c 	.word	0x2000074c
 8000ab4:	20000760 	.word	0x20000760
 8000ab8:	200006e8 	.word	0x200006e8
 8000abc:	16816817 	.word	0x16816817
 8000ac0:	200006fc 	.word	0x200006fc
 8000ac4:	20000808 	.word	0x20000808
 8000ac8:	20000764 	.word	0x20000764
 8000acc:	20000000 	.word	0x20000000
 8000ad0:	20000780 	.word	0x20000780
 8000ad4:	20000002 	.word	0x20000002
 8000ad8:	20000800 	.word	0x20000800
 8000adc:	2000077c 	.word	0x2000077c
 8000ae0:	20000750 	.word	0x20000750
 8000ae4:	20000758 	.word	0x20000758
 8000ae8:	20000708 	.word	0x20000708
 8000aec:	20000804 	.word	0x20000804
 8000af0:	0802966c 	.word	0x0802966c
 8000af4:	2000076c 	.word	0x2000076c
 8000af8:	2000070c 	.word	0x2000070c

08000afc <startadc>:

void startadc() {
 8000afc:	b538      	push	{r3, r4, r5, lr}
	int i, lastbuf = 0;
//	uint16_t *adcbufdum1, *adcbufdum2;		// debug
//	adcbufdum1 = pvPortMalloc(UDPBUFSIZE);	//  dummy buffer
//	adcbufdum2 = pvPortMalloc(UDPBUFSIZE);	//  dummy buffer

	statuspkt.clktrim = 108000000;
 8000afe:	492b      	ldr	r1, [pc, #172]	; (8000bac <startadc+0xb0>)
	statuspkt.adcpktssent = 0;
 8000b00:	2200      	movs	r2, #0
	statuspkt.clktrim = 108000000;
 8000b02:	4b2b      	ldr	r3, [pc, #172]	; (8000bb0 <startadc+0xb4>)

	printf("Starting ADC DMA\n");
 8000b04:	482b      	ldr	r0, [pc, #172]	; (8000bb4 <startadc+0xb8>)
	statuspkt.clktrim = 108000000;
 8000b06:	6599      	str	r1, [r3, #88]	; 0x58
	osDelay(100);
// get some heap for the ADC stream DMA buffer 1
	pktbuf = pvPortMalloc(UDPBUFSIZE * 2);	// two buffers concatenated
 8000b08:	4d2b      	ldr	r5, [pc, #172]	; (8000bb8 <startadc+0xbc>)
	statuspkt.adcpktssent = 0;
 8000b0a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	printf("Starting ADC DMA\n");
 8000b0e:	f024 fd0d 	bl	802552c <puts>
	osDelay(100);
 8000b12:	2064      	movs	r0, #100	; 0x64
 8000b14:	f014 fcd4 	bl	80154c0 <osDelay>
	pktbuf = pvPortMalloc(UDPBUFSIZE * 2);	// two buffers concatenated
 8000b18:	f44f 6038 	mov.w	r0, #2944	; 0xb80
 8000b1c:	f016 ffb4 	bl	8017a88 <pvPortMalloc>
 8000b20:	6028      	str	r0, [r5, #0]
	if (pktbuf == NULL) {
 8000b22:	2800      	cmp	r0, #0
 8000b24:	d03d      	beq.n	8000ba2 <startadc+0xa6>
		printf("pvPortMalloc returned nil for pktbuf\n");
		for (;;)
			;
	}
	if (((uint32_t) pktbuf & 3) > 0) {
 8000b26:	0783      	lsls	r3, r0, #30
 8000b28:	4604      	mov	r4, r0
 8000b2a:	d128      	bne.n	8000b7e <startadc+0x82>

//	printf("(&(*pktbuf)[0])=0x%x ", &((*pktbuf)[0]));
//	printf("(&(*pktbuf)[UDPBUFSIZE / 4])=0x%x\n", &((*pktbuf)[UDPBUFSIZE / 4]));

	for (i = 0; i < UDPBUFSIZE / 4; i++) {	// fill buffers, 4 bytes at a time
		(*pktbuf)[i] = 0x55555555;
 8000b2c:	f44f 62b8 	mov.w	r2, #1472	; 0x5c0
 8000b30:	2155      	movs	r1, #85	; 0x55
 8000b32:	4620      	mov	r0, r4
 8000b34:	f023 fcc0 	bl	80244b8 <memset>
	}
	for (i = UDPBUFSIZE / 4; i < UDPBUFSIZE / 2; i++) {	// fill buffers, 4 bytes at a time
		(*pktbuf)[i] = 0xaaaaaaaa;
 8000b38:	f44f 62b8 	mov.w	r2, #1472	; 0x5c0
 8000b3c:	21aa      	movs	r1, #170	; 0xaa
 8000b3e:	18a0      	adds	r0, r4, r2
 8000b40:	f023 fcba 	bl	80244b8 <memset>
	}

	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b44:	f504 62ba 	add.w	r2, r4, #1488	; 0x5d0
 8000b48:	481c      	ldr	r0, [pc, #112]	; (8000bbc <startadc+0xc0>)
	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8000b4a:	f104 0110 	add.w	r1, r4, #16
 8000b4e:	4c1c      	ldr	r4, [pc, #112]	; (8000bc0 <startadc+0xc4>)

	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b50:	f44f 7336 	mov.w	r3, #728	; 0x2d8
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b54:	6002      	str	r2, [r0, #0]
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b56:	481b      	ldr	r0, [pc, #108]	; (8000bc4 <startadc+0xc8>)
	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8000b58:	6021      	str	r1, [r4, #0]
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b5a:	f7ff fded 	bl	8000738 <HAL_ADCEx_MultiModeStart_DBDMA>
 8000b5e:	4b1a      	ldr	r3, [pc, #104]	; (8000bc8 <startadc+0xcc>)
 8000b60:	4602      	mov	r2, r0

//	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbufdum1, adcbufdum2, (ADCBUFSIZE / 4));		// DEBUG
//		printf("ADC_MM_Start returned %u\r\n", adcstat);

	if (HAL_ADC_Start(&hadc3) != HAL_OK)
 8000b62:	481a      	ldr	r0, [pc, #104]	; (8000bcc <startadc+0xd0>)
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b64:	701a      	strb	r2, [r3, #0]
	if (HAL_ADC_Start(&hadc3) != HAL_OK)
 8000b66:	f007 fcc7 	bl	80084f8 <HAL_ADC_Start>
 8000b6a:	b9b0      	cbnz	r0, 8000b9a <startadc+0x9e>
		printf("ADC3 failed start\r\n");
	if (HAL_ADC_Start(&hadc2) != HAL_OK)
 8000b6c:	4818      	ldr	r0, [pc, #96]	; (8000bd0 <startadc+0xd4>)
 8000b6e:	f007 fcc3 	bl	80084f8 <HAL_ADC_Start>
 8000b72:	b970      	cbnz	r0, 8000b92 <startadc+0x96>
		printf("ADC2 failed start\r\n");
	if (HAL_ADC_Start(&hadc1) != HAL_OK)
 8000b74:	4813      	ldr	r0, [pc, #76]	; (8000bc4 <startadc+0xc8>)
 8000b76:	f007 fcbf 	bl	80084f8 <HAL_ADC_Start>
 8000b7a:	b928      	cbnz	r0, 8000b88 <startadc+0x8c>
//			HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);		// red led on

			//	myhexDump ("INITBUFF1---------------------------------------", *adcbuf1, ADCBUFLEN*2);
		}
#endif
}
 8000b7c:	bd38      	pop	{r3, r4, r5, pc}
		printf("******** pvPortMalloc not on word boundary *********\n");
 8000b7e:	4815      	ldr	r0, [pc, #84]	; (8000bd4 <startadc+0xd8>)
 8000b80:	f024 fcd4 	bl	802552c <puts>
		(*pktbuf)[i] = 0x55555555;
 8000b84:	682c      	ldr	r4, [r5, #0]
 8000b86:	e7d1      	b.n	8000b2c <startadc+0x30>
		printf("ADC1 failed start\r\n");
 8000b88:	4813      	ldr	r0, [pc, #76]	; (8000bd8 <startadc+0xdc>)
}
 8000b8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		printf("ADC1 failed start\r\n");
 8000b8e:	f024 bccd 	b.w	802552c <puts>
		printf("ADC2 failed start\r\n");
 8000b92:	4812      	ldr	r0, [pc, #72]	; (8000bdc <startadc+0xe0>)
 8000b94:	f024 fcca 	bl	802552c <puts>
 8000b98:	e7ec      	b.n	8000b74 <startadc+0x78>
		printf("ADC3 failed start\r\n");
 8000b9a:	4811      	ldr	r0, [pc, #68]	; (8000be0 <startadc+0xe4>)
 8000b9c:	f024 fcc6 	bl	802552c <puts>
 8000ba0:	e7e4      	b.n	8000b6c <startadc+0x70>
		printf("pvPortMalloc returned nil for pktbuf\n");
 8000ba2:	4810      	ldr	r0, [pc, #64]	; (8000be4 <startadc+0xe8>)
 8000ba4:	f024 fcc2 	bl	802552c <puts>
		for (;;)
 8000ba8:	e7fe      	b.n	8000ba8 <startadc+0xac>
 8000baa:	bf00      	nop
 8000bac:	066ff300 	.word	0x066ff300
 8000bb0:	20002f44 	.word	0x20002f44
 8000bb4:	08029680 	.word	0x08029680
 8000bb8:	20000754 	.word	0x20000754
 8000bbc:	200006f0 	.word	0x200006f0
 8000bc0:	200006ec 	.word	0x200006ec
 8000bc4:	200020e8 	.word	0x200020e8
 8000bc8:	200006f5 	.word	0x200006f5
 8000bcc:	20002178 	.word	0x20002178
 8000bd0:	20002130 	.word	0x20002130
 8000bd4:	080296bc 	.word	0x080296bc
 8000bd8:	0802971c 	.word	0x0802971c
 8000bdc:	08029708 	.word	0x08029708
 8000be0:	080296f4 	.word	0x080296f4
 8000be4:	08029694 	.word	0x08029694

08000be8 <xcrc32>:
@end deftypefn
*/

unsigned int
xcrc32 (const unsigned char *buf, int len, unsigned int init)
{
 8000be8:	4684      	mov	ip, r0
  unsigned int crc = init;
  while (len--)
 8000bea:	b169      	cbz	r1, 8000c08 <xcrc32+0x20>
 8000bec:	4401      	add	r1, r0
  unsigned int crc = init;
 8000bee:	4610      	mov	r0, r2
 8000bf0:	4a06      	ldr	r2, [pc, #24]	; (8000c0c <xcrc32+0x24>)
    {
      crc = (crc << 8) ^ crc32_table[((crc >> 24) ^ *buf) & 255];
 8000bf2:	f81c 3b01 	ldrb.w	r3, [ip], #1
 8000bf6:	ea83 6310 	eor.w	r3, r3, r0, lsr #24
  while (len--)
 8000bfa:	458c      	cmp	ip, r1
      crc = (crc << 8) ^ crc32_table[((crc >> 24) ^ *buf) & 255];
 8000bfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c00:	ea83 2000 	eor.w	r0, r3, r0, lsl #8
  while (len--)
 8000c04:	d1f5      	bne.n	8000bf2 <xcrc32+0xa>
 8000c06:	4770      	bx	lr
  unsigned int crc = init;
 8000c08:	4610      	mov	r0, r2
      buf++;
    }
  return crc;
}
 8000c0a:	4770      	bx	lr
 8000c0c:	08029730 	.word	0x08029730

08000c10 <stampboot>:
		return (0);
	}
}

// make sure the boot vector points to this running program
void stampboot() {
 8000c10:	b500      	push	{lr}
 8000c12:	b089      	sub	sp, #36	; 0x24
	HAL_StatusTypeDef res;
	FLASH_OBProgramInitTypeDef OBInitStruct;
	uint32_t *newadd, options, addr;

	HAL_FLASHEx_OBGetConfig(&OBInitStruct);
 8000c14:	4668      	mov	r0, sp
 8000c16:	f00a fceb 	bl	800b5f0 <HAL_FLASHEx_OBGetConfig>

	addr = (uint32_t) stampboot & LOADER_BASE_MEM2; 	// where are we running this code?
 8000c1a:	4b1c      	ldr	r3, [pc, #112]	; (8000c8c <stampboot+0x7c>)
 8000c1c:	f003 6301 	and.w	r3, r3, #135266304	; 0x8100000
	newadd = (addr == LOADER_BASE_MEM1) ? 0x2000 : 0x2040;
 8000c20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000

	if (OBInitStruct.BootAddr0 != newadd) {
 8000c24:	9b06      	ldr	r3, [sp, #24]
	newadd = (addr == LOADER_BASE_MEM1) ? 0x2000 : 0x2040;
 8000c26:	d01b      	beq.n	8000c60 <stampboot+0x50>
	if (OBInitStruct.BootAddr0 != newadd) {
 8000c28:	f5b3 5f01 	cmp.w	r3, #8256	; 0x2040
 8000c2c:	d015      	beq.n	8000c5a <stampboot+0x4a>
		HAL_FLASH_OB_Unlock();
 8000c2e:	f00a fafb 	bl	800b228 <HAL_FLASH_OB_Unlock>

		OBInitStruct.BootAddr0 = newadd;	// stamp the running boot address
 8000c32:	f44f 5301 	mov.w	r3, #8256	; 0x2040
		OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8000c36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
		OBInitStruct.BootAddr0 = newadd;	// stamp the running boot address
 8000c3a:	9306      	str	r3, [sp, #24]

		OBInitStruct.USERConfig |= FLASH_OPTCR_nDBOOT;		// disable mirrored flash dual boot
		OBInitStruct.USERConfig |= FLASH_OPTCR_nDBANK;
 8000c3c:	9b05      	ldr	r3, [sp, #20]

		res = HAL_FLASHEx_OBProgram(&OBInitStruct);
 8000c3e:	4668      	mov	r0, sp
		OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8000c40:	9207      	str	r2, [sp, #28]
		OBInitStruct.USERConfig |= FLASH_OPTCR_nDBANK;
 8000c42:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8000c46:	9305      	str	r3, [sp, #20]
		res = HAL_FLASHEx_OBProgram(&OBInitStruct);
 8000c48:	f00a fbfa 	bl	800b440 <HAL_FLASHEx_OBProgram>
		if (res != HAL_OK) {
 8000c4c:	b9c0      	cbnz	r0, 8000c80 <stampboot+0x70>
			printf("swapboot: failed to OBProgram %d\n", res);
		}

		res = HAL_FLASH_OB_Launch();
 8000c4e:	f00a fb07 	bl	800b260 <HAL_FLASH_OB_Launch>
		if (res != HAL_OK) {
 8000c52:	b980      	cbnz	r0, 8000c76 <stampboot+0x66>
			printf("swapboot: failed to OBLaunch %d\n", res);
		}
		printf(".......re-stamped boot vector.......\n");
 8000c54:	480e      	ldr	r0, [pc, #56]	; (8000c90 <stampboot+0x80>)
 8000c56:	f024 fc69 	bl	802552c <puts>
	}
}
 8000c5a:	b009      	add	sp, #36	; 0x24
 8000c5c:	f85d fb04 	ldr.w	pc, [sp], #4
	if (OBInitStruct.BootAddr0 != newadd) {
 8000c60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000c64:	d0f9      	beq.n	8000c5a <stampboot+0x4a>
		HAL_FLASH_OB_Unlock();
 8000c66:	f00a fadf 	bl	800b228 <HAL_FLASH_OB_Unlock>
		OBInitStruct.BootAddr0 = newadd;	// stamp the running boot address
 8000c6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
		OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8000c6e:	f44f 5201 	mov.w	r2, #8256	; 0x2040
		OBInitStruct.BootAddr0 = newadd;	// stamp the running boot address
 8000c72:	9306      	str	r3, [sp, #24]
		OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8000c74:	e7e2      	b.n	8000c3c <stampboot+0x2c>
			printf("swapboot: failed to OBLaunch %d\n", res);
 8000c76:	4601      	mov	r1, r0
 8000c78:	4806      	ldr	r0, [pc, #24]	; (8000c94 <stampboot+0x84>)
 8000c7a:	f024 fbbb 	bl	80253f4 <iprintf>
 8000c7e:	e7e9      	b.n	8000c54 <stampboot+0x44>
			printf("swapboot: failed to OBProgram %d\n", res);
 8000c80:	4601      	mov	r1, r0
 8000c82:	4805      	ldr	r0, [pc, #20]	; (8000c98 <stampboot+0x88>)
 8000c84:	f024 fbb6 	bl	80253f4 <iprintf>
 8000c88:	e7e1      	b.n	8000c4e <stampboot+0x3e>
 8000c8a:	bf00      	nop
 8000c8c:	08000c11 	.word	0x08000c11
 8000c90:	08029b78 	.word	0x08029b78
 8000c94:	08029b54 	.word	0x08029b54
 8000c98:	08029b30 	.word	0x08029b30

08000c9c <printflasherr>:
void printflasherr() {
 8000c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		printf("Flash operation failed: %s error\n", msg);
 8000c9e:	4d1e      	ldr	r5, [pc, #120]	; (8000d18 <printflasherr+0x7c>)
		msg = "Programming alignment";
 8000ca0:	4f1e      	ldr	r7, [pc, #120]	; (8000d1c <printflasherr+0x80>)
		msg = "Erasing Sequence";
 8000ca2:	4e1f      	ldr	r6, [pc, #124]	; (8000d20 <printflasherr+0x84>)
	err = HAL_FLASH_GetError();
 8000ca4:	f00a fb0a 	bl	800b2bc <HAL_FLASH_GetError>
	switch (err) {
 8000ca8:	1e83      	subs	r3, r0, #2
	err = HAL_FLASH_GetError();
 8000caa:	4604      	mov	r4, r0
	switch (err) {
 8000cac:	2b1e      	cmp	r3, #30
 8000cae:	d811      	bhi.n	8000cd4 <printflasherr+0x38>
 8000cb0:	e8df f003 	tbb	[pc, r3]
 8000cb4:	102f102b 	.word	0x102f102b
 8000cb8:	102d1010 	.word	0x102d1010
 8000cbc:	10101010 	.word	0x10101010
 8000cc0:	10291010 	.word	0x10291010
 8000cc4:	10101010 	.word	0x10101010
 8000cc8:	10101010 	.word	0x10101010
 8000ccc:	10101010 	.word	0x10101010
 8000cd0:	1010      	.short	0x1010
 8000cd2:	1d          	.byte	0x1d
 8000cd3:	00          	.byte	0x00
		sprintf(msg, "Unknown err 0x%0x", err);
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	4913      	ldr	r1, [pc, #76]	; (8000d24 <printflasherr+0x88>)
 8000cd8:	2000      	movs	r0, #0
 8000cda:	f024 fd75 	bl	80257c8 <siprintf>
		printf("Flash failed Unknown err 0x%0x\n", err);
 8000cde:	4621      	mov	r1, r4
 8000ce0:	4811      	ldr	r0, [pc, #68]	; (8000d28 <printflasherr+0x8c>)
 8000ce2:	f024 fb87 	bl	80253f4 <iprintf>
	res = HAL_FLASH_Lock();
 8000ce6:	f00a fa95 	bl	800b214 <HAL_FLASH_Lock>
	if (res != HAL_OK) {
 8000cea:	b940      	cbnz	r0, 8000cfe <printflasherr+0x62>
}
 8000cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		msg = "Operation";
 8000cee:	490f      	ldr	r1, [pc, #60]	; (8000d2c <printflasherr+0x90>)
		printf("Flash operation failed: %s error\n", msg);
 8000cf0:	4628      	mov	r0, r5
 8000cf2:	f024 fb7f 	bl	80253f4 <iprintf>
	res = HAL_FLASH_Lock();
 8000cf6:	f00a fa8d 	bl	800b214 <HAL_FLASH_Lock>
	if (res != HAL_OK) {
 8000cfa:	2800      	cmp	r0, #0
 8000cfc:	d0f6      	beq.n	8000cec <printflasherr+0x50>
		printf("LockFlash: failed to lock\n");
 8000cfe:	480c      	ldr	r0, [pc, #48]	; (8000d30 <printflasherr+0x94>)
 8000d00:	f024 fc14 	bl	802552c <puts>
		printflasherr();
 8000d04:	e7ce      	b.n	8000ca4 <printflasherr+0x8>
		msg = "Write Protected";
 8000d06:	490b      	ldr	r1, [pc, #44]	; (8000d34 <printflasherr+0x98>)
		break;
 8000d08:	e7f2      	b.n	8000cf0 <printflasherr+0x54>
		msg = "Erasing Sequence";
 8000d0a:	4631      	mov	r1, r6
 8000d0c:	e7f0      	b.n	8000cf0 <printflasherr+0x54>
		msg = "Programming alignment";
 8000d0e:	4639      	mov	r1, r7
 8000d10:	e7ee      	b.n	8000cf0 <printflasherr+0x54>
	switch (err) {
 8000d12:	4909      	ldr	r1, [pc, #36]	; (8000d38 <printflasherr+0x9c>)
 8000d14:	e7ec      	b.n	8000cf0 <printflasherr+0x54>
 8000d16:	bf00      	nop
 8000d18:	08029c34 	.word	0x08029c34
 8000d1c:	08029bc0 	.word	0x08029bc0
 8000d20:	08029bac 	.word	0x08029bac
 8000d24:	08029c00 	.word	0x08029c00
 8000d28:	08029c14 	.word	0x08029c14
 8000d2c:	08029ba0 	.word	0x08029ba0
 8000d30:	08029c58 	.word	0x08029c58
 8000d34:	08029bd8 	.word	0x08029bd8
 8000d38:	08029be8 	.word	0x08029be8

08000d3c <WriteFlashWord.part.0>:
HAL_StatusTypeDef WriteFlashWord(uint32_t address, uint32_t data) {
 8000d3c:	b570      	push	{r4, r5, r6, lr}
	__HAL_FLASH_ART_DISABLE();
 8000d3e:	4c1a      	ldr	r4, [pc, #104]	; (8000da8 <WriteFlashWord.part.0+0x6c>)
HAL_StatusTypeDef WriteFlashWord(uint32_t address, uint32_t data) {
 8000d40:	4605      	mov	r5, r0
 8000d42:	460e      	mov	r6, r1
	while ((res = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, data) != HAL_OK)) {
 8000d44:	2300      	movs	r3, #0
	__HAL_FLASH_ART_DISABLE();
 8000d46:	6822      	ldr	r2, [r4, #0]
 8000d48:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000d4c:	6022      	str	r2, [r4, #0]
	while ((res = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, data) != HAL_OK)) {
 8000d4e:	460a      	mov	r2, r1
 8000d50:	4601      	mov	r1, r0
 8000d52:	2002      	movs	r0, #2
 8000d54:	f00a fae4 	bl	800b320 <HAL_FLASH_Program>
 8000d58:	b990      	cbnz	r0, 8000d80 <WriteFlashWord.part.0+0x44>
	__HAL_FLASH_ART_RESET();
 8000d5a:	6823      	ldr	r3, [r4, #0]
 8000d5c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d60:	6023      	str	r3, [r4, #0]
	__HAL_FLASH_ART_ENABLE();
 8000d62:	6823      	ldr	r3, [r4, #0]
 8000d64:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d68:	6023      	str	r3, [r4, #0]
	if (*(uint32_t*) address != data) {
 8000d6a:	682b      	ldr	r3, [r5, #0]
 8000d6c:	429e      	cmp	r6, r3
 8000d6e:	d100      	bne.n	8000d72 <WriteFlashWord.part.0+0x36>
}
 8000d70:	bd70      	pop	{r4, r5, r6, pc}
		printf("WriteFlashWord: Failed at 0x%08x with data=%08x, read=0x%08x\n", address, data, *(uint32_t*) address);
 8000d72:	4632      	mov	r2, r6
 8000d74:	4629      	mov	r1, r5
 8000d76:	480d      	ldr	r0, [pc, #52]	; (8000dac <WriteFlashWord.part.0+0x70>)
 8000d78:	f024 fb3c 	bl	80253f4 <iprintf>
		return (HAL_ERROR);
 8000d7c:	2001      	movs	r0, #1
}
 8000d7e:	bd70      	pop	{r4, r5, r6, pc}
		printflasherr();		// deleteme
 8000d80:	f7ff ff8c 	bl	8000c9c <printflasherr>
			printflasherr();
 8000d84:	f7ff ff8a 	bl	8000c9c <printflasherr>
			printf("WriteFlashWord: failed write at 0x%0x err=0x%x\n", address, res);
 8000d88:	2201      	movs	r2, #1
 8000d8a:	4629      	mov	r1, r5
 8000d8c:	4808      	ldr	r0, [pc, #32]	; (8000db0 <WriteFlashWord.part.0+0x74>)
 8000d8e:	f024 fb31 	bl	80253f4 <iprintf>
			__HAL_FLASH_ART_RESET();
 8000d92:	6823      	ldr	r3, [r4, #0]
	while ((res = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, data) != HAL_OK)) {
 8000d94:	2001      	movs	r0, #1
			__HAL_FLASH_ART_RESET();
 8000d96:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d9a:	6023      	str	r3, [r4, #0]
			__HAL_FLASH_ART_ENABLE();
 8000d9c:	6823      	ldr	r3, [r4, #0]
 8000d9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000da2:	6023      	str	r3, [r4, #0]
}
 8000da4:	bd70      	pop	{r4, r5, r6, pc}
 8000da6:	bf00      	nop
 8000da8:	40023c00 	.word	0x40023c00
 8000dac:	08029cc8 	.word	0x08029cc8
 8000db0:	08029c98 	.word	0x08029c98

08000db4 <EraseFlash>:
HAL_StatusTypeDef EraseFlash(void *memptr) {
 8000db4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000db6:	b083      	sub	sp, #12
 8000db8:	4604      	mov	r4, r0
	res = HAL_FLASH_Unlock();
 8000dba:	f00a fa17 	bl	800b1ec <HAL_FLASH_Unlock>
	if (res != HAL_OK) {
 8000dbe:	2800      	cmp	r0, #0
 8000dc0:	d14f      	bne.n	8000e62 <EraseFlash+0xae>
	if (((uint32_t) memptr & 0x8100000) == 0x8000000)	// the lower 512K
 8000dc2:	f004 6301 	and.w	r3, r4, #135266304	; 0x8100000
	EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;		// should this be 2???
 8000dc6:	4d34      	ldr	r5, [pc, #208]	; (8000e98 <EraseFlash+0xe4>)
 8000dc8:	2202      	movs	r2, #2
	if (((uint32_t) memptr & 0x8100000) == 0x8000000)	// the lower 512K
 8000dca:	4626      	mov	r6, r4
 8000dcc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
	EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;		// should this be 2???
 8000dd0:	612a      	str	r2, [r5, #16]
	if (((uint32_t) memptr & 0x8100000) == 0x8000000)	// the lower 512K
 8000dd2:	d041      	beq.n	8000e58 <EraseFlash+0xa4>
		EraseInitStruct.Sector = FLASH_SECTOR_8;
 8000dd4:	2308      	movs	r3, #8
 8000dd6:	e9c5 3202 	strd	r3, r2, [r5, #8]
	for (ptr = memptr; ptr < (uint32_t) (memptr + 0x80000); ptr++) {		// 512K
 8000dda:	4930      	ldr	r1, [pc, #192]	; (8000e9c <EraseFlash+0xe8>)
 8000ddc:	1f23      	subs	r3, r4, #4
 8000dde:	4421      	add	r1, r4
 8000de0:	e001      	b.n	8000de6 <EraseFlash+0x32>
 8000de2:	428b      	cmp	r3, r1
 8000de4:	d006      	beq.n	8000df4 <EraseFlash+0x40>
		if (*ptr != 0xffffffff) {
 8000de6:	f853 2f04 	ldr.w	r2, [r3, #4]!
 8000dea:	3201      	adds	r2, #1
 8000dec:	d0f9      	beq.n	8000de2 <EraseFlash+0x2e>
	if ((dirty) && (notflashed)) {
 8000dee:	4f2c      	ldr	r7, [pc, #176]	; (8000ea0 <EraseFlash+0xec>)
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	b92b      	cbnz	r3, 8000e00 <EraseFlash+0x4c>
		printf("Flash erase unnecessary\n");
 8000df4:	482b      	ldr	r0, [pc, #172]	; (8000ea4 <EraseFlash+0xf0>)
 8000df6:	f024 fb99 	bl	802552c <puts>
}
 8000dfa:	2000      	movs	r0, #0
 8000dfc:	b003      	add	sp, #12
 8000dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
		osDelay(1000);
 8000e00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e04:	f014 fb5c 	bl	80154c0 <osDelay>
		printf("Erasing Flash for %d sector(s) from %d\n", EraseInitStruct.NbSectors, EraseInitStruct.Sector);
 8000e08:	4827      	ldr	r0, [pc, #156]	; (8000ea8 <EraseFlash+0xf4>)
 8000e0a:	e9d5 2102 	ldrd	r2, r1, [r5, #8]
 8000e0e:	f024 faf1 	bl	80253f4 <iprintf>
		EraseInitStruct.Banks = FLASH_BANK_1;
 8000e12:	2200      	movs	r2, #0
 8000e14:	2301      	movs	r3, #1
		res = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8000e16:	a901      	add	r1, sp, #4
 8000e18:	481f      	ldr	r0, [pc, #124]	; (8000e98 <EraseFlash+0xe4>)
		EraseInitStruct.Banks = FLASH_BANK_1;
 8000e1a:	e9c5 2300 	strd	r2, r3, [r5]
		EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	612b      	str	r3, [r5, #16]
		res = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8000e22:	f00a fc51 	bl	800b6c8 <HAL_FLASHEx_Erase>
		if (SectorError != 0xffffffff) {
 8000e26:	9901      	ldr	r1, [sp, #4]
		res = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8000e28:	4605      	mov	r5, r0
		if (SectorError != 0xffffffff) {
 8000e2a:	1c48      	adds	r0, r1, #1
 8000e2c:	d12d      	bne.n	8000e8a <EraseFlash+0xd6>
		if (res != HAL_OK) {
 8000e2e:	bb25      	cbnz	r5, 8000e7a <EraseFlash+0xc6>
			printf("Flash successfully erased\n");
 8000e30:	481e      	ldr	r0, [pc, #120]	; (8000eac <EraseFlash+0xf8>)
 8000e32:	f504 2400 	add.w	r4, r4, #524288	; 0x80000
 8000e36:	f024 fb79 	bl	802552c <puts>
			notflashed = 0;
 8000e3a:	603d      	str	r5, [r7, #0]
			for (ptr = memptr; ptr < (uint32_t) (memptr + 0x80000); ptr++) {		// 512K
 8000e3c:	e001      	b.n	8000e42 <EraseFlash+0x8e>
 8000e3e:	42b4      	cmp	r4, r6
 8000e40:	d0db      	beq.n	8000dfa <EraseFlash+0x46>
 8000e42:	4631      	mov	r1, r6
				if (*ptr != 0xffffffff) {
 8000e44:	3604      	adds	r6, #4
 8000e46:	680b      	ldr	r3, [r1, #0]
 8000e48:	3301      	adds	r3, #1
 8000e4a:	d0f8      	beq.n	8000e3e <EraseFlash+0x8a>
				notflashed = 1;
 8000e4c:	2301      	movs	r3, #1
				printf("*** ERROR: Flash was erased but bits still dirty at 0x%08x\n",ptr);
 8000e4e:	4818      	ldr	r0, [pc, #96]	; (8000eb0 <EraseFlash+0xfc>)
				notflashed = 1;
 8000e50:	603b      	str	r3, [r7, #0]
				printf("*** ERROR: Flash was erased but bits still dirty at 0x%08x\n",ptr);
 8000e52:	f024 facf 	bl	80253f4 <iprintf>
 8000e56:	e7d0      	b.n	8000dfa <EraseFlash+0x46>
		EraseInitStruct.NbSectors = 6;
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2306      	movs	r3, #6
 8000e5c:	e9c5 2302 	strd	r2, r3, [r5, #8]
 8000e60:	e7bb      	b.n	8000dda <EraseFlash+0x26>
		printf("UnlockFlash: failed to unlock 0x%x\n", res);
 8000e62:	4601      	mov	r1, r0
 8000e64:	4813      	ldr	r0, [pc, #76]	; (8000eb4 <EraseFlash+0x100>)
 8000e66:	f024 fac5 	bl	80253f4 <iprintf>
		printflasherr();
 8000e6a:	f7ff ff17 	bl	8000c9c <printflasherr>
		printf("EraseFlash: unlock failed\n");
 8000e6e:	4812      	ldr	r0, [pc, #72]	; (8000eb8 <EraseFlash+0x104>)
 8000e70:	f024 fb5c 	bl	802552c <puts>
		printflasherr();
 8000e74:	f7ff ff12 	bl	8000c9c <printflasherr>
 8000e78:	e7a3      	b.n	8000dc2 <EraseFlash+0xe>
			printf("EraseFlash: failed\n");
 8000e7a:	4810      	ldr	r0, [pc, #64]	; (8000ebc <EraseFlash+0x108>)
 8000e7c:	f024 fb56 	bl	802552c <puts>
			printflasherr();
 8000e80:	f7ff ff0c 	bl	8000c9c <printflasherr>
}
 8000e84:	2000      	movs	r0, #0
 8000e86:	b003      	add	sp, #12
 8000e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printf("Flash Erase failed sectorerror 0x%08x\n", SectorError);
 8000e8a:	480d      	ldr	r0, [pc, #52]	; (8000ec0 <EraseFlash+0x10c>)
 8000e8c:	f024 fab2 	bl	80253f4 <iprintf>
		if (res != HAL_OK) {
 8000e90:	2d00      	cmp	r5, #0
 8000e92:	d0cd      	beq.n	8000e30 <EraseFlash+0x7c>
 8000e94:	e7f1      	b.n	8000e7a <EraseFlash+0xc6>
 8000e96:	bf00      	nop
 8000e98:	2000080c 	.word	0x2000080c
 8000e9c:	0007fffc 	.word	0x0007fffc
 8000ea0:	20000008 	.word	0x20000008
 8000ea4:	08029da4 	.word	0x08029da4
 8000ea8:	08029d24 	.word	0x08029d24
 8000eac:	08029d88 	.word	0x08029d88
 8000eb0:	08029dbc 	.word	0x08029dbc
 8000eb4:	08029c74 	.word	0x08029c74
 8000eb8:	08029d08 	.word	0x08029d08
 8000ebc:	08029d74 	.word	0x08029d74
 8000ec0:	08029d4c 	.word	0x08029d4c

08000ec4 <swapboot>:

/// fix up the boot vectors in the option flash
void swapboot() {
 8000ec4:	b500      	push	{lr}
 8000ec6:	b089      	sub	sp, #36	; 0x24
	HAL_StatusTypeDef res;
	FLASH_OBProgramInitTypeDef OBInitStruct;
	uint32_t *newadd, options;

	HAL_FLASHEx_OBGetConfig(&OBInitStruct);
 8000ec8:	4668      	mov	r0, sp
 8000eca:	f00a fb91 	bl	800b5f0 <HAL_FLASHEx_OBGetConfig>
	HAL_FLASH_OB_Unlock();
 8000ece:	f00a f9ab 	bl	800b228 <HAL_FLASH_OB_Unlock>

	// swap boot address (maybe)

	newadd = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;	// toggle boot segment start add
 8000ed2:	9b06      	ldr	r3, [sp, #24]
 8000ed4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000ed8:	d008      	beq.n	8000eec <swapboot+0x28>
	if (*newadd != 0xffffffff) {	// if new area is not an empty region
 8000eda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	3201      	adds	r2, #1
 8000ee2:	d009      	beq.n	8000ef8 <swapboot+0x34>
		OBInitStruct.BootAddr0 = newadd;	// change boot address
 8000ee4:	9306      	str	r3, [sp, #24]
	}
	OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8000ee6:	f44f 5201 	mov.w	r2, #8256	; 0x2040
 8000eea:	e007      	b.n	8000efc <swapboot+0x38>
	if (*newadd != 0xffffffff) {	// if new area is not an empty region
 8000eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eee:	3301      	adds	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <swapboot+0x22>
		OBInitStruct.BootAddr0 = newadd;	// change boot address
 8000ef2:	f44f 5301 	mov.w	r3, #8256	; 0x2040
 8000ef6:	9306      	str	r3, [sp, #24]
	OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8000ef8:	f44f 5200 	mov.w	r2, #8192	; 0x2000

	OBInitStruct.USERConfig |= FLASH_OPTCR_nDBOOT;		// disable mirrored flash dual boot
	OBInitStruct.USERConfig |= FLASH_OPTCR_nDBANK;
 8000efc:	9b05      	ldr	r3, [sp, #20]

	res = HAL_FLASHEx_OBProgram(&OBInitStruct);
 8000efe:	4668      	mov	r0, sp
	OBInitStruct.BootAddr1 = (OBInitStruct.BootAddr0 == 0x2000) ? 0x2040 : 0x2000;// flip alternate (this is only used if boot pin inverted)
 8000f00:	9207      	str	r2, [sp, #28]
	OBInitStruct.USERConfig |= FLASH_OPTCR_nDBANK;
 8000f02:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8000f06:	9305      	str	r3, [sp, #20]
	res = HAL_FLASHEx_OBProgram(&OBInitStruct);
 8000f08:	f00a fa9a 	bl	800b440 <HAL_FLASHEx_OBProgram>
	if (res != HAL_OK) {
 8000f0c:	b990      	cbnz	r0, 8000f34 <swapboot+0x70>
		printf("swapboot: failed to OBProgram %d\n", res);
	}

	res = HAL_FLASH_OB_Launch();
 8000f0e:	f00a f9a7 	bl	800b260 <HAL_FLASH_OB_Launch>
	if (res != HAL_OK) {
 8000f12:	b950      	cbnz	r0, 8000f2a <swapboot+0x66>
		printf("swapboot: failed to OBLaunch %d\n", res);
	}
	printf("fixing boot....\n");
 8000f14:	480a      	ldr	r0, [pc, #40]	; (8000f40 <swapboot+0x7c>)
 8000f16:	f024 fb09 	bl	802552c <puts>
	HAL_FLASH_OB_Lock();
 8000f1a:	f00a f997 	bl	800b24c <HAL_FLASH_OB_Lock>

	printf("swapboot ran\n");
 8000f1e:	4809      	ldr	r0, [pc, #36]	; (8000f44 <swapboot+0x80>)
 8000f20:	f024 fb04 	bl	802552c <puts>
}
 8000f24:	b009      	add	sp, #36	; 0x24
 8000f26:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("swapboot: failed to OBLaunch %d\n", res);
 8000f2a:	4601      	mov	r1, r0
 8000f2c:	4806      	ldr	r0, [pc, #24]	; (8000f48 <swapboot+0x84>)
 8000f2e:	f024 fa61 	bl	80253f4 <iprintf>
 8000f32:	e7ef      	b.n	8000f14 <swapboot+0x50>
		printf("swapboot: failed to OBProgram %d\n", res);
 8000f34:	4601      	mov	r1, r0
 8000f36:	4805      	ldr	r0, [pc, #20]	; (8000f4c <swapboot+0x88>)
 8000f38:	f024 fa5c 	bl	80253f4 <iprintf>
 8000f3c:	e7e7      	b.n	8000f0e <swapboot+0x4a>
 8000f3e:	bf00      	nop
 8000f40:	08029e1c 	.word	0x08029e1c
 8000f44:	08029e2c 	.word	0x08029e2c
 8000f48:	08029b54 	.word	0x08029b54
 8000f4c:	08029b30 	.word	0x08029b30

08000f50 <flash_writeword>:
static void* memread() {

}

// write tp flash with data at memptr
int flash_writeword(uint32_t worddata) {
 8000f50:	b538      	push	{r3, r4, r5, lr}
	HAL_StatusTypeDef res;

	if ((res = WriteFlashWord(flash_memptr, worddata)) != 0) {
 8000f52:	4d10      	ldr	r5, [pc, #64]	; (8000f94 <flash_writeword+0x44>)
 8000f54:	682b      	ldr	r3, [r5, #0]
	if (((int) address < FLASH_START_ADDRESS) || ((int) address > (FLASH_END_ADDRESS))) {
 8000f56:	f103 4278 	add.w	r2, r3, #4160749568	; 0xf8000000
 8000f5a:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8000f5e:	d20a      	bcs.n	8000f76 <flash_writeword+0x26>
 8000f60:	4604      	mov	r4, r0
 8000f62:	4601      	mov	r1, r0
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff fee9 	bl	8000d3c <WriteFlashWord.part.0>
	if ((res = WriteFlashWord(flash_memptr, worddata)) != 0) {
 8000f6a:	b938      	cbnz	r0, 8000f7c <flash_writeword+0x2c>
		printf("memwrite: WriteFlash error\n");
		return (-1);
	}
	if (*(uint32_t*) flash_memptr != worddata) {
 8000f6c:	6829      	ldr	r1, [r5, #0]
 8000f6e:	680b      	ldr	r3, [r1, #0]
 8000f70:	42a3      	cmp	r3, r4
 8000f72:	d109      	bne.n	8000f88 <flash_writeword+0x38>
		printf("memwrite: Readback error at %08x\n", flash_memptr);
		return (-1);
	}
	return (0);
}
 8000f74:	bd38      	pop	{r3, r4, r5, pc}
		printf("WriteFlash: failed address check\n");
 8000f76:	4808      	ldr	r0, [pc, #32]	; (8000f98 <flash_writeword+0x48>)
 8000f78:	f024 fad8 	bl	802552c <puts>
		printf("memwrite: WriteFlash error\n");
 8000f7c:	4807      	ldr	r0, [pc, #28]	; (8000f9c <flash_writeword+0x4c>)
 8000f7e:	f024 fad5 	bl	802552c <puts>
		return (-1);
 8000f82:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000f86:	bd38      	pop	{r3, r4, r5, pc}
		printf("memwrite: Readback error at %08x\n", flash_memptr);
 8000f88:	4805      	ldr	r0, [pc, #20]	; (8000fa0 <flash_writeword+0x50>)
 8000f8a:	f024 fa33 	bl	80253f4 <iprintf>
		return (-1);
 8000f8e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000f92:	bd38      	pop	{r3, r4, r5, pc}
 8000f94:	2000084c 	.word	0x2000084c
 8000f98:	08029df8 	.word	0x08029df8
 8000f9c:	08029e3c 	.word	0x08029e3c
 8000fa0:	08029e58 	.word	0x08029e58

08000fa4 <flash_memwrite>:

// flash_memwrite - this writes an unspecified block size to Flash (with verification)
// assume mem is pointing at byte array
int flash_memwrite(const uint8_t buf[], size_t size, size_t len, volatile void *mem) {
 8000fa4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	volatile int i, j, k;
	volatile uint32_t data;
	HAL_StatusTypeDef res;
	static int lastbyte = 0;

	flash_filelength += (int) len;
 8000fa8:	4e49      	ldr	r6, [pc, #292]	; (80010d0 <flash_memwrite+0x12c>)
int flash_memwrite(const uint8_t buf[], size_t size, size_t len, volatile void *mem) {
 8000faa:	b085      	sub	sp, #20
//	}
//	printf("\n");
//////////////////////////////////////////////////////
#endif

	if ((!(flash_abort)) && (notflashed)) {
 8000fac:	4949      	ldr	r1, [pc, #292]	; (80010d4 <flash_memwrite+0x130>)
int flash_memwrite(const uint8_t buf[], size_t size, size_t len, volatile void *mem) {
 8000fae:	4615      	mov	r5, r2
	flash_filelength += (int) len;
 8000fb0:	6833      	ldr	r3, [r6, #0]
int flash_memwrite(const uint8_t buf[], size_t size, size_t len, volatile void *mem) {
 8000fb2:	4604      	mov	r4, r0
	if ((!(flash_abort)) && (notflashed)) {
 8000fb4:	680f      	ldr	r7, [r1, #0]
	flash_filelength += (int) len;
 8000fb6:	4413      	add	r3, r2
 8000fb8:	6033      	str	r3, [r6, #0]
	if ((!(flash_abort)) && (notflashed)) {
 8000fba:	b92f      	cbnz	r7, 8000fc8 <flash_memwrite+0x24>
 8000fbc:	f8df 8124 	ldr.w	r8, [pc, #292]	; 80010e4 <flash_memwrite+0x140>
 8000fc0:	f8d8 3000 	ldr.w	r3, [r8]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d179      	bne.n	80010bc <flash_memwrite+0x118>
	}
	if (len % 2 != 0) {
		printf("memwrite: len %d chunk not multiple of 2 at %u\n", len, flash_filelength);
	}
#endif
	if (len == 0) {
 8000fc8:	2d00      	cmp	r5, #0
 8000fca:	d071      	beq.n	80010b0 <flash_memwrite+0x10c>
		printf("memwrite: len %d at %u\n", len, flash_filelength);
	}


	data = 0xffffffff;		// the 32 bit word we will write
 8000fcc:	f04f 33ff 	mov.w	r3, #4294967295

	lastbyte = 0;
	if (q_index > 0) {		// some residual data from last time through here
 8000fd0:	4f41      	ldr	r7, [pc, #260]	; (80010d8 <flash_memwrite+0x134>)
	lastbyte = 0;
 8000fd2:	f8df 8114 	ldr.w	r8, [pc, #276]	; 80010e8 <flash_memwrite+0x144>
	if (q_index > 0) {		// some residual data from last time through here
 8000fd6:	6839      	ldr	r1, [r7, #0]
	data = 0xffffffff;		// the 32 bit word we will write
 8000fd8:	9303      	str	r3, [sp, #12]
	lastbyte = 0;
 8000fda:	2300      	movs	r3, #0
	if (q_index > 0) {		// some residual data from last time through here
 8000fdc:	4299      	cmp	r1, r3
	lastbyte = 0;
 8000fde:	f8c8 3000 	str.w	r3, [r8]
	if (q_index > 0) {		// some residual data from last time through here
 8000fe2:	dd1a      	ble.n	800101a <flash_memwrite+0x76>
		for (i = 0; i < q_index;) {
 8000fe4:	9300      	str	r3, [sp, #0]
 8000fe6:	9b00      	ldr	r3, [sp, #0]
 8000fe8:	4299      	cmp	r1, r3
 8000fea:	dd16      	ble.n	800101a <flash_memwrite+0x76>
 8000fec:	2201      	movs	r2, #1
 8000fee:	4e3b      	ldr	r6, [pc, #236]	; (80010dc <flash_memwrite+0x138>)
			data >>= 8;
 8000ff0:	9b03      	ldr	r3, [sp, #12]
			data |= (q_bytes[i++] << 24);
			lastbyte++;
 8000ff2:	4610      	mov	r0, r2
		for (i = 0; i < q_index;) {
 8000ff4:	3201      	adds	r2, #1
			data >>= 8;
 8000ff6:	0a1b      	lsrs	r3, r3, #8
 8000ff8:	9303      	str	r3, [sp, #12]
			data |= (q_bytes[i++] << 24);
 8000ffa:	9b00      	ldr	r3, [sp, #0]
 8000ffc:	f103 0e01 	add.w	lr, r3, #1
 8001000:	f856 c023 	ldr.w	ip, [r6, r3, lsl #2]
 8001004:	f8cd e000 	str.w	lr, [sp]
 8001008:	9b03      	ldr	r3, [sp, #12]
 800100a:	ea43 630c 	orr.w	r3, r3, ip, lsl #24
 800100e:	9303      	str	r3, [sp, #12]
		for (i = 0; i < q_index;) {
 8001010:	9b00      	ldr	r3, [sp, #0]
 8001012:	4299      	cmp	r1, r3
 8001014:	dcec      	bgt.n	8000ff0 <flash_memwrite+0x4c>
 8001016:	f8c8 0000 	str.w	r0, [r8]
		}
	}

	k = len % 4;		// see if buf fits full into 32 bit words
 800101a:	f005 0303 	and.w	r3, r5, #3

	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 800101e:	2600      	movs	r6, #0
	k = len % 4;		// see if buf fits full into 32 bit words
 8001020:	9302      	str	r3, [sp, #8]
	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 8001022:	9600      	str	r6, [sp, #0]
 8001024:	9b00      	ldr	r3, [sp, #0]
 8001026:	4419      	add	r1, r3
 8001028:	9b02      	ldr	r3, [sp, #8]
 800102a:	1aeb      	subs	r3, r5, r3
 800102c:	4299      	cmp	r1, r3
 800102e:	d229      	bcs.n	8001084 <flash_memwrite+0xe0>
 8001030:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 80010ec <flash_memwrite+0x148>
		for (j = lastbyte; j < 4; j++) {
 8001034:	f8d8 3000 	ldr.w	r3, [r8]
 8001038:	9301      	str	r3, [sp, #4]
 800103a:	9b01      	ldr	r3, [sp, #4]
 800103c:	2b03      	cmp	r3, #3
 800103e:	dc10      	bgt.n	8001062 <flash_memwrite+0xbe>
			data >>= 8;
 8001040:	9b03      	ldr	r3, [sp, #12]
 8001042:	0a1b      	lsrs	r3, r3, #8
 8001044:	9303      	str	r3, [sp, #12]
			data |= buf[i++] << 24;
 8001046:	9b00      	ldr	r3, [sp, #0]
 8001048:	1c59      	adds	r1, r3, #1
 800104a:	5ce2      	ldrb	r2, [r4, r3]
 800104c:	9100      	str	r1, [sp, #0]
 800104e:	9b03      	ldr	r3, [sp, #12]
 8001050:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001054:	9303      	str	r3, [sp, #12]
		for (j = lastbyte; j < 4; j++) {
 8001056:	9b01      	ldr	r3, [sp, #4]
 8001058:	3301      	adds	r3, #1
 800105a:	9301      	str	r3, [sp, #4]
 800105c:	9b01      	ldr	r3, [sp, #4]
 800105e:	2b03      	cmp	r3, #3
 8001060:	ddee      	ble.n	8001040 <flash_memwrite+0x9c>
		patt += 4;
#endif
		lastbyte = 0;	// no more residual

		//		printf("memptr=%08x, data[%d]=%08x\n", (uint32_t) memptr, i, data);
		flash_writeword(data);
 8001062:	9803      	ldr	r0, [sp, #12]
		lastbyte = 0;	// no more residual
 8001064:	f8c8 6000 	str.w	r6, [r8]
		flash_writeword(data);
 8001068:	f7ff ff72 	bl	8000f50 <flash_writeword>
	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 800106c:	9800      	ldr	r0, [sp, #0]
 800106e:	683a      	ldr	r2, [r7, #0]
 8001070:	9b02      	ldr	r3, [sp, #8]

		flash_memptr += 4;
 8001072:	f8d9 1000 	ldr.w	r1, [r9]
	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 8001076:	4402      	add	r2, r0
 8001078:	1aeb      	subs	r3, r5, r3
		flash_memptr += 4;
 800107a:	3104      	adds	r1, #4
	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 800107c:	429a      	cmp	r2, r3
		flash_memptr += 4;
 800107e:	f8c9 1000 	str.w	r1, [r9]
	for (i = 0; (i + q_index) < (len - k);) {		// take full words, avoid read buffer overflow
 8001082:	d3d7      	bcc.n	8001034 <flash_memwrite+0x90>
	}

	for (q_index = 0; i < len;) {
 8001084:	9b00      	ldr	r3, [sp, #0]
 8001086:	2200      	movs	r2, #0
 8001088:	429d      	cmp	r5, r3
 800108a:	603a      	str	r2, [r7, #0]
 800108c:	d90c      	bls.n	80010a8 <flash_memwrite+0x104>
 800108e:	4913      	ldr	r1, [pc, #76]	; (80010dc <flash_memwrite+0x138>)
 8001090:	2301      	movs	r3, #1
		q_bytes[q_index++] = buf[i++];		// put extra odd bytes in queue
 8001092:	9a00      	ldr	r2, [sp, #0]
 8001094:	1c50      	adds	r0, r2, #1
 8001096:	5ca2      	ldrb	r2, [r4, r2]
 8001098:	603b      	str	r3, [r7, #0]
	for (q_index = 0; i < len;) {
 800109a:	3301      	adds	r3, #1
		q_bytes[q_index++] = buf[i++];		// put extra odd bytes in queue
 800109c:	9000      	str	r0, [sp, #0]
 800109e:	f841 2b04 	str.w	r2, [r1], #4
	for (q_index = 0; i < len;) {
 80010a2:	9a00      	ldr	r2, [sp, #0]
 80010a4:	42aa      	cmp	r2, r5
 80010a6:	d3f4      	bcc.n	8001092 <flash_memwrite+0xee>
	}

///	memptr += len;
//	printf("memwrite: buf=0x%0x, size=%d, size_=%d, memptr=0x%x\n",(uint32_t)buf,size,len,(uint32_t)mem);
	return ((int) len);
}
 80010a8:	4628      	mov	r0, r5
 80010aa:	b005      	add	sp, #20
 80010ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		printf("memwrite: len %d at %u\n", len, flash_filelength);
 80010b0:	6832      	ldr	r2, [r6, #0]
 80010b2:	4629      	mov	r1, r5
 80010b4:	480a      	ldr	r0, [pc, #40]	; (80010e0 <flash_memwrite+0x13c>)
 80010b6:	f024 f99d 	bl	80253f4 <iprintf>
 80010ba:	e787      	b.n	8000fcc <flash_memwrite+0x28>
		res = EraseFlash(flash_memptr);
 80010bc:	f8df 902c 	ldr.w	r9, [pc, #44]	; 80010ec <flash_memwrite+0x148>
 80010c0:	f8d9 0000 	ldr.w	r0, [r9]
 80010c4:	f7ff fe76 	bl	8000db4 <EraseFlash>
		notflashed = 0;
 80010c8:	f8c8 7000 	str.w	r7, [r8]
 80010cc:	e77c      	b.n	8000fc8 <flash_memwrite+0x24>
 80010ce:	bf00      	nop
 80010d0:	20000848 	.word	0x20000848
 80010d4:	20000844 	.word	0x20000844
 80010d8:	20000864 	.word	0x20000864
 80010dc:	20000854 	.word	0x20000854
 80010e0:	08029e7c 	.word	0x08029e7c
 80010e4:	20000008 	.word	0x20000008
 80010e8:	20000850 	.word	0x20000850
 80010ec:	2000084c 	.word	0x2000084c

080010f0 <memclose>:
	static FLASH_OBProgramInitTypeDef OBInitStruct;
	HAL_StatusTypeDef res;
	int i;

	notflashed = 1;		// now assumed dirty
	if (flash_abort) {
 80010f0:	4b47      	ldr	r3, [pc, #284]	; (8001210 <memclose+0x120>)
	notflashed = 1;		// now assumed dirty
 80010f2:	2101      	movs	r1, #1
 80010f4:	4a47      	ldr	r2, [pc, #284]	; (8001214 <memclose+0x124>)
	if (flash_abort) {
 80010f6:	6818      	ldr	r0, [r3, #0]
	notflashed = 1;		// now assumed dirty
 80010f8:	6011      	str	r1, [r2, #0]
	if (flash_abort) {
 80010fa:	2800      	cmp	r0, #0
 80010fc:	d16e      	bne.n	80011dc <memclose+0xec>
		flash_abort = 0;
		http_downloading = 0;
		return;
	}

	if (q_index > 0) {			// unfinished residual write still needed
 80010fe:	4b46      	ldr	r3, [pc, #280]	; (8001218 <memclose+0x128>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2b00      	cmp	r3, #0
void* memclose() {
 8001104:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001106:	b085      	sub	sp, #20
	if (q_index > 0) {			// unfinished residual write still needed
 8001108:	dd0b      	ble.n	8001122 <memclose+0x32>
 800110a:	4a44      	ldr	r2, [pc, #272]	; (800121c <memclose+0x12c>)
 800110c:	f102 0110 	add.w	r1, r2, #16
		residual = 0;
		for (i = 0; i < 4; i++) {
			residual >>= 8;
			residual |= (q_bytes[i] << 24);
 8001110:	f852 3b04 	ldr.w	r3, [r2], #4
 8001114:	061b      	lsls	r3, r3, #24
		for (i = 0; i < 4; i++) {
 8001116:	4291      	cmp	r1, r2
			residual |= (q_bytes[i] << 24);
 8001118:	ea43 2010 	orr.w	r0, r3, r0, lsr #8
		for (i = 0; i < 4; i++) {
 800111c:	d1f8      	bne.n	8001110 <memclose+0x20>
		}
		flash_writeword(residual);
 800111e:	f7ff ff17 	bl	8000f50 <flash_writeword>
	}

	printf("eeprom memclose: flash_load_addr=0x%08x, filelength=%d, flash_memptr=0x%0x total=%d\n", flash_load_address,
 8001122:	4e3f      	ldr	r6, [pc, #252]	; (8001220 <memclose+0x130>)
 8001124:	4b3f      	ldr	r3, [pc, #252]	; (8001224 <memclose+0x134>)
 8001126:	6832      	ldr	r2, [r6, #0]
 8001128:	4c3f      	ldr	r4, [pc, #252]	; (8001228 <memclose+0x138>)
 800112a:	4d40      	ldr	r5, [pc, #256]	; (800122c <memclose+0x13c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	6829      	ldr	r1, [r5, #0]
 8001130:	9200      	str	r2, [sp, #0]
 8001132:	483f      	ldr	r0, [pc, #252]	; (8001230 <memclose+0x140>)
 8001134:	6822      	ldr	r2, [r4, #0]
 8001136:	f024 f95d 	bl	80253f4 <iprintf>
			flash_filelength, (unsigned int) flash_memptr, down_total);
	osDelay(1000);
 800113a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800113e:	f014 f9bf 	bl	80154c0 <osDelay>
	res = HAL_FLASH_Lock();
 8001142:	f00a f867 	bl	800b214 <HAL_FLASH_Lock>
	if (res != HAL_OK) {
 8001146:	2800      	cmp	r0, #0
 8001148:	d14d      	bne.n	80011e6 <memclose+0xf6>
	if (LockFlash() != HAL_OK) {
		printf("eeprom: flash2 failed\n");
		return ((void*) 0);
	}

	xcrc = flash_findcrc(flash_load_address, flash_filelength);
 800114a:	6823      	ldr	r3, [r4, #0]

// calculate the crc over a range of memory
uint32_t flash_findcrc(void *base, int length) {
	uint32_t crc, xinit = 0xffffffff;

	crc = xcrc32(base, length, xinit);
 800114c:	f04f 32ff 	mov.w	r2, #4294967295
	xcrc = flash_findcrc(flash_load_address, flash_filelength);
 8001150:	682f      	ldr	r7, [r5, #0]
	crc = xcrc32(base, length, xinit);
 8001152:	4619      	mov	r1, r3
 8001154:	9303      	str	r3, [sp, #12]
 8001156:	4638      	mov	r0, r7
 8001158:	f7ff fd46 	bl	8000be8 <xcrc32>
 800115c:	4604      	mov	r4, r0
	printf("findcrc: crc=0x%08x, base=0x%08x, len=%d\n", crc, base, length);
 800115e:	9b03      	ldr	r3, [sp, #12]
 8001160:	463a      	mov	r2, r7
 8001162:	4834      	ldr	r0, [pc, #208]	; (8001234 <memclose+0x144>)
 8001164:	4621      	mov	r1, r4
 8001166:	f024 f945 	bl	80253f4 <iprintf>
	if ((dl_filecrc != xcrc) && (dl_filecrc != 0xffffffff)) {
 800116a:	4b33      	ldr	r3, [pc, #204]	; (8001238 <memclose+0x148>)
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	1c53      	adds	r3, r2, #1
 8001170:	d007      	beq.n	8001182 <memclose+0x92>
 8001172:	42a2      	cmp	r2, r4
 8001174:	d005      	beq.n	8001182 <memclose+0x92>
		printf(
 8001176:	6833      	ldr	r3, [r6, #0]
 8001178:	4621      	mov	r1, r4
 800117a:	4830      	ldr	r0, [pc, #192]	; (800123c <memclose+0x14c>)
 800117c:	f024 f93a 	bl	80253f4 <iprintf>
 8001180:	e027      	b.n	80011d2 <memclose+0xe2>
		osDelay(5);
 8001182:	2005      	movs	r0, #5
 8001184:	f014 f99c 	bl	80154c0 <osDelay>
		HAL_FLASHEx_OBGetConfig(&OBInitStruct);
 8001188:	482d      	ldr	r0, [pc, #180]	; (8001240 <memclose+0x150>)
 800118a:	f00a fa31 	bl	800b5f0 <HAL_FLASHEx_OBGetConfig>
		HAL_FLASH_OB_Unlock();
 800118e:	f00a f84b 	bl	800b228 <HAL_FLASH_OB_Unlock>
		OBInitStruct.BootAddr0 = (flash_load_address == LOADER_BASE_MEM1) ? 0x2000 : 0x2040;
 8001192:	682b      	ldr	r3, [r5, #0]
 8001194:	482a      	ldr	r0, [pc, #168]	; (8001240 <memclose+0x150>)
 8001196:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800119a:	bf0b      	itete	eq
 800119c:	f44f 5200 	moveq.w	r2, #8192	; 0x2000
 80011a0:	f44f 5201 	movne.w	r2, #8256	; 0x2040
 80011a4:	f44f 5301 	moveq.w	r3, #8256	; 0x2040
 80011a8:	f44f 5300 	movne.w	r3, #8192	; 0x2000
		OBInitStruct.BootAddr1 = (flash_load_address == LOADER_BASE_MEM1) ? 0x2040 : 0x2000;
 80011ac:	e9c0 2306 	strd	r2, r3, [r0, #24]
		res = HAL_FLASHEx_OBProgram(&OBInitStruct);
 80011b0:	f00a f946 	bl	800b440 <HAL_FLASHEx_OBProgram>
		if (res != HAL_OK) {
 80011b4:	bb38      	cbnz	r0, 8001206 <memclose+0x116>
		res = HAL_FLASH_OB_Launch();
 80011b6:	f00a f853 	bl	800b260 <HAL_FLASH_OB_Launch>
		if (res != HAL_OK) {
 80011ba:	b9f8      	cbnz	r0, 80011fc <memclose+0x10c>
		HAL_FLASH_OB_Lock();
 80011bc:	f00a f846 	bl	800b24c <HAL_FLASH_OB_Lock>
		printf("New FLASH image loaded; rebooting please wait 45 secs...\n");
 80011c0:	4820      	ldr	r0, [pc, #128]	; (8001244 <memclose+0x154>)
 80011c2:	f024 f9b3 	bl	802552c <puts>
		osDelay(50);
 80011c6:	2032      	movs	r0, #50	; 0x32
 80011c8:	f014 f97a 	bl	80154c0 <osDelay>
		rebootme(0);
 80011cc:	2000      	movs	r0, #0
 80011ce:	f002 f8b5 	bl	800333c <rebootme>
	http_downloading = 0;
 80011d2:	4b1d      	ldr	r3, [pc, #116]	; (8001248 <memclose+0x158>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
}
 80011d8:	b005      	add	sp, #20
 80011da:	bdf0      	pop	{r4, r5, r6, r7, pc}
		flash_abort = 0;
 80011dc:	2200      	movs	r2, #0
		http_downloading = 0;
 80011de:	491a      	ldr	r1, [pc, #104]	; (8001248 <memclose+0x158>)
		flash_abort = 0;
 80011e0:	601a      	str	r2, [r3, #0]
		http_downloading = 0;
 80011e2:	600a      	str	r2, [r1, #0]
}
 80011e4:	4770      	bx	lr
		printf("LockFlash: failed to lock\n");
 80011e6:	4819      	ldr	r0, [pc, #100]	; (800124c <memclose+0x15c>)
 80011e8:	f024 f9a0 	bl	802552c <puts>
		printflasherr();
 80011ec:	f7ff fd56 	bl	8000c9c <printflasherr>
		printf("eeprom: flash2 failed\n");
 80011f0:	4817      	ldr	r0, [pc, #92]	; (8001250 <memclose+0x160>)
 80011f2:	f024 f99b 	bl	802552c <puts>
		return ((void*) 0);
 80011f6:	2000      	movs	r0, #0
}
 80011f8:	b005      	add	sp, #20
 80011fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printf("memclose: failed to OBLaunch %d\n", res);
 80011fc:	4601      	mov	r1, r0
 80011fe:	4815      	ldr	r0, [pc, #84]	; (8001254 <memclose+0x164>)
 8001200:	f024 f8f8 	bl	80253f4 <iprintf>
 8001204:	e7da      	b.n	80011bc <memclose+0xcc>
			printf("memclose: failed to OBProgram %d\n", res);
 8001206:	4601      	mov	r1, r0
 8001208:	4813      	ldr	r0, [pc, #76]	; (8001258 <memclose+0x168>)
 800120a:	f024 f8f3 	bl	80253f4 <iprintf>
 800120e:	e7d2      	b.n	80011b6 <memclose+0xc6>
 8001210:	20000844 	.word	0x20000844
 8001214:	20000008 	.word	0x20000008
 8001218:	20000864 	.word	0x20000864
 800121c:	20000854 	.word	0x20000854
 8001220:	20001660 	.word	0x20001660
 8001224:	2000084c 	.word	0x2000084c
 8001228:	20000848 	.word	0x20000848
 800122c:	20000004 	.word	0x20000004
 8001230:	08029e94 	.word	0x08029e94
 8001234:	08029ff4 	.word	0x08029ff4
 8001238:	20000840 	.word	0x20000840
 800123c:	08029f04 	.word	0x08029f04
 8001240:	20000820 	.word	0x20000820
 8001244:	08029fb8 	.word	0x08029fb8
 8001248:	200018ac 	.word	0x200018ac
 800124c:	08029c58 	.word	0x08029c58
 8001250:	08029eec 	.word	0x08029eec
 8001254:	08029f94 	.word	0x08029f94
 8001258:	08029f70 	.word	0x08029f70

0800125c <vApplicationIdleHook>:
	 specified, or call vTaskDelay()). If the application makes use of the
	 vTaskDelete() API function (as this demo application does) then it is also
	 important that vApplicationIdleHook() is permitted to return to its calling
	 function, because it is the responsibility of the idle task to clean up
	 memory allocated by the kernel to any task that has since been deleted. */
}
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop

08001260 <vApplicationStackOverflowHook>:
/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName) {
	/* Run time stack overflow checking is performed if
	 configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
	 called if a stack overflow is detected. */
}
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop

08001264 <vApplicationMallocFailedHook>:
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop

08001268 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001268:	4b05      	ldr	r3, [pc, #20]	; (8001280 <vApplicationGetIdleTaskMemory+0x18>)
{
 800126a:	b410      	push	{r4}
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800126c:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800126e:	f44f 7380 	mov.w	r3, #256	; 0x100
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001272:	4c04      	ldr	r4, [pc, #16]	; (8001284 <vApplicationGetIdleTaskMemory+0x1c>)
 8001274:	600c      	str	r4, [r1, #0]
  /* place for user code */
}
 8001276:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800127a:	6013      	str	r3, [r2, #0]
}
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	20000c68 	.word	0x20000c68
 8001284:	20000868 	.word	0x20000868

08001288 <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8001288:	4b05      	ldr	r3, [pc, #20]	; (80012a0 <vApplicationGetTimerTaskMemory+0x18>)
{
 800128a:	b410      	push	{r4}
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 800128c:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800128e:	f44f 7300 	mov.w	r3, #512	; 0x200
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8001292:	4c04      	ldr	r4, [pc, #16]	; (80012a4 <vApplicationGetTimerTaskMemory+0x1c>)
 8001294:	600c      	str	r4, [r1, #0]
  /* place for user code */
}
 8001296:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800129a:	6013      	str	r3, [r2, #0]
}
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	2000151c 	.word	0x2000151c
 80012a4:	20000d1c 	.word	0x20000d1c

080012a8 <httpc_tcp_sent>:
	/* nothing to do here for now */
	LWIP_UNUSED_ARG(arg);
	LWIP_UNUSED_ARG(pcb);
	LWIP_UNUSED_ARG(len);
	return ERR_OK;
}
 80012a8:	2000      	movs	r0, #0
 80012aa:	4770      	bx	lr

080012ac <RecvHttpHeaderCallback>:
uint32_t http_content_len = 0;
char rxbuffer[540];
char domain_name[30];
err_t error;

err_t RecvHttpHeaderCallback(httpc_state_t *connection, void *arg, struct pbuf *hdr, u16_t hdr_len, u32_t content_len) {
 80012ac:	9a00      	ldr	r2, [sp, #0]
//	for (i = 0; i < hdr_len; i++) {
//		putchar(buf[i]);
//	}
//	printf("\n");
	return ERR_OK;
}
 80012ae:	2000      	movs	r0, #0
	http_content_len = content_len;
 80012b0:	4b01      	ldr	r3, [pc, #4]	; (80012b8 <RecvHttpHeaderCallback+0xc>)
 80012b2:	601a      	str	r2, [r3, #0]
}
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	20001664 	.word	0x20001664

080012bc <httpc_get_internal_addr>:
static err_t httpc_get_internal_addr(httpc_state_t *req, const ip_addr_t *ipaddr) {
 80012bc:	b570      	push	{r4, r5, r6, lr}
	LWIP_ASSERT("req != NULL", req != NULL);
 80012be:	4604      	mov	r4, r0
static err_t httpc_get_internal_addr(httpc_state_t *req, const ip_addr_t *ipaddr) {
 80012c0:	460d      	mov	r5, r1
	LWIP_ASSERT("req != NULL", req != NULL);
 80012c2:	b158      	cbz	r0, 80012dc <httpc_get_internal_addr+0x20>
	if (&req->remote_addr != ipaddr) {
 80012c4:	1d21      	adds	r1, r4, #4
 80012c6:	42a9      	cmp	r1, r5
 80012c8:	d001      	beq.n	80012ce <httpc_get_internal_addr+0x12>
		req->remote_addr = *ipaddr;
 80012ca:	682b      	ldr	r3, [r5, #0]
 80012cc:	6063      	str	r3, [r4, #4]
	err = altcp_connect(req->pcb, &req->remote_addr, req->remote_port, httpc_tcp_connected);
 80012ce:	8922      	ldrh	r2, [r4, #8]
 80012d0:	6820      	ldr	r0, [r4, #0]
 80012d2:	4b06      	ldr	r3, [pc, #24]	; (80012ec <httpc_get_internal_addr+0x30>)
}
 80012d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	err = altcp_connect(req->pcb, &req->remote_addr, req->remote_port, httpc_tcp_connected);
 80012d8:	f01a bc7c 	b.w	801bbd4 <tcp_connect>
	LWIP_ASSERT("req != NULL", req != NULL);
 80012dc:	4b04      	ldr	r3, [pc, #16]	; (80012f0 <httpc_get_internal_addr+0x34>)
 80012de:	f240 1297 	movw	r2, #407	; 0x197
 80012e2:	4904      	ldr	r1, [pc, #16]	; (80012f4 <httpc_get_internal_addr+0x38>)
 80012e4:	4804      	ldr	r0, [pc, #16]	; (80012f8 <httpc_get_internal_addr+0x3c>)
 80012e6:	f024 f885 	bl	80253f4 <iprintf>
 80012ea:	e7eb      	b.n	80012c4 <httpc_get_internal_addr+0x8>
 80012ec:	080016f1 	.word	0x080016f1
 80012f0:	0802a020 	.word	0x0802a020
 80012f4:	0802a03c 	.word	0x0802a03c
 80012f8:	0802a048 	.word	0x0802a048

080012fc <httpc_free_state>:
static err_t httpc_free_state(httpc_state_t *req) {
 80012fc:	b538      	push	{r3, r4, r5, lr}
 80012fe:	4604      	mov	r4, r0
	if (req->request != NULL) {
 8001300:	6900      	ldr	r0, [r0, #16]
 8001302:	b118      	cbz	r0, 800130c <httpc_free_state+0x10>
		pbuf_free(req->request);
 8001304:	f019 ffac 	bl	801b260 <pbuf_free>
		req->request = NULL;
 8001308:	2300      	movs	r3, #0
 800130a:	6123      	str	r3, [r4, #16]
	if (req->rx_hdrs != NULL) {
 800130c:	6960      	ldr	r0, [r4, #20]
 800130e:	b118      	cbz	r0, 8001318 <httpc_free_state+0x1c>
		pbuf_free(req->rx_hdrs);
 8001310:	f019 ffa6 	bl	801b260 <pbuf_free>
		req->rx_hdrs = NULL;
 8001314:	2300      	movs	r3, #0
 8001316:	6163      	str	r3, [r4, #20]
	tpcb = req->pcb;
 8001318:	6825      	ldr	r5, [r4, #0]
	mem_free(req);
 800131a:	4620      	mov	r0, r4
 800131c:	f018 fef4 	bl	801a108 <mem_free>
	if (tpcb != NULL) {
 8001320:	b1c5      	cbz	r5, 8001354 <httpc_free_state+0x58>
		altcp_arg(tpcb, NULL);
 8001322:	2100      	movs	r1, #0
 8001324:	4628      	mov	r0, r5
 8001326:	f01a fd5b 	bl	801bde0 <tcp_arg>
		altcp_recv(tpcb, NULL);
 800132a:	2100      	movs	r1, #0
 800132c:	4628      	mov	r0, r5
 800132e:	f01a fd5b 	bl	801bde8 <tcp_recv>
		altcp_err(tpcb, NULL);
 8001332:	2100      	movs	r1, #0
 8001334:	4628      	mov	r0, r5
 8001336:	f01a fd8f 	bl	801be58 <tcp_err>
		altcp_poll(tpcb, NULL, 0);
 800133a:	2200      	movs	r2, #0
 800133c:	4628      	mov	r0, r5
 800133e:	4611      	mov	r1, r2
 8001340:	f01a fdac 	bl	801be9c <tcp_poll>
		altcp_sent(tpcb, NULL);
 8001344:	4628      	mov	r0, r5
 8001346:	2100      	movs	r1, #0
 8001348:	f01a fd6a 	bl	801be20 <tcp_sent>
		r = altcp_close(tpcb);
 800134c:	4628      	mov	r0, r5
 800134e:	f01b fc03 	bl	801cb58 <tcp_close>
		if (r != ERR_OK) {
 8001352:	b908      	cbnz	r0, 8001358 <httpc_free_state+0x5c>
	return ERR_OK;
 8001354:	2000      	movs	r0, #0
}
 8001356:	bd38      	pop	{r3, r4, r5, pc}
			altcp_abort(tpcb);
 8001358:	4628      	mov	r0, r5
 800135a:	f01b fa05 	bl	801c768 <tcp_abort>
			return ERR_ABRT;
 800135e:	f06f 000c 	mvn.w	r0, #12
}
 8001362:	bd38      	pop	{r3, r4, r5, pc}

08001364 <httpc_create_request_string.constprop.0.isra.0>:
static int httpc_create_request_string(const httpc_connection_t *settings, const char *server_name, int server_port,
 8001364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001368:	b084      	sub	sp, #16
 800136a:	460c      	mov	r4, r1
 800136c:	461d      	mov	r5, r3
 800136e:	e9dd 780a 	ldrd	r7, r8, [sp, #40]	; 0x28
	if (settings->use_proxy) {
 8001372:	b968      	cbnz	r0, 8001390 <httpc_create_request_string.constprop.0.isra.0+0x2c>
		LWIP_ASSERT("server_name != NULL", server_name != NULL);
 8001374:	2900      	cmp	r1, #0
 8001376:	d032      	beq.n	80013de <httpc_create_request_string.constprop.0.isra.0+0x7a>
		return snprintf(buffer, buffer_size, HTTPC_REQ_11_HOST_FORMAT(uri, server_name));
 8001378:	4a1d      	ldr	r2, [pc, #116]	; (80013f0 <httpc_create_request_string.constprop.0.isra.0+0x8c>)
 800137a:	462b      	mov	r3, r5
 800137c:	4641      	mov	r1, r8
 800137e:	4638      	mov	r0, r7
 8001380:	e9cd 240a 	strd	r2, r4, [sp, #40]	; 0x28
 8001384:	4a1b      	ldr	r2, [pc, #108]	; (80013f4 <httpc_create_request_string.constprop.0.isra.0+0x90>)
}
 8001386:	b004      	add	sp, #16
 8001388:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		return snprintf(buffer, buffer_size, HTTPC_REQ_11_HOST_FORMAT(uri, server_name));
 800138c:	f024 b9e8 	b.w	8025760 <sniprintf>
		LWIP_ASSERT("server_name != NULL", server_name != NULL);
 8001390:	4616      	mov	r6, r2
 8001392:	b1e1      	cbz	r1, 80013ce <httpc_create_request_string.constprop.0.isra.0+0x6a>
		if (server_port != HTTP_DEFAULT_PORT) {
 8001394:	2e50      	cmp	r6, #80	; 0x50
 8001396:	d00d      	beq.n	80013b4 <httpc_create_request_string.constprop.0.isra.0+0x50>
			return snprintf(buffer, buffer_size,
 8001398:	4623      	mov	r3, r4
 800139a:	9403      	str	r4, [sp, #12]
 800139c:	4c14      	ldr	r4, [pc, #80]	; (80013f0 <httpc_create_request_string.constprop.0.isra.0+0x8c>)
 800139e:	4641      	mov	r1, r8
 80013a0:	4a15      	ldr	r2, [pc, #84]	; (80013f8 <httpc_create_request_string.constprop.0.isra.0+0x94>)
 80013a2:	4638      	mov	r0, r7
 80013a4:	9501      	str	r5, [sp, #4]
 80013a6:	9600      	str	r6, [sp, #0]
 80013a8:	9402      	str	r4, [sp, #8]
 80013aa:	f024 f9d9 	bl	8025760 <sniprintf>
}
 80013ae:	b004      	add	sp, #16
 80013b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return snprintf(buffer, buffer_size, HTTPC_REQ_11_PROXY_FORMAT(server_name, uri, server_name));
 80013b4:	4a0e      	ldr	r2, [pc, #56]	; (80013f0 <httpc_create_request_string.constprop.0.isra.0+0x8c>)
 80013b6:	4641      	mov	r1, r8
 80013b8:	4623      	mov	r3, r4
 80013ba:	4638      	mov	r0, r7
 80013bc:	9201      	str	r2, [sp, #4]
 80013be:	4a0f      	ldr	r2, [pc, #60]	; (80013fc <httpc_create_request_string.constprop.0.isra.0+0x98>)
 80013c0:	9402      	str	r4, [sp, #8]
 80013c2:	9500      	str	r5, [sp, #0]
 80013c4:	f024 f9cc 	bl	8025760 <sniprintf>
}
 80013c8:	b004      	add	sp, #16
 80013ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		LWIP_ASSERT("server_name != NULL", server_name != NULL);
 80013ce:	4b0c      	ldr	r3, [pc, #48]	; (8001400 <httpc_create_request_string.constprop.0.isra.0+0x9c>)
 80013d0:	f240 12d9 	movw	r2, #473	; 0x1d9
 80013d4:	490b      	ldr	r1, [pc, #44]	; (8001404 <httpc_create_request_string.constprop.0.isra.0+0xa0>)
 80013d6:	480c      	ldr	r0, [pc, #48]	; (8001408 <httpc_create_request_string.constprop.0.isra.0+0xa4>)
 80013d8:	f024 f80c 	bl	80253f4 <iprintf>
 80013dc:	e7da      	b.n	8001394 <httpc_create_request_string.constprop.0.isra.0+0x30>
		LWIP_ASSERT("server_name != NULL", server_name != NULL);
 80013de:	4b08      	ldr	r3, [pc, #32]	; (8001400 <httpc_create_request_string.constprop.0.isra.0+0x9c>)
 80013e0:	f240 12e1 	movw	r2, #481	; 0x1e1
 80013e4:	4907      	ldr	r1, [pc, #28]	; (8001404 <httpc_create_request_string.constprop.0.isra.0+0xa0>)
 80013e6:	4808      	ldr	r0, [pc, #32]	; (8001408 <httpc_create_request_string.constprop.0.isra.0+0xa4>)
 80013e8:	f024 f804 	bl	80253f4 <iprintf>
 80013ec:	e7c4      	b.n	8001378 <httpc_create_request_string.constprop.0.isra.0+0x14>
 80013ee:	bf00      	nop
 80013f0:	0802a0e0 	.word	0x0802a0e0
 80013f4:	0802a170 	.word	0x0802a170
 80013f8:	0802a084 	.word	0x0802a084
 80013fc:	0802a118 	.word	0x0802a118
 8001400:	0802a020 	.word	0x0802a020
 8001404:	0802a070 	.word	0x0802a070
 8001408:	0802a048 	.word	0x0802a048

0800140c <httpc_init_connection_common.constprop.0>:
static err_t httpc_init_connection_common(httpc_state_t **connection, const httpc_connection_t *settings,
 800140c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001410:	b085      	sub	sp, #20
 8001412:	460d      	mov	r5, r1
 8001414:	4690      	mov	r8, r2
 8001416:	461e      	mov	r6, r3
 8001418:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 800141c:	9003      	str	r0, [sp, #12]
	LWIP_ASSERT("uri != NULL", uri != NULL);
 800141e:	f1ba 0f00 	cmp.w	sl, #0
 8001422:	d063      	beq.n	80014ec <httpc_init_connection_common.constprop.0+0xe0>
	req_len = httpc_create_request_string(settings, server_name, server_port, uri, use_host, NULL, 0);
 8001424:	f04f 0900 	mov.w	r9, #0
 8001428:	4653      	mov	r3, sl
 800142a:	4632      	mov	r2, r6
 800142c:	4641      	mov	r1, r8
 800142e:	46b3      	mov	fp, r6
 8001430:	e9cd 9900 	strd	r9, r9, [sp]
 8001434:	79a8      	ldrb	r0, [r5, #6]
 8001436:	f7ff ff95 	bl	8001364 <httpc_create_request_string.constprop.0.isra.0>
	if ((mem_alloc_len < alloc_len) || (req_len + 1 > 0xFFFF)) {
 800143a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
	req_len = httpc_create_request_string(settings, server_name, server_port, uri, use_host, NULL, 0);
 800143e:	4607      	mov	r7, r0
	if ((mem_alloc_len < alloc_len) || (req_len + 1 > 0xFFFF)) {
 8001440:	4298      	cmp	r0, r3
 8001442:	d861      	bhi.n	8001508 <httpc_init_connection_common.constprop.0+0xfc>
	req = (httpc_state_t*) mem_malloc((mem_size_t) alloc_len);
 8001444:	2034      	movs	r0, #52	; 0x34
 8001446:	f019 f81b 	bl	801a480 <mem_malloc>
	if (req == NULL) {
 800144a:	4604      	mov	r4, r0
 800144c:	2800      	cmp	r0, #0
 800144e:	d064      	beq.n	800151a <httpc_init_connection_common.constprop.0+0x10e>
	memset(req, 0, sizeof(httpc_state_t));
 8001450:	4649      	mov	r1, r9
 8001452:	2234      	movs	r2, #52	; 0x34
 8001454:	f023 f830 	bl	80244b8 <memset>
	req->request = pbuf_alloc(PBUF_RAW, (u16_t) (req_len + 1), PBUF_RAM);
 8001458:	4648      	mov	r0, r9
	req->timeout_ticks = HTTPC_POLL_TIMEOUT;
 800145a:	231e      	movs	r3, #30
	req->request = pbuf_alloc(PBUF_RAW, (u16_t) (req_len + 1), PBUF_RAM);
 800145c:	f107 0901 	add.w	r9, r7, #1
 8001460:	f44f 7220 	mov.w	r2, #640	; 0x280
 8001464:	fa1f f189 	uxth.w	r1, r9
	req->timeout_ticks = HTTPC_POLL_TIMEOUT;
 8001468:	60e3      	str	r3, [r4, #12]
	req->request = pbuf_alloc(PBUF_RAW, (u16_t) (req_len + 1), PBUF_RAM);
 800146a:	f019 fd27 	bl	801aebc <pbuf_alloc>
 800146e:	6120      	str	r0, [r4, #16]
	if (req->request == NULL) {
 8001470:	2800      	cmp	r0, #0
 8001472:	d043      	beq.n	80014fc <httpc_init_connection_common.constprop.0+0xf0>
	if (req->request->next != NULL) {
 8001474:	6803      	ldr	r3, [r0, #0]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d140      	bne.n	80014fc <httpc_init_connection_common.constprop.0+0xf0>
	req->hdr_content_len = HTTPC_CONTENT_LEN_INVALID;
 800147a:	f04f 33ff 	mov.w	r3, #4294967295
 800147e:	62e3      	str	r3, [r4, #44]	; 0x2c
	req->pcb = altcp_new(settings->altcp_allocator);
 8001480:	f01b fa92 	bl	801c9a8 <tcp_new>
 8001484:	6020      	str	r0, [r4, #0]
	if (req->pcb == NULL) {
 8001486:	2800      	cmp	r0, #0
 8001488:	d038      	beq.n	80014fc <httpc_init_connection_common.constprop.0+0xf0>
	req->remote_port = settings->use_proxy ? settings->proxy_port : server_port;
 800148a:	79ab      	ldrb	r3, [r5, #6]
 800148c:	bb63      	cbnz	r3, 80014e8 <httpc_init_connection_common.constprop.0+0xdc>
	altcp_arg(req->pcb, req);
 800148e:	4621      	mov	r1, r4
	req->remote_port = settings->use_proxy ? settings->proxy_port : server_port;
 8001490:	8126      	strh	r6, [r4, #8]
	altcp_arg(req->pcb, req);
 8001492:	f01a fca5 	bl	801bde0 <tcp_arg>
	altcp_recv(req->pcb, httpc_tcp_recv);
 8001496:	4922      	ldr	r1, [pc, #136]	; (8001520 <httpc_init_connection_common.constprop.0+0x114>)
 8001498:	6820      	ldr	r0, [r4, #0]
 800149a:	f01a fca5 	bl	801bde8 <tcp_recv>
	altcp_err(req->pcb, httpc_tcp_err);
 800149e:	4921      	ldr	r1, [pc, #132]	; (8001524 <httpc_init_connection_common.constprop.0+0x118>)
 80014a0:	6820      	ldr	r0, [r4, #0]
 80014a2:	f01a fcd9 	bl	801be58 <tcp_err>
	altcp_poll(req->pcb, httpc_tcp_poll, HTTPC_POLL_INTERVAL);
 80014a6:	2201      	movs	r2, #1
 80014a8:	491f      	ldr	r1, [pc, #124]	; (8001528 <httpc_init_connection_common.constprop.0+0x11c>)
 80014aa:	6820      	ldr	r0, [r4, #0]
 80014ac:	f01a fcf6 	bl	801be9c <tcp_poll>
	altcp_sent(req->pcb, httpc_tcp_sent);
 80014b0:	491e      	ldr	r1, [pc, #120]	; (800152c <httpc_init_connection_common.constprop.0+0x120>)
 80014b2:	6820      	ldr	r0, [r4, #0]
 80014b4:	f01a fcb4 	bl	801be20 <tcp_sent>
	req_len2 = httpc_create_request_string(settings, server_name, server_port, uri, use_host,
 80014b8:	f8cd 9004 	str.w	r9, [sp, #4]
			(char*) req->request->payload, req_len + 1);
 80014bc:	6920      	ldr	r0, [r4, #16]
	req_len2 = httpc_create_request_string(settings, server_name, server_port, uri, use_host,
 80014be:	4653      	mov	r3, sl
 80014c0:	465a      	mov	r2, fp
 80014c2:	4641      	mov	r1, r8
 80014c4:	6840      	ldr	r0, [r0, #4]
 80014c6:	9000      	str	r0, [sp, #0]
 80014c8:	79a8      	ldrb	r0, [r5, #6]
 80014ca:	f7ff ff4b 	bl	8001364 <httpc_create_request_string.constprop.0.isra.0>
	if (req_len2 != req_len) {
 80014ce:	4287      	cmp	r7, r0
 80014d0:	d11d      	bne.n	800150e <httpc_init_connection_common.constprop.0+0x102>
	req->recv_fn = recv_fn;
 80014d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
	return ERR_OK;
 80014d4:	2000      	movs	r0, #0
	req->conn_settings = settings;
 80014d6:	e9c4 3507 	strd	r3, r5, [r4, #28]
	req->callback_arg = callback_arg;
 80014da:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80014dc:	6263      	str	r3, [r4, #36]	; 0x24
	*connection = req;
 80014de:	9b03      	ldr	r3, [sp, #12]
 80014e0:	601c      	str	r4, [r3, #0]
}
 80014e2:	b005      	add	sp, #20
 80014e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	req->remote_port = settings->use_proxy ? settings->proxy_port : server_port;
 80014e8:	88ae      	ldrh	r6, [r5, #4]
 80014ea:	e7d0      	b.n	800148e <httpc_init_connection_common.constprop.0+0x82>
	LWIP_ASSERT("uri != NULL", uri != NULL);
 80014ec:	4b10      	ldr	r3, [pc, #64]	; (8001530 <httpc_init_connection_common.constprop.0+0x124>)
 80014ee:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80014f2:	4910      	ldr	r1, [pc, #64]	; (8001534 <httpc_init_connection_common.constprop.0+0x128>)
 80014f4:	4810      	ldr	r0, [pc, #64]	; (8001538 <httpc_init_connection_common.constprop.0+0x12c>)
 80014f6:	f023 ff7d 	bl	80253f4 <iprintf>
 80014fa:	e793      	b.n	8001424 <httpc_init_connection_common.constprop.0+0x18>
		httpc_free_state(req);
 80014fc:	4620      	mov	r0, r4
 80014fe:	f7ff fefd 	bl	80012fc <httpc_free_state>
		return ERR_MEM;
 8001502:	f04f 30ff 	mov.w	r0, #4294967295
 8001506:	e7ec      	b.n	80014e2 <httpc_init_connection_common.constprop.0+0xd6>
		return ERR_VAL;
 8001508:	f06f 0005 	mvn.w	r0, #5
 800150c:	e7e9      	b.n	80014e2 <httpc_init_connection_common.constprop.0+0xd6>
		httpc_free_state(req);
 800150e:	4620      	mov	r0, r4
 8001510:	f7ff fef4 	bl	80012fc <httpc_free_state>
		return ERR_VAL;
 8001514:	f06f 0005 	mvn.w	r0, #5
 8001518:	e7e3      	b.n	80014e2 <httpc_init_connection_common.constprop.0+0xd6>
		return ERR_MEM;
 800151a:	f04f 30ff 	mov.w	r0, #4294967295
 800151e:	e7e0      	b.n	80014e2 <httpc_init_connection_common.constprop.0+0xd6>
 8001520:	08001989 	.word	0x08001989
 8001524:	0800153d 	.word	0x0800153d
 8001528:	08001741 	.word	0x08001741
 800152c:	080012a9 	.word	0x080012a9
 8001530:	0802a020 	.word	0x0802a020
 8001534:	0802a1c0 	.word	0x0802a1c0
 8001538:	0802a048 	.word	0x0802a048

0800153c <httpc_tcp_err>:
static void httpc_tcp_err(void *arg, err_t err) {
 800153c:	b570      	push	{r4, r5, r6, lr}
 800153e:	4604      	mov	r4, r0
 8001540:	b082      	sub	sp, #8
	printf("httpc_tcp_err: %d", err);
 8001542:	480c      	ldr	r0, [pc, #48]	; (8001574 <httpc_tcp_err+0x38>)
static void httpc_tcp_err(void *arg, err_t err) {
 8001544:	460d      	mov	r5, r1
	printf("httpc_tcp_err: %d", err);
 8001546:	f023 ff55 	bl	80253f4 <iprintf>
	if (req != NULL) {
 800154a:	b184      	cbz	r4, 800156e <httpc_tcp_err+0x32>
		req->pcb = NULL;
 800154c:	2300      	movs	r3, #0
		if (req->conn_settings != NULL) {
 800154e:	6a22      	ldr	r2, [r4, #32]
		req->pcb = NULL;
 8001550:	6023      	str	r3, [r4, #0]
		if (req->conn_settings != NULL) {
 8001552:	b132      	cbz	r2, 8001562 <httpc_tcp_err+0x26>
			if (req->conn_settings->result_fn != NULL) {
 8001554:	6896      	ldr	r6, [r2, #8]
 8001556:	b126      	cbz	r6, 8001562 <httpc_tcp_err+0x26>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 8001558:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800155a:	2104      	movs	r1, #4
 800155c:	9500      	str	r5, [sp, #0]
 800155e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001560:	47b0      	blx	r6
		return httpc_free_state(req);
 8001562:	4620      	mov	r0, r4
}
 8001564:	b002      	add	sp, #8
 8001566:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return httpc_free_state(req);
 800156a:	f7ff bec7 	b.w	80012fc <httpc_free_state>
}
 800156e:	b002      	add	sp, #8
 8001570:	bd70      	pop	{r4, r5, r6, pc}
 8001572:	bf00      	nop
 8001574:	0802a1cc 	.word	0x0802a1cc

08001578 <httpc_dns_found>:
static void httpc_dns_found(const char *hostname, const ip_addr_t *ipaddr, void *arg) {
 8001578:	b530      	push	{r4, r5, lr}
 800157a:	4614      	mov	r4, r2
 800157c:	b083      	sub	sp, #12
	if (ipaddr != NULL) {
 800157e:	b1b1      	cbz	r1, 80015ae <httpc_dns_found+0x36>
		err = httpc_get_internal_addr(req, ipaddr);
 8001580:	4610      	mov	r0, r2
 8001582:	f7ff fe9b 	bl	80012bc <httpc_get_internal_addr>
		if (err == ERR_OK) {
 8001586:	b180      	cbz	r0, 80015aa <httpc_dns_found+0x32>
		result = HTTPC_RESULT_ERR_CONNECT;
 8001588:	2102      	movs	r1, #2
	if (req != NULL) {
 800158a:	b174      	cbz	r4, 80015aa <httpc_dns_found+0x32>
		if (req->conn_settings != NULL) {
 800158c:	6a23      	ldr	r3, [r4, #32]
 800158e:	b133      	cbz	r3, 800159e <httpc_dns_found+0x26>
			if (req->conn_settings->result_fn != NULL) {
 8001590:	689d      	ldr	r5, [r3, #8]
 8001592:	b125      	cbz	r5, 800159e <httpc_dns_found+0x26>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 8001594:	9000      	str	r0, [sp, #0]
 8001596:	2300      	movs	r3, #0
 8001598:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 800159c:	47a8      	blx	r5
		return httpc_free_state(req);
 800159e:	4620      	mov	r0, r4
}
 80015a0:	b003      	add	sp, #12
 80015a2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		return httpc_free_state(req);
 80015a6:	f7ff bea9 	b.w	80012fc <httpc_free_state>
}
 80015aa:	b003      	add	sp, #12
 80015ac:	bd30      	pop	{r4, r5, pc}
		result = HTTPC_RESULT_ERR_HOSTNAME;
 80015ae:	2103      	movs	r1, #3
		err = ERR_ARG;
 80015b0:	f06f 000f 	mvn.w	r0, #15
 80015b4:	e7e9      	b.n	800158a <httpc_dns_found+0x12>
 80015b6:	bf00      	nop

080015b8 <HttpClientPageResultCallback>:
}

//
// receive page has finished
void HttpClientPageResultCallback(void *arg, httpc_result_t httpc_result, u32_t rx_content_len, u32_t srv_res,
		err_t err) {
 80015b8:	b530      	push	{r4, r5, lr}
 80015ba:	b083      	sub	sp, #12
 80015bc:	f99d 5018 	ldrsb.w	r5, [sp, #24]
//	printf("HttpClientPageResultCallback: total=%u\n", mytot);
	if (httpc_result != HTTPC_RESULT_OK) {
 80015c0:	b949      	cbnz	r1, 80015d6 <HttpClientPageResultCallback+0x1e>
		printf("HttpClientPageResultCallback: %u: %s\n", httpc_result, clientresult(httpc_result));
	}
	if (err != ERR_OK) {
 80015c2:	b9d5      	cbnz	r5, 80015fa <HttpClientPageResultCallback+0x42>
 80015c4:	4c18      	ldr	r4, [pc, #96]	; (8001628 <HttpClientPageResultCallback+0x70>)
		printlwiperr(err);
	}

//	printf("HttpClientPageResultCallback: srv_res=%lu, content bytes=%lu\n", srv_res, rx_content_len);
	returnpage(rxbuffer, down_total, err);
 80015c6:	462a      	mov	r2, r5
 80015c8:	6821      	ldr	r1, [r4, #0]
 80015ca:	4818      	ldr	r0, [pc, #96]	; (800162c <HttpClientPageResultCallback+0x74>)
}
 80015cc:	b003      	add	sp, #12
 80015ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	returnpage(rxbuffer, down_total, err);
 80015d2:	f006 bc0b 	b.w	8007dec <returnpage>
 80015d6:	2909      	cmp	r1, #9
 80015d8:	460c      	mov	r4, r1
	switch (err) {
 80015da:	d823      	bhi.n	8001624 <HttpClientPageResultCallback+0x6c>
 80015dc:	4b14      	ldr	r3, [pc, #80]	; (8001630 <HttpClientPageResultCallback+0x78>)
 80015de:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
	printf("clientresult: %s\n", msg);
 80015e2:	4611      	mov	r1, r2
 80015e4:	4813      	ldr	r0, [pc, #76]	; (8001634 <HttpClientPageResultCallback+0x7c>)
 80015e6:	9201      	str	r2, [sp, #4]
 80015e8:	f023 ff04 	bl	80253f4 <iprintf>
		printf("HttpClientPageResultCallback: %u: %s\n", httpc_result, clientresult(httpc_result));
 80015ec:	9a01      	ldr	r2, [sp, #4]
 80015ee:	4621      	mov	r1, r4
 80015f0:	4811      	ldr	r0, [pc, #68]	; (8001638 <HttpClientPageResultCallback+0x80>)
 80015f2:	f023 feff 	bl	80253f4 <iprintf>
	if (err != ERR_OK) {
 80015f6:	2d00      	cmp	r5, #0
 80015f8:	d0e4      	beq.n	80015c4 <HttpClientPageResultCallback+0xc>
	if ((err > 0) || (-err >= (err_t) LWIP_ARRAYSIZE(lerr_strerr))) {
 80015fa:	f105 0310 	add.w	r3, r5, #16
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	2b10      	cmp	r3, #16
 8001602:	d905      	bls.n	8001610 <HttpClientPageResultCallback+0x58>
		printf("LWIP: Unknown error: total=%d\n",down_total);
 8001604:	4c08      	ldr	r4, [pc, #32]	; (8001628 <HttpClientPageResultCallback+0x70>)
 8001606:	480d      	ldr	r0, [pc, #52]	; (800163c <HttpClientPageResultCallback+0x84>)
 8001608:	6821      	ldr	r1, [r4, #0]
 800160a:	f023 fef3 	bl	80253f4 <iprintf>
 800160e:	e7da      	b.n	80015c6 <HttpClientPageResultCallback+0xe>
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 8001610:	4269      	negs	r1, r5
 8001612:	4c05      	ldr	r4, [pc, #20]	; (8001628 <HttpClientPageResultCallback+0x70>)
 8001614:	4b0a      	ldr	r3, [pc, #40]	; (8001640 <HttpClientPageResultCallback+0x88>)
 8001616:	6822      	ldr	r2, [r4, #0]
 8001618:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800161c:	4809      	ldr	r0, [pc, #36]	; (8001644 <HttpClientPageResultCallback+0x8c>)
 800161e:	f023 fee9 	bl	80253f4 <iprintf>
}
 8001622:	e7d0      	b.n	80015c6 <HttpClientPageResultCallback+0xe>
		printf("HttpClientPageResultCallback: %u: %s\n", httpc_result, clientresult(httpc_result));
 8001624:	4a08      	ldr	r2, [pc, #32]	; (8001648 <HttpClientPageResultCallback+0x90>)
 8001626:	e7dc      	b.n	80015e2 <HttpClientPageResultCallback+0x2a>
 8001628:	20001660 	.word	0x20001660
 800162c:	20001668 	.word	0x20001668
 8001630:	0802a574 	.word	0x0802a574
 8001634:	0802a1fc 	.word	0x0802a1fc
 8001638:	0802a210 	.word	0x0802a210
 800163c:	0802a238 	.word	0x0802a238
 8001640:	0802a59c 	.word	0x0802a59c
 8001644:	0802a258 	.word	0x0802a258
 8001648:	0802a1e0 	.word	0x0802a1e0

0800164c <HttpClientFileResultCallback>:
		err_t err) {
 800164c:	b530      	push	{r4, r5, lr}
 800164e:	b083      	sub	sp, #12
 8001650:	f99d 5018 	ldrsb.w	r5, [sp, #24]
	if (httpc_result != HTTPC_RESULT_OK) {
 8001654:	b949      	cbnz	r1, 800166a <HttpClientFileResultCallback+0x1e>
	if (err != ERR_OK) {
 8001656:	2d00      	cmp	r5, #0
 8001658:	d135      	bne.n	80016c6 <HttpClientFileResultCallback+0x7a>
	if (flash_memptr != 0) {
 800165a:	4b1c      	ldr	r3, [pc, #112]	; (80016cc <HttpClientFileResultCallback+0x80>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	b323      	cbz	r3, 80016aa <HttpClientFileResultCallback+0x5e>
}
 8001660:	b003      	add	sp, #12
 8001662:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		memclose();
 8001666:	f7ff bd43 	b.w	80010f0 <memclose>
 800166a:	2909      	cmp	r1, #9
 800166c:	460c      	mov	r4, r1
	switch (err) {
 800166e:	d81e      	bhi.n	80016ae <HttpClientFileResultCallback+0x62>
 8001670:	4b17      	ldr	r3, [pc, #92]	; (80016d0 <HttpClientFileResultCallback+0x84>)
 8001672:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
	printf("clientresult: %s\n", msg);
 8001676:	4611      	mov	r1, r2
 8001678:	4816      	ldr	r0, [pc, #88]	; (80016d4 <HttpClientFileResultCallback+0x88>)
 800167a:	9201      	str	r2, [sp, #4]
 800167c:	f023 feba 	bl	80253f4 <iprintf>
		printf("HttpClientFileResultCallback: %u: %s\n", httpc_result, clientresult(httpc_result));
 8001680:	4621      	mov	r1, r4
 8001682:	9a01      	ldr	r2, [sp, #4]
 8001684:	4814      	ldr	r0, [pc, #80]	; (80016d8 <HttpClientFileResultCallback+0x8c>)
 8001686:	f023 feb5 	bl	80253f4 <iprintf>
		flash_memptr = 0;
 800168a:	4c10      	ldr	r4, [pc, #64]	; (80016cc <HttpClientFileResultCallback+0x80>)
 800168c:	2300      	movs	r3, #0
 800168e:	6023      	str	r3, [r4, #0]
	if (err != ERR_OK) {
 8001690:	b15d      	cbz	r5, 80016aa <HttpClientFileResultCallback+0x5e>
	if ((err > 0) || (-err >= (err_t) LWIP_ARRAYSIZE(lerr_strerr))) {
 8001692:	f105 0310 	add.w	r3, r5, #16
 8001696:	b2db      	uxtb	r3, r3
 8001698:	2b10      	cmp	r3, #16
 800169a:	d90a      	bls.n	80016b2 <HttpClientFileResultCallback+0x66>
		printf("LWIP: Unknown error: total=%d\n",down_total);
 800169c:	4b0f      	ldr	r3, [pc, #60]	; (80016dc <HttpClientFileResultCallback+0x90>)
 800169e:	4810      	ldr	r0, [pc, #64]	; (80016e0 <HttpClientFileResultCallback+0x94>)
 80016a0:	6819      	ldr	r1, [r3, #0]
 80016a2:	f023 fea7 	bl	80253f4 <iprintf>
		flash_memptr = 0;
 80016a6:	2300      	movs	r3, #0
 80016a8:	6023      	str	r3, [r4, #0]
}
 80016aa:	b003      	add	sp, #12
 80016ac:	bd30      	pop	{r4, r5, pc}
		printf("HttpClientFileResultCallback: %u: %s\n", httpc_result, clientresult(httpc_result));
 80016ae:	4a0d      	ldr	r2, [pc, #52]	; (80016e4 <HttpClientFileResultCallback+0x98>)
 80016b0:	e7e1      	b.n	8001676 <HttpClientFileResultCallback+0x2a>
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 80016b2:	4269      	negs	r1, r5
 80016b4:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <HttpClientFileResultCallback+0x9c>)
 80016b6:	4a09      	ldr	r2, [pc, #36]	; (80016dc <HttpClientFileResultCallback+0x90>)
 80016b8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80016bc:	6812      	ldr	r2, [r2, #0]
 80016be:	480b      	ldr	r0, [pc, #44]	; (80016ec <HttpClientFileResultCallback+0xa0>)
 80016c0:	f023 fe98 	bl	80253f4 <iprintf>
}
 80016c4:	e7ef      	b.n	80016a6 <HttpClientFileResultCallback+0x5a>
 80016c6:	4c01      	ldr	r4, [pc, #4]	; (80016cc <HttpClientFileResultCallback+0x80>)
 80016c8:	e7e3      	b.n	8001692 <HttpClientFileResultCallback+0x46>
 80016ca:	bf00      	nop
 80016cc:	2000084c 	.word	0x2000084c
 80016d0:	0802a574 	.word	0x0802a574
 80016d4:	0802a1fc 	.word	0x0802a1fc
 80016d8:	0802a278 	.word	0x0802a278
 80016dc:	20001660 	.word	0x20001660
 80016e0:	0802a238 	.word	0x0802a238
 80016e4:	0802a1e0 	.word	0x0802a1e0
 80016e8:	0802a59c 	.word	0x0802a59c
 80016ec:	0802a258 	.word	0x0802a258

080016f0 <httpc_tcp_connected>:
	r = altcp_write(req->pcb, req->request->payload, req->request->len - 1, TCP_WRITE_FLAG_COPY);
 80016f0:	6901      	ldr	r1, [r0, #16]
 80016f2:	2301      	movs	r3, #1
 80016f4:	894a      	ldrh	r2, [r1, #10]
 80016f6:	6849      	ldr	r1, [r1, #4]
 80016f8:	3a01      	subs	r2, #1
static err_t httpc_tcp_connected(void *arg, struct altcp_pcb *pcb, err_t err) {
 80016fa:	b570      	push	{r4, r5, r6, lr}
	r = altcp_write(req->pcb, req->request->payload, req->request->len - 1, TCP_WRITE_FLAG_COPY);
 80016fc:	b292      	uxth	r2, r2
static err_t httpc_tcp_connected(void *arg, struct altcp_pcb *pcb, err_t err) {
 80016fe:	b082      	sub	sp, #8
 8001700:	4604      	mov	r4, r0
	r = altcp_write(req->pcb, req->request->payload, req->request->len - 1, TCP_WRITE_FLAG_COPY);
 8001702:	6800      	ldr	r0, [r0, #0]
 8001704:	f01d f944 	bl	801e990 <tcp_write>
	if (r != ERR_OK) {
 8001708:	4605      	mov	r5, r0
 800170a:	b948      	cbnz	r0, 8001720 <httpc_tcp_connected+0x30>
	pbuf_free(req->request);
 800170c:	6920      	ldr	r0, [r4, #16]
 800170e:	f019 fda7 	bl	801b260 <pbuf_free>
	altcp_output(req->pcb);
 8001712:	6820      	ldr	r0, [r4, #0]
	req->request = NULL;
 8001714:	6125      	str	r5, [r4, #16]
	altcp_output(req->pcb);
 8001716:	f01d ff55 	bl	801f5c4 <tcp_output>
}
 800171a:	4628      	mov	r0, r5
 800171c:	b002      	add	sp, #8
 800171e:	bd70      	pop	{r4, r5, r6, pc}
		if (req->conn_settings != NULL) {
 8001720:	6a23      	ldr	r3, [r4, #32]
 8001722:	b13b      	cbz	r3, 8001734 <httpc_tcp_connected+0x44>
			if (req->conn_settings->result_fn != NULL) {
 8001724:	689e      	ldr	r6, [r3, #8]
 8001726:	b12e      	cbz	r6, 8001734 <httpc_tcp_connected+0x44>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 8001728:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800172a:	2300      	movs	r3, #0
 800172c:	9000      	str	r0, [sp, #0]
 800172e:	2107      	movs	r1, #7
 8001730:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001732:	47b0      	blx	r6
		return httpc_free_state(req);
 8001734:	4620      	mov	r0, r4
}
 8001736:	b002      	add	sp, #8
 8001738:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return httpc_free_state(req);
 800173c:	f7ff bdde 	b.w	80012fc <httpc_free_state>

08001740 <httpc_tcp_poll>:
	if (req != NULL) {
 8001740:	b1d0      	cbz	r0, 8001778 <httpc_tcp_poll+0x38>
		if (req->timeout_ticks) {
 8001742:	68c3      	ldr	r3, [r0, #12]
static err_t httpc_tcp_poll(void *arg, struct altcp_pcb *pcb) {
 8001744:	b530      	push	{r4, r5, lr}
 8001746:	4604      	mov	r4, r0
 8001748:	b083      	sub	sp, #12
		if (req->timeout_ticks) {
 800174a:	b12b      	cbz	r3, 8001758 <httpc_tcp_poll+0x18>
			req->timeout_ticks--;
 800174c:	3b01      	subs	r3, #1
 800174e:	60c3      	str	r3, [r0, #12]
		if (!req->timeout_ticks) {
 8001750:	b113      	cbz	r3, 8001758 <httpc_tcp_poll+0x18>
}
 8001752:	2000      	movs	r0, #0
 8001754:	b003      	add	sp, #12
 8001756:	bd30      	pop	{r4, r5, pc}
		if (req->conn_settings != NULL) {
 8001758:	6a23      	ldr	r3, [r4, #32]
 800175a:	b13b      	cbz	r3, 800176c <httpc_tcp_poll+0x2c>
			if (req->conn_settings->result_fn != NULL) {
 800175c:	689d      	ldr	r5, [r3, #8]
 800175e:	b12d      	cbz	r5, 800176c <httpc_tcp_poll+0x2c>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 8001760:	2300      	movs	r3, #0
 8001762:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001764:	2105      	movs	r1, #5
 8001766:	9300      	str	r3, [sp, #0]
 8001768:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800176a:	47a8      	blx	r5
		return httpc_free_state(req);
 800176c:	4620      	mov	r0, r4
}
 800176e:	b003      	add	sp, #12
 8001770:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		return httpc_free_state(req);
 8001774:	f7ff bdc2 	b.w	80012fc <httpc_free_state>
}
 8001778:	2000      	movs	r0, #0
 800177a:	4770      	bx	lr

0800177c <HttpClientFileReceiveCallback>:

int HttpClientFileReceiveCallback(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err) {
 800177c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001780:	461c      	mov	r4, r3
 8001782:	b081      	sub	sp, #4
	struct pbuf *q;
	int count = 0, tlen = 0, len = 0;

//	printf("HttpClientFileReceiveCallback:\n");

	LWIP_ASSERT("p != NULL", p != NULL);
 8001784:	b36a      	cbz	r2, 80017e2 <HttpClientFileReceiveCallback+0x66>
	if (err != ERR_OK) {
 8001786:	2b00      	cmp	r3, #0
 8001788:	d134      	bne.n	80017f4 <HttpClientFileReceiveCallback+0x78>
 800178a:	460f      	mov	r7, r1
 800178c:	4615      	mov	r5, r2
 800178e:	4614      	mov	r4, r2
 8001790:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 8001868 <HttpClientFileReceiveCallback+0xec>
		tlen = q->tot_len;
		len = q->len;
#if 0
		putchar('.');
#endif
		if ((flash_abort == 0) && (flash_memptr != 0)) { // we need to write this data to flash
 8001794:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 800186c <HttpClientFileReceiveCallback+0xf0>
				flash_memptr = 0;
				printf("Flash Write failed from http client\n");
				return (-1);
			}
		}
		down_total += q->len;
 8001798:	4e2b      	ldr	r6, [pc, #172]	; (8001848 <HttpClientFileReceiveCallback+0xcc>)
		if ((flash_abort == 0) && (flash_memptr != 0)) { // we need to write this data to flash
 800179a:	f8d8 b000 	ldr.w	fp, [r8]
		count += q->len;
 800179e:	f8b4 a00a 	ldrh.w	sl, [r4, #10]
		if ((flash_abort == 0) && (flash_memptr != 0)) { // we need to write this data to flash
 80017a2:	f1bb 0f00 	cmp.w	fp, #0
 80017a6:	d10b      	bne.n	80017c0 <HttpClientFileReceiveCallback+0x44>
 80017a8:	f8d9 3000 	ldr.w	r3, [r9]
			if (flash_memwrite(q->payload, 1, q->len, flash_memptr) != (size_t) len) {
 80017ac:	4652      	mov	r2, sl
 80017ae:	2101      	movs	r1, #1
		if ((flash_abort == 0) && (flash_memptr != 0)) { // we need to write this data to flash
 80017b0:	b133      	cbz	r3, 80017c0 <HttpClientFileReceiveCallback+0x44>
			if (flash_memwrite(q->payload, 1, q->len, flash_memptr) != (size_t) len) {
 80017b2:	6860      	ldr	r0, [r4, #4]
 80017b4:	f7ff fbf6 	bl	8000fa4 <flash_memwrite>
 80017b8:	4582      	cmp	sl, r0
 80017ba:	d12b      	bne.n	8001814 <HttpClientFileReceiveCallback+0x98>
		down_total += q->len;
 80017bc:	f8b4 a00a 	ldrh.w	sl, [r4, #10]
 80017c0:	6833      	ldr	r3, [r6, #0]

		altcp_recved(pcb, p->tot_len);
 80017c2:	4638      	mov	r0, r7
 80017c4:	8929      	ldrh	r1, [r5, #8]
		down_total += q->len;
 80017c6:	4453      	add	r3, sl
 80017c8:	6033      	str	r3, [r6, #0]
		altcp_recved(pcb, p->tot_len);
 80017ca:	f01a f9c9 	bl	801bb60 <tcp_recved>
		pbuf_free(p);
 80017ce:	4628      	mov	r0, r5
 80017d0:	f019 fd46 	bl	801b260 <pbuf_free>
	for (q = p; q != NULL; q = q->next) {
 80017d4:	6824      	ldr	r4, [r4, #0]
 80017d6:	2c00      	cmp	r4, #0
 80017d8:	d1df      	bne.n	800179a <HttpClientFileReceiveCallback+0x1e>

//		p = p->next;
//		printf("HttpClientFileReceiveCallback: chunk=%d, tlen=%d, len=%d, total=%d\n", count, tlen, len, mytot);
	}
	return (0);
 80017da:	2000      	movs	r0, #0
}
 80017dc:	b001      	add	sp, #4
 80017de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	LWIP_ASSERT("p != NULL", p != NULL);
 80017e2:	4b1a      	ldr	r3, [pc, #104]	; (800184c <HttpClientFileReceiveCallback+0xd0>)
 80017e4:	f240 4205 	movw	r2, #1029	; 0x405
 80017e8:	4919      	ldr	r1, [pc, #100]	; (8001850 <HttpClientFileReceiveCallback+0xd4>)
 80017ea:	481a      	ldr	r0, [pc, #104]	; (8001854 <HttpClientFileReceiveCallback+0xd8>)
 80017ec:	f023 fe02 	bl	80253f4 <iprintf>
	if (err != ERR_OK) {
 80017f0:	2c00      	cmp	r4, #0
 80017f2:	d0f2      	beq.n	80017da <HttpClientFileReceiveCallback+0x5e>
		putchar('#');
 80017f4:	2023      	movs	r0, #35	; 0x23
 80017f6:	f023 fe15 	bl	8025424 <putchar>
	if ((err > 0) || (-err >= (err_t) LWIP_ARRAYSIZE(lerr_strerr))) {
 80017fa:	f104 0310 	add.w	r3, r4, #16
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	2b10      	cmp	r3, #16
 8001802:	d914      	bls.n	800182e <HttpClientFileReceiveCallback+0xb2>
		printf("LWIP: Unknown error: total=%d\n",down_total);
 8001804:	4b10      	ldr	r3, [pc, #64]	; (8001848 <HttpClientFileReceiveCallback+0xcc>)
 8001806:	4814      	ldr	r0, [pc, #80]	; (8001858 <HttpClientFileReceiveCallback+0xdc>)
 8001808:	6819      	ldr	r1, [r3, #0]
}
 800180a:	b001      	add	sp, #4
 800180c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("LWIP: Unknown error: total=%d\n",down_total);
 8001810:	f023 bdf0 	b.w	80253f4 <iprintf>
				flash_abort = 1;
 8001814:	2301      	movs	r3, #1
				printf("Flash Write failed from http client\n");
 8001816:	4811      	ldr	r0, [pc, #68]	; (800185c <HttpClientFileReceiveCallback+0xe0>)
				flash_memptr = 0;
 8001818:	f8c9 b000 	str.w	fp, [r9]
				flash_abort = 1;
 800181c:	f8c8 3000 	str.w	r3, [r8]
				printf("Flash Write failed from http client\n");
 8001820:	f023 fe84 	bl	802552c <puts>
				return (-1);
 8001824:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001828:	b001      	add	sp, #4
 800182a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 800182e:	4261      	negs	r1, r4
 8001830:	4b0b      	ldr	r3, [pc, #44]	; (8001860 <HttpClientFileReceiveCallback+0xe4>)
 8001832:	4a05      	ldr	r2, [pc, #20]	; (8001848 <HttpClientFileReceiveCallback+0xcc>)
 8001834:	480b      	ldr	r0, [pc, #44]	; (8001864 <HttpClientFileReceiveCallback+0xe8>)
 8001836:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800183a:	6812      	ldr	r2, [r2, #0]
}
 800183c:	b001      	add	sp, #4
 800183e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 8001842:	f023 bdd7 	b.w	80253f4 <iprintf>
 8001846:	bf00      	nop
 8001848:	20001660 	.word	0x20001660
 800184c:	0802a020 	.word	0x0802a020
 8001850:	08045458 	.word	0x08045458
 8001854:	0802a048 	.word	0x0802a048
 8001858:	0802a238 	.word	0x0802a238
 800185c:	0802a2a0 	.word	0x0802a2a0
 8001860:	0802a59c 	.word	0x0802a59c
 8001864:	0802a258 	.word	0x0802a258
 8001868:	20000844 	.word	0x20000844
 800186c:	2000084c 	.word	0x2000084c

08001870 <HttpClientPageReceiveCallback>:

// build a webpage from pbufs
void HttpClientPageReceiveCallback(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err) {
 8001870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001874:	461c      	mov	r4, r3
 8001876:	b081      	sub	sp, #4
	struct pbuf *q;
	int count = 0, tlen = 0, len = 0;

//	printf("HttpClientPageReceiveCallback:\n");

	LWIP_ASSERT("p != NULL", p != NULL);
 8001878:	2a00      	cmp	r2, #0
 800187a:	d04f      	beq.n	800191c <HttpClientPageReceiveCallback+0xac>
	if (err != ERR_OK) {
 800187c:	2b00      	cmp	r3, #0
 800187e:	d156      	bne.n	800192e <HttpClientPageReceiveCallback+0xbe>
 8001880:	4688      	mov	r8, r1
 8001882:	4617      	mov	r7, r2
 8001884:	4614      	mov	r4, r2
 8001886:	4d38      	ldr	r5, [pc, #224]	; (8001968 <HttpClientPageReceiveCallback+0xf8>)
 8001888:	4e38      	ldr	r6, [pc, #224]	; (800196c <HttpClientPageReceiveCallback+0xfc>)
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 800188a:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8001984 <HttpClientPageReceiveCallback+0x114>
		count += q->len;
		tlen = q->tot_len;
		len = q->len;

		buf = q->payload;
		for (i = 0; i < q->len; i++) {
 800188e:	8963      	ldrh	r3, [r4, #10]
		buf = q->payload;
 8001890:	f8d4 c004 	ldr.w	ip, [r4, #4]
		for (i = 0; i < q->len; i++) {
 8001894:	b1bb      	cbz	r3, 80018c6 <HttpClientPageReceiveCallback+0x56>
 8001896:	2300      	movs	r3, #0
//			putchar(buf[i]);
			if (down_total < (sizeof(rxbuffer) - 1)) {
 8001898:	f240 211a 	movw	r1, #538	; 0x21a
				rxbuffer[down_total++] = buf[i];		// add recvd page data into buffer
			} else {
				rxbuffer[(sizeof(rxbuffer) - 1)] = 0;
 800189c:	469e      	mov	lr, r3
 800189e:	e007      	b.n	80018b0 <HttpClientPageReceiveCallback+0x40>
				rxbuffer[down_total++] = buf[i];		// add recvd page data into buffer
 80018a0:	602a      	str	r2, [r5, #0]
 80018a2:	f81c 2003 	ldrb.w	r2, [ip, r3]
		for (i = 0; i < q->len; i++) {
 80018a6:	3301      	adds	r3, #1
				rxbuffer[down_total++] = buf[i];		// add recvd page data into buffer
 80018a8:	5432      	strb	r2, [r6, r0]
		for (i = 0; i < q->len; i++) {
 80018aa:	8962      	ldrh	r2, [r4, #10]
 80018ac:	4293      	cmp	r3, r2
 80018ae:	da0a      	bge.n	80018c6 <HttpClientPageReceiveCallback+0x56>
			if (down_total < (sizeof(rxbuffer) - 1)) {
 80018b0:	6828      	ldr	r0, [r5, #0]
 80018b2:	4288      	cmp	r0, r1
				rxbuffer[down_total++] = buf[i];		// add recvd page data into buffer
 80018b4:	f100 0201 	add.w	r2, r0, #1
			if (down_total < (sizeof(rxbuffer) - 1)) {
 80018b8:	d9f2      	bls.n	80018a0 <HttpClientPageReceiveCallback+0x30>
		for (i = 0; i < q->len; i++) {
 80018ba:	3301      	adds	r3, #1
				rxbuffer[(sizeof(rxbuffer) - 1)] = 0;
 80018bc:	f886 e21b 	strb.w	lr, [r6, #539]	; 0x21b
		for (i = 0; i < q->len; i++) {
 80018c0:	8962      	ldrh	r2, [r4, #10]
 80018c2:	4293      	cmp	r3, r2
 80018c4:	dbf4      	blt.n	80018b0 <HttpClientPageReceiveCallback+0x40>
			}
		}

		altcp_recved(pcb, p->tot_len);
 80018c6:	8939      	ldrh	r1, [r7, #8]
 80018c8:	4640      	mov	r0, r8
 80018ca:	f01a f949 	bl	801bb60 <tcp_recved>
		err = pbuf_free_callback(p);
 80018ce:	4638      	mov	r0, r7
 80018d0:	f016 faf6 	bl	8017ec0 <pbuf_free_callback>
 80018d4:	4682      	mov	sl, r0
 80018d6:	fa4f fb80 	sxtb.w	fp, r0
		if (err != ERR_OK) {
 80018da:	f1bb 0f00 	cmp.w	fp, #0
 80018de:	d105      	bne.n	80018ec <HttpClientPageReceiveCallback+0x7c>
	for (q = p; q != NULL; q = q->next) {
 80018e0:	6824      	ldr	r4, [r4, #0]
 80018e2:	2c00      	cmp	r4, #0
 80018e4:	d1d3      	bne.n	800188e <HttpClientPageReceiveCallback+0x1e>
			putchar('!');
			printlwiperr(err);
		}
//		printf("HttpClientPageReceiveCallback: chunk=%d, tlen=%d, len=%d, total=%d\n", count, tlen, len, mytot);
	}
}
 80018e6:	b001      	add	sp, #4
 80018e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((err > 0) || (-err >= (err_t) LWIP_ARRAYSIZE(lerr_strerr))) {
 80018ec:	f10a 0a10 	add.w	sl, sl, #16
			putchar('!');
 80018f0:	2021      	movs	r0, #33	; 0x21
 80018f2:	f023 fd97 	bl	8025424 <putchar>
	if ((err > 0) || (-err >= (err_t) LWIP_ARRAYSIZE(lerr_strerr))) {
 80018f6:	fa5f fa8a 	uxtb.w	sl, sl
 80018fa:	f1ba 0f10 	cmp.w	sl, #16
 80018fe:	d904      	bls.n	800190a <HttpClientPageReceiveCallback+0x9a>
		printf("LWIP: Unknown error: total=%d\n",down_total);
 8001900:	6829      	ldr	r1, [r5, #0]
 8001902:	481b      	ldr	r0, [pc, #108]	; (8001970 <HttpClientPageReceiveCallback+0x100>)
 8001904:	f023 fd76 	bl	80253f4 <iprintf>
 8001908:	e7ea      	b.n	80018e0 <HttpClientPageReceiveCallback+0x70>
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 800190a:	f1cb 0100 	rsb	r1, fp, #0
 800190e:	682a      	ldr	r2, [r5, #0]
 8001910:	4818      	ldr	r0, [pc, #96]	; (8001974 <HttpClientPageReceiveCallback+0x104>)
 8001912:	f859 3021 	ldr.w	r3, [r9, r1, lsl #2]
 8001916:	f023 fd6d 	bl	80253f4 <iprintf>
}
 800191a:	e7e1      	b.n	80018e0 <HttpClientPageReceiveCallback+0x70>
	LWIP_ASSERT("p != NULL", p != NULL);
 800191c:	4b16      	ldr	r3, [pc, #88]	; (8001978 <HttpClientPageReceiveCallback+0x108>)
 800191e:	f240 422f 	movw	r2, #1071	; 0x42f
 8001922:	4916      	ldr	r1, [pc, #88]	; (800197c <HttpClientPageReceiveCallback+0x10c>)
 8001924:	4816      	ldr	r0, [pc, #88]	; (8001980 <HttpClientPageReceiveCallback+0x110>)
 8001926:	f023 fd65 	bl	80253f4 <iprintf>
	if (err != ERR_OK) {
 800192a:	2c00      	cmp	r4, #0
 800192c:	d0db      	beq.n	80018e6 <HttpClientPageReceiveCallback+0x76>
		putchar('#');
 800192e:	2023      	movs	r0, #35	; 0x23
 8001930:	f023 fd78 	bl	8025424 <putchar>
	if ((err > 0) || (-err >= (err_t) LWIP_ARRAYSIZE(lerr_strerr))) {
 8001934:	f104 0310 	add.w	r3, r4, #16
 8001938:	b2db      	uxtb	r3, r3
 800193a:	2b10      	cmp	r3, #16
 800193c:	d907      	bls.n	800194e <HttpClientPageReceiveCallback+0xde>
		printf("LWIP: Unknown error: total=%d\n",down_total);
 800193e:	4b0a      	ldr	r3, [pc, #40]	; (8001968 <HttpClientPageReceiveCallback+0xf8>)
 8001940:	480b      	ldr	r0, [pc, #44]	; (8001970 <HttpClientPageReceiveCallback+0x100>)
 8001942:	6819      	ldr	r1, [r3, #0]
}
 8001944:	b001      	add	sp, #4
 8001946:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("LWIP: Unknown error: total=%d\n",down_total);
 800194a:	f023 bd53 	b.w	80253f4 <iprintf>
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 800194e:	4261      	negs	r1, r4
 8001950:	4b0c      	ldr	r3, [pc, #48]	; (8001984 <HttpClientPageReceiveCallback+0x114>)
 8001952:	4a05      	ldr	r2, [pc, #20]	; (8001968 <HttpClientPageReceiveCallback+0xf8>)
 8001954:	4807      	ldr	r0, [pc, #28]	; (8001974 <HttpClientPageReceiveCallback+0x104>)
 8001956:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800195a:	6812      	ldr	r2, [r2, #0]
}
 800195c:	b001      	add	sp, #4
 800195e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("LWIP error %d: total=%d, %s\n", -err, down_total, lerr_strerr[-err]);
 8001962:	f023 bd47 	b.w	80253f4 <iprintf>
 8001966:	bf00      	nop
 8001968:	20001660 	.word	0x20001660
 800196c:	20001668 	.word	0x20001668
 8001970:	0802a238 	.word	0x0802a238
 8001974:	0802a258 	.word	0x0802a258
 8001978:	0802a020 	.word	0x0802a020
 800197c:	08045458 	.word	0x08045458
 8001980:	0802a048 	.word	0x0802a048
 8001984:	0802a59c 	.word	0x0802a59c

08001988 <httpc_tcp_recv>:
static err_t httpc_tcp_recv(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t r) {
 8001988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800198c:	4604      	mov	r4, r0
 800198e:	b089      	sub	sp, #36	; 0x24
	if (p == NULL) {
 8001990:	4615      	mov	r5, r2
 8001992:	2a00      	cmp	r2, #0
 8001994:	f000 80e2 	beq.w	8001b5c <httpc_tcp_recv+0x1d4>
	if (req->parse_state != HTTPC_PARSE_RX_DATA) {
 8001998:	f890 a030 	ldrb.w	sl, [r0, #48]	; 0x30
 800199c:	460e      	mov	r6, r1
 800199e:	461f      	mov	r7, r3
 80019a0:	f1ba 0f02 	cmp.w	sl, #2
 80019a4:	f000 80c8 	beq.w	8001b38 <httpc_tcp_recv+0x1b0>
		if (req->rx_hdrs == NULL) {
 80019a8:	6940      	ldr	r0, [r0, #20]
 80019aa:	b190      	cbz	r0, 80019d2 <httpc_tcp_recv+0x4a>
			pbuf_cat(req->rx_hdrs, p);
 80019ac:	4611      	mov	r1, r2
 80019ae:	f019 fc89 	bl	801b2c4 <pbuf_cat>
		if (req->parse_state == HTTPC_PARSE_WAIT_FIRST_LINE) {
 80019b2:	f894 a030 	ldrb.w	sl, [r4, #48]	; 0x30
 80019b6:	f1ba 0f00 	cmp.w	sl, #0
 80019ba:	d00e      	beq.n	80019da <httpc_tcp_recv+0x52>
		if (req->parse_state == HTTPC_PARSE_WAIT_HEADERS) {
 80019bc:	f1ba 0f01 	cmp.w	sl, #1
 80019c0:	d06e      	beq.n	8001aa0 <httpc_tcp_recv+0x118>
	if ((p != NULL) && (req->parse_state == HTTPC_PARSE_RX_DATA)) {
 80019c2:	f1ba 0f02 	cmp.w	sl, #2
 80019c6:	f000 80b7 	beq.w	8001b38 <httpc_tcp_recv+0x1b0>
}
 80019ca:	2000      	movs	r0, #0
 80019cc:	b009      	add	sp, #36	; 0x24
 80019ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			req->rx_hdrs = p;
 80019d2:	6162      	str	r2, [r4, #20]
		if (req->parse_state == HTTPC_PARSE_WAIT_FIRST_LINE) {
 80019d4:	f1ba 0f00 	cmp.w	sl, #0
 80019d8:	d1f0      	bne.n	80019bc <httpc_tcp_recv+0x34>
			err_t err = http_parse_response_status(req->rx_hdrs, &req->rx_http_version, &req->rx_status,
 80019da:	f8d4 8014 	ldr.w	r8, [r4, #20]
	if (end1 != 0xFFFF) {
 80019de:	f64f 7bff 	movw	fp, #65535	; 0xffff
	u16_t end1 = pbuf_memfind(p, "\r\n", 2, 0);
 80019e2:	4653      	mov	r3, sl
 80019e4:	2202      	movs	r2, #2
 80019e6:	4989      	ldr	r1, [pc, #548]	; (8001c0c <httpc_tcp_recv+0x284>)
 80019e8:	4640      	mov	r0, r8
 80019ea:	f019 fe59 	bl	801b6a0 <pbuf_memfind>
	if (end1 != 0xFFFF) {
 80019ee:	4558      	cmp	r0, fp
	u16_t end1 = pbuf_memfind(p, "\r\n", 2, 0);
 80019f0:	9003      	str	r0, [sp, #12]
	if (end1 != 0xFFFF) {
 80019f2:	f000 8105 	beq.w	8001c00 <httpc_tcp_recv+0x278>
		space1 = pbuf_memfind(p, " ", 1, 0);
 80019f6:	4653      	mov	r3, sl
 80019f8:	2201      	movs	r2, #1
 80019fa:	4985      	ldr	r1, [pc, #532]	; (8001c10 <httpc_tcp_recv+0x288>)
 80019fc:	4640      	mov	r0, r8
 80019fe:	f019 fe4f 	bl	801b6a0 <pbuf_memfind>
		if (space1 != 0xFFFF) {
 8001a02:	4558      	cmp	r0, fp
		space1 = pbuf_memfind(p, " ", 1, 0);
 8001a04:	4681      	mov	r9, r0
		if (space1 != 0xFFFF) {
 8001a06:	f000 80fb 	beq.w	8001c00 <httpc_tcp_recv+0x278>
			if ((pbuf_memcmp(p, 0, "HTTP/", 5) == 0) && (pbuf_get_at(p, 6) == '.')) {
 8001a0a:	4651      	mov	r1, sl
 8001a0c:	2305      	movs	r3, #5
 8001a0e:	4a81      	ldr	r2, [pc, #516]	; (8001c14 <httpc_tcp_recv+0x28c>)
 8001a10:	4640      	mov	r0, r8
 8001a12:	f019 fe0d 	bl	801b630 <pbuf_memcmp>
 8001a16:	2800      	cmp	r0, #0
 8001a18:	f040 80f2 	bne.w	8001c00 <httpc_tcp_recv+0x278>
 8001a1c:	2106      	movs	r1, #6
 8001a1e:	4640      	mov	r0, r8
 8001a20:	f019 fdda 	bl	801b5d8 <pbuf_get_at>
 8001a24:	282e      	cmp	r0, #46	; 0x2e
 8001a26:	f040 80eb 	bne.w	8001c00 <httpc_tcp_recv+0x278>
				u16_t version = pbuf_get_at(p, 5) - '0';
 8001a2a:	2105      	movs	r1, #5
 8001a2c:	4640      	mov	r0, r8
 8001a2e:	f019 fdd3 	bl	801b5d8 <pbuf_get_at>
 8001a32:	3830      	subs	r0, #48	; 0x30
				version |= pbuf_get_at(p, 7) - '0';
 8001a34:	2107      	movs	r1, #7
				u16_t version = pbuf_get_at(p, 5) - '0';
 8001a36:	fa1f fa80 	uxth.w	sl, r0
				version |= pbuf_get_at(p, 7) - '0';
 8001a3a:	4640      	mov	r0, r8
 8001a3c:	f019 fdcc 	bl	801b5d8 <pbuf_get_at>
 8001a40:	3830      	subs	r0, #48	; 0x30
				space2 = pbuf_memfind(p, " ", 1, space1 + 1);
 8001a42:	f109 0301 	add.w	r3, r9, #1
 8001a46:	2201      	movs	r2, #1
				version |= pbuf_get_at(p, 7) - '0';
 8001a48:	ea40 200a 	orr.w	r0, r0, sl, lsl #8
				space2 = pbuf_memfind(p, " ", 1, space1 + 1);
 8001a4c:	4970      	ldr	r1, [pc, #448]	; (8001c10 <httpc_tcp_recv+0x288>)
 8001a4e:	b29b      	uxth	r3, r3
				*http_version = version;
 8001a50:	8320      	strh	r0, [r4, #24]
				space2 = pbuf_memfind(p, " ", 1, space1 + 1);
 8001a52:	4640      	mov	r0, r8
 8001a54:	9302      	str	r3, [sp, #8]
 8001a56:	f019 fe23 	bl	801b6a0 <pbuf_memfind>
				if (space2 != 0xFFFF) {
 8001a5a:	4558      	cmp	r0, fp
 8001a5c:	9b02      	ldr	r3, [sp, #8]
 8001a5e:	f000 80a2 	beq.w	8001ba6 <httpc_tcp_recv+0x21e>
					status_num_len = space2 - space1 - 1;
 8001a62:	eba0 0909 	sub.w	r9, r0, r9
 8001a66:	f109 39ff 	add.w	r9, r9, #4294967295
				memset(status_num, 0, sizeof(status_num));
 8001a6a:	2200      	movs	r2, #0
				if (pbuf_copy_partial(p, status_num, (u16_t) status_num_len, space1 + 1) == status_num_len) {
 8001a6c:	4640      	mov	r0, r8
 8001a6e:	a904      	add	r1, sp, #16
				memset(status_num, 0, sizeof(status_num));
 8001a70:	f8ad 2018 	strh.w	r2, [sp, #24]
 8001a74:	e9cd 2204 	strd	r2, r2, [sp, #16]
				if (pbuf_copy_partial(p, status_num, (u16_t) status_num_len, space1 + 1) == status_num_len) {
 8001a78:	fa1f f289 	uxth.w	r2, r9
 8001a7c:	f019 fc94 	bl	801b3a8 <pbuf_copy_partial>
 8001a80:	4581      	cmp	r9, r0
 8001a82:	f040 80bd 	bne.w	8001c00 <httpc_tcp_recv+0x278>
					int status = atoi(status_num);
 8001a86:	a804      	add	r0, sp, #16
 8001a88:	f022 fa90 	bl	8023fac <atoi>
					if ((status > 0) && (status <= 0xFFFF)) {
 8001a8c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001a90:	1e42      	subs	r2, r0, #1
 8001a92:	429a      	cmp	r2, r3
 8001a94:	f200 80b4 	bhi.w	8001c00 <httpc_tcp_recv+0x278>
				req->parse_state = HTTPC_PARSE_WAIT_HEADERS;
 8001a98:	2301      	movs	r3, #1
						*http_status = (u16_t) status;
 8001a9a:	8360      	strh	r0, [r4, #26]
				req->parse_state = HTTPC_PARSE_WAIT_HEADERS;
 8001a9c:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
			err_t err = http_wait_headers(req->rx_hdrs, &req->hdr_content_len, &total_header_len);
 8001aa0:	f8d4 9014 	ldr.w	r9, [r4, #20]
	u16_t end1 = pbuf_memfind(p, "\r\n\r\n", 4, 0);
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	2204      	movs	r2, #4
 8001aa8:	495b      	ldr	r1, [pc, #364]	; (8001c18 <httpc_tcp_recv+0x290>)
 8001aaa:	4648      	mov	r0, r9
 8001aac:	f019 fdf8 	bl	801b6a0 <pbuf_memfind>
	if (end1 < (0xFFFF - 2)) {
 8001ab0:	f64f 73fc 	movw	r3, #65532	; 0xfffc
	u16_t end1 = pbuf_memfind(p, "\r\n\r\n", 4, 0);
 8001ab4:	4680      	mov	r8, r0
	if (end1 < (0xFFFF - 2)) {
 8001ab6:	4298      	cmp	r0, r3
 8001ab8:	f200 80a5 	bhi.w	8001c06 <httpc_tcp_recv+0x27e>
		*content_length = HTTPC_CONTENT_LEN_INVALID;
 8001abc:	f04f 33ff 	mov.w	r3, #4294967295
		if (content_len_hdr != 0xFFFF) {
 8001ac0:	f64f 7aff 	movw	sl, #65535	; 0xffff
		content_len_hdr = pbuf_memfind(p, "Content-Length: ", 16, 0);
 8001ac4:	2210      	movs	r2, #16
 8001ac6:	4955      	ldr	r1, [pc, #340]	; (8001c1c <httpc_tcp_recv+0x294>)
		*content_length = HTTPC_CONTENT_LEN_INVALID;
 8001ac8:	62e3      	str	r3, [r4, #44]	; 0x2c
		content_len_hdr = pbuf_memfind(p, "Content-Length: ", 16, 0);
 8001aca:	4648      	mov	r0, r9
 8001acc:	2300      	movs	r3, #0
 8001ace:	f019 fde7 	bl	801b6a0 <pbuf_memfind>
		if (content_len_hdr != 0xFFFF) {
 8001ad2:	4550      	cmp	r0, sl
		content_len_hdr = pbuf_memfind(p, "Content-Length: ", 16, 0);
 8001ad4:	4605      	mov	r5, r0
		if (content_len_hdr != 0xFFFF) {
 8001ad6:	d16e      	bne.n	8001bb6 <httpc_tcp_recv+0x22e>
		*total_header_len = end1 + 4;
 8001ad8:	f108 0504 	add.w	r5, r8, #4
				altcp_recved(pcb, total_header_len);
 8001adc:	4630      	mov	r0, r6
		*total_header_len = end1 + 4;
 8001ade:	b2ad      	uxth	r5, r5
				altcp_recved(pcb, total_header_len);
 8001ae0:	4629      	mov	r1, r5
 8001ae2:	f01a f83d 	bl	801bb60 <tcp_recved>
				if (req->conn_settings) {
 8001ae6:	6a23      	ldr	r3, [r4, #32]
 8001ae8:	b1cb      	cbz	r3, 8001b1e <httpc_tcp_recv+0x196>
					if (req->conn_settings->headers_done_fn) {
 8001aea:	f8d3 800c 	ldr.w	r8, [r3, #12]
 8001aee:	f1b8 0f00 	cmp.w	r8, #0
 8001af2:	d014      	beq.n	8001b1e <httpc_tcp_recv+0x196>
						err = req->conn_settings->headers_done_fn(req, req->callback_arg, req->rx_hdrs,
 8001af4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001af6:	4620      	mov	r0, r4
 8001af8:	9300      	str	r3, [sp, #0]
 8001afa:	462b      	mov	r3, r5
 8001afc:	6962      	ldr	r2, [r4, #20]
 8001afe:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001b00:	47c0      	blx	r8
						if (err != ERR_OK) {
 8001b02:	b160      	cbz	r0, 8001b1e <httpc_tcp_recv+0x196>
		if (req->conn_settings != NULL) {
 8001b04:	6a23      	ldr	r3, [r4, #32]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d037      	beq.n	8001b7a <httpc_tcp_recv+0x1f2>
			if (req->conn_settings->result_fn != NULL) {
 8001b0a:	689d      	ldr	r5, [r3, #8]
 8001b0c:	2d00      	cmp	r5, #0
 8001b0e:	d034      	beq.n	8001b7a <httpc_tcp_recv+0x1f2>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 8001b10:	8b63      	ldrh	r3, [r4, #26]
 8001b12:	2108      	movs	r1, #8
 8001b14:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001b16:	9000      	str	r0, [sp, #0]
 8001b18:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001b1a:	47a8      	blx	r5
 8001b1c:	e02d      	b.n	8001b7a <httpc_tcp_recv+0x1f2>
				q = pbuf_free_header(req->rx_hdrs, total_header_len);
 8001b1e:	4629      	mov	r1, r5
 8001b20:	6960      	ldr	r0, [r4, #20]
 8001b22:	f019 fb81 	bl	801b228 <pbuf_free_header>
				req->rx_hdrs = NULL;
 8001b26:	2300      	movs	r3, #0
	if ((p != NULL) && (req->parse_state == HTTPC_PARSE_RX_DATA)) {
 8001b28:	4605      	mov	r5, r0
				req->rx_hdrs = NULL;
 8001b2a:	6163      	str	r3, [r4, #20]
				req->parse_state = HTTPC_PARSE_RX_DATA;
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	if ((p != NULL) && (req->parse_state == HTTPC_PARSE_RX_DATA)) {
 8001b32:	2800      	cmp	r0, #0
 8001b34:	f43f af49 	beq.w	80019ca <httpc_tcp_recv+0x42>
		req->rx_content_len += p->tot_len;
 8001b38:	8929      	ldrh	r1, [r5, #8]
 8001b3a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
		if (req->recv_fn != NULL) {
 8001b3c:	f8d4 e01c 	ldr.w	lr, [r4, #28]
		req->rx_content_len += p->tot_len;
 8001b40:	440b      	add	r3, r1
 8001b42:	62a3      	str	r3, [r4, #40]	; 0x28
		if (req->recv_fn != NULL) {
 8001b44:	f1be 0f00 	cmp.w	lr, #0
 8001b48:	d026      	beq.n	8001b98 <httpc_tcp_recv+0x210>
			return req->recv_fn(req->callback_arg, pcb, p, r);
 8001b4a:	463b      	mov	r3, r7
 8001b4c:	462a      	mov	r2, r5
 8001b4e:	4631      	mov	r1, r6
 8001b50:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001b52:	46f4      	mov	ip, lr
}
 8001b54:	b009      	add	sp, #36	; 0x24
 8001b56:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			return req->recv_fn(req->callback_arg, pcb, p, r);
 8001b5a:	4760      	bx	ip
		if (req->parse_state != HTTPC_PARSE_RX_DATA) {
 8001b5c:	f890 3030 	ldrb.w	r3, [r0, #48]	; 0x30
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d010      	beq.n	8001b86 <httpc_tcp_recv+0x1fe>
			result = HTTPC_RESULT_ERR_CLOSED;
 8001b64:	2104      	movs	r1, #4
		if (req->conn_settings != NULL) {
 8001b66:	6a23      	ldr	r3, [r4, #32]
 8001b68:	b13b      	cbz	r3, 8001b7a <httpc_tcp_recv+0x1f2>
			if (req->conn_settings->result_fn != NULL) {
 8001b6a:	689d      	ldr	r5, [r3, #8]
 8001b6c:	b12d      	cbz	r5, 8001b7a <httpc_tcp_recv+0x1f2>
				req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 8001b6e:	2200      	movs	r2, #0
 8001b70:	8b63      	ldrh	r3, [r4, #26]
 8001b72:	9200      	str	r2, [sp, #0]
 8001b74:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 8001b78:	47a8      	blx	r5
		return httpc_free_state(req);
 8001b7a:	4620      	mov	r0, r4
}
 8001b7c:	b009      	add	sp, #36	; 0x24
 8001b7e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		return httpc_free_state(req);
 8001b82:	f7ff bbbb 	b.w	80012fc <httpc_free_state>
		} else if ((req->hdr_content_len != HTTPC_CONTENT_LEN_INVALID)
 8001b86:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001b88:	1c4b      	adds	r3, r1, #1
 8001b8a:	d012      	beq.n	8001bb2 <httpc_tcp_recv+0x22a>
				&& (req->hdr_content_len != req->rx_content_len)) {
 8001b8c:	6a85      	ldr	r5, [r0, #40]	; 0x28
			result = HTTPC_RESULT_ERR_CONTENT_LEN;
 8001b8e:	42a9      	cmp	r1, r5
 8001b90:	bf14      	ite	ne
 8001b92:	2109      	movne	r1, #9
 8001b94:	2100      	moveq	r1, #0
 8001b96:	e7e6      	b.n	8001b66 <httpc_tcp_recv+0x1de>
			altcp_recved(pcb, p->tot_len);
 8001b98:	4630      	mov	r0, r6
 8001b9a:	f019 ffe1 	bl	801bb60 <tcp_recved>
			pbuf_free(p);
 8001b9e:	4628      	mov	r0, r5
 8001ba0:	f019 fb5e 	bl	801b260 <pbuf_free>
 8001ba4:	e711      	b.n	80019ca <httpc_tcp_recv+0x42>
					status_num_len = end1 - space1 - 1;
 8001ba6:	9a03      	ldr	r2, [sp, #12]
 8001ba8:	eba2 0909 	sub.w	r9, r2, r9
 8001bac:	f109 39ff 	add.w	r9, r9, #4294967295
 8001bb0:	e75b      	b.n	8001a6a <httpc_tcp_recv+0xe2>
			result = HTTPC_RESULT_OK;
 8001bb2:	4611      	mov	r1, r2
 8001bb4:	e7d7      	b.n	8001b66 <httpc_tcp_recv+0x1de>
			u16_t content_len_line_end = pbuf_memfind(p, "\r\n", 2, content_len_hdr);
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2202      	movs	r2, #2
 8001bba:	4914      	ldr	r1, [pc, #80]	; (8001c0c <httpc_tcp_recv+0x284>)
 8001bbc:	4648      	mov	r0, r9
 8001bbe:	f019 fd6f 	bl	801b6a0 <pbuf_memfind>
			if (content_len_line_end != 0xFFFF) {
 8001bc2:	4550      	cmp	r0, sl
			u16_t content_len_line_end = pbuf_memfind(p, "\r\n", 2, content_len_hdr);
 8001bc4:	4603      	mov	r3, r0
			if (content_len_line_end != 0xFFFF) {
 8001bc6:	d087      	beq.n	8001ad8 <httpc_tcp_recv+0x150>
				u16_t content_len_num_len = (u16_t) (content_len_line_end - content_len_hdr - 16);
 8001bc8:	f64f 72f0 	movw	r2, #65520	; 0xfff0
				if (pbuf_copy_partial(p, content_len_num, content_len_num_len, content_len_hdr + 16)
 8001bcc:	4648      	mov	r0, r9
 8001bce:	a904      	add	r1, sp, #16
				u16_t content_len_num_len = (u16_t) (content_len_line_end - content_len_hdr - 16);
 8001bd0:	1b52      	subs	r2, r2, r5
 8001bd2:	441a      	add	r2, r3
				if (pbuf_copy_partial(p, content_len_num, content_len_num_len, content_len_hdr + 16)
 8001bd4:	f105 0310 	add.w	r3, r5, #16
				u16_t content_len_num_len = (u16_t) (content_len_line_end - content_len_hdr - 16);
 8001bd8:	b295      	uxth	r5, r2
				memset(content_len_num, 0, sizeof(content_len_num));
 8001bda:	2200      	movs	r2, #0
				if (pbuf_copy_partial(p, content_len_num, content_len_num_len, content_len_hdr + 16)
 8001bdc:	b29b      	uxth	r3, r3
				memset(content_len_num, 0, sizeof(content_len_num));
 8001bde:	e9cd 2204 	strd	r2, r2, [sp, #16]
 8001be2:	e9cd 2206 	strd	r2, r2, [sp, #24]
				if (pbuf_copy_partial(p, content_len_num, content_len_num_len, content_len_hdr + 16)
 8001be6:	462a      	mov	r2, r5
 8001be8:	f019 fbde 	bl	801b3a8 <pbuf_copy_partial>
 8001bec:	4285      	cmp	r5, r0
 8001bee:	f47f af73 	bne.w	8001ad8 <httpc_tcp_recv+0x150>
					int len = atoi(content_len_num);
 8001bf2:	a804      	add	r0, sp, #16
 8001bf4:	f022 f9da 	bl	8023fac <atoi>
					if ((len >= 0) && ((u32_t) len < HTTPC_CONTENT_LEN_INVALID)) {
 8001bf8:	2800      	cmp	r0, #0
						*content_length = (u32_t) len;
 8001bfa:	bfa8      	it	ge
 8001bfc:	62e0      	strge	r0, [r4, #44]	; 0x2c
			if (err == ERR_OK) {
 8001bfe:	e76b      	b.n	8001ad8 <httpc_tcp_recv+0x150>
		if (req->parse_state == HTTPC_PARSE_WAIT_HEADERS) {
 8001c00:	f894 a030 	ldrb.w	sl, [r4, #48]	; 0x30
 8001c04:	e6da      	b.n	80019bc <httpc_tcp_recv+0x34>
	if ((p != NULL) && (req->parse_state == HTTPC_PARSE_RX_DATA)) {
 8001c06:	f894 a030 	ldrb.w	sl, [r4, #48]	; 0x30
 8001c0a:	e6da      	b.n	80019c2 <httpc_tcp_recv+0x3a>
 8001c0c:	0802a16c 	.word	0x0802a16c
 8001c10:	0802c57c 	.word	0x0802c57c
 8001c14:	0802a2c4 	.word	0x0802a2c4
 8001c18:	0802a2cc 	.word	0x0802a2cc
 8001c1c:	0802a2d4 	.word	0x0802a2d4

08001c20 <httpc_get_file_dns>:
err_t httpc_get_file_dns(const char *server_name, u16_t port, const char *uri, const httpc_connection_t *settings, altcp_recv_fn recv_fn, void *callback_arg, httpc_state_t **connection) {
 8001c20:	b570      	push	{r4, r5, r6, lr}
 8001c22:	b088      	sub	sp, #32
 8001c24:	9d0c      	ldr	r5, [sp, #48]	; 0x30
	LWIP_ERROR("invalid parameters", (server_name != NULL) && (uri != NULL) && (recv_fn != NULL), return ERR_ARG;);
 8001c26:	2d00      	cmp	r5, #0
 8001c28:	bf18      	it	ne
 8001c2a:	2a00      	cmpne	r2, #0
 8001c2c:	d044      	beq.n	8001cb8 <httpc_get_file_dns+0x98>
 8001c2e:	4604      	mov	r4, r0
 8001c30:	2800      	cmp	r0, #0
 8001c32:	d041      	beq.n	8001cb8 <httpc_get_file_dns+0x98>
	err = httpc_init_connection(&req, settings, server_name, port, uri, recv_fn, callback_arg);
 8001c34:	4610      	mov	r0, r2
 8001c36:	461e      	mov	r6, r3
	return httpc_init_connection_common(connection, settings, server_name, server_port, uri, recv_fn, callback_arg, 1);
 8001c38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	9000      	str	r0, [sp, #0]
 8001c3e:	4631      	mov	r1, r6
 8001c40:	a807      	add	r0, sp, #28
 8001c42:	e9cd 5201 	strd	r5, r2, [sp, #4]
 8001c46:	4622      	mov	r2, r4
 8001c48:	f7ff fbe0 	bl	800140c <httpc_init_connection_common.constprop.0>
	if (err != ERR_OK) {
 8001c4c:	4605      	mov	r5, r0
 8001c4e:	b998      	cbnz	r0, 8001c78 <httpc_get_file_dns+0x58>
	if (settings->use_proxy) {
 8001c50:	79b3      	ldrb	r3, [r6, #6]
 8001c52:	b9a3      	cbnz	r3, 8001c7e <httpc_get_file_dns+0x5e>
		err = httpc_get_internal_dns(req, server_name);
 8001c54:	9e07      	ldr	r6, [sp, #28]
	LWIP_ASSERT("req != NULL", req != NULL);
 8001c56:	b33e      	cbz	r6, 8001ca8 <httpc_get_file_dns+0x88>
	err = dns_gethostbyname(server_name, &req->remote_addr, httpc_dns_found, req);
 8001c58:	1d31      	adds	r1, r6, #4
 8001c5a:	4633      	mov	r3, r6
 8001c5c:	4620      	mov	r0, r4
 8001c5e:	4a1b      	ldr	r2, [pc, #108]	; (8001ccc <httpc_get_file_dns+0xac>)
 8001c60:	9105      	str	r1, [sp, #20]
 8001c62:	f017 ffd5 	bl	8019c10 <dns_gethostbyname>
	if (err == ERR_OK) {
 8001c66:	9905      	ldr	r1, [sp, #20]
 8001c68:	4603      	mov	r3, r0
 8001c6a:	b1c0      	cbz	r0, 8001c9e <httpc_get_file_dns+0x7e>
	} else if (err == ERR_INPROGRESS) {
 8001c6c:	1d42      	adds	r2, r0, #5
 8001c6e:	d00d      	beq.n	8001c8c <httpc_get_file_dns+0x6c>
		httpc_free_state(req);
 8001c70:	9807      	ldr	r0, [sp, #28]
		return err;
 8001c72:	461d      	mov	r5, r3
		httpc_free_state(req);
 8001c74:	f7ff fb42 	bl	80012fc <httpc_free_state>
}
 8001c78:	4628      	mov	r0, r5
 8001c7a:	b008      	add	sp, #32
 8001c7c:	bd70      	pop	{r4, r5, r6, pc}
		err = httpc_get_internal_addr(req, &settings->proxy_addr);
 8001c7e:	4631      	mov	r1, r6
 8001c80:	9807      	ldr	r0, [sp, #28]
 8001c82:	f7ff fb1b 	bl	80012bc <httpc_get_internal_addr>
 8001c86:	4603      	mov	r3, r0
	if (err != ERR_OK) {
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d1f1      	bne.n	8001c70 <httpc_get_file_dns+0x50>
	if (connection != NULL) {
 8001c8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d0f2      	beq.n	8001c78 <httpc_get_file_dns+0x58>
		*connection = req;
 8001c92:	9b07      	ldr	r3, [sp, #28]
}
 8001c94:	4628      	mov	r0, r5
		*connection = req;
 8001c96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001c98:	6013      	str	r3, [r2, #0]
}
 8001c9a:	b008      	add	sp, #32
 8001c9c:	bd70      	pop	{r4, r5, r6, pc}
		err = httpc_get_internal_addr(req, &req->remote_addr);
 8001c9e:	4630      	mov	r0, r6
 8001ca0:	f7ff fb0c 	bl	80012bc <httpc_get_internal_addr>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	e7ef      	b.n	8001c88 <httpc_get_file_dns+0x68>
	LWIP_ASSERT("req != NULL", req != NULL);
 8001ca8:	4b09      	ldr	r3, [pc, #36]	; (8001cd0 <httpc_get_file_dns+0xb0>)
 8001caa:	f240 12c5 	movw	r2, #453	; 0x1c5
 8001cae:	4909      	ldr	r1, [pc, #36]	; (8001cd4 <httpc_get_file_dns+0xb4>)
 8001cb0:	4809      	ldr	r0, [pc, #36]	; (8001cd8 <httpc_get_file_dns+0xb8>)
 8001cb2:	f023 fb9f 	bl	80253f4 <iprintf>
 8001cb6:	e7cf      	b.n	8001c58 <httpc_get_file_dns+0x38>
	LWIP_ERROR("invalid parameters", (server_name != NULL) && (uri != NULL) && (recv_fn != NULL), return ERR_ARG;);
 8001cb8:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <httpc_get_file_dns+0xb0>)
 8001cba:	f240 228f 	movw	r2, #655	; 0x28f
 8001cbe:	4907      	ldr	r1, [pc, #28]	; (8001cdc <httpc_get_file_dns+0xbc>)
 8001cc0:	f06f 050f 	mvn.w	r5, #15
 8001cc4:	4804      	ldr	r0, [pc, #16]	; (8001cd8 <httpc_get_file_dns+0xb8>)
 8001cc6:	f023 fb95 	bl	80253f4 <iprintf>
 8001cca:	e7d5      	b.n	8001c78 <httpc_get_file_dns+0x58>
 8001ccc:	08001579 	.word	0x08001579
 8001cd0:	0802a020 	.word	0x0802a020
 8001cd4:	0802a03c 	.word	0x0802a03c
 8001cd8:	0802a048 	.word	0x0802a048
 8001cdc:	0802a2e8 	.word	0x0802a2e8

08001ce0 <http_dlclient>:

// download a file
void http_dlclient(char *filename, char *host, void *flash_memptr) {
 8001ce0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	err_t error;

	connection1 = &conn1;	// point to static
 8001ce4:	4b1d      	ldr	r3, [pc, #116]	; (8001d5c <http_dlclient+0x7c>)
	settings1 = &set1;		// point to static
	memset(settings1, 0, sizeof(set1));
 8001ce6:	2500      	movs	r5, #0
	settings1 = &set1;		// point to static
 8001ce8:	4c1d      	ldr	r4, [pc, #116]	; (8001d60 <http_dlclient+0x80>)
void http_dlclient(char *filename, char *host, void *flash_memptr) {
 8001cea:	b084      	sub	sp, #16
	settings1 = &set1;		// point to static
 8001cec:	4a1d      	ldr	r2, [pc, #116]	; (8001d64 <http_dlclient+0x84>)
void http_dlclient(char *filename, char *host, void *flash_memptr) {
 8001cee:	460f      	mov	r7, r1
	connection1 = &conn1;	// point to static
 8001cf0:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8001d88 <http_dlclient+0xa8>
void http_dlclient(char *filename, char *host, void *flash_memptr) {
 8001cf4:	4606      	mov	r6, r0
	memset(connection1, 0, sizeof(conn1));
 8001cf6:	4629      	mov	r1, r5
 8001cf8:	4618      	mov	r0, r3
	settings1 = &set1;		// point to static
 8001cfa:	6014      	str	r4, [r2, #0]
	memset(connection1, 0, sizeof(conn1));
 8001cfc:	2234      	movs	r2, #52	; 0x34
	connection1 = &conn1;	// point to static
 8001cfe:	f8c8 3000 	str.w	r3, [r8]
	memset(settings1, 0, sizeof(set1));
 8001d02:	6025      	str	r5, [r4, #0]
 8001d04:	6065      	str	r5, [r4, #4]
	memset(connection1, 0, sizeof(conn1));
 8001d06:	f022 fbd7 	bl	80244b8 <memset>

	settings1->use_proxy = 0;
	settings1->headers_done_fn = RecvHttpHeaderCallback;
 8001d0a:	4a17      	ldr	r2, [pc, #92]	; (8001d68 <http_dlclient+0x88>)
	connection1->timeout_ticks = 1;

//	strcpy(domain_name, "xen.local");
//	strcpy(rxbuffer, "/firmware/my12.bin");

	strcpy(domain_name, host);
 8001d0c:	4639      	mov	r1, r7
	settings1->result_fn = HttpClientFileResultCallback;
 8001d0e:	4f17      	ldr	r7, [pc, #92]	; (8001d6c <http_dlclient+0x8c>)
	settings1->headers_done_fn = RecvHttpHeaderCallback;
 8001d10:	60e2      	str	r2, [r4, #12]
	connection1->timeout_ticks = 1;
 8001d12:	2201      	movs	r2, #1
	settings1->result_fn = HttpClientFileResultCallback;
 8001d14:	60a7      	str	r7, [r4, #8]
	connection1->timeout_ticks = 1;
 8001d16:	60c2      	str	r2, [r0, #12]
	strcpy(domain_name, host);
 8001d18:	4815      	ldr	r0, [pc, #84]	; (8001d70 <http_dlclient+0x90>)
 8001d1a:	f023 fdfc 	bl	8025916 <strcpy>
	strcpy(rxbuffer, filename);
 8001d1e:	4631      	mov	r1, r6
 8001d20:	4814      	ldr	r0, [pc, #80]	; (8001d74 <http_dlclient+0x94>)
 8001d22:	f023 fdf8 	bl	8025916 <strcpy>

//	printf("http_dlclient: domain=%s, rxbuffer=%s, flash_add=0x%08x\n", domain_name, rxbuffer, flash_memptr);

	down_total = 0;
 8001d26:	4914      	ldr	r1, [pc, #80]	; (8001d78 <http_dlclient+0x98>)
	expectedapage = 0;
	error = httpc_get_file_dns(domain_name, 8082, rxbuffer, settings1, HttpClientFileReceiveCallback,
 8001d28:	4a14      	ldr	r2, [pc, #80]	; (8001d7c <http_dlclient+0x9c>)
 8001d2a:	4623      	mov	r3, r4
	expectedapage = 0;
 8001d2c:	4814      	ldr	r0, [pc, #80]	; (8001d80 <http_dlclient+0xa0>)
	error = httpc_get_file_dns(domain_name, 8082, rxbuffer, settings1, HttpClientFileReceiveCallback,
 8001d2e:	f8cd 8008 	str.w	r8, [sp, #8]
 8001d32:	9701      	str	r7, [sp, #4]
	down_total = 0;
 8001d34:	600d      	str	r5, [r1, #0]
	error = httpc_get_file_dns(domain_name, 8082, rxbuffer, settings1, HttpClientFileReceiveCallback,
 8001d36:	f641 7192 	movw	r1, #8082	; 0x1f92
 8001d3a:	9200      	str	r2, [sp, #0]
	expectedapage = 0;
 8001d3c:	6005      	str	r5, [r0, #0]
	error = httpc_get_file_dns(domain_name, 8082, rxbuffer, settings1, HttpClientFileReceiveCallback,
 8001d3e:	4a0d      	ldr	r2, [pc, #52]	; (8001d74 <http_dlclient+0x94>)
 8001d40:	480b      	ldr	r0, [pc, #44]	; (8001d70 <http_dlclient+0x90>)
 8001d42:	f7ff ff6d 	bl	8001c20 <httpc_get_file_dns>
			HttpClientFileResultCallback, &connection1);
	if (error != HTTPC_RESULT_OK) {
 8001d46:	b910      	cbnz	r0, 8001d4e <http_dlclient+0x6e>
		printf("httpc_get_file_dns: returned, err=%d\n", error);
	}
}
 8001d48:	b004      	add	sp, #16
 8001d4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		printf("httpc_get_file_dns: returned, err=%d\n", error);
 8001d4e:	4601      	mov	r1, r0
 8001d50:	480c      	ldr	r0, [pc, #48]	; (8001d84 <http_dlclient+0xa4>)
}
 8001d52:	b004      	add	sp, #16
 8001d54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		printf("httpc_get_file_dns: returned, err=%d\n", error);
 8001d58:	f023 bb4c 	b.w	80253f4 <iprintf>
 8001d5c:	200015d0 	.word	0x200015d0
 8001d60:	20001884 	.word	0x20001884
 8001d64:	200018a4 	.word	0x200018a4
 8001d68:	080012ad 	.word	0x080012ad
 8001d6c:	0800164d 	.word	0x0800164d
 8001d70:	20001640 	.word	0x20001640
 8001d74:	20001668 	.word	0x20001668
 8001d78:	20001660 	.word	0x20001660
 8001d7c:	0800177d 	.word	0x0800177d
 8001d80:	20003110 	.word	0x20003110
 8001d84:	0802a2fc 	.word	0x0802a2fc
 8001d88:	20001638 	.word	0x20001638

08001d8c <hc_open>:

// request a webpage
int hc_open(char *servername, char *page, char Postvars, void *returpage) {
 8001d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	err_t error;

	connection2 = &conn2;	// point to static
	settings2 = &set2;		// point to static
	memset(settings2, 0, sizeof(set2));
 8001d90:	2200      	movs	r2, #0
	settings2 = &set2;		// point to static
 8001d92:	4c28      	ldr	r4, [pc, #160]	; (8001e34 <hc_open+0xa8>)
	connection2 = &conn2;	// point to static
 8001d94:	4b28      	ldr	r3, [pc, #160]	; (8001e38 <hc_open+0xac>)
int hc_open(char *servername, char *page, char Postvars, void *returpage) {
 8001d96:	460d      	mov	r5, r1
	memset(settings2, 0, sizeof(set2));
 8001d98:	6022      	str	r2, [r4, #0]
	memset(connection2, 0, sizeof(conn2));
 8001d9a:	4611      	mov	r1, r2
	memset(settings2, 0, sizeof(set2));
 8001d9c:	6062      	str	r2, [r4, #4]
int hc_open(char *servername, char *page, char Postvars, void *returpage) {
 8001d9e:	4606      	mov	r6, r0
	settings2 = &set2;		// point to static
 8001da0:	4a26      	ldr	r2, [pc, #152]	; (8001e3c <hc_open+0xb0>)
	memset(connection2, 0, sizeof(conn2));
 8001da2:	4618      	mov	r0, r3
	connection2 = &conn2;	// point to static
 8001da4:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8001e60 <hc_open+0xd4>
int hc_open(char *servername, char *page, char Postvars, void *returpage) {
 8001da8:	b084      	sub	sp, #16
	settings2 = &set2;		// point to static
 8001daa:	6014      	str	r4, [r2, #0]
	memset(connection2, 0, sizeof(conn2));
 8001dac:	2234      	movs	r2, #52	; 0x34
	connection2 = &conn2;	// point to static
 8001dae:	f8c8 3000 	str.w	r3, [r8]
	memset(connection2, 0, sizeof(conn2));
 8001db2:	f022 fb81 	bl	80244b8 <memset>

	settings2->use_proxy = 0;
	settings2->headers_done_fn = RecvHttpHeaderCallback;
 8001db6:	4a22      	ldr	r2, [pc, #136]	; (8001e40 <hc_open+0xb4>)
	settings2->result_fn = HttpClientPageResultCallback;
 8001db8:	4f22      	ldr	r7, [pc, #136]	; (8001e44 <hc_open+0xb8>)
	settings2->headers_done_fn = RecvHttpHeaderCallback;
 8001dba:	60e2      	str	r2, [r4, #12]

	connection2->timeout_ticks = 1;
 8001dbc:	2201      	movs	r2, #1
	settings2->result_fn = HttpClientPageResultCallback;
 8001dbe:	60a7      	str	r7, [r4, #8]
	connection2->timeout_ticks = 1;
 8001dc0:	60c2      	str	r2, [r0, #12]

	if ((isalnum(*servername) || (*servername == '/'))) {
 8001dc2:	4c21      	ldr	r4, [pc, #132]	; (8001e48 <hc_open+0xbc>)
 8001dc4:	7833      	ldrb	r3, [r6, #0]
 8001dc6:	5ce2      	ldrb	r2, [r4, r3]
 8001dc8:	0751      	lsls	r1, r2, #29
 8001dca:	d101      	bne.n	8001dd0 <hc_open+0x44>
 8001dcc:	2b2f      	cmp	r3, #47	; 0x2f
 8001dce:	d126      	bne.n	8001e1e <hc_open+0x92>
		strcpy(domain_name, servername);
 8001dd0:	4631      	mov	r1, r6
 8001dd2:	481e      	ldr	r0, [pc, #120]	; (8001e4c <hc_open+0xc0>)
 8001dd4:	f023 fd9f 	bl	8025916 <strcpy>
	} else {
		strcpy(domain_name, SERVER_DESTINATION);
	}

	if ((isalnum(*page) || (*page == '/'))) {
 8001dd8:	782b      	ldrb	r3, [r5, #0]
 8001dda:	5ce2      	ldrb	r2, [r4, r3]
 8001ddc:	0752      	lsls	r2, r2, #29
 8001dde:	d101      	bne.n	8001de4 <hc_open+0x58>
 8001de0:	2b2f      	cmp	r3, #47	; 0x2f
 8001de2:	d118      	bne.n	8001e16 <hc_open+0x8a>
		strcpy(rxbuffer, page);			// rxbuffer has url
 8001de4:	4629      	mov	r1, r5
 8001de6:	481a      	ldr	r0, [pc, #104]	; (8001e50 <hc_open+0xc4>)
 8001de8:	f023 fd95 	bl	8025916 <strcpy>

//	printf("hc_open: domain=%s, rxbuffer=%s\n", domain_name, rxbuffer);

	down_total = 0;
    expectedapage = 1;
     error = httpc_get_file_dns(domain_name, 8082, rxbuffer, settings2, HttpClientPageReceiveCallback,
 8001dec:	4a19      	ldr	r2, [pc, #100]	; (8001e54 <hc_open+0xc8>)
	down_total = 0;
 8001dee:	2400      	movs	r4, #0
 8001df0:	4819      	ldr	r0, [pc, #100]	; (8001e58 <hc_open+0xcc>)
     error = httpc_get_file_dns(domain_name, 8082, rxbuffer, settings2, HttpClientPageReceiveCallback,
 8001df2:	f641 7192 	movw	r1, #8082	; 0x1f92
 8001df6:	f8cd 8008 	str.w	r8, [sp, #8]
 8001dfa:	4b0e      	ldr	r3, [pc, #56]	; (8001e34 <hc_open+0xa8>)
 8001dfc:	e9cd 2700 	strd	r2, r7, [sp]
	down_total = 0;
 8001e00:	6004      	str	r4, [r0, #0]
    expectedapage = 1;
 8001e02:	2401      	movs	r4, #1
 8001e04:	4815      	ldr	r0, [pc, #84]	; (8001e5c <hc_open+0xd0>)
     error = httpc_get_file_dns(domain_name, 8082, rxbuffer, settings2, HttpClientPageReceiveCallback,
 8001e06:	4a12      	ldr	r2, [pc, #72]	; (8001e50 <hc_open+0xc4>)
    expectedapage = 1;
 8001e08:	6004      	str	r4, [r0, #0]
     error = httpc_get_file_dns(domain_name, 8082, rxbuffer, settings2, HttpClientPageReceiveCallback,
 8001e0a:	4810      	ldr	r0, [pc, #64]	; (8001e4c <hc_open+0xc0>)
 8001e0c:	f7ff ff08 	bl	8001c20 <httpc_get_file_dns>
    			HttpClientPageResultCallback, &connection2);
}
 8001e10:	b004      	add	sp, #16
 8001e12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		strcpy(rxbuffer, "/");
 8001e16:	4b0e      	ldr	r3, [pc, #56]	; (8001e50 <hc_open+0xc4>)
 8001e18:	222f      	movs	r2, #47	; 0x2f
 8001e1a:	801a      	strh	r2, [r3, #0]
 8001e1c:	e7e6      	b.n	8001dec <hc_open+0x60>
		strcpy(domain_name, SERVER_DESTINATION);
 8001e1e:	f8df c044 	ldr.w	ip, [pc, #68]	; 8001e64 <hc_open+0xd8>
 8001e22:	4e0a      	ldr	r6, [pc, #40]	; (8001e4c <hc_open+0xc0>)
 8001e24:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001e28:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001e2a:	f8dc 3000 	ldr.w	r3, [ip]
 8001e2e:	6033      	str	r3, [r6, #0]
 8001e30:	e7d2      	b.n	8001dd8 <hc_open+0x4c>
 8001e32:	bf00      	nop
 8001e34:	20001894 	.word	0x20001894
 8001e38:	20001604 	.word	0x20001604
 8001e3c:	200018a8 	.word	0x200018a8
 8001e40:	080012ad 	.word	0x080012ad
 8001e44:	080015b9 	.word	0x080015b9
 8001e48:	08045c41 	.word	0x08045c41
 8001e4c:	20001640 	.word	0x20001640
 8001e50:	20001668 	.word	0x20001668
 8001e54:	08001871 	.word	0x08001871
 8001e58:	20001660 	.word	0x20001660
 8001e5c:	20003110 	.word	0x20003110
 8001e60:	2000163c 	.word	0x2000163c
 8001e64:	0802a324 	.word	0x0802a324

08001e68 <httploader>:
#include "tftp/tftp_loader.h"

int http_downloading = 0;

// attempt to load new firmware
void httploader(char filename[], char host[], uint32_t crc1, uint32_t crc2) {
 8001e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e6c:	460c      	mov	r4, r1
	volatile uint32_t addr;
	char segment;

	dl_filecrc = 0;

	addr = (uint32_t)httploader & LOADER_BASE_MEM2; 	// where are we running this code?
 8001e6e:	4924      	ldr	r1, [pc, #144]	; (8001f00 <httploader+0x98>)
void httploader(char filename[], char host[], uint32_t crc1, uint32_t crc2) {
 8001e70:	b084      	sub	sp, #16
	dl_filecrc = 0;
 8001e72:	4e24      	ldr	r6, [pc, #144]	; (8001f04 <httploader+0x9c>)
	addr = (uint32_t)httploader & LOADER_BASE_MEM2; 	// where are we running this code?
 8001e74:	f001 6101 	and.w	r1, r1, #135266304	; 0x8100000
void httploader(char filename[], char host[], uint32_t crc1, uint32_t crc2) {
 8001e78:	4605      	mov	r5, r0
	addr = (uint32_t)httploader & LOADER_BASE_MEM2; 	// where are we running this code?
 8001e7a:	9103      	str	r1, [sp, #12]
	dl_filecrc = 0;
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	6031      	str	r1, [r6, #0]
	flash_load_address = (addr == LOADER_BASE_MEM1) ? LOADER_BASE_MEM2 : LOADER_BASE_MEM1; // find the other segment
 8001e80:	9903      	ldr	r1, [sp, #12]
 8001e82:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 8001e86:	d033      	beq.n	8001ef0 <httploader+0x88>
 8001e88:	4f1f      	ldr	r7, [pc, #124]	; (8001f08 <httploader+0xa0>)
 8001e8a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000

	switch (flash_load_address) {		// assign a code letter for the load address filename
	case LOADER_BASE_MEM1:
		segment = 'A';
		dl_filecrc = crc1;
		break;
 8001e8e:	f04f 0841 	mov.w	r8, #65	; 0x41
		dl_filecrc = crc1;
 8001e92:	6032      	str	r2, [r6, #0]
	flash_load_address = (addr == LOADER_BASE_MEM1) ? LOADER_BASE_MEM2 : LOADER_BASE_MEM1; // find the other segment
 8001e94:	6039      	str	r1, [r7, #0]
	default:
		printf("httploader: bad load address\n");
		return;
	}

	printf("httploader: fliename=%s, host=%s, crc1=%u, crc2=%u\n",filename,host,crc1,crc2);
 8001e96:	4629      	mov	r1, r5
 8001e98:	9300      	str	r3, [sp, #0]
 8001e9a:	481c      	ldr	r0, [pc, #112]	; (8001f0c <httploader+0xa4>)
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	4622      	mov	r2, r4

	flash_memptr = flash_load_address;
 8001ea0:	4e1b      	ldr	r6, [pc, #108]	; (8001f10 <httploader+0xa8>)
	printf("httploader: fliename=%s, host=%s, crc1=%u, crc2=%u\n",filename,host,crc1,crc2);
 8001ea2:	f023 faa7 	bl	80253f4 <iprintf>
	flash_filelength = 0;

	sprintf(newfilename, "/firmware/%s-%c%02u-%04u.bin", filename, segment, circuitboardpcb, newbuild);
 8001ea6:	481b      	ldr	r0, [pc, #108]	; (8001f14 <httploader+0xac>)
	flash_memptr = flash_load_address;
 8001ea8:	6839      	ldr	r1, [r7, #0]
	sprintf(newfilename, "/firmware/%s-%c%02u-%04u.bin", filename, segment, circuitboardpcb, newbuild);
 8001eaa:	462a      	mov	r2, r5
 8001eac:	6800      	ldr	r0, [r0, #0]
 8001eae:	4643      	mov	r3, r8
	flash_memptr = flash_load_address;
 8001eb0:	6031      	str	r1, [r6, #0]
	printf("Attempting to download new firmware %s to 0x%08x from %s, ******* DO NOT SWITCH OFF ******\n", newfilename, flash_memptr, host);

	http_downloading = 1;
 8001eb2:	2501      	movs	r5, #1
	sprintf(newfilename, "/firmware/%s-%c%02u-%04u.bin", filename, segment, circuitboardpcb, newbuild);
 8001eb4:	9001      	str	r0, [sp, #4]
 8001eb6:	4818      	ldr	r0, [pc, #96]	; (8001f18 <httploader+0xb0>)
	flash_filelength = 0;
 8001eb8:	4918      	ldr	r1, [pc, #96]	; (8001f1c <httploader+0xb4>)
	sprintf(newfilename, "/firmware/%s-%c%02u-%04u.bin", filename, segment, circuitboardpcb, newbuild);
 8001eba:	6800      	ldr	r0, [r0, #0]
 8001ebc:	9000      	str	r0, [sp, #0]
	flash_filelength = 0;
 8001ebe:	2000      	movs	r0, #0
 8001ec0:	6008      	str	r0, [r1, #0]
	sprintf(newfilename, "/firmware/%s-%c%02u-%04u.bin", filename, segment, circuitboardpcb, newbuild);
 8001ec2:	4917      	ldr	r1, [pc, #92]	; (8001f20 <httploader+0xb8>)
 8001ec4:	4817      	ldr	r0, [pc, #92]	; (8001f24 <httploader+0xbc>)
 8001ec6:	f023 fc7f 	bl	80257c8 <siprintf>
	printf("Attempting to download new firmware %s to 0x%08x from %s, ******* DO NOT SWITCH OFF ******\n", newfilename, flash_memptr, host);
 8001eca:	4623      	mov	r3, r4
 8001ecc:	6832      	ldr	r2, [r6, #0]
 8001ece:	4915      	ldr	r1, [pc, #84]	; (8001f24 <httploader+0xbc>)
 8001ed0:	4815      	ldr	r0, [pc, #84]	; (8001f28 <httploader+0xc0>)
 8001ed2:	f023 fa8f 	bl	80253f4 <iprintf>
	http_downloading = 1;
 8001ed6:	4b15      	ldr	r3, [pc, #84]	; (8001f2c <httploader+0xc4>)
	http_dlclient(newfilename, host, flash_memptr);
 8001ed8:	6832      	ldr	r2, [r6, #0]
 8001eda:	4621      	mov	r1, r4
 8001edc:	4811      	ldr	r0, [pc, #68]	; (8001f24 <httploader+0xbc>)
	http_downloading = 1;
 8001ede:	601d      	str	r5, [r3, #0]
	http_dlclient(newfilename, host, flash_memptr);
 8001ee0:	f7ff fefe 	bl	8001ce0 <http_dlclient>
	osDelay(5);
 8001ee4:	2005      	movs	r0, #5
}
 8001ee6:	b004      	add	sp, #16
 8001ee8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	osDelay(5);
 8001eec:	f013 bae8 	b.w	80154c0 <osDelay>
	flash_load_address = (addr == LOADER_BASE_MEM1) ? LOADER_BASE_MEM2 : LOADER_BASE_MEM1; // find the other segment
 8001ef0:	4f05      	ldr	r7, [pc, #20]	; (8001f08 <httploader+0xa0>)
 8001ef2:	f04f 6101 	mov.w	r1, #135266304	; 0x8100000
		break;
 8001ef6:	f04f 0849 	mov.w	r8, #73	; 0x49
		dl_filecrc = crc2;
 8001efa:	6033      	str	r3, [r6, #0]
	flash_load_address = (addr == LOADER_BASE_MEM1) ? LOADER_BASE_MEM2 : LOADER_BASE_MEM1; // find the other segment
 8001efc:	6039      	str	r1, [r7, #0]
		break;
 8001efe:	e7ca      	b.n	8001e96 <httploader+0x2e>
 8001f00:	08001e69 	.word	0x08001e69
 8001f04:	20000840 	.word	0x20000840
 8001f08:	20000004 	.word	0x20000004
 8001f0c:	0802a5e0 	.word	0x0802a5e0
 8001f10:	2000084c 	.word	0x2000084c
 8001f14:	20002d4c 	.word	0x20002d4c
 8001f18:	20002094 	.word	0x20002094
 8001f1c:	20000848 	.word	0x20000848
 8001f20:	0802a614 	.word	0x0802a614
 8001f24:	200018b0 	.word	0x200018b0
 8001f28:	0802a634 	.word	0x0802a634
 8001f2c:	200018ac 	.word	0x200018ac

08001f30 <wait_armtx>:
// then re-arm the wait flag
// returns -1 on timeout, 0 on okay
int wait_armtx(void) {
	volatile int timeoutcnt;

	timeoutcnt = 0;
 8001f30:	2300      	movs	r3, #0
int wait_armtx(void) {
 8001f32:	b510      	push	{r4, lr}
 8001f34:	b082      	sub	sp, #8
	timeoutcnt = 0;
 8001f36:	9301      	str	r3, [sp, #4]
	while (timeoutcnt < 150) {
 8001f38:	9b01      	ldr	r3, [sp, #4]
 8001f3a:	2b95      	cmp	r3, #149	; 0x95
 8001f3c:	dc0d      	bgt.n	8001f5a <wait_armtx+0x2a>
 8001f3e:	4c0e      	ldr	r4, [pc, #56]	; (8001f78 <wait_armtx+0x48>)
 8001f40:	e007      	b.n	8001f52 <wait_armtx+0x22>
		if (txdmadone == 1)		// its ready
			break;
//		printf("UART5 Wait Tx %d\n", timeoutcnt);
		timeoutcnt++;
 8001f42:	9b01      	ldr	r3, [sp, #4]
 8001f44:	4403      	add	r3, r0
 8001f46:	9301      	str	r3, [sp, #4]
			volatile int busywait;
			for (busywait = 0; busywait < 100000; busywait++)
				;
		}
#endif
		osDelay(1);		// wait 1ms +
 8001f48:	f013 faba 	bl	80154c0 <osDelay>
	while (timeoutcnt < 150) {
 8001f4c:	9b01      	ldr	r3, [sp, #4]
 8001f4e:	2b95      	cmp	r3, #149	; 0x95
 8001f50:	dc03      	bgt.n	8001f5a <wait_armtx+0x2a>
		osDelay(1);		// wait 1ms +
 8001f52:	2001      	movs	r0, #1
		if (txdmadone == 1)		// its ready
 8001f54:	6823      	ldr	r3, [r4, #0]
 8001f56:	4283      	cmp	r3, r0
 8001f58:	d1f3      	bne.n	8001f42 <wait_armtx+0x12>
	}

	if (timeoutcnt >= 250) {
 8001f5a:	9b01      	ldr	r3, [sp, #4]
 8001f5c:	2bf9      	cmp	r3, #249	; 0xf9
 8001f5e:	dc02      	bgt.n	8001f66 <wait_armtx+0x36>
		txdmadone = 1;	// re-arm the flag even though we have a problem
		return (-1);
	}
//	printf("UART5 Tx ARMED\n");

	return (0);
 8001f60:	2000      	movs	r0, #0
}
 8001f62:	b002      	add	sp, #8
 8001f64:	bd10      	pop	{r4, pc}
		printf("UART5 Tx timeout\n");
 8001f66:	4805      	ldr	r0, [pc, #20]	; (8001f7c <wait_armtx+0x4c>)
 8001f68:	f023 fae0 	bl	802552c <puts>
		txdmadone = 1;	// re-arm the flag even though we have a problem
 8001f6c:	4b02      	ldr	r3, [pc, #8]	; (8001f78 <wait_armtx+0x48>)
 8001f6e:	2201      	movs	r2, #1
 8001f70:	f04f 30ff 	mov.w	r0, #4294967295
 8001f74:	601a      	str	r2, [r3, #0]
		return (-1);
 8001f76:	e7f4      	b.n	8001f62 <wait_armtx+0x32>
 8001f78:	2000208c 	.word	0x2000208c
 8001f7c:	0802a690 	.word	0x0802a690

08001f80 <uart5_rxdone>:

// UART 5 Rx DMA complete
void uart5_rxdone() {

//	printf("UART5 Rx Complete\n");
}
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop

08001f84 <HAL_UART_TxCpltCallback>:

// Transmit completed callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
	volatile uint32_t reg;

	if (huart->Instance == UART5) {
 8001f84:	4b04      	ldr	r3, [pc, #16]	; (8001f98 <HAL_UART_TxCpltCallback+0x14>)
 8001f86:	6802      	ldr	r2, [r0, #0]
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d000      	beq.n	8001f8e <HAL_UART_TxCpltCallback+0xa>
		}

#endif
		txdmadone = 1;		// its finished transmission
	}
}
 8001f8c:	4770      	bx	lr
		txdmadone = 1;		// its finished transmission
 8001f8e:	4b03      	ldr	r3, [pc, #12]	; (8001f9c <HAL_UART_TxCpltCallback+0x18>)
 8001f90:	2201      	movs	r2, #1
 8001f92:	601a      	str	r2, [r3, #0]
}
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	40005000 	.word	0x40005000
 8001f9c:	2000208c 	.word	0x2000208c

08001fa0 <lcd_uart_init>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////

void lcd_uart_init(int baud) {
 8001fa0:	b570      	push	{r4, r5, r6, lr}
 8001fa2:	4606      	mov	r6, r0
#if 0
	HAL_UART_DMAStop(&huart5);
	HAL_UARTEx_DisableStopMode(&huart5);
#endif
#if 1
	HAL_UART_Abort(&huart5);
 8001fa4:	4c1b      	ldr	r4, [pc, #108]	; (8002014 <lcd_uart_init+0x74>)
void lcd_uart_init(int baud) {
 8001fa6:	b082      	sub	sp, #8
	printf("lcd_uart_init: LCD %d ***\n", baud);
 8001fa8:	481b      	ldr	r0, [pc, #108]	; (8002018 <lcd_uart_init+0x78>)
 8001faa:	4631      	mov	r1, r6
	lcdrxoutidx = 0;		// buffer consumer index
 8001fac:	2500      	movs	r5, #0
	printf("lcd_uart_init: LCD %d ***\n", baud);
 8001fae:	f023 fa21 	bl	80253f4 <iprintf>
	lcdrxoutidx = 0;		// buffer consumer index
 8001fb2:	4b1a      	ldr	r3, [pc, #104]	; (800201c <lcd_uart_init+0x7c>)
	HAL_UART_Abort(&huart5);
 8001fb4:	4620      	mov	r0, r4
	lcdrxoutidx = 0;		// buffer consumer index
 8001fb6:	601d      	str	r5, [r3, #0]
	HAL_UART_Abort(&huart5);
 8001fb8:	f010 f83c 	bl	8012034 <HAL_UART_Abort>
	HAL_UART_DeInit(&huart5);
 8001fbc:	4620      	mov	r0, r4
 8001fbe:	f00f ff87 	bl	8011ed0 <HAL_UART_DeInit>
#endif
	huart5.Instance = UART5;
 8001fc2:	4a17      	ldr	r2, [pc, #92]	; (8002020 <lcd_uart_init+0x80>)
	huart5.Init.BaudRate = baud;
#if 1
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
	huart5.Init.StopBits = UART_STOPBITS_1;
	huart5.Init.Parity = UART_PARITY_NONE;
	huart5.Init.Mode = UART_MODE_TX_RX;
 8001fc4:	230c      	movs	r3, #12
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
	huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
#endif
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8001fc6:	4620      	mov	r0, r4
	huart5.Instance = UART5;
 8001fc8:	e9c4 2600 	strd	r2, r6, [r4]
	huart5.Init.StopBits = UART_STOPBITS_1;
 8001fcc:	e9c4 5502 	strd	r5, r5, [r4, #8]
	huart5.Init.Mode = UART_MODE_TX_RX;
 8001fd0:	e9c4 5304 	strd	r5, r3, [r4, #16]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fd4:	e9c4 5506 	strd	r5, r5, [r4, #24]
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fd8:	e9c4 5508 	strd	r5, r5, [r4, #32]
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8001fdc:	f011 f824 	bl	8013028 <HAL_UART_Init>
 8001fe0:	b958      	cbnz	r0, 8001ffa <lcd_uart_init+0x5a>
		printf("lcd_init: Failed to change UART5 baud to %d\n", baud);
	}

#if 1
	stat = HAL_UART_Receive_DMA(&huart5, dmarxbuffer, DMARXBUFSIZE);	// start Rx cyclic DMA
 8001fe2:	2280      	movs	r2, #128	; 0x80
 8001fe4:	490f      	ldr	r1, [pc, #60]	; (8002024 <lcd_uart_init+0x84>)
 8001fe6:	480b      	ldr	r0, [pc, #44]	; (8002014 <lcd_uart_init+0x74>)
 8001fe8:	f011 fa0e 	bl	8013408 <HAL_UART_Receive_DMA>
 8001fec:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {
 8001ff0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001ff4:	b933      	cbnz	r3, 8002004 <lcd_uart_init+0x64>
		printf("lcd_init: 1 Err HAL_UART_Receive_DMA uart5 %d\n", stat);
	}
#endif
}
 8001ff6:	b002      	add	sp, #8
 8001ff8:	bd70      	pop	{r4, r5, r6, pc}
		printf("lcd_init: Failed to change UART5 baud to %d\n", baud);
 8001ffa:	4631      	mov	r1, r6
 8001ffc:	480a      	ldr	r0, [pc, #40]	; (8002028 <lcd_uart_init+0x88>)
 8001ffe:	f023 f9f9 	bl	80253f4 <iprintf>
 8002002:	e7ee      	b.n	8001fe2 <lcd_uart_init+0x42>
		printf("lcd_init: 1 Err HAL_UART_Receive_DMA uart5 %d\n", stat);
 8002004:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8002008:	4808      	ldr	r0, [pc, #32]	; (800202c <lcd_uart_init+0x8c>)
}
 800200a:	b002      	add	sp, #8
 800200c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printf("lcd_init: 1 Err HAL_UART_Receive_DMA uart5 %d\n", stat);
 8002010:	f023 b9f0 	b.w	80253f4 <iprintf>
 8002014:	20002b14 	.word	0x20002b14
 8002018:	0802a6a4 	.word	0x0802a6a4
 800201c:	20001a90 	.word	0x20001a90
 8002020:	40005000 	.word	0x40005000
 8002024:	20001950 	.word	0x20001950
 8002028:	0802a6c0 	.word	0x0802a6c0
 800202c:	0802a6f0 	.word	0x0802a6f0

08002030 <lcd_init>:

// lcd_init:  sends LCD reset command and them two set hi-speed commands
void lcd_init(int baud) {
 8002030:	b5f0      	push	{r4, r5, r6, r7, lr}
	volatile HAL_StatusTypeDef stat;
	int i;

	const unsigned char lcd_reset[] = { "rest\xff\xff\xff" };
 8002032:	4a3a      	ldr	r2, [pc, #232]	; (800211c <lcd_init+0xec>)
void lcd_init(int baud) {
 8002034:	b08d      	sub	sp, #52	; 0x34
 8002036:	4605      	mov	r5, r0
	const unsigned char lcd_fast[] = { "baud=230400\xff\xff\xff" };
 8002038:	4b39      	ldr	r3, [pc, #228]	; (8002120 <lcd_init+0xf0>)
	const unsigned char lcd_reset[] = { "rest\xff\xff\xff" };
 800203a:	af02      	add	r7, sp, #8
	const unsigned char lcd_fast[] = { "baud=230400\xff\xff\xff" };
 800203c:	ac08      	add	r4, sp, #32
	const unsigned char lcd_slow[] = { "baud=9600\xff\xff\xff" };
 800203e:	4e39      	ldr	r6, [pc, #228]	; (8002124 <lcd_init+0xf4>)
 8002040:	f10d 0c10 	add.w	ip, sp, #16
	const unsigned char lcd_reset[] = { "rest\xff\xff\xff" };
 8002044:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002048:	e887 0003 	stmia.w	r7, {r0, r1}
	const unsigned char lcd_fast[] = { "baud=230400\xff\xff\xff" };
 800204c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800204e:	c407      	stmia	r4!, {r0, r1, r2}
 8002050:	f824 3b02 	strh.w	r3, [r4], #2
 8002054:	0c1b      	lsrs	r3, r3, #16
 8002056:	7023      	strb	r3, [r4, #0]
	const unsigned char lcd_slow[] = { "baud=9600\xff\xff\xff" };
 8002058:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800205c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
	int siz, page;
	volatile char *cmd;

	printf("lcd_init: baud=%d\n", baud);
 8002060:	4629      	mov	r1, r5
 8002062:	4831      	ldr	r0, [pc, #196]	; (8002128 <lcd_init+0xf8>)
	const unsigned char lcd_slow[] = { "baud=9600\xff\xff\xff" };
 8002064:	f88c 3000 	strb.w	r3, [ip]
	printf("lcd_init: baud=%d\n", baud);
 8002068:	f023 f9c4 	bl	80253f4 <iprintf>
	if (!((baud == 9600) || (baud == 230400))) {
 800206c:	f5b5 5f16 	cmp.w	r5, #9600	; 0x2580
 8002070:	d008      	beq.n	8002084 <lcd_init+0x54>
 8002072:	f5b5 3f61 	cmp.w	r5, #230400	; 0x38400
 8002076:	d005      	beq.n	8002084 <lcd_init+0x54>
		printf("lcd_init: ***** bad baud rate requested %d **** \n", baud);
 8002078:	4629      	mov	r1, r5
 800207a:	482c      	ldr	r0, [pc, #176]	; (800212c <lcd_init+0xfc>)
 800207c:	f023 f9ba 	bl	80253f4 <iprintf>
//		printf("lcd_init: waiting1 for txdmadone\n");
		osDelay(1);		// wait for comms to complete
	}
	txdmadone = 0;	// TX is NOT free
	osDelay(120);
}
 8002080:	b00d      	add	sp, #52	; 0x34
 8002082:	bdf0      	pop	{r4, r5, r6, r7, pc}
	txdmadone = 0;	// TX is NOT free
 8002084:	2300      	movs	r3, #0
 8002086:	4c2a      	ldr	r4, [pc, #168]	; (8002130 <lcd_init+0x100>)
	stat = HAL_UART_Transmit_DMA(&huart5, lcd_reset, sizeof(lcd_reset) - 1);  // current baud
 8002088:	4639      	mov	r1, r7
 800208a:	2207      	movs	r2, #7
 800208c:	4829      	ldr	r0, [pc, #164]	; (8002134 <lcd_init+0x104>)
	txdmadone = 0;	// TX is NOT free
 800208e:	6023      	str	r3, [r4, #0]
	stat = HAL_UART_Transmit_DMA(&huart5, lcd_reset, sizeof(lcd_reset) - 1);  // current baud
 8002090:	f00f ff7a 	bl	8011f88 <HAL_UART_Transmit_DMA>
 8002094:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {
 8002098:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800209c:	b14b      	cbz	r3, 80020b2 <lcd_init+0x82>
		printf("lcd_init: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 800209e:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80020a2:	4825      	ldr	r0, [pc, #148]	; (8002138 <lcd_init+0x108>)
 80020a4:	f023 f9a6 	bl	80253f4 <iprintf>
	while (!(txdmadone)) {
 80020a8:	6823      	ldr	r3, [r4, #0]
 80020aa:	b92b      	cbnz	r3, 80020b8 <lcd_init+0x88>
		osDelay(1);		// wait for comms to complete
 80020ac:	2001      	movs	r0, #1
 80020ae:	f013 fa07 	bl	80154c0 <osDelay>
	while (!(txdmadone)) {
 80020b2:	6823      	ldr	r3, [r4, #0]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d0f9      	beq.n	80020ac <lcd_init+0x7c>
	txdmadone = 0;	// TX is NOT free
 80020b8:	2300      	movs	r3, #0
	osDelay(800);
 80020ba:	f44f 7048 	mov.w	r0, #800	; 0x320
	txdmadone = 0;	// TX is NOT free
 80020be:	6023      	str	r3, [r4, #0]
	osDelay(800);
 80020c0:	f013 f9fe 	bl	80154c0 <osDelay>
	if (baud == 9600)
 80020c4:	f5b5 5f16 	cmp.w	r5, #9600	; 0x2580
 80020c8:	d017      	beq.n	80020fa <lcd_init+0xca>
		stat = HAL_UART_Transmit_DMA(&huart5, lcd_fast, sizeof(lcd_fast) - 1);		// if leading nulls on tx line
 80020ca:	220e      	movs	r2, #14
 80020cc:	a908      	add	r1, sp, #32
 80020ce:	4819      	ldr	r0, [pc, #100]	; (8002134 <lcd_init+0x104>)
 80020d0:	f00f ff5a 	bl	8011f88 <HAL_UART_Transmit_DMA>
 80020d4:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {														// this cmd will be rejected
 80020d8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80020dc:	b11b      	cbz	r3, 80020e6 <lcd_init+0xb6>
 80020de:	e017      	b.n	8002110 <lcd_init+0xe0>
		osDelay(1);		// wait for comms to complete
 80020e0:	2001      	movs	r0, #1
 80020e2:	f013 f9ed 	bl	80154c0 <osDelay>
	while (!(txdmadone)) {
 80020e6:	6823      	ldr	r3, [r4, #0]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d0f9      	beq.n	80020e0 <lcd_init+0xb0>
	txdmadone = 0;	// TX is NOT free
 80020ec:	2300      	movs	r3, #0
	osDelay(120);
 80020ee:	2078      	movs	r0, #120	; 0x78
	txdmadone = 0;	// TX is NOT free
 80020f0:	6023      	str	r3, [r4, #0]
	osDelay(120);
 80020f2:	f013 f9e5 	bl	80154c0 <osDelay>
}
 80020f6:	b00d      	add	sp, #52	; 0x34
 80020f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		stat = HAL_UART_Transmit_DMA(&huart5, lcd_slow, sizeof(lcd_slow) - 1);		// if leading nulls on tx line
 80020fa:	220c      	movs	r2, #12
 80020fc:	a904      	add	r1, sp, #16
 80020fe:	480d      	ldr	r0, [pc, #52]	; (8002134 <lcd_init+0x104>)
 8002100:	f00f ff42 	bl	8011f88 <HAL_UART_Transmit_DMA>
 8002104:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {														// this cmd will be rejected
 8002108:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d0ea      	beq.n	80020e6 <lcd_init+0xb6>
		printf("lcd_init: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 8002110:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8002114:	4808      	ldr	r0, [pc, #32]	; (8002138 <lcd_init+0x108>)
 8002116:	f023 f96d 	bl	80253f4 <iprintf>
 800211a:	e7e4      	b.n	80020e6 <lcd_init+0xb6>
 800211c:	0802a798 	.word	0x0802a798
 8002120:	0802a7a0 	.word	0x0802a7a0
 8002124:	0802a7b0 	.word	0x0802a7b0
 8002128:	0802a720 	.word	0x0802a720
 800212c:	0802a734 	.word	0x0802a734
 8002130:	2000208c 	.word	0x2000208c
 8002134:	20002b14 	.word	0x20002b14
 8002138:	0802a768 	.word	0x0802a768

0800213c <lcd_puts>:
	}
	return (stat);
}

// put a null terminated string
int lcd_puts(char *str) {
 800213c:	b530      	push	{r4, r5, lr}
 800213e:	b083      	sub	sp, #12
 8002140:	4604      	mov	r4, r0
	HAL_StatusTypeDef stat;
	volatile int i;
	static char buffer[96];
	uint32_t reg;

	if (wait_armtx() == -1)
 8002142:	f7ff fef5 	bl	8001f30 <wait_armtx>
 8002146:	4605      	mov	r5, r0
 8002148:	3001      	adds	r0, #1
 800214a:	d01d      	beq.n	8002188 <lcd_puts+0x4c>
		return (-1);

	i = 0;
 800214c:	2300      	movs	r3, #0
 800214e:	4813      	ldr	r0, [pc, #76]	; (800219c <lcd_puts+0x60>)
 8002150:	9301      	str	r3, [sp, #4]
	while (str[i] != '\0') {
 8002152:	9b01      	ldr	r3, [sp, #4]
 8002154:	5ce3      	ldrb	r3, [r4, r3]
 8002156:	b153      	cbz	r3, 800216e <lcd_puts+0x32>
		buffer[i] = str[i];
 8002158:	9901      	ldr	r1, [sp, #4]
 800215a:	9a01      	ldr	r2, [sp, #4]
		i++;
 800215c:	9b01      	ldr	r3, [sp, #4]
		buffer[i] = str[i];
 800215e:	5c61      	ldrb	r1, [r4, r1]
		i++;
 8002160:	3301      	adds	r3, #1
		buffer[i] = str[i];
 8002162:	5481      	strb	r1, [r0, r2]
		i++;
 8002164:	9301      	str	r3, [sp, #4]
	while (str[i] != '\0') {
 8002166:	9b01      	ldr	r3, [sp, #4]
 8002168:	5ce3      	ldrb	r3, [r4, r3]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d1f4      	bne.n	8002158 <lcd_puts+0x1c>
	}
	buffer[i] = '\0';
 800216e:	9901      	ldr	r1, [sp, #4]
 8002170:	2300      	movs	r3, #0
//	printf("lcd_puts: %s\n",buffer);

	txdmadone = 0;	// TX in progress
//	printf("lcd_puts: len=%d, [%s]\n", i, str);

	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 8002172:	9a01      	ldr	r2, [sp, #4]
	txdmadone = 0;	// TX in progress
 8002174:	4c0a      	ldr	r4, [pc, #40]	; (80021a0 <lcd_puts+0x64>)
	buffer[i] = '\0';
 8002176:	5443      	strb	r3, [r0, r1]
	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 8002178:	b292      	uxth	r2, r2
 800217a:	4908      	ldr	r1, [pc, #32]	; (800219c <lcd_puts+0x60>)
 800217c:	4809      	ldr	r0, [pc, #36]	; (80021a4 <lcd_puts+0x68>)
	txdmadone = 0;	// TX in progress
 800217e:	6023      	str	r3, [r4, #0]
	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 8002180:	f00f ff02 	bl	8011f88 <HAL_UART_Transmit_DMA>
	if (stat != HAL_OK) {
		printf("lcd_puts: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 8002184:	4605      	mov	r5, r0
	if (stat != HAL_OK) {
 8002186:	b910      	cbnz	r0, 800218e <lcd_puts+0x52>
	}
	return (stat);
}
 8002188:	4628      	mov	r0, r5
 800218a:	b003      	add	sp, #12
 800218c:	bd30      	pop	{r4, r5, pc}
		printf("lcd_puts: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 800218e:	4629      	mov	r1, r5
 8002190:	4805      	ldr	r0, [pc, #20]	; (80021a8 <lcd_puts+0x6c>)
 8002192:	f023 f92f 	bl	80253f4 <iprintf>
}
 8002196:	4628      	mov	r0, r5
 8002198:	b003      	add	sp, #12
 800219a:	bd30      	pop	{r4, r5, pc}
 800219c:	200018f0 	.word	0x200018f0
 80021a0:	2000208c 	.word	0x2000208c
 80021a4:	20002b14 	.word	0x20002b14
 80021a8:	0802a7c0 	.word	0x0802a7c0

080021ac <lcd_rxdma>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////

// get Rx chars if available - non blocking using DMA
// copies all dma rx'd chars into the lcd rx buffer
int lcd_rxdma() {
 80021ac:	b530      	push	{r4, r5, lr}
	HAL_StatusTypeDef stat;
	volatile int count = 0;
 80021ae:	2300      	movs	r3, #0
int lcd_rxdma() {
 80021b0:	b083      	sub	sp, #12
	volatile int dmaindex = 0;

	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 80021b2:	4a17      	ldr	r2, [pc, #92]	; (8002210 <lcd_rxdma+0x64>)
	volatile int count = 0;
 80021b4:	9300      	str	r3, [sp, #0]
	volatile int dmaindex = 0;
 80021b6:	9301      	str	r3, [sp, #4]
	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 80021b8:	6953      	ldr	r3, [r2, #20]
 80021ba:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80021be:	9301      	str	r3, [sp, #4]
	if (dmaindex == 128) {
 80021c0:	9a01      	ldr	r2, [sp, #4]
 80021c2:	2a80      	cmp	r2, #128	; 0x80
 80021c4:	d016      	beq.n	80021f4 <lcd_rxdma+0x48>
		}
#endif
		dmaindex = 0;	// DMA count-to-go had zero
	}

	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 80021c6:	4d13      	ldr	r5, [pc, #76]	; (8002214 <lcd_rxdma+0x68>)
 80021c8:	9a01      	ldr	r2, [sp, #4]
 80021ca:	682b      	ldr	r3, [r5, #0]
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d00e      	beq.n	80021ee <lcd_rxdma+0x42>
 80021d0:	4c11      	ldr	r4, [pc, #68]	; (8002218 <lcd_rxdma+0x6c>)
 80021d2:	4812      	ldr	r0, [pc, #72]	; (800221c <lcd_rxdma+0x70>)
#if 0
		osDelay(10);
		printf("0x%02x ", dmarxbuffer[lcdrxoutidx]);
#endif
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 80021d4:	5cc1      	ldrb	r1, [r0, r3]
		count++;
 80021d6:	9a00      	ldr	r2, [sp, #0]
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 80021d8:	54e1      	strb	r1, [r4, r3]
	if (++index >= limit)
 80021da:	3301      	adds	r3, #1
		count++;
 80021dc:	3201      	adds	r2, #1
		return (0);
 80021de:	2b80      	cmp	r3, #128	; 0x80
		count++;
 80021e0:	9200      	str	r2, [sp, #0]
	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 80021e2:	9a01      	ldr	r2, [sp, #4]
		return (0);
 80021e4:	bfa8      	it	ge
 80021e6:	2300      	movge	r3, #0
	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d1f3      	bne.n	80021d4 <lcd_rxdma+0x28>
 80021ec:	602b      	str	r3, [r5, #0]
	}
#if 0
	if (count > 0)
		printf("\n");
#endif
	return (count);
 80021ee:	9800      	ldr	r0, [sp, #0]
}
 80021f0:	b003      	add	sp, #12
 80021f2:	bd30      	pop	{r4, r5, pc}
		stat = HAL_UART_Receive_DMA(&huart5, dmarxbuffer, DMARXBUFSIZE);	// restart Rx cyclic DMA
 80021f4:	4909      	ldr	r1, [pc, #36]	; (800221c <lcd_rxdma+0x70>)
 80021f6:	480a      	ldr	r0, [pc, #40]	; (8002220 <lcd_rxdma+0x74>)
 80021f8:	f011 f906 	bl	8013408 <HAL_UART_Receive_DMA>
		if (stat != HAL_OK) {
 80021fc:	b910      	cbnz	r0, 8002204 <lcd_rxdma+0x58>
		dmaindex = 0;	// DMA count-to-go had zero
 80021fe:	2300      	movs	r3, #0
 8002200:	9301      	str	r3, [sp, #4]
 8002202:	e7e0      	b.n	80021c6 <lcd_rxdma+0x1a>
			printf("lcd_rxdma: Err HAL_UART_Receive_DMA uart5 %d\n", stat);
 8002204:	4601      	mov	r1, r0
 8002206:	4807      	ldr	r0, [pc, #28]	; (8002224 <lcd_rxdma+0x78>)
 8002208:	f023 f8f4 	bl	80253f4 <iprintf>
 800220c:	e7f7      	b.n	80021fe <lcd_rxdma+0x52>
 800220e:	bf00      	nop
 8002210:	40026000 	.word	0x40026000
 8002214:	20001a90 	.word	0x20001a90
 8002218:	20001a10 	.word	0x20001a10
 800221c:	20001950 	.word	0x20001950
 8002220:	20002b14 	.word	0x20002b14
 8002224:	0802a7f0 	.word	0x0802a7f0

08002228 <writelcdcmd>:
}

// send a var string to the LCD (len max 255) - can be blocked
// terminate with three 0xff's
// returns 0 if sent
int writelcdcmd(char *str) {
 8002228:	b500      	push	{lr}
 800222a:	b099      	sub	sp, #100	; 0x64
 800222c:	4601      	mov	r1, r0
	char i = 0;
	char pkt[96];  //  __attribute__ ((aligned (16)));

	strcpy(pkt, str);
 800222e:	4668      	mov	r0, sp
 8002230:	f023 fb5b 	bl	80258ea <stpcpy>
	strcat(pkt, "\xff\xff\xff");
 8002234:	4907      	ldr	r1, [pc, #28]	; (8002254 <writelcdcmd+0x2c>)
	if (!(lcd_txblocked))
 8002236:	4b08      	ldr	r3, [pc, #32]	; (8002258 <writelcdcmd+0x30>)
	strcpy(pkt, str);
 8002238:	4602      	mov	r2, r0
	strcat(pkt, "\xff\xff\xff");
 800223a:	6808      	ldr	r0, [r1, #0]
	if (!(lcd_txblocked))
 800223c:	681b      	ldr	r3, [r3, #0]
	strcat(pkt, "\xff\xff\xff");
 800223e:	6010      	str	r0, [r2, #0]
	if (!(lcd_txblocked))
 8002240:	b92b      	cbnz	r3, 800224e <writelcdcmd+0x26>
		return (lcd_puts(pkt));
 8002242:	4668      	mov	r0, sp
 8002244:	f7ff ff7a 	bl	800213c <lcd_puts>
	else
		return (-1);
}
 8002248:	b019      	add	sp, #100	; 0x64
 800224a:	f85d fb04 	ldr.w	pc, [sp], #4
		return (-1);
 800224e:	f04f 30ff 	mov.w	r0, #4294967295
 8002252:	e7f9      	b.n	8002248 <writelcdcmd+0x20>
 8002254:	0802a79c 	.word	0x0802a79c
 8002258:	20001a0c 	.word	0x20001a0c

0800225c <setlcdtext>:

// send some text to a lcd text object
int setlcdtext(char id[], char string[]) {
 800225c:	b510      	push	{r4, lr}
 800225e:	b0b2      	sub	sp, #200	; 0xc8
	int i;
	char str[96];
	volatile int result = 0;
 8002260:	2400      	movs	r4, #0
int setlcdtext(char id[], char string[]) {
 8002262:	4602      	mov	r2, r0
 8002264:	460b      	mov	r3, r1

	sprintf(str, "%s=\"%s\"", id, string);
 8002266:	a802      	add	r0, sp, #8
 8002268:	490c      	ldr	r1, [pc, #48]	; (800229c <setlcdtext+0x40>)
	volatile int result = 0;
 800226a:	9401      	str	r4, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 800226c:	f023 faac 	bl	80257c8 <siprintf>
	strcpy(pkt, str);
 8002270:	a902      	add	r1, sp, #8
 8002272:	a81a      	add	r0, sp, #104	; 0x68
 8002274:	f023 fb39 	bl	80258ea <stpcpy>
	strcat(pkt, "\xff\xff\xff");
 8002278:	4909      	ldr	r1, [pc, #36]	; (80022a0 <setlcdtext+0x44>)
	if (!(lcd_txblocked))
 800227a:	4b0a      	ldr	r3, [pc, #40]	; (80022a4 <setlcdtext+0x48>)
	strcpy(pkt, str);
 800227c:	4602      	mov	r2, r0
	strcat(pkt, "\xff\xff\xff");
 800227e:	6808      	ldr	r0, [r1, #0]
	if (!(lcd_txblocked))
 8002280:	681b      	ldr	r3, [r3, #0]
	strcat(pkt, "\xff\xff\xff");
 8002282:	6010      	str	r0, [r2, #0]
	if (!(lcd_txblocked))
 8002284:	b933      	cbnz	r3, 8002294 <setlcdtext+0x38>
		return (lcd_puts(pkt));
 8002286:	a81a      	add	r0, sp, #104	; 0x68
 8002288:	f7ff ff58 	bl	800213c <lcd_puts>
//	printf("setcdtext: %s\n",str);
	result = writelcdcmd(str);
 800228c:	9001      	str	r0, [sp, #4]
	return (result);
 800228e:	9801      	ldr	r0, [sp, #4]
}
 8002290:	b032      	add	sp, #200	; 0xc8
 8002292:	bd10      	pop	{r4, pc}
		return (-1);
 8002294:	f04f 30ff 	mov.w	r0, #4294967295
 8002298:	e7f8      	b.n	800228c <setlcdtext+0x30>
 800229a:	bf00      	nop
 800229c:	0802a820 	.word	0x0802a820
 80022a0:	0802a79c 	.word	0x0802a79c
 80022a4:	20001a0c 	.word	0x20001a0c

080022a8 <setlcdbin>:

// send some numbers to a lcd obj.val object, param is binary long number
int setlcdbin(char *id, unsigned long value) {
 80022a8:	b500      	push	{lr}
 80022aa:	b0a1      	sub	sp, #132	; 0x84
 80022ac:	4602      	mov	r2, r0
 80022ae:	460b      	mov	r3, r1
	char buffer[32];
	volatile int result;

	sprintf(buffer, "%s=%lu", id, value);
 80022b0:	4911      	ldr	r1, [pc, #68]	; (80022f8 <setlcdbin+0x50>)
 80022b2:	4668      	mov	r0, sp
 80022b4:	f023 fa88 	bl	80257c8 <siprintf>
	strcpy(pkt, str);
 80022b8:	4669      	mov	r1, sp
 80022ba:	a808      	add	r0, sp, #32
 80022bc:	f023 fb15 	bl	80258ea <stpcpy>
	strcat(pkt, "\xff\xff\xff");
 80022c0:	490e      	ldr	r1, [pc, #56]	; (80022fc <setlcdbin+0x54>)
	if (!(lcd_txblocked))
 80022c2:	4b0f      	ldr	r3, [pc, #60]	; (8002300 <setlcdbin+0x58>)
	strcpy(pkt, str);
 80022c4:	4602      	mov	r2, r0
	strcat(pkt, "\xff\xff\xff");
 80022c6:	6808      	ldr	r0, [r1, #0]
	if (!(lcd_txblocked))
 80022c8:	681b      	ldr	r3, [r3, #0]
	strcat(pkt, "\xff\xff\xff");
 80022ca:	6010      	str	r0, [r2, #0]
	if (!(lcd_txblocked))
 80022cc:	b98b      	cbnz	r3, 80022f2 <setlcdbin+0x4a>
		return (lcd_puts(pkt));
 80022ce:	a808      	add	r0, sp, #32
 80022d0:	f7ff ff34 	bl	800213c <lcd_puts>
	result = writelcdcmd(buffer);
 80022d4:	9008      	str	r0, [sp, #32]
	if (result == -1) {		// wait for response
 80022d6:	9b08      	ldr	r3, [sp, #32]
 80022d8:	3301      	adds	r3, #1
 80022da:	d003      	beq.n	80022e4 <setlcdbin+0x3c>
		printf("setlcdbin: Cmd failed\n\r");  // never happens always 0
	}
	return (result);
 80022dc:	9808      	ldr	r0, [sp, #32]
}
 80022de:	b021      	add	sp, #132	; 0x84
 80022e0:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("setlcdbin: Cmd failed\n\r");  // never happens always 0
 80022e4:	4807      	ldr	r0, [pc, #28]	; (8002304 <setlcdbin+0x5c>)
 80022e6:	f023 f885 	bl	80253f4 <iprintf>
	return (result);
 80022ea:	9808      	ldr	r0, [sp, #32]
}
 80022ec:	b021      	add	sp, #132	; 0x84
 80022ee:	f85d fb04 	ldr.w	pc, [sp], #4
		return (-1);
 80022f2:	f04f 30ff 	mov.w	r0, #4294967295
 80022f6:	e7ed      	b.n	80022d4 <setlcdbin+0x2c>
 80022f8:	0802a828 	.word	0x0802a828
 80022fc:	0802a79c 	.word	0x0802a79c
 8002300:	20001a0c 	.word	0x20001a0c
 8002304:	0802a830 	.word	0x0802a830

08002308 <isnexpkt>:
}

// Check if this is an LCD packet
// try to get a single message packet from the LCD
// returns packet and end index (or 0 or -1)
int isnexpkt(unsigned char buffer[], uint8_t size) {
 8002308:	b570      	push	{r4, r5, r6, lr}
	if (lastidx != lcdrxoutidx) {		// something there
 800230a:	4b2c      	ldr	r3, [pc, #176]	; (80023bc <isnexpkt+0xb4>)
int isnexpkt(unsigned char buffer[], uint8_t size) {
 800230c:	b082      	sub	sp, #8
	if (lastidx != lcdrxoutidx) {		// something there
 800230e:	4c2c      	ldr	r4, [pc, #176]	; (80023c0 <isnexpkt+0xb8>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	6822      	ldr	r2, [r4, #0]
 8002314:	429a      	cmp	r2, r3
 8002316:	d04f      	beq.n	80023b8 <isnexpkt+0xb0>
	if (++index >= limit)
 8002318:	1c53      	adds	r3, r2, #1
		rxtimeout = 100;
 800231a:	4d2a      	ldr	r5, [pc, #168]	; (80023c4 <isnexpkt+0xbc>)
		return (0);
 800231c:	2b80      	cmp	r3, #128	; 0x80
 800231e:	bfa8      	it	ge
 8002320:	2300      	movge	r3, #0
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 8002322:	6023      	str	r3, [r4, #0]
		rxtimeout = 100;
 8002324:	2364      	movs	r3, #100	; 0x64
			printf("rawch=0x%02x %c\n", rawchar, rawchar);
		else
			printf("rawch=0x%02x\n", rawchar);
#endif
		ch = rawchar & 0xff;
		buffer[i++] = ch;
 8002326:	4c28      	ldr	r4, [pc, #160]	; (80023c8 <isnexpkt+0xc0>)
		rxtimeout = 100;
 8002328:	602b      	str	r3, [r5, #0]
		ch = lcdrxbuffer[lastidx];
 800232a:	4b28      	ldr	r3, [pc, #160]	; (80023cc <isnexpkt+0xc4>)
 800232c:	5c9b      	ldrb	r3, [r3, r2]
		ch = rawchar & 0xff;
 800232e:	f88d 3007 	strb.w	r3, [sp, #7]
		buffer[i++] = ch;
 8002332:	7823      	ldrb	r3, [r4, #0]
 8002334:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8002338:	54c2      	strb	r2, [r0, r3]
 800233a:	3301      	adds	r3, #1
		if (ch == 0xff) {
 800233c:	f89d 2007 	ldrb.w	r2, [sp, #7]
		buffer[i++] = ch;
 8002340:	b2db      	uxtb	r3, r3
		if (ch == 0xff) {
 8002342:	2aff      	cmp	r2, #255	; 0xff
		buffer[i++] = ch;
 8002344:	7023      	strb	r3, [r4, #0]
		if (ch == 0xff) {
 8002346:	d021      	beq.n	800238c <isnexpkt+0x84>
				i = 0;
				termcnt = 0;
				return (index);
			}
		} else {
			retcode = ch;	// remember ch prior to 0xff 0xff 0xff
 8002348:	f89d 6007 	ldrb.w	r6, [sp, #7]
 800234c:	4a20      	ldr	r2, [pc, #128]	; (80023d0 <isnexpkt+0xc8>)
 800234e:	7016      	strb	r6, [r2, #0]
			termcnt = 0;
 8002350:	2200      	movs	r2, #0
 8002352:	4e20      	ldr	r6, [pc, #128]	; (80023d4 <isnexpkt+0xcc>)
 8002354:	7032      	strb	r2, [r6, #0]
		}

		if (i == size) { // overrun
 8002356:	428b      	cmp	r3, r1
 8002358:	d027      	beq.n	80023aa <isnexpkt+0xa2>
			i = 0;
			termcnt = 0;
		}
	}
	if (rxtimeout > 0)
 800235a:	682b      	ldr	r3, [r5, #0]
 800235c:	b133      	cbz	r3, 800236c <isnexpkt+0x64>
		rxtimeout--;
 800235e:	3b01      	subs	r3, #1
 8002360:	602b      	str	r3, [r5, #0]
	if (rxtimeout == 0) {
 8002362:	b11b      	cbz	r3, 800236c <isnexpkt+0x64>
		for (i = 0; i < size; buffer[i++] = 0)
			;
		i = 0;
		return (-1);
	}
	return (-2);  // no char available
 8002364:	f06f 0001 	mvn.w	r0, #1
}
 8002368:	b002      	add	sp, #8
 800236a:	bd70      	pop	{r4, r5, r6, pc}
		termcnt = 0;
 800236c:	2300      	movs	r3, #0
 800236e:	4a19      	ldr	r2, [pc, #100]	; (80023d4 <isnexpkt+0xcc>)
		for (i = 0; i < size; buffer[i++] = 0)
 8002370:	4c15      	ldr	r4, [pc, #84]	; (80023c8 <isnexpkt+0xc0>)
		termcnt = 0;
 8002372:	7013      	strb	r3, [r2, #0]
		for (i = 0; i < size; buffer[i++] = 0)
 8002374:	7023      	strb	r3, [r4, #0]
 8002376:	b119      	cbz	r1, 8002380 <isnexpkt+0x78>
 8002378:	460a      	mov	r2, r1
 800237a:	4619      	mov	r1, r3
 800237c:	f022 f89c 	bl	80244b8 <memset>
		i = 0;
 8002380:	2300      	movs	r3, #0
		return (-1);
 8002382:	f04f 30ff 	mov.w	r0, #4294967295
		i = 0;
 8002386:	7023      	strb	r3, [r4, #0]
}
 8002388:	b002      	add	sp, #8
 800238a:	bd70      	pop	{r4, r5, r6, pc}
			termcnt++;
 800238c:	4e11      	ldr	r6, [pc, #68]	; (80023d4 <isnexpkt+0xcc>)
 800238e:	7832      	ldrb	r2, [r6, #0]
 8002390:	3201      	adds	r2, #1
 8002392:	b2d2      	uxtb	r2, r2
			if (termcnt == 3) {
 8002394:	2a03      	cmp	r2, #3
			termcnt++;
 8002396:	7032      	strb	r2, [r6, #0]
			if (termcnt == 3) {
 8002398:	d1dd      	bne.n	8002356 <isnexpkt+0x4e>
				printf(" # ");		// found terminator
 800239a:	480f      	ldr	r0, [pc, #60]	; (80023d8 <isnexpkt+0xd0>)
 800239c:	f023 f82a 	bl	80253f4 <iprintf>
				i = 0;
 80023a0:	2300      	movs	r3, #0
				index = i;
 80023a2:	7820      	ldrb	r0, [r4, #0]
				termcnt = 0;
 80023a4:	7033      	strb	r3, [r6, #0]
				i = 0;
 80023a6:	7023      	strb	r3, [r4, #0]
				return (index);
 80023a8:	e7de      	b.n	8002368 <isnexpkt+0x60>
			i = 0;
 80023aa:	2300      	movs	r3, #0
 80023ac:	7023      	strb	r3, [r4, #0]
			termcnt = 0;
 80023ae:	7033      	strb	r3, [r6, #0]
	if (rxtimeout > 0)
 80023b0:	682b      	ldr	r3, [r5, #0]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1d3      	bne.n	800235e <isnexpkt+0x56>
 80023b6:	e7d9      	b.n	800236c <isnexpkt+0x64>
 80023b8:	4d02      	ldr	r5, [pc, #8]	; (80023c4 <isnexpkt+0xbc>)
 80023ba:	e7ce      	b.n	800235a <isnexpkt+0x52>
 80023bc:	20001a90 	.word	0x20001a90
 80023c0:	200019fc 	.word	0x200019fc
 80023c4:	20001e74 	.word	0x20001e74
 80023c8:	200019f4 	.word	0x200019f4
 80023cc:	20001a10 	.word	0x20001a10
 80023d0:	20001e70 	.word	0x20001e70
 80023d4:	20001e78 	.word	0x20001e78
 80023d8:	0802a84c 	.word	0x0802a84c

080023dc <lcd_time>:

// send the time to t0.txt
void lcd_time() {
	unsigned char str[16];

	localepochtime = epochtime + (time_t) (10 * 60 * 60);		// add ten hours
 80023dc:	4a1e      	ldr	r2, [pc, #120]	; (8002458 <lcd_time+0x7c>)
 80023de:	f648 41a0 	movw	r1, #36000	; 0x8ca0
 80023e2:	481e      	ldr	r0, [pc, #120]	; (800245c <lcd_time+0x80>)
 80023e4:	e9d2 3200 	ldrd	r3, r2, [r2]
void lcd_time() {
 80023e8:	b510      	push	{r4, lr}
	localepochtime = epochtime + (time_t) (10 * 60 * 60);		// add ten hours
 80023ea:	185b      	adds	r3, r3, r1
void lcd_time() {
 80023ec:	b084      	sub	sp, #16
	timeinfo = *localtime(&localepochtime);
 80023ee:	4c1c      	ldr	r4, [pc, #112]	; (8002460 <lcd_time+0x84>)
	localepochtime = epochtime + (time_t) (10 * 60 * 60);		// add ten hours
 80023f0:	f142 0200 	adc.w	r2, r2, #0
 80023f4:	e9c0 3200 	strd	r3, r2, [r0]
	timeinfo = *localtime(&localepochtime);
 80023f8:	f021 fefe 	bl	80241f8 <localtime>
 80023fc:	4684      	mov	ip, r0
 80023fe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8002402:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002404:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8002408:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800240a:	4623      	mov	r3, r4
 800240c:	f8dc 4000 	ldr.w	r4, [ip]
	strftime(buffer, sizeof(buffer), "%H:%M:%S", &timeinfo);
 8002410:	4a14      	ldr	r2, [pc, #80]	; (8002464 <lcd_time+0x88>)
 8002412:	2128      	movs	r1, #40	; 0x28
	timeinfo = *localtime(&localepochtime);
 8002414:	f843 4920 	str.w	r4, [r3], #-32
	strftime(buffer, sizeof(buffer), "%H:%M:%S", &timeinfo);
 8002418:	4813      	ldr	r0, [pc, #76]	; (8002468 <lcd_time+0x8c>)
 800241a:	f023 ffbd 	bl	8026398 <strftime>
	setlcdtext("t0.txt", buffer);
 800241e:	4912      	ldr	r1, [pc, #72]	; (8002468 <lcd_time+0x8c>)
 8002420:	4812      	ldr	r0, [pc, #72]	; (800246c <lcd_time+0x90>)
 8002422:	f7ff ff1b 	bl	800225c <setlcdtext>

	if (gpslocked) {
 8002426:	4b12      	ldr	r3, [pc, #72]	; (8002470 <lcd_time+0x94>)
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	b12b      	cbz	r3, 8002438 <lcd_time+0x5c>
		writelcdcmd("vis t3,0");	// hide warning
 800242c:	4811      	ldr	r0, [pc, #68]	; (8002474 <lcd_time+0x98>)
	} else {
		sprintf(str, "AQUIRE GPS:%d", statuspkt.NavPvt.numSV);
		setlcdtext("t3.txt", str);
		writelcdcmd("vis t3,1");
	}
}
 800242e:	b004      	add	sp, #16
 8002430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		writelcdcmd("vis t3,0");	// hide warning
 8002434:	f7ff bef8 	b.w	8002228 <writelcdcmd>
		sprintf(str, "AQUIRE GPS:%d", statuspkt.NavPvt.numSV);
 8002438:	4b0f      	ldr	r3, [pc, #60]	; (8002478 <lcd_time+0x9c>)
 800243a:	4668      	mov	r0, sp
 800243c:	490f      	ldr	r1, [pc, #60]	; (800247c <lcd_time+0xa0>)
 800243e:	7eda      	ldrb	r2, [r3, #27]
 8002440:	f023 f9c2 	bl	80257c8 <siprintf>
		setlcdtext("t3.txt", str);
 8002444:	4669      	mov	r1, sp
 8002446:	480e      	ldr	r0, [pc, #56]	; (8002480 <lcd_time+0xa4>)
 8002448:	f7ff ff08 	bl	800225c <setlcdtext>
		writelcdcmd("vis t3,1");
 800244c:	480d      	ldr	r0, [pc, #52]	; (8002484 <lcd_time+0xa8>)
 800244e:	f7ff feeb 	bl	8002228 <writelcdcmd>
}
 8002452:	b004      	add	sp, #16
 8002454:	bd10      	pop	{r4, pc}
 8002456:	bf00      	nop
 8002458:	20002df8 	.word	0x20002df8
 800245c:	20001aa0 	.word	0x20001aa0
 8002460:	20001e7c 	.word	0x20001e7c
 8002464:	0802a850 	.word	0x0802a850
 8002468:	200018c8 	.word	0x200018c8
 800246c:	0802a85c 	.word	0x0802a85c
 8002470:	200030f0 	.word	0x200030f0
 8002474:	0802a864 	.word	0x0802a864
 8002478:	20002f44 	.word	0x20002f44
 800247c:	0802a870 	.word	0x0802a870
 8002480:	0802a880 	.word	0x0802a880
 8002484:	0802a888 	.word	0x0802a888

08002488 <lcd_date>:

// send the date to t1.txt (assumes timeinfo is current)
void lcd_date() {

	lastday = timeinfo.tm_yday;
 8002488:	4b13      	ldr	r3, [pc, #76]	; (80024d8 <lcd_date+0x50>)
	strftime(buffer, sizeof(buffer), "%a %e %h %Y ", &timeinfo);
 800248a:	2128      	movs	r1, #40	; 0x28
	lastday = timeinfo.tm_yday;
 800248c:	4813      	ldr	r0, [pc, #76]	; (80024dc <lcd_date+0x54>)
	strftime(buffer, sizeof(buffer), "%a %e %h %Y ", &timeinfo);
 800248e:	4a14      	ldr	r2, [pc, #80]	; (80024e0 <lcd_date+0x58>)
void lcd_date() {
 8002490:	b510      	push	{r4, lr}
	lastday = timeinfo.tm_yday;
 8002492:	69dc      	ldr	r4, [r3, #28]
void lcd_date() {
 8002494:	b0b2      	sub	sp, #200	; 0xc8
	lastday = timeinfo.tm_yday;
 8002496:	6004      	str	r4, [r0, #0]
	strftime(buffer, sizeof(buffer), "%a %e %h %Y ", &timeinfo);
 8002498:	4812      	ldr	r0, [pc, #72]	; (80024e4 <lcd_date+0x5c>)
 800249a:	f023 ff7d 	bl	8026398 <strftime>
	volatile int result = 0;
 800249e:	2000      	movs	r0, #0
	sprintf(str, "%s=\"%s\"", id, string);
 80024a0:	4b10      	ldr	r3, [pc, #64]	; (80024e4 <lcd_date+0x5c>)
 80024a2:	4a11      	ldr	r2, [pc, #68]	; (80024e8 <lcd_date+0x60>)
 80024a4:	4911      	ldr	r1, [pc, #68]	; (80024ec <lcd_date+0x64>)
	volatile int result = 0;
 80024a6:	9001      	str	r0, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 80024a8:	a802      	add	r0, sp, #8
 80024aa:	f023 f98d 	bl	80257c8 <siprintf>
	strcpy(pkt, str);
 80024ae:	a902      	add	r1, sp, #8
 80024b0:	a81a      	add	r0, sp, #104	; 0x68
 80024b2:	f023 fa1a 	bl	80258ea <stpcpy>
	strcat(pkt, "\xff\xff\xff");
 80024b6:	490e      	ldr	r1, [pc, #56]	; (80024f0 <lcd_date+0x68>)
	if (!(lcd_txblocked))
 80024b8:	4b0e      	ldr	r3, [pc, #56]	; (80024f4 <lcd_date+0x6c>)
	strcpy(pkt, str);
 80024ba:	4602      	mov	r2, r0
	strcat(pkt, "\xff\xff\xff");
 80024bc:	6808      	ldr	r0, [r1, #0]
	if (!(lcd_txblocked))
 80024be:	681b      	ldr	r3, [r3, #0]
	strcat(pkt, "\xff\xff\xff");
 80024c0:	6010      	str	r0, [r2, #0]
	if (!(lcd_txblocked))
 80024c2:	b933      	cbnz	r3, 80024d2 <lcd_date+0x4a>
		return (lcd_puts(pkt));
 80024c4:	a81a      	add	r0, sp, #104	; 0x68
 80024c6:	f7ff fe39 	bl	800213c <lcd_puts>
	result = writelcdcmd(str);
 80024ca:	9001      	str	r0, [sp, #4]
	return (result);
 80024cc:	9b01      	ldr	r3, [sp, #4]
	setlcdtext("t1.txt", buffer);
}
 80024ce:	b032      	add	sp, #200	; 0xc8
 80024d0:	bd10      	pop	{r4, pc}
		return (-1);
 80024d2:	f04f 30ff 	mov.w	r0, #4294967295
 80024d6:	e7f8      	b.n	80024ca <lcd_date+0x42>
 80024d8:	20001e7c 	.word	0x20001e7c
 80024dc:	200019f8 	.word	0x200019f8
 80024e0:	0802a894 	.word	0x0802a894
 80024e4:	200018c8 	.word	0x200018c8
 80024e8:	0802a8a4 	.word	0x0802a8a4
 80024ec:	0802a820 	.word	0x0802a820
 80024f0:	0802a79c 	.word	0x0802a79c
 80024f4:	20001a0c 	.word	0x20001a0c

080024f8 <lcd_showvars>:

// populate the page2 vars
void lcd_showvars() {
 80024f8:	b530      	push	{r4, r5, lr}
	unsigned char str[96];
	unsigned long board;
	static uint16_t toggle = 0;

	switch (toggle) {
 80024fa:	4c62      	ldr	r4, [pc, #392]	; (8002684 <lcd_showvars+0x18c>)
void lcd_showvars() {
 80024fc:	b09f      	sub	sp, #124	; 0x7c
	switch (toggle) {
 80024fe:	8823      	ldrh	r3, [r4, #0]
 8002500:	2b03      	cmp	r3, #3
 8002502:	d81f      	bhi.n	8002544 <lcd_showvars+0x4c>
 8002504:	e8df f003 	tbb	[pc, r3]
 8002508:	02203760 	.word	0x02203760
		setlcdtext("t5.txt", str);
		toggle = 3;
		break;

	case 3:
		sprintf(str, "Ver %d.%d Build:%d PCB=%d\\rUID=%lx %lx %lx", MAJORVERSION, MINORVERSION, BUILD, circuitboardpcb,
 800250c:	4b5e      	ldr	r3, [pc, #376]	; (8002688 <lcd_showvars+0x190>)
 800250e:	495f      	ldr	r1, [pc, #380]	; (800268c <lcd_showvars+0x194>)
 8002510:	f8d3 2428 	ldr.w	r2, [r3, #1064]	; 0x428
 8002514:	6808      	ldr	r0, [r1, #0]
 8002516:	9204      	str	r2, [sp, #16]
 8002518:	f8d3 2424 	ldr.w	r2, [r3, #1060]	; 0x424
 800251c:	9203      	str	r2, [sp, #12]
 800251e:	f242 722e 	movw	r2, #10030	; 0x272e
 8002522:	f8d3 1420 	ldr.w	r1, [r3, #1056]	; 0x420
 8002526:	2310      	movs	r3, #16
 8002528:	e9cd 2000 	strd	r2, r0, [sp]
 800252c:	9102      	str	r1, [sp, #8]
 800252e:	2200      	movs	r2, #0
 8002530:	4957      	ldr	r1, [pc, #348]	; (8002690 <lcd_showvars+0x198>)
 8002532:	a806      	add	r0, sp, #24
 8002534:	f023 f948 	bl	80257c8 <siprintf>
		STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
//		sprintf(str, "Ver %d.%d, Build:%d\\rUID=%lx %lx %lx", MAJORVERSION, MINORVERSION, BUILD, STM32_UUID[0],
//				STM32_UUID[1], STM32_UUID[2]);
		setlcdtext("t26.txt", str);
 8002538:	a906      	add	r1, sp, #24
 800253a:	4856      	ldr	r0, [pc, #344]	; (8002694 <lcd_showvars+0x19c>)
 800253c:	f7ff fe8e 	bl	800225c <setlcdtext>
		toggle = 0;
 8002540:	2300      	movs	r3, #0
 8002542:	8023      	strh	r3, [r4, #0]
		break;
	}
}
 8002544:	b01f      	add	sp, #124	; 0x7c
 8002546:	bd30      	pop	{r4, r5, pc}
		sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 8002548:	4d53      	ldr	r5, [pc, #332]	; (8002698 <lcd_showvars+0x1a0>)
 800254a:	a806      	add	r0, sp, #24
 800254c:	4953      	ldr	r1, [pc, #332]	; (800269c <lcd_showvars+0x1a4>)
 800254e:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8002550:	f023 f93a 	bl	80257c8 <siprintf>
		setlcdtext("t4.txt", str);
 8002554:	a906      	add	r1, sp, #24
 8002556:	4852      	ldr	r0, [pc, #328]	; (80026a0 <lcd_showvars+0x1a8>)
 8002558:	f7ff fe80 	bl	800225c <setlcdtext>
		sprintf(str, "%d", statuspkt.sysuptime);	// system up time
 800255c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 800255e:	494f      	ldr	r1, [pc, #316]	; (800269c <lcd_showvars+0x1a4>)
 8002560:	a806      	add	r0, sp, #24
 8002562:	f023 f931 	bl	80257c8 <siprintf>
		setlcdtext("t5.txt", str);
 8002566:	a906      	add	r1, sp, #24
 8002568:	484e      	ldr	r0, [pc, #312]	; (80026a4 <lcd_showvars+0x1ac>)
 800256a:	f7ff fe77 	bl	800225c <setlcdtext>
		toggle = 3;
 800256e:	2303      	movs	r3, #3
 8002570:	8023      	strh	r3, [r4, #0]
}
 8002572:	b01f      	add	sp, #124	; 0x7c
 8002574:	bd30      	pop	{r4, r5, pc}
		sprintf(str, "%d", statuspkt.NavPvt.numSV);	// satellites
 8002576:	4d48      	ldr	r5, [pc, #288]	; (8002698 <lcd_showvars+0x1a0>)
 8002578:	a806      	add	r0, sp, #24
 800257a:	4948      	ldr	r1, [pc, #288]	; (800269c <lcd_showvars+0x1a4>)
 800257c:	7eea      	ldrb	r2, [r5, #27]
 800257e:	f023 f923 	bl	80257c8 <siprintf>
		setlcdtext("t0.txt", str);
 8002582:	a906      	add	r1, sp, #24
 8002584:	4848      	ldr	r0, [pc, #288]	; (80026a8 <lcd_showvars+0x1b0>)
 8002586:	f7ff fe69 	bl	800225c <setlcdtext>
		sprintf(str, "%d", statuspkt.NavPvt.lat);	// latitude
 800258a:	6a2a      	ldr	r2, [r5, #32]
 800258c:	4943      	ldr	r1, [pc, #268]	; (800269c <lcd_showvars+0x1a4>)
 800258e:	a806      	add	r0, sp, #24
 8002590:	f023 f91a 	bl	80257c8 <siprintf>
		setlcdtext("t1.txt", str);
 8002594:	a906      	add	r1, sp, #24
 8002596:	4845      	ldr	r0, [pc, #276]	; (80026ac <lcd_showvars+0x1b4>)
 8002598:	f7ff fe60 	bl	800225c <setlcdtext>
		sprintf(str, "%d", statuspkt.NavPvt.lon);	// longtitude
 800259c:	69ea      	ldr	r2, [r5, #28]
 800259e:	493f      	ldr	r1, [pc, #252]	; (800269c <lcd_showvars+0x1a4>)
 80025a0:	a806      	add	r0, sp, #24
 80025a2:	f023 f911 	bl	80257c8 <siprintf>
		setlcdtext("t2.txt", str);
 80025a6:	a906      	add	r1, sp, #24
 80025a8:	4841      	ldr	r0, [pc, #260]	; (80026b0 <lcd_showvars+0x1b8>)
 80025aa:	f7ff fe57 	bl	800225c <setlcdtext>
		sprintf(str, "%d", statuspkt.NavPvt.height);	// height
 80025ae:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80025b0:	493a      	ldr	r1, [pc, #232]	; (800269c <lcd_showvars+0x1a4>)
 80025b2:	a806      	add	r0, sp, #24
 80025b4:	f023 f908 	bl	80257c8 <siprintf>
		setlcdtext("t3.txt", str);
 80025b8:	a906      	add	r1, sp, #24
 80025ba:	483e      	ldr	r0, [pc, #248]	; (80026b4 <lcd_showvars+0x1bc>)
 80025bc:	f7ff fe4e 	bl	800225c <setlcdtext>
		toggle = 2;
 80025c0:	2302      	movs	r3, #2
 80025c2:	8023      	strh	r3, [r4, #0]
}
 80025c4:	b01f      	add	sp, #124	; 0x7c
 80025c6:	bd30      	pop	{r4, r5, pc}
		sprintf(str, "%d.%d.%d.%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 80025c8:	4b3b      	ldr	r3, [pc, #236]	; (80026b8 <lcd_showvars+0x1c0>)
 80025ca:	a806      	add	r0, sp, #24
		sprintf(str, "%d", statuspkt.uid);
 80025cc:	4d32      	ldr	r5, [pc, #200]	; (8002698 <lcd_showvars+0x1a0>)
		sprintf(str, "%d.%d.%d.%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	0e11      	lsrs	r1, r2, #24
 80025d2:	f3c2 4307 	ubfx	r3, r2, #16, #8
 80025d6:	e9cd 3100 	strd	r3, r1, [sp]
 80025da:	f3c2 2307 	ubfx	r3, r2, #8, #8
 80025de:	4937      	ldr	r1, [pc, #220]	; (80026bc <lcd_showvars+0x1c4>)
 80025e0:	b2d2      	uxtb	r2, r2
 80025e2:	f023 f8f1 	bl	80257c8 <siprintf>
		setlcdtext("t11.txt", str);
 80025e6:	a906      	add	r1, sp, #24
 80025e8:	4835      	ldr	r0, [pc, #212]	; (80026c0 <lcd_showvars+0x1c8>)
 80025ea:	f7ff fe37 	bl	800225c <setlcdtext>
		sprintf(str, "%d", statuspkt.uid);
 80025ee:	f8b5 205c 	ldrh.w	r2, [r5, #92]	; 0x5c
 80025f2:	492a      	ldr	r1, [pc, #168]	; (800269c <lcd_showvars+0x1a4>)
 80025f4:	a806      	add	r0, sp, #24
 80025f6:	b292      	uxth	r2, r2
 80025f8:	f023 f8e6 	bl	80257c8 <siprintf>
		setlcdtext("t10.txt", str);
 80025fc:	a906      	add	r1, sp, #24
 80025fe:	4831      	ldr	r0, [pc, #196]	; (80026c4 <lcd_showvars+0x1cc>)
 8002600:	f7ff fe2c 	bl	800225c <setlcdtext>
		sprintf(str, "%d", statuspkt.adcpktssent);
 8002604:	f8b5 205e 	ldrh.w	r2, [r5, #94]	; 0x5e
 8002608:	4924      	ldr	r1, [pc, #144]	; (800269c <lcd_showvars+0x1a4>)
 800260a:	a806      	add	r0, sp, #24
 800260c:	b292      	uxth	r2, r2
 800260e:	f023 f8db 	bl	80257c8 <siprintf>
		setlcdtext("t9.txt", str);
 8002612:	a906      	add	r1, sp, #24
 8002614:	482c      	ldr	r0, [pc, #176]	; (80026c8 <lcd_showvars+0x1d0>)
 8002616:	f7ff fe21 	bl	800225c <setlcdtext>
		sprintf(str, "%d", (globaladcavg & 0xfff));  // base
 800261a:	4b2c      	ldr	r3, [pc, #176]	; (80026cc <lcd_showvars+0x1d4>)
 800261c:	491f      	ldr	r1, [pc, #124]	; (800269c <lcd_showvars+0x1a4>)
 800261e:	a806      	add	r0, sp, #24
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002626:	f023 f8cf 	bl	80257c8 <siprintf>
		setlcdtext("t8.txt", str);
 800262a:	a906      	add	r1, sp, #24
 800262c:	4828      	ldr	r0, [pc, #160]	; (80026d0 <lcd_showvars+0x1d8>)
 800262e:	f7ff fe15 	bl	800225c <setlcdtext>
		sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8002632:	4b28      	ldr	r3, [pc, #160]	; (80026d4 <lcd_showvars+0x1dc>)
 8002634:	4919      	ldr	r1, [pc, #100]	; (800269c <lcd_showvars+0x1a4>)
 8002636:	a806      	add	r0, sp, #24
 8002638:	f9b3 2000 	ldrsh.w	r2, [r3]
 800263c:	2a00      	cmp	r2, #0
 800263e:	bfb8      	it	lt
 8002640:	4252      	neglt	r2, r2
 8002642:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002646:	f023 f8bf 	bl	80257c8 <siprintf>
		setlcdtext("t7.txt", str);
 800264a:	a906      	add	r1, sp, #24
 800264c:	4822      	ldr	r0, [pc, #136]	; (80026d8 <lcd_showvars+0x1e0>)
 800264e:	f7ff fe05 	bl	800225c <setlcdtext>
		sprintf(str, "%d", pgagain);	// gain
 8002652:	4b22      	ldr	r3, [pc, #136]	; (80026dc <lcd_showvars+0x1e4>)
 8002654:	4911      	ldr	r1, [pc, #68]	; (800269c <lcd_showvars+0x1a4>)
 8002656:	a806      	add	r0, sp, #24
 8002658:	f9b3 2000 	ldrsh.w	r2, [r3]
 800265c:	f023 f8b4 	bl	80257c8 <siprintf>
		setlcdtext("t6.txt", str);
 8002660:	a906      	add	r1, sp, #24
 8002662:	481f      	ldr	r0, [pc, #124]	; (80026e0 <lcd_showvars+0x1e8>)
 8002664:	f7ff fdfa 	bl	800225c <setlcdtext>
		sprintf(str, "%d", statuspkt.adcudpover);	// overuns
 8002668:	6faa      	ldr	r2, [r5, #120]	; 0x78
 800266a:	490c      	ldr	r1, [pc, #48]	; (800269c <lcd_showvars+0x1a4>)
 800266c:	a806      	add	r0, sp, #24
 800266e:	f023 f8ab 	bl	80257c8 <siprintf>
		setlcdtext("t24.txt", str);
 8002672:	a906      	add	r1, sp, #24
 8002674:	481b      	ldr	r0, [pc, #108]	; (80026e4 <lcd_showvars+0x1ec>)
 8002676:	f7ff fdf1 	bl	800225c <setlcdtext>
		toggle = 1;
 800267a:	2301      	movs	r3, #1
 800267c:	8023      	strh	r3, [r4, #0]
}
 800267e:	b01f      	add	sp, #124	; 0x7c
 8002680:	bd30      	pop	{r4, r5, pc}
 8002682:	bf00      	nop
 8002684:	20001ea0 	.word	0x20001ea0
 8002688:	1ff0f000 	.word	0x1ff0f000
 800268c:	20002094 	.word	0x20002094
 8002690:	0802a90c 	.word	0x0802a90c
 8002694:	0802a938 	.word	0x0802a938
 8002698:	20002f44 	.word	0x20002f44
 800269c:	0802a970 	.word	0x0802a970
 80026a0:	0802a8fc 	.word	0x0802a8fc
 80026a4:	0802a904 	.word	0x0802a904
 80026a8:	0802a85c 	.word	0x0802a85c
 80026ac:	0802a8a4 	.word	0x0802a8a4
 80026b0:	0802a8f4 	.word	0x0802a8f4
 80026b4:	0802a880 	.word	0x0802a880
 80026b8:	20002d44 	.word	0x20002d44
 80026bc:	0802a8ac 	.word	0x0802a8ac
 80026c0:	0802a8bc 	.word	0x0802a8bc
 80026c4:	0802a8c4 	.word	0x0802a8c4
 80026c8:	0802a8cc 	.word	0x0802a8cc
 80026cc:	200006fc 	.word	0x200006fc
 80026d0:	0802a8d4 	.word	0x0802a8d4
 80026d4:	20000750 	.word	0x20000750
 80026d8:	0802a8dc 	.word	0x0802a8dc
 80026dc:	20003078 	.word	0x20003078
 80026e0:	0802a8e4 	.word	0x0802a8e4
 80026e4:	0802a8ec 	.word	0x0802a8ec

080026e8 <lcd_trigcharts>:

// display / refresh  the entire trigger and noise chart
void lcd_trigcharts() {
 80026e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	trigvec[i] = i % 120;
}
#endif

// refresh the labels as pior page queued commands can clobber them
	setlcdtext("t3.txt", "Triggers");
 80026ec:	4931      	ldr	r1, [pc, #196]	; (80027b4 <lcd_trigcharts+0xcc>)
void lcd_trigcharts() {
 80026ee:	b089      	sub	sp, #36	; 0x24
	setlcdtext("t3.txt", "Triggers");
 80026f0:	4831      	ldr	r0, [pc, #196]	; (80027b8 <lcd_trigcharts+0xd0>)
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
	setlcdtext("t2.txt", str);

//	writelcdcmd("tsw b2,0");	// disable touch controls
	writelcdcmd("b2.bco=123" /*23275*/);		// dark grey
	buffi = trigindex;
 80026f2:	f44f 75f0 	mov.w	r5, #480	; 0x1e0
	setlcdtext("t3.txt", "Triggers");
 80026f6:	f7ff fdb1 	bl	800225c <setlcdtext>
	setlcdtext("t18.txt", "Triggers");
 80026fa:	492e      	ldr	r1, [pc, #184]	; (80027b4 <lcd_trigcharts+0xcc>)
 80026fc:	482f      	ldr	r0, [pc, #188]	; (80027bc <lcd_trigcharts+0xd4>)
 80026fe:	f7ff fdad 	bl	800225c <setlcdtext>
	setlcdtext("t4.txt", "Noise");
 8002702:	492f      	ldr	r1, [pc, #188]	; (80027c0 <lcd_trigcharts+0xd8>)
 8002704:	482f      	ldr	r0, [pc, #188]	; (80027c4 <lcd_trigcharts+0xdc>)
 8002706:	f7ff fda9 	bl	800225c <setlcdtext>
	setlcdtext("t1.txt", "Noise");
 800270a:	492d      	ldr	r1, [pc, #180]	; (80027c0 <lcd_trigcharts+0xd8>)
 800270c:	482e      	ldr	r0, [pc, #184]	; (80027c8 <lcd_trigcharts+0xe0>)
 800270e:	f7ff fda5 	bl	800225c <setlcdtext>
	sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 8002712:	4b2e      	ldr	r3, [pc, #184]	; (80027cc <lcd_trigcharts+0xe4>)
 8002714:	492e      	ldr	r1, [pc, #184]	; (80027d0 <lcd_trigcharts+0xe8>)
 8002716:	4668      	mov	r0, sp
 8002718:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800271a:	f023 f855 	bl	80257c8 <siprintf>
	setlcdtext("t0.txt", str);
 800271e:	4669      	mov	r1, sp
 8002720:	482c      	ldr	r0, [pc, #176]	; (80027d4 <lcd_trigcharts+0xec>)
 8002722:	f7ff fd9b 	bl	800225c <setlcdtext>
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8002726:	4b2c      	ldr	r3, [pc, #176]	; (80027d8 <lcd_trigcharts+0xf0>)
 8002728:	4929      	ldr	r1, [pc, #164]	; (80027d0 <lcd_trigcharts+0xe8>)
 800272a:	4668      	mov	r0, sp
 800272c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002730:	4f2a      	ldr	r7, [pc, #168]	; (80027dc <lcd_trigcharts+0xf4>)
 8002732:	2a00      	cmp	r2, #0
	for (i = 0; i < LCDXPIXELS; i++) {
		if (our_currentpage != 2)		// impatient user
			return;
		sprintf(str, "add 2,0,%d", trigvec[buffi]);
 8002734:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 80027f8 <lcd_trigcharts+0x110>
 8002738:	4e29      	ldr	r6, [pc, #164]	; (80027e0 <lcd_trigcharts+0xf8>)
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 800273a:	bfb8      	it	lt
 800273c:	4252      	neglt	r2, r2
		writelcdcmd(str);
		osDelay(15);

		sprintf(str, "add 5,0,%d", noisevec[buffi]);
 800273e:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 80027fc <lcd_trigcharts+0x114>
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8002742:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002746:	f023 f83f 	bl	80257c8 <siprintf>
	setlcdtext("t2.txt", str);
 800274a:	4669      	mov	r1, sp
 800274c:	4825      	ldr	r0, [pc, #148]	; (80027e4 <lcd_trigcharts+0xfc>)
 800274e:	f7ff fd85 	bl	800225c <setlcdtext>
	writelcdcmd("b2.bco=123" /*23275*/);		// dark grey
 8002752:	4825      	ldr	r0, [pc, #148]	; (80027e8 <lcd_trigcharts+0x100>)
 8002754:	f7ff fd68 	bl	8002228 <writelcdcmd>
	buffi = trigindex;
 8002758:	4b24      	ldr	r3, [pc, #144]	; (80027ec <lcd_trigcharts+0x104>)
 800275a:	681c      	ldr	r4, [r3, #0]
	for (i = 0; i < LCDXPIXELS; i++) {
 800275c:	e01c      	b.n	8002798 <lcd_trigcharts+0xb0>
		sprintf(str, "add 2,0,%d", trigvec[buffi]);
 800275e:	f819 2004 	ldrb.w	r2, [r9, r4]
 8002762:	f023 f831 	bl	80257c8 <siprintf>
		writelcdcmd(str);
 8002766:	4668      	mov	r0, sp
 8002768:	f7ff fd5e 	bl	8002228 <writelcdcmd>
		osDelay(15);
 800276c:	200f      	movs	r0, #15
 800276e:	f012 fea7 	bl	80154c0 <osDelay>
		sprintf(str, "add 5,0,%d", noisevec[buffi]);
 8002772:	f818 2004 	ldrb.w	r2, [r8, r4]
 8002776:	491e      	ldr	r1, [pc, #120]	; (80027f0 <lcd_trigcharts+0x108>)
 8002778:	4668      	mov	r0, sp
 800277a:	f023 f825 	bl	80257c8 <siprintf>
		writelcdcmd(str);
		osDelay(15);

		buffi++;
 800277e:	3401      	adds	r4, #1
		writelcdcmd(str);
 8002780:	4668      	mov	r0, sp
 8002782:	f7ff fd51 	bl	8002228 <writelcdcmd>
		osDelay(15);
 8002786:	200f      	movs	r0, #15
 8002788:	f012 fe9a 	bl	80154c0 <osDelay>
		if (buffi > LCDXPIXELS)
			buffi = 0;
 800278c:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
 8002790:	bfc8      	it	gt
 8002792:	2400      	movgt	r4, #0
	for (i = 0; i < LCDXPIXELS; i++) {
 8002794:	3d01      	subs	r5, #1
 8002796:	d007      	beq.n	80027a8 <lcd_trigcharts+0xc0>
		if (our_currentpage != 2)		// impatient user
 8002798:	783b      	ldrb	r3, [r7, #0]
		sprintf(str, "add 2,0,%d", trigvec[buffi]);
 800279a:	4631      	mov	r1, r6
 800279c:	4668      	mov	r0, sp
		if (our_currentpage != 2)		// impatient user
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d0dd      	beq.n	800275e <lcd_trigcharts+0x76>
	}
//	writelcdcmd("tsw b2,1");	// enable touch controls
	writelcdcmd("b2.bco=63422");		// normal grey
}
 80027a2:	b009      	add	sp, #36	; 0x24
 80027a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	writelcdcmd("b2.bco=63422");		// normal grey
 80027a8:	4812      	ldr	r0, [pc, #72]	; (80027f4 <lcd_trigcharts+0x10c>)
 80027aa:	f7ff fd3d 	bl	8002228 <writelcdcmd>
}
 80027ae:	b009      	add	sp, #36	; 0x24
 80027b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80027b4:	0802a940 	.word	0x0802a940
 80027b8:	0802a880 	.word	0x0802a880
 80027bc:	0802a94c 	.word	0x0802a94c
 80027c0:	0802a954 	.word	0x0802a954
 80027c4:	0802a8fc 	.word	0x0802a8fc
 80027c8:	0802a8a4 	.word	0x0802a8a4
 80027cc:	20002f44 	.word	0x20002f44
 80027d0:	0802a970 	.word	0x0802a970
 80027d4:	0802a85c 	.word	0x0802a85c
 80027d8:	20000750 	.word	0x20000750
 80027dc:	20001c88 	.word	0x20001c88
 80027e0:	0802a968 	.word	0x0802a968
 80027e4:	0802a8f4 	.word	0x0802a8f4
 80027e8:	0802a95c 	.word	0x0802a95c
 80027ec:	20001ea4 	.word	0x20001ea4
 80027f0:	0802a974 	.word	0x0802a974
 80027f4:	0802a980 	.word	0x0802a980
 80027f8:	20001ea8 	.word	0x20001ea8
 80027fc:	20001aa8 	.word	0x20001aa8

08002800 <lcd_trigplot>:

// called at regular intervals to add a point to the display
// update lcd trigger and noise plot memory,
// the page display may not be showing  ( 120 pix height)
void lcd_trigplot() {
 8002800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int val;
	static uint32_t lasttrig;
	unsigned char str[32];

// process the triggers
	val = statuspkt.trigcount - lasttrig;	// difference in trigs since last time
 8002804:	493a      	ldr	r1, [pc, #232]	; (80028f0 <lcd_trigplot+0xf0>)
void lcd_trigplot() {
 8002806:	b088      	sub	sp, #32
	val = statuspkt.trigcount - lasttrig;	// difference in trigs since last time
 8002808:	4d3a      	ldr	r5, [pc, #232]	; (80028f4 <lcd_trigplot+0xf4>)
 800280a:	680b      	ldr	r3, [r1, #0]
 800280c:	6fea      	ldr	r2, [r5, #124]	; 0x7c
	if (val >= 120)
		val = 119;		// max Y
	trigvec[trigindex] = val;

// process the noise
	val = abs(meanwindiff) & 0xfff;
 800280e:	4e3a      	ldr	r6, [pc, #232]	; (80028f8 <lcd_trigplot+0xf8>)
	val = statuspkt.trigcount - lasttrig;	// difference in trigs since last time
 8002810:	1ad2      	subs	r2, r2, r3

	if (val >= 120)
		val = 119;		// max Y
	noisevec[trigindex] = val;

	if (our_currentpage == 2) {		// if currently displaying on LCD
 8002812:	483a      	ldr	r0, [pc, #232]	; (80028fc <lcd_trigplot+0xfc>)
	val = abs(meanwindiff) & 0xfff;
 8002814:	f9b6 3000 	ldrsh.w	r3, [r6]
	val = val * 32;		// scale up: n pixels per trigger
 8002818:	0152      	lsls	r2, r2, #5
	lasttrig = statuspkt.trigcount;
 800281a:	f8d5 c07c 	ldr.w	ip, [r5, #124]	; 0x7c
	trigvec[trigindex] = val;
 800281e:	4c38      	ldr	r4, [pc, #224]	; (8002900 <lcd_trigplot+0x100>)
 8002820:	2a77      	cmp	r2, #119	; 0x77
	if (our_currentpage == 2) {		// if currently displaying on LCD
 8002822:	7800      	ldrb	r0, [r0, #0]
	trigvec[trigindex] = val;
 8002824:	4f37      	ldr	r7, [pc, #220]	; (8002904 <lcd_trigplot+0x104>)
 8002826:	bfa8      	it	ge
 8002828:	2277      	movge	r2, #119	; 0x77
	val = abs(meanwindiff) & 0xfff;
 800282a:	2b00      	cmp	r3, #0
	noisevec[trigindex] = val;
 800282c:	f8df 810c 	ldr.w	r8, [pc, #268]	; 800293c <lcd_trigplot+0x13c>
	val = abs(meanwindiff) & 0xfff;
 8002830:	bfb8      	it	lt
 8002832:	425b      	neglt	r3, r3
	lasttrig = statuspkt.trigcount;
 8002834:	f8c1 c000 	str.w	ip, [r1]
	trigvec[trigindex] = val;
 8002838:	6821      	ldr	r1, [r4, #0]
	val = abs(meanwindiff) & 0xfff;
 800283a:	f3c3 030b 	ubfx	r3, r3, #0, #12
	trigvec[trigindex] = val;
 800283e:	547a      	strb	r2, [r7, r1]
	noisevec[trigindex] = val;
 8002840:	2b77      	cmp	r3, #119	; 0x77
 8002842:	bfa8      	it	ge
 8002844:	2377      	movge	r3, #119	; 0x77
	if (our_currentpage == 2) {		// if currently displaying on LCD
 8002846:	2802      	cmp	r0, #2
	noisevec[trigindex] = val;
 8002848:	f808 3001 	strb.w	r3, [r8, r1]
	if (our_currentpage == 2) {		// if currently displaying on LCD
 800284c:	d00c      	beq.n	8002868 <lcd_trigplot+0x68>
		// bring chart labels to the front
		writelcdcmd("vis t3,1");
		writelcdcmd("vis t4,1");
	}

	trigindex++;
 800284e:	3101      	adds	r1, #1
	if (trigindex >= LCDXPIXELS)
 8002850:	f5b1 7ff0 	cmp.w	r1, #480	; 0x1e0
 8002854:	da03      	bge.n	800285e <lcd_trigplot+0x5e>
	trigindex++;
 8002856:	6021      	str	r1, [r4, #0]
		trigindex = 0;
}
 8002858:	b008      	add	sp, #32
 800285a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		trigindex = 0;
 800285e:	2300      	movs	r3, #0
 8002860:	6023      	str	r3, [r4, #0]
}
 8002862:	b008      	add	sp, #32
 8002864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		setlcdtext("t3.txt", "Triggers");
 8002868:	4927      	ldr	r1, [pc, #156]	; (8002908 <lcd_trigplot+0x108>)
 800286a:	4828      	ldr	r0, [pc, #160]	; (800290c <lcd_trigplot+0x10c>)
 800286c:	f7ff fcf6 	bl	800225c <setlcdtext>
		setlcdtext("t18.txt", "Triggers");
 8002870:	4925      	ldr	r1, [pc, #148]	; (8002908 <lcd_trigplot+0x108>)
 8002872:	4827      	ldr	r0, [pc, #156]	; (8002910 <lcd_trigplot+0x110>)
 8002874:	f7ff fcf2 	bl	800225c <setlcdtext>
		setlcdtext("t4.txt", "Noise");
 8002878:	4926      	ldr	r1, [pc, #152]	; (8002914 <lcd_trigplot+0x114>)
 800287a:	4827      	ldr	r0, [pc, #156]	; (8002918 <lcd_trigplot+0x118>)
 800287c:	f7ff fcee 	bl	800225c <setlcdtext>
		setlcdtext("t1.txt", "Noise");
 8002880:	4924      	ldr	r1, [pc, #144]	; (8002914 <lcd_trigplot+0x114>)
 8002882:	4826      	ldr	r0, [pc, #152]	; (800291c <lcd_trigplot+0x11c>)
 8002884:	f7ff fcea 	bl	800225c <setlcdtext>
		sprintf(str, "add 2,0,%d", trigvec[trigindex]);
 8002888:	6823      	ldr	r3, [r4, #0]
 800288a:	4925      	ldr	r1, [pc, #148]	; (8002920 <lcd_trigplot+0x120>)
 800288c:	4668      	mov	r0, sp
 800288e:	5cfa      	ldrb	r2, [r7, r3]
 8002890:	f022 ff9a 	bl	80257c8 <siprintf>
		writelcdcmd(str);
 8002894:	4668      	mov	r0, sp
 8002896:	f7ff fcc7 	bl	8002228 <writelcdcmd>
		sprintf(str, "add 5,0,%d", noisevec[trigindex]);
 800289a:	6823      	ldr	r3, [r4, #0]
 800289c:	4921      	ldr	r1, [pc, #132]	; (8002924 <lcd_trigplot+0x124>)
 800289e:	4668      	mov	r0, sp
 80028a0:	f818 2003 	ldrb.w	r2, [r8, r3]
 80028a4:	f022 ff90 	bl	80257c8 <siprintf>
		writelcdcmd(str);
 80028a8:	4668      	mov	r0, sp
 80028aa:	f7ff fcbd 	bl	8002228 <writelcdcmd>
		sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 80028ae:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 80028b0:	491d      	ldr	r1, [pc, #116]	; (8002928 <lcd_trigplot+0x128>)
 80028b2:	4668      	mov	r0, sp
 80028b4:	f022 ff88 	bl	80257c8 <siprintf>
		setlcdtext("t0.txt", str);
 80028b8:	4669      	mov	r1, sp
 80028ba:	481c      	ldr	r0, [pc, #112]	; (800292c <lcd_trigplot+0x12c>)
 80028bc:	f7ff fcce 	bl	800225c <setlcdtext>
		sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 80028c0:	f9b6 2000 	ldrsh.w	r2, [r6]
 80028c4:	4918      	ldr	r1, [pc, #96]	; (8002928 <lcd_trigplot+0x128>)
 80028c6:	4668      	mov	r0, sp
 80028c8:	2a00      	cmp	r2, #0
 80028ca:	bfb8      	it	lt
 80028cc:	4252      	neglt	r2, r2
 80028ce:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80028d2:	f022 ff79 	bl	80257c8 <siprintf>
		setlcdtext("t2.txt", str);
 80028d6:	4669      	mov	r1, sp
 80028d8:	4815      	ldr	r0, [pc, #84]	; (8002930 <lcd_trigplot+0x130>)
 80028da:	f7ff fcbf 	bl	800225c <setlcdtext>
		writelcdcmd("vis t3,1");
 80028de:	4815      	ldr	r0, [pc, #84]	; (8002934 <lcd_trigplot+0x134>)
 80028e0:	f7ff fca2 	bl	8002228 <writelcdcmd>
		writelcdcmd("vis t4,1");
 80028e4:	4814      	ldr	r0, [pc, #80]	; (8002938 <lcd_trigplot+0x138>)
 80028e6:	f7ff fc9f 	bl	8002228 <writelcdcmd>
	trigindex++;
 80028ea:	6821      	ldr	r1, [r4, #0]
 80028ec:	e7af      	b.n	800284e <lcd_trigplot+0x4e>
 80028ee:	bf00      	nop
 80028f0:	20001a00 	.word	0x20001a00
 80028f4:	20002f44 	.word	0x20002f44
 80028f8:	20000750 	.word	0x20000750
 80028fc:	20001c88 	.word	0x20001c88
 8002900:	20001ea4 	.word	0x20001ea4
 8002904:	20001ea8 	.word	0x20001ea8
 8002908:	0802a940 	.word	0x0802a940
 800290c:	0802a880 	.word	0x0802a880
 8002910:	0802a94c 	.word	0x0802a94c
 8002914:	0802a954 	.word	0x0802a954
 8002918:	0802a8fc 	.word	0x0802a8fc
 800291c:	0802a8a4 	.word	0x0802a8a4
 8002920:	0802a968 	.word	0x0802a968
 8002924:	0802a974 	.word	0x0802a974
 8002928:	0802a970 	.word	0x0802a970
 800292c:	0802a85c 	.word	0x0802a85c
 8002930:	0802a8f4 	.word	0x0802a8f4
 8002934:	0802a888 	.word	0x0802a888
 8002938:	0802a990 	.word	0x0802a990
 800293c:	20001aa8 	.word	0x20001aa8

08002940 <lcd_presscharts>:

/// PRESSURE //////////////
// display / refresh  the entire pressure chart
void lcd_presscharts() {
 8002940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int i, buffi;
	unsigned char str[32];

// refresh the labels as pior page queued commands can clobber them
	setlcdtext("t3.txt", "Pressure");
 8002944:	4920      	ldr	r1, [pc, #128]	; (80029c8 <lcd_presscharts+0x88>)
void lcd_presscharts() {
 8002946:	b088      	sub	sp, #32
	setlcdtext("t3.txt", "Pressure");
 8002948:	4820      	ldr	r0, [pc, #128]	; (80029cc <lcd_presscharts+0x8c>)
	sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
	setlcdtext("t0.txt", str);

//	writelcdcmd("tsw b2,1");	// enable touch controls
	writelcdcmd("b2.bco=123");		// normal grey
	buffi = pressindex;
 800294a:	f44f 75f0 	mov.w	r5, #480	; 0x1e0
	setlcdtext("t3.txt", "Pressure");
 800294e:	f7ff fc85 	bl	800225c <setlcdtext>
	setlcdtext("t18.txt", "Pressure");
 8002952:	491d      	ldr	r1, [pc, #116]	; (80029c8 <lcd_presscharts+0x88>)
 8002954:	481e      	ldr	r0, [pc, #120]	; (80029d0 <lcd_presscharts+0x90>)
 8002956:	f7ff fc81 	bl	800225c <setlcdtext>
	sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
 800295a:	4b1e      	ldr	r3, [pc, #120]	; (80029d4 <lcd_presscharts+0x94>)
 800295c:	4a1e      	ldr	r2, [pc, #120]	; (80029d8 <lcd_presscharts+0x98>)
 800295e:	4668      	mov	r0, sp
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	6812      	ldr	r2, [r2, #0]
 8002964:	089b      	lsrs	r3, r3, #2
 8002966:	491d      	ldr	r1, [pc, #116]	; (80029dc <lcd_presscharts+0x9c>)
 8002968:	f022 ff2e 	bl	80257c8 <siprintf>
	setlcdtext("t0.txt", str);
 800296c:	4669      	mov	r1, sp
 800296e:	481c      	ldr	r0, [pc, #112]	; (80029e0 <lcd_presscharts+0xa0>)
 8002970:	f7ff fc74 	bl	800225c <setlcdtext>
	writelcdcmd("b2.bco=123");		// normal grey
 8002974:	481b      	ldr	r0, [pc, #108]	; (80029e4 <lcd_presscharts+0xa4>)
 8002976:	f7ff fc57 	bl	8002228 <writelcdcmd>
	buffi = pressindex;
 800297a:	4b1b      	ldr	r3, [pc, #108]	; (80029e8 <lcd_presscharts+0xa8>)
 800297c:	4f1b      	ldr	r7, [pc, #108]	; (80029ec <lcd_presscharts+0xac>)
	for (i = 0; i < LCDXPIXELS; i++) {
		if (our_currentpage != 3)		// impatient user
			return;
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 800297e:	f8df 8078 	ldr.w	r8, [pc, #120]	; 80029f8 <lcd_presscharts+0xb8>
	buffi = pressindex;
 8002982:	681c      	ldr	r4, [r3, #0]
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 8002984:	4e1a      	ldr	r6, [pc, #104]	; (80029f0 <lcd_presscharts+0xb0>)
 8002986:	e010      	b.n	80029aa <lcd_presscharts+0x6a>
 8002988:	f818 2004 	ldrb.w	r2, [r8, r4]
		writelcdcmd(str);
		osDelay(15);

		buffi++;
 800298c:	3401      	adds	r4, #1
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 800298e:	f022 ff1b 	bl	80257c8 <siprintf>
		writelcdcmd(str);
 8002992:	4668      	mov	r0, sp
 8002994:	f7ff fc48 	bl	8002228 <writelcdcmd>
		osDelay(15);
 8002998:	200f      	movs	r0, #15
 800299a:	f012 fd91 	bl	80154c0 <osDelay>
		if (buffi > LCDXPIXELS)
			buffi = 0;
 800299e:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
 80029a2:	bfc8      	it	gt
 80029a4:	2400      	movgt	r4, #0
	for (i = 0; i < LCDXPIXELS; i++) {
 80029a6:	3d01      	subs	r5, #1
 80029a8:	d007      	beq.n	80029ba <lcd_presscharts+0x7a>
		if (our_currentpage != 3)		// impatient user
 80029aa:	783b      	ldrb	r3, [r7, #0]
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 80029ac:	4631      	mov	r1, r6
 80029ae:	4668      	mov	r0, sp
		if (our_currentpage != 3)		// impatient user
 80029b0:	2b03      	cmp	r3, #3
 80029b2:	d0e9      	beq.n	8002988 <lcd_presscharts+0x48>
	}
//	writelcdcmd("tsw b2,0");	// disable touch controls
	writelcdcmd("b2.bco=63422");		// normal grey
}
 80029b4:	b008      	add	sp, #32
 80029b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	writelcdcmd("b2.bco=63422");		// normal grey
 80029ba:	480e      	ldr	r0, [pc, #56]	; (80029f4 <lcd_presscharts+0xb4>)
 80029bc:	f7ff fc34 	bl	8002228 <writelcdcmd>
}
 80029c0:	b008      	add	sp, #32
 80029c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80029c6:	bf00      	nop
 80029c8:	0802a99c 	.word	0x0802a99c
 80029cc:	0802a880 	.word	0x0802a880
 80029d0:	0802a94c 	.word	0x0802a94c
 80029d4:	2000307c 	.word	0x2000307c
 80029d8:	20003080 	.word	0x20003080
 80029dc:	0802a9a8 	.word	0x0802a9a8
 80029e0:	0802a85c 	.word	0x0802a85c
 80029e4:	0802a95c 	.word	0x0802a95c
 80029e8:	20001c8c 	.word	0x20001c8c
 80029ec:	20001c88 	.word	0x20001c88
 80029f0:	0802a968 	.word	0x0802a968
 80029f4:	0802a980 	.word	0x0802a980
 80029f8:	20001c90 	.word	0x20001c90

080029fc <lcd_pressplot>:

// called at regular intervals to add a point to the display
// update lcd pressure memory,
// the page display may not be showing  (240 pix height)
void lcd_pressplot() {
 80029fc:	b570      	push	{r4, r5, r6, lr}
	volatile int p, pf, val;
	unsigned char str[32];

	p = pressure;
	pf = pressfrac >> 2;		// frac base was in quarters
 80029fe:	4d2c      	ldr	r5, [pc, #176]	; (8002ab0 <lcd_pressplot+0xb4>)
void lcd_pressplot() {
 8002a00:	b08c      	sub	sp, #48	; 0x30
	p = pressure;
 8002a02:	4c2c      	ldr	r4, [pc, #176]	; (8002ab4 <lcd_pressplot+0xb8>)

	p = pressure * 1000 + pf;
 8002a04:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
	pf = pressfrac >> 2;		// frac base was in quarters
 8002a08:	682a      	ldr	r2, [r5, #0]
	p = pressure;
 8002a0a:	6821      	ldr	r1, [r4, #0]
	pf = pressfrac >> 2;		// frac base was in quarters
 8002a0c:	0892      	lsrs	r2, r2, #2
	if (p < 93000)
 8002a0e:	482a      	ldr	r0, [pc, #168]	; (8002ab8 <lcd_pressplot+0xbc>)
	p = pressure;
 8002a10:	9101      	str	r1, [sp, #4]
	pf = pressfrac >> 2;		// frac base was in quarters
 8002a12:	9202      	str	r2, [sp, #8]
	p = pressure * 1000 + pf;
 8002a14:	9b02      	ldr	r3, [sp, #8]
 8002a16:	fb06 3301 	mla	r3, r6, r1, r3
 8002a1a:	9301      	str	r3, [sp, #4]
	if (p < 93000)
 8002a1c:	9b01      	ldr	r3, [sp, #4]
 8002a1e:	4283      	cmp	r3, r0
 8002a20:	dc01      	bgt.n	8002a26 <lcd_pressplot+0x2a>
		p = 93000;		// 93 HPa
 8002a22:	4b26      	ldr	r3, [pc, #152]	; (8002abc <lcd_pressplot+0xc0>)
 8002a24:	9301      	str	r3, [sp, #4]
	if (p > 103000)
 8002a26:	9a01      	ldr	r2, [sp, #4]
 8002a28:	4b25      	ldr	r3, [pc, #148]	; (8002ac0 <lcd_pressplot+0xc4>)
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	dd00      	ble.n	8002a30 <lcd_pressplot+0x34>
		p - 103000;		// 103 HPa
 8002a2e:	9b01      	ldr	r3, [sp, #4]

	p = p - 93000;
 8002a30:	9901      	ldr	r1, [sp, #4]
 8002a32:	4b24      	ldr	r3, [pc, #144]	; (8002ac4 <lcd_pressplot+0xc8>)
	val = p / (10000 / 240);		// scale for 240 Y steps on chart
 8002a34:	4a24      	ldr	r2, [pc, #144]	; (8002ac8 <lcd_pressplot+0xcc>)
	p = p - 93000;
 8002a36:	440b      	add	r3, r1
 8002a38:	9301      	str	r3, [sp, #4]
	val = p / (10000 / 240);		// scale for 240 Y steps on chart
 8002a3a:	9b01      	ldr	r3, [sp, #4]
 8002a3c:	fb82 1203 	smull	r1, r2, r2, r3
 8002a40:	17db      	asrs	r3, r3, #31
 8002a42:	ebc3 1322 	rsb	r3, r3, r2, asr #4
 8002a46:	9303      	str	r3, [sp, #12]

//	printf("pressure for LCD %d", val);

//	val = rand() & 0xFF;  // 0 - 255

	if (val < 0)
 8002a48:	9b03      	ldr	r3, [sp, #12]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	da01      	bge.n	8002a52 <lcd_pressplot+0x56>
		val = 0;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	9303      	str	r3, [sp, #12]
	if (val >= 240)
 8002a52:	9b03      	ldr	r3, [sp, #12]
 8002a54:	2bef      	cmp	r3, #239	; 0xef
 8002a56:	dd01      	ble.n	8002a5c <lcd_pressplot+0x60>
		val = 239;		// max Y
 8002a58:	23ef      	movs	r3, #239	; 0xef
 8002a5a:	9303      	str	r3, [sp, #12]
	pressvec[pressindex] = val;

	if (our_currentpage == 3) {		// if currently displaying on LCD
 8002a5c:	491b      	ldr	r1, [pc, #108]	; (8002acc <lcd_pressplot+0xd0>)
	pressvec[pressindex] = val;
 8002a5e:	9a03      	ldr	r2, [sp, #12]
 8002a60:	4e1b      	ldr	r6, [pc, #108]	; (8002ad0 <lcd_pressplot+0xd4>)
	if (our_currentpage == 3) {		// if currently displaying on LCD
 8002a62:	7809      	ldrb	r1, [r1, #0]
	pressvec[pressindex] = val;
 8002a64:	6833      	ldr	r3, [r6, #0]
 8002a66:	481b      	ldr	r0, [pc, #108]	; (8002ad4 <lcd_pressplot+0xd8>)
	if (our_currentpage == 3) {		// if currently displaying on LCD
 8002a68:	2903      	cmp	r1, #3
	pressvec[pressindex] = val;
 8002a6a:	54c2      	strb	r2, [r0, r3]
	if (our_currentpage == 3) {		// if currently displaying on LCD
 8002a6c:	d007      	beq.n	8002a7e <lcd_pressplot+0x82>

		// bring chart labels to the front
		writelcdcmd("vis t3,1");
	}

	pressindex++;
 8002a6e:	3301      	adds	r3, #1
	if (pressindex >= LCDXPIXELS)
 8002a70:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
		pressindex = 0;
 8002a74:	bfa8      	it	ge
 8002a76:	2300      	movge	r3, #0
 8002a78:	6033      	str	r3, [r6, #0]
}
 8002a7a:	b00c      	add	sp, #48	; 0x30
 8002a7c:	bd70      	pop	{r4, r5, r6, pc}
		sprintf(str, "add 2,0,%d", pressvec[pressindex]);
 8002a7e:	b2d2      	uxtb	r2, r2
 8002a80:	4915      	ldr	r1, [pc, #84]	; (8002ad8 <lcd_pressplot+0xdc>)
 8002a82:	a804      	add	r0, sp, #16
 8002a84:	f022 fea0 	bl	80257c8 <siprintf>
		writelcdcmd(str);
 8002a88:	a804      	add	r0, sp, #16
 8002a8a:	f7ff fbcd 	bl	8002228 <writelcdcmd>
		sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
 8002a8e:	682b      	ldr	r3, [r5, #0]
 8002a90:	6822      	ldr	r2, [r4, #0]
 8002a92:	a804      	add	r0, sp, #16
 8002a94:	089b      	lsrs	r3, r3, #2
 8002a96:	4911      	ldr	r1, [pc, #68]	; (8002adc <lcd_pressplot+0xe0>)
 8002a98:	f022 fe96 	bl	80257c8 <siprintf>
		setlcdtext("t0.txt", str);
 8002a9c:	a904      	add	r1, sp, #16
 8002a9e:	4810      	ldr	r0, [pc, #64]	; (8002ae0 <lcd_pressplot+0xe4>)
 8002aa0:	f7ff fbdc 	bl	800225c <setlcdtext>
		writelcdcmd("vis t3,1");
 8002aa4:	480f      	ldr	r0, [pc, #60]	; (8002ae4 <lcd_pressplot+0xe8>)
 8002aa6:	f7ff fbbf 	bl	8002228 <writelcdcmd>
	pressindex++;
 8002aaa:	6833      	ldr	r3, [r6, #0]
 8002aac:	e7df      	b.n	8002a6e <lcd_pressplot+0x72>
 8002aae:	bf00      	nop
 8002ab0:	2000307c 	.word	0x2000307c
 8002ab4:	20003080 	.word	0x20003080
 8002ab8:	00016b47 	.word	0x00016b47
 8002abc:	00016b48 	.word	0x00016b48
 8002ac0:	00019258 	.word	0x00019258
 8002ac4:	fffe94b8 	.word	0xfffe94b8
 8002ac8:	63e7063f 	.word	0x63e7063f
 8002acc:	20001c88 	.word	0x20001c88
 8002ad0:	20001c8c 	.word	0x20001c8c
 8002ad4:	20001c90 	.word	0x20001c90
 8002ad8:	0802a968 	.word	0x0802a968
 8002adc:	0802a9a8 	.word	0x0802a9a8
 8002ae0:	0802a85c 	.word	0x0802a85c
 8002ae4:	0802a888 	.word	0x0802a888

08002ae8 <lcd_controls>:

// refresh the entire control page on the lcd
lcd_controls() {
 8002ae8:	b500      	push	{lr}
	unsigned char str[48];

	osDelay(100);
 8002aea:	2064      	movs	r0, #100	; 0x64
lcd_controls() {
 8002aec:	b08d      	sub	sp, #52	; 0x34
	osDelay(100);
 8002aee:	f012 fce7 	bl	80154c0 <osDelay>
	if (our_currentpage == 4) {		// if currently displaying on LCD
 8002af2:	4b0f      	ldr	r3, [pc, #60]	; (8002b30 <lcd_controls+0x48>)
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	d002      	beq.n	8002b00 <lcd_controls+0x18>
//	sprintf(str,"%s Control Server IP: %lu.%lu.%lu.%lu", SERVER_DESTINATION, ip & 0xff, (ip & 0xff00) >> 8,
//			(ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
		sprintf(str, "Target UDP host: %s\n", udp_target);
		setlcdtext("t3.txt", str);
	}
}
 8002afa:	b00d      	add	sp, #52	; 0x34
 8002afc:	f85d fb04 	ldr.w	pc, [sp], #4
		setlcdtext("t0.txt", "Sound");
 8002b00:	490c      	ldr	r1, [pc, #48]	; (8002b34 <lcd_controls+0x4c>)
 8002b02:	480d      	ldr	r0, [pc, #52]	; (8002b38 <lcd_controls+0x50>)
 8002b04:	f7ff fbaa 	bl	800225c <setlcdtext>
		setlcdtext("t1.txt", "LEDS");
 8002b08:	490c      	ldr	r1, [pc, #48]	; (8002b3c <lcd_controls+0x54>)
 8002b0a:	480d      	ldr	r0, [pc, #52]	; (8002b40 <lcd_controls+0x58>)
 8002b0c:	f7ff fba6 	bl	800225c <setlcdtext>
		setlcdtext("t2.txt", "LCD Brightness");
 8002b10:	490c      	ldr	r1, [pc, #48]	; (8002b44 <lcd_controls+0x5c>)
 8002b12:	480d      	ldr	r0, [pc, #52]	; (8002b48 <lcd_controls+0x60>)
 8002b14:	f7ff fba2 	bl	800225c <setlcdtext>
		sprintf(str, "Target UDP host: %s\n", udp_target);
 8002b18:	4a0c      	ldr	r2, [pc, #48]	; (8002b4c <lcd_controls+0x64>)
 8002b1a:	490d      	ldr	r1, [pc, #52]	; (8002b50 <lcd_controls+0x68>)
 8002b1c:	4668      	mov	r0, sp
 8002b1e:	f022 fe53 	bl	80257c8 <siprintf>
		setlcdtext("t3.txt", str);
 8002b22:	4669      	mov	r1, sp
 8002b24:	480b      	ldr	r0, [pc, #44]	; (8002b54 <lcd_controls+0x6c>)
 8002b26:	f7ff fb99 	bl	800225c <setlcdtext>
}
 8002b2a:	b00d      	add	sp, #52	; 0x34
 8002b2c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002b30:	20001c88 	.word	0x20001c88
 8002b34:	0802a9b4 	.word	0x0802a9b4
 8002b38:	0802a85c 	.word	0x0802a85c
 8002b3c:	0802a9bc 	.word	0x0802a9bc
 8002b40:	0802a8a4 	.word	0x0802a8a4
 8002b44:	0802a9c4 	.word	0x0802a9c4
 8002b48:	0802a8f4 	.word	0x0802a8f4
 8002b4c:	20003158 	.word	0x20003158
 8002b50:	0802a9d4 	.word	0x0802a9d4
 8002b54:	0802a880 	.word	0x0802a880

08002b58 <lcd_pagechange>:
lcd_pagechange(uint8_t newpage) {
 8002b58:	b510      	push	{r4, lr}
	if (newpage == our_currentpage)			// we are already on the page the LCD is on
 8002b5a:	4c1b      	ldr	r4, [pc, #108]	; (8002bc8 <lcd_pagechange+0x70>)
 8002b5c:	7823      	ldrb	r3, [r4, #0]
 8002b5e:	4283      	cmp	r3, r0
 8002b60:	d016      	beq.n	8002b90 <lcd_pagechange+0x38>
	our_currentpage = newpage;
 8002b62:	7020      	strb	r0, [r4, #0]
	switch (newpage) {
 8002b64:	2805      	cmp	r0, #5
 8002b66:	d82a      	bhi.n	8002bbe <lcd_pagechange+0x66>
 8002b68:	e8df f000 	tbb	[pc, r0]
 8002b6c:	241f1a03 	.word	0x241f1a03
 8002b70:	1215      	.short	0x1215
		lcd_time();
 8002b72:	f7ff fc33 	bl	80023dc <lcd_time>
	lastday = timeinfo.tm_yday;
 8002b76:	4b15      	ldr	r3, [pc, #84]	; (8002bcc <lcd_pagechange+0x74>)
 8002b78:	4915      	ldr	r1, [pc, #84]	; (8002bd0 <lcd_pagechange+0x78>)
 8002b7a:	69d8      	ldr	r0, [r3, #28]
	strftime(buffer, sizeof(buffer), "%a %e %h %Y ", &timeinfo);
 8002b7c:	4a15      	ldr	r2, [pc, #84]	; (8002bd4 <lcd_pagechange+0x7c>)
	lastday = timeinfo.tm_yday;
 8002b7e:	6008      	str	r0, [r1, #0]
	strftime(buffer, sizeof(buffer), "%a %e %h %Y ", &timeinfo);
 8002b80:	2128      	movs	r1, #40	; 0x28
 8002b82:	4815      	ldr	r0, [pc, #84]	; (8002bd8 <lcd_pagechange+0x80>)
 8002b84:	f023 fc08 	bl	8026398 <strftime>
	setlcdtext("t1.txt", buffer);
 8002b88:	4913      	ldr	r1, [pc, #76]	; (8002bd8 <lcd_pagechange+0x80>)
 8002b8a:	4814      	ldr	r0, [pc, #80]	; (8002bdc <lcd_pagechange+0x84>)
 8002b8c:	f7ff fb66 	bl	800225c <setlcdtext>
	return (our_currentpage);
 8002b90:	7820      	ldrb	r0, [r4, #0]
 8002b92:	b2c0      	uxtb	r0, r0
}
 8002b94:	bd10      	pop	{r4, pc}
		lcd_controls();
 8002b96:	f7ff ffa7 	bl	8002ae8 <lcd_controls>
	return (our_currentpage);
 8002b9a:	7820      	ldrb	r0, [r4, #0]
 8002b9c:	b2c0      	uxtb	r0, r0
}
 8002b9e:	bd10      	pop	{r4, pc}
		lcd_showvars();		// display vars on the lcd
 8002ba0:	f7ff fcaa 	bl	80024f8 <lcd_showvars>
	return (our_currentpage);
 8002ba4:	7820      	ldrb	r0, [r4, #0]
 8002ba6:	b2c0      	uxtb	r0, r0
}
 8002ba8:	bd10      	pop	{r4, pc}
		lcd_trigcharts();		// display chart
 8002baa:	f7ff fd9d 	bl	80026e8 <lcd_trigcharts>
	return (our_currentpage);
 8002bae:	7820      	ldrb	r0, [r4, #0]
 8002bb0:	b2c0      	uxtb	r0, r0
}
 8002bb2:	bd10      	pop	{r4, pc}
		lcd_presscharts();			// display pressure chart
 8002bb4:	f7ff fec4 	bl	8002940 <lcd_presscharts>
	return (our_currentpage);
 8002bb8:	7820      	ldrb	r0, [r4, #0]
 8002bba:	b2c0      	uxtb	r0, r0
}
 8002bbc:	bd10      	pop	{r4, pc}
		printf("Unknown page number\n");
 8002bbe:	4808      	ldr	r0, [pc, #32]	; (8002be0 <lcd_pagechange+0x88>)
 8002bc0:	f022 fcb4 	bl	802552c <puts>
		break;
 8002bc4:	e7e4      	b.n	8002b90 <lcd_pagechange+0x38>
 8002bc6:	bf00      	nop
 8002bc8:	20001c88 	.word	0x20001c88
 8002bcc:	20001e7c 	.word	0x20001e7c
 8002bd0:	200019f8 	.word	0x200019f8
 8002bd4:	0802a894 	.word	0x0802a894
 8002bd8:	200018c8 	.word	0x200018c8
 8002bdc:	0802a8a4 	.word	0x0802a8a4
 8002be0:	0802a9ec 	.word	0x0802a9ec

08002be4 <lcd_event_process>:
int lcd_event_process(void) {
 8002be4:	b530      	push	{r4, r5, lr}
	result = isnexpkt(eventbuffer, sizeof(eventbuffer));
 8002be6:	4c8f      	ldr	r4, [pc, #572]	; (8002e24 <lcd_event_process+0x240>)
int lcd_event_process(void) {
 8002be8:	b083      	sub	sp, #12
	result = isnexpkt(eventbuffer, sizeof(eventbuffer));
 8002bea:	2120      	movs	r1, #32
 8002bec:	4620      	mov	r0, r4
 8002bee:	f7ff fb8b 	bl	8002308 <isnexpkt>
 8002bf2:	9001      	str	r0, [sp, #4]
	if (result <= 0) {
 8002bf4:	9b01      	ldr	r3, [sp, #4]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	dd47      	ble.n	8002c8a <lcd_event_process+0xa6>
		lcdstatus = eventbuffer[0];
 8002bfa:	7821      	ldrb	r1, [r4, #0]
 8002bfc:	4b8a      	ldr	r3, [pc, #552]	; (8002e28 <lcd_event_process+0x244>)
		if ((eventbuffer[0] >= NEX_SINV) && (eventbuffer[0] <= NEX_SLEN)) {	// a status code packet - eg error
 8002bfe:	2923      	cmp	r1, #35	; 0x23
		lcdstatus = eventbuffer[0];
 8002c00:	7019      	strb	r1, [r3, #0]
		if ((eventbuffer[0] >= NEX_SINV) && (eventbuffer[0] <= NEX_SLEN)) {	// a status code packet - eg error
 8002c02:	d925      	bls.n	8002c50 <lcd_event_process+0x6c>
			switch (eventbuffer[0]) {
 8002c04:	2965      	cmp	r1, #101	; 0x65
 8002c06:	d067      	beq.n	8002cd8 <lcd_event_process+0xf4>
 8002c08:	2966      	cmp	r1, #102	; 0x66
 8002c0a:	d046      	beq.n	8002c9a <lcd_event_process+0xb6>
 8002c0c:	2924      	cmp	r1, #36	; 0x24
 8002c0e:	d03f      	beq.n	8002c90 <lcd_event_process+0xac>
				printf("lcd_event_process: unknown response received 0x%x\n", eventbuffer[0]);
 8002c10:	4886      	ldr	r0, [pc, #536]	; (8002e2c <lcd_event_process+0x248>)
 8002c12:	f022 fbef 	bl	80253f4 <iprintf>
				i = 0;
 8002c16:	2300      	movs	r3, #0
 8002c18:	9300      	str	r3, [sp, #0]
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 8002c1a:	9b00      	ldr	r3, [sp, #0]
 8002c1c:	5ce3      	ldrb	r3, [r4, r3]
 8002c1e:	2bff      	cmp	r3, #255	; 0xff
 8002c20:	d00f      	beq.n	8002c42 <lcd_event_process+0x5e>
					printf(" 0x%02x", eventbuffer[i++]);
 8002c22:	4d83      	ldr	r5, [pc, #524]	; (8002e30 <lcd_event_process+0x24c>)
 8002c24:	e009      	b.n	8002c3a <lcd_event_process+0x56>
 8002c26:	9b00      	ldr	r3, [sp, #0]
 8002c28:	1c5a      	adds	r2, r3, #1
 8002c2a:	5ce1      	ldrb	r1, [r4, r3]
 8002c2c:	9200      	str	r2, [sp, #0]
 8002c2e:	f022 fbe1 	bl	80253f4 <iprintf>
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 8002c32:	9b00      	ldr	r3, [sp, #0]
 8002c34:	5ce3      	ldrb	r3, [r4, r3]
 8002c36:	2bff      	cmp	r3, #255	; 0xff
 8002c38:	d003      	beq.n	8002c42 <lcd_event_process+0x5e>
 8002c3a:	9b00      	ldr	r3, [sp, #0]
					printf(" 0x%02x", eventbuffer[i++]);
 8002c3c:	4628      	mov	r0, r5
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 8002c3e:	2b1f      	cmp	r3, #31
 8002c40:	d9f1      	bls.n	8002c26 <lcd_event_process+0x42>
				printf("\n");
 8002c42:	200a      	movs	r0, #10
 8002c44:	f022 fbee 	bl	8025424 <putchar>
				return (-1);
 8002c48:	f04f 30ff 	mov.w	r0, #4294967295
}
 8002c4c:	b003      	add	sp, #12
 8002c4e:	bd30      	pop	{r4, r5, pc}
			if (eventbuffer[0] != NEX_SOK) {		// returned status from instruction was not OK
 8002c50:	2901      	cmp	r1, #1
 8002c52:	d0fb      	beq.n	8002c4c <lcd_event_process+0x68>
				printf("Nextion reported: ");
 8002c54:	4877      	ldr	r0, [pc, #476]	; (8002e34 <lcd_event_process+0x250>)
 8002c56:	f022 fbcd 	bl	80253f4 <iprintf>
				switch (eventbuffer[0]) {
 8002c5a:	7821      	ldrb	r1, [r4, #0]
 8002c5c:	2924      	cmp	r1, #36	; 0x24
 8002c5e:	d846      	bhi.n	8002cee <lcd_event_process+0x10a>
 8002c60:	e8df f001 	tbb	[pc, r1]
 8002c64:	4582878c 	.word	0x4582878c
 8002c68:	45454545 	.word	0x45454545
 8002c6c:	45454545 	.word	0x45454545
 8002c70:	45454545 	.word	0x45454545
 8002c74:	457a4545 	.word	0x457a4545
 8002c78:	45454545 	.word	0x45454545
 8002c7c:	45724545 	.word	0x45724545
 8002c80:	4566456c 	.word	0x4566456c
 8002c84:	5a454560 	.word	0x5a454560
 8002c88:	54          	.byte	0x54
 8002c89:	00          	.byte	0x00
		return (result);		// 0 = nothing found, -1 = timeout
 8002c8a:	9801      	ldr	r0, [sp, #4]
}
 8002c8c:	b003      	add	sp, #12
 8002c8e:	bd30      	pop	{r4, r5, pc}
				printf("Serial Buffer Overflow!\n");
 8002c90:	4869      	ldr	r0, [pc, #420]	; (8002e38 <lcd_event_process+0x254>)
 8002c92:	f022 fc4b 	bl	802552c <puts>
				return (1);
 8002c96:	2001      	movs	r0, #1
 8002c98:	e7d8      	b.n	8002c4c <lcd_event_process+0x68>
				setlcddim(lcdbright);
 8002c9a:	4968      	ldr	r1, [pc, #416]	; (8002e3c <lcd_event_process+0x258>)
	dimtimer = DIMTIME;
 8002c9c:	f64e 2260 	movw	r2, #60000	; 0xea60
 8002ca0:	4b67      	ldr	r3, [pc, #412]	; (8002e40 <lcd_event_process+0x25c>)
				setlcddim(lcdbright);
 8002ca2:	6809      	ldr	r1, [r1, #0]
	setlcdbin("dim", level);
 8002ca4:	4867      	ldr	r0, [pc, #412]	; (8002e44 <lcd_event_process+0x260>)
 8002ca6:	2963      	cmp	r1, #99	; 0x63
	dimtimer = DIMTIME;
 8002ca8:	601a      	str	r2, [r3, #0]
	setlcdbin("dim", level);
 8002caa:	bf28      	it	cs
 8002cac:	2163      	movcs	r1, #99	; 0x63
 8002cae:	f7ff fafb 	bl	80022a8 <setlcdbin>
				if (((lcd_pagechange(eventbuffer[1]) < 0) || (lcd_pagechange(eventbuffer[1]) > 5)))	// page number limits
 8002cb2:	7860      	ldrb	r0, [r4, #1]
 8002cb4:	f7ff ff50 	bl	8002b58 <lcd_pagechange>
 8002cb8:	2800      	cmp	r0, #0
 8002cba:	db04      	blt.n	8002cc6 <lcd_event_process+0xe2>
 8002cbc:	7860      	ldrb	r0, [r4, #1]
 8002cbe:	f7ff ff4b 	bl	8002b58 <lcd_pagechange>
 8002cc2:	2805      	cmp	r0, #5
 8002cc4:	dd19      	ble.n	8002cfa <lcd_event_process+0x116>
					printf("lcd_event_process: invalid page received %d\n", lcd_pagechange(eventbuffer[1]));
 8002cc6:	7860      	ldrb	r0, [r4, #1]
 8002cc8:	f7ff ff46 	bl	8002b58 <lcd_pagechange>
 8002ccc:	4601      	mov	r1, r0
 8002cce:	485e      	ldr	r0, [pc, #376]	; (8002e48 <lcd_event_process+0x264>)
 8002cd0:	f022 fb90 	bl	80253f4 <iprintf>
			return (0);
 8002cd4:	2000      	movs	r0, #0
					printf("lcd_event_process: invalid page received %d\n", lcd_pagechange(eventbuffer[1]));
 8002cd6:	e7b9      	b.n	8002c4c <lcd_event_process+0x68>
				printf("lcd_event_process: Got Touch event %0x %0x %0x\n", eventbuffer[1], eventbuffer[2],
 8002cd8:	78e3      	ldrb	r3, [r4, #3]
 8002cda:	78a2      	ldrb	r2, [r4, #2]
 8002cdc:	7861      	ldrb	r1, [r4, #1]
 8002cde:	485b      	ldr	r0, [pc, #364]	; (8002e4c <lcd_event_process+0x268>)
 8002ce0:	f022 fb88 	bl	80253f4 <iprintf>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 6)) {		// p4 id 6 brightness slider
 8002ce4:	7863      	ldrb	r3, [r4, #1]
 8002ce6:	2b04      	cmp	r3, #4
 8002ce8:	d04e      	beq.n	8002d88 <lcd_event_process+0x1a4>
			return (0);
 8002cea:	2000      	movs	r0, #0
 8002cec:	e7ae      	b.n	8002c4c <lcd_event_process+0x68>
					printf("Error status 0x%02x\n\r", eventbuffer[0]);
 8002cee:	4858      	ldr	r0, [pc, #352]	; (8002e50 <lcd_event_process+0x26c>)
 8002cf0:	f022 fb80 	bl	80253f4 <iprintf>
				return (-1);		// some kindof error
 8002cf4:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8002cf8:	e7a8      	b.n	8002c4c <lcd_event_process+0x68>
					lcd_currentpage = lcd_pagechange(eventbuffer[1]);
 8002cfa:	7860      	ldrb	r0, [r4, #1]
 8002cfc:	f7ff ff2c 	bl	8002b58 <lcd_pagechange>
 8002d00:	4603      	mov	r3, r0
 8002d02:	4a54      	ldr	r2, [pc, #336]	; (8002e54 <lcd_event_process+0x270>)
			return (0);
 8002d04:	2000      	movs	r0, #0
					lcd_currentpage = lcd_pagechange(eventbuffer[1]);
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	7013      	strb	r3, [r2, #0]
 8002d0a:	e79f      	b.n	8002c4c <lcd_event_process+0x68>
					printf("Ser Buffer overflow\n");
 8002d0c:	4852      	ldr	r0, [pc, #328]	; (8002e58 <lcd_event_process+0x274>)
 8002d0e:	f022 fc0d 	bl	802552c <puts>
				return (-1);		// some kindof error
 8002d12:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8002d16:	e799      	b.n	8002c4c <lcd_event_process+0x68>
					printf("Variable name too long\n");
 8002d18:	4850      	ldr	r0, [pc, #320]	; (8002e5c <lcd_event_process+0x278>)
 8002d1a:	f022 fc07 	bl	802552c <puts>
				return (-1);		// some kindof error
 8002d1e:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8002d22:	e793      	b.n	8002c4c <lcd_event_process+0x68>
					printf("Invalid escape char\n");
 8002d24:	484e      	ldr	r0, [pc, #312]	; (8002e60 <lcd_event_process+0x27c>)
 8002d26:	f022 fc01 	bl	802552c <puts>
				return (-1);		// some kindof error
 8002d2a:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8002d2e:	e78d      	b.n	8002c4c <lcd_event_process+0x68>
					printf("Invalid number of parameters\n");
 8002d30:	484c      	ldr	r0, [pc, #304]	; (8002e64 <lcd_event_process+0x280>)
 8002d32:	f022 fbfb 	bl	802552c <puts>
				return (-1);		// some kindof error
 8002d36:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8002d3a:	e787      	b.n	8002c4c <lcd_event_process+0x68>
					printf("Attribute assignment failed\n");
 8002d3c:	484a      	ldr	r0, [pc, #296]	; (8002e68 <lcd_event_process+0x284>)
 8002d3e:	f022 fbf5 	bl	802552c <puts>
				return (-1);		// some kindof error
 8002d42:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8002d46:	e781      	b.n	8002c4c <lcd_event_process+0x68>
					printf("Invalid variable\n");		// so we might be on the wrong LCD page?
 8002d48:	4848      	ldr	r0, [pc, #288]	; (8002e6c <lcd_event_process+0x288>)
 8002d4a:	f022 fbef 	bl	802552c <puts>
					getlcdpage();						// no point in waiting for result to come in the rx queue
 8002d4e:	f000 f961 	bl	8003014 <getlcdpage>
				return (-1);		// some kindof error
 8002d52:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8002d56:	e779      	b.n	8002c4c <lcd_event_process+0x68>
					printf("Invalid waveform ID\n");
 8002d58:	4845      	ldr	r0, [pc, #276]	; (8002e70 <lcd_event_process+0x28c>)
 8002d5a:	f022 fbe7 	bl	802552c <puts>
					getlcdpage();						// no point in waiting for result to come in the rx queue
 8002d5e:	f000 f959 	bl	8003014 <getlcdpage>
				return (-1);		// some kindof error
 8002d62:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8002d66:	e771      	b.n	8002c4c <lcd_event_process+0x68>
					printf("Invalid Component ID\n");
 8002d68:	4842      	ldr	r0, [pc, #264]	; (8002e74 <lcd_event_process+0x290>)
 8002d6a:	f022 fbdf 	bl	802552c <puts>
					return (0);
 8002d6e:	2000      	movs	r0, #0
 8002d70:	e76c      	b.n	8002c4c <lcd_event_process+0x68>
					printf("Successful execution\n");
 8002d72:	4841      	ldr	r0, [pc, #260]	; (8002e78 <lcd_event_process+0x294>)
 8002d74:	f022 fbda 	bl	802552c <puts>
					return (0);
 8002d78:	2000      	movs	r0, #0
 8002d7a:	e767      	b.n	8002c4c <lcd_event_process+0x68>
					printf("Invalid command\n");
 8002d7c:	483f      	ldr	r0, [pc, #252]	; (8002e7c <lcd_event_process+0x298>)
 8002d7e:	f022 fbd5 	bl	802552c <puts>
				return (-1);		// some kindof error
 8002d82:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8002d86:	e761      	b.n	8002c4c <lcd_event_process+0x68>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 6)) {		// p4 id 6 brightness slider
 8002d88:	78a3      	ldrb	r3, [r4, #2]
 8002d8a:	2b06      	cmp	r3, #6
 8002d8c:	d012      	beq.n	8002db4 <lcd_event_process+0x1d0>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 8)) {		// p4 reset button
 8002d8e:	2b08      	cmp	r3, #8
 8002d90:	d039      	beq.n	8002e06 <lcd_event_process+0x222>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 2)) {		// p4 sound radio button
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d026      	beq.n	8002de4 <lcd_event_process+0x200>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 3)) {		// p4 LED radio button
 8002d96:	2b03      	cmp	r3, #3
 8002d98:	d1a7      	bne.n	8002cea <lcd_event_process+0x106>
					if (eventbuffer[3] == 1) 		// sound on
 8002d9a:	78e3      	ldrb	r3, [r4, #3]
 8002d9c:	4a38      	ldr	r2, [pc, #224]	; (8002e80 <lcd_event_process+0x29c>)
 8002d9e:	f1a3 0301 	sub.w	r3, r3, #1
					printf("LEDS touch\n");
 8002da2:	4838      	ldr	r0, [pc, #224]	; (8002e84 <lcd_event_process+0x2a0>)
					if (eventbuffer[3] == 1) 		// sound on
 8002da4:	fab3 f383 	clz	r3, r3
 8002da8:	095b      	lsrs	r3, r3, #5
 8002daa:	8013      	strh	r3, [r2, #0]
					printf("LEDS touch\n");
 8002dac:	f022 fbbe 	bl	802552c <puts>
			return (0);
 8002db0:	2000      	movs	r0, #0
 8002db2:	e74b      	b.n	8002c4c <lcd_event_process+0x68>
					lcdbright = eventbuffer[3];
 8002db4:	4b21      	ldr	r3, [pc, #132]	; (8002e3c <lcd_event_process+0x258>)
 8002db6:	78e2      	ldrb	r2, [r4, #3]
 8002db8:	601a      	str	r2, [r3, #0]
					if (lcdbright < 14)
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	2a0d      	cmp	r2, #13
 8002dbe:	dc01      	bgt.n	8002dc4 <lcd_event_process+0x1e0>
						lcdbright = 14;		// prevent black
 8002dc0:	220e      	movs	r2, #14
 8002dc2:	601a      	str	r2, [r3, #0]
					setlcddim(lcdbright);
 8002dc4:	6819      	ldr	r1, [r3, #0]
	dimtimer = DIMTIME;
 8002dc6:	f64e 2260 	movw	r2, #60000	; 0xea60
 8002dca:	4b1d      	ldr	r3, [pc, #116]	; (8002e40 <lcd_event_process+0x25c>)
	setlcdbin("dim", level);
 8002dcc:	2963      	cmp	r1, #99	; 0x63
 8002dce:	481d      	ldr	r0, [pc, #116]	; (8002e44 <lcd_event_process+0x260>)
	dimtimer = DIMTIME;
 8002dd0:	601a      	str	r2, [r3, #0]
	setlcdbin("dim", level);
 8002dd2:	bf28      	it	cs
 8002dd4:	2163      	movcs	r1, #99	; 0x63
 8002dd6:	f7ff fa67 	bl	80022a8 <setlcdbin>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 8)) {		// p4 reset button
 8002dda:	7863      	ldrb	r3, [r4, #1]
 8002ddc:	2b04      	cmp	r3, #4
 8002dde:	d184      	bne.n	8002cea <lcd_event_process+0x106>
 8002de0:	78a3      	ldrb	r3, [r4, #2]
 8002de2:	e7d4      	b.n	8002d8e <lcd_event_process+0x1aa>
					if (eventbuffer[3] == 1) 		// sound on
 8002de4:	78e3      	ldrb	r3, [r4, #3]
 8002de6:	4a28      	ldr	r2, [pc, #160]	; (8002e88 <lcd_event_process+0x2a4>)
 8002de8:	f1a3 0301 	sub.w	r3, r3, #1
					printf("Sound touch\n");
 8002dec:	4827      	ldr	r0, [pc, #156]	; (8002e8c <lcd_event_process+0x2a8>)
					if (eventbuffer[3] == 1) 		// sound on
 8002dee:	fab3 f383 	clz	r3, r3
 8002df2:	095b      	lsrs	r3, r3, #5
 8002df4:	8013      	strh	r3, [r2, #0]
					printf("Sound touch\n");
 8002df6:	f022 fb99 	bl	802552c <puts>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 3)) {		// p4 LED radio button
 8002dfa:	7863      	ldrb	r3, [r4, #1]
 8002dfc:	2b04      	cmp	r3, #4
 8002dfe:	f47f af74 	bne.w	8002cea <lcd_event_process+0x106>
 8002e02:	78a3      	ldrb	r3, [r4, #2]
 8002e04:	e7c7      	b.n	8002d96 <lcd_event_process+0x1b2>
					printf("Reboot touch\n");
 8002e06:	4822      	ldr	r0, [pc, #136]	; (8002e90 <lcd_event_process+0x2ac>)
 8002e08:	f022 fb90 	bl	802552c <puts>
					osDelay(100);
 8002e0c:	2064      	movs	r0, #100	; 0x64
 8002e0e:	f012 fb57 	bl	80154c0 <osDelay>
					rebootme();
 8002e12:	f000 fa93 	bl	800333c <rebootme>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 2)) {		// p4 sound radio button
 8002e16:	7863      	ldrb	r3, [r4, #1]
 8002e18:	2b04      	cmp	r3, #4
 8002e1a:	f47f af66 	bne.w	8002cea <lcd_event_process+0x106>
 8002e1e:	78a3      	ldrb	r3, [r4, #2]
 8002e20:	e7b7      	b.n	8002d92 <lcd_event_process+0x1ae>
 8002e22:	bf00      	nop
 8002e24:	200019d0 	.word	0x200019d0
 8002e28:	20001a94 	.word	0x20001a94
 8002e2c:	0802abb0 	.word	0x0802abb0
 8002e30:	0802abe4 	.word	0x0802abe4
 8002e34:	0802aa00 	.word	0x0802aa00
 8002e38:	0802ab10 	.word	0x0802ab10
 8002e3c:	20000014 	.word	0x20000014
 8002e40:	2000000c 	.word	0x2000000c
 8002e44:	0802a848 	.word	0x0802a848
 8002e48:	0802ab80 	.word	0x0802ab80
 8002e4c:	0802ab28 	.word	0x0802ab28
 8002e50:	0802aaf8 	.word	0x0802aaf8
 8002e54:	20001a04 	.word	0x20001a04
 8002e58:	0802aa50 	.word	0x0802aa50
 8002e5c:	0802aa38 	.word	0x0802aa38
 8002e60:	0802aa84 	.word	0x0802aa84
 8002e64:	0802aa64 	.word	0x0802aa64
 8002e68:	0802aa98 	.word	0x0802aa98
 8002e6c:	0802aa24 	.word	0x0802aa24
 8002e70:	0802aab4 	.word	0x0802aab4
 8002e74:	0802aae0 	.word	0x0802aae0
 8002e78:	0802aac8 	.word	0x0802aac8
 8002e7c:	0802aa14 	.word	0x0802aa14
 8002e80:	20000278 	.word	0x20000278
 8002e84:	0802ab74 	.word	0x0802ab74
 8002e88:	2000027e 	.word	0x2000027e
 8002e8c:	0802ab68 	.word	0x0802ab68
 8002e90:	0802ab58 	.word	0x0802ab58

08002e94 <processnex>:
void processnex() {		// process Nextion - called at regular intervals
 8002e94:	b570      	push	{r4, r5, r6, lr}
	switch (lcduart_error) {
 8002e96:	4d50      	ldr	r5, [pc, #320]	; (8002fd8 <processnex+0x144>)
void processnex() {		// process Nextion - called at regular intervals
 8002e98:	b0a2      	sub	sp, #136	; 0x88
	switch (lcduart_error) {
 8002e9a:	682b      	ldr	r3, [r5, #0]
 8002e9c:	2b04      	cmp	r3, #4
 8002e9e:	d06d      	beq.n	8002f7c <processnex+0xe8>
 8002ea0:	2b08      	cmp	r3, #8
 8002ea2:	d066      	beq.n	8002f72 <processnex+0xde>
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d04b      	beq.n	8002f40 <processnex+0xac>
 8002ea8:	4c4c      	ldr	r4, [pc, #304]	; (8002fdc <processnex+0x148>)
	lcduart_error = HAL_UART_ERROR_NONE;
 8002eaa:	2600      	movs	r6, #0
 8002eac:	602e      	str	r6, [r5, #0]
	if (lcd_initflag == 1) {		// full init
 8002eae:	6823      	ldr	r3, [r4, #0]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d04e      	beq.n	8002f52 <processnex+0xbe>
	if (lcd_initflag == 2) {	// wait after giving cmd for lcd to change LCD to fast
 8002eb4:	6823      	ldr	r3, [r4, #0]
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d07f      	beq.n	8002fba <processnex+0x126>
	if (lcd_initflag == 3) {	// uart only
 8002eba:	6823      	ldr	r3, [r4, #0]
 8002ebc:	2b03      	cmp	r3, #3
 8002ebe:	d069      	beq.n	8002f94 <processnex+0x100>
	lcd_rxdma();		// get any new characters received
 8002ec0:	f7ff f974 	bl	80021ac <lcd_rxdma>
	result = lcd_event_process();	// this can trigger the lcd_reinit flag
 8002ec4:	f7ff fe8e 	bl	8002be4 <lcd_event_process>
	if (dimtimer > 50000) {
 8002ec8:	4a45      	ldr	r2, [pc, #276]	; (8002fe0 <processnex+0x14c>)
 8002eca:	f24c 3150 	movw	r1, #50000	; 0xc350
	result = lcd_event_process();	// this can trigger the lcd_reinit flag
 8002ece:	9001      	str	r0, [sp, #4]
	if (dimtimer > 50000) {
 8002ed0:	6813      	ldr	r3, [r2, #0]
 8002ed2:	428b      	cmp	r3, r1
 8002ed4:	d903      	bls.n	8002ede <processnex+0x4a>
		dimtimer--;
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	6013      	str	r3, [r2, #0]
}
 8002eda:	b022      	add	sp, #136	; 0x88
 8002edc:	bd70      	pop	{r4, r5, r6, pc}
		i = lcdbright - (((lcdbright >> 1) + (lcdbright >> 2) + (lcdbright >> 4)));		// - 87.5% dim
 8002ede:	4841      	ldr	r0, [pc, #260]	; (8002fe4 <processnex+0x150>)
		dimtimer = 60000;
 8002ee0:	f64e 2360 	movw	r3, #60000	; 0xea60
		i = lcdbright - (((lcdbright >> 1) + (lcdbright >> 2) + (lcdbright >> 4)));		// - 87.5% dim
 8002ee4:	6801      	ldr	r1, [r0, #0]
		dimtimer = 60000;
 8002ee6:	6013      	str	r3, [r2, #0]
		i = lcdbright - (((lcdbright >> 1) + (lcdbright >> 2) + (lcdbright >> 4)));		// - 87.5% dim
 8002ee8:	6804      	ldr	r4, [r0, #0]
 8002eea:	6803      	ldr	r3, [r0, #0]
 8002eec:	6802      	ldr	r2, [r0, #0]
 8002eee:	109b      	asrs	r3, r3, #2
 8002ef0:	eb03 0364 	add.w	r3, r3, r4, asr #1
 8002ef4:	eb03 1322 	add.w	r3, r3, r2, asr #4
 8002ef8:	1aca      	subs	r2, r1, r3
		if (i < 2)
 8002efa:	2a01      	cmp	r2, #1
 8002efc:	dd45      	ble.n	8002f8a <processnex+0xf6>
 8002efe:	2a63      	cmp	r2, #99	; 0x63
		i = lcdbright - (((lcdbright >> 1) + (lcdbright >> 2) + (lcdbright >> 4)));		// - 87.5% dim
 8002f00:	4939      	ldr	r1, [pc, #228]	; (8002fe8 <processnex+0x154>)
 8002f02:	4613      	mov	r3, r2
 8002f04:	bf28      	it	cs
 8002f06:	2363      	movcs	r3, #99	; 0x63
 8002f08:	600a      	str	r2, [r1, #0]
	sprintf(buffer, "%s=%lu", id, value);
 8002f0a:	4a38      	ldr	r2, [pc, #224]	; (8002fec <processnex+0x158>)
 8002f0c:	a802      	add	r0, sp, #8
 8002f0e:	4938      	ldr	r1, [pc, #224]	; (8002ff0 <processnex+0x15c>)
 8002f10:	f022 fc5a 	bl	80257c8 <siprintf>
	strcpy(pkt, str);
 8002f14:	a902      	add	r1, sp, #8
 8002f16:	a80a      	add	r0, sp, #40	; 0x28
 8002f18:	f022 fce7 	bl	80258ea <stpcpy>
	strcat(pkt, "\xff\xff\xff");
 8002f1c:	4935      	ldr	r1, [pc, #212]	; (8002ff4 <processnex+0x160>)
	if (!(lcd_txblocked))
 8002f1e:	4b36      	ldr	r3, [pc, #216]	; (8002ff8 <processnex+0x164>)
	strcpy(pkt, str);
 8002f20:	4602      	mov	r2, r0
	strcat(pkt, "\xff\xff\xff");
 8002f22:	6808      	ldr	r0, [r1, #0]
	if (!(lcd_txblocked))
 8002f24:	681b      	ldr	r3, [r3, #0]
	strcat(pkt, "\xff\xff\xff");
 8002f26:	6010      	str	r0, [r2, #0]
	if (!(lcd_txblocked))
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d152      	bne.n	8002fd2 <processnex+0x13e>
		return (lcd_puts(pkt));
 8002f2c:	a80a      	add	r0, sp, #40	; 0x28
 8002f2e:	f7ff f905 	bl	800213c <lcd_puts>
	result = writelcdcmd(buffer);
 8002f32:	900a      	str	r0, [sp, #40]	; 0x28
	if (result == -1) {		// wait for response
 8002f34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f36:	3301      	adds	r3, #1
 8002f38:	d047      	beq.n	8002fca <processnex+0x136>
	return (result);
 8002f3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
}
 8002f3c:	b022      	add	sp, #136	; 0x88
 8002f3e:	bd70      	pop	{r4, r5, r6, pc}
		printf("LCD UART NOISE\n");
 8002f40:	4c26      	ldr	r4, [pc, #152]	; (8002fdc <processnex+0x148>)
	lcduart_error = HAL_UART_ERROR_NONE;
 8002f42:	2600      	movs	r6, #0
		printf("LCD UART NOISE\n");
 8002f44:	482d      	ldr	r0, [pc, #180]	; (8002ffc <processnex+0x168>)
 8002f46:	f022 faf1 	bl	802552c <puts>
	lcduart_error = HAL_UART_ERROR_NONE;
 8002f4a:	602e      	str	r6, [r5, #0]
	if (lcd_initflag == 1) {		// full init
 8002f4c:	6823      	ldr	r3, [r4, #0]
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d1b0      	bne.n	8002eb4 <processnex+0x20>
		printf("processnex: calling lcd_uart_init(9600)\n");
 8002f52:	482b      	ldr	r0, [pc, #172]	; (8003000 <processnex+0x16c>)
		lcduart_error = HAL_UART_ERROR_NONE;
 8002f54:	602e      	str	r6, [r5, #0]
		printf("processnex: calling lcd_uart_init(9600)\n");
 8002f56:	f022 fae9 	bl	802552c <puts>
		lcd_uart_init(9600);	// switch us to 9600
 8002f5a:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8002f5e:	f7ff f81f 	bl	8001fa0 <lcd_uart_init>
		lcd_init(9600);		// try to reset LCD
 8002f62:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8002f66:	f7ff f863 	bl	8002030 <lcd_init>
		lcd_initflag = 2;		// request wait for lcd to process baud speedup command
 8002f6a:	2302      	movs	r3, #2
 8002f6c:	6023      	str	r3, [r4, #0]
}
 8002f6e:	b022      	add	sp, #136	; 0x88
 8002f70:	bd70      	pop	{r4, r5, r6, pc}
		printf("LCD UART OVERRUN\n");
 8002f72:	4824      	ldr	r0, [pc, #144]	; (8003004 <processnex+0x170>)
 8002f74:	4c19      	ldr	r4, [pc, #100]	; (8002fdc <processnex+0x148>)
 8002f76:	f022 fad9 	bl	802552c <puts>
 8002f7a:	e796      	b.n	8002eaa <processnex+0x16>
		printf("LCD UART FRAMING\n");
 8002f7c:	4822      	ldr	r0, [pc, #136]	; (8003008 <processnex+0x174>)
 8002f7e:	f022 fad5 	bl	802552c <puts>
		lcd_initflag = 1;		// assume display has dropped back to 9600
 8002f82:	4c16      	ldr	r4, [pc, #88]	; (8002fdc <processnex+0x148>)
 8002f84:	2301      	movs	r3, #1
 8002f86:	6023      	str	r3, [r4, #0]
		break;
 8002f88:	e78f      	b.n	8002eaa <processnex+0x16>
			i = 2;	// prevent black
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	4916      	ldr	r1, [pc, #88]	; (8002fe8 <processnex+0x154>)
 8002f8e:	4613      	mov	r3, r2
 8002f90:	600a      	str	r2, [r1, #0]
 8002f92:	e7ba      	b.n	8002f0a <processnex+0x76>
		printf("processnex: calling lcd_uart_init(230400)\n");
 8002f94:	481d      	ldr	r0, [pc, #116]	; (800300c <processnex+0x178>)
		lcduart_error = HAL_UART_ERROR_NONE;
 8002f96:	602e      	str	r6, [r5, #0]
		printf("processnex: calling lcd_uart_init(230400)\n");
 8002f98:	f022 fac8 	bl	802552c <puts>
		lcd_uart_init(230400);
 8002f9c:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 8002fa0:	f7fe fffe 	bl	8001fa0 <lcd_uart_init>
		lcd_init(230400);		// try to reset LCD
 8002fa4:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 8002fa8:	f7ff f842 	bl	8002030 <lcd_init>
		osDelay(100);
 8002fac:	2064      	movs	r0, #100	; 0x64
		lcd_initflag = 0;		// done
 8002fae:	6026      	str	r6, [r4, #0]
}
 8002fb0:	b022      	add	sp, #136	; 0x88
 8002fb2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		osDelay(100);
 8002fb6:	f012 ba83 	b.w	80154c0 <osDelay>
		osDelay(500);
 8002fba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002fbe:	f012 fa7f 	bl	80154c0 <osDelay>
		lcd_initflag = 3;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	6023      	str	r3, [r4, #0]
}
 8002fc6:	b022      	add	sp, #136	; 0x88
 8002fc8:	bd70      	pop	{r4, r5, r6, pc}
		printf("setlcdbin: Cmd failed\n\r");  // never happens always 0
 8002fca:	4811      	ldr	r0, [pc, #68]	; (8003010 <processnex+0x17c>)
 8002fcc:	f022 fa12 	bl	80253f4 <iprintf>
 8002fd0:	e7b3      	b.n	8002f3a <processnex+0xa6>
		return (-1);
 8002fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8002fd6:	e7ac      	b.n	8002f32 <processnex+0x9e>
 8002fd8:	20001a98 	.word	0x20001a98
 8002fdc:	20001a08 	.word	0x20001a08
 8002fe0:	2000000c 	.word	0x2000000c
 8002fe4:	20000014 	.word	0x20000014
 8002fe8:	200019f0 	.word	0x200019f0
 8002fec:	0802a848 	.word	0x0802a848
 8002ff0:	0802a828 	.word	0x0802a828
 8002ff4:	0802a79c 	.word	0x0802a79c
 8002ff8:	20001a0c 	.word	0x20001a0c
 8002ffc:	0802abec 	.word	0x0802abec
 8003000:	0802ac24 	.word	0x0802ac24
 8003004:	0802ac10 	.word	0x0802ac10
 8003008:	0802abfc 	.word	0x0802abfc
 800300c:	0802ac4c 	.word	0x0802ac4c
 8003010:	0802a830 	.word	0x0802a830

08003014 <getlcdpage>:
int getlcdpage(void) {
 8003014:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	printf("getlcdpage:\n");
 8003018:	4842      	ldr	r0, [pc, #264]	; (8003124 <getlcdpage+0x110>)
int getlcdpage(void) {
 800301a:	b09b      	sub	sp, #108	; 0x6c
	printf("getlcdpage:\n");
 800301c:	f022 fa86 	bl	802552c <puts>
	lcd_txblocked = 1;		// stop others sending to the LCD
 8003020:	f8df 811c 	ldr.w	r8, [pc, #284]	; 8003140 <getlcdpage+0x12c>
 8003024:	2301      	movs	r3, #1
	strcpy(pkt, str);
 8003026:	4e40      	ldr	r6, [pc, #256]	; (8003128 <getlcdpage+0x114>)
	osDelay(150);			// wait for Tx queue to clear and hopefully Rx queue
 8003028:	2096      	movs	r0, #150	; 0x96
	strcat(pkt, "\xff\xff\xff");
 800302a:	4f40      	ldr	r7, [pc, #256]	; (800312c <getlcdpage+0x118>)
	lcd_txblocked = 1;		// stop others sending to the LCD
 800302c:	f8c8 3000 	str.w	r3, [r8]
	osDelay(150);			// wait for Tx queue to clear and hopefully Rx queue
 8003030:	f012 fa46 	bl	80154c0 <osDelay>
	lcdstatus = 0xff;
 8003034:	4d3e      	ldr	r5, [pc, #248]	; (8003130 <getlcdpage+0x11c>)
 8003036:	23ff      	movs	r3, #255	; 0xff
	strcpy(pkt, str);
 8003038:	e896 0003 	ldmia.w	r6, {r0, r1}
	lcdstatus = 0xff;
 800303c:	702b      	strb	r3, [r5, #0]
	strcpy(pkt, str);
 800303e:	9002      	str	r0, [sp, #8]
	strcat(pkt, "\xff\xff\xff");
 8003040:	6838      	ldr	r0, [r7, #0]
	strcpy(pkt, str);
 8003042:	f8ad 100c 	strh.w	r1, [sp, #12]
	strcat(pkt, "\xff\xff\xff");
 8003046:	f8cd 000e 	str.w	r0, [sp, #14]
	return (lcd_puts(pkt));
 800304a:	a802      	add	r0, sp, #8
 800304c:	f7ff f876 	bl	800213c <lcd_puts>
	result = intwritelcdcmd("sendme");
 8003050:	9001      	str	r0, [sp, #4]
	if (result == -1) {		// send err
 8003052:	9b01      	ldr	r3, [sp, #4]
 8003054:	3301      	adds	r3, #1
 8003056:	d060      	beq.n	800311a <getlcdpage+0x106>
	processnex();
 8003058:	f7ff ff1c 	bl	8002e94 <processnex>
	while (lcdstatus == 0xff) {
 800305c:	782b      	ldrb	r3, [r5, #0]
 800305e:	2bff      	cmp	r3, #255	; 0xff
 8003060:	d121      	bne.n	80030a6 <getlcdpage+0x92>
 8003062:	4c34      	ldr	r4, [pc, #208]	; (8003134 <getlcdpage+0x120>)
 8003064:	e007      	b.n	8003076 <getlcdpage+0x62>
		trys++;
 8003066:	6022      	str	r2, [r4, #0]
		osDelay(1);
 8003068:	f012 fa2a 	bl	80154c0 <osDelay>
		processnex();
 800306c:	f7ff ff12 	bl	8002e94 <processnex>
	while (lcdstatus == 0xff) {
 8003070:	782b      	ldrb	r3, [r5, #0]
 8003072:	2bff      	cmp	r3, #255	; 0xff
 8003074:	d117      	bne.n	80030a6 <getlcdpage+0x92>
		if (trys > 1000) {
 8003076:	6823      	ldr	r3, [r4, #0]
		osDelay(1);
 8003078:	2001      	movs	r0, #1
		if (trys > 1000) {
 800307a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
		trys++;
 800307e:	eb03 0200 	add.w	r2, r3, r0
		if (trys > 1000) {
 8003082:	d9f0      	bls.n	8003066 <getlcdpage+0x52>
			printf("getlcdack: Timeout waiting for LCD response\n\r");
 8003084:	482c      	ldr	r0, [pc, #176]	; (8003138 <getlcdpage+0x124>)
 8003086:	f022 f9b5 	bl	80253f4 <iprintf>
			trys = 0;
 800308a:	2300      	movs	r3, #0
 800308c:	6023      	str	r3, [r4, #0]
 800308e:	23ff      	movs	r3, #255	; 0xff
	result = lcd_getlack();		// wait for a response
 8003090:	9301      	str	r3, [sp, #4]
	while (result == 0xff) {	// try again
 8003092:	9b01      	ldr	r3, [sp, #4]
 8003094:	2bff      	cmp	r3, #255	; 0xff
 8003096:	d00c      	beq.n	80030b2 <getlcdpage+0x9e>
	lcd_txblocked = 0;		// allow others sending to the LCD
 8003098:	2300      	movs	r3, #0
 800309a:	f8c8 3000 	str.w	r3, [r8]
	return (result);
 800309e:	9801      	ldr	r0, [sp, #4]
}
 80030a0:	b01b      	add	sp, #108	; 0x6c
 80030a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return (lcdstatus);
 80030a6:	782b      	ldrb	r3, [r5, #0]
 80030a8:	b2db      	uxtb	r3, r3
	result = lcd_getlack();		// wait for a response
 80030aa:	9301      	str	r3, [sp, #4]
	while (result == 0xff) {	// try again
 80030ac:	9b01      	ldr	r3, [sp, #4]
 80030ae:	2bff      	cmp	r3, #255	; 0xff
 80030b0:	d1f2      	bne.n	8003098 <getlcdpage+0x84>
	strcat(pkt, "\xff\xff\xff");
 80030b2:	683f      	ldr	r7, [r7, #0]
			printf("getlcdpage2: Cmd failed\n\r");
 80030b4:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8003144 <getlcdpage+0x130>
 80030b8:	4c1e      	ldr	r4, [pc, #120]	; (8003134 <getlcdpage+0x120>)
	strcat(pkt, "\xff\xff\xff");
 80030ba:	f8cd 700e 	str.w	r7, [sp, #14]
	strcpy(pkt, str);
 80030be:	e896 0003 	ldmia.w	r6, {r0, r1}
 80030c2:	9002      	str	r0, [sp, #8]
	return (lcd_puts(pkt));
 80030c4:	a802      	add	r0, sp, #8
	strcpy(pkt, str);
 80030c6:	f8ad 100c 	strh.w	r1, [sp, #12]
	return (lcd_puts(pkt));
 80030ca:	f7ff f837 	bl	800213c <lcd_puts>
		result = intwritelcdcmd("sendme");
 80030ce:	9001      	str	r0, [sp, #4]
		if (result == -1) {		// send err
 80030d0:	9b01      	ldr	r3, [sp, #4]
 80030d2:	3301      	adds	r3, #1
 80030d4:	d10a      	bne.n	80030ec <getlcdpage+0xd8>
 80030d6:	e01c      	b.n	8003112 <getlcdpage+0xfe>
		if (trys > 1000) {
 80030d8:	6823      	ldr	r3, [r4, #0]
		osDelay(1);
 80030da:	2001      	movs	r0, #1
		if (trys > 1000) {
 80030dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
		trys++;
 80030e0:	eb03 0200 	add.w	r2, r3, r0
		if (trys > 1000) {
 80030e4:	d80e      	bhi.n	8003104 <getlcdpage+0xf0>
		trys++;
 80030e6:	6022      	str	r2, [r4, #0]
		osDelay(1);
 80030e8:	f012 f9ea 	bl	80154c0 <osDelay>
		processnex();
 80030ec:	f7ff fed2 	bl	8002e94 <processnex>
	while (lcdstatus == 0xff) {
 80030f0:	782b      	ldrb	r3, [r5, #0]
 80030f2:	2bff      	cmp	r3, #255	; 0xff
 80030f4:	d0f0      	beq.n	80030d8 <getlcdpage+0xc4>
	return (lcdstatus);
 80030f6:	782b      	ldrb	r3, [r5, #0]
 80030f8:	b2db      	uxtb	r3, r3
		result = lcd_getlack();		// wait for a response
 80030fa:	9301      	str	r3, [sp, #4]
	while (result == 0xff) {	// try again
 80030fc:	9b01      	ldr	r3, [sp, #4]
 80030fe:	2bff      	cmp	r3, #255	; 0xff
 8003100:	d0db      	beq.n	80030ba <getlcdpage+0xa6>
 8003102:	e7c9      	b.n	8003098 <getlcdpage+0x84>
			printf("getlcdack: Timeout waiting for LCD response\n\r");
 8003104:	480c      	ldr	r0, [pc, #48]	; (8003138 <getlcdpage+0x124>)
 8003106:	f022 f975 	bl	80253f4 <iprintf>
			trys = 0;
 800310a:	2200      	movs	r2, #0
 800310c:	23ff      	movs	r3, #255	; 0xff
 800310e:	6022      	str	r2, [r4, #0]
			return (-1);
 8003110:	e7f3      	b.n	80030fa <getlcdpage+0xe6>
			printf("getlcdpage2: Cmd failed\n\r");
 8003112:	4648      	mov	r0, r9
 8003114:	f022 f96e 	bl	80253f4 <iprintf>
 8003118:	e7e8      	b.n	80030ec <getlcdpage+0xd8>
		printf("getlcdpage: Cmd failed\n\r");
 800311a:	4808      	ldr	r0, [pc, #32]	; (800313c <getlcdpage+0x128>)
 800311c:	f022 f96a 	bl	80253f4 <iprintf>
 8003120:	e79a      	b.n	8003058 <getlcdpage+0x44>
 8003122:	bf00      	nop
 8003124:	0802aca8 	.word	0x0802aca8
 8003128:	0802acb4 	.word	0x0802acb4
 800312c:	0802a79c 	.word	0x0802a79c
 8003130:	20001a94 	.word	0x20001a94
 8003134:	20002088 	.word	0x20002088
 8003138:	0802ac78 	.word	0x0802ac78
 800313c:	0802acbc 	.word	0x0802acbc
 8003140:	20001a0c 	.word	0x20001a0c
 8003144:	0802acd8 	.word	0x0802acd8

08003148 <MX_NVIC_Init>:

/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void) {
 8003148:	b508      	push	{r3, lr}
	/* USART2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART2_IRQn, 7, 0);
 800314a:	2200      	movs	r2, #0
 800314c:	2107      	movs	r1, #7
 800314e:	2026      	movs	r0, #38	; 0x26
 8003150:	f005 fca6 	bl	8008aa0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003154:	2026      	movs	r0, #38	; 0x26
 8003156:	f005 fced 	bl	8008b34 <HAL_NVIC_EnableIRQ>
	/* USART6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART6_IRQn, 6, 0);
 800315a:	2200      	movs	r2, #0
 800315c:	2106      	movs	r1, #6
 800315e:	2047      	movs	r0, #71	; 0x47
 8003160:	f005 fc9e 	bl	8008aa0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003164:	2047      	movs	r0, #71	; 0x47
 8003166:	f005 fce5 	bl	8008b34 <HAL_NVIC_EnableIRQ>
	/* ADC_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 800316a:	2200      	movs	r2, #0
 800316c:	2106      	movs	r1, #6
 800316e:	2012      	movs	r0, #18
 8003170:	f005 fc96 	bl	8008aa0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003174:	2012      	movs	r0, #18
 8003176:	f005 fcdd 	bl	8008b34 <HAL_NVIC_EnableIRQ>
	/* EXTI15_10_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 800317a:	2200      	movs	r2, #0
 800317c:	2106      	movs	r1, #6
 800317e:	2028      	movs	r0, #40	; 0x28
 8003180:	f005 fc8e 	bl	8008aa0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003184:	2028      	movs	r0, #40	; 0x28
 8003186:	f005 fcd5 	bl	8008b34 <HAL_NVIC_EnableIRQ>
	/* TIM8_TRG_COM_TIM14_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 1, 0);
 800318a:	202d      	movs	r0, #45	; 0x2d
 800318c:	2200      	movs	r2, #0
 800318e:	2101      	movs	r1, #1
 8003190:	f005 fc86 	bl	8008aa0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8003194:	202d      	movs	r0, #45	; 0x2d
}
 8003196:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800319a:	f005 bccb 	b.w	8008b34 <HAL_NVIC_EnableIRQ>
 800319e:	bf00      	nop

080031a0 <netif_status_callbk_fn>:
	}
}

void netif_status_callbk_fn(struct netif *netif) {

	printf("netif_status changed\n");
 80031a0:	4801      	ldr	r0, [pc, #4]	; (80031a8 <netif_status_callbk_fn+0x8>)
 80031a2:	f022 b9c3 	b.w	802552c <puts>
 80031a6:	bf00      	nop
 80031a8:	0802ad08 	.word	0x0802ad08

080031ac <Callback01>:
}

/* Callback01 function */
void Callback01(void const *argument) {
	/* USER CODE BEGIN Callback01 */
	printf("Callback01\n");
 80031ac:	4801      	ldr	r0, [pc, #4]	; (80031b4 <Callback01+0x8>)
 80031ae:	f022 b9bd 	b.w	802552c <puts>
 80031b2:	bf00      	nop
 80031b4:	0802ad20 	.word	0x0802ad20

080031b8 <_write>:
	if (file == 1) {
 80031b8:	2801      	cmp	r0, #1
int _write(int file, char *ptr, int len) {
 80031ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031bc:	460c      	mov	r4, r1
 80031be:	4617      	mov	r7, r2
	if (file == 1) {
 80031c0:	d00e      	beq.n	80031e0 <_write+0x28>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80031c2:	2a00      	cmp	r2, #0
 80031c4:	dd0a      	ble.n	80031dc <_write+0x24>
 80031c6:	188e      	adds	r6, r1, r2
			HAL_UART_Transmit(&huart5, (uint8_t*) *ptr++, 1, 10);
 80031c8:	4d0b      	ldr	r5, [pc, #44]	; (80031f8 <_write+0x40>)
 80031ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031ce:	230a      	movs	r3, #10
 80031d0:	2201      	movs	r2, #1
 80031d2:	4628      	mov	r0, r5
 80031d4:	f00f fe80 	bl	8012ed8 <HAL_UART_Transmit>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80031d8:	42a6      	cmp	r6, r4
 80031da:	d1f6      	bne.n	80031ca <_write+0x12>
}
 80031dc:	4638      	mov	r0, r7
 80031de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80031e0:	2a00      	cmp	r2, #0
 80031e2:	ddfb      	ble.n	80031dc <_write+0x24>
 80031e4:	188d      	adds	r5, r1, r2
			__io_putchar(*ptr++);
 80031e6:	f814 0b01 	ldrb.w	r0, [r4], #1
 80031ea:	f001 ff01 	bl	8004ff0 <__io_putchar>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80031ee:	42ac      	cmp	r4, r5
 80031f0:	d1f9      	bne.n	80031e6 <_write+0x2e>
}
 80031f2:	4638      	mov	r0, r7
 80031f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031f6:	bf00      	nop
 80031f8:	20002b14 	.word	0x20002b14

080031fc <crc_rom>:
	if ((unsigned long) MX_NVIC_Init < 0x8100000) {
 80031fc:	4b10      	ldr	r3, [pc, #64]	; (8003240 <crc_rom+0x44>)
	length = (uint32_t) &__fini_array_end - (uint32_t) base + ((uint32_t) &_edata - (uint32_t) &_sdata);
 80031fe:	4811      	ldr	r0, [pc, #68]	; (8003244 <crc_rom+0x48>)
	if ((unsigned long) MX_NVIC_Init < 0x8100000) {
 8003200:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
	length = (uint32_t) &__fini_array_end - (uint32_t) base + ((uint32_t) &_edata - (uint32_t) &_sdata);
 8003204:	4b10      	ldr	r3, [pc, #64]	; (8003248 <crc_rom+0x4c>)
 8003206:	4a11      	ldr	r2, [pc, #68]	; (800324c <crc_rom+0x50>)
 8003208:	4403      	add	r3, r0
	if ((unsigned long) MX_NVIC_Init < 0x8100000) {
 800320a:	bf2c      	ite	cs
 800320c:	f04f 6101 	movcs.w	r1, #135266304	; 0x8100000
 8003210:	f04f 6100 	movcc.w	r1, #134217728	; 0x8000000
	length = (uint32_t) &__fini_array_end - (uint32_t) base + ((uint32_t) &_edata - (uint32_t) &_sdata);
 8003214:	1a9b      	subs	r3, r3, r2
	romcrc = xcrc32(base, length, xinit);
 8003216:	f04f 32ff 	mov.w	r2, #4294967295
crc_rom() {
 800321a:	b510      	push	{r4, lr}
	length = (uint32_t) &__fini_array_end - (uint32_t) base + ((uint32_t) &_edata - (uint32_t) &_sdata);
 800321c:	1a5b      	subs	r3, r3, r1
		base = 0x8000000;
 800321e:	460c      	mov	r4, r1
crc_rom() {
 8003220:	b082      	sub	sp, #8
	romcrc = xcrc32(base, length, xinit);
 8003222:	4619      	mov	r1, r3
 8003224:	4620      	mov	r0, r4
 8003226:	9301      	str	r3, [sp, #4]
 8003228:	f7fd fcde 	bl	8000be8 <xcrc32>
	printf("XCRC=0x%08x, base=0x%08x, len=%d\n", romcrc, base, length);
 800322c:	9b01      	ldr	r3, [sp, #4]
	romcrc = xcrc32(base, length, xinit);
 800322e:	4601      	mov	r1, r0
	printf("XCRC=0x%08x, base=0x%08x, len=%d\n", romcrc, base, length);
 8003230:	4622      	mov	r2, r4
 8003232:	4807      	ldr	r0, [pc, #28]	; (8003250 <crc_rom+0x54>)
}
 8003234:	b002      	add	sp, #8
 8003236:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	printf("XCRC=0x%08x, base=0x%08x, len=%d\n", romcrc, base, length);
 800323a:	f022 b8db 	b.w	80253f4 <iprintf>
 800323e:	bf00      	nop
 8003240:	08003149 	.word	0x08003149
 8003244:	200006c4 	.word	0x200006c4
 8003248:	08046534 	.word	0x08046534
 800324c:	20000000 	.word	0x20000000
 8003250:	0802ad2c 	.word	0x0802ad2c

08003254 <err_leds>:
err_leds(int why) {
 8003254:	b500      	push	{lr}
			HAL_GPIO_TogglePin(GPIOD, LED_D5_Pin);
 8003256:	4e37      	ldr	r6, [pc, #220]	; (8003334 <err_leds+0xe0>)
err_leds(int why) {
 8003258:	b083      	sub	sp, #12
		for (i = 0; i < 3500000; i++)
 800325a:	4d37      	ldr	r5, [pc, #220]	; (8003338 <err_leds+0xe4>)
 800325c:	1e44      	subs	r4, r0, #1
		switch (why) {
 800325e:	2c07      	cmp	r4, #7
 8003260:	d80f      	bhi.n	8003282 <err_leds+0x2e>
 8003262:	e8df f004 	tbb	[pc, r4]
 8003266:	5c51      	.short	0x5c51
 8003268:	25303b46 	.word	0x25303b46
 800326c:	041a      	.short	0x041a
			HAL_GPIO_TogglePin(GPIOD, LED_D5_Pin);
 800326e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003272:	4630      	mov	r0, r6
 8003274:	f008 fd58 	bl	800bd28 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8003278:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800327c:	4630      	mov	r0, r6
 800327e:	f008 fd53 	bl	800bd28 <HAL_GPIO_TogglePin>
		for (i = 0; i < 3500000; i++)
 8003282:	2300      	movs	r3, #0
 8003284:	9301      	str	r3, [sp, #4]
 8003286:	9b01      	ldr	r3, [sp, #4]
 8003288:	42ab      	cmp	r3, r5
 800328a:	dae8      	bge.n	800325e <err_leds+0xa>
 800328c:	9b01      	ldr	r3, [sp, #4]
 800328e:	3301      	adds	r3, #1
 8003290:	9301      	str	r3, [sp, #4]
 8003292:	9b01      	ldr	r3, [sp, #4]
 8003294:	42ab      	cmp	r3, r5
 8003296:	dbf9      	blt.n	800328c <err_leds+0x38>
 8003298:	e7e1      	b.n	800325e <err_leds+0xa>
			HAL_GPIO_TogglePin(GPIOD, LED_D4_Pin);
 800329a:	4630      	mov	r0, r6
 800329c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80032a0:	f008 fd42 	bl	800bd28 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D5_Pin);
 80032a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80032a8:	4630      	mov	r0, r6
 80032aa:	f008 fd3d 	bl	800bd28 <HAL_GPIO_TogglePin>
			break;
 80032ae:	e7e8      	b.n	8003282 <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 80032b0:	4630      	mov	r0, r6
 80032b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80032b6:	f008 fd37 	bl	800bd28 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D4_Pin);
 80032ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80032be:	4630      	mov	r0, r6
 80032c0:	f008 fd32 	bl	800bd28 <HAL_GPIO_TogglePin>
			break;
 80032c4:	e7dd      	b.n	8003282 <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 80032c6:	4630      	mov	r0, r6
 80032c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80032cc:	f008 fd2c 	bl	800bd28 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D4_Pin);
 80032d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80032d4:	4630      	mov	r0, r6
 80032d6:	f008 fd27 	bl	800bd28 <HAL_GPIO_TogglePin>
			break;
 80032da:	e7d2      	b.n	8003282 <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 80032dc:	4630      	mov	r0, r6
 80032de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80032e2:	f008 fd21 	bl	800bd28 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 80032e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80032ea:	4630      	mov	r0, r6
 80032ec:	f008 fd1c 	bl	800bd28 <HAL_GPIO_TogglePin>
			break;
 80032f0:	e7c7      	b.n	8003282 <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 80032f2:	4630      	mov	r0, r6
 80032f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032f8:	f008 fd16 	bl	800bd28 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D4_Pin);
 80032fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003300:	4630      	mov	r0, r6
 8003302:	f008 fd11 	bl	800bd28 <HAL_GPIO_TogglePin>
			break;
 8003306:	e7bc      	b.n	8003282 <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8003308:	4630      	mov	r0, r6
 800330a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800330e:	f008 fd0b 	bl	800bd28 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 8003312:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003316:	4630      	mov	r0, r6
 8003318:	f008 fd06 	bl	800bd28 <HAL_GPIO_TogglePin>
			break;
 800331c:	e7b1      	b.n	8003282 <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 800331e:	4630      	mov	r0, r6
 8003320:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003324:	f008 fd00 	bl	800bd28 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 8003328:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800332c:	4630      	mov	r0, r6
 800332e:	f008 fcfb 	bl	800bd28 <HAL_GPIO_TogglePin>
			break;
 8003332:	e7a6      	b.n	8003282 <err_leds+0x2e>
 8003334:	40020c00 	.word	0x40020c00
 8003338:	003567e0 	.word	0x003567e0

0800333c <rebootme>:
void rebootme(int why) {
 800333c:	b508      	push	{r3, lr}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800333e:	b672      	cpsid	i
		err_leds(why);
 8003340:	f7ff ff88 	bl	8003254 <err_leds>

08003344 <netif_link_callbk_fn>:
	if (netif->flags & NETIF_FLAG_LINK_UP) {
 8003344:	f890 1035 	ldrb.w	r1, [r0, #53]	; 0x35
 8003348:	074a      	lsls	r2, r1, #29
 800334a:	d502      	bpl.n	8003352 <netif_link_callbk_fn+0xe>
		printf("netif_link UP, flags=0x%02x\n", netif->flags);
 800334c:	4809      	ldr	r0, [pc, #36]	; (8003374 <netif_link_callbk_fn+0x30>)
 800334e:	f022 b851 	b.w	80253f4 <iprintf>
void netif_link_callbk_fn(struct netif *netif) {
 8003352:	b510      	push	{r4, lr}
 8003354:	4604      	mov	r4, r0
		printf("netif_link DOWN, flags=0x%02x\n", netif->flags);
 8003356:	4808      	ldr	r0, [pc, #32]	; (8003378 <netif_link_callbk_fn+0x34>)
 8003358:	f022 f84c 	bl	80253f4 <iprintf>
		if (!(netif_is_link_up(netif))) {
 800335c:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8003360:	075b      	lsls	r3, r3, #29
 8003362:	d500      	bpl.n	8003366 <netif_link_callbk_fn+0x22>
}
 8003364:	bd10      	pop	{r4, pc}
			printf("LAN interface appears disconnected, rebooting...\n");
 8003366:	4805      	ldr	r0, [pc, #20]	; (800337c <netif_link_callbk_fn+0x38>)
 8003368:	f022 f8e0 	bl	802552c <puts>
			rebootme(1);
 800336c:	2001      	movs	r0, #1
 800336e:	f7ff ffe5 	bl	800333c <rebootme>
 8003372:	bf00      	nop
 8003374:	0802ad50 	.word	0x0802ad50
 8003378:	0802ad70 	.word	0x0802ad70
 800337c:	0802ad90 	.word	0x0802ad90

08003380 <StarLPTask>:
	char str[82] = { "empty" };
 8003380:	4bae      	ldr	r3, [pc, #696]	; (800363c <StarLPTask+0x2bc>)
 8003382:	224c      	movs	r2, #76	; 0x4c
void StarLPTask(void const *argument) {
 8003384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char str[82] = { "empty" };
 8003388:	e893 0003 	ldmia.w	r3, {r0, r1}
void StarLPTask(void const *argument) {
 800338c:	b0a1      	sub	sp, #132	; 0x84
	statuspkt.adcudpover = 0;		// debug use count overruns
 800338e:	2400      	movs	r4, #0
	consolerxq = xQueueCreate(80, sizeof(unsigned char));		// set up a console rx buffer
 8003390:	f8df b32c 	ldr.w	fp, [pc, #812]	; 80036c0 <StarLPTask+0x340>
	char str[82] = { "empty" };
 8003394:	900b      	str	r0, [sp, #44]	; 0x2c
 8003396:	f10d 0032 	add.w	r0, sp, #50	; 0x32
 800339a:	f8ad 1030 	strh.w	r1, [sp, #48]	; 0x30
 800339e:	4621      	mov	r1, r4
 80033a0:	f021 f88a 	bl	80244b8 <memset>
	statuspkt.adcudpover = 0;		// debug use count overruns
 80033a4:	4ba6      	ldr	r3, [pc, #664]	; (8003640 <StarLPTask+0x2c0>)
	consolerxq = xQueueCreate(80, sizeof(unsigned char));		// set up a console rx buffer
 80033a6:	4622      	mov	r2, r4
 80033a8:	2101      	movs	r1, #1
 80033aa:	2050      	movs	r0, #80	; 0x50
	statuspkt.adcudpover = 0;		// debug use count overruns
 80033ac:	679c      	str	r4, [r3, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 80033ae:	67dc      	str	r4, [r3, #124]	; 0x7c
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 80033b0:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
	consolerxq = xQueueCreate(80, sizeof(unsigned char));		// set up a console rx buffer
 80033b4:	f012 fb7c 	bl	8015ab0 <xQueueGenericCreate>
 80033b8:	f8cb 0000 	str.w	r0, [fp]
	if (consolerxq == NULL) {
 80033bc:	2800      	cmp	r0, #0
 80033be:	f000 84e2 	beq.w	8003d86 <StarLPTask+0xa06>
	strcpy(udp_target, SERVER_DESTINATION);
 80033c2:	4ea0      	ldr	r6, [pc, #640]	; (8003644 <StarLPTask+0x2c4>)
	sprintf(str, "xstr 5,10,470,32,3,BLACK,WHITE,0,1,1,\"Ver %d.%d Build:%d\"", MAJORVERSION, MINORVERSION,
 80033c4:	f10d 0a2c 	add.w	sl, sp, #44	; 0x2c
	strcpy(udp_target, SERVER_DESTINATION);
 80033c8:	4f9f      	ldr	r7, [pc, #636]	; (8003648 <StarLPTask+0x2c8>)
	lcduart_error = HAL_UART_ERROR_NONE;
 80033ca:	f8df 82f8 	ldr.w	r8, [pc, #760]	; 80036c4 <StarLPTask+0x344>
	while (main_init_done == 0) { // wait from main to complete the init {
 80033ce:	4d9f      	ldr	r5, [pc, #636]	; (800364c <StarLPTask+0x2cc>)
	strcpy(udp_target, SERVER_DESTINATION);
 80033d0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80033d2:	6038      	str	r0, [r7, #0]
 80033d4:	6830      	ldr	r0, [r6, #0]
 80033d6:	60fb      	str	r3, [r7, #12]
 80033d8:	6079      	str	r1, [r7, #4]
 80033da:	60ba      	str	r2, [r7, #8]
	HAL_UART_Receive_IT(&huart2, &con_ch, 1);
 80033dc:	2201      	movs	r2, #1
 80033de:	499c      	ldr	r1, [pc, #624]	; (8003650 <StarLPTask+0x2d0>)
	strcpy(udp_target, SERVER_DESTINATION);
 80033e0:	6138      	str	r0, [r7, #16]
	HAL_UART_Receive_IT(&huart2, &con_ch, 1);
 80033e2:	489c      	ldr	r0, [pc, #624]	; (8003654 <StarLPTask+0x2d4>)
 80033e4:	f00f ff96 	bl	8013314 <HAL_UART_Receive_IT>
	lcd_init(9600);  // reset LCD to 9600 from current (unknown) speed
 80033e8:	f44f 5016 	mov.w	r0, #9600	; 0x2580
	lcduart_error = HAL_UART_ERROR_NONE;
 80033ec:	f8c8 4000 	str.w	r4, [r8]
	lcd_init(9600);  // reset LCD to 9600 from current (unknown) speed
 80033f0:	f7fe fe1e 	bl	8002030 <lcd_init>
	lcd_uart_init(9600); // then change our baud to match
 80033f4:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 80033f8:	f7fe fdd2 	bl	8001fa0 <lcd_uart_init>
	lcd_init(9600);  // reset LCD (might be 2nd time or not)
 80033fc:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8003400:	f7fe fe16 	bl	8002030 <lcd_init>
	osDelay(600);
 8003404:	f44f 7016 	mov.w	r0, #600	; 0x258
 8003408:	f012 f85a 	bl	80154c0 <osDelay>
	lcd_init(230400);  //  LCD *should* return in 230400 baud
 800340c:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 8003410:	f7fe fe0e 	bl	8002030 <lcd_init>
	osDelay(600);
 8003414:	f44f 7016 	mov.w	r0, #600	; 0x258
 8003418:	f012 f852 	bl	80154c0 <osDelay>
	lcd_uart_init(230400); // then change our baud to match
 800341c:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 8003420:	f7fe fdbe 	bl	8001fa0 <lcd_uart_init>
	osDelay(600);
 8003424:	f44f 7016 	mov.w	r0, #600	; 0x258
 8003428:	f012 f84a 	bl	80154c0 <osDelay>
	writelcdcmd("page 0");
 800342c:	488a      	ldr	r0, [pc, #552]	; (8003658 <StarLPTask+0x2d8>)
	lcduart_error = HAL_UART_ERROR_NONE;
 800342e:	f8c8 4000 	str.w	r4, [r8]
	writelcdcmd("page 0");
 8003432:	f7fe fef9 	bl	8002228 <writelcdcmd>
	printf("LCD page 0\n");
 8003436:	4889      	ldr	r0, [pc, #548]	; (800365c <StarLPTask+0x2dc>)
 8003438:	f022 f878 	bl	802552c <puts>
	osDelay(600);
 800343c:	f44f 7016 	mov.w	r0, #600	; 0x258
 8003440:	f012 f83e 	bl	80154c0 <osDelay>
	writelcdcmd("cls BLACK");
 8003444:	4886      	ldr	r0, [pc, #536]	; (8003660 <StarLPTask+0x2e0>)
 8003446:	f7fe feef 	bl	8002228 <writelcdcmd>
	sprintf(str, "xstr 5,10,470,32,3,BLACK,WHITE,0,1,1,\"Ver %d.%d Build:%d\"", MAJORVERSION, MINORVERSION,
 800344a:	f242 732e 	movw	r3, #10030	; 0x272e
 800344e:	4622      	mov	r2, r4
 8003450:	4984      	ldr	r1, [pc, #528]	; (8003664 <StarLPTask+0x2e4>)
 8003452:	9300      	str	r3, [sp, #0]
 8003454:	4650      	mov	r0, sl
 8003456:	2310      	movs	r3, #16
 8003458:	f022 f9b6 	bl	80257c8 <siprintf>
	writelcdcmd(str);
 800345c:	4650      	mov	r0, sl
	lcduart_error = HAL_UART_ERROR_NONE;
 800345e:	f8c8 4000 	str.w	r4, [r8]
	writelcdcmd(str);
 8003462:	f7fe fee1 	bl	8002228 <writelcdcmd>
	lcduart_error = HAL_UART_ERROR_NONE;
 8003466:	f8c8 4000 	str.w	r4, [r8]
	while (main_init_done == 0) { // wait from main to complete the init {
 800346a:	682c      	ldr	r4, [r5, #0]
 800346c:	2c00      	cmp	r4, #0
 800346e:	d148      	bne.n	8003502 <StarLPTask+0x182>
 8003470:	4e7d      	ldr	r6, [pc, #500]	; (8003668 <StarLPTask+0x2e8>)
 8003472:	e017      	b.n	80034a4 <StarLPTask+0x124>
		switch (i & 3) {
 8003474:	f1b9 0f01 	cmp.w	r9, #1
 8003478:	f000 80b1 	beq.w	80035de <StarLPTask+0x25e>
			writelcdcmd(strcat(str, ".\""));
 800347c:	4b7b      	ldr	r3, [pc, #492]	; (800366c <StarLPTask+0x2ec>)
 800347e:	4650      	mov	r0, sl
 8003480:	881a      	ldrh	r2, [r3, #0]
 8003482:	789b      	ldrb	r3, [r3, #2]
 8003484:	f8ad 205a 	strh.w	r2, [sp, #90]	; 0x5a
 8003488:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 800348c:	f7fe fecc 	bl	8002228 <writelcdcmd>
		osDelay(250);
 8003490:	20fa      	movs	r0, #250	; 0xfa
		i++;
 8003492:	3401      	adds	r4, #1
		osDelay(250);
 8003494:	f012 f814 	bl	80154c0 <osDelay>
		if (!(netif_is_link_up(&gnetif))) {
 8003498:	f896 3035 	ldrb.w	r3, [r6, #53]	; 0x35
 800349c:	075a      	lsls	r2, r3, #29
 800349e:	d52a      	bpl.n	80034f6 <StarLPTask+0x176>
	while (main_init_done == 0) { // wait from main to complete the init {
 80034a0:	682b      	ldr	r3, [r5, #0]
 80034a2:	bb73      	cbnz	r3, 8003502 <StarLPTask+0x182>
		strcpy(str, "xstr 5,44,470,32,3,BLACK,WHITE,0,1,1,\"Starting");
 80034a4:	f8df e220 	ldr.w	lr, [pc, #544]	; 80036c8 <StarLPTask+0x348>
 80034a8:	46d4      	mov	ip, sl
		switch (i & 3) {
 80034aa:	f004 0903 	and.w	r9, r4, #3
		strcpy(str, "xstr 5,44,470,32,3,BLACK,WHITE,0,1,1,\"Starting");
 80034ae:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80034b2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80034b6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80034ba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80034be:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
		switch (i & 3) {
 80034c2:	f1b9 0f02 	cmp.w	r9, #2
		strcpy(str, "xstr 5,44,470,32,3,BLACK,WHITE,0,1,1,\"Starting");
 80034c6:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
 80034ca:	f82c 3b02 	strh.w	r3, [ip], #2
 80034ce:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80034d2:	f88c 3000 	strb.w	r3, [ip]
		switch (i & 3) {
 80034d6:	f000 808a 	beq.w	80035ee <StarLPTask+0x26e>
 80034da:	f1b9 0f03 	cmp.w	r9, #3
 80034de:	d1c9      	bne.n	8003474 <StarLPTask+0xf4>
			writelcdcmd(strcat(str, "....\""));
 80034e0:	4b63      	ldr	r3, [pc, #396]	; (8003670 <StarLPTask+0x2f0>)
 80034e2:	6818      	ldr	r0, [r3, #0]
 80034e4:	889b      	ldrh	r3, [r3, #4]
 80034e6:	f8cd 005a 	str.w	r0, [sp, #90]	; 0x5a
 80034ea:	4650      	mov	r0, sl
 80034ec:	f8ad 305e 	strh.w	r3, [sp, #94]	; 0x5e
 80034f0:	f7fe fe9a 	bl	8002228 <writelcdcmd>
			break;
 80034f4:	e7cc      	b.n	8003490 <StarLPTask+0x110>
			writelcdcmd("xstr 5,88,470,48,2,BLACK,RED,0,1,1,\"NETWORK UNPLUGGED??\"");
 80034f6:	485f      	ldr	r0, [pc, #380]	; (8003674 <StarLPTask+0x2f4>)
 80034f8:	f7fe fe96 	bl	8002228 <writelcdcmd>
	while (main_init_done == 0) { // wait from main to complete the init {
 80034fc:	682b      	ldr	r3, [r5, #0]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d0d0      	beq.n	80034a4 <StarLPTask+0x124>
	lcduart_error = HAL_UART_ERROR_NONE;
 8003502:	2400      	movs	r4, #0
	writelcdcmd("ref 0");		// refresh screen
 8003504:	485c      	ldr	r0, [pc, #368]	; (8003678 <StarLPTask+0x2f8>)
 8003506:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 80036cc <StarLPTask+0x34c>
	lcduart_error = HAL_UART_ERROR_NONE;
 800350a:	f8c8 4000 	str.w	r4, [r8]
	writelcdcmd("ref 0");		// refresh screen
 800350e:	f7fe fe8b 	bl	8002228 <writelcdcmd>
	writelcdcmd("page 0");
 8003512:	4851      	ldr	r0, [pc, #324]	; (8003658 <StarLPTask+0x2d8>)
	lcduart_error = HAL_UART_ERROR_NONE;
 8003514:	f8c8 4000 	str.w	r4, [r8]
	int last3min = 0;
 8003518:	46a0      	mov	r8, r4
 800351a:	9409      	str	r4, [sp, #36]	; 0x24
	writelcdcmd("page 0");
 800351c:	f7fe fe84 	bl	8002228 <writelcdcmd>
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 8003520:	4b47      	ldr	r3, [pc, #284]	; (8003640 <StarLPTask+0x2c0>)
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8003522:	4856      	ldr	r0, [pc, #344]	; (800367c <StarLPTask+0x2fc>)
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 8003524:	f8b3 405c 	ldrh.w	r4, [r3, #92]	; 0x5c
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8003528:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 80036d0 <StarLPTask+0x350>
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 800352c:	f893 5070 	ldrb.w	r5, [r3, #112]	; 0x70
 8003530:	b2a4      	uxth	r4, r4
 8003532:	f893 6071 	ldrb.w	r6, [r3, #113]	; 0x71
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8003536:	f8d0 2420 	ldr.w	r2, [r0, #1056]	; 0x420
 800353a:	f8d0 3424 	ldr.w	r3, [r0, #1060]	; 0x424
 800353e:	9401      	str	r4, [sp, #4]
 8003540:	494f      	ldr	r1, [pc, #316]	; (8003680 <StarLPTask+0x300>)
 8003542:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 8003546:	e9cd 5602 	strd	r5, r6, [sp, #8]
 800354a:	f8d0 0428 	ldr.w	r0, [r0, #1064]	; 0x428
	gainchanged = 0;
 800354e:	4647      	mov	r7, r8
				agc = (agc) ? 0 : 1;
 8003550:	4d4c      	ldr	r5, [pc, #304]	; (8003684 <StarLPTask+0x304>)
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 8003552:	9000      	str	r0, [sp, #0]
 8003554:	484c      	ldr	r0, [pc, #304]	; (8003688 <StarLPTask+0x308>)
 8003556:	f022 f937 	bl	80257c8 <siprintf>
	HAL_TIM_Base_Start(&htim7);	// start audio synth sampling interval timer
 800355a:	484c      	ldr	r0, [pc, #304]	; (800368c <StarLPTask+0x30c>)
 800355c:	f00c f848 	bl	800f5f0 <HAL_TIM_Base_Start>
	lptask_init_done = 1;		// this lp task has done its initialisation
 8003560:	4b4b      	ldr	r3, [pc, #300]	; (8003690 <StarLPTask+0x310>)
 8003562:	2201      	movs	r2, #1
	uint16_t onesectimer = 0;
 8003564:	e9cd 8807 	strd	r8, r8, [sp, #28]
	lptask_init_done = 1;		// this lp task has done its initialisation
 8003568:	601a      	str	r2, [r3, #0]
		HAL_IWDG_Refresh(&hiwdg);							// refresh the hardware watchdog reset system timer
 800356a:	484a      	ldr	r0, [pc, #296]	; (8003694 <StarLPTask+0x314>)
 800356c:	f009 fa46 	bl	800c9fc <HAL_IWDG_Refresh>
		osDelay(10);		// 10mSec
 8003570:	200a      	movs	r0, #10
 8003572:	f011 ffa5 	bl	80154c0 <osDelay>
		if (http_downloading) {
 8003576:	f8d9 3000 	ldr.w	r3, [r9]
 800357a:	2b00      	cmp	r3, #0
 800357c:	f040 831d 	bne.w	8003bba <StarLPTask+0x83a>
		globaladcnoise = abs(meanwindiff);
 8003580:	4b45      	ldr	r3, [pc, #276]	; (8003698 <StarLPTask+0x318>)
		tenmstimer++;
 8003582:	3701      	adds	r7, #1
		globaladcnoise = abs(meanwindiff);
 8003584:	4a45      	ldr	r2, [pc, #276]	; (800369c <StarLPTask+0x31c>)
 8003586:	f9b3 3000 	ldrsh.w	r3, [r3]
		tenmstimer++;
 800358a:	b2bf      	uxth	r7, r7
		globaladcnoise = abs(meanwindiff);
 800358c:	2b00      	cmp	r3, #0
 800358e:	bfb8      	it	lt
 8003590:	425b      	neglt	r3, r3
 8003592:	b29b      	uxth	r3, r3
 8003594:	6013      	str	r3, [r2, #0]
		pretrigthresh = 4 + (globaladcnoise >> 7);		// set the pretrigger level
 8003596:	09db      	lsrs	r3, r3, #7
 8003598:	4a41      	ldr	r2, [pc, #260]	; (80036a0 <StarLPTask+0x320>)
 800359a:	3304      	adds	r3, #4
 800359c:	8013      	strh	r3, [r2, #0]
		if (sigsuppress) {
 800359e:	4b41      	ldr	r3, [pc, #260]	; (80036a4 <StarLPTask+0x324>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	b113      	cbz	r3, 80035aa <StarLPTask+0x22a>
			sigsuppress--;		// decrement trigger suppression counter
 80035a4:	3b01      	subs	r3, #1
 80035a6:	4a3f      	ldr	r2, [pc, #252]	; (80036a4 <StarLPTask+0x324>)
 80035a8:	6013      	str	r3, [r2, #0]
				printf("AGC is ");
 80035aa:	4e3f      	ldr	r6, [pc, #252]	; (80036a8 <StarLPTask+0x328>)
					printf("OFF\n");
 80035ac:	f8df 8124 	ldr.w	r8, [pc, #292]	; 80036d4 <StarLPTask+0x354>
		while (xQueueReceive(consolerxq, &inch, 0)) {
 80035b0:	2200      	movs	r2, #0
 80035b2:	f10d 012b 	add.w	r1, sp, #43	; 0x2b
 80035b6:	f8db 0000 	ldr.w	r0, [fp]
 80035ba:	f012 fc7d 	bl	8015eb8 <xQueueReceive>
 80035be:	2800      	cmp	r0, #0
 80035c0:	f000 808a 	beq.w	80036d8 <StarLPTask+0x358>
			if (inch == 0x03) {		// control C
 80035c4:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
 80035c8:	2803      	cmp	r0, #3
 80035ca:	d024      	beq.n	8003616 <StarLPTask+0x296>
			if ((isdigit(inch)) && (agc == 0)) {
 80035cc:	4b37      	ldr	r3, [pc, #220]	; (80036ac <StarLPTask+0x32c>)
 80035ce:	5cc3      	ldrb	r3, [r0, r3]
 80035d0:	075b      	lsls	r3, r3, #29
 80035d2:	d501      	bpl.n	80035d8 <StarLPTask+0x258>
 80035d4:	882b      	ldrh	r3, [r5, #0]
 80035d6:	b1ab      	cbz	r3, 8003604 <StarLPTask+0x284>
				__io_putchar(inch); // putchar(inch);	// echo console rx to tx
 80035d8:	f001 fd0a 	bl	8004ff0 <__io_putchar>
 80035dc:	e7e8      	b.n	80035b0 <StarLPTask+0x230>
			writelcdcmd(strcat(str, "..\""));
 80035de:	4b34      	ldr	r3, [pc, #208]	; (80036b0 <StarLPTask+0x330>)
 80035e0:	6818      	ldr	r0, [r3, #0]
 80035e2:	f8cd 005a 	str.w	r0, [sp, #90]	; 0x5a
 80035e6:	4650      	mov	r0, sl
 80035e8:	f7fe fe1e 	bl	8002228 <writelcdcmd>
			break;
 80035ec:	e750      	b.n	8003490 <StarLPTask+0x110>
			writelcdcmd(strcat(str, "...\""));
 80035ee:	4b31      	ldr	r3, [pc, #196]	; (80036b4 <StarLPTask+0x334>)
 80035f0:	6818      	ldr	r0, [r3, #0]
 80035f2:	791b      	ldrb	r3, [r3, #4]
 80035f4:	f8cd 005a 	str.w	r0, [sp, #90]	; 0x5a
 80035f8:	4650      	mov	r0, sl
 80035fa:	f88d 305e 	strb.w	r3, [sp, #94]	; 0x5e
 80035fe:	f7fe fe13 	bl	8002228 <writelcdcmd>
			break;
 8003602:	e745      	b.n	8003490 <StarLPTask+0x110>
				setpgagain(inch - '0');
 8003604:	3830      	subs	r0, #48	; 0x30
 8003606:	f002 f96f 	bl	80058e8 <setpgagain>
				printf("Manually setting PGA gain to %c\n", inch);
 800360a:	f89d 102b 	ldrb.w	r1, [sp, #43]	; 0x2b
 800360e:	482a      	ldr	r0, [pc, #168]	; (80036b8 <StarLPTask+0x338>)
 8003610:	f021 fef0 	bl	80253f4 <iprintf>
 8003614:	e7cc      	b.n	80035b0 <StarLPTask+0x230>
				agc = (agc) ? 0 : 1;
 8003616:	882b      	ldrh	r3, [r5, #0]
				printf("AGC is ");
 8003618:	4630      	mov	r0, r6
				agc = (agc) ? 0 : 1;
 800361a:	fab3 f383 	clz	r3, r3
 800361e:	095b      	lsrs	r3, r3, #5
 8003620:	802b      	strh	r3, [r5, #0]
				printf("AGC is ");
 8003622:	f021 fee7 	bl	80253f4 <iprintf>
				if (agc)
 8003626:	882b      	ldrh	r3, [r5, #0]
 8003628:	2b00      	cmp	r3, #0
 800362a:	f000 813d 	beq.w	80038a8 <StarLPTask+0x528>
					printf("ON\n");
 800362e:	4823      	ldr	r0, [pc, #140]	; (80036bc <StarLPTask+0x33c>)
 8003630:	f021 ff7c 	bl	802552c <puts>
			if ((isdigit(inch)) && (agc == 0)) {
 8003634:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
 8003638:	e7c8      	b.n	80035cc <StarLPTask+0x24c>
 800363a:	bf00      	nop
 800363c:	08029450 	.word	0x08029450
 8003640:	20002f44 	.word	0x20002f44
 8003644:	0802a324 	.word	0x0802a324
 8003648:	20003158 	.word	0x20003158
 800364c:	20002d34 	.word	0x20002d34
 8003650:	20002098 	.word	0x20002098
 8003654:	20002988 	.word	0x20002988
 8003658:	0802adf8 	.word	0x0802adf8
 800365c:	0802adf4 	.word	0x0802adf4
 8003660:	0802ae00 	.word	0x0802ae00
 8003664:	0802ae0c 	.word	0x0802ae0c
 8003668:	200031c4 	.word	0x200031c4
 800366c:	0802aec8 	.word	0x0802aec8
 8003670:	0802aed8 	.word	0x0802aed8
 8003674:	0802aee0 	.word	0x0802aee0
 8003678:	0802ae48 	.word	0x0802ae48
 800367c:	1ff0f000 	.word	0x1ff0f000
 8003680:	0802ae50 	.word	0x0802ae50
 8003684:	20000018 	.word	0x20000018
 8003688:	2000008c 	.word	0x2000008c
 800368c:	2000293c 	.word	0x2000293c
 8003690:	20002d30 	.word	0x20002d30
 8003694:	200025dc 	.word	0x200025dc
 8003698:	20000750 	.word	0x20000750
 800369c:	20000700 	.word	0x20000700
 80036a0:	20000000 	.word	0x20000000
 80036a4:	20000770 	.word	0x20000770
 80036a8:	0802af7c 	.word	0x0802af7c
 80036ac:	08045c41 	.word	0x08045c41
 80036b0:	0802aecc 	.word	0x0802aecc
 80036b4:	0802aed0 	.word	0x0802aed0
 80036b8:	0802af8c 	.word	0x0802af8c
 80036bc:	0802af84 	.word	0x0802af84
 80036c0:	2000209c 	.word	0x2000209c
 80036c4:	20001a98 	.word	0x20001a98
 80036c8:	0802ae98 	.word	0x0802ae98
 80036cc:	200018ac 	.word	0x200018ac
 80036d0:	200030fc 	.word	0x200030fc
 80036d4:	0802af88 	.word	0x0802af88
		if (!(ledsenabled)) {
 80036d8:	4b9d      	ldr	r3, [pc, #628]	; (8003950 <StarLPTask+0x5d0>)
 80036da:	4604      	mov	r4, r0
 80036dc:	881b      	ldrh	r3, [r3, #0]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	f000 80e8 	beq.w	80038b4 <StarLPTask+0x534>
		} else if (ledhang) {	// trigger led
 80036e4:	4a9b      	ldr	r2, [pc, #620]	; (8003954 <StarLPTask+0x5d4>)
 80036e6:	6813      	ldr	r3, [r2, #0]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	f000 80e3 	beq.w	80038b4 <StarLPTask+0x534>
			ledhang--;
 80036ee:	3b01      	subs	r3, #1
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 80036f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80036f4:	4898      	ldr	r0, [pc, #608]	; (8003958 <StarLPTask+0x5d8>)
			ledhang--;
 80036f6:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 80036f8:	2201      	movs	r2, #1
 80036fa:	f008 fafb 	bl	800bcf4 <HAL_GPIO_WritePin>
		if (trigs != statuspkt.trigcount) {		// another tigger(s) has occured
 80036fe:	4997      	ldr	r1, [pc, #604]	; (800395c <StarLPTask+0x5dc>)
 8003700:	4897      	ldr	r0, [pc, #604]	; (8003960 <StarLPTask+0x5e0>)
 8003702:	6fca      	ldr	r2, [r1, #124]	; 0x7c
 8003704:	6803      	ldr	r3, [r0, #0]
 8003706:	429a      	cmp	r2, r3
 8003708:	f040 80db 	bne.w	80038c2 <StarLPTask+0x542>
		processnex();		// process Nextion
 800370c:	f7ff fbc2 	bl	8002e94 <processnex>
		if ((tenmstimer + 3) % 10 == 0) {
 8003710:	4a94      	ldr	r2, [pc, #592]	; (8003964 <StarLPTask+0x5e4>)
 8003712:	1cfb      	adds	r3, r7, #3
 8003714:	fb02 f303 	mul.w	r3, r2, r3
 8003718:	4a93      	ldr	r2, [pc, #588]	; (8003968 <StarLPTask+0x5e8>)
 800371a:	ebb2 0f73 	cmp.w	r2, r3, ror #1
 800371e:	d31e      	bcc.n	800375e <StarLPTask+0x3de>
			if (statuspkt.trigcount > (25 + jabtrigcnt)) { // spamming: > 25 packets sent in about 100mS
 8003720:	4b8e      	ldr	r3, [pc, #568]	; (800395c <StarLPTask+0x5dc>)
 8003722:	4c92      	ldr	r4, [pc, #584]	; (800396c <StarLPTask+0x5ec>)
 8003724:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 8003726:	6823      	ldr	r3, [r4, #0]
 8003728:	f103 0219 	add.w	r2, r3, #25
 800372c:	4291      	cmp	r1, r2
 800372e:	f200 8209 	bhi.w	8003b44 <StarLPTask+0x7c4>
				if (jabbertimeout) {
 8003732:	4a8f      	ldr	r2, [pc, #572]	; (8003970 <StarLPTask+0x5f0>)
 8003734:	6813      	ldr	r3, [r2, #0]
 8003736:	b10b      	cbz	r3, 800373c <StarLPTask+0x3bc>
					jabbertimeout--;		// de-arm count
 8003738:	3b01      	subs	r3, #1
 800373a:	6013      	str	r3, [r2, #0]
				jabtrigcnt = statuspkt.trigcount;
 800373c:	4b87      	ldr	r3, [pc, #540]	; (800395c <StarLPTask+0x5dc>)
 800373e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003740:	6023      	str	r3, [r4, #0]
			if (gainchanged == 0) {		// gain not just changed
 8003742:	9b08      	ldr	r3, [sp, #32]
 8003744:	2b00      	cmp	r3, #0
 8003746:	f000 821f 	beq.w	8003b88 <StarLPTask+0x808>
			if ((!(lcd_initflag)) && (lastsec != onesectimer) && (lcd_currentpage == 0)) {
 800374a:	4b8a      	ldr	r3, [pc, #552]	; (8003974 <StarLPTask+0x5f4>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2b00      	cmp	r3, #0
 8003750:	f000 81ce 	beq.w	8003af0 <StarLPTask+0x770>
 8003754:	4b88      	ldr	r3, [pc, #544]	; (8003978 <StarLPTask+0x5f8>)
			} else if (lcd_currentpage == 1) {
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	2b01      	cmp	r3, #1
 800375a:	f000 8278 	beq.w	8003c4e <StarLPTask+0x8ce>
				lcd_showvars();
 800375e:	4a87      	ldr	r2, [pc, #540]	; (800397c <StarLPTask+0x5fc>)
		if ((tenmstimer + 11) % 100 == 0) {		// every second
 8003760:	f107 030b 	add.w	r3, r7, #11
				lcd_showvars();
 8003764:	fb02 f303 	mul.w	r3, r2, r3
		if ((tenmstimer + 11) % 100 == 0) {		// every second
 8003768:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800376c:	3a01      	subs	r2, #1
 800376e:	ebb2 0fb3 	cmp.w	r2, r3, ror #2
 8003772:	f080 80df 	bcs.w	8003934 <StarLPTask+0x5b4>
			lcd_trigplot();		// update lcd trigger and noise plots
 8003776:	4a82      	ldr	r2, [pc, #520]	; (8003980 <StarLPTask+0x600>)
		if ((tenmstimer + 27) % 1000 == 0) {		// every 10 seconds
 8003778:	f107 031b 	add.w	r3, r7, #27
			lcd_trigplot();		// update lcd trigger and noise plots
 800377c:	fb02 f303 	mul.w	r3, r2, r3
		if ((tenmstimer + 27) % 1000 == 0) {		// every 10 seconds
 8003780:	4a80      	ldr	r2, [pc, #512]	; (8003984 <StarLPTask+0x604>)
 8003782:	ebb2 0ff3 	cmp.w	r2, r3, ror #3
 8003786:	d31a      	bcc.n	80037be <StarLPTask+0x43e>
			if (agc) {
 8003788:	882b      	ldrh	r3, [r5, #0]
 800378a:	2b00      	cmp	r3, #0
 800378c:	f000 820f 	beq.w	8003bae <StarLPTask+0x82e>
				trigsin10sec = trigs - prevtrigs;
 8003790:	4b73      	ldr	r3, [pc, #460]	; (8003960 <StarLPTask+0x5e0>)
 8003792:	4c7d      	ldr	r4, [pc, #500]	; (8003988 <StarLPTask+0x608>)
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 8003794:	4e7d      	ldr	r6, [pc, #500]	; (800398c <StarLPTask+0x60c>)
				trigsin10sec = trigs - prevtrigs;
 8003796:	681a      	ldr	r2, [r3, #0]
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 8003798:	8831      	ldrh	r1, [r6, #0]
				trigsin10sec = trigs - prevtrigs;
 800379a:	6823      	ldr	r3, [r4, #0]
 800379c:	f8df 8250 	ldr.w	r8, [pc, #592]	; 80039f0 <StarLPTask+0x670>
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 80037a0:	2905      	cmp	r1, #5
				trigsin10sec = trigs - prevtrigs;
 80037a2:	eba2 0303 	sub.w	r3, r2, r3
 80037a6:	f8c8 3000 	str.w	r3, [r8]
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 80037aa:	d802      	bhi.n	80037b2 <StarLPTask+0x432>
					if (trigsin10sec < MINTRIGS10S)
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	f240 82d5 	bls.w	8003d5c <StarLPTask+0x9dc>
				if (trigsin10sec > MAXTRIGS10S)
 80037b2:	2b0a      	cmp	r3, #10
 80037b4:	f200 824e 	bhi.w	8003c54 <StarLPTask+0x8d4>
			gainchanged = 0;
 80037b8:	2300      	movs	r3, #0
				prevtrigs = trigs;
 80037ba:	6022      	str	r2, [r4, #0]
			gainchanged = 0;
 80037bc:	9308      	str	r3, [sp, #32]
		if ((tenmstimer + 44) > 3000) {		// reset timer after 30 seconds
 80037be:	f640 338c 	movw	r3, #2956	; 0xb8c
 80037c2:	429f      	cmp	r7, r3
 80037c4:	d94e      	bls.n	8003864 <StarLPTask+0x4e4>
			if (gpsgood == 0) {	// gps is not talking to us
 80037c6:	4b72      	ldr	r3, [pc, #456]	; (8003990 <StarLPTask+0x610>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	f040 81f1 	bne.w	8003bb2 <StarLPTask+0x832>
				printf("GPS serial comms problem?\n");
 80037d0:	4870      	ldr	r0, [pc, #448]	; (8003994 <StarLPTask+0x614>)
 80037d2:	f021 feab 	bl	802552c <puts>
				if (gpsbadcount++ > 9) {
 80037d6:	4970      	ldr	r1, [pc, #448]	; (8003998 <StarLPTask+0x618>)
 80037d8:	680b      	ldr	r3, [r1, #0]
 80037da:	1c5a      	adds	r2, r3, #1
 80037dc:	2b09      	cmp	r3, #9
 80037de:	600a      	str	r2, [r1, #0]
 80037e0:	f300 82c7 	bgt.w	8003d72 <StarLPTask+0x9f2>
			if (psensor == MPL115A2) {
 80037e4:	4b6d      	ldr	r3, [pc, #436]	; (800399c <StarLPTask+0x61c>)
			gpsgood = 0;			// reset the good flag
 80037e6:	2200      	movs	r2, #0
 80037e8:	4969      	ldr	r1, [pc, #420]	; (8003990 <StarLPTask+0x610>)
			if (psensor == MPL115A2) {
 80037ea:	681b      	ldr	r3, [r3, #0]
			gpsgood = 0;			// reset the good flag
 80037ec:	600a      	str	r2, [r1, #0]
			if (psensor == MPL115A2) {
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	f000 8224 	beq.w	8003c3c <StarLPTask+0x8bc>
			} else if (psensor == MPL3115A2) {
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	f000 8243 	beq.w	8003c80 <StarLPTask+0x900>
			printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 80037fa:	4b69      	ldr	r3, [pc, #420]	; (80039a0 <StarLPTask+0x620>)
			tenmstimer = 0;
 80037fc:	2700      	movs	r7, #0
			printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 80037fe:	4a57      	ldr	r2, [pc, #348]	; (800395c <StarLPTask+0x5dc>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f8b2 105c 	ldrh.w	r1, [r2, #92]	; 0x5c
 8003806:	0e1a      	lsrs	r2, r3, #24
 8003808:	4866      	ldr	r0, [pc, #408]	; (80039a4 <StarLPTask+0x624>)
 800380a:	b289      	uxth	r1, r1
 800380c:	9202      	str	r2, [sp, #8]
 800380e:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8003812:	9201      	str	r2, [sp, #4]
 8003814:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8003818:	b2db      	uxtb	r3, r3
 800381a:	9200      	str	r2, [sp, #0]
 800381c:	f242 722e 	movw	r2, #10030	; 0x272e
 8003820:	f021 fde8 	bl	80253f4 <iprintf>
			printf("triggers:%04d, gain:0x%02x, noise:%03d, thresh:%02d, press:%03d.%03d, temp:%02d.%03d, time:%s\n",
 8003824:	4b60      	ldr	r3, [pc, #384]	; (80039a8 <StarLPTask+0x628>)
 8003826:	4a61      	ldr	r2, [pc, #388]	; (80039ac <StarLPTask+0x62c>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	494d      	ldr	r1, [pc, #308]	; (8003960 <StarLPTask+0x5e0>)
 800382c:	fba2 2303 	umull	r2, r3, r2, r3
 8003830:	485f      	ldr	r0, [pc, #380]	; (80039b0 <StarLPTask+0x630>)
 8003832:	099b      	lsrs	r3, r3, #6
 8003834:	9304      	str	r3, [sp, #16]
 8003836:	4b5f      	ldr	r3, [pc, #380]	; (80039b4 <StarLPTask+0x634>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	089b      	lsrs	r3, r3, #2
 800383c:	9302      	str	r3, [sp, #8]
 800383e:	4b5e      	ldr	r3, [pc, #376]	; (80039b8 <StarLPTask+0x638>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	9303      	str	r3, [sp, #12]
 8003844:	4b5d      	ldr	r3, [pc, #372]	; (80039bc <StarLPTask+0x63c>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	9301      	str	r3, [sp, #4]
 800384a:	4b50      	ldr	r3, [pc, #320]	; (800398c <StarLPTask+0x60c>)
 800384c:	881b      	ldrh	r3, [r3, #0]
 800384e:	9300      	str	r3, [sp, #0]
 8003850:	4b5b      	ldr	r3, [pc, #364]	; (80039c0 <StarLPTask+0x640>)
 8003852:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003856:	4b5b      	ldr	r3, [pc, #364]	; (80039c4 <StarLPTask+0x644>)
 8003858:	9305      	str	r3, [sp, #20]
 800385a:	4b5b      	ldr	r3, [pc, #364]	; (80039c8 <StarLPTask+0x648>)
 800385c:	6809      	ldr	r1, [r1, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f021 fdc8 	bl	80253f4 <iprintf>
		if (((onesectimer + 21) % 180 == 0) && (last3min != onesectimer)) {
 8003864:	9907      	ldr	r1, [sp, #28]
 8003866:	4a59      	ldr	r2, [pc, #356]	; (80039cc <StarLPTask+0x64c>)
 8003868:	f101 0315 	add.w	r3, r1, #21
 800386c:	b29b      	uxth	r3, r3
 800386e:	fb02 f303 	mul.w	r3, r2, r3
 8003872:	4a57      	ldr	r2, [pc, #348]	; (80039d0 <StarLPTask+0x650>)
 8003874:	ebb2 0fb3 	cmp.w	r2, r3, ror #2
 8003878:	d30b      	bcc.n	8003892 <StarLPTask+0x512>
 800387a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800387c:	4299      	cmp	r1, r3
 800387e:	d008      	beq.n	8003892 <StarLPTask+0x512>
			if (boosttrys > 0)		// timer for boost gain oscillating
 8003880:	4a54      	ldr	r2, [pc, #336]	; (80039d4 <StarLPTask+0x654>)
 8003882:	8813      	ldrh	r3, [r2, #0]
 8003884:	b10b      	cbz	r3, 800388a <StarLPTask+0x50a>
				boosttrys--;
 8003886:	3b01      	subs	r3, #1
 8003888:	8013      	strh	r3, [r2, #0]
			lcd_pressplot();		// add a point to the pressure plot
 800388a:	f7ff f8b7 	bl	80029fc <lcd_pressplot>
 800388e:	9b07      	ldr	r3, [sp, #28]
 8003890:	9309      	str	r3, [sp, #36]	; 0x24
		if (onesectimer > 900) {			// 15 mins
 8003892:	f240 3385 	movw	r3, #901	; 0x385
 8003896:	9a07      	ldr	r2, [sp, #28]
 8003898:	429a      	cmp	r2, r3
 800389a:	f47f ae66 	bne.w	800356a <StarLPTask+0x1ea>
			requestapisn();	//update s/n and udp target (reboot on fail)
 800389e:	f004 fc3d 	bl	800811c <requestapisn>
			onesectimer = 0;
 80038a2:	2300      	movs	r3, #0
 80038a4:	9307      	str	r3, [sp, #28]
 80038a6:	e660      	b.n	800356a <StarLPTask+0x1ea>
					printf("OFF\n");
 80038a8:	4640      	mov	r0, r8
 80038aa:	f021 fe3f 	bl	802552c <puts>
			if ((isdigit(inch)) && (agc == 0)) {
 80038ae:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
 80038b2:	e68b      	b.n	80035cc <StarLPTask+0x24c>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_RESET);	// Splat D5 led off
 80038b4:	2200      	movs	r2, #0
 80038b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80038ba:	4827      	ldr	r0, [pc, #156]	; (8003958 <StarLPTask+0x5d8>)
 80038bc:	f008 fa1a 	bl	800bcf4 <HAL_GPIO_WritePin>
 80038c0:	e71d      	b.n	80036fe <StarLPTask+0x37e>
			if (soundenabled) {
 80038c2:	4b45      	ldr	r3, [pc, #276]	; (80039d8 <StarLPTask+0x658>)
			trigs = statuspkt.trigcount;
 80038c4:	6fca      	ldr	r2, [r1, #124]	; 0x7c
			if (soundenabled) {
 80038c6:	881b      	ldrh	r3, [r3, #0]
			trigs = statuspkt.trigcount;
 80038c8:	6002      	str	r2, [r0, #0]
			if (soundenabled) {
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	f040 8191 	bne.w	8003bf2 <StarLPTask+0x872>
 80038d0:	4e42      	ldr	r6, [pc, #264]	; (80039dc <StarLPTask+0x65c>)
				printf("sem wait 1a\n");
 80038d2:	f8df 8120 	ldr.w	r8, [pc, #288]	; 80039f4 <StarLPTask+0x674>
 80038d6:	e002      	b.n	80038de <StarLPTask+0x55e>
 80038d8:	4640      	mov	r0, r8
 80038da:	f021 fe27 	bl	802552c <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 80038de:	2101      	movs	r1, #1
 80038e0:	6830      	ldr	r0, [r6, #0]
 80038e2:	f012 fbb1 	bl	8016048 <xQueueSemaphoreTake>
 80038e6:	2801      	cmp	r0, #1
 80038e8:	d1f6      	bne.n	80038d8 <StarLPTask+0x558>
			strcpy(str, ctime(&epochtime));		// ctime
 80038ea:	483d      	ldr	r0, [pc, #244]	; (80039e0 <StarLPTask+0x660>)
 80038ec:	f020 fb62 	bl	8023fb4 <ctime>
 80038f0:	4601      	mov	r1, r0
 80038f2:	4650      	mov	r0, sl
 80038f4:	f021 fff9 	bl	80258ea <stpcpy>
			i = 0;
 80038f8:	2300      	movs	r3, #0
			while (i < strlen(str)) {
 80038fa:	eba0 000a 	sub.w	r0, r0, sl
 80038fe:	4939      	ldr	r1, [pc, #228]	; (80039e4 <StarLPTask+0x664>)
 8003900:	e008      	b.n	8003914 <StarLPTask+0x594>
				if ((str[i] != '\n') && (str[i] != '\r'))
 8003902:	f81a 2003 	ldrb.w	r2, [sl, r3]
 8003906:	2a0a      	cmp	r2, #10
 8003908:	d003      	beq.n	8003912 <StarLPTask+0x592>
 800390a:	2a0d      	cmp	r2, #13
 800390c:	d001      	beq.n	8003912 <StarLPTask+0x592>
					trigtimestr[n++] = str[i];
 800390e:	550a      	strb	r2, [r1, r4]
 8003910:	3401      	adds	r4, #1
				i++;
 8003912:	3301      	adds	r3, #1
			while (i < strlen(str)) {
 8003914:	4283      	cmp	r3, r0
 8003916:	d3f4      	bcc.n	8003902 <StarLPTask+0x582>
			trigtimestr[n] = '\0';
 8003918:	2300      	movs	r3, #0
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 800391a:	6830      	ldr	r0, [r6, #0]
			trigtimestr[n] = '\0';
 800391c:	550b      	strb	r3, [r1, r4]
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 800391e:	461a      	mov	r2, r3
 8003920:	4619      	mov	r1, r3
 8003922:	f012 f8f7 	bl	8015b14 <xQueueGenericSend>
 8003926:	2801      	cmp	r0, #1
 8003928:	f43f aef0 	beq.w	800370c <StarLPTask+0x38c>
				printf("semaphore 1a release failed\n");
 800392c:	482e      	ldr	r0, [pc, #184]	; (80039e8 <StarLPTask+0x668>)
 800392e:	f021 fdfd 	bl	802552c <puts>
 8003932:	e6eb      	b.n	800370c <StarLPTask+0x38c>
			if (ledsenabled)
 8003934:	4b06      	ldr	r3, [pc, #24]	; (8003950 <StarLPTask+0x5d0>)
				HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 8003936:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800393a:	4807      	ldr	r0, [pc, #28]	; (8003958 <StarLPTask+0x5d8>)
			if (ledsenabled)
 800393c:	881a      	ldrh	r2, [r3, #0]
 800393e:	2a00      	cmp	r2, #0
 8003940:	f000 8161 	beq.w	8003c06 <StarLPTask+0x886>
				HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 8003944:	f008 f9f0 	bl	800bd28 <HAL_GPIO_TogglePin>
 8003948:	4e24      	ldr	r6, [pc, #144]	; (80039dc <StarLPTask+0x65c>)
				printf("sem wait 1b\n");
 800394a:	4c28      	ldr	r4, [pc, #160]	; (80039ec <StarLPTask+0x66c>)
 800394c:	e057      	b.n	80039fe <StarLPTask+0x67e>
 800394e:	bf00      	nop
 8003950:	20000278 	.word	0x20000278
 8003954:	2000074c 	.word	0x2000074c
 8003958:	40020c00 	.word	0x40020c00
 800395c:	20002f44 	.word	0x20002f44
 8003960:	20002d60 	.word	0x20002d60
 8003964:	cccccccd 	.word	0xcccccccd
 8003968:	19999999 	.word	0x19999999
 800396c:	20002d24 	.word	0x20002d24
 8003970:	20000704 	.word	0x20000704
 8003974:	20001a08 	.word	0x20001a08
 8003978:	20001a04 	.word	0x20001a04
 800397c:	c28f5c29 	.word	0xc28f5c29
 8003980:	26e978d5 	.word	0x26e978d5
 8003984:	00418937 	.word	0x00418937
 8003988:	20002d50 	.word	0x20002d50
 800398c:	20000002 	.word	0x20000002
 8003990:	20002e04 	.word	0x20002e04
 8003994:	0802b140 	.word	0x0802b140
 8003998:	200020e4 	.word	0x200020e4
 800399c:	20003084 	.word	0x20003084
 80039a0:	20002d44 	.word	0x20002d44
 80039a4:	0802b19c 	.word	0x0802b19c
 80039a8:	2000308c 	.word	0x2000308c
 80039ac:	10624dd3 	.word	0x10624dd3
 80039b0:	0802b1b8 	.word	0x0802b1b8
 80039b4:	2000307c 	.word	0x2000307c
 80039b8:	20003088 	.word	0x20003088
 80039bc:	20003080 	.word	0x20003080
 80039c0:	20003078 	.word	0x20003078
 80039c4:	2000005c 	.word	0x2000005c
 80039c8:	20000700 	.word	0x20000700
 80039cc:	a4fa4fa5 	.word	0xa4fa4fa5
 80039d0:	016c16c1 	.word	0x016c16c1
 80039d4:	20002ff8 	.word	0x20002ff8
 80039d8:	2000027e 	.word	0x2000027e
 80039dc:	20002d58 	.word	0x20002d58
 80039e0:	20002df8 	.word	0x20002df8
 80039e4:	20000244 	.word	0x20000244
 80039e8:	0802afbc 	.word	0x0802afbc
 80039ec:	0802afe8 	.word	0x0802afe8
 80039f0:	20002d64 	.word	0x20002d64
 80039f4:	0802afb0 	.word	0x0802afb0
 80039f8:	4620      	mov	r0, r4
 80039fa:	f021 fd97 	bl	802552c <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 80039fe:	2101      	movs	r1, #1
 8003a00:	6830      	ldr	r0, [r6, #0]
 8003a02:	f012 fb21 	bl	8016048 <xQueueSemaphoreTake>
 8003a06:	2801      	cmp	r0, #1
 8003a08:	d1f6      	bne.n	80039f8 <StarLPTask+0x678>
			strcpy(str, ctime(&epochtime));
 8003a0a:	48a7      	ldr	r0, [pc, #668]	; (8003ca8 <StarLPTask+0x928>)
 8003a0c:	f020 fad2 	bl	8023fb4 <ctime>
 8003a10:	4601      	mov	r1, r0
 8003a12:	4650      	mov	r0, sl
			sprintf(statstr,
 8003a14:	4ca5      	ldr	r4, [pc, #660]	; (8003cac <StarLPTask+0x92c>)
			strcpy(str, ctime(&epochtime));
 8003a16:	f021 ff68 	bl	80258ea <stpcpy>
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8003a1a:	eba0 000a 	sub.w	r0, r0, sl
 8003a1e:	2200      	movs	r2, #0
			sprintf(nowtimestr, "\"%s\"", str);
 8003a20:	49a3      	ldr	r1, [pc, #652]	; (8003cb0 <StarLPTask+0x930>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8003a22:	f100 0380 	add.w	r3, r0, #128	; 0x80
			sprintf(nowtimestr, "\"%s\"", str);
 8003a26:	48a3      	ldr	r0, [pc, #652]	; (8003cb4 <StarLPTask+0x934>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 8003a28:	446b      	add	r3, sp
 8003a2a:	f803 2c55 	strb.w	r2, [r3, #-85]
			sprintf(nowtimestr, "\"%s\"", str);
 8003a2e:	4652      	mov	r2, sl
 8003a30:	f021 feca 	bl	80257c8 <siprintf>
			sprintf(tempstr, "%d.%d", temperature, tempfrac);
 8003a34:	4ba0      	ldr	r3, [pc, #640]	; (8003cb8 <StarLPTask+0x938>)
 8003a36:	4aa1      	ldr	r2, [pc, #644]	; (8003cbc <StarLPTask+0x93c>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	6812      	ldr	r2, [r2, #0]
 8003a3c:	49a0      	ldr	r1, [pc, #640]	; (8003cc0 <StarLPTask+0x940>)
 8003a3e:	48a1      	ldr	r0, [pc, #644]	; (8003cc4 <StarLPTask+0x944>)
 8003a40:	f021 fec2 	bl	80257c8 <siprintf>
			sprintf(pressstr, "%d.%d", pressure, pressfrac);
 8003a44:	4ba0      	ldr	r3, [pc, #640]	; (8003cc8 <StarLPTask+0x948>)
 8003a46:	4aa1      	ldr	r2, [pc, #644]	; (8003ccc <StarLPTask+0x94c>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	6812      	ldr	r2, [r2, #0]
 8003a4c:	499c      	ldr	r1, [pc, #624]	; (8003cc0 <StarLPTask+0x940>)
 8003a4e:	48a0      	ldr	r0, [pc, #640]	; (8003cd0 <StarLPTask+0x950>)
 8003a50:	f021 feba 	bl	80257c8 <siprintf>
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 8003a54:	4b9f      	ldr	r3, [pc, #636]	; (8003cd4 <StarLPTask+0x954>)
			sprintf(statstr,
 8003a56:	49a0      	ldr	r1, [pc, #640]	; (8003cd8 <StarLPTask+0x958>)
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 8003a58:	f9b3 3000 	ldrsh.w	r3, [r3]
			sprintf(statstr,
 8003a5c:	489f      	ldr	r0, [pc, #636]	; (8003cdc <StarLPTask+0x95c>)
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	bfb8      	it	lt
 8003a62:	425b      	neglt	r3, r3
			sprintf(statstr,
 8003a64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a68:	9301      	str	r3, [sp, #4]
 8003a6a:	4b9d      	ldr	r3, [pc, #628]	; (8003ce0 <StarLPTask+0x960>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a72:	9302      	str	r3, [sp, #8]
 8003a74:	4b9b      	ldr	r3, [pc, #620]	; (8003ce4 <StarLPTask+0x964>)
 8003a76:	881b      	ldrh	r3, [r3, #0]
 8003a78:	9303      	str	r3, [sp, #12]
 8003a7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003a7c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8003a7e:	9300      	str	r3, [sp, #0]
 8003a80:	4b99      	ldr	r3, [pc, #612]	; (8003ce8 <StarLPTask+0x968>)
 8003a82:	f021 fea1 	bl	80257c8 <siprintf>
			if (gpslocked) {
 8003a86:	4b99      	ldr	r3, [pc, #612]	; (8003cec <StarLPTask+0x96c>)
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	f000 80be 	beq.w	8003c0c <StarLPTask+0x88c>
				sprintf(gpsstr, "\"Locked: %d Sats<br>Lon: %d<br>Lat: %d\"", statuspkt.NavPvt.numSV,
 8003a90:	7ee2      	ldrb	r2, [r4, #27]
 8003a92:	69e3      	ldr	r3, [r4, #28]
 8003a94:	6a21      	ldr	r1, [r4, #32]
 8003a96:	4896      	ldr	r0, [pc, #600]	; (8003cf0 <StarLPTask+0x970>)
 8003a98:	9100      	str	r1, [sp, #0]
 8003a9a:	4996      	ldr	r1, [pc, #600]	; (8003cf4 <StarLPTask+0x974>)
 8003a9c:	f021 fe94 	bl	80257c8 <siprintf>
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	6830      	ldr	r0, [r6, #0]
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	4619      	mov	r1, r3
 8003aa8:	f012 f834 	bl	8015b14 <xQueueGenericSend>
 8003aac:	2801      	cmp	r0, #1
 8003aae:	d002      	beq.n	8003ab6 <StarLPTask+0x736>
				printf("semaphore 1b release failed\n");
 8003ab0:	4891      	ldr	r0, [pc, #580]	; (8003cf8 <StarLPTask+0x978>)
 8003ab2:	f021 fd3b 	bl	802552c <puts>
			onesectimer++;
 8003ab6:	9b07      	ldr	r3, [sp, #28]
				printf("sem wait 1c\n");
 8003ab8:	4c90      	ldr	r4, [pc, #576]	; (8003cfc <StarLPTask+0x97c>)
			onesectimer++;
 8003aba:	3301      	adds	r3, #1
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	9307      	str	r3, [sp, #28]
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 25) == pdTRUE)) {// give the ssi generation semaphore (portMAX_DELAY == infinite)
 8003ac0:	e002      	b.n	8003ac8 <StarLPTask+0x748>
				printf("sem wait 1c\n");
 8003ac2:	4620      	mov	r0, r4
 8003ac4:	f021 fd32 	bl	802552c <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 25) == pdTRUE)) {// give the ssi generation semaphore (portMAX_DELAY == infinite)
 8003ac8:	2119      	movs	r1, #25
 8003aca:	6830      	ldr	r0, [r6, #0]
 8003acc:	f012 fabc 	bl	8016048 <xQueueSemaphoreTake>
 8003ad0:	2801      	cmp	r0, #1
 8003ad2:	d1f6      	bne.n	8003ac2 <StarLPTask+0x742>
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	6830      	ldr	r0, [r6, #0]
 8003ad8:	461a      	mov	r2, r3
 8003ada:	4619      	mov	r1, r3
 8003adc:	f012 f81a 	bl	8015b14 <xQueueGenericSend>
 8003ae0:	2801      	cmp	r0, #1
 8003ae2:	d002      	beq.n	8003aea <StarLPTask+0x76a>
				printf("semaphore 1c release failed\n");
 8003ae4:	4886      	ldr	r0, [pc, #536]	; (8003d00 <StarLPTask+0x980>)
 8003ae6:	f021 fd21 	bl	802552c <puts>
			lcd_trigplot();		// update lcd trigger and noise plots
 8003aea:	f7fe fe89 	bl	8002800 <lcd_trigplot>
 8003aee:	e642      	b.n	8003776 <StarLPTask+0x3f6>
			if ((!(lcd_initflag)) && (lastsec != onesectimer) && (lcd_currentpage == 0)) {
 8003af0:	4c84      	ldr	r4, [pc, #528]	; (8003d04 <StarLPTask+0x984>)
 8003af2:	9a07      	ldr	r2, [sp, #28]
 8003af4:	8823      	ldrh	r3, [r4, #0]
 8003af6:	4293      	cmp	r3, r2
 8003af8:	4b83      	ldr	r3, [pc, #524]	; (8003d08 <StarLPTask+0x988>)
 8003afa:	f43f ae2c 	beq.w	8003756 <StarLPTask+0x3d6>
 8003afe:	781a      	ldrb	r2, [r3, #0]
 8003b00:	2a00      	cmp	r2, #0
 8003b02:	f47f ae28 	bne.w	8003756 <StarLPTask+0x3d6>
				timeinfo = *localtime(&localepochtime);
 8003b06:	4881      	ldr	r0, [pc, #516]	; (8003d0c <StarLPTask+0x98c>)
 8003b08:	f020 fb76 	bl	80241f8 <localtime>
 8003b0c:	4e80      	ldr	r6, [pc, #512]	; (8003d10 <StarLPTask+0x990>)
 8003b0e:	4684      	mov	ip, r0
 8003b10:	46b6      	mov	lr, r6
 8003b12:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003b16:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
				lastsec = onesectimer;
 8003b1a:	9b07      	ldr	r3, [sp, #28]
 8003b1c:	8023      	strh	r3, [r4, #0]
				timeinfo = *localtime(&localepochtime);
 8003b1e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003b22:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8003b26:	f8dc 3000 	ldr.w	r3, [ip]
 8003b2a:	f8ce 3000 	str.w	r3, [lr]
				lcd_time();
 8003b2e:	f7fe fc55 	bl	80023dc <lcd_time>
				if (timeinfo.tm_yday != lastday) {
 8003b32:	4b78      	ldr	r3, [pc, #480]	; (8003d14 <StarLPTask+0x994>)
 8003b34:	69f2      	ldr	r2, [r6, #28]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	f43f ae10 	beq.w	800375e <StarLPTask+0x3de>
					lcd_date();
 8003b3e:	f7fe fca3 	bl	8002488 <lcd_date>
 8003b42:	e60c      	b.n	800375e <StarLPTask+0x3de>
				statuspkt.jabcnt++;
 8003b44:	4959      	ldr	r1, [pc, #356]	; (8003cac <StarLPTask+0x92c>)
				printf("Jabbering: %d\n", statuspkt.trigcount - jabtrigcnt);
 8003b46:	4874      	ldr	r0, [pc, #464]	; (8003d18 <StarLPTask+0x998>)
				statuspkt.jabcnt++;
 8003b48:	f8b1 2086 	ldrh.w	r2, [r1, #134]	; 0x86
 8003b4c:	3201      	adds	r2, #1
 8003b4e:	b292      	uxth	r2, r2
 8003b50:	f8a1 2086 	strh.w	r2, [r1, #134]	; 0x86
				jabbertimeout = 1;		// 100mS seconds pause
 8003b54:	2201      	movs	r2, #1
				printf("Jabbering: %d\n", statuspkt.trigcount - jabtrigcnt);
 8003b56:	6fc9      	ldr	r1, [r1, #124]	; 0x7c
 8003b58:	1ac9      	subs	r1, r1, r3
				jabbertimeout = 1;		// 100mS seconds pause
 8003b5a:	4b70      	ldr	r3, [pc, #448]	; (8003d1c <StarLPTask+0x99c>)
 8003b5c:	601a      	str	r2, [r3, #0]
				printf("Jabbering: %d\n", statuspkt.trigcount - jabtrigcnt);
 8003b5e:	f021 fc49 	bl	80253f4 <iprintf>
				if (pgagain == 0) {		// gain is at zero (gain 1)
 8003b62:	4b6f      	ldr	r3, [pc, #444]	; (8003d20 <StarLPTask+0x9a0>)
 8003b64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003b68:	b93b      	cbnz	r3, 8003b7a <StarLPTask+0x7fa>
					if (trigthresh < 4095)
 8003b6a:	4a5e      	ldr	r2, [pc, #376]	; (8003ce4 <StarLPTask+0x964>)
 8003b6c:	f640 71fe 	movw	r1, #4094	; 0xffe
 8003b70:	8813      	ldrh	r3, [r2, #0]
 8003b72:	428b      	cmp	r3, r1
 8003b74:	d801      	bhi.n	8003b7a <StarLPTask+0x7fa>
						trigthresh++;
 8003b76:	3301      	adds	r3, #1
 8003b78:	8013      	strh	r3, [r2, #0]
				if (agc) {
 8003b7a:	882b      	ldrh	r3, [r5, #0]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	f040 8088 	bne.w	8003c92 <StarLPTask+0x912>
				jabtrigcnt = statuspkt.trigcount;
 8003b82:	4b4a      	ldr	r3, [pc, #296]	; (8003cac <StarLPTask+0x92c>)
 8003b84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b86:	6023      	str	r3, [r4, #0]
				n = pretrigcnt - lastpretrigcnt;		// count pretriggers
 8003b88:	4b66      	ldr	r3, [pc, #408]	; (8003d24 <StarLPTask+0x9a4>)
 8003b8a:	4a67      	ldr	r2, [pc, #412]	; (8003d28 <StarLPTask+0x9a8>)
 8003b8c:	6819      	ldr	r1, [r3, #0]
 8003b8e:	6813      	ldr	r3, [r2, #0]
 8003b90:	1acb      	subs	r3, r1, r3
				if (n > 5) {				// too many triggers in 100mS
 8003b92:	2b05      	cmp	r3, #5
 8003b94:	dd49      	ble.n	8003c2a <StarLPTask+0x8aa>
					if (trigthresh < 4095)
 8003b96:	4853      	ldr	r0, [pc, #332]	; (8003ce4 <StarLPTask+0x964>)
 8003b98:	f640 74fe 	movw	r4, #4094	; 0xffe
 8003b9c:	8803      	ldrh	r3, [r0, #0]
 8003b9e:	42a3      	cmp	r3, r4
 8003ba0:	d801      	bhi.n	8003ba6 <StarLPTask+0x826>
						trigthresh++;
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	8003      	strh	r3, [r0, #0]
				lastpretrigcnt = pretrigcnt;	// (dont worry about 2^32 wrap)
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	6011      	str	r1, [r2, #0]
 8003baa:	9308      	str	r3, [sp, #32]
 8003bac:	e5cd      	b.n	800374a <StarLPTask+0x3ca>
			gainchanged = 0;
 8003bae:	9308      	str	r3, [sp, #32]
 8003bb0:	e605      	b.n	80037be <StarLPTask+0x43e>
				gpsbadcount = 0;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	4a5d      	ldr	r2, [pc, #372]	; (8003d2c <StarLPTask+0x9ac>)
 8003bb6:	6013      	str	r3, [r2, #0]
 8003bb8:	e614      	b.n	80037e4 <StarLPTask+0x464>
	printf("%s----------------------------------------------------------------------------\n", str);
 8003bba:	495d      	ldr	r1, [pc, #372]	; (8003d30 <StarLPTask+0x9b0>)
 8003bbc:	485d      	ldr	r0, [pc, #372]	; (8003d34 <StarLPTask+0x9b4>)
 8003bbe:	f021 fc19 	bl	80253f4 <iprintf>
			printf("Downloading...\n");
 8003bc2:	485d      	ldr	r0, [pc, #372]	; (8003d38 <StarLPTask+0x9b8>)
 8003bc4:	f021 fcb2 	bl	802552c <puts>
	printf("%s----------------------------------------------------------------------------\n", str);
 8003bc8:	495c      	ldr	r1, [pc, #368]	; (8003d3c <StarLPTask+0x9bc>)
 8003bca:	485a      	ldr	r0, [pc, #360]	; (8003d34 <StarLPTask+0x9b4>)
 8003bcc:	f021 fc12 	bl	80253f4 <iprintf>
			while (http_downloading) {
 8003bd0:	f8d9 3000 	ldr.w	r3, [r9]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	f43f acd3 	beq.w	8003580 <StarLPTask+0x200>
				HAL_IWDG_Refresh(&hiwdg);
 8003bda:	4c59      	ldr	r4, [pc, #356]	; (8003d40 <StarLPTask+0x9c0>)
				osDelay(50);
 8003bdc:	2032      	movs	r0, #50	; 0x32
 8003bde:	f011 fc6f 	bl	80154c0 <osDelay>
				HAL_IWDG_Refresh(&hiwdg);
 8003be2:	4620      	mov	r0, r4
 8003be4:	f008 ff0a 	bl	800c9fc <HAL_IWDG_Refresh>
			while (http_downloading) {
 8003be8:	f8d9 3000 	ldr.w	r3, [r9]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d1f5      	bne.n	8003bdc <StarLPTask+0x85c>
 8003bf0:	e4c6      	b.n	8003580 <StarLPTask+0x200>
				HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 8003bf2:	2308      	movs	r3, #8
 8003bf4:	4a53      	ldr	r2, [pc, #332]	; (8003d44 <StarLPTask+0x9c4>)
 8003bf6:	2100      	movs	r1, #0
 8003bf8:	4853      	ldr	r0, [pc, #332]	; (8003d48 <StarLPTask+0x9c8>)
 8003bfa:	9300      	str	r3, [sp, #0]
 8003bfc:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003c00:	f005 f8a6 	bl	8008d50 <HAL_DAC_Start_DMA>
 8003c04:	e664      	b.n	80038d0 <StarLPTask+0x550>
				HAL_GPIO_WritePin(GPIOD, LED_D2_Pin, GPIO_PIN_RESET);
 8003c06:	f008 f875 	bl	800bcf4 <HAL_GPIO_WritePin>
 8003c0a:	e69d      	b.n	8003948 <StarLPTask+0x5c8>
				strcpy(gpsstr, "\"<font color=red>**Lost GPS**<\/font>\"");  // for http
 8003c0c:	f8df c148 	ldr.w	ip, [pc, #328]	; 8003d58 <StarLPTask+0x9d8>
 8003c10:	4c37      	ldr	r4, [pc, #220]	; (8003cf0 <StarLPTask+0x970>)
 8003c12:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003c16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c18:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003c1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c1e:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8003c22:	f844 0b04 	str.w	r0, [r4], #4
 8003c26:	8021      	strh	r1, [r4, #0]
 8003c28:	e73a      	b.n	8003aa0 <StarLPTask+0x720>
				if (n == 0) {		// no triggers in last 100mS
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d1bb      	bne.n	8003ba6 <StarLPTask+0x826>
					if (trigthresh > MINTRIGTHRES)	// dont permit trigthresh < minimum
 8003c2e:	482d      	ldr	r0, [pc, #180]	; (8003ce4 <StarLPTask+0x964>)
 8003c30:	8803      	ldrh	r3, [r0, #0]
 8003c32:	2b03      	cmp	r3, #3
 8003c34:	d9b7      	bls.n	8003ba6 <StarLPTask+0x826>
						trigthresh--;
 8003c36:	3b01      	subs	r3, #1
 8003c38:	8003      	strh	r3, [r0, #0]
 8003c3a:	e7b4      	b.n	8003ba6 <StarLPTask+0x826>
				if (getpressure115() != HAL_OK) {
 8003c3c:	f001 ff62 	bl	8005b04 <getpressure115>
 8003c40:	2800      	cmp	r0, #0
 8003c42:	f43f adda 	beq.w	80037fa <StarLPTask+0x47a>
					printf("MPL115A2 error\n\r");
 8003c46:	4841      	ldr	r0, [pc, #260]	; (8003d4c <StarLPTask+0x9cc>)
 8003c48:	f021 fbd4 	bl	80253f4 <iprintf>
 8003c4c:	e5d5      	b.n	80037fa <StarLPTask+0x47a>
				lcd_showvars();
 8003c4e:	f7fe fc53 	bl	80024f8 <lcd_showvars>
 8003c52:	e584      	b.n	800375e <StarLPTask+0x3de>
					gainchanged = bumppga(-1);
 8003c54:	f04f 30ff 	mov.w	r0, #4294967295
 8003c58:	f001 ff0e 	bl	8005a78 <bumppga>
 8003c5c:	b203      	sxth	r3, r0
 8003c5e:	9308      	str	r3, [sp, #32]
				prevtrigs = trigs;
 8003c60:	4b3b      	ldr	r3, [pc, #236]	; (8003d50 <StarLPTask+0x9d0>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	6023      	str	r3, [r4, #0]
				if (gainchanged > 0) {	// increased gain
 8003c66:	9b08      	ldr	r3, [sp, #32]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	f77f ada8 	ble.w	80037be <StarLPTask+0x43e>
					if (trigthresh < (4095 - 10))
 8003c6e:	8833      	ldrh	r3, [r6, #0]
 8003c70:	f640 72f4 	movw	r2, #4084	; 0xff4
 8003c74:	4293      	cmp	r3, r2
 8003c76:	f63f ada2 	bhi.w	80037be <StarLPTask+0x43e>
						trigthresh += 5;
 8003c7a:	3305      	adds	r3, #5
 8003c7c:	8033      	strh	r3, [r6, #0]
 8003c7e:	e59e      	b.n	80037be <StarLPTask+0x43e>
				if (getpressure3115() != HAL_OK) {
 8003c80:	f001 ffee 	bl	8005c60 <getpressure3115>
 8003c84:	2800      	cmp	r0, #0
 8003c86:	f43f adb8 	beq.w	80037fa <StarLPTask+0x47a>
					printf("MPL3115A2 error\n\r");
 8003c8a:	4832      	ldr	r0, [pc, #200]	; (8003d54 <StarLPTask+0x9d4>)
 8003c8c:	f021 fbb2 	bl	80253f4 <iprintf>
 8003c90:	e5b3      	b.n	80037fa <StarLPTask+0x47a>
					gainchanged = bumppga(-1);	// decrease gain
 8003c92:	f04f 30ff 	mov.w	r0, #4294967295
 8003c96:	f001 feef 	bl	8005a78 <bumppga>
 8003c9a:	b203      	sxth	r3, r0
 8003c9c:	9308      	str	r3, [sp, #32]
				jabtrigcnt = statuspkt.trigcount;
 8003c9e:	4b03      	ldr	r3, [pc, #12]	; (8003cac <StarLPTask+0x92c>)
 8003ca0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ca2:	6023      	str	r3, [r4, #0]
 8003ca4:	e54d      	b.n	8003742 <StarLPTask+0x3c2>
 8003ca6:	bf00      	nop
 8003ca8:	20002df8 	.word	0x20002df8
 8003cac:	20002f44 	.word	0x20002f44
 8003cb0:	0802aff4 	.word	0x0802aff4
 8003cb4:	2000005c 	.word	0x2000005c
 8003cb8:	2000308c 	.word	0x2000308c
 8003cbc:	20003088 	.word	0x20003088
 8003cc0:	0802affc 	.word	0x0802affc
 8003cc4:	20000238 	.word	0x20000238
 8003cc8:	2000307c 	.word	0x2000307c
 8003ccc:	20003080 	.word	0x20003080
 8003cd0:	2000007c 	.word	0x2000007c
 8003cd4:	20000750 	.word	0x20000750
 8003cd8:	0802b004 	.word	0x0802b004
 8003cdc:	20000130 	.word	0x20000130
 8003ce0:	200006fc 	.word	0x200006fc
 8003ce4:	20000002 	.word	0x20000002
 8003ce8:	20000244 	.word	0x20000244
 8003cec:	200030f0 	.word	0x200030f0
 8003cf0:	2000001c 	.word	0x2000001c
 8003cf4:	0802b0ac 	.word	0x0802b0ac
 8003cf8:	0802b0fc 	.word	0x0802b0fc
 8003cfc:	0802b118 	.word	0x0802b118
 8003d00:	0802b124 	.word	0x0802b124
 8003d04:	20000010 	.word	0x20000010
 8003d08:	20001a04 	.word	0x20001a04
 8003d0c:	20001aa0 	.word	0x20001aa0
 8003d10:	20001e7c 	.word	0x20001e7c
 8003d14:	200019f8 	.word	0x200019f8
 8003d18:	0802afd8 	.word	0x0802afd8
 8003d1c:	20000704 	.word	0x20000704
 8003d20:	20003078 	.word	0x20003078
 8003d24:	20000758 	.word	0x20000758
 8003d28:	20002d2c 	.word	0x20002d2c
 8003d2c:	200020e4 	.word	0x200020e4
 8003d30:	0802a1bc 	.word	0x0802a1bc
 8003d34:	0802af1c 	.word	0x0802af1c
 8003d38:	0802af6c 	.word	0x0802af6c
 8003d3c:	0802a2d0 	.word	0x0802a2d0
 8003d40:	200025dc 	.word	0x200025dc
 8003d44:	0802b468 	.word	0x0802b468
 8003d48:	200021e4 	.word	0x200021e4
 8003d4c:	0802b174 	.word	0x0802b174
 8003d50:	20002d60 	.word	0x20002d60
 8003d54:	0802b188 	.word	0x0802b188
 8003d58:	0802b0d4 	.word	0x0802b0d4
						gainchanged = bumppga(1);
 8003d5c:	2001      	movs	r0, #1
 8003d5e:	f001 fe8b 	bl	8005a78 <bumppga>
				if (trigsin10sec > MAXTRIGS10S)
 8003d62:	f8d8 3000 	ldr.w	r3, [r8]
 8003d66:	2b0a      	cmp	r3, #10
 8003d68:	f63f af74 	bhi.w	8003c54 <StarLPTask+0x8d4>
						gainchanged = bumppga(1);
 8003d6c:	b203      	sxth	r3, r0
 8003d6e:	9308      	str	r3, [sp, #32]
 8003d70:	e776      	b.n	8003c60 <StarLPTask+0x8e0>
					printf("GPS bad - rebooting...\n");
 8003d72:	4808      	ldr	r0, [pc, #32]	; (8003d94 <StarLPTask+0xa14>)
 8003d74:	f021 fbda 	bl	802552c <puts>
					osDelay(3000);
 8003d78:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003d7c:	f011 fba0 	bl	80154c0 <osDelay>
					rebootme(5);
 8003d80:	2005      	movs	r0, #5
 8003d82:	f7ff fadb 	bl	800333c <rebootme>
 8003d86:	4605      	mov	r5, r0
		printf("Console Rx Queue not created... rebooting...\n");
 8003d88:	4803      	ldr	r0, [pc, #12]	; (8003d98 <StarLPTask+0xa18>)
 8003d8a:	f021 fbcf 	bl	802552c <puts>
		rebootme(0);
 8003d8e:	4628      	mov	r0, r5
 8003d90:	f7ff fad4 	bl	800333c <rebootme>
 8003d94:	0802b15c 	.word	0x0802b15c
 8003d98:	0802adc4 	.word	0x0802adc4

08003d9c <HAL_DAC_ConvCpltCallbackCh1>:
	HAL_DAC_Stop_DMA(hdac, DAC_CHANNEL_1);
 8003d9c:	2100      	movs	r1, #0
 8003d9e:	f005 b873 	b.w	8008e88 <HAL_DAC_Stop_DMA>
 8003da2:	bf00      	nop

08003da4 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) { // every second 1 pps (on external signal)
 8003da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (htim->Instance == TIM2) {
 8003da6:	6803      	ldr	r3, [r0, #0]
 8003da8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dac:	d003      	beq.n	8003db6 <HAL_TIM_IC_CaptureCallback+0x12>
	} else if (htim->Instance == TIM4) {
 8003dae:	4a1b      	ldr	r2, [pc, #108]	; (8003e1c <HAL_TIM_IC_CaptureCallback+0x78>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d02d      	beq.n	8003e10 <HAL_TIM_IC_CaptureCallback+0x6c>
}
 8003db4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8003db6:	4c1a      	ldr	r4, [pc, #104]	; (8003e20 <HAL_TIM_IC_CaptureCallback+0x7c>)
 8003db8:	4b1a      	ldr	r3, [pc, #104]	; (8003e24 <HAL_TIM_IC_CaptureCallback+0x80>)
 8003dba:	7ba1      	ldrb	r1, [r4, #14]
		if (!(ledsenabled)) {
 8003dbc:	4a1a      	ldr	r2, [pc, #104]	; (8003e28 <HAL_TIM_IC_CaptureCallback+0x84>)
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8003dbe:	3101      	adds	r1, #1
 8003dc0:	481a      	ldr	r0, [pc, #104]	; (8003e2c <HAL_TIM_IC_CaptureCallback+0x88>)
		if (!(ledsenabled)) {
 8003dc2:	8812      	ldrh	r2, [r2, #0]
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8003dc4:	fba3 5301 	umull	r5, r3, r3, r1
 8003dc8:	095b      	lsrs	r3, r3, #5
 8003dca:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8003dce:	eba1 0383 	sub.w	r3, r1, r3, lsl #2
			HAL_GPIO_WritePin(GPIOD, LED_D1_Pin, GPIO_PIN_RESET);
 8003dd2:	f44f 6100 	mov.w	r1, #2048	; 0x800
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8003dd6:	7003      	strb	r3, [r0, #0]
			HAL_GPIO_WritePin(GPIOD, LED_D1_Pin, GPIO_PIN_RESET);
 8003dd8:	4815      	ldr	r0, [pc, #84]	; (8003e30 <HAL_TIM_IC_CaptureCallback+0x8c>)
		if (!(ledsenabled)) {
 8003dda:	b1b2      	cbz	r2, 8003e0a <HAL_TIM_IC_CaptureCallback+0x66>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8003ddc:	f007 ffa4 	bl	800bd28 <HAL_GPIO_TogglePin>
		diff = lastcap;
 8003de0:	4d14      	ldr	r5, [pc, #80]	; (8003e34 <HAL_TIM_IC_CaptureCallback+0x90>)
	uint32_t sum = 0;
 8003de2:	2100      	movs	r1, #0
		diff = lastcap;
 8003de4:	4e14      	ldr	r6, [pc, #80]	; (8003e38 <HAL_TIM_IC_CaptureCallback+0x94>)
 8003de6:	462b      	mov	r3, r5
 8003de8:	f105 003c 	add.w	r0, r5, #60	; 0x3c
 8003dec:	6837      	ldr	r7, [r6, #0]
		data[i] = data[i + 1];		// old data is low index
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	f843 2b04 	str.w	r2, [r3], #4
	for (i = 0; i < 15; i++) {
 8003df4:	4298      	cmp	r0, r3
		sum += data[i];
 8003df6:	4411      	add	r1, r2
	for (i = 0; i < 15; i++) {
 8003df8:	d1f9      	bne.n	8003dee <HAL_TIM_IC_CaptureCallback+0x4a>
	sum += new;
 8003dfa:	4439      	add	r1, r7
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 8003dfc:	4b0f      	ldr	r3, [pc, #60]	; (8003e3c <HAL_TIM_IC_CaptureCallback+0x98>)
	data[15] = new;		// new data at the end
 8003dfe:	63ef      	str	r7, [r5, #60]	; 0x3c
	return (sum >> 4);
 8003e00:	0909      	lsrs	r1, r1, #4
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 8003e02:	681b      	ldr	r3, [r3, #0]
		statuspkt.clktrim = movavg(diff);
 8003e04:	65a1      	str	r1, [r4, #88]	; 0x58
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 8003e06:	6033      	str	r3, [r6, #0]
}
 8003e08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			HAL_GPIO_WritePin(GPIOD, LED_D1_Pin, GPIO_PIN_RESET);
 8003e0a:	f007 ff73 	bl	800bcf4 <HAL_GPIO_WritePin>
 8003e0e:	e7e7      	b.n	8003de0 <HAL_TIM_IC_CaptureCallback+0x3c>
		printf("Timer4 callback\n");
 8003e10:	480b      	ldr	r0, [pc, #44]	; (8003e40 <HAL_TIM_IC_CaptureCallback+0x9c>)
}
 8003e12:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		printf("Timer4 callback\n");
 8003e16:	f021 bb89 	b.w	802552c <puts>
 8003e1a:	bf00      	nop
 8003e1c:	40000800 	.word	0x40000800
 8003e20:	20002f44 	.word	0x20002f44
 8003e24:	88888889 	.word	0x88888889
 8003e28:	20000278 	.word	0x20000278
 8003e2c:	2000075c 	.word	0x2000075c
 8003e30:	40020c00 	.word	0x40020c00
 8003e34:	200020a0 	.word	0x200020a0
 8003e38:	20002d28 	.word	0x20002d28
 8003e3c:	20000774 	.word	0x20000774
 8003e40:	0802b218 	.word	0x0802b218

08003e44 <getboardpcb>:
void getboardpcb() {
 8003e44:	b508      	push	{r3, lr}
	if ((HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET)) {// floats high on SPLAT1, so this must be a lightningboard
 8003e46:	2101      	movs	r1, #1
 8003e48:	4804      	ldr	r0, [pc, #16]	; (8003e5c <getboardpcb+0x18>)
 8003e4a:	f007 ff41 	bl	800bcd0 <HAL_GPIO_ReadPin>
		circuitboardpcb = SPLATBOARD1;		// assumed
 8003e4e:	2800      	cmp	r0, #0
 8003e50:	4b03      	ldr	r3, [pc, #12]	; (8003e60 <getboardpcb+0x1c>)
 8003e52:	bf0c      	ite	eq
 8003e54:	2216      	moveq	r2, #22
 8003e56:	220b      	movne	r2, #11
 8003e58:	601a      	str	r2, [r3, #0]
}
 8003e5a:	bd08      	pop	{r3, pc}
 8003e5c:	40020800 	.word	0x40020800
 8003e60:	20002094 	.word	0x20002094

08003e64 <uart2_rxdone>:
void uart2_rxdone() {
 8003e64:	b508      	push	{r3, lr}
	xQueueSendToBackFromISR(consolerxq, &con_ch, NULL);
 8003e66:	4807      	ldr	r0, [pc, #28]	; (8003e84 <uart2_rxdone+0x20>)
 8003e68:	2300      	movs	r3, #0
 8003e6a:	4907      	ldr	r1, [pc, #28]	; (8003e88 <uart2_rxdone+0x24>)
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	6800      	ldr	r0, [r0, #0]
 8003e70:	f011 ff50 	bl	8015d14 <xQueueGenericSendFromISR>
	HAL_UART_Receive_IT(&huart2, &con_ch, 1);
 8003e74:	2201      	movs	r2, #1
 8003e76:	4904      	ldr	r1, [pc, #16]	; (8003e88 <uart2_rxdone+0x24>)
 8003e78:	4804      	ldr	r0, [pc, #16]	; (8003e8c <uart2_rxdone+0x28>)
}
 8003e7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_UART_Receive_IT(&huart2, &con_ch, 1);
 8003e7e:	f00f ba49 	b.w	8013314 <HAL_UART_Receive_IT>
 8003e82:	bf00      	nop
 8003e84:	2000209c 	.word	0x2000209c
 8003e88:	20002098 	.word	0x20002098
 8003e8c:	20002988 	.word	0x20002988

08003e90 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	/* USER CODE BEGIN Callback 0 */

#ifdef configGENERATE_RUN_TIME_STATS

	if (htim->Instance == TIM14) {				// TIM14 used for RTOS profiling
 8003e90:	4a25      	ldr	r2, [pc, #148]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003e92:	6803      	ldr	r3, [r0, #0]
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d029      	beq.n	8003eec <HAL_TIM_PeriodElapsedCallback+0x5c>
		rtos_debug_timer++;
		return;
	}
#endif

	if (htim->Instance == TIM5) {// TIM5 interrupt is used as hook to run ADC_Conv_complete() at a lower IRQ  priority than dmacomplete
 8003e98:	4a24      	ldr	r2, [pc, #144]	; (8003f2c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d02d      	beq.n	8003efa <HAL_TIM_PeriodElapsedCallback+0x6a>
//		printf("T5\n");
		ADC_Conv_complete();			// It is a one-shot
		return;
	}

	if (htim->Instance == TIM2) {
 8003e9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ea2:	d02c      	beq.n	8003efe <HAL_TIM_PeriodElapsedCallback+0x6e>
		printf("T2P PeriodElapsedCallback %lu %lu\n", t2cap[0], statuspkt.clktrim);
		return;
	}
	if (htim->Instance == TIM3) {
 8003ea4:	4a22      	ldr	r2, [pc, #136]	; (8003f30 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d030      	beq.n	8003f0c <HAL_TIM_PeriodElapsedCallback+0x7c>
		printf("T3 PeriodElapsedCallback\n");
		return;
	}

	if (htim->Instance == TIM6) { // 1 second (internally timed, not compensated by GPS)
 8003eaa:	4a22      	ldr	r2, [pc, #136]	; (8003f34 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d005      	beq.n	8003ebc <HAL_TIM_PeriodElapsedCallback+0x2c>
		}
		return;
	}

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM12) {
 8003eb0:	4a21      	ldr	r2, [pc, #132]	; (8003f38 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d01f      	beq.n	8003ef6 <HAL_TIM_PeriodElapsedCallback+0x66>
		HAL_IncTick();
	}
	/* USER CODE BEGIN Callback 1 */
	else {
		printf("Unknown Timer Period Elapsed callback\n");
 8003eb6:	4821      	ldr	r0, [pc, #132]	; (8003f3c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8003eb8:	f021 bb38 	b.w	802552c <puts>
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003ebc:	b510      	push	{r4, lr}
		t1sec++;
 8003ebe:	4920      	ldr	r1, [pc, #128]	; (8003f40 <HAL_TIM_PeriodElapsedCallback+0xb0>)
		statuspkt.sysuptime++;
 8003ec0:	4c20      	ldr	r4, [pc, #128]	; (8003f44 <HAL_TIM_PeriodElapsedCallback+0xb4>)
		t1sec++;
 8003ec2:	680a      	ldr	r2, [r1, #0]
		statuspkt.sysuptime++;
 8003ec4:	6e63      	ldr	r3, [r4, #100]	; 0x64
		if (netup)
 8003ec6:	4820      	ldr	r0, [pc, #128]	; (8003f48 <HAL_TIM_PeriodElapsedCallback+0xb8>)
		t1sec++;
 8003ec8:	3201      	adds	r2, #1
		statuspkt.sysuptime++;
 8003eca:	3301      	adds	r3, #1
		if (netup)
 8003ecc:	7800      	ldrb	r0, [r0, #0]
		t1sec++;
 8003ece:	600a      	str	r2, [r1, #0]
		statuspkt.sysuptime++;
 8003ed0:	6663      	str	r3, [r4, #100]	; 0x64
		if (netup)
 8003ed2:	b110      	cbz	r0, 8003eda <HAL_TIM_PeriodElapsedCallback+0x4a>
			statuspkt.netuptime++;
 8003ed4:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	66a3      	str	r3, [r4, #104]	; 0x68
		if (gpslocked) {
 8003eda:	4b1c      	ldr	r3, [pc, #112]	; (8003f4c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8003edc:	781b      	ldrb	r3, [r3, #0]
 8003ede:	b9c3      	cbnz	r3, 8003f12 <HAL_TIM_PeriodElapsedCallback+0x82>
			epochvalid = 0;
 8003ee0:	4a1b      	ldr	r2, [pc, #108]	; (8003f50 <HAL_TIM_PeriodElapsedCallback+0xc0>)
			statuspkt.gpsuptime = 0;	// gps uptime is zero
 8003ee2:	66e3      	str	r3, [r4, #108]	; 0x6c
			epochvalid = 0;
 8003ee4:	7013      	strb	r3, [r2, #0]
			statuspkt.epochsecs = 0;	// make epoch time obviously wrong
 8003ee6:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
	}
	/* USER CODE END Callback 1 */
}
 8003eea:	bd10      	pop	{r4, pc}
		rtos_debug_timer++;
 8003eec:	4a19      	ldr	r2, [pc, #100]	; (8003f54 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8003eee:	6813      	ldr	r3, [r2, #0]
 8003ef0:	3301      	adds	r3, #1
 8003ef2:	6013      	str	r3, [r2, #0]
		return;
 8003ef4:	4770      	bx	lr
		HAL_IncTick();
 8003ef6:	f004 b96f 	b.w	80081d8 <HAL_IncTick>
		ADC_Conv_complete();			// It is a one-shot
 8003efa:	f7fc bcc7 	b.w	800088c <ADC_Conv_complete>
		printf("T2P PeriodElapsedCallback %lu %lu\n", t2cap[0], statuspkt.clktrim);
 8003efe:	4a11      	ldr	r2, [pc, #68]	; (8003f44 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8003f00:	4b15      	ldr	r3, [pc, #84]	; (8003f58 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8003f02:	4816      	ldr	r0, [pc, #88]	; (8003f5c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8003f04:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003f06:	6819      	ldr	r1, [r3, #0]
 8003f08:	f021 ba74 	b.w	80253f4 <iprintf>
		printf("T3 PeriodElapsedCallback\n");
 8003f0c:	4814      	ldr	r0, [pc, #80]	; (8003f60 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8003f0e:	f021 bb0d 	b.w	802552c <puts>
			statuspkt.gpsuptime++;
 8003f12:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8003f14:	3301      	adds	r3, #1
 8003f16:	66e3      	str	r3, [r4, #108]	; 0x6c
				statuspkt.epochsecs = calcepoch32();
 8003f18:	f001 f888 	bl	800502c <calcepoch32>
				epochvalid = 1;
 8003f1c:	4b0c      	ldr	r3, [pc, #48]	; (8003f50 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8003f1e:	2201      	movs	r2, #1
				statuspkt.epochsecs = calcepoch32();
 8003f20:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
				epochvalid = 1;
 8003f24:	701a      	strb	r2, [r3, #0]
}
 8003f26:	bd10      	pop	{r4, pc}
 8003f28:	40002000 	.word	0x40002000
 8003f2c:	40000c00 	.word	0x40000c00
 8003f30:	40000400 	.word	0x40000400
 8003f34:	40001000 	.word	0x40001000
 8003f38:	40001800 	.word	0x40001800
 8003f3c:	0802b268 	.word	0x0802b268
 8003f40:	20002d5c 	.word	0x20002d5c
 8003f44:	20002f44 	.word	0x20002f44
 8003f48:	20000752 	.word	0x20000752
 8003f4c:	200030f0 	.word	0x200030f0
 8003f50:	200030e8 	.word	0x200030e8
 8003f54:	20002d54 	.word	0x20002d54
 8003f58:	20000774 	.word	0x20000774
 8003f5c:	0802b228 	.word	0x0802b228
 8003f60:	0802b24c 	.word	0x0802b24c

08003f64 <Error_Handler>:
 */
void Error_Handler(void) {
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
		printf("HAL error (main.c 2343)\n");
 8003f64:	4c02      	ldr	r4, [pc, #8]	; (8003f70 <Error_Handler+0xc>)
void Error_Handler(void) {
 8003f66:	b508      	push	{r3, lr}
		printf("HAL error (main.c 2343)\n");
 8003f68:	4620      	mov	r0, r4
 8003f6a:	f021 fadf 	bl	802552c <puts>
	while (1) {
 8003f6e:	e7fb      	b.n	8003f68 <Error_Handler+0x4>
 8003f70:	0802b290 	.word	0x0802b290

08003f74 <SystemClock_Config>:
void SystemClock_Config(void) {
 8003f74:	b530      	push	{r4, r5, lr}
 8003f76:	b095      	sub	sp, #84	; 0x54
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003f78:	2234      	movs	r2, #52	; 0x34
 8003f7a:	2100      	movs	r1, #0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003f7c:	2402      	movs	r4, #2
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003f7e:	a807      	add	r0, sp, #28
 8003f80:	f020 fa9a 	bl	80244b8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003f84:	2300      	movs	r3, #0
 8003f86:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003f8a:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003f8e:	9306      	str	r3, [sp, #24]
	HAL_PWR_EnableBkUpAccess();
 8003f90:	f009 fac4 	bl	800d51c <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_PWR_CLK_ENABLE();
 8003f94:	4a20      	ldr	r2, [pc, #128]	; (8004018 <SystemClock_Config+0xa4>)
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003f96:	a807      	add	r0, sp, #28
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f98:	4b20      	ldr	r3, [pc, #128]	; (800401c <SystemClock_Config+0xa8>)
	__HAL_RCC_PWR_CLK_ENABLE();
 8003f9a:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003f9c:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003fa0:	6411      	str	r1, [r2, #64]	; 0x40
 8003fa2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003fa4:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8003fa8:	9200      	str	r2, [sp, #0]
 8003faa:	9a00      	ldr	r2, [sp, #0]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003fb2:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 8003fb4:	2209      	movs	r2, #9
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003fb6:	681b      	ldr	r3, [r3, #0]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003fb8:	940d      	str	r4, [sp, #52]	; 0x34
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003fba:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003fbe:	9411      	str	r4, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLR = 2;
 8003fc0:	9413      	str	r4, [sp, #76]	; 0x4c
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003fc2:	9301      	str	r3, [sp, #4]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003fc4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003fc8:	9901      	ldr	r1, [sp, #4]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003fca:	e9cd 2307 	strd	r2, r3, [sp, #28]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003fce:	2201      	movs	r2, #1
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003fd0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003fd4:	920c      	str	r2, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLN = 216;
 8003fd6:	2204      	movs	r2, #4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003fd8:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 216;
 8003fda:	23d8      	movs	r3, #216	; 0xd8
 8003fdc:	e9cd 230f 	strd	r2, r3, [sp, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLQ = 6;
 8003fe0:	2306      	movs	r3, #6
 8003fe2:	9312      	str	r3, [sp, #72]	; 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003fe4:	f009 fadc 	bl	800d5a0 <HAL_RCC_OscConfig>
 8003fe8:	b9a0      	cbnz	r0, 8004014 <SystemClock_Config+0xa0>
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8003fea:	f009 fa9f 	bl	800d52c <HAL_PWREx_EnableOverDrive>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	b980      	cbnz	r0, 8004014 <SystemClock_Config+0xa0>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003ff2:	220f      	movs	r2, #15
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003ff4:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK) {
 8003ff8:	a802      	add	r0, sp, #8
 8003ffa:	2107      	movs	r1, #7
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003ffc:	e9cd 2402 	strd	r2, r4, [sp, #8]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004000:	f44f 5280 	mov.w	r2, #4096	; 0x1000
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004004:	e9cd 3504 	strd	r3, r5, [sp, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004008:	9206      	str	r2, [sp, #24]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK) {
 800400a:	f009 fd9f 	bl	800db4c <HAL_RCC_ClockConfig>
 800400e:	b908      	cbnz	r0, 8004014 <SystemClock_Config+0xa0>
}
 8004010:	b015      	add	sp, #84	; 0x54
 8004012:	bd30      	pop	{r4, r5, pc}
		Error_Handler();
 8004014:	f7ff ffa6 	bl	8003f64 <Error_Handler>
 8004018:	40023800 	.word	0x40023800
 800401c:	40007000 	.word	0x40007000

08004020 <PeriphCommonClock_Config>:
void PeriphCommonClock_Config(void) {
 8004020:	b510      	push	{r4, lr}
 8004022:	b0a4      	sub	sp, #144	; 0x90
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8004024:	228c      	movs	r2, #140	; 0x8c
 8004026:	2100      	movs	r1, #0
	PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8004028:	2403      	movs	r4, #3
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 800402a:	a801      	add	r0, sp, #4
 800402c:	f020 fa44 	bl	80244b8 <memset>
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8004030:	22c0      	movs	r2, #192	; 0xc0
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8004032:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8004036:	2302      	movs	r3, #2
	PeriphClkInitStruct.PLLSAIDivQ = 1;
 8004038:	2101      	movs	r1, #1
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800403a:	9205      	str	r2, [sp, #20]
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 800403c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8004040:	9000      	str	r0, [sp, #0]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8004042:	4668      	mov	r0, sp
	PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8004044:	9408      	str	r4, [sp, #32]
	PeriphClkInitStruct.PLLSAIDivQ = 1;
 8004046:	910a      	str	r1, [sp, #40]	; 0x28
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8004048:	921f      	str	r2, [sp, #124]	; 0x7c
	PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 800404a:	e9cd 3306 	strd	r3, r3, [sp, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 800404e:	f009 fee3 	bl	800de18 <HAL_RCCEx_PeriphCLKConfig>
 8004052:	b908      	cbnz	r0, 8004058 <PeriphCommonClock_Config+0x38>
}
 8004054:	b024      	add	sp, #144	; 0x90
 8004056:	bd10      	pop	{r4, pc}
		Error_Handler();
 8004058:	f7ff ff84 	bl	8003f64 <Error_Handler>

0800405c <main>:
int main(void) {
 800405c:	b580      	push	{r7, lr}
 800405e:	b0dc      	sub	sp, #368	; 0x170
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{

	__ASM volatile ("dsb 0xF":::"memory");
 8004060:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004064:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8004068:	4bc2      	ldr	r3, [pc, #776]	; (8004374 <main+0x318>)
 800406a:	2400      	movs	r4, #0
 800406c:	f8c3 4250 	str.w	r4, [r3, #592]	; 0x250
	__ASM volatile ("dsb 0xF":::"memory");
 8004070:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004074:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8004078:	695a      	ldr	r2, [r3, #20]
 800407a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800407e:	615a      	str	r2, [r3, #20]
	__ASM volatile ("dsb 0xF":::"memory");
 8004080:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004084:	f3bf 8f6f 	isb	sy
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8004088:	4dbb      	ldr	r5, [pc, #748]	; (8004378 <main+0x31c>)
	HAL_Init();
 800408a:	f004 f893 	bl	80081b4 <HAL_Init>
	SystemClock_Config();
 800408e:	f7ff ff71 	bl	8003f74 <SystemClock_Config>
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004092:	2703      	movs	r7, #3
	PeriphCommonClock_Config();
 8004094:	f7ff ffc4 	bl	8004020 <PeriphCommonClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8004098:	9459      	str	r4, [sp, #356]	; 0x164
	HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 800409a:	4622      	mov	r2, r4
 800409c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80040a0:	48b6      	ldr	r0, [pc, #728]	; (800437c <main+0x320>)
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80040a2:	f44f 1888 	mov.w	r8, #1114112	; 0x110000
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040a6:	2601      	movs	r6, #1
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040a8:	f04f 0902 	mov.w	r9, #2
	GPIO_InitStruct.Pin = probe1_Pin;
 80040ac:	f44f 7a00 	mov.w	sl, #512	; 0x200
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80040b0:	e9cd 4455 	strd	r4, r4, [sp, #340]	; 0x154
 80040b4:	e9cd 4457 	strd	r4, r4, [sp, #348]	; 0x15c
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80040b8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80040ba:	f043 0310 	orr.w	r3, r3, #16
 80040be:	632b      	str	r3, [r5, #48]	; 0x30
 80040c0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80040c2:	f003 0310 	and.w	r3, r3, #16
 80040c6:	9303      	str	r3, [sp, #12]
 80040c8:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80040ca:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80040cc:	f043 0304 	orr.w	r3, r3, #4
 80040d0:	632b      	str	r3, [r5, #48]	; 0x30
 80040d2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80040d4:	f003 0304 	and.w	r3, r3, #4
 80040d8:	9304      	str	r3, [sp, #16]
 80040da:	9b04      	ldr	r3, [sp, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80040dc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80040de:	f043 0320 	orr.w	r3, r3, #32
 80040e2:	632b      	str	r3, [r5, #48]	; 0x30
 80040e4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80040e6:	f003 0320 	and.w	r3, r3, #32
 80040ea:	9305      	str	r3, [sp, #20]
 80040ec:	9b05      	ldr	r3, [sp, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80040ee:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80040f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040f4:	632b      	str	r3, [r5, #48]	; 0x30
 80040f6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80040f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040fc:	9306      	str	r3, [sp, #24]
 80040fe:	9b06      	ldr	r3, [sp, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004100:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004102:	f043 0301 	orr.w	r3, r3, #1
 8004106:	632b      	str	r3, [r5, #48]	; 0x30
 8004108:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	9307      	str	r3, [sp, #28]
 8004110:	9b07      	ldr	r3, [sp, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004112:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004114:	f043 0302 	orr.w	r3, r3, #2
 8004118:	632b      	str	r3, [r5, #48]	; 0x30
 800411a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800411c:	f003 0302 	and.w	r3, r3, #2
 8004120:	9308      	str	r3, [sp, #32]
 8004122:	9b08      	ldr	r3, [sp, #32]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8004124:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004126:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800412a:	632b      	str	r3, [r5, #48]	; 0x30
 800412c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800412e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004132:	9309      	str	r3, [sp, #36]	; 0x24
 8004134:	9b09      	ldr	r3, [sp, #36]	; 0x24
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8004136:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004138:	f043 0308 	orr.w	r3, r3, #8
 800413c:	632b      	str	r3, [r5, #48]	; 0x30
 800413e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004140:	f003 0308 	and.w	r3, r3, #8
 8004144:	930a      	str	r3, [sp, #40]	; 0x28
 8004146:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 8004148:	f007 fdd4 	bl	800bcf4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | GPIO_PIN_11 | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 800414c:	4622      	mov	r2, r4
 800414e:	f644 0181 	movw	r1, #18561	; 0x4881
 8004152:	488b      	ldr	r0, [pc, #556]	; (8004380 <main+0x324>)
 8004154:	f007 fdce 	bl	800bcf4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, XBEE_DTR_Pin | GPIO_PIN_12 | LP_FILT_Pin | GPIO_PIN_15, GPIO_PIN_RESET);
 8004158:	4622      	mov	r2, r4
 800415a:	f44f 4154 	mov.w	r1, #54272	; 0xd400
 800415e:	4889      	ldr	r0, [pc, #548]	; (8004384 <main+0x328>)
 8004160:	f007 fdc8 	bl	800bcf4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, LED_D1_Pin | LED_D2_Pin | LED_D3_Pin | LED_D4_Pin | LED_D5_Pin, GPIO_PIN_SET);
 8004164:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 8004168:	4887      	ldr	r0, [pc, #540]	; (8004388 <main+0x32c>)
 800416a:	2201      	movs	r2, #1
 800416c:	f007 fdc2 	bl	800bcf4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin | USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8004170:	4622      	mov	r2, r4
 8004172:	2144      	movs	r1, #68	; 0x44
 8004174:	4885      	ldr	r0, [pc, #532]	; (800438c <main+0x330>)
 8004176:	f007 fdbd 	bl	800bcf4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(probe2_GPIO_Port, probe2_Pin, GPIO_PIN_RESET);
 800417a:	4622      	mov	r2, r4
 800417c:	2102      	movs	r1, #2
 800417e:	4882      	ldr	r0, [pc, #520]	; (8004388 <main+0x32c>)
 8004180:	f007 fdb8 	bl	800bcf4 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_11 | GPIO_PIN_13;
 8004184:	f642 1388 	movw	r3, #10632	; 0x2988
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004188:	a955      	add	r1, sp, #340	; 0x154
 800418a:	487e      	ldr	r0, [pc, #504]	; (8004384 <main+0x328>)
	GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_11 | GPIO_PIN_13;
 800418c:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800418e:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004192:	f007 fb03 	bl	800b79c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 8004196:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800419a:	a955      	add	r1, sp, #340	; 0x154
 800419c:	487c      	ldr	r0, [pc, #496]	; (8004390 <main+0x334>)
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 800419e:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80041a0:	f8cd 8158 	str.w	r8, [sp, #344]	; 0x158
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a4:	9457      	str	r4, [sp, #348]	; 0x15c
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80041a6:	f007 faf9 	bl	800b79c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_10 | GPIO_PIN_11
 80041aa:	f643 533c 	movw	r3, #15676	; 0x3d3c
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80041ae:	a955      	add	r1, sp, #340	; 0x154
 80041b0:	4872      	ldr	r0, [pc, #456]	; (800437c <main+0x320>)
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_10 | GPIO_PIN_11
 80041b2:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041b4:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80041b8:	f007 faf0 	bl	800b79c <HAL_GPIO_Init>
	HAL_GPIO_Init(probe1_GPIO_Port, &GPIO_InitStruct);
 80041bc:	a955      	add	r1, sp, #340	; 0x154
 80041be:	486f      	ldr	r0, [pc, #444]	; (800437c <main+0x320>)
	GPIO_InitStruct.Pin = probe1_Pin;
 80041c0:	f8cd a154 	str.w	sl, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80041c4:	f8cd 9160 	str.w	r9, [sp, #352]	; 0x160
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041c8:	e9cd 6656 	strd	r6, r6, [sp, #344]	; 0x158
	HAL_GPIO_Init(probe1_GPIO_Port, &GPIO_InitStruct);
 80041cc:	f007 fae6 	bl	800b79c <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041d0:	a955      	add	r1, sp, #340	; 0x154
 80041d2:	486f      	ldr	r0, [pc, #444]	; (8004390 <main+0x334>)
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041d4:	9657      	str	r6, [sp, #348]	; 0x15c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80041d6:	e9cd 6455 	strd	r6, r4, [sp, #340]	; 0x154
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041da:	f007 fadf 	bl	800b79c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 80041de:	2340      	movs	r3, #64	; 0x40
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041e0:	a955      	add	r1, sp, #340	; 0x154
 80041e2:	486c      	ldr	r0, [pc, #432]	; (8004394 <main+0x338>)
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 80041e4:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041e6:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041ea:	f007 fad7 	bl	800b79c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LD1_Pin | GPIO_PIN_11 | LD3_Pin | LD2_Pin;
 80041ee:	f644 0381 	movw	r3, #18561	; 0x4881
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041f2:	a955      	add	r1, sp, #340	; 0x154
 80041f4:	4862      	ldr	r0, [pc, #392]	; (8004380 <main+0x324>)
	GPIO_InitStruct.Pin = LD1_Pin | GPIO_PIN_11 | LD3_Pin | LD2_Pin;
 80041f6:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041f8:	9458      	str	r4, [sp, #352]	; 0x160
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041fa:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041fe:	f007 facd 	bl	800b79c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_5;
 8004202:	2322      	movs	r3, #34	; 0x22
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004204:	a955      	add	r1, sp, #340	; 0x154
 8004206:	485e      	ldr	r0, [pc, #376]	; (8004380 <main+0x324>)
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_5;
 8004208:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800420a:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800420e:	f007 fac5 	bl	800b79c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_10
 8004212:	f24d 533b 	movw	r3, #54587	; 0xd53b
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004216:	a955      	add	r1, sp, #340	; 0x154
 8004218:	485c      	ldr	r0, [pc, #368]	; (800438c <main+0x330>)
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_10
 800421a:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800421c:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004220:	f007 fabc 	bl	800b79c <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004224:	a955      	add	r1, sp, #340	; 0x154
 8004226:	4857      	ldr	r0, [pc, #348]	; (8004384 <main+0x328>)
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004228:	9457      	str	r4, [sp, #348]	; 0x15c
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800422a:	e9cd a855 	strd	sl, r8, [sp, #340]	; 0x154
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800422e:	f007 fab5 	bl	800b79c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = XBEE_DTR_Pin | GPIO_PIN_12 | LP_FILT_Pin | GPIO_PIN_15;
 8004232:	f44f 4354 	mov.w	r3, #54272	; 0xd400
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004236:	a955      	add	r1, sp, #340	; 0x154
 8004238:	4852      	ldr	r0, [pc, #328]	; (8004384 <main+0x328>)
	GPIO_InitStruct.Pin = XBEE_DTR_Pin | GPIO_PIN_12 | LP_FILT_Pin | GPIO_PIN_15;
 800423a:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800423c:	f04f 0880 	mov.w	r8, #128	; 0x80
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004240:	9458      	str	r4, [sp, #352]	; 0x160
	GPIO_InitStruct.Alternate = GPIO_AF12_MDIOS;
 8004242:	f04f 0a0c 	mov.w	sl, #12
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004246:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800424a:	f007 faa7 	bl	800b79c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_7;
 800424e:	f240 4385 	movw	r3, #1157	; 0x485
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004252:	a955      	add	r1, sp, #340	; 0x154
 8004254:	484c      	ldr	r0, [pc, #304]	; (8004388 <main+0x32c>)
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_7;
 8004256:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004258:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800425c:	f007 fa9e 	bl	800b79c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LED_D1_Pin | LED_D2_Pin | LED_D3_Pin | LED_D4_Pin | LED_D5_Pin;
 8004260:	f44f 4378 	mov.w	r3, #63488	; 0xf800
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004264:	a955      	add	r1, sp, #340	; 0x154
 8004266:	4848      	ldr	r0, [pc, #288]	; (8004388 <main+0x32c>)
	GPIO_InitStruct.Pin = LED_D1_Pin | LED_D2_Pin | LED_D3_Pin | LED_D4_Pin | LED_D5_Pin;
 8004268:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800426a:	9458      	str	r4, [sp, #352]	; 0x160
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800426c:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004270:	f007 fa94 	bl	800b79c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = CS_PGA_Pin | USB_PowerSwitchOn_Pin;
 8004274:	2344      	movs	r3, #68	; 0x44
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004276:	a955      	add	r1, sp, #340	; 0x154
 8004278:	4844      	ldr	r0, [pc, #272]	; (800438c <main+0x330>)
	GPIO_InitStruct.Pin = CS_PGA_Pin | USB_PowerSwitchOn_Pin;
 800427a:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800427c:	9458      	str	r4, [sp, #352]	; 0x160
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800427e:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004282:	f007 fa8b 	bl	800b79c <HAL_GPIO_Init>
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8004286:	a955      	add	r1, sp, #340	; 0x154
 8004288:	4840      	ldr	r0, [pc, #256]	; (800438c <main+0x330>)
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800428a:	f8cd 8154 	str.w	r8, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800428e:	e9cd 4456 	strd	r4, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8004292:	f007 fa83 	bl	800b79c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8004296:	f44f 7340 	mov.w	r3, #768	; 0x300
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800429a:	a955      	add	r1, sp, #340	; 0x154
 800429c:	483c      	ldr	r0, [pc, #240]	; (8004390 <main+0x334>)
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 800429e:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a0:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042a4:	f007 fa7a 	bl	800b79c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 80042a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042ac:	a955      	add	r1, sp, #340	; 0x154
 80042ae:	4839      	ldr	r0, [pc, #228]	; (8004394 <main+0x338>)
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 80042b0:	9355      	str	r3, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042b2:	9758      	str	r7, [sp, #352]	; 0x160
	GPIO_InitStruct.Alternate = GPIO_AF12_MDIOS;
 80042b4:	f8cd a164 	str.w	sl, [sp, #356]	; 0x164
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042b8:	e9cd 9456 	strd	r9, r4, [sp, #344]	; 0x158
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042bc:	f007 fa6e 	bl	800b79c <HAL_GPIO_Init>
	HAL_GPIO_Init(probe2_GPIO_Port, &GPIO_InitStruct);
 80042c0:	a955      	add	r1, sp, #340	; 0x154
 80042c2:	4831      	ldr	r0, [pc, #196]	; (8004388 <main+0x32c>)
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042c4:	e9cd 9655 	strd	r9, r6, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80042c8:	e9cd 6957 	strd	r6, r9, [sp, #348]	; 0x15c
	HAL_GPIO_Init(probe2_GPIO_Port, &GPIO_InitStruct);
 80042cc:	f007 fa66 	bl	800b79c <HAL_GPIO_Init>
	__HAL_RCC_DMA1_CLK_ENABLE();
 80042d0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 3, 0);
 80042d2:	4639      	mov	r1, r7
 80042d4:	4622      	mov	r2, r4
	__HAL_RCC_DMA1_CLK_ENABLE();
 80042d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 3, 0);
 80042da:	200b      	movs	r0, #11
	__HAL_RCC_DMA1_CLK_ENABLE();
 80042dc:	632b      	str	r3, [r5, #48]	; 0x30
 80042de:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80042e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042e4:	9301      	str	r3, [sp, #4]
 80042e6:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_DMA2_CLK_ENABLE();
 80042e8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80042ea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80042ee:	632b      	str	r3, [r5, #48]	; 0x30
 80042f0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
	huart2.Init.BaudRate = 115200;
 80042f2:	4d29      	ldr	r5, [pc, #164]	; (8004398 <main+0x33c>)
	__HAL_RCC_DMA2_CLK_ENABLE();
 80042f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042f8:	9302      	str	r3, [sp, #8]
 80042fa:	9b02      	ldr	r3, [sp, #8]
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 3, 0);
 80042fc:	f004 fbd0 	bl	8008aa0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8004300:	200b      	movs	r0, #11
 8004302:	f004 fc17 	bl	8008b34 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 6, 0);
 8004306:	4622      	mov	r2, r4
 8004308:	2106      	movs	r1, #6
 800430a:	4650      	mov	r0, sl
 800430c:	f004 fbc8 	bl	8008aa0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8004310:	4650      	mov	r0, sl
 8004312:	f004 fc0f 	bl	8008b34 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 8004316:	4622      	mov	r2, r4
 8004318:	2106      	movs	r1, #6
 800431a:	2010      	movs	r0, #16
 800431c:	f004 fbc0 	bl	8008aa0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8004320:	2010      	movs	r0, #16
 8004322:	f004 fc07 	bl	8008b34 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 3, 0);
 8004326:	4622      	mov	r2, r4
 8004328:	4639      	mov	r1, r7
 800432a:	2011      	movs	r0, #17
 800432c:	f004 fbb8 	bl	8008aa0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8004330:	2011      	movs	r0, #17
 8004332:	f004 fbff 	bl	8008b34 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 3, 0);
 8004336:	4622      	mov	r2, r4
 8004338:	4639      	mov	r1, r7
 800433a:	202f      	movs	r0, #47	; 0x2f
 800433c:	f004 fbb0 	bl	8008aa0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8004340:	202f      	movs	r0, #47	; 0x2f
 8004342:	f004 fbf7 	bl	8008b34 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 6, 0);
 8004346:	4622      	mov	r2, r4
 8004348:	2106      	movs	r1, #6
 800434a:	2039      	movs	r0, #57	; 0x39
 800434c:	f004 fba8 	bl	8008aa0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8004350:	2039      	movs	r0, #57	; 0x39
 8004352:	f004 fbef 	bl	8008b34 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 2, 0);
 8004356:	4622      	mov	r2, r4
 8004358:	4649      	mov	r1, r9
 800435a:	203c      	movs	r0, #60	; 0x3c
 800435c:	f004 fba0 	bl	8008aa0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8004360:	203c      	movs	r0, #60	; 0x3c
 8004362:	f004 fbe7 	bl	8008b34 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 3, 0);
 8004366:	4622      	mov	r2, r4
 8004368:	4639      	mov	r1, r7
 800436a:	2045      	movs	r0, #69	; 0x45
 800436c:	f004 fb98 	bl	8008aa0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8004370:	2045      	movs	r0, #69	; 0x45
 8004372:	e013      	b.n	800439c <main+0x340>
 8004374:	e000ed00 	.word	0xe000ed00
 8004378:	40023800 	.word	0x40023800
 800437c:	40021400 	.word	0x40021400
 8004380:	40020400 	.word	0x40020400
 8004384:	40021000 	.word	0x40021000
 8004388:	40020c00 	.word	0x40020c00
 800438c:	40021800 	.word	0x40021800
 8004390:	40020800 	.word	0x40020800
 8004394:	40020000 	.word	0x40020000
 8004398:	40004400 	.word	0x40004400
 800439c:	f004 fbca 	bl	8008b34 <HAL_NVIC_EnableIRQ>
	huart2.Instance = USART2;
 80043a0:	48bd      	ldr	r0, [pc, #756]	; (8004698 <main+0x63c>)
	huart2.Init.BaudRate = 115200;
 80043a2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
	if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK) {
 80043a6:	4622      	mov	r2, r4
 80043a8:	4621      	mov	r1, r4
	huart2.Init.Mode = UART_MODE_TX_RX;
 80043aa:	f8c0 a014 	str.w	sl, [r0, #20]
	huart2.Init.Parity = UART_PARITY_NONE;
 80043ae:	6104      	str	r4, [r0, #16]
	huart2.Init.BaudRate = 115200;
 80043b0:	e9c0 5300 	strd	r5, r3, [r0]
	if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK) {
 80043b4:	4623      	mov	r3, r4
	huart2.Init.StopBits = UART_STOPBITS_1;
 80043b6:	e9c0 4402 	strd	r4, r4, [r0, #8]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80043ba:	e9c0 4406 	strd	r4, r4, [r0, #24]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80043be:	e9c0 4408 	strd	r4, r4, [r0, #32]
	if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK) {
 80043c2:	f00f f849 	bl	8013458 <HAL_RS485Ex_Init>
 80043c6:	2800      	cmp	r0, #0
 80043c8:	f040 8446 	bne.w	8004c58 <main+0xbfc>
	hadc1.Instance = ADC1;
 80043cc:	4cb3      	ldr	r4, [pc, #716]	; (800469c <main+0x640>)
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80043ce:	f44f 3580 	mov.w	r5, #65536	; 0x10000
 80043d2:	4bb3      	ldr	r3, [pc, #716]	; (80046a0 <main+0x644>)
	ADC_MultiModeTypeDef multimode = { 0 };
 80043d4:	9022      	str	r0, [sp, #136]	; 0x88
	ADC_ChannelConfTypeDef sConfig = { 0 };
 80043d6:	9045      	str	r0, [sp, #276]	; 0x114
 80043d8:	9048      	str	r0, [sp, #288]	; 0x120
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80043da:	60a0      	str	r0, [r4, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80043dc:	6120      	str	r0, [r4, #16]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80043de:	f884 0020 	strb.w	r0, [r4, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80043e2:	62e0      	str	r0, [r4, #44]	; 0x2c
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80043e4:	60e0      	str	r0, [r4, #12]
	hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80043e6:	6160      	str	r0, [r4, #20]
	hadc1.Init.ContinuousConvMode = ENABLE;
 80043e8:	61a6      	str	r6, [r4, #24]
	hadc1.Init.NbrOfConversion = 1;
 80043ea:	61e6      	str	r6, [r4, #28]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 80043ec:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80043f0:	e9c4 3500 	strd	r3, r5, [r4]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80043f4:	4bab      	ldr	r3, [pc, #684]	; (80046a4 <main+0x648>)
	ADC_MultiModeTypeDef multimode = { 0 };
 80043f6:	e9cd 0023 	strd	r0, r0, [sp, #140]	; 0x8c
	ADC_ChannelConfTypeDef sConfig = { 0 };
 80043fa:	e9cd 0046 	strd	r0, r0, [sp, #280]	; 0x118
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80043fe:	4620      	mov	r0, r4
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004400:	62a3      	str	r3, [r4, #40]	; 0x28
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8004402:	f003 ff0d 	bl	8008220 <HAL_ADC_Init>
 8004406:	2800      	cmp	r0, #0
 8004408:	f040 8426 	bne.w	8004c58 <main+0xbfc>
	multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 800440c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 8004410:	9024      	str	r0, [sp, #144]	; 0x90
	multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 8004412:	2017      	movs	r0, #23
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 8004414:	a922      	add	r1, sp, #136	; 0x88
	multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 8004416:	e9cd 0322 	strd	r0, r3, [sp, #136]	; 0x88
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 800441a:	4620      	mov	r0, r4
 800441c:	f004 fac0 	bl	80089a0 <HAL_ADCEx_MultiModeConfigChannel>
 8004420:	2800      	cmp	r0, #0
 8004422:	f040 8419 	bne.w	8004c58 <main+0xbfc>
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8004426:	9047      	str	r0, [sp, #284]	; 0x11c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8004428:	a945      	add	r1, sp, #276	; 0x114
 800442a:	4620      	mov	r0, r4
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800442c:	e9cd 7645 	strd	r7, r6, [sp, #276]	; 0x114
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8004430:	f004 f9c2 	bl	80087b8 <HAL_ADC_ConfigChannel>
 8004434:	2800      	cmp	r0, #0
 8004436:	f040 840f 	bne.w	8004c58 <main+0xbfc>
	hadc2.Instance = ADC2;
 800443a:	4c9b      	ldr	r4, [pc, #620]	; (80046a8 <main+0x64c>)
 800443c:	4b9b      	ldr	r3, [pc, #620]	; (80046ac <main+0x650>)
	hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800443e:	6120      	str	r0, [r4, #16]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004440:	f884 0020 	strb.w	r0, [r4, #32]
	hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004444:	60e0      	str	r0, [r4, #12]
	hadc2.Init.DMAContinuousRequests = DISABLE;
 8004446:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
	hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800444a:	6160      	str	r0, [r4, #20]
	hadc2.Init.ContinuousConvMode = ENABLE;
 800444c:	61a6      	str	r6, [r4, #24]
	hadc2.Init.NbrOfConversion = 1;
 800444e:	61e6      	str	r6, [r4, #28]
	hadc2.Instance = ADC2;
 8004450:	6023      	str	r3, [r4, #0]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8004452:	e9cd 0041 	strd	r0, r0, [sp, #260]	; 0x104
 8004456:	e9cd 0043 	strd	r0, r0, [sp, #268]	; 0x10c
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800445a:	e9c4 5001 	strd	r5, r0, [r4, #4]
	if (HAL_ADC_Init(&hadc2) != HAL_OK) {
 800445e:	4620      	mov	r0, r4
 8004460:	f003 fede 	bl	8008220 <HAL_ADC_Init>
 8004464:	2800      	cmp	r0, #0
 8004466:	f040 83f7 	bne.w	8004c58 <main+0xbfc>
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800446a:	9043      	str	r0, [sp, #268]	; 0x10c
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 800446c:	a941      	add	r1, sp, #260	; 0x104
 800446e:	4620      	mov	r0, r4
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8004470:	e9cd 7641 	strd	r7, r6, [sp, #260]	; 0x104
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 8004474:	f004 f9a0 	bl	80087b8 <HAL_ADC_ConfigChannel>
 8004478:	2800      	cmp	r0, #0
 800447a:	f040 83ed 	bne.w	8004c58 <main+0xbfc>
	hadc3.Instance = ADC3;
 800447e:	4c8c      	ldr	r4, [pc, #560]	; (80046b0 <main+0x654>)
 8004480:	4b8c      	ldr	r3, [pc, #560]	; (80046b4 <main+0x658>)
	hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004482:	6120      	str	r0, [r4, #16]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 8004484:	f884 0020 	strb.w	r0, [r4, #32]
	hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004488:	60e0      	str	r0, [r4, #12]
	hadc3.Init.DMAContinuousRequests = DISABLE;
 800448a:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
	hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800448e:	6160      	str	r0, [r4, #20]
	hadc3.Init.ContinuousConvMode = ENABLE;
 8004490:	61a6      	str	r6, [r4, #24]
	hadc3.Init.NbrOfConversion = 1;
 8004492:	61e6      	str	r6, [r4, #28]
	hadc3.Instance = ADC3;
 8004494:	6023      	str	r3, [r4, #0]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8004496:	e9cd 003d 	strd	r0, r0, [sp, #244]	; 0xf4
 800449a:	e9cd 003f 	strd	r0, r0, [sp, #252]	; 0xfc
	hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800449e:	e9c4 5001 	strd	r5, r0, [r4, #4]
	if (HAL_ADC_Init(&hadc3) != HAL_OK) {
 80044a2:	4620      	mov	r0, r4
 80044a4:	f003 febc 	bl	8008220 <HAL_ADC_Init>
 80044a8:	2800      	cmp	r0, #0
 80044aa:	f040 83d5 	bne.w	8004c58 <main+0xbfc>
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80044ae:	903f      	str	r0, [sp, #252]	; 0xfc
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK) {
 80044b0:	a93d      	add	r1, sp, #244	; 0xf4
 80044b2:	4620      	mov	r0, r4
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80044b4:	e9cd 763d 	strd	r7, r6, [sp, #244]	; 0xf4
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK) {
 80044b8:	f004 f97e 	bl	80087b8 <HAL_ADC_ConfigChannel>
 80044bc:	2800      	cmp	r0, #0
 80044be:	f040 83cb 	bne.w	8004c58 <main+0xbfc>
	hrng.Instance = RNG;
 80044c2:	487d      	ldr	r0, [pc, #500]	; (80046b8 <main+0x65c>)
 80044c4:	4b7d      	ldr	r3, [pc, #500]	; (80046bc <main+0x660>)
 80044c6:	6003      	str	r3, [r0, #0]
	if (HAL_RNG_Init(&hrng) != HAL_OK) {
 80044c8:	f00a f986 	bl	800e7d8 <HAL_RNG_Init>
 80044cc:	2800      	cmp	r0, #0
 80044ce:	f040 83c3 	bne.w	8004c58 <main+0xbfc>
	htim6.Instance = TIM6;
 80044d2:	4b7b      	ldr	r3, [pc, #492]	; (80046c0 <main+0x664>)
	htim6.Init.Prescaler = 10800;
 80044d4:	f642 2230 	movw	r2, #10800	; 0x2a30
 80044d8:	497a      	ldr	r1, [pc, #488]	; (80046c4 <main+0x668>)
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80044da:	9021      	str	r0, [sp, #132]	; 0x84
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044dc:	6098      	str	r0, [r3, #8]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80044de:	f8c3 8018 	str.w	r8, [r3, #24]
	htim6.Init.Prescaler = 10800;
 80044e2:	e9c3 1200 	strd	r1, r2, [r3]
	htim6.Init.Period = 10000;
 80044e6:	f242 7210 	movw	r2, #10000	; 0x2710
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80044ea:	e9cd 001f 	strd	r0, r0, [sp, #124]	; 0x7c
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 80044ee:	4618      	mov	r0, r3
	htim6.Init.Period = 10000;
 80044f0:	60da      	str	r2, [r3, #12]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 80044f2:	f00b ff61 	bl	80103b8 <HAL_TIM_Base_Init>
 80044f6:	2800      	cmp	r0, #0
 80044f8:	f040 83ae 	bne.w	8004c58 <main+0xbfc>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 80044fc:	2310      	movs	r3, #16
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK) {
 80044fe:	a91f      	add	r1, sp, #124	; 0x7c
 8004500:	486f      	ldr	r0, [pc, #444]	; (80046c0 <main+0x664>)
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8004502:	931f      	str	r3, [sp, #124]	; 0x7c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004504:	2300      	movs	r3, #0
 8004506:	9321      	str	r3, [sp, #132]	; 0x84
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK) {
 8004508:	f00d fbc0 	bl	8011c8c <HAL_TIMEx_MasterConfigSynchronization>
 800450c:	2800      	cmp	r0, #0
 800450e:	f040 83a3 	bne.w	8004c58 <main+0xbfc>
	htim3.Instance = TIM3;
 8004512:	4c6d      	ldr	r4, [pc, #436]	; (80046c8 <main+0x66c>)
	htim3.Init.Prescaler = 10800;
 8004514:	f642 2330 	movw	r3, #10800	; 0x2a30
 8004518:	f8df a1d0 	ldr.w	sl, [pc, #464]	; 80046ec <main+0x690>
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800451c:	2780      	movs	r7, #128	; 0x80
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800451e:	9039      	str	r0, [sp, #228]	; 0xe4
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8004520:	905b      	str	r0, [sp, #364]	; 0x16c
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004522:	903c      	str	r0, [sp, #240]	; 0xf0
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004524:	60a0      	str	r0, [r4, #8]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004526:	6120      	str	r0, [r4, #16]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004528:	901c      	str	r0, [sp, #112]	; 0x70
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800452a:	61a7      	str	r7, [r4, #24]
	htim3.Init.Prescaler = 10800;
 800452c:	e9c4 a300 	strd	sl, r3, [r4]
	htim3.Init.Period = 10000;
 8004530:	f242 7310 	movw	r3, #10000	; 0x2710
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8004534:	e9cd 0055 	strd	r0, r0, [sp, #340]	; 0x154
 8004538:	e9cd 0057 	strd	r0, r0, [sp, #348]	; 0x15c
 800453c:	e9cd 0059 	strd	r0, r0, [sp, #356]	; 0x164
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004540:	e9cd 003a 	strd	r0, r0, [sp, #232]	; 0xe8
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004544:	e9cd 001d 	strd	r0, r0, [sp, #116]	; 0x74
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8004548:	4620      	mov	r0, r4
	htim3.Init.Period = 10000;
 800454a:	60e3      	str	r3, [r4, #12]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 800454c:	f00b ff34 	bl	80103b8 <HAL_TIM_Base_Init>
 8004550:	2800      	cmp	r0, #0
 8004552:	f040 8381 	bne.w	8004c58 <main+0xbfc>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004556:	f44f 5680 	mov.w	r6, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 800455a:	a939      	add	r1, sp, #228	; 0xe4
 800455c:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800455e:	9639      	str	r6, [sp, #228]	; 0xe4
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8004560:	f00b f9c0 	bl	800f8e4 <HAL_TIM_ConfigClockSource>
 8004564:	2800      	cmp	r0, #0
 8004566:	f040 8377 	bne.w	8004c58 <main+0xbfc>
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 800456a:	4620      	mov	r0, r4
 800456c:	f00c f8c0 	bl	80106f0 <HAL_TIM_PWM_Init>
 8004570:	2800      	cmp	r0, #0
 8004572:	f040 8371 	bne.w	8004c58 <main+0xbfc>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004576:	901c      	str	r0, [sp, #112]	; 0x70
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) {
 8004578:	a91c      	add	r1, sp, #112	; 0x70
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800457a:	901e      	str	r0, [sp, #120]	; 0x78
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) {
 800457c:	4620      	mov	r0, r4
 800457e:	f00d fb85 	bl	8011c8c <HAL_TIMEx_MasterConfigSynchronization>
 8004582:	2800      	cmp	r0, #0
 8004584:	f040 8368 	bne.w	8004c58 <main+0xbfc>
	sConfigOC.Pulse = 10;
 8004588:	230a      	movs	r3, #10
 800458a:	f04f 0960 	mov.w	r9, #96	; 0x60
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800458e:	9057      	str	r0, [sp, #348]	; 0x15c
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8004590:	2204      	movs	r2, #4
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004592:	9059      	str	r0, [sp, #356]	; 0x164
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8004594:	a955      	add	r1, sp, #340	; 0x154
 8004596:	4620      	mov	r0, r4
	sConfigOC.Pulse = 10;
 8004598:	e9cd 9355 	strd	r9, r3, [sp, #340]	; 0x154
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 800459c:	f00c fc26 	bl	8010dec <HAL_TIM_PWM_ConfigChannel>
 80045a0:	4605      	mov	r5, r0
 80045a2:	2800      	cmp	r0, #0
 80045a4:	f040 8358 	bne.w	8004c58 <main+0xbfc>
	HAL_TIM_MspPostInit(&htim3);
 80045a8:	4620      	mov	r0, r4
	htim7.Instance = TIM7;
 80045aa:	4c48      	ldr	r4, [pc, #288]	; (80046cc <main+0x670>)
	HAL_TIM_MspPostInit(&htim3);
 80045ac:	f002 fa4e 	bl	8006a4c <HAL_TIM_MspPostInit>
	htim7.Instance = TIM7;
 80045b0:	4b47      	ldr	r3, [pc, #284]	; (80046d0 <main+0x674>)
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK) {
 80045b2:	4620      	mov	r0, r4
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80045b4:	61a7      	str	r7, [r4, #24]
	htim7.Instance = TIM7;
 80045b6:	6023      	str	r3, [r4, #0]
	htim7.Init.Period = 9600;
 80045b8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80045bc:	951b      	str	r5, [sp, #108]	; 0x6c
	htim7.Init.Period = 9600;
 80045be:	60e3      	str	r3, [r4, #12]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045c0:	e9c4 5501 	strd	r5, r5, [r4, #4]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80045c4:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK) {
 80045c8:	f00b fef6 	bl	80103b8 <HAL_TIM_Base_Init>
 80045cc:	2800      	cmp	r0, #0
 80045ce:	f040 8343 	bne.w	8004c58 <main+0xbfc>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80045d2:	2320      	movs	r3, #32
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80045d4:	901b      	str	r0, [sp, #108]	; 0x6c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK) {
 80045d6:	a919      	add	r1, sp, #100	; 0x64
 80045d8:	4620      	mov	r0, r4
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80045da:	9319      	str	r3, [sp, #100]	; 0x64
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK) {
 80045dc:	f00d fb56 	bl	8011c8c <HAL_TIMEx_MasterConfigSynchronization>
 80045e0:	2800      	cmp	r0, #0
 80045e2:	f040 8339 	bne.w	8004c58 <main+0xbfc>
	htim1.Instance = TIM1;
 80045e6:	4c3b      	ldr	r4, [pc, #236]	; (80046d4 <main+0x678>)
 80045e8:	4b3b      	ldr	r3, [pc, #236]	; (80046d8 <main+0x67c>)
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045ea:	61a0      	str	r0, [r4, #24]
	htim1.Instance = TIM1;
 80045ec:	6023      	str	r3, [r4, #0]
	htim1.Init.Period = 65535;
 80045ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80045f2:	9018      	str	r0, [sp, #96]	; 0x60
	htim1.Init.Period = 65535;
 80045f4:	60e3      	str	r3, [r4, #12]
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80045f6:	e9cd 0035 	strd	r0, r0, [sp, #212]	; 0xd4
 80045fa:	e9cd 0037 	strd	r0, r0, [sp, #220]	; 0xdc
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045fe:	e9c4 0001 	strd	r0, r0, [r4, #4]
	htim1.Init.RepetitionCounter = 0;
 8004602:	e9c4 0004 	strd	r0, r0, [r4, #16]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004606:	e9cd 0016 	strd	r0, r0, [sp, #88]	; 0x58
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 800460a:	4620      	mov	r0, r4
 800460c:	f00b fed4 	bl	80103b8 <HAL_TIM_Base_Init>
 8004610:	2800      	cmp	r0, #0
 8004612:	f040 8321 	bne.w	8004c58 <main+0xbfc>
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8004616:	a935      	add	r1, sp, #212	; 0xd4
 8004618:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800461a:	9635      	str	r6, [sp, #212]	; 0xd4
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 800461c:	f00b f962 	bl	800f8e4 <HAL_TIM_ConfigClockSource>
 8004620:	2800      	cmp	r0, #0
 8004622:	f040 8319 	bne.w	8004c58 <main+0xbfc>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004626:	2300      	movs	r3, #0
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) {
 8004628:	a916      	add	r1, sp, #88	; 0x58
 800462a:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800462c:	9318      	str	r3, [sp, #96]	; 0x60
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800462e:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) {
 8004632:	f00d fb2b 	bl	8011c8c <HAL_TIMEx_MasterConfigSynchronization>
 8004636:	4603      	mov	r3, r0
 8004638:	2800      	cmp	r0, #0
 800463a:	f040 830d 	bne.w	8004c58 <main+0xbfc>
	hcrc.Instance = CRC;
 800463e:	4827      	ldr	r0, [pc, #156]	; (80046dc <main+0x680>)
	hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8004640:	2601      	movs	r6, #1
	hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8004642:	8083      	strh	r3, [r0, #4]
	hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8004644:	6206      	str	r6, [r0, #32]
	hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8004646:	e9c0 3305 	strd	r3, r3, [r0, #20]
	hcrc.Instance = CRC;
 800464a:	4b25      	ldr	r3, [pc, #148]	; (80046e0 <main+0x684>)
 800464c:	6003      	str	r3, [r0, #0]
	if (HAL_CRC_Init(&hcrc) != HAL_OK) {
 800464e:	f004 fa9f 	bl	8008b90 <HAL_CRC_Init>
 8004652:	2800      	cmp	r0, #0
 8004654:	f040 8300 	bne.w	8004c58 <main+0xbfc>
	htim2.Instance = TIM2;
 8004658:	4c22      	ldr	r4, [pc, #136]	; (80046e4 <main+0x688>)
 800465a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800465e:	902d      	str	r0, [sp, #180]	; 0xb4
	TIM_SlaveConfigTypeDef sSlaveConfig = { 0 };
 8004660:	ad49      	add	r5, sp, #292	; 0x124
	htim2.Instance = TIM2;
 8004662:	6023      	str	r3, [r4, #0]
	htim2.Init.Period = 4000000000;
 8004664:	4b20      	ldr	r3, [pc, #128]	; (80046e8 <main+0x68c>)
	TIM_SlaveConfigTypeDef sSlaveConfig = { 0 };
 8004666:	9049      	str	r0, [sp, #292]	; 0x124
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8004668:	9031      	str	r0, [sp, #196]	; 0xc4
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800466a:	9030      	str	r0, [sp, #192]	; 0xc0
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 800466c:	9034      	str	r0, [sp, #208]	; 0xd0
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800466e:	6120      	str	r0, [r4, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004670:	61a0      	str	r0, [r4, #24]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004672:	9015      	str	r0, [sp, #84]	; 0x54
	htim2.Init.Period = 4000000000;
 8004674:	60e3      	str	r3, [r4, #12]
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004676:	e9cd 002e 	strd	r0, r0, [sp, #184]	; 0xb8
	TIM_SlaveConfigTypeDef sSlaveConfig = { 0 };
 800467a:	e9cd 004a 	strd	r0, r0, [sp, #296]	; 0x128
 800467e:	e9cd 004c 	strd	r0, r0, [sp, #304]	; 0x130
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8004682:	e9cd 0032 	strd	r0, r0, [sp, #200]	; 0xc8
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004686:	e9c4 0001 	strd	r0, r0, [r4, #4]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800468a:	e9cd 0013 	strd	r0, r0, [sp, #76]	; 0x4c
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 800468e:	4620      	mov	r0, r4
 8004690:	f00b fe92 	bl	80103b8 <HAL_TIM_Base_Init>
 8004694:	e02c      	b.n	80046f0 <main+0x694>
 8004696:	bf00      	nop
 8004698:	20002988 	.word	0x20002988
 800469c:	200020e8 	.word	0x200020e8
 80046a0:	40012000 	.word	0x40012000
 80046a4:	0f000001 	.word	0x0f000001
 80046a8:	20002130 	.word	0x20002130
 80046ac:	40012100 	.word	0x40012100
 80046b0:	20002178 	.word	0x20002178
 80046b4:	40012200 	.word	0x40012200
 80046b8:	200025ec 	.word	0x200025ec
 80046bc:	50060800 	.word	0x50060800
 80046c0:	200028f0 	.word	0x200028f0
 80046c4:	40001000 	.word	0x40001000
 80046c8:	2000280c 	.word	0x2000280c
 80046cc:	2000293c 	.word	0x2000293c
 80046d0:	40001400 	.word	0x40001400
 80046d4:	20002728 	.word	0x20002728
 80046d8:	40010000 	.word	0x40010000
 80046dc:	200021c0 	.word	0x200021c0
 80046e0:	40023000 	.word	0x40023000
 80046e4:	200027c0 	.word	0x200027c0
 80046e8:	ee6b2800 	.word	0xee6b2800
 80046ec:	40000400 	.word	0x40000400
 80046f0:	2800      	cmp	r0, #0
 80046f2:	f040 82b1 	bne.w	8004c58 <main+0xbfc>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80046f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80046fa:	a92d      	add	r1, sp, #180	; 0xb4
 80046fc:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80046fe:	932d      	str	r3, [sp, #180]	; 0xb4
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8004700:	f00b f8f0 	bl	800f8e4 <HAL_TIM_ConfigClockSource>
 8004704:	2800      	cmp	r0, #0
 8004706:	f040 82a7 	bne.w	8004c58 <main+0xbfc>
	if (HAL_TIM_IC_Init(&htim2) != HAL_OK) {
 800470a:	4620      	mov	r0, r4
 800470c:	f00c f8be 	bl	801088c <HAL_TIM_IC_Init>
 8004710:	2800      	cmp	r0, #0
 8004712:	f040 82a1 	bne.w	8004c58 <main+0xbfc>
	sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8004716:	2704      	movs	r7, #4
 8004718:	2350      	movs	r3, #80	; 0x50
	sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800471a:	904b      	str	r0, [sp, #300]	; 0x12c
	if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK) {
 800471c:	4629      	mov	r1, r5
	sSlaveConfig.TriggerFilter = 0;
 800471e:	904d      	str	r0, [sp, #308]	; 0x134
	if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK) {
 8004720:	4620      	mov	r0, r4
	sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8004722:	e9cd 7349 	strd	r7, r3, [sp, #292]	; 0x124
	if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK) {
 8004726:	f00b fbb7 	bl	800fe98 <HAL_TIM_SlaveConfigSynchro>
 800472a:	2800      	cmp	r0, #0
 800472c:	f040 8294 	bne.w	8004c58 <main+0xbfc>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004730:	9013      	str	r0, [sp, #76]	; 0x4c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 8004732:	a913      	add	r1, sp, #76	; 0x4c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004734:	9015      	str	r0, [sp, #84]	; 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 8004736:	4620      	mov	r0, r4
 8004738:	f00d faa8 	bl	8011c8c <HAL_TIMEx_MasterConfigSynchronization>
 800473c:	4602      	mov	r2, r0
 800473e:	2800      	cmp	r0, #0
 8004740:	f040 828a 	bne.w	8004c58 <main+0xbfc>
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8004744:	a931      	add	r1, sp, #196	; 0xc4
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004746:	e9cd 0631 	strd	r0, r6, [sp, #196]	; 0xc4
	sConfigIC.ICFilter = 0;
 800474a:	e9cd 0033 	strd	r0, r0, [sp, #204]	; 0xcc
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 800474e:	4620      	mov	r0, r4
 8004750:	f00c fd6c 	bl	801122c <HAL_TIM_IC_ConfigChannel>
 8004754:	2800      	cmp	r0, #0
 8004756:	f040 827f 	bne.w	8004c58 <main+0xbfc>
	sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800475a:	2302      	movs	r3, #2
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK) {
 800475c:	463a      	mov	r2, r7
 800475e:	a931      	add	r1, sp, #196	; 0xc4
 8004760:	4620      	mov	r0, r4
	sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8004762:	9332      	str	r3, [sp, #200]	; 0xc8
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK) {
 8004764:	f00c fd62 	bl	801122c <HAL_TIM_IC_ConfigChannel>
 8004768:	2800      	cmp	r0, #0
 800476a:	f040 8275 	bne.w	8004c58 <main+0xbfc>
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK) {
 800476e:	a931      	add	r1, sp, #196	; 0xc4
 8004770:	4620      	mov	r0, r4
 8004772:	2208      	movs	r2, #8
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004774:	9632      	str	r6, [sp, #200]	; 0xc8
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK) {
 8004776:	f00c fd59 	bl	801122c <HAL_TIM_IC_ConfigChannel>
 800477a:	2800      	cmp	r0, #0
 800477c:	f040 826c 	bne.w	8004c58 <main+0xbfc>
	huart6.Instance = USART6;
 8004780:	48c1      	ldr	r0, [pc, #772]	; (8004a88 <main+0xa2c>)
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004782:	2300      	movs	r3, #0
	huart6.Init.BaudRate = 9600;
 8004784:	f44f 5816 	mov.w	r8, #9600	; 0x2580
	huart6.Init.Mode = UART_MODE_TX_RX;
 8004788:	260c      	movs	r6, #12
	huart6.Init.Parity = UART_PARITY_NONE;
 800478a:	6103      	str	r3, [r0, #16]
	huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800478c:	6203      	str	r3, [r0, #32]
	huart6.Init.Mode = UART_MODE_TX_RX;
 800478e:	6146      	str	r6, [r0, #20]
	huart6.Init.StopBits = UART_STOPBITS_1;
 8004790:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004794:	e9c0 3306 	strd	r3, r3, [r0, #24]
	huart6.Init.BaudRate = 9600;
 8004798:	4bbc      	ldr	r3, [pc, #752]	; (8004a8c <main+0xa30>)
 800479a:	e9c0 3800 	strd	r3, r8, [r0]
	huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 800479e:	2310      	movs	r3, #16
 80047a0:	6243      	str	r3, [r0, #36]	; 0x24
	huart6.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80047a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80047a6:	6383      	str	r3, [r0, #56]	; 0x38
	if (HAL_UART_Init(&huart6) != HAL_OK) {
 80047a8:	f00e fc3e 	bl	8013028 <HAL_UART_Init>
 80047ac:	2800      	cmp	r0, #0
 80047ae:	f040 8253 	bne.w	8004c58 <main+0xbfc>
	hdac.Instance = DAC;
 80047b2:	4cb7      	ldr	r4, [pc, #732]	; (8004a90 <main+0xa34>)
 80047b4:	4bb7      	ldr	r3, [pc, #732]	; (8004a94 <main+0xa38>)
	DAC_ChannelConfTypeDef sConfig = { 0 };
 80047b6:	e9cd 000b 	strd	r0, r0, [sp, #44]	; 0x2c
	if (HAL_DAC_Init(&hdac) != HAL_OK) {
 80047ba:	4620      	mov	r0, r4
	hdac.Instance = DAC;
 80047bc:	6023      	str	r3, [r4, #0]
	if (HAL_DAC_Init(&hdac) != HAL_OK) {
 80047be:	f004 faa3 	bl	8008d08 <HAL_DAC_Init>
 80047c2:	4602      	mov	r2, r0
 80047c4:	2800      	cmp	r0, #0
 80047c6:	f040 8247 	bne.w	8004c58 <main+0xbfc>
	sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 80047ca:	2314      	movs	r3, #20
	if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 80047cc:	4620      	mov	r0, r4
 80047ce:	a90b      	add	r1, sp, #44	; 0x2c
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80047d0:	920c      	str	r2, [sp, #48]	; 0x30
	sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 80047d2:	930b      	str	r3, [sp, #44]	; 0x2c
	if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 80047d4:	f004 fbf4 	bl	8008fc0 <HAL_DAC_ConfigChannel>
 80047d8:	4607      	mov	r7, r0
 80047da:	2800      	cmp	r0, #0
 80047dc:	f040 823c 	bne.w	8004c58 <main+0xbfc>
	MX_FATFS_Init();
 80047e0:	f00f fc96 	bl	8014110 <MX_FATFS_Init>
	hi2c1.Instance = I2C1;
 80047e4:	4cac      	ldr	r4, [pc, #688]	; (8004a98 <main+0xa3c>)
 80047e6:	4bad      	ldr	r3, [pc, #692]	; (8004a9c <main+0xa40>)
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80047e8:	4620      	mov	r0, r4
	hi2c1.Init.OwnAddress1 = 0;
 80047ea:	60a7      	str	r7, [r4, #8]
	hi2c1.Instance = I2C1;
 80047ec:	6023      	str	r3, [r4, #0]
	hi2c1.Init.Timing = 0x20404768;
 80047ee:	f1a3 53fe 	sub.w	r3, r3, #532676608	; 0x1fc00000
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80047f2:	6227      	str	r7, [r4, #32]
	hi2c1.Init.Timing = 0x20404768;
 80047f4:	f6a3 4398 	subw	r3, r3, #3224	; 0xc98
 80047f8:	6063      	str	r3, [r4, #4]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80047fa:	2301      	movs	r3, #1
	hi2c1.Init.OwnAddress2 = 0;
 80047fc:	e9c4 7704 	strd	r7, r7, [r4, #16]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004800:	e9c4 7706 	strd	r7, r7, [r4, #24]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004804:	60e3      	str	r3, [r4, #12]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8004806:	f007 fca9 	bl	800c15c <HAL_I2C_Init>
 800480a:	4601      	mov	r1, r0
 800480c:	2800      	cmp	r0, #0
 800480e:	f040 8223 	bne.w	8004c58 <main+0xbfc>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 8004812:	4620      	mov	r0, r4
 8004814:	f007 fffa 	bl	800c80c <HAL_I2CEx_ConfigAnalogFilter>
 8004818:	4601      	mov	r1, r0
 800481a:	2800      	cmp	r0, #0
 800481c:	f040 821c 	bne.w	8004c58 <main+0xbfc>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8004820:	4620      	mov	r0, r4
 8004822:	f008 f845 	bl	800c8b0 <HAL_I2CEx_ConfigDigitalFilter>
 8004826:	4603      	mov	r3, r0
 8004828:	2800      	cmp	r0, #0
 800482a:	f040 8215 	bne.w	8004c58 <main+0xbfc>
	huart4.Instance = UART4;
 800482e:	489c      	ldr	r0, [pc, #624]	; (8004aa0 <main+0xa44>)
	huart4.Init.BaudRate = 115200;
 8004830:	f44f 37e1 	mov.w	r7, #115200	; 0x1c200
	huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8004834:	f44f 7440 	mov.w	r4, #768	; 0x300
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004838:	6243      	str	r3, [r0, #36]	; 0x24
	huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800483a:	6184      	str	r4, [r0, #24]
	huart4.Init.StopBits = UART_STOPBITS_1;
 800483c:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8004840:	e9c0 3604 	strd	r3, r6, [r0, #16]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004844:	e9c0 3307 	strd	r3, r3, [r0, #28]
	huart4.Init.BaudRate = 115200;
 8004848:	4b96      	ldr	r3, [pc, #600]	; (8004aa4 <main+0xa48>)
 800484a:	e9c0 3700 	strd	r3, r7, [r0]
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 800484e:	f00e fbeb 	bl	8013028 <HAL_UART_Init>
 8004852:	4603      	mov	r3, r0
 8004854:	2800      	cmp	r0, #0
 8004856:	f040 81ff 	bne.w	8004c58 <main+0xbfc>
	huart5.Instance = UART5;
 800485a:	4893      	ldr	r0, [pc, #588]	; (8004aa8 <main+0xa4c>)
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800485c:	e9c0 8301 	strd	r8, r3, [r0, #4]
	huart5.Init.Parity = UART_PARITY_NONE;
 8004860:	e9c0 3303 	strd	r3, r3, [r0, #12]
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004864:	e9c0 6305 	strd	r6, r3, [r0, #20]
	huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004868:	e9c0 3307 	strd	r3, r3, [r0, #28]
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800486c:	6243      	str	r3, [r0, #36]	; 0x24
	huart5.Instance = UART5;
 800486e:	4b8f      	ldr	r3, [pc, #572]	; (8004aac <main+0xa50>)
 8004870:	6003      	str	r3, [r0, #0]
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8004872:	f00e fbd9 	bl	8013028 <HAL_UART_Init>
 8004876:	4602      	mov	r2, r0
 8004878:	2800      	cmp	r0, #0
 800487a:	f040 81ed 	bne.w	8004c58 <main+0xbfc>
	huart3.Instance = USART3;
 800487e:	488c      	ldr	r0, [pc, #560]	; (8004ab0 <main+0xa54>)
	if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK) {
 8004880:	4611      	mov	r1, r2
	huart3.Instance = USART3;
 8004882:	4b8c      	ldr	r3, [pc, #560]	; (8004ab4 <main+0xa58>)
	huart3.Init.BaudRate = 115200;
 8004884:	6047      	str	r7, [r0, #4]
	huart3.Instance = USART3;
 8004886:	6003      	str	r3, [r0, #0]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8004888:	6146      	str	r6, [r0, #20]
	huart3.Init.Parity = UART_PARITY_NONE;
 800488a:	6102      	str	r2, [r0, #16]
	huart3.Init.StopBits = UART_STOPBITS_1;
 800488c:	e9c0 2202 	strd	r2, r2, [r0, #8]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004890:	e9c0 2206 	strd	r2, r2, [r0, #24]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004894:	e9c0 2208 	strd	r2, r2, [r0, #32]
	if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK) {
 8004898:	f00e fc74 	bl	8013184 <HAL_MultiProcessor_Init>
 800489c:	4603      	mov	r3, r0
 800489e:	2800      	cmp	r0, #0
 80048a0:	f040 81da 	bne.w	8004c58 <main+0xbfc>
	hspi4.Instance = SPI4;
 80048a4:	4884      	ldr	r0, [pc, #528]	; (8004ab8 <main+0xa5c>)
	hspi4.Init.Mode = SPI_MODE_MASTER;
 80048a6:	4a85      	ldr	r2, [pc, #532]	; (8004abc <main+0xa60>)
	hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80048a8:	6303      	str	r3, [r0, #48]	; 0x30
	hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80048aa:	e9c0 3402 	strd	r3, r4, [r0, #8]
	hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80048ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
	hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80048b2:	e9c0 3307 	strd	r3, r3, [r0, #28]
	hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048b6:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
	hspi4.Init.Mode = SPI_MODE_MASTER;
 80048ba:	f44f 7382 	mov.w	r3, #260	; 0x104
 80048be:	e9c0 2300 	strd	r2, r3, [r0]
	hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80048c2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80048c6:	6183      	str	r3, [r0, #24]
	hspi4.Init.CRCPolynomial = 7;
 80048c8:	2307      	movs	r3, #7
 80048ca:	62c3      	str	r3, [r0, #44]	; 0x2c
	hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80048cc:	2308      	movs	r3, #8
 80048ce:	6343      	str	r3, [r0, #52]	; 0x34
	if (HAL_SPI_Init(&hspi4) != HAL_OK) {
 80048d0:	f00a f8b8 	bl	800ea44 <HAL_SPI_Init>
 80048d4:	2800      	cmp	r0, #0
 80048d6:	f040 81bf 	bne.w	8004c58 <main+0xbfc>
	hspi3.Instance = SPI3;
 80048da:	4879      	ldr	r0, [pc, #484]	; (8004ac0 <main+0xa64>)
	hspi3.Init.Mode = SPI_MODE_SLAVE;
 80048dc:	2300      	movs	r3, #0
	hspi3.Init.NSS = SPI_NSS_SOFT;
 80048de:	f44f 7600 	mov.w	r6, #512	; 0x200
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048e2:	6283      	str	r3, [r0, #40]	; 0x28
	hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80048e4:	60c4      	str	r4, [r0, #12]
	hspi3.Init.CRCPolynomial = 7;
 80048e6:	2407      	movs	r4, #7
	hspi3.Init.NSS = SPI_NSS_SOFT;
 80048e8:	6186      	str	r6, [r0, #24]
	hspi3.Init.CRCPolynomial = 7;
 80048ea:	62c4      	str	r4, [r0, #44]	; 0x2c
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80048ec:	e9c0 3301 	strd	r3, r3, [r0, #4]
	hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80048f0:	e9c0 3304 	strd	r3, r3, [r0, #16]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80048f4:	e9c0 3308 	strd	r3, r3, [r0, #32]
	hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80048f8:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30
	hspi3.Instance = SPI3;
 80048fc:	4b71      	ldr	r3, [pc, #452]	; (8004ac4 <main+0xa68>)
 80048fe:	6003      	str	r3, [r0, #0]
	if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 8004900:	f00a f8a0 	bl	800ea44 <HAL_SPI_Init>
 8004904:	4603      	mov	r3, r0
 8004906:	2800      	cmp	r0, #0
 8004908:	f040 81a6 	bne.w	8004c58 <main+0xbfc>
	hspi2.Instance = SPI2;
 800490c:	486e      	ldr	r0, [pc, #440]	; (8004ac8 <main+0xa6c>)
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800490e:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 8004af8 <main+0xa9c>
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004912:	6083      	str	r3, [r0, #8]
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004914:	6283      	str	r3, [r0, #40]	; 0x28
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004916:	6303      	str	r3, [r0, #48]	; 0x30
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8004918:	6186      	str	r6, [r0, #24]
	hspi2.Init.CRCPolynomial = 7;
 800491a:	62c4      	str	r4, [r0, #44]	; 0x2c
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800491c:	e9c0 3304 	strd	r3, r3, [r0, #16]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004920:	e9c0 3308 	strd	r3, r3, [r0, #32]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8004924:	f44f 7382 	mov.w	r3, #260	; 0x104
 8004928:	e9c0 8300 	strd	r8, r3, [r0]
	hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 800492c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8004930:	60c3      	str	r3, [r0, #12]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8004932:	2338      	movs	r3, #56	; 0x38
 8004934:	61c3      	str	r3, [r0, #28]
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004936:	2308      	movs	r3, #8
 8004938:	6343      	str	r3, [r0, #52]	; 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 800493a:	f00a f883 	bl	800ea44 <HAL_SPI_Init>
 800493e:	2800      	cmp	r0, #0
 8004940:	f040 818a 	bne.w	8004c58 <main+0xbfc>
	hi2c4.Instance = I2C4;
 8004944:	4c61      	ldr	r4, [pc, #388]	; (8004acc <main+0xa70>)
	hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004946:	2601      	movs	r6, #1
	hi2c4.Init.Timing = 0x20404768;
 8004948:	4b61      	ldr	r3, [pc, #388]	; (8004ad0 <main+0xa74>)
 800494a:	4f62      	ldr	r7, [pc, #392]	; (8004ad4 <main+0xa78>)
	hi2c4.Init.OwnAddress1 = 0;
 800494c:	60a0      	str	r0, [r4, #8]
	hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800494e:	6220      	str	r0, [r4, #32]
	hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004950:	60e6      	str	r6, [r4, #12]
	hi2c4.Init.OwnAddress2 = 0;
 8004952:	e9c4 0004 	strd	r0, r0, [r4, #16]
	hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004956:	e9c4 0006 	strd	r0, r0, [r4, #24]
	if (HAL_I2C_Init(&hi2c4) != HAL_OK) {
 800495a:	4620      	mov	r0, r4
	hi2c4.Init.Timing = 0x20404768;
 800495c:	e9c4 3700 	strd	r3, r7, [r4]
	if (HAL_I2C_Init(&hi2c4) != HAL_OK) {
 8004960:	f007 fbfc 	bl	800c15c <HAL_I2C_Init>
 8004964:	4601      	mov	r1, r0
 8004966:	2800      	cmp	r0, #0
 8004968:	f040 8176 	bne.w	8004c58 <main+0xbfc>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 800496c:	4620      	mov	r0, r4
 800496e:	f007 ff4d 	bl	800c80c <HAL_I2CEx_ConfigAnalogFilter>
 8004972:	4601      	mov	r1, r0
 8004974:	2800      	cmp	r0, #0
 8004976:	f040 816f 	bne.w	8004c58 <main+0xbfc>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK) {
 800497a:	4620      	mov	r0, r4
 800497c:	f007 ff98 	bl	800c8b0 <HAL_I2CEx_ConfigDigitalFilter>
 8004980:	2800      	cmp	r0, #0
 8004982:	f040 8169 	bne.w	8004c58 <main+0xbfc>
	hi2c2.Instance = I2C2;
 8004986:	4c54      	ldr	r4, [pc, #336]	; (8004ad8 <main+0xa7c>)
 8004988:	4b54      	ldr	r3, [pc, #336]	; (8004adc <main+0xa80>)
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800498a:	6220      	str	r0, [r4, #32]
	hi2c2.Init.Timing = 0x20404768;
 800498c:	6067      	str	r7, [r4, #4]
	hi2c2.Instance = I2C2;
 800498e:	6023      	str	r3, [r4, #0]
	hi2c2.Init.OwnAddress1 = 0;
 8004990:	e9c4 0602 	strd	r0, r6, [r4, #8]
	hi2c2.Init.OwnAddress2 = 0;
 8004994:	e9c4 0004 	strd	r0, r0, [r4, #16]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004998:	e9c4 0006 	strd	r0, r0, [r4, #24]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 800499c:	4620      	mov	r0, r4
 800499e:	f007 fbdd 	bl	800c15c <HAL_I2C_Init>
 80049a2:	4601      	mov	r1, r0
 80049a4:	2800      	cmp	r0, #0
 80049a6:	f040 8157 	bne.w	8004c58 <main+0xbfc>
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 80049aa:	4620      	mov	r0, r4
 80049ac:	f007 ff2e 	bl	800c80c <HAL_I2CEx_ConfigAnalogFilter>
 80049b0:	4601      	mov	r1, r0
 80049b2:	2800      	cmp	r0, #0
 80049b4:	f040 8150 	bne.w	8004c58 <main+0xbfc>
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK) {
 80049b8:	4620      	mov	r0, r4
 80049ba:	f007 ff79 	bl	800c8b0 <HAL_I2CEx_ConfigDigitalFilter>
 80049be:	2800      	cmp	r0, #0
 80049c0:	f040 814a 	bne.w	8004c58 <main+0xbfc>
	htim4.Instance = TIM4;
 80049c4:	4c46      	ldr	r4, [pc, #280]	; (8004ae0 <main+0xa84>)
 80049c6:	4b47      	ldr	r3, [pc, #284]	; (8004ae4 <main+0xa88>)
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80049c8:	9029      	str	r0, [sp, #164]	; 0xa4
	htim4.Instance = TIM4;
 80049ca:	6023      	str	r3, [r4, #0]
	htim4.Init.Period = 1100;
 80049cc:	f240 434c 	movw	r3, #1100	; 0x44c
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80049d0:	904e      	str	r0, [sp, #312]	; 0x138
	htim4.Init.Period = 1100;
 80049d2:	60e3      	str	r3, [r4, #12]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80049d4:	2380      	movs	r3, #128	; 0x80
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80049d6:	902c      	str	r0, [sp, #176]	; 0xb0
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80049d8:	6120      	str	r0, [r4, #16]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80049da:	9012      	str	r0, [sp, #72]	; 0x48
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80049dc:	61a3      	str	r3, [r4, #24]
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80049de:	e9cd 002a 	strd	r0, r0, [sp, #168]	; 0xa8
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80049e2:	e9cd 004f 	strd	r0, r0, [sp, #316]	; 0x13c
 80049e6:	e9cd 0051 	strd	r0, r0, [sp, #324]	; 0x144
 80049ea:	e9cd 0053 	strd	r0, r0, [sp, #332]	; 0x14c
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049ee:	e9c4 0001 	strd	r0, r0, [r4, #4]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80049f2:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 80049f6:	4620      	mov	r0, r4
 80049f8:	f00b fcde 	bl	80103b8 <HAL_TIM_Base_Init>
 80049fc:	2800      	cmp	r0, #0
 80049fe:	f040 812b 	bne.w	8004c58 <main+0xbfc>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8004a06:	a929      	add	r1, sp, #164	; 0xa4
 8004a08:	4620      	mov	r0, r4
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a0a:	9329      	str	r3, [sp, #164]	; 0xa4
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8004a0c:	f00a ff6a 	bl	800f8e4 <HAL_TIM_ConfigClockSource>
 8004a10:	2800      	cmp	r0, #0
 8004a12:	f040 8121 	bne.w	8004c58 <main+0xbfc>
	if (HAL_TIM_OC_Init(&htim4) != HAL_OK) {
 8004a16:	4620      	mov	r0, r4
 8004a18:	f00b fd9c 	bl	8010554 <HAL_TIM_OC_Init>
 8004a1c:	2800      	cmp	r0, #0
 8004a1e:	f040 811b 	bne.w	8004c58 <main+0xbfc>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8004a22:	2430      	movs	r4, #48	; 0x30
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a24:	9012      	str	r0, [sp, #72]	; 0x48
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK) {
 8004a26:	a910      	add	r1, sp, #64	; 0x40
 8004a28:	482d      	ldr	r0, [pc, #180]	; (8004ae0 <main+0xa84>)
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8004a2a:	9410      	str	r4, [sp, #64]	; 0x40
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK) {
 8004a2c:	f00d f92e 	bl	8011c8c <HAL_TIMEx_MasterConfigSynchronization>
 8004a30:	2800      	cmp	r0, #0
 8004a32:	f040 8111 	bne.w	8004c58 <main+0xbfc>
	sConfigOC.Pulse = 550;
 8004a36:	f240 2326 	movw	r3, #550	; 0x226
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004a3a:	9050      	str	r0, [sp, #320]	; 0x140
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004a3c:	9052      	str	r0, [sp, #328]	; 0x148
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 8004a3e:	2208      	movs	r2, #8
 8004a40:	a94e      	add	r1, sp, #312	; 0x138
 8004a42:	4827      	ldr	r0, [pc, #156]	; (8004ae0 <main+0xa84>)
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8004a44:	944e      	str	r4, [sp, #312]	; 0x138
	sConfigOC.Pulse = 550;
 8004a46:	934f      	str	r3, [sp, #316]	; 0x13c
	if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 8004a48:	f00c f852 	bl	8010af0 <HAL_TIM_OC_ConfigChannel>
 8004a4c:	2800      	cmp	r0, #0
 8004a4e:	f040 8103 	bne.w	8004c58 <main+0xbfc>
	HAL_TIM_MspPostInit(&htim4);
 8004a52:	4823      	ldr	r0, [pc, #140]	; (8004ae0 <main+0xa84>)
 8004a54:	f001 fffa 	bl	8006a4c <HAL_TIM_MspPostInit>
	hiwdg.Instance = IWDG;
 8004a58:	4823      	ldr	r0, [pc, #140]	; (8004ae8 <main+0xa8c>)
	hiwdg.Init.Window = 4095;
 8004a5a:	f640 73ff 	movw	r3, #4095	; 0xfff
	hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8004a5e:	4f23      	ldr	r7, [pc, #140]	; (8004aec <main+0xa90>)
	hiwdg.Init.Reload = 4095;
 8004a60:	e9c0 3302 	strd	r3, r3, [r0, #8]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8004a64:	2306      	movs	r3, #6
 8004a66:	e9c0 7300 	strd	r7, r3, [r0]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK) {
 8004a6a:	f007 ff71 	bl	800c950 <HAL_IWDG_Init>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2800      	cmp	r0, #0
 8004a72:	f040 80f1 	bne.w	8004c58 <main+0xbfc>
	htim14.Instance = TIM14;
 8004a76:	481e      	ldr	r0, [pc, #120]	; (8004af0 <main+0xa94>)
	htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a78:	e9c0 3301 	strd	r3, r3, [r0, #4]
	htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a7c:	6103      	str	r3, [r0, #16]
	htim14.Instance = TIM14;
 8004a7e:	4b1d      	ldr	r3, [pc, #116]	; (8004af4 <main+0xa98>)
 8004a80:	6003      	str	r3, [r0, #0]
	htim14.Init.Period = 10800;
 8004a82:	f642 2330 	movw	r3, #10800	; 0x2a30
 8004a86:	e039      	b.n	8004afc <main+0xaa0>
 8004a88:	20002b98 	.word	0x20002b98
 8004a8c:	40011400 	.word	0x40011400
 8004a90:	200021e4 	.word	0x200021e4
 8004a94:	40007400 	.word	0x40007400
 8004a98:	200024f8 	.word	0x200024f8
 8004a9c:	40005400 	.word	0x40005400
 8004aa0:	20002a90 	.word	0x20002a90
 8004aa4:	40004c00 	.word	0x40004c00
 8004aa8:	20002b14 	.word	0x20002b14
 8004aac:	40005000 	.word	0x40005000
 8004ab0:	20002a0c 	.word	0x20002a0c
 8004ab4:	40004800 	.word	0x40004800
 8004ab8:	200026c4 	.word	0x200026c4
 8004abc:	40013400 	.word	0x40013400
 8004ac0:	20002660 	.word	0x20002660
 8004ac4:	40003c00 	.word	0x40003c00
 8004ac8:	200025fc 	.word	0x200025fc
 8004acc:	20002590 	.word	0x20002590
 8004ad0:	40006000 	.word	0x40006000
 8004ad4:	20404768 	.word	0x20404768
 8004ad8:	20002544 	.word	0x20002544
 8004adc:	40005800 	.word	0x40005800
 8004ae0:	20002858 	.word	0x20002858
 8004ae4:	40000800 	.word	0x40000800
 8004ae8:	200025dc 	.word	0x200025dc
 8004aec:	40003000 	.word	0x40003000
 8004af0:	20002774 	.word	0x20002774
 8004af4:	40002000 	.word	0x40002000
 8004af8:	40003800 	.word	0x40003800
 8004afc:	60c3      	str	r3, [r0, #12]
	htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004afe:	2380      	movs	r3, #128	; 0x80
 8004b00:	6183      	str	r3, [r0, #24]
	if (HAL_TIM_Base_Init(&htim14) != HAL_OK) {
 8004b02:	f00b fc59 	bl	80103b8 <HAL_TIM_Base_Init>
 8004b06:	2800      	cmp	r0, #0
 8004b08:	f040 80a6 	bne.w	8004c58 <main+0xbfc>
	htim5.Instance = TIM5;
 8004b0c:	4f53      	ldr	r7, [pc, #332]	; (8004c5c <main+0xc00>)
	htim5.Init.Period = 4;
 8004b0e:	2610      	movs	r6, #16
	htim5.Instance = TIM5;
 8004b10:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8004c90 <main+0xc34>
	htim5.Init.Period = 4;
 8004b14:	f04f 0804 	mov.w	r8, #4
	htim5.Init.Prescaler = 0;
 8004b18:	6078      	str	r0, [r7, #4]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b1a:	6138      	str	r0, [r7, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b1c:	61b8      	str	r0, [r7, #24]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004b1e:	900f      	str	r0, [sp, #60]	; 0x3c
	htim5.Instance = TIM5;
 8004b20:	f8c7 9000 	str.w	r9, [r7]
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004b24:	e9cd 0025 	strd	r0, r0, [sp, #148]	; 0x94
 8004b28:	e9cd 0027 	strd	r0, r0, [sp, #156]	; 0x9c
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004b2c:	e9cd 000d 	strd	r0, r0, [sp, #52]	; 0x34
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK) {
 8004b30:	4638      	mov	r0, r7
	htim5.Init.Period = 4;
 8004b32:	e9c7 6802 	strd	r6, r8, [r7, #8]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK) {
 8004b36:	f00b fc3f 	bl	80103b8 <HAL_TIM_Base_Init>
 8004b3a:	2800      	cmp	r0, #0
 8004b3c:	f040 808c 	bne.w	8004c58 <main+0xbfc>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004b40:	f44f 5480 	mov.w	r4, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK) {
 8004b44:	a925      	add	r1, sp, #148	; 0x94
 8004b46:	4638      	mov	r0, r7
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004b48:	9425      	str	r4, [sp, #148]	; 0x94
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK) {
 8004b4a:	f00a fecb 	bl	800f8e4 <HAL_TIM_ConfigClockSource>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2800      	cmp	r0, #0
 8004b52:	f040 8081 	bne.w	8004c58 <main+0xbfc>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK) {
 8004b56:	4638      	mov	r0, r7
 8004b58:	a90d      	add	r1, sp, #52	; 0x34
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004b5a:	930d      	str	r3, [sp, #52]	; 0x34
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004b5c:	930f      	str	r3, [sp, #60]	; 0x3c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK) {
 8004b5e:	f00d f895 	bl	8011c8c <HAL_TIMEx_MasterConfigSynchronization>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2800      	cmp	r0, #0
 8004b66:	d177      	bne.n	8004c58 <main+0xbfc>
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 8004b68:	f8d9 2000 	ldr.w	r2, [r9]
	huart8.Instance = UART8;
 8004b6c:	483c      	ldr	r0, [pc, #240]	; (8004c60 <main+0xc04>)
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 8004b6e:	f042 0208 	orr.w	r2, r2, #8
	huart8.Init.BaudRate = 9600;
 8004b72:	493c      	ldr	r1, [pc, #240]	; (8004c64 <main+0xc08>)
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 8004b74:	f8c9 2000 	str.w	r2, [r9]
	huart8.Init.Parity = UART_PARITY_NONE;
 8004b78:	6103      	str	r3, [r0, #16]
	huart8.Init.Mode = UART_MODE_RX;
 8004b7a:	f8c0 8014 	str.w	r8, [r0, #20]
	huart8.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8004b7e:	6384      	str	r4, [r0, #56]	; 0x38
	huart8.Init.StopBits = UART_STOPBITS_1;
 8004b80:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b84:	e9c0 3306 	strd	r3, r3, [r0, #24]
	huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8004b88:	e9c0 3608 	strd	r3, r6, [r0, #32]
	huart8.Init.BaudRate = 9600;
 8004b8c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8004b90:	e9c0 1300 	strd	r1, r3, [r0]
	if (HAL_UART_Init(&huart8) != HAL_OK) {
 8004b94:	f00e fa48 	bl	8013028 <HAL_UART_Init>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	2800      	cmp	r0, #0
 8004b9c:	d15c      	bne.n	8004c58 <main+0xbfc>
	huart7.Instance = UART7;
 8004b9e:	4832      	ldr	r0, [pc, #200]	; (8004c68 <main+0xc0c>)
	huart7.Init.BaudRate = 115200;
 8004ba0:	4a32      	ldr	r2, [pc, #200]	; (8004c6c <main+0xc10>)
	huart7.Init.Parity = UART_PARITY_NONE;
 8004ba2:	6103      	str	r3, [r0, #16]
	huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004ba4:	6203      	str	r3, [r0, #32]
	huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8004ba6:	6246      	str	r6, [r0, #36]	; 0x24
	huart7.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8004ba8:	6384      	str	r4, [r0, #56]	; 0x38
	huart7.Init.StopBits = UART_STOPBITS_1;
 8004baa:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8004bae:	e9c0 3306 	strd	r3, r3, [r0, #24]
	huart7.Init.BaudRate = 115200;
 8004bb2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004bb6:	e9c0 2300 	strd	r2, r3, [r0]
	huart7.Init.Mode = UART_MODE_TX_RX;
 8004bba:	230c      	movs	r3, #12
 8004bbc:	6143      	str	r3, [r0, #20]
	if (HAL_UART_Init(&huart7) != HAL_OK) {
 8004bbe:	f00e fa33 	bl	8013028 <HAL_UART_Init>
 8004bc2:	2800      	cmp	r0, #0
 8004bc4:	d148      	bne.n	8004c58 <main+0xbfc>
	osMutexDef(myMutex01);
 8004bc6:	2600      	movs	r6, #0
	MX_NVIC_Init();
 8004bc8:	f7fe fabe 	bl	8003148 <MX_NVIC_Init>
	myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8004bcc:	a83d      	add	r0, sp, #244	; 0xf4
	osMessageQDef(myQueue01, 256, uint16_t);
 8004bce:	4c28      	ldr	r4, [pc, #160]	; (8004c70 <main+0xc14>)
	osMutexDef(myMutex01);
 8004bd0:	e9cd 663d 	strd	r6, r6, [sp, #244]	; 0xf4
	myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8004bd4:	f010 fc9e 	bl	8015514 <osMutexCreate>
 8004bd8:	4b26      	ldr	r3, [pc, #152]	; (8004c74 <main+0xc18>)
 8004bda:	4602      	mov	r2, r0
	ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8004bdc:	2101      	movs	r1, #1
 8004bde:	a841      	add	r0, sp, #260	; 0x104
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 8004be0:	f104 0710 	add.w	r7, r4, #16
	myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8004be4:	601a      	str	r2, [r3, #0]
	osSemaphoreDef(ssicontent);
 8004be6:	e9cd 6641 	strd	r6, r6, [sp, #260]	; 0x104
	ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8004bea:	f010 fcef 	bl	80155cc <osSemaphoreCreate>
 8004bee:	4b22      	ldr	r3, [pc, #136]	; (8004c78 <main+0xc1c>)
 8004bf0:	4602      	mov	r2, r0
	myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8004bf2:	2101      	movs	r1, #1
 8004bf4:	a845      	add	r0, sp, #276	; 0x114
	osTimerDef(myTimer01, Callback01);
 8004bf6:	9646      	str	r6, [sp, #280]	; 0x118
	ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8004bf8:	601a      	str	r2, [r3, #0]
	myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8004bfa:	4632      	mov	r2, r6
	osTimerDef(myTimer01, Callback01);
 8004bfc:	4b1f      	ldr	r3, [pc, #124]	; (8004c7c <main+0xc20>)
 8004bfe:	9345      	str	r3, [sp, #276]	; 0x114
	myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8004c00:	f010 fc66 	bl	80154d0 <osTimerCreate>
 8004c04:	4b1e      	ldr	r3, [pc, #120]	; (8004c80 <main+0xc24>)
 8004c06:	6018      	str	r0, [r3, #0]
	osMessageQDef(myQueue01, 256, uint16_t);
 8004c08:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8004c0c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 8004c10:	4628      	mov	r0, r5
 8004c12:	4631      	mov	r1, r6
 8004c14:	f010 fd54 	bl	80156c0 <osMessageCreate>
 8004c18:	4b1a      	ldr	r3, [pc, #104]	; (8004c84 <main+0xc28>)
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 8004c1a:	ad4e      	add	r5, sp, #312	; 0x138
	osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 8004c1c:	342c      	adds	r4, #44	; 0x2c
	myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 8004c1e:	6018      	str	r0, [r3, #0]
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 8004c20:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8004c22:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c24:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8004c28:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8004c2c:	4631      	mov	r1, r6
 8004c2e:	a84e      	add	r0, sp, #312	; 0x138
 8004c30:	f010 fc14 	bl	801545c <osThreadCreate>
 8004c34:	4b14      	ldr	r3, [pc, #80]	; (8004c88 <main+0xc2c>)
	osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 8004c36:	ad55      	add	r5, sp, #340	; 0x154
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8004c38:	6018      	str	r0, [r3, #0]
	osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 8004c3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c3e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8004c42:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	LPTaskHandle = osThreadCreate(osThread(LPTask), NULL);
 8004c46:	4631      	mov	r1, r6
 8004c48:	a855      	add	r0, sp, #340	; 0x154
 8004c4a:	f010 fc07 	bl	801545c <osThreadCreate>
 8004c4e:	4b0f      	ldr	r3, [pc, #60]	; (8004c8c <main+0xc30>)
 8004c50:	6018      	str	r0, [r3, #0]
	osKernelStart();
 8004c52:	f010 fbf5 	bl	8015440 <osKernelStart>
	while (1) {
 8004c56:	e7fe      	b.n	8004c56 <main+0xbfa>
		Error_Handler();
 8004c58:	f7ff f984 	bl	8003f64 <Error_Handler>
 8004c5c:	200028a4 	.word	0x200028a4
 8004c60:	20002ca0 	.word	0x20002ca0
 8004c64:	40007c00 	.word	0x40007c00
 8004c68:	20002c1c 	.word	0x20002c1c
 8004c6c:	40007800 	.word	0x40007800
 8004c70:	080294a4 	.word	0x080294a4
 8004c74:	20002d38 	.word	0x20002d38
 8004c78:	20002d58 	.word	0x20002d58
 8004c7c:	080031ad 	.word	0x080031ad
 8004c80:	20002d40 	.word	0x20002d40
 8004c84:	20002d3c 	.word	0x20002d3c
 8004c88:	200020e0 	.word	0x200020e0
 8004c8c:	20002090 	.word	0x20002090
 8004c90:	40000c00 	.word	0x40000c00

08004c94 <StartDefaultTask>:
void StartDefaultTask(void const *argument) {
 8004c94:	b570      	push	{r4, r5, r6, lr}
 8004c96:	b084      	sub	sp, #16
	MX_USB_DEVICE_Init();
 8004c98:	f01e fef4 	bl	8023a84 <MX_USB_DEVICE_Init>
	MX_LWIP_Init();
 8004c9c:	f00f fa5c 	bl	8014158 <MX_LWIP_Init>
	if ((i = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)) == GPIO_PIN_SET) {		// blue button on stm board
 8004ca0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004ca4:	48a6      	ldr	r0, [pc, #664]	; (8004f40 <StartDefaultTask+0x2ac>)
 8004ca6:	f007 f813 	bl	800bcd0 <HAL_GPIO_ReadPin>
 8004caa:	2801      	cmp	r0, #1
 8004cac:	f000 812b 	beq.w	8004f06 <StartDefaultTask+0x272>
		stampboot();	// make sure this runing program is in the boot vector (debug can avoid it)
 8004cb0:	f7fb ffae 	bl	8000c10 <stampboot>
	getboardpcb();		// find our daughterboard
 8004cb4:	f7ff f8c6 	bl	8003e44 <getboardpcb>
	printf("%s----------------------------------------------------------------------------\n", str);
 8004cb8:	49a2      	ldr	r1, [pc, #648]	; (8004f44 <StartDefaultTask+0x2b0>)
 8004cba:	48a3      	ldr	r0, [pc, #652]	; (8004f48 <StartDefaultTask+0x2b4>)
 8004cbc:	f020 fb9a 	bl	80253f4 <iprintf>
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d, PCB=%d\n", STM32_UUID[0], STM32_UUID[1],
 8004cc0:	4da2      	ldr	r5, [pc, #648]	; (8004f4c <StartDefaultTask+0x2b8>)
 8004cc2:	49a3      	ldr	r1, [pc, #652]	; (8004f50 <StartDefaultTask+0x2bc>)
 8004cc4:	f242 702e 	movw	r0, #10030	; 0x272e
 8004cc8:	682c      	ldr	r4, [r5, #0]
 8004cca:	f501 6184 	add.w	r1, r1, #1056	; 0x420
 8004cce:	c90e      	ldmia	r1, {r1, r2, r3}
 8004cd0:	e9cd 0402 	strd	r0, r4, [sp, #8]
 8004cd4:	2000      	movs	r0, #0
 8004cd6:	2410      	movs	r4, #16
 8004cd8:	e9cd 0400 	strd	r0, r4, [sp]
 8004cdc:	489d      	ldr	r0, [pc, #628]	; (8004f54 <StartDefaultTask+0x2c0>)
 8004cde:	f020 fb89 	bl	80253f4 <iprintf>
	if ((i = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)) == GPIO_PIN_SET) {		// blue button on stm board
 8004ce2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004ce6:	4896      	ldr	r0, [pc, #600]	; (8004f40 <StartDefaultTask+0x2ac>)
 8004ce8:	f006 fff2 	bl	800bcd0 <HAL_GPIO_ReadPin>
 8004cec:	2801      	cmp	r0, #1
 8004cee:	f000 8107 	beq.w	8004f00 <StartDefaultTask+0x26c>
		stampboot();	// make sure this runing program is in the boot vector (debug can avoid it)
 8004cf2:	f7fb ff8d 	bl	8000c10 <stampboot>
	crc_rom();
 8004cf6:	f7fe fa81 	bl	80031fc <crc_rom>
	if (!(netif_is_link_up(&gnetif))) {
 8004cfa:	4b97      	ldr	r3, [pc, #604]	; (8004f58 <StartDefaultTask+0x2c4>)
 8004cfc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d00:	075b      	lsls	r3, r3, #29
 8004d02:	d41e      	bmi.n	8004d42 <StartDefaultTask+0xae>
		printf("LAN interface appears disconnected\n\r");
 8004d04:	4895      	ldr	r0, [pc, #596]	; (8004f5c <StartDefaultTask+0x2c8>)
 8004d06:	2432      	movs	r4, #50	; 0x32
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8004d08:	4d95      	ldr	r5, [pc, #596]	; (8004f60 <StartDefaultTask+0x2cc>)
		printf("LAN interface appears disconnected\n\r");
 8004d0a:	f020 fb73 	bl	80253f4 <iprintf>
			osDelay(50);
 8004d0e:	2032      	movs	r0, #50	; 0x32
 8004d10:	f010 fbd6 	bl	80154c0 <osDelay>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8004d14:	2201      	movs	r2, #1
 8004d16:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004d1a:	4628      	mov	r0, r5
 8004d1c:	f006 ffea 	bl	800bcf4 <HAL_GPIO_WritePin>
			osDelay(50);
 8004d20:	2032      	movs	r0, #50	; 0x32
 8004d22:	f010 fbcd 	bl	80154c0 <osDelay>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_RESET);	// Splat D5 led off
 8004d26:	2200      	movs	r2, #0
 8004d28:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004d2c:	4628      	mov	r0, r5
 8004d2e:	f006 ffe1 	bl	800bcf4 <HAL_GPIO_WritePin>
		for (i = 0; i < 50; i++) {
 8004d32:	3c01      	subs	r4, #1
 8004d34:	d1eb      	bne.n	8004d0e <StartDefaultTask+0x7a>
		printf("************* REBOOTING **************\n");
 8004d36:	488b      	ldr	r0, [pc, #556]	; (8004f64 <StartDefaultTask+0x2d0>)
 8004d38:	f020 fbf8 	bl	802552c <puts>
		rebootme(0);
 8004d3c:	4620      	mov	r0, r4
 8004d3e:	f7fe fafd 	bl	800333c <rebootme>
	netif = netif_default;
 8004d42:	4a89      	ldr	r2, [pc, #548]	; (8004f68 <StartDefaultTask+0x2d4>)
	globalfreeze = 0;		// Allow UDP streaming
 8004d44:	2400      	movs	r4, #0
 8004d46:	4b89      	ldr	r3, [pc, #548]	; (8004f6c <StartDefaultTask+0x2d8>)
	netif = netif_default;
 8004d48:	6810      	ldr	r0, [r2, #0]
 8004d4a:	4e89      	ldr	r6, [pc, #548]	; (8004f70 <StartDefaultTask+0x2dc>)
	netif_set_link_callback(netif, netif_link_callbk_fn);
 8004d4c:	4989      	ldr	r1, [pc, #548]	; (8004f74 <StartDefaultTask+0x2e0>)
	globalfreeze = 0;		// Allow UDP streaming
 8004d4e:	601c      	str	r4, [r3, #0]
	netif = netif_default;
 8004d50:	6030      	str	r0, [r6, #0]
	netif_set_link_callback(netif, netif_link_callbk_fn);
 8004d52:	f015 ff5b 	bl	801ac0c <netif_set_link_callback>
	netif_set_status_callback(netif, netif_status_callbk_fn);
 8004d56:	4988      	ldr	r1, [pc, #544]	; (8004f78 <StartDefaultTask+0x2e4>)
 8004d58:	6830      	ldr	r0, [r6, #0]
 8004d5a:	f015 ff13 	bl	801ab84 <netif_set_status_callback>
	t2cap[0] = 44444444;
 8004d5e:	4b87      	ldr	r3, [pc, #540]	; (8004f7c <StartDefaultTask+0x2e8>)
 8004d60:	4a87      	ldr	r2, [pc, #540]	; (8004f80 <StartDefaultTask+0x2ec>)
	statuspkt.build = BUILDNO;		// from build 10028 onwards
 8004d62:	f242 702e 	movw	r0, #10030	; 0x272e
	statuspkt.bconf |= (circuitboardpcb << 8);
 8004d66:	682d      	ldr	r5, [r5, #0]
	t2cap[0] = 44444444;
 8004d68:	601a      	str	r2, [r3, #0]
	statuspkt.uid = 0xFEED;		// 16 bits - this value gets replaced by data from the server
 8004d6a:	f64f 62ed 	movw	r2, #65261	; 0xfeed
 8004d6e:	4b85      	ldr	r3, [pc, #532]	; (8004f84 <StartDefaultTask+0x2f0>)
 8004d70:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	statuspkt.minorversion = MINORVERSION;
 8004d74:	2210      	movs	r2, #16
	statuspkt.majorversion = MAJORVERSION;
 8004d76:	f883 4070 	strb.w	r4, [r3, #112]	; 0x70
	statuspkt.minorversion = MINORVERSION;
 8004d7a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
	statuspkt.adctrigoff = TRIG_THRES;
 8004d7e:	2264      	movs	r2, #100	; 0x64
	statuspkt.build = BUILDNO;		// from build 10028 onwards
 8004d80:	f8a3 0084 	strh.w	r0, [r3, #132]	; 0x84
	statuspkt.udppknum = 0;
 8004d84:	601c      	str	r4, [r3, #0]
	statuspkt.sysuptime = 0;
 8004d86:	665c      	str	r4, [r3, #100]	; 0x64
	statuspkt.netuptime = 0;
 8004d88:	669c      	str	r4, [r3, #104]	; 0x68
	statuspkt.gpsuptime = 0;
 8004d8a:	66dc      	str	r4, [r3, #108]	; 0x6c
	statuspkt.adcpktssent = 0;
 8004d8c:	f8a3 405e 	strh.w	r4, [r3, #94]	; 0x5e
	statuspkt.adctrigoff = TRIG_THRES;
 8004d90:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	statuspkt.adcudpover = 0;		// debug use count overruns
 8004d94:	679c      	str	r4, [r3, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8004d96:	67dc      	str	r4, [r3, #124]	; 0x7c
	statuspkt.udpsent = 0;		// debug use adc udp sample packet sent count
 8004d98:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
	statuspkt.bconf = 0;
 8004d9c:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
	statuspkt.bconf |= 0x01;	// splat board version 1
 8004da0:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8004da4:	f041 0101 	orr.w	r1, r1, #1
 8004da8:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
	statuspkt.bconf |= (circuitboardpcb << 8);
 8004dac:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004db0:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8004db4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	newbuild = BUILDNO;				// init to the same
 8004db8:	4b73      	ldr	r3, [pc, #460]	; (8004f88 <StartDefaultTask+0x2f4>)
 8004dba:	6018      	str	r0, [r3, #0]
	initsplat();
 8004dbc:	f001 f9d0 	bl	8006160 <initsplat>
	stat = setupneo();
 8004dc0:	f000 fa68 	bl	8005294 <setupneo>
	if (stat != HAL_OK) {
 8004dc4:	2800      	cmp	r0, #0
 8004dc6:	f040 80a1 	bne.w	8004f0c <StartDefaultTask+0x278>
	printf("Setting up timers\n");
 8004dca:	4870      	ldr	r0, [pc, #448]	; (8004f8c <StartDefaultTask+0x2f8>)
 8004dcc:	f020 fbae 	bl	802552c <puts>
	if ( xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	486f      	ldr	r0, [pc, #444]	; (8004f90 <StartDefaultTask+0x2fc>)
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	4619      	mov	r1, r3
 8004dd8:	6800      	ldr	r0, [r0, #0]
 8004dda:	f010 fe9b 	bl	8015b14 <xQueueGenericSend>
	HAL_TIM_Base_Start_IT(&htim6);		// basic packet timestamp 32 bits
 8004dde:	486d      	ldr	r0, [pc, #436]	; (8004f94 <StartDefaultTask+0x300>)
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);		// precision uS timer
 8004de0:	4c6d      	ldr	r4, [pc, #436]	; (8004f98 <StartDefaultTask+0x304>)
	HAL_TIM_Base_Start_IT(&htim6);		// basic packet timestamp 32 bits
 8004de2:	f00a fcbd 	bl	800f760 <HAL_TIM_Base_Start_IT>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);		// precision uS timer
 8004de6:	2200      	movs	r2, #0
 8004de8:	6820      	ldr	r0, [r4, #0]
 8004dea:	4611      	mov	r1, r2
 8004dec:	f00c fbe2 	bl	80115b4 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);		// precision uS timer
 8004df0:	2200      	movs	r2, #0
 8004df2:	2104      	movs	r1, #4
 8004df4:	6820      	ldr	r0, [r4, #0]
 8004df6:	f00c fbdd 	bl	80115b4 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_4, TIM_CCx_DISABLE);		// precision uS timer
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	210c      	movs	r1, #12
 8004dfe:	6820      	ldr	r0, [r4, #0]
 8004e00:	f00c fbd8 	bl	80115b4 <TIM_CCxChannelCmd>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_1);		// precision uS timer
 8004e04:	2100      	movs	r1, #0
 8004e06:	4620      	mov	r0, r4
 8004e08:	f00c fe22 	bl	8011a50 <HAL_TIM_IC_Stop_DMA>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_2);		// precision uS timer
 8004e0c:	2104      	movs	r1, #4
 8004e0e:	4620      	mov	r0, r4
 8004e10:	f00c fe1e 	bl	8011a50 <HAL_TIM_IC_Stop_DMA>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_4);		// precision uS timer
 8004e14:	210c      	movs	r1, #12
 8004e16:	4620      	mov	r0, r4
 8004e18:	f00c fe1a 	bl	8011a50 <HAL_TIM_IC_Stop_DMA>
	if ((err = HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_3, t2cap, (sizeof(t2cap) / 4))) != HAL_OK) {
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	4a57      	ldr	r2, [pc, #348]	; (8004f7c <StartDefaultTask+0x2e8>)
 8004e20:	2108      	movs	r1, #8
 8004e22:	4620      	mov	r0, r4
 8004e24:	f00c fc24 	bl	8011670 <HAL_TIM_IC_Start_DMA>
 8004e28:	b128      	cbz	r0, 8004e36 <StartDefaultTask+0x1a2>
		printf("TIM_Base_Start_DMA err %i", err);
 8004e2a:	4601      	mov	r1, r0
 8004e2c:	485b      	ldr	r0, [pc, #364]	; (8004f9c <StartDefaultTask+0x308>)
 8004e2e:	f020 fae1 	bl	80253f4 <iprintf>
		Error_Handler();
 8004e32:	f7ff f897 	bl	8003f64 <Error_Handler>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);	// capture precision timer
 8004e36:	6820      	ldr	r0, [r4, #0]
 8004e38:	2201      	movs	r2, #1
 8004e3a:	2108      	movs	r1, #8
	myip = ip.addr;
 8004e3c:	4c58      	ldr	r4, [pc, #352]	; (8004fa0 <StartDefaultTask+0x30c>)
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);	// capture precision timer
 8004e3e:	f00c fbb9 	bl	80115b4 <TIM_CCxChannelCmd>
	dhcp = netif_dhcp_data(netif);		// do not call this too early
 8004e42:	6833      	ldr	r3, [r6, #0]
	ip = dhcp->offered_ip_addr;
 8004e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e46:	69db      	ldr	r3, [r3, #28]
	myip = ip.addr;
 8004e48:	6023      	str	r3, [r4, #0]
	if (myip == 0) {
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d062      	beq.n	8004f14 <StartDefaultTask+0x280>
	printf("*****************************************\n");
 8004e4e:	4855      	ldr	r0, [pc, #340]	; (8004fa4 <StartDefaultTask+0x310>)
 8004e50:	f020 fb6c 	bl	802552c <puts>
	printf("This unit's IP address is %d:%d:%d:%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 8004e54:	6821      	ldr	r1, [r4, #0]
 8004e56:	4854      	ldr	r0, [pc, #336]	; (8004fa8 <StartDefaultTask+0x314>)
 8004e58:	0e0a      	lsrs	r2, r1, #24
 8004e5a:	f3c1 4307 	ubfx	r3, r1, #16, #8
	if (http_downloading) {
 8004e5e:	4c53      	ldr	r4, [pc, #332]	; (8004fac <StartDefaultTask+0x318>)
	printf("This unit's IP address is %d:%d:%d:%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 8004e60:	9200      	str	r2, [sp, #0]
 8004e62:	f3c1 2207 	ubfx	r2, r1, #8, #8
 8004e66:	b2c9      	uxtb	r1, r1
 8004e68:	f020 fac4 	bl	80253f4 <iprintf>
	printf("*****************************************\n");
 8004e6c:	484d      	ldr	r0, [pc, #308]	; (8004fa4 <StartDefaultTask+0x310>)
 8004e6e:	f020 fb5d 	bl	802552c <puts>
	HAL_IWDG_Refresh(&hiwdg);							// refresh the hardware watchdog reset system timer
 8004e72:	484f      	ldr	r0, [pc, #316]	; (8004fb0 <StartDefaultTask+0x31c>)
 8004e74:	f007 fdc2 	bl	800c9fc <HAL_IWDG_Refresh>
	initialapisn();	// get initial s/n and UDP target; reboots if fails
 8004e78:	f003 f8ec 	bl	8008054 <initialapisn>
	HAL_IWDG_Refresh(&hiwdg);							// refresh the hardware watchdog reset system timer
 8004e7c:	484c      	ldr	r0, [pc, #304]	; (8004fb0 <StartDefaultTask+0x31c>)
 8004e7e:	f007 fdbd 	bl	800c9fc <HAL_IWDG_Refresh>
	osDelay(4000);
 8004e82:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8004e86:	f010 fb1b 	bl	80154c0 <osDelay>
	if (http_downloading) {
 8004e8a:	6823      	ldr	r3, [r4, #0]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d14a      	bne.n	8004f26 <StartDefaultTask+0x292>
	printf("Starting httpd web server\n");
 8004e90:	4848      	ldr	r0, [pc, #288]	; (8004fb4 <StartDefaultTask+0x320>)
 8004e92:	f020 fb4b 	bl	802552c <puts>
	uip = locateudp();
 8004e96:	4d48      	ldr	r5, [pc, #288]	; (8004fb8 <StartDefaultTask+0x324>)
	httpd_init();		// start the www server
 8004e98:	f014 f926 	bl	80190e8 <httpd_init>
	while (lptask_init_done == 0)
 8004e9c:	4c47      	ldr	r4, [pc, #284]	; (8004fbc <StartDefaultTask+0x328>)
	init_httpd_ssi();	// set up the embedded tag handler
 8004e9e:	f002 ff35 	bl	8007d0c <init_httpd_ssi>
	printf("Warming up the sonic phaser\n");
 8004ea2:	4847      	ldr	r0, [pc, #284]	; (8004fc0 <StartDefaultTask+0x32c>)
 8004ea4:	f020 fb42 	bl	802552c <puts>
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 8004ea8:	2008      	movs	r0, #8
 8004eaa:	4a46      	ldr	r2, [pc, #280]	; (8004fc4 <StartDefaultTask+0x330>)
 8004eac:	2100      	movs	r1, #0
 8004eae:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8004eb2:	9000      	str	r0, [sp, #0]
 8004eb4:	4844      	ldr	r0, [pc, #272]	; (8004fc8 <StartDefaultTask+0x334>)
 8004eb6:	f003 ff4b 	bl	8008d50 <HAL_DAC_Start_DMA>
	HAL_TIM_Base_Start(&htim7);	// fast interval DAC timer sample rate
 8004eba:	4844      	ldr	r0, [pc, #272]	; (8004fcc <StartDefaultTask+0x338>)
 8004ebc:	f00a fb98 	bl	800f5f0 <HAL_TIM_Base_Start>
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 8004ec0:	f011 ff74 	bl	8016dac <xTaskGetCurrentTaskHandle>
 8004ec4:	4b42      	ldr	r3, [pc, #264]	; (8004fd0 <StartDefaultTask+0x33c>)
 8004ec6:	6018      	str	r0, [r3, #0]
	uip = locateudp();
 8004ec8:	f002 fbd4 	bl	8007674 <locateudp>
	main_init_done = 1; // let lptask now main has initialised
 8004ecc:	4b41      	ldr	r3, [pc, #260]	; (8004fd4 <StartDefaultTask+0x340>)
 8004ece:	2201      	movs	r2, #1
	uip = locateudp();
 8004ed0:	6028      	str	r0, [r5, #0]
	printf("Waiting for lptask to start\n");
 8004ed2:	4841      	ldr	r0, [pc, #260]	; (8004fd8 <StartDefaultTask+0x344>)
	main_init_done = 1; // let lptask now main has initialised
 8004ed4:	601a      	str	r2, [r3, #0]
	printf("Waiting for lptask to start\n");
 8004ed6:	f020 fb29 	bl	802552c <puts>
	while (lptask_init_done == 0)
 8004eda:	6823      	ldr	r3, [r4, #0]
 8004edc:	b92b      	cbnz	r3, 8004eea <StartDefaultTask+0x256>
		osDelay(100); // hold off starting udp railgun until LPtask has initalised
 8004ede:	2064      	movs	r0, #100	; 0x64
 8004ee0:	f010 faee 	bl	80154c0 <osDelay>
	while (lptask_init_done == 0)
 8004ee4:	6823      	ldr	r3, [r4, #0]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d0f9      	beq.n	8004ede <StartDefaultTask+0x24a>
	startadc();		// start the ADC DMA loop
 8004eea:	f7fb fe07 	bl	8000afc <startadc>
		startudp(uip);	// should never return
 8004eee:	6828      	ldr	r0, [r5, #0]
 8004ef0:	f002 fbf6 	bl	80076e0 <startudp>
		printf("UDP stream exited!!!\n\r");
 8004ef4:	4839      	ldr	r0, [pc, #228]	; (8004fdc <StartDefaultTask+0x348>)
 8004ef6:	f020 fa7d 	bl	80253f4 <iprintf>
		rebootme(4);
 8004efa:	2004      	movs	r0, #4
 8004efc:	f7fe fa1e 	bl	800333c <rebootme>
		swapboot();	//  swap the boot vector
 8004f00:	f7fb ffe0 	bl	8000ec4 <swapboot>
 8004f04:	e6f7      	b.n	8004cf6 <StartDefaultTask+0x62>
		swapboot();	//  swap the boot vector
 8004f06:	f7fb ffdd 	bl	8000ec4 <swapboot>
 8004f0a:	e6d3      	b.n	8004cb4 <StartDefaultTask+0x20>
		printf("Neo7 setup returned HAL error\n\r");	// but don't reboot
 8004f0c:	4834      	ldr	r0, [pc, #208]	; (8004fe0 <StartDefaultTask+0x34c>)
 8004f0e:	f020 fa71 	bl	80253f4 <iprintf>
 8004f12:	e75a      	b.n	8004dca <StartDefaultTask+0x136>
		printf("***** DHCP Failed ******\n");
 8004f14:	4833      	ldr	r0, [pc, #204]	; (8004fe4 <StartDefaultTask+0x350>)
 8004f16:	f020 fb09 	bl	802552c <puts>
		osDelay(200);
 8004f1a:	20c8      	movs	r0, #200	; 0xc8
 8004f1c:	f010 fad0 	bl	80154c0 <osDelay>
		rebootme(1);
 8004f20:	2001      	movs	r0, #1
 8004f22:	f7fe fa0b 	bl	800333c <rebootme>
		printf("Downloading...\n");
 8004f26:	4830      	ldr	r0, [pc, #192]	; (8004fe8 <StartDefaultTask+0x354>)
 8004f28:	f020 fb00 	bl	802552c <puts>
		while (http_downloading) {
 8004f2c:	e003      	b.n	8004f36 <StartDefaultTask+0x2a2>
			osDelay(1000);
 8004f2e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004f32:	f010 fac5 	bl	80154c0 <osDelay>
		while (http_downloading) {
 8004f36:	6823      	ldr	r3, [r4, #0]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d1f8      	bne.n	8004f2e <StartDefaultTask+0x29a>
 8004f3c:	e7a8      	b.n	8004e90 <StartDefaultTask+0x1fc>
 8004f3e:	bf00      	nop
 8004f40:	40020800 	.word	0x40020800
 8004f44:	0802b2a8 	.word	0x0802b2a8
 8004f48:	0802af1c 	.word	0x0802af1c
 8004f4c:	20002094 	.word	0x20002094
 8004f50:	1ff0f000 	.word	0x1ff0f000
 8004f54:	0802b2ac 	.word	0x0802b2ac
 8004f58:	200031c4 	.word	0x200031c4
 8004f5c:	0802b2ec 	.word	0x0802b2ec
 8004f60:	40020c00 	.word	0x40020c00
 8004f64:	0802b314 	.word	0x0802b314
 8004f68:	2002e0b4 	.word	0x2002e0b4
 8004f6c:	200030ec 	.word	0x200030ec
 8004f70:	20002d48 	.word	0x20002d48
 8004f74:	08003345 	.word	0x08003345
 8004f78:	080031a1 	.word	0x080031a1
 8004f7c:	20000774 	.word	0x20000774
 8004f80:	02a62b1c 	.word	0x02a62b1c
 8004f84:	20002f44 	.word	0x20002f44
 8004f88:	20002d4c 	.word	0x20002d4c
 8004f8c:	0802b35c 	.word	0x0802b35c
 8004f90:	20002d58 	.word	0x20002d58
 8004f94:	200028f0 	.word	0x200028f0
 8004f98:	200027c0 	.word	0x200027c0
 8004f9c:	0802b370 	.word	0x0802b370
 8004fa0:	20002d44 	.word	0x20002d44
 8004fa4:	0802b3a8 	.word	0x0802b3a8
 8004fa8:	0802b3d4 	.word	0x0802b3d4
 8004fac:	200018ac 	.word	0x200018ac
 8004fb0:	200025dc 	.word	0x200025dc
 8004fb4:	0802b3fc 	.word	0x0802b3fc
 8004fb8:	20002d68 	.word	0x20002d68
 8004fbc:	20002d30 	.word	0x20002d30
 8004fc0:	0802b418 	.word	0x0802b418
 8004fc4:	0802b468 	.word	0x0802b468
 8004fc8:	200021e4 	.word	0x200021e4
 8004fcc:	2000293c 	.word	0x2000293c
 8004fd0:	20000808 	.word	0x20000808
 8004fd4:	20002d34 	.word	0x20002d34
 8004fd8:	0802b434 	.word	0x0802b434
 8004fdc:	0802b450 	.word	0x0802b450
 8004fe0:	0802b33c 	.word	0x0802b33c
 8004fe4:	0802b38c 	.word	0x0802b38c
 8004fe8:	0802af6c 	.word	0x0802af6c

08004fec <assert_failed>:
void assert_failed(uint8_t *file, uint32_t line) {
	/* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
	/* USER CODE END 6 */
}
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop

08004ff0 <__io_putchar>:
/**
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE {
 8004ff0:	b500      	push	{lr}
	/* Place your implementation of fputc here */
	/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
	{
		if (ch == '\n')
 8004ff2:	280a      	cmp	r0, #10
PUTCHAR_PROTOTYPE {
 8004ff4:	b083      	sub	sp, #12
 8004ff6:	9001      	str	r0, [sp, #4]
		if (ch == '\n')
 8004ff8:	d009      	beq.n	800500e <__io_putchar+0x1e>
			HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
		else
		HAL_UART_Transmit(&huart2, &ch, 1, 10);
 8004ffa:	230a      	movs	r3, #10
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	a901      	add	r1, sp, #4
 8005000:	4808      	ldr	r0, [pc, #32]	; (8005024 <__io_putchar+0x34>)
 8005002:	f00d ff69 	bl	8012ed8 <HAL_UART_Transmit>

	return ch;
	}
}
 8005006:	9801      	ldr	r0, [sp, #4]
 8005008:	b003      	add	sp, #12
 800500a:	f85d fb04 	ldr.w	pc, [sp], #4
			HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
 800500e:	4603      	mov	r3, r0
 8005010:	2202      	movs	r2, #2
 8005012:	4905      	ldr	r1, [pc, #20]	; (8005028 <__io_putchar+0x38>)
 8005014:	4803      	ldr	r0, [pc, #12]	; (8005024 <__io_putchar+0x34>)
 8005016:	f00d ff5f 	bl	8012ed8 <HAL_UART_Transmit>
}
 800501a:	9801      	ldr	r0, [sp, #4]
 800501c:	b003      	add	sp, #12
 800501e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005022:	bf00      	nop
 8005024:	20002988 	.word	0x20002988
 8005028:	0802a16c 	.word	0x0802a16c

0800502c <calcepoch32>:
}
#endif

#if 1	// new version below
struct tm* getgpstime() {
	now.tm_year = statuspkt.NavPvt.year - 1900;
 800502c:	4b0f      	ldr	r3, [pc, #60]	; (800506c <calcepoch32+0x40>)
 800502e:	4810      	ldr	r0, [pc, #64]	; (8005070 <calcepoch32+0x44>)
 8005030:	891a      	ldrh	r2, [r3, #8]
	return (&now);
}

// calculate epoch seconds from 1970 to now using GPS date time fields (32 bit unsigned, not 64 bit time_t as used by the library)
// the number of seconds that have elapsed since January 1, 1970 (midnight UTC/GMT), not counting leap seconds
uint32_t calcepoch32() {
 8005032:	b510      	push	{r4, lr}
	now.tm_isdst = -1;        // Is DST on? 1 = yes, 0 = no, -1 = unknown
 8005034:	f04f 34ff 	mov.w	r4, #4294967295
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 8005038:	7a99      	ldrb	r1, [r3, #10]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 800503a:	b292      	uxth	r2, r2
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 800503c:	4421      	add	r1, r4
	now.tm_isdst = -1;        // Is DST on? 1 = yes, 0 = no, -1 = unknown
 800503e:	6204      	str	r4, [r0, #32]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8005040:	f2a2 726c 	subw	r2, r2, #1900	; 0x76c
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 8005044:	6101      	str	r1, [r0, #16]
	now.tm_mday = statuspkt.NavPvt.day;          // Day of the month
 8005046:	7ad9      	ldrb	r1, [r3, #11]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8005048:	6142      	str	r2, [r0, #20]
	now.tm_mday = statuspkt.NavPvt.day;          // Day of the month
 800504a:	60c1      	str	r1, [r0, #12]
	now.tm_hour = statuspkt.NavPvt.hour;
 800504c:	7b19      	ldrb	r1, [r3, #12]
	now.tm_min = statuspkt.NavPvt.min;
 800504e:	7b5a      	ldrb	r2, [r3, #13]
	now.tm_sec = statuspkt.NavPvt.sec;
 8005050:	7b9b      	ldrb	r3, [r3, #14]
	now.tm_min = statuspkt.NavPvt.min;
 8005052:	e9c0 2101 	strd	r2, r1, [r0, #4]
	now.tm_sec = statuspkt.NavPvt.sec;
 8005056:	6003      	str	r3, [r0, #0]

	epochtime = mktime(getgpstime());
 8005058:	f01f fb0e 	bl	8024678 <mktime>
 800505c:	4a05      	ldr	r2, [pc, #20]	; (8005074 <calcepoch32+0x48>)
 800505e:	4603      	mov	r3, r0
	return (uint32_t) (epochtime + (time_t) (10 * 60 * 60));		// add ten hours
#else
    return (uint32_t)(epochtime);
#endif

}
 8005060:	f648 40a0 	movw	r0, #36000	; 0x8ca0
	epochtime = mktime(getgpstime());
 8005064:	e9c2 3100 	strd	r3, r1, [r2]
}
 8005068:	4418      	add	r0, r3
 800506a:	bd10      	pop	{r4, pc}
 800506c:	20002f44 	.word	0x20002f44
 8005070:	20002f18 	.word	0x20002f18
 8005074:	20002df8 	.word	0x20002df8

08005078 <printPacket>:
		9600L,
//4800L,
		};

// Function, printing packet to the PC's serial in hexadecimal form
void printPacket(byte *msg, byte *packet, byte len) {
 8005078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800507c:	b082      	sub	sp, #8
	char temp[3];
	static int cnt = 0;

	for (byte i = 0; i < len; i++) {
 800507e:	b33a      	cbz	r2, 80050d0 <printPacket+0x58>
 8005080:	4607      	mov	r7, r0
 8005082:	4616      	mov	r6, r2
 8005084:	1e4d      	subs	r5, r1, #1
 8005086:	2400      	movs	r4, #0
		if (i % 16 == 0) {
			printf("\n\r%d %s:", cnt++, msg);
 8005088:	f8df a054 	ldr.w	sl, [pc, #84]	; 80050e0 <printPacket+0x68>
 800508c:	f8df 9054 	ldr.w	r9, [pc, #84]	; 80050e4 <printPacket+0x6c>
		} else {
			printf(" ");
		}
		sprintf(temp, "%.2X", packet[i]);
 8005090:	f8df 8054 	ldr.w	r8, [pc, #84]	; 80050e8 <printPacket+0x70>
 8005094:	e013      	b.n	80050be <printPacket+0x46>
			printf("\n\r%d %s:", cnt++, msg);
 8005096:	f8da 1000 	ldr.w	r1, [sl]
 800509a:	1c4b      	adds	r3, r1, #1
 800509c:	f8ca 3000 	str.w	r3, [sl]
 80050a0:	f020 f9a8 	bl	80253f4 <iprintf>
	for (byte i = 0; i < len; i++) {
 80050a4:	3401      	adds	r4, #1
		sprintf(temp, "%.2X", packet[i]);
 80050a6:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 80050aa:	4641      	mov	r1, r8
 80050ac:	a801      	add	r0, sp, #4
	for (byte i = 0; i < len; i++) {
 80050ae:	b2e4      	uxtb	r4, r4
		sprintf(temp, "%.2X", packet[i]);
 80050b0:	f020 fb8a 	bl	80257c8 <siprintf>
		printf(temp);
 80050b4:	a801      	add	r0, sp, #4
 80050b6:	f020 f99d 	bl	80253f4 <iprintf>
	for (byte i = 0; i < len; i++) {
 80050ba:	42a6      	cmp	r6, r4
 80050bc:	d008      	beq.n	80050d0 <printPacket+0x58>
		if (i % 16 == 0) {
 80050be:	f014 0f0f 	tst.w	r4, #15
			printf("\n\r%d %s:", cnt++, msg);
 80050c2:	463a      	mov	r2, r7
 80050c4:	4648      	mov	r0, r9
		if (i % 16 == 0) {
 80050c6:	d0e6      	beq.n	8005096 <printPacket+0x1e>
			printf(" ");
 80050c8:	2020      	movs	r0, #32
 80050ca:	f020 f9ab 	bl	8025424 <putchar>
 80050ce:	e7e9      	b.n	80050a4 <printPacket+0x2c>
	}
	printf("\n\r");
 80050d0:	4802      	ldr	r0, [pc, #8]	; (80050dc <printPacket+0x64>)
 80050d2:	f020 f98f 	bl	80253f4 <iprintf>
}
 80050d6:	b002      	add	sp, #8
 80050d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050dc:	0802b464 	.word	0x0802b464
 80050e0:	20002df0 	.word	0x20002df0
 80050e4:	0802bb68 	.word	0x0802bb68
 80050e8:	0802bb74 	.word	0x0802bb74

080050ec <disableNmea>:
	printf("Checking for Neo GPS...\n");
	sendPacket(packet, sizeof(packet));
}

// Function, sending set of packets to the receiver to disable NMEA messages
void disableNmea() {
 80050ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	// Array of two bytes for CFG-MSG packets payload
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 80050f0:	f8df c09c 	ldr.w	ip, [pc, #156]	; 8005190 <disableNmea+0xa4>
void disableNmea() {
 80050f4:	b08f      	sub	sp, #60	; 0x3c
		for (byte j = 0; j < sizeof(*messages); j++) {
			packet[payloadOffset + j] = messages[i][j];
		}

		// Set checksum bytes to the null
		packet[packetSize - 2] = 0x00;
 80050f6:	2600      	movs	r6, #0
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 80050f8:	4f24      	ldr	r7, [pc, #144]	; (800518c <disableNmea+0xa0>)
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 80050fa:	f10d 0e10 	add.w	lr, sp, #16
	byte packet[] = { 0xB5, // sync char 1
 80050fe:	f10d 0904 	add.w	r9, sp, #4
 8005102:	ad04      	add	r5, sp, #16
 8005104:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8005108:	f10d 040d 	add.w	r4, sp, #13
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 800510c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8005110:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8005114:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8005118:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800511c:	e89c 0003 	ldmia.w	ip, {r0, r1}
	byte packet[] = { 0xB5, // sync char 1
 8005120:	f10c 0308 	add.w	r3, ip, #8
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8005124:	e88e 0003 	stmia.w	lr, {r0, r1}
	byte packet[] = { 0xB5, // sync char 1
 8005128:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800512c:	e8a9 0003 	stmia.w	r9!, {r0, r1}
 8005130:	f829 2b02 	strh.w	r2, [r9], #2
 8005134:	0c12      	lsrs	r2, r2, #16
 8005136:	f889 2000 	strb.w	r2, [r9]
		packet[packetSize - 1] = 0x00;
 800513a:	f04f 0e00 	mov.w	lr, #0
			packet[payloadOffset + j] = messages[i][j];
 800513e:	7829      	ldrb	r1, [r5, #0]
 8005140:	786a      	ldrb	r2, [r5, #1]
 8005142:	f10d 0306 	add.w	r3, sp, #6
		packet[packetSize - 1] = 0x00;
 8005146:	46f4      	mov	ip, lr
			packet[payloadOffset + j] = messages[i][j];
 8005148:	f88d 100a 	strb.w	r1, [sp, #10]
 800514c:	f88d 200b 	strb.w	r2, [sp, #11]
		packet[packetSize - 2] = 0x00;
 8005150:	f88d 600d 	strb.w	r6, [sp, #13]
		packet[packetSize - 1] = 0x00;
 8005154:	f88d 600e 	strb.w	r6, [sp, #14]

		// Calculate checksum over the packet buffer excluding sync (first two)
		// and checksum chars (last two)
		for (byte j = 0; j < packetSize - 4; j++) {
			packet[packetSize - 2] += packet[2 + j];
 8005158:	f813 2b01 	ldrb.w	r2, [r3], #1
 800515c:	4494      	add	ip, r2
		for (byte j = 0; j < packetSize - 4; j++) {
 800515e:	429c      	cmp	r4, r3
			packet[packetSize - 2] += packet[2 + j];
 8005160:	fa5f fc8c 	uxtb.w	ip, ip
			packet[packetSize - 1] += packet[packetSize - 2];
 8005164:	44e6      	add	lr, ip
 8005166:	fa5f fe8e 	uxtb.w	lr, lr
		for (byte j = 0; j < packetSize - 4; j++) {
 800516a:	d1f5      	bne.n	8005158 <disableNmea+0x6c>
	for (byte i = 0; i < sizeof(messages) / sizeof(*messages); i++) {
 800516c:	3502      	adds	r5, #2
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 800516e:	2364      	movs	r3, #100	; 0x64
 8005170:	220b      	movs	r2, #11
 8005172:	a901      	add	r1, sp, #4
 8005174:	4638      	mov	r0, r7
 8005176:	f88d c00d 	strb.w	ip, [sp, #13]
 800517a:	f88d e00e 	strb.w	lr, [sp, #14]
 800517e:	f00d feab 	bl	8012ed8 <HAL_UART_Transmit>
	for (byte i = 0; i < sizeof(messages) / sizeof(*messages); i++) {
 8005182:	4545      	cmp	r5, r8
 8005184:	d1d9      	bne.n	800513a <disableNmea+0x4e>
		}

		sendPacket(packet, packetSize);
	}
}
 8005186:	b00f      	add	sp, #60	; 0x3c
 8005188:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800518c:	20002e8c 	.word	0x20002e8c
 8005190:	0802950c 	.word	0x0802950c

08005194 <isGoodChecksum>:

bool isGoodChecksum(int len) {
	unsigned char CK_A = 0;
	unsigned char CK_B = 0;

	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 8005194:	1cc3      	adds	r3, r0, #3
bool isGoodChecksum(int len) {
 8005196:	b500      	push	{lr}
	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 8005198:	db1c      	blt.n	80051d4 <isGoodChecksum+0x40>
 800519a:	4910      	ldr	r1, [pc, #64]	; (80051dc <isGoodChecksum+0x48>)
	unsigned char CK_B = 0;
 800519c:	2200      	movs	r2, #0
 800519e:	f101 0e04 	add.w	lr, r1, #4
	unsigned char CK_A = 0;
 80051a2:	4613      	mov	r3, r2
 80051a4:	4486      	add	lr, r0
			{
		CK_A = CK_A + PACKETstore[i];
 80051a6:	f811 cf01 	ldrb.w	ip, [r1, #1]!
 80051aa:	4463      	add	r3, ip
	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 80051ac:	4571      	cmp	r1, lr
		CK_A = CK_A + PACKETstore[i];
 80051ae:	b2db      	uxtb	r3, r3
		CK_B = CK_B + CK_A;
 80051b0:	441a      	add	r2, r3
 80051b2:	b2d2      	uxtb	r2, r2
	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 80051b4:	d1f7      	bne.n	80051a6 <isGoodChecksum+0x12>
	}
	return ((CK_A == PACKETstore[len + 6]) && (CK_B == PACKETstore[len + 7]));
 80051b6:	490a      	ldr	r1, [pc, #40]	; (80051e0 <isGoodChecksum+0x4c>)
 80051b8:	4408      	add	r0, r1
 80051ba:	7981      	ldrb	r1, [r0, #6]
 80051bc:	4299      	cmp	r1, r3
 80051be:	d002      	beq.n	80051c6 <isGoodChecksum+0x32>
 80051c0:	2000      	movs	r0, #0
}
 80051c2:	f85d fb04 	ldr.w	pc, [sp], #4
	return ((CK_A == PACKETstore[len + 6]) && (CK_B == PACKETstore[len + 7]));
 80051c6:	79c0      	ldrb	r0, [r0, #7]
 80051c8:	1a80      	subs	r0, r0, r2
 80051ca:	fab0 f080 	clz	r0, r0
 80051ce:	0940      	lsrs	r0, r0, #5
}
 80051d0:	f85d fb04 	ldr.w	pc, [sp], #4
	unsigned char CK_B = 0;
 80051d4:	2200      	movs	r2, #0
	unsigned char CK_A = 0;
 80051d6:	4613      	mov	r3, r2
 80051d8:	e7ed      	b.n	80051b6 <isGoodChecksum+0x22>
 80051da:	bf00      	nop
 80051dc:	20002d71 	.word	0x20002d71
 80051e0:	20002d70 	.word	0x20002d70

080051e4 <IsPacketReady>:

// start/complete filling in the current packet
int IsPacketReady(unsigned char c) {
 80051e4:	b570      	push	{r4, r5, r6, lr}
	// get current position in packet
	unsigned char p = UbxGpsv.carriagePosition;
 80051e6:	4c25      	ldr	r4, [pc, #148]	; (800527c <IsPacketReady+0x98>)
 80051e8:	78e3      	ldrb	r3, [r4, #3]
	static volatile int len = 0;

	if (p < 4)     // this looks for PVT messages
 80051ea:	2b03      	cmp	r3, #3
 80051ec:	d814      	bhi.n	8005218 <IsPacketReady+0x34>
			{
		// are we starting a packet?
		if ((c == UBXGPS_HEADER[p]) || (c == UBXGPS_HEADER2[p])) {
 80051ee:	4a24      	ldr	r2, [pc, #144]	; (8005280 <IsPacketReady+0x9c>)
 80051f0:	4619      	mov	r1, r3
 80051f2:	5cd2      	ldrb	r2, [r2, r3]
 80051f4:	4282      	cmp	r2, r0
 80051f6:	d00a      	beq.n	800520e <IsPacketReady+0x2a>
 80051f8:	4a22      	ldr	r2, [pc, #136]	; (8005284 <IsPacketReady+0xa0>)
 80051fa:	5cd2      	ldrb	r2, [r2, r3]
 80051fc:	4282      	cmp	r2, r0
 80051fe:	d006      	beq.n	800520e <IsPacketReady+0x2a>
			PACKETstore[p++] = c;
		} else {
			p = 0;
			len = 0;
 8005200:	2200      	movs	r2, #0
 8005202:	4921      	ldr	r1, [pc, #132]	; (8005288 <IsPacketReady+0xa4>)
			p = 0;
 8005204:	4613      	mov	r3, r2
			len = 0;
 8005206:	600a      	str	r2, [r1, #0]
				}
			}
		}
	}
	UbxGpsv.carriagePosition = p;
	return 0;
 8005208:	2000      	movs	r0, #0
	UbxGpsv.carriagePosition = p;
 800520a:	70e3      	strb	r3, [r4, #3]
}
 800520c:	bd70      	pop	{r4, r5, r6, pc}
			PACKETstore[p++] = c;
 800520e:	3301      	adds	r3, #1
 8005210:	4a1e      	ldr	r2, [pc, #120]	; (800528c <IsPacketReady+0xa8>)
 8005212:	b2db      	uxtb	r3, r3
 8005214:	5450      	strb	r0, [r2, r1]
 8005216:	e7f7      	b.n	8005208 <IsPacketReady+0x24>
		if (p < 6) {
 8005218:	2b05      	cmp	r3, #5
 800521a:	d917      	bls.n	800524c <IsPacketReady+0x68>
		if (p == 6) {
 800521c:	2b06      	cmp	r3, #6
 800521e:	d01b      	beq.n	8005258 <IsPacketReady+0x74>
 8005220:	4d19      	ldr	r5, [pc, #100]	; (8005288 <IsPacketReady+0xa4>)
		if (p < (2 + 4 + len + 2)) {
 8005222:	682a      	ldr	r2, [r5, #0]
 8005224:	4619      	mov	r1, r3
 8005226:	3207      	adds	r2, #7
 8005228:	429a      	cmp	r2, r3
 800522a:	dbed      	blt.n	8005208 <IsPacketReady+0x24>
			PACKETstore[p++] = c;
 800522c:	3301      	adds	r3, #1
			if (p == (2 + 4 + len + 2)) {
 800522e:	682a      	ldr	r2, [r5, #0]
			PACKETstore[p++] = c;
 8005230:	4e16      	ldr	r6, [pc, #88]	; (800528c <IsPacketReady+0xa8>)
 8005232:	b2db      	uxtb	r3, r3
			if (p == (2 + 4 + len + 2)) {
 8005234:	3208      	adds	r2, #8
			PACKETstore[p++] = c;
 8005236:	5470      	strb	r0, [r6, r1]
			if (p == (2 + 4 + len + 2)) {
 8005238:	4293      	cmp	r3, r2
 800523a:	d1e5      	bne.n	8005208 <IsPacketReady+0x24>
				UbxGpsv.carriagePosition = p;
 800523c:	2300      	movs	r3, #0
				if (isGoodChecksum(len)) {
 800523e:	6828      	ldr	r0, [r5, #0]
				UbxGpsv.carriagePosition = p;
 8005240:	70e3      	strb	r3, [r4, #3]
				if (isGoodChecksum(len)) {
 8005242:	f7ff ffa7 	bl	8005194 <isGoodChecksum>
 8005246:	b998      	cbnz	r0, 8005270 <IsPacketReady+0x8c>
				p = 0;
 8005248:	4603      	mov	r3, r0
 800524a:	e7dd      	b.n	8005208 <IsPacketReady+0x24>
			PACKETstore[p++] = c;
 800524c:	490f      	ldr	r1, [pc, #60]	; (800528c <IsPacketReady+0xa8>)
 800524e:	1c5a      	adds	r2, r3, #1
 8005250:	54c8      	strb	r0, [r1, r3]
			return (0);
 8005252:	2000      	movs	r0, #0
			UbxGpsv.carriagePosition = p;
 8005254:	70e2      	strb	r2, [r4, #3]
}
 8005256:	bd70      	pop	{r4, r5, r6, pc}
			len = PACKETstore[4] + (PACKETstore[5] * 256);
 8005258:	490c      	ldr	r1, [pc, #48]	; (800528c <IsPacketReady+0xa8>)
 800525a:	794d      	ldrb	r5, [r1, #5]
 800525c:	790a      	ldrb	r2, [r1, #4]
 800525e:	eb02 2205 	add.w	r2, r2, r5, lsl #8
 8005262:	4d09      	ldr	r5, [pc, #36]	; (8005288 <IsPacketReady+0xa4>)
 8005264:	602a      	str	r2, [r5, #0]
			if (len >= sizeof(PACKETstore)) {	// oversize
 8005266:	682a      	ldr	r2, [r5, #0]
 8005268:	2a7f      	cmp	r2, #127	; 0x7f
 800526a:	d9da      	bls.n	8005222 <IsPacketReady+0x3e>
				return 0;
 800526c:	2000      	movs	r0, #0
}
 800526e:	bd70      	pop	{r4, r5, r6, pc}
					gpsgood = 1;
 8005270:	4b07      	ldr	r3, [pc, #28]	; (8005290 <IsPacketReady+0xac>)
 8005272:	2201      	movs	r2, #1
					return len;
 8005274:	6828      	ldr	r0, [r5, #0]
					gpsgood = 1;
 8005276:	601a      	str	r2, [r3, #0]
}
 8005278:	bd70      	pop	{r4, r5, r6, pc}
 800527a:	bf00      	nop
 800527c:	20000264 	.word	0x20000264
 8005280:	0802bd64 	.word	0x0802bd64
 8005284:	0802bd68 	.word	0x0802bd68
 8005288:	20002f10 	.word	0x20002f10
 800528c:	20002d70 	.word	0x20002d70
 8005290:	20002e04 	.word	0x20002e04

08005294 <setupneo>:

		fastdelay_ms(100); // Little delay before flushing
	}
#endif

	if (circuitboardpcb == LIGHTNINGBOARD2) {
 8005294:	4b74      	ldr	r3, [pc, #464]	; (8005468 <setupneo+0x1d4>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2b16      	cmp	r3, #22
HAL_StatusTypeDef setupneo() {
 800529a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800529c:	b08d      	sub	sp, #52	; 0x34
	if (circuitboardpcb == LIGHTNINGBOARD2) {
 800529e:	f000 80ba 	beq.w	8005416 <setupneo+0x182>
		gpsuarttx = huart7;
		GPSUARTRX = UART8;
	}
	else			// Splat1 or Lightningboard 1 prototype
	{
		gpsuartrx = huart6;
 80052a2:	2284      	movs	r2, #132	; 0x84
 80052a4:	4971      	ldr	r1, [pc, #452]	; (800546c <setupneo+0x1d8>)
 80052a6:	4872      	ldr	r0, [pc, #456]	; (8005470 <setupneo+0x1dc>)
 80052a8:	f01f f8de 	bl	8024468 <memcpy>
		gpsuarttx = huart6;
 80052ac:	2284      	movs	r2, #132	; 0x84
 80052ae:	496f      	ldr	r1, [pc, #444]	; (800546c <setupneo+0x1d8>)
 80052b0:	4870      	ldr	r0, [pc, #448]	; (8005474 <setupneo+0x1e0>)
 80052b2:	f01f f8d9 	bl	8024468 <memcpy>
		GPSUARTRX = USART6;
 80052b6:	4b70      	ldr	r3, [pc, #448]	; (8005478 <setupneo+0x1e4>)
 80052b8:	4a70      	ldr	r2, [pc, #448]	; (800547c <setupneo+0x1e8>)
 80052ba:	601a      	str	r2, [r3, #0]
	 * @note   When the UART parity is enabled (PCE = 1), the received data contain
	 *         the parity bit (MSB position).
	 * @retval HAL status
	 */

	stat = HAL_UART_Receive_DMA(&gpsuartrx, rxdatabuf, 1);
 80052bc:	2201      	movs	r2, #1
 80052be:	4970      	ldr	r1, [pc, #448]	; (8005480 <setupneo+0x1ec>)
 80052c0:	486b      	ldr	r0, [pc, #428]	; (8005470 <setupneo+0x1dc>)
 80052c2:	f00e f8a1 	bl	8013408 <HAL_UART_Receive_DMA>

	if (stat != HAL_OK) {
 80052c6:	4607      	mov	r7, r0
 80052c8:	2800      	cmp	r0, #0
 80052ca:	f040 809d 	bne.w	8005408 <setupneo+0x174>
		return (stat);
	}

	// Disabling NMEA messages by sending appropriate packets
//		printf("Disabling NMEA messages...\n\r");
	disableNmea();
 80052ce:	f7ff ff0d 	bl	80050ec <disableNmea>
	osDelay(500);
 80052d2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80052d6:	f010 f8f3 	bl	80154c0 <osDelay>
	const byte packet[] = { 0xB5, 0x62, 0x0A, 0x04, 0x00, 0x00, 0x0E, 0x34 };  // MON_VER get receiver/software version
 80052da:	4b6a      	ldr	r3, [pc, #424]	; (8005484 <setupneo+0x1f0>)
 80052dc:	ae01      	add	r6, sp, #4
 80052de:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80052e2:	4d69      	ldr	r5, [pc, #420]	; (8005488 <setupneo+0x1f4>)
 80052e4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80052e8:	e886 0003 	stmia.w	r6, {r0, r1}
	printf("Checking for Neo GPS...\n");
 80052ec:	4867      	ldr	r0, [pc, #412]	; (800548c <setupneo+0x1f8>)
 80052ee:	f020 f91d 	bl	802552c <puts>
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 80052f2:	2364      	movs	r3, #100	; 0x64
 80052f4:	2208      	movs	r2, #8
 80052f6:	4631      	mov	r1, r6
 80052f8:	485e      	ldr	r0, [pc, #376]	; (8005474 <setupneo+0x1e0>)
 80052fa:	f00d fded 	bl	8012ed8 <HAL_UART_Transmit>

	// is there a device - what is it running?
	askneo_ver();
	i = 0;
	while ((i < 1000 ) && (neoispresent == 0)) {
 80052fe:	e004      	b.n	800530a <setupneo+0x76>
		i++;
		osDelay(1);
 8005300:	f010 f8de 	bl	80154c0 <osDelay>
	while ((i < 1000 ) && (neoispresent == 0)) {
 8005304:	3c01      	subs	r4, #1
 8005306:	f000 80a5 	beq.w	8005454 <setupneo+0x1c0>
 800530a:	682b      	ldr	r3, [r5, #0]
		osDelay(1);
 800530c:	2001      	movs	r0, #1
	while ((i < 1000 ) && (neoispresent == 0)) {
 800530e:	2b00      	cmp	r3, #0
 8005310:	d0f6      	beq.n	8005300 <setupneo+0x6c>
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 8005312:	4c5f      	ldr	r4, [pc, #380]	; (8005490 <setupneo+0x1fc>)
 8005314:	46b4      	mov	ip, r6
	byte packet[] = { 0xB5, // sync char 1
 8005316:	4635      	mov	r5, r6
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 8005318:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800531a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800531e:	e894 0003 	ldmia.w	r4, {r0, r1}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005322:	2364      	movs	r3, #100	; 0x64
 8005324:	2215      	movs	r2, #21
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 8005326:	f84c 0b04 	str.w	r0, [ip], #4
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 800532a:	4852      	ldr	r0, [pc, #328]	; (8005474 <setupneo+0x1e0>)
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 800532c:	f88c 1000 	strb.w	r1, [ip]
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005330:	4631      	mov	r1, r6
 8005332:	f00d fdd1 	bl	8012ed8 <HAL_UART_Transmit>
		osDelay(200);
		rebootme(2);
	}

	restoreDefaults();
	osDelay(1500);
 8005336:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800533a:	f010 f8c1 	bl	80154c0 <osDelay>

	// 	Set reporting frequency to 1 Sec
	printf("NEO: Changing receiving frequency to 1 Sec...\n\r");
 800533e:	4855      	ldr	r0, [pc, #340]	; (8005494 <setupneo+0x200>)
 8005340:	f020 f858 	bl	80253f4 <iprintf>
	byte packet[] = { 0xB5, // sync char 1
 8005344:	f104 0360 	add.w	r3, r4, #96	; 0x60
 8005348:	46b4      	mov	ip, r6
 800534a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800534c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005350:	4631      	mov	r1, r6
	byte packet[] = { 0xB5, // sync char 1
 8005352:	f8ac 3000 	strh.w	r3, [ip]
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005356:	220e      	movs	r2, #14
 8005358:	2364      	movs	r3, #100	; 0x64
 800535a:	4846      	ldr	r0, [pc, #280]	; (8005474 <setupneo+0x1e0>)
 800535c:	f00d fdbc 	bl	8012ed8 <HAL_UART_Transmit>

	changeFrequency();
	osDelay(500);
 8005360:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005364:	f010 f8ac 	bl	80154c0 <osDelay>

	//rx();		// debugging

	// Disabling unnecessary channels like SBAS or QZSS
	printf("NEO: Disabling unnecessary channels...\r\n");
 8005368:	484b      	ldr	r0, [pc, #300]	; (8005498 <setupneo+0x204>)
 800536a:	f020 f8df 	bl	802552c <puts>
	byte packet[] = { 0xB5, // sync char 1
 800536e:	f104 0c70 	add.w	ip, r4, #112	; 0x70
 8005372:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8005376:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005378:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800537c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800537e:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005382:	2364      	movs	r3, #100	; 0x64
	byte packet[] = { 0xB5, // sync char 1
 8005384:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8005388:	4631      	mov	r1, r6
 800538a:	222c      	movs	r2, #44	; 0x2c
 800538c:	4839      	ldr	r0, [pc, #228]	; (8005474 <setupneo+0x1e0>)
 800538e:	f00d fda3 	bl	8012ed8 <HAL_UART_Transmit>
	disableUnnecessaryChannels();
	osDelay(500);
 8005392:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005396:	f010 f893 	bl	80154c0 <osDelay>

	// Enabling NAV-PVT messages
	printf("NEO: Enabling NAV-PVT messages...\n\r");
 800539a:	4840      	ldr	r0, [pc, #256]	; (800549c <setupneo+0x208>)
 800539c:	f020 f82a 	bl	80253f4 <iprintf>
	byte packet[] = { 0xB5, // sync char 1
 80053a0:	f104 029c 	add.w	r2, r4, #156	; 0x9c
 80053a4:	46b4      	mov	ip, r6
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 80053a6:	2364      	movs	r3, #100	; 0x64
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 80053a8:	34a8      	adds	r4, #168	; 0xa8
	byte packet[] = { 0xB5, // sync char 1
 80053aa:	ca07      	ldmia	r2, {r0, r1, r2}
 80053ac:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 80053b0:	f82c 2b02 	strh.w	r2, [ip], #2
 80053b4:	0c12      	lsrs	r2, r2, #16
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 80053b6:	4631      	mov	r1, r6
 80053b8:	482e      	ldr	r0, [pc, #184]	; (8005474 <setupneo+0x1e0>)
	byte packet[] = { 0xB5, // sync char 1
 80053ba:	f88c 2000 	strb.w	r2, [ip]
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 80053be:	220b      	movs	r2, #11
 80053c0:	f00d fd8a 	bl	8012ed8 <HAL_UART_Transmit>
	enableNavPvt();
	osDelay(500);
 80053c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80053c8:	f010 f87a 	bl	80154c0 <osDelay>
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 80053cc:	46b4      	mov	ip, r6
 80053ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80053d0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80053d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80053d6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80053da:	e894 0003 	ldmia.w	r4, {r0, r1}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 80053de:	2364      	movs	r3, #100	; 0x64
 80053e0:	2228      	movs	r2, #40	; 0x28
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 80053e2:	e885 0003 	stmia.w	r5, {r0, r1}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 80053e6:	4631      	mov	r1, r6
 80053e8:	4822      	ldr	r0, [pc, #136]	; (8005474 <setupneo+0x1e0>)
 80053ea:	f00d fd75 	bl	8012ed8 <HAL_UART_Transmit>

// Enable Time pulse
	enableNaTP5();
	osDelay(500);
 80053ee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80053f2:	f010 f865 	bl	80154c0 <osDelay>

	statuspkt.NavPvt.flags = 0;		// make sure gps not showing as locked
 80053f6:	4b2a      	ldr	r3, [pc, #168]	; (80054a0 <setupneo+0x20c>)
 80053f8:	2200      	movs	r2, #0
	printf("NEO: Auto-configuration is complete\n\r");
 80053fa:	482a      	ldr	r0, [pc, #168]	; (80054a4 <setupneo+0x210>)
	statuspkt.NavPvt.flags = 0;		// make sure gps not showing as locked
 80053fc:	765a      	strb	r2, [r3, #25]
	printf("NEO: Auto-configuration is complete\n\r");
 80053fe:	f01f fff9 	bl	80253f4 <iprintf>
		printf("Err HAL_UART_Receive_DMA2 %d usart6/8\n", stat);
	}
#endif
//		fastdelay_ms(100); // Little delay before flushing
	return (stat);
}
 8005402:	4638      	mov	r0, r7
 8005404:	b00d      	add	sp, #52	; 0x34
 8005406:	bdf0      	pop	{r4, r5, r6, r7, pc}
		printf("Err HAL_UART_Receive_DMA1 %d usart6/8\n", stat);
 8005408:	4601      	mov	r1, r0
 800540a:	4827      	ldr	r0, [pc, #156]	; (80054a8 <setupneo+0x214>)
 800540c:	f01f fff2 	bl	80253f4 <iprintf>
}
 8005410:	4638      	mov	r0, r7
 8005412:	b00d      	add	sp, #52	; 0x34
 8005414:	bdf0      	pop	{r4, r5, r6, r7, pc}
		HAL_UART_Abort_IT(&huart7);
 8005416:	4c25      	ldr	r4, [pc, #148]	; (80054ac <setupneo+0x218>)
 8005418:	4620      	mov	r0, r4
 800541a:	f00c fef1 	bl	8012200 <HAL_UART_Abort_IT>
		HAL_UART_DeInit(&huart7);
 800541e:	4620      	mov	r0, r4
 8005420:	f00c fd56 	bl	8011ed0 <HAL_UART_DeInit>
		huart7.Init.BaudRate = 9600;
 8005424:	f44f 5316 	mov.w	r3, #9600	; 0x2580
		if (HAL_UART_Init(&huart7) != HAL_OK)		// UART7 is console with Splat2, GPS with LB1A,B AKA LB2
 8005428:	4620      	mov	r0, r4
		huart7.Init.BaudRate = 9600;
 800542a:	6063      	str	r3, [r4, #4]
		if (HAL_UART_Init(&huart7) != HAL_OK)		// UART7 is console with Splat2, GPS with LB1A,B AKA LB2
 800542c:	f00d fdfc 	bl	8013028 <HAL_UART_Init>
 8005430:	b968      	cbnz	r0, 800544e <setupneo+0x1ba>
		gpsuartrx = huart8;
 8005432:	2284      	movs	r2, #132	; 0x84
 8005434:	491e      	ldr	r1, [pc, #120]	; (80054b0 <setupneo+0x21c>)
 8005436:	480e      	ldr	r0, [pc, #56]	; (8005470 <setupneo+0x1dc>)
 8005438:	f01f f816 	bl	8024468 <memcpy>
		gpsuarttx = huart7;
 800543c:	2284      	movs	r2, #132	; 0x84
 800543e:	491b      	ldr	r1, [pc, #108]	; (80054ac <setupneo+0x218>)
 8005440:	480c      	ldr	r0, [pc, #48]	; (8005474 <setupneo+0x1e0>)
 8005442:	f01f f811 	bl	8024468 <memcpy>
		GPSUARTRX = UART8;
 8005446:	4b0c      	ldr	r3, [pc, #48]	; (8005478 <setupneo+0x1e4>)
 8005448:	4a1a      	ldr	r2, [pc, #104]	; (80054b4 <setupneo+0x220>)
 800544a:	601a      	str	r2, [r3, #0]
 800544c:	e736      	b.n	80052bc <setupneo+0x28>
			Error_Handler();
 800544e:	f7fe fd89 	bl	8003f64 <Error_Handler>
 8005452:	e7ee      	b.n	8005432 <setupneo+0x19e>
		printf("***** Neo7m is not responding.....rebooting\n");
 8005454:	4818      	ldr	r0, [pc, #96]	; (80054b8 <setupneo+0x224>)
 8005456:	f020 f869 	bl	802552c <puts>
		osDelay(200);
 800545a:	20c8      	movs	r0, #200	; 0xc8
 800545c:	f010 f830 	bl	80154c0 <osDelay>
		rebootme(2);
 8005460:	2002      	movs	r0, #2
 8005462:	f7fd ff6b 	bl	800333c <rebootme>
 8005466:	e754      	b.n	8005312 <setupneo+0x7e>
 8005468:	20002094 	.word	0x20002094
 800546c:	20002b98 	.word	0x20002b98
 8005470:	20002e08 	.word	0x20002e08
 8005474:	20002e8c 	.word	0x20002e8c
 8005478:	20002d6c 	.word	0x20002d6c
 800547c:	40011400 	.word	0x40011400
 8005480:	20002f3c 	.word	0x20002f3c
 8005484:	08029504 	.word	0x08029504
 8005488:	20002f14 	.word	0x20002f14
 800548c:	0802bb7c 	.word	0x0802bb7c
 8005490:	080294ec 	.word	0x080294ec
 8005494:	0802bbbc 	.word	0x0802bbbc
 8005498:	0802bbec 	.word	0x0802bbec
 800549c:	0802bc14 	.word	0x0802bc14
 80054a0:	20002f44 	.word	0x20002f44
 80054a4:	0802bc38 	.word	0x0802bc38
 80054a8:	0802bb94 	.word	0x0802bb94
 80054ac:	20002c1c 	.word	0x20002c1c
 80054b0:	20002ca0 	.word	0x20002ca0
 80054b4:	40007c00 	.word	0x40007c00
 80054b8:	0802bc60 	.word	0x0802bc60

080054bc <HAL_UART_RxCpltCallback>:
//	unsigned char data;
	volatile HAL_StatusTypeDef stat;
	int len;

//	printf("USART6 RxCpl");
	if (huart->Instance == GPSUARTRX) { //our UART
 80054bc:	4a2a      	ldr	r2, [pc, #168]	; (8005568 <HAL_UART_RxCpltCallback+0xac>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80054be:	b538      	push	{r3, r4, r5, lr}
	if (huart->Instance == GPSUARTRX) { //our UART
 80054c0:	6812      	ldr	r2, [r2, #0]
 80054c2:	6803      	ldr	r3, [r0, #0]
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d011      	beq.n	80054ec <HAL_UART_RxCpltCallback+0x30>
			}
		}
		return;
	}

	if (huart->Instance == UART5) {
 80054c8:	4a28      	ldr	r2, [pc, #160]	; (800556c <HAL_UART_RxCpltCallback+0xb0>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d024      	beq.n	8005518 <HAL_UART_RxCpltCallback+0x5c>
		uart5_rxdone();
		return;
	}

	if (huart->Instance == USART6) {
 80054ce:	4a28      	ldr	r2, [pc, #160]	; (8005570 <HAL_UART_RxCpltCallback+0xb4>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d025      	beq.n	8005520 <HAL_UART_RxCpltCallback+0x64>
		uart6_rxdone();
		return;
	}

	if (huart->Instance == USART2) {
 80054d4:	4a27      	ldr	r2, [pc, #156]	; (8005574 <HAL_UART_RxCpltCallback+0xb8>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d004      	beq.n	80054e4 <HAL_UART_RxCpltCallback+0x28>
		uart2_rxdone();
		return;
	}

	printf("USART unknown uart int\n");
 80054da:	4827      	ldr	r0, [pc, #156]	; (8005578 <HAL_UART_RxCpltCallback+0xbc>)
}
 80054dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	printf("USART unknown uart int\n");
 80054e0:	f020 b824 	b.w	802552c <puts>
}
 80054e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		uart2_rxdone();
 80054e8:	f7fe bcbc 	b.w	8003e64 <uart2_rxdone>
		data = rxdatabuf[0];
 80054ec:	4923      	ldr	r1, [pc, #140]	; (800557c <HAL_UART_RxCpltCallback+0xc0>)
		flag = 1;
 80054ee:	2401      	movs	r4, #1
		data = rxdatabuf[0];
 80054f0:	4b23      	ldr	r3, [pc, #140]	; (8005580 <HAL_UART_RxCpltCallback+0xc4>)
		flag = 1;
 80054f2:	4a24      	ldr	r2, [pc, #144]	; (8005584 <HAL_UART_RxCpltCallback+0xc8>)
		data = rxdatabuf[0];
 80054f4:	7808      	ldrb	r0, [r1, #0]
		flag = 1;
 80054f6:	6014      	str	r4, [r2, #0]
		data = rxdatabuf[0];
 80054f8:	7018      	strb	r0, [r3, #0]
		if ((len = IsPacketReady(data)) > 0) {
 80054fa:	f7ff fe73 	bl	80051e4 <IsPacketReady>
 80054fe:	2800      	cmp	r0, #0
 8005500:	dd1c      	ble.n	800553c <HAL_UART_RxCpltCallback+0x80>
			switch (len) {
 8005502:	2854      	cmp	r0, #84	; 0x54
 8005504:	d01b      	beq.n	800553e <HAL_UART_RxCpltCallback+0x82>
 8005506:	2864      	cmp	r0, #100	; 0x64
 8005508:	d00e      	beq.n	8005528 <HAL_UART_RxCpltCallback+0x6c>
				printPacket("***** GPS: Unknown pkt Rx", PACKETstore, len);
 800550a:	b2c2      	uxtb	r2, r0
 800550c:	491e      	ldr	r1, [pc, #120]	; (8005588 <HAL_UART_RxCpltCallback+0xcc>)
 800550e:	481f      	ldr	r0, [pc, #124]	; (800558c <HAL_UART_RxCpltCallback+0xd0>)
}
 8005510:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				printPacket("***** GPS: Unknown pkt Rx", PACKETstore, len);
 8005514:	f7ff bdb0 	b.w	8005078 <printPacket>
}
 8005518:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		uart5_rxdone();
 800551c:	f7fc bd30 	b.w	8001f80 <uart5_rxdone>
}
 8005520:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		uart6_rxdone();
 8005524:	f000 bd12 	b.w	8005f4c <uart6_rxdone>
				printf("NEO Reports versions: sw=%s, hw=%s, ext=%s\n", &PACKETstore[6], &PACKETstore[36],
 8005528:	4b19      	ldr	r3, [pc, #100]	; (8005590 <HAL_UART_RxCpltCallback+0xd4>)
 800552a:	481a      	ldr	r0, [pc, #104]	; (8005594 <HAL_UART_RxCpltCallback+0xd8>)
 800552c:	f1a3 020a 	sub.w	r2, r3, #10
 8005530:	f1a3 0128 	sub.w	r1, r3, #40	; 0x28
 8005534:	f01f ff5e 	bl	80253f4 <iprintf>
				neoispresent = 1;
 8005538:	4b17      	ldr	r3, [pc, #92]	; (8005598 <HAL_UART_RxCpltCallback+0xdc>)
 800553a:	601c      	str	r4, [r3, #0]
}
 800553c:	bd38      	pop	{r3, r4, r5, pc}
					*((char*) (&(statuspkt.NavPvt)) + (i - offset)) = PACKETstore[i]; // copy into global struct
 800553e:	4d17      	ldr	r5, [pc, #92]	; (800559c <HAL_UART_RxCpltCallback+0xe0>)
 8005540:	224e      	movs	r2, #78	; 0x4e
 8005542:	4917      	ldr	r1, [pc, #92]	; (80055a0 <HAL_UART_RxCpltCallback+0xe4>)
 8005544:	1d28      	adds	r0, r5, #4
 8005546:	f01e ff8f 	bl	8024468 <memcpy>
				statuspkt.epochsecs = calcepoch32(); // should not be needed if our 1 sec timer was accurate, also dbg desyncs this
 800554a:	f7ff fd6f 	bl	800502c <calcepoch32>
 800554e:	f8c5 008c 	str.w	r0, [r5, #140]	; 0x8c
				if (statuspkt.NavPvt.flags & 1) { // locked
 8005552:	7e6b      	ldrb	r3, [r5, #25]
 8005554:	f013 0301 	ands.w	r3, r3, #1
 8005558:	d002      	beq.n	8005560 <HAL_UART_RxCpltCallback+0xa4>
					gpslocked = 1;
 800555a:	4b12      	ldr	r3, [pc, #72]	; (80055a4 <HAL_UART_RxCpltCallback+0xe8>)
 800555c:	701c      	strb	r4, [r3, #0]
}
 800555e:	bd38      	pop	{r3, r4, r5, pc}
					gpslocked = 0;
 8005560:	4a10      	ldr	r2, [pc, #64]	; (80055a4 <HAL_UART_RxCpltCallback+0xe8>)
 8005562:	7013      	strb	r3, [r2, #0]
}
 8005564:	bd38      	pop	{r3, r4, r5, pc}
 8005566:	bf00      	nop
 8005568:	20002d6c 	.word	0x20002d6c
 800556c:	40005000 	.word	0x40005000
 8005570:	40011400 	.word	0x40011400
 8005574:	40004400 	.word	0x40004400
 8005578:	0802bcd4 	.word	0x0802bcd4
 800557c:	20002f3c 	.word	0x20002f3c
 8005580:	20002df4 	.word	0x20002df4
 8005584:	20002e00 	.word	0x20002e00
 8005588:	20002d70 	.word	0x20002d70
 800558c:	0802bcb8 	.word	0x0802bcb8
 8005590:	20002d9e 	.word	0x20002d9e
 8005594:	0802bc8c 	.word	0x0802bc8c
 8005598:	20002f14 	.word	0x20002f14
 800559c:	20002f44 	.word	0x20002f44
 80055a0:	20002d76 	.word	0x20002d76
 80055a4:	200030f0 	.word	0x200030f0

080055a8 <HAL_UART_ErrorCallback>:
	__HAL_UART_CLEAR_FEFLAG(huart);
	__HAL_UART_CLEAR_NEFLAG(huart);
	__HAL_UART_CLEAR_OREFLAG(huart);
	__HAL_UART_CLEAR_PEFLAG(huart);

	if (huart->Instance == GPSUARTRX) { 		// GPS  UART
 80055a8:	4926      	ldr	r1, [pc, #152]	; (8005644 <HAL_UART_ErrorCallback+0x9c>)
	__HAL_UART_CLEAR_FEFLAG(huart);
 80055aa:	2202      	movs	r2, #2
HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80055ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (huart->Instance == GPSUARTRX) { 		// GPS  UART
 80055ae:	6809      	ldr	r1, [r1, #0]
	__HAL_UART_CLEAR_NEFLAG(huart);
 80055b0:	2704      	movs	r7, #4
	__HAL_UART_CLEAR_FEFLAG(huart);
 80055b2:	6803      	ldr	r3, [r0, #0]
	__HAL_UART_CLEAR_OREFLAG(huart);
 80055b4:	2608      	movs	r6, #8
	__HAL_UART_CLEAR_PEFLAG(huart);
 80055b6:	2501      	movs	r5, #1
HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80055b8:	4604      	mov	r4, r0
	if (huart->Instance == GPSUARTRX) { 		// GPS  UART
 80055ba:	428b      	cmp	r3, r1
	__HAL_UART_CLEAR_FEFLAG(huart);
 80055bc:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_NEFLAG(huart);
 80055be:	621f      	str	r7, [r3, #32]
	__HAL_UART_CLEAR_OREFLAG(huart);
 80055c0:	621e      	str	r6, [r3, #32]
	__HAL_UART_CLEAR_PEFLAG(huart);
 80055c2:	621d      	str	r5, [r3, #32]
	if (huart->Instance == GPSUARTRX) { 		// GPS  UART
 80055c4:	d02b      	beq.n	800561e <HAL_UART_ErrorCallback+0x76>
		}

		return;
	}

	if (huart->Instance == UART5) { 			//LCD UART
 80055c6:	4920      	ldr	r1, [pc, #128]	; (8005648 <HAL_UART_ErrorCallback+0xa0>)
 80055c8:	428b      	cmp	r3, r1
 80055ca:	d00f      	beq.n	80055ec <HAL_UART_ErrorCallback+0x44>
				UART5->ICR = USART_ICR_FECF;
		}
		return;
	}

	if (huart->Instance == USART6) { 			//ESP UART
 80055cc:	491f      	ldr	r1, [pc, #124]	; (800564c <HAL_UART_ErrorCallback+0xa4>)
 80055ce:	428b      	cmp	r3, r1
 80055d0:	d000      	beq.n	80055d4 <HAL_UART_ErrorCallback+0x2c>
#define  HAL_UART_ERROR_NE         ((uint32_t)0x00000002U)    /*!< Noise error         */
#define  HAL_UART_ERROR_FE         ((uint32_t)0x00000004U)    /*!< frame error         */
#define  HAL_UART_ERROR_ORE        ((uint32_t)0x00000008U)    /*!< Overrun error       */
#define  HAL_UART_ERROR_DMA        ((uint32_t)0x00000010U)    /*!< DMA transfer error  */
#endif
}
 80055d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		error = huart->ErrorCode;
 80055d4:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
		printf("HAL_UART_ErrorCallback: USART6 error=0x%x\n", error);
 80055d8:	481d      	ldr	r0, [pc, #116]	; (8005650 <HAL_UART_ErrorCallback+0xa8>)
 80055da:	f01f ff0b 	bl	80253f4 <iprintf>
		__HAL_UART_CLEAR_FEFLAG(huart);
 80055de:	6823      	ldr	r3, [r4, #0]
 80055e0:	2202      	movs	r2, #2
 80055e2:	621a      	str	r2, [r3, #32]
		__HAL_UART_CLEAR_NEFLAG(huart);
 80055e4:	621f      	str	r7, [r3, #32]
		__HAL_UART_CLEAR_OREFLAG(huart);
 80055e6:	621e      	str	r6, [r3, #32]
		__HAL_UART_CLEAR_PEFLAG(huart);
 80055e8:	621d      	str	r5, [r3, #32]
}
 80055ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (!(lcd_initflag)) {
 80055ec:	4a19      	ldr	r2, [pc, #100]	; (8005654 <HAL_UART_ErrorCallback+0xac>)
 80055ee:	6812      	ldr	r2, [r2, #0]
 80055f0:	2a00      	cmp	r2, #0
 80055f2:	d1ee      	bne.n	80055d2 <HAL_UART_ErrorCallback+0x2a>
			lcduart_error = huart->ErrorCode;
 80055f4:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
 80055f8:	4a17      	ldr	r2, [pc, #92]	; (8005658 <HAL_UART_ErrorCallback+0xb0>)
 80055fa:	6011      	str	r1, [r2, #0]
			if (UART5->ISR & USART_ISR_ORE) // Overrun Error
 80055fc:	69da      	ldr	r2, [r3, #28]
 80055fe:	0710      	lsls	r0, r2, #28
 8005600:	d500      	bpl.n	8005604 <HAL_UART_ErrorCallback+0x5c>
				UART5->ICR = USART_ICR_ORECF;
 8005602:	621e      	str	r6, [r3, #32]
			if (UART5->ISR & USART_ISR_NE) // Noise Error
 8005604:	4b10      	ldr	r3, [pc, #64]	; (8005648 <HAL_UART_ErrorCallback+0xa0>)
 8005606:	69da      	ldr	r2, [r3, #28]
 8005608:	0751      	lsls	r1, r2, #29
 800560a:	d501      	bpl.n	8005610 <HAL_UART_ErrorCallback+0x68>
				UART5->ICR = USART_ICR_NCF;
 800560c:	2204      	movs	r2, #4
 800560e:	621a      	str	r2, [r3, #32]
			if (UART5->ISR & USART_ISR_FE) // Framing Error
 8005610:	4b0d      	ldr	r3, [pc, #52]	; (8005648 <HAL_UART_ErrorCallback+0xa0>)
 8005612:	69da      	ldr	r2, [r3, #28]
 8005614:	0792      	lsls	r2, r2, #30
 8005616:	d5dc      	bpl.n	80055d2 <HAL_UART_ErrorCallback+0x2a>
				UART5->ICR = USART_ICR_FECF;
 8005618:	2202      	movs	r2, #2
 800561a:	621a      	str	r2, [r3, #32]
}
 800561c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("GPS UART_Err Callback %0lx, ", huart->ErrorCode);
 800561e:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
 8005622:	480e      	ldr	r0, [pc, #56]	; (800565c <HAL_UART_ErrorCallback+0xb4>)
 8005624:	f01f fee6 	bl	80253f4 <iprintf>
		stat = HAL_UART_Receive_DMA(&gpsuartrx, rxdatabuf, 1);
 8005628:	462a      	mov	r2, r5
 800562a:	490d      	ldr	r1, [pc, #52]	; (8005660 <HAL_UART_ErrorCallback+0xb8>)
 800562c:	480d      	ldr	r0, [pc, #52]	; (8005664 <HAL_UART_ErrorCallback+0xbc>)
 800562e:	f00d feeb 	bl	8013408 <HAL_UART_Receive_DMA>
		if ((stat != HAL_OK) && (stat != HAL_BUSY)) {
 8005632:	f010 0ffd 	tst.w	r0, #253	; 0xfd
 8005636:	d0cc      	beq.n	80055d2 <HAL_UART_ErrorCallback+0x2a>
			printf("Err HAL_UART_Receive_DMA usart6/8 stat=%d\n", stat);
 8005638:	4601      	mov	r1, r0
 800563a:	480b      	ldr	r0, [pc, #44]	; (8005668 <HAL_UART_ErrorCallback+0xc0>)
}
 800563c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			printf("Err HAL_UART_Receive_DMA usart6/8 stat=%d\n", stat);
 8005640:	f01f bed8 	b.w	80253f4 <iprintf>
 8005644:	20002d6c 	.word	0x20002d6c
 8005648:	40005000 	.word	0x40005000
 800564c:	40011400 	.word	0x40011400
 8005650:	0802bd38 	.word	0x0802bd38
 8005654:	20001a08 	.word	0x20001a08
 8005658:	20001a98 	.word	0x20001a98
 800565c:	0802bcec 	.word	0x0802bcec
 8005660:	20002f3c 	.word	0x20002f3c
 8005664:	20002e08 	.word	0x20002e08
 8005668:	0802bd0c 	.word	0x0802bd0c
 800566c:	ffffffff 	.word	0xffffffff

08005670 <getpressure115.part.0>:
		printf("I2C HAL returned error 1\n\r");
	}
}

// MPL115 low precision pressure sensor, uses floating point, crashes!!
HAL_StatusTypeDef getpressure115(void) {
 8005670:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005674:	ed2d 8b02 	vpush	{d8}
 8005678:	b08f      	sub	sp, #60	; 0x3c
	if (result != HAL_OK) {
		printf("I2C MPL115 HAL returned error 7\n\r");
		return (result);
	}

	osDelay(4);		// conversion time max 3mS
 800567a:	2004      	movs	r0, #4

	for (i = 0; i < 4; i++) {
 800567c:	2500      	movs	r5, #0
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);	// rd pressure and temp regs
 800567e:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 8005682:	ae0c      	add	r6, sp, #48	; 0x30
 8005684:	4f6e      	ldr	r7, [pc, #440]	; (8005840 <getpressure115.part.0+0x1d0>)
		if (result != HAL_OK) {
			printf("I2C MPL115 HAL returned error %d\n\r", result);
 8005686:	f8df 91e0 	ldr.w	r9, [pc, #480]	; 8005868 <getpressure115.part.0+0x1f8>
	osDelay(4);		// conversion time max 3mS
 800568a:	f00f ff19 	bl	80154c0 <osDelay>
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);	// rd pressure and temp regs
 800568e:	2301      	movs	r3, #1
 8005690:	9600      	str	r6, [sp, #0]
 8005692:	b2aa      	uxth	r2, r5
 8005694:	21c1      	movs	r1, #193	; 0xc1
 8005696:	4638      	mov	r0, r7
	for (i = 0; i < 4; i++) {
 8005698:	3601      	adds	r6, #1
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);	// rd pressure and temp regs
 800569a:	e9cd 3801 	strd	r3, r8, [sp, #4]
 800569e:	f006 ffc3 	bl	800c628 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 80056a2:	4604      	mov	r4, r0
 80056a4:	2800      	cmp	r0, #0
 80056a6:	f040 80a6 	bne.w	80057f6 <getpressure115.part.0+0x186>
	for (i = 0; i < 4; i++) {
 80056aa:	3501      	adds	r5, #1
 80056ac:	2d04      	cmp	r5, #4
 80056ae:	d1ee      	bne.n	800568e <getpressure115.part.0+0x1e>
		printf(" %hx", dat);
	}
	printf("\n");
#endif

	pr = (data[0] * 256 + data[1]) >> 6;
 80056b0:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
	tr = (data[2] * 256 + data[3]) >> 6;
 80056b4:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
	pr = (data[0] * 256 + data[1]) >> 6;
 80056b8:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
	tr = (data[2] * 256 + data[3]) >> 6;
 80056bc:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
	pr = (data[0] * 256 + data[1]) >> 6;
 80056c0:	eb02 2200 	add.w	r2, r2, r0, lsl #8
	t = tr;
	p = pr;

// Pcomp = a0 + (b1 + c12 x Tadc) x Padc + b2 x Tadc

	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 80056c4:	485f      	ldr	r0, [pc, #380]	; (8005844 <getpressure115.part.0+0x1d4>)
	tr = (data[2] * 256 + data[3]) >> 6;
 80056c6:	eb03 2301 	add.w	r3, r3, r1, lsl #8
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 80056ca:	495f      	ldr	r1, [pc, #380]	; (8005848 <getpressure115.part.0+0x1d8>)
	pr = (data[0] * 256 + data[1]) >> 6;
 80056cc:	0992      	lsrs	r2, r2, #6
	t = tr;
 80056ce:	099c      	lsrs	r4, r3, #6
	p = pr;
 80056d0:	ee07 2a90 	vmov	s15, r2
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 80056d4:	4a5d      	ldr	r2, [pc, #372]	; (800584c <getpressure115.part.0+0x1dc>)
	t = tr;
 80056d6:	ee02 4a10 	vmov	s4, r4
	tr = (data[2] * 256 + data[3]) >> 6;
 80056da:	119d      	asrs	r5, r3, #6
	p = pr;
 80056dc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
			}
#endif
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
//	printf("statuspkt.temppress temp=%f, press=%f\n\r", (float) ((statuspkt.temppress >> 20)) / 16.0,
//			(float) ((statuspkt.temppress & 0x000FFFFF) / 4000.0));
	return (HAL_OK);
 80056e0:	2400      	movs	r4, #0
	t = tr;
 80056e2:	eeb8 2b42 	vcvt.f64.u32	d2, s4
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 80056e6:	ed90 1b00 	vldr	d1, [r0]
	t = tr;
 80056ea:	ed8d 2b08 	vstr	d2, [sp, #32]
	p = pr;
 80056ee:	ed8d 7b06 	vstr	d7, [sp, #24]
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 80056f2:	ed9d 7b08 	vldr	d7, [sp, #32]
 80056f6:	ed91 4b00 	vldr	d4, [r1]
 80056fa:	4955      	ldr	r1, [pc, #340]	; (8005850 <getpressure115.part.0+0x1e0>)
	ffrac = modf(p, &n);
 80056fc:	a80a      	add	r0, sp, #40	; 0x28
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 80056fe:	eea1 4b07 	vfma.f64	d4, d1, d7
 8005702:	ed91 6b00 	vldr	d6, [r1]
 8005706:	ed9d 8b06 	vldr	d8, [sp, #24]
 800570a:	ed92 0b00 	vldr	d0, [r2]
 800570e:	eeb0 7b46 	vmov.f64	d7, d6
 8005712:	ed9d 2b08 	vldr	d2, [sp, #32]
 8005716:	eea4 7b08 	vfma.f64	d7, d4, d8
	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
 800571a:	ed9f 3b3d 	vldr	d3, [pc, #244]	; 8005810 <getpressure115.part.0+0x1a0>
 800571e:	ed9f 5b3e 	vldr	d5, [pc, #248]	; 8005818 <getpressure115.part.0+0x1a8>
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8005722:	eea0 7b02 	vfma.f64	d7, d0, d2
 8005726:	ed8d 7b06 	vstr	d7, [sp, #24]
	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
 800572a:	ed9d 6b06 	vldr	d6, [sp, #24]
 800572e:	eea6 5b03 	vfma.f64	d5, d6, d3
 8005732:	ed8d 5b06 	vstr	d5, [sp, #24]
	ffrac = modf(p, &n);
 8005736:	ed9d 0b06 	vldr	d0, [sp, #24]
 800573a:	f01f ffa7 	bl	802568c <modf>
	t = tr * -0.1706 + 112.27; //C
 800573e:	ee07 5a90 	vmov	s15, r5
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8005742:	4944      	ldr	r1, [pc, #272]	; (8005854 <getpressure115.part.0+0x1e4>)
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8005744:	eeb3 1b00 	vmov.f64	d1, #48	; 0x41800000  16.0
	t = tr * -0.1706 + 112.27; //C
 8005748:	eeb8 7be7 	vcvt.f64.s32	d7, s15
	pressure = (uint32_t) n;
 800574c:	4b42      	ldr	r3, [pc, #264]	; (8005858 <getpressure115.part.0+0x1e8>)
	tempfrac = tempfrac * 100;	// now 10,000
 800574e:	2264      	movs	r2, #100	; 0x64
 8005750:	4842      	ldr	r0, [pc, #264]	; (800585c <getpressure115.part.0+0x1ec>)
	t = tr * -0.1706 + 112.27; //C
 8005752:	ed9f 2b33 	vldr	d2, [pc, #204]	; 8005820 <getpressure115.part.0+0x1b0>
 8005756:	ed9f 6b34 	vldr	d6, [pc, #208]	; 8005828 <getpressure115.part.0+0x1b8>
	ffrac = modf(p, &n);
 800575a:	ed8d 0b04 	vstr	d0, [sp, #16]
	pressure = (uint32_t) n;
 800575e:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8005762:	ed9f 3b33 	vldr	d3, [pc, #204]	; 8005830 <getpressure115.part.0+0x1c0>
 8005766:	ed9d 4b04 	vldr	d4, [sp, #16]
	t = tr * -0.1706 + 112.27; //C
 800576a:	eea7 6b02 	vfma.f64	d6, d7, d2
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 800576e:	ee24 4b03 	vmul.f64	d4, d4, d3
	pressure = (uint32_t) n;
 8005772:	eebc 5bc5 	vcvt.u32.f64	s10, d5
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8005776:	ed9f 2b30 	vldr	d2, [pc, #192]	; 8005838 <getpressure115.part.0+0x1c8>
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 800577a:	eebc 4bc4 	vcvt.u32.f64	s8, d4
	pressure = (uint32_t) n;
 800577e:	ed83 5a00 	vstr	s10, [r3]
	temperature = t;
 8005782:	4b37      	ldr	r3, [pc, #220]	; (8005860 <getpressure115.part.0+0x1f0>)
	t = tr * -0.1706 + 112.27; //C
 8005784:	ed8d 6b08 	vstr	d6, [sp, #32]
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 8005788:	ed81 4a00 	vstr	s8, [r1]
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 800578c:	4935      	ldr	r1, [pc, #212]	; (8005864 <getpressure115.part.0+0x1f4>)
	temperature = t;
 800578e:	ed9d 4b08 	vldr	d4, [sp, #32]
	tempfrac = (t - temperature) * 100;
 8005792:	ed9d 6b08 	vldr	d6, [sp, #32]
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8005796:	ed9d 5b08 	vldr	d5, [sp, #32]
	temperature = t;
 800579a:	eebc 4bc4 	vcvt.u32.f64	s8, d4
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 800579e:	ed9d 7b06 	vldr	d7, [sp, #24]
 80057a2:	ee25 5b01 	vmul.f64	d5, d5, d1
	temperature = t;
 80057a6:	ed83 4a00 	vstr	s8, [r3]
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80057aa:	ee27 7b02 	vmul.f64	d7, d7, d2
	tempfrac = (t - temperature) * 100;
 80057ae:	eeb8 2b44 	vcvt.f64.u32	d2, s8
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80057b2:	feb8 5b45 	vrinta.f64	d5, d5
	tempfrac = (t - temperature) * 100;
 80057b6:	ee36 6b42 	vsub.f64	d6, d6, d2
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80057ba:	feb8 7b47 	vrinta.f64	d7, d7
 80057be:	eebc 7bc7 	vcvt.u32.f64	s14, d7
	tempfrac = (t - temperature) * 100;
 80057c2:	ee26 6b03 	vmul.f64	d6, d6, d3
 80057c6:	eebc 6bc6 	vcvt.u32.f64	s12, d6
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80057ca:	eefc 6bc5 	vcvt.u32.f64	s13, d5
	tempfrac = tempfrac * 100;	// now 10,000
 80057ce:	ee16 3a10 	vmov	r3, s12
 80057d2:	fb02 f303 	mul.w	r3, r2, r3
 80057d6:	461a      	mov	r2, r3
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80057d8:	ee16 3a90 	vmov	r3, s13
	tempfrac = tempfrac * 100;	// now 10,000
 80057dc:	6002      	str	r2, [r0, #0]
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80057de:	ee17 2a10 	vmov	r2, s14
}
 80057e2:	4620      	mov	r0, r4
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80057e4:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
 80057e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80057ec:	b00f      	add	sp, #60	; 0x3c
 80057ee:	ecbd 8b02 	vpop	{d8}
 80057f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			printf("I2C MPL115 HAL returned error %d\n\r", result);
 80057f6:	4648      	mov	r0, r9
 80057f8:	4621      	mov	r1, r4
 80057fa:	f01f fdfb 	bl	80253f4 <iprintf>
			if (i == 3)
 80057fe:	2d03      	cmp	r5, #3
 8005800:	f47f af53 	bne.w	80056aa <getpressure115.part.0+0x3a>
}
 8005804:	4620      	mov	r0, r4
 8005806:	b00f      	add	sp, #60	; 0x3c
 8005808:	ecbd 8b02 	vpop	{d8}
 800580c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005810:	04411044 	.word	0x04411044
 8005814:	3fb04411 	.word	0x3fb04411
 8005818:	00000000 	.word	0x00000000
 800581c:	40490000 	.word	0x40490000
 8005820:	86594af5 	.word	0x86594af5
 8005824:	bfc5d638 	.word	0xbfc5d638
 8005828:	ae147ae1 	.word	0xae147ae1
 800582c:	405c1147 	.word	0x405c1147
 8005830:	00000000 	.word	0x00000000
 8005834:	40590000 	.word	0x40590000
 8005838:	00000000 	.word	0x00000000
 800583c:	40af4000 	.word	0x40af4000
 8005840:	200024f8 	.word	0x200024f8
 8005844:	20003000 	.word	0x20003000
 8005848:	20002fe8 	.word	0x20002fe8
 800584c:	20002ff0 	.word	0x20002ff0
 8005850:	20002fe0 	.word	0x20002fe0
 8005854:	2000307c 	.word	0x2000307c
 8005858:	20003080 	.word	0x20003080
 800585c:	2000308c 	.word	0x2000308c
 8005860:	20003088 	.word	0x20003088
 8005864:	20002f44 	.word	0x20002f44
 8005868:	0802bd6c 	.word	0x0802bd6c

0800586c <cycleleds>:
void cycleleds(void) {
 800586c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800586e:	b085      	sub	sp, #20
	const uint16_t pattern[] = {
 8005870:	4a1b      	ldr	r2, [pc, #108]	; (80058e0 <cycleleds+0x74>)
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8005872:	4f1c      	ldr	r7, [pc, #112]	; (80058e4 <cycleleds+0x78>)
 8005874:	ac01      	add	r4, sp, #4
 8005876:	f10d 050e 	add.w	r5, sp, #14
	const uint16_t pattern[] = {
 800587a:	ca07      	ldmia	r2, {r0, r1, r2}
 800587c:	4623      	mov	r3, r4
 800587e:	4626      	mov	r6, r4
 8005880:	c303      	stmia	r3!, {r0, r1}
 8005882:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8005884:	f836 1b02 	ldrh.w	r1, [r6], #2
 8005888:	4638      	mov	r0, r7
 800588a:	2200      	movs	r2, #0
 800588c:	f006 fa32 	bl	800bcf4 <HAL_GPIO_WritePin>
		osDelay(140);
 8005890:	208c      	movs	r0, #140	; 0x8c
 8005892:	f00f fe15 	bl	80154c0 <osDelay>
	for (i = 0; i < 5; i++) {
 8005896:	42ae      	cmp	r6, r5
 8005898:	d1f4      	bne.n	8005884 <cycleleds+0x18>
	osDelay(600);
 800589a:	f44f 7016 	mov.w	r0, #600	; 0x258
 800589e:	4626      	mov	r6, r4
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_SET);
 80058a0:	4f10      	ldr	r7, [pc, #64]	; (80058e4 <cycleleds+0x78>)
	osDelay(600);
 80058a2:	f00f fe0d 	bl	80154c0 <osDelay>
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_SET);
 80058a6:	f836 1b02 	ldrh.w	r1, [r6], #2
 80058aa:	4638      	mov	r0, r7
 80058ac:	2201      	movs	r2, #1
 80058ae:	f006 fa21 	bl	800bcf4 <HAL_GPIO_WritePin>
		osDelay(140);
 80058b2:	208c      	movs	r0, #140	; 0x8c
 80058b4:	f00f fe04 	bl	80154c0 <osDelay>
	for (i = 0; i < 5; i++) {
 80058b8:	42ae      	cmp	r6, r5
 80058ba:	d1f4      	bne.n	80058a6 <cycleleds+0x3a>
	osDelay(500);
 80058bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 80058c0:	4e08      	ldr	r6, [pc, #32]	; (80058e4 <cycleleds+0x78>)
	osDelay(500);
 80058c2:	f00f fdfd 	bl	80154c0 <osDelay>
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 80058c6:	f834 1b02 	ldrh.w	r1, [r4], #2
 80058ca:	4630      	mov	r0, r6
 80058cc:	2200      	movs	r2, #0
 80058ce:	f006 fa11 	bl	800bcf4 <HAL_GPIO_WritePin>
		osDelay(140);
 80058d2:	208c      	movs	r0, #140	; 0x8c
 80058d4:	f00f fdf4 	bl	80154c0 <osDelay>
	for (i = 0; i < 5; i++) {
 80058d8:	42ac      	cmp	r4, r5
 80058da:	d1f4      	bne.n	80058c6 <cycleleds+0x5a>
}
 80058dc:	b005      	add	sp, #20
 80058de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058e0:	080295cc 	.word	0x080295cc
 80058e4:	40020c00 	.word	0x40020c00

080058e8 <setpgagain>:
	sigsuppress = 10;		// prevent trigger for a while
 80058e8:	4b30      	ldr	r3, [pc, #192]	; (80059ac <setpgagain+0xc4>)
 80058ea:	220a      	movs	r2, #10
void setpgagain(int gain) {		// this takes gain 0..9
 80058ec:	b510      	push	{r4, lr}
 80058ee:	4604      	mov	r4, r0
 80058f0:	b082      	sub	sp, #8
	osDelay(5);
 80058f2:	2005      	movs	r0, #5
	sigsuppress = 10;		// prevent trigger for a while
 80058f4:	601a      	str	r2, [r3, #0]
	osDelay(5);
 80058f6:	f00f fde3 	bl	80154c0 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 80058fa:	2201      	movs	r2, #1
 80058fc:	2104      	movs	r1, #4
 80058fe:	482c      	ldr	r0, [pc, #176]	; (80059b0 <setpgagain+0xc8>)
 8005900:	f006 f9f8 	bl	800bcf4 <HAL_GPIO_WritePin>
	osDelay(5);
 8005904:	2005      	movs	r0, #5
 8005906:	f00f fddb 	bl	80154c0 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 800590a:	2200      	movs	r2, #0
 800590c:	2104      	movs	r1, #4
 800590e:	4828      	ldr	r0, [pc, #160]	; (80059b0 <setpgagain+0xc8>)
 8005910:	f006 f9f0 	bl	800bcf4 <HAL_GPIO_WritePin>
	osDelay(5);
 8005914:	2005      	movs	r0, #5
 8005916:	f00f fdd3 	bl	80154c0 <osDelay>
	pgacmd[0] = 0x4000 | (pgaset[gain]);		// write to gain register
 800591a:	4926      	ldr	r1, [pc, #152]	; (80059b4 <setpgagain+0xcc>)
	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// select gain
 800591c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005920:	2201      	movs	r2, #1
	pgacmd[0] = 0x4000 | (pgaset[gain]);		// write to gain register
 8005922:	5d09      	ldrb	r1, [r1, r4]
	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// select gain
 8005924:	4824      	ldr	r0, [pc, #144]	; (80059b8 <setpgagain+0xd0>)
	pgacmd[0] = 0x4000 | (pgaset[gain]);		// write to gain register
 8005926:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800592a:	f8ad 1004 	strh.w	r1, [sp, #4]
	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// select gain
 800592e:	a901      	add	r1, sp, #4
 8005930:	f009 f9e6 	bl	800ed00 <HAL_SPI_Transmit>
 8005934:	bb70      	cbnz	r0, 8005994 <setpgagain+0xac>
	osDelay(5);
 8005936:	2005      	movs	r0, #5
 8005938:	f00f fdc2 	bl	80154c0 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 800593c:	2201      	movs	r2, #1
 800593e:	2104      	movs	r1, #4
 8005940:	481b      	ldr	r0, [pc, #108]	; (80059b0 <setpgagain+0xc8>)
 8005942:	f006 f9d7 	bl	800bcf4 <HAL_GPIO_WritePin>
	osDelay(5);
 8005946:	2005      	movs	r0, #5
 8005948:	f00f fdba 	bl	80154c0 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 800594c:	2200      	movs	r2, #0
 800594e:	2104      	movs	r1, #4
 8005950:	4817      	ldr	r0, [pc, #92]	; (80059b0 <setpgagain+0xc8>)
 8005952:	f006 f9cf 	bl	800bcf4 <HAL_GPIO_WritePin>
	osDelay(5);
 8005956:	2005      	movs	r0, #5
 8005958:	f00f fdb2 	bl	80154c0 <osDelay>
		pgacmd[0] = 0x4101;			// write to channel reg select ch1
 800595c:	2c08      	cmp	r4, #8
 800595e:	f244 1001 	movw	r0, #16641	; 0x4101
	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// write it out
 8005962:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
		pgacmd[0] = 0x4101;			// write to channel reg select ch1
 8005966:	bfb8      	it	lt
 8005968:	f44f 4082 	movlt.w	r0, #16640	; 0x4100
	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// write it out
 800596c:	2201      	movs	r2, #1
 800596e:	a901      	add	r1, sp, #4
 8005970:	f8ad 0004 	strh.w	r0, [sp, #4]
 8005974:	4810      	ldr	r0, [pc, #64]	; (80059b8 <setpgagain+0xd0>)
 8005976:	f009 f9c3 	bl	800ed00 <HAL_SPI_Transmit>
 800597a:	b990      	cbnz	r0, 80059a2 <setpgagain+0xba>
	osDelay(5);
 800597c:	2005      	movs	r0, #5
 800597e:	f00f fd9f 	bl	80154c0 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PG
 8005982:	2201      	movs	r2, #1
 8005984:	2104      	movs	r1, #4
 8005986:	480a      	ldr	r0, [pc, #40]	; (80059b0 <setpgagain+0xc8>)
 8005988:	f006 f9b4 	bl	800bcf4 <HAL_GPIO_WritePin>
	pgagain = gain;		// update global gain
 800598c:	4b0b      	ldr	r3, [pc, #44]	; (80059bc <setpgagain+0xd4>)
 800598e:	801c      	strh	r4, [r3, #0]
}
 8005990:	b002      	add	sp, #8
 8005992:	bd10      	pop	{r4, pc}
		printf("setpgagain: SPI Error1: %d pgacmd[0]=0x%0x\n", stat, pgacmd[0]);
 8005994:	4601      	mov	r1, r0
 8005996:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 800599a:	4809      	ldr	r0, [pc, #36]	; (80059c0 <setpgagain+0xd8>)
 800599c:	f01f fd2a 	bl	80253f4 <iprintf>
 80059a0:	e7c9      	b.n	8005936 <setpgagain+0x4e>
		printf("setpgagain: SPI Error2: %d\n", stat);
 80059a2:	4601      	mov	r1, r0
 80059a4:	4807      	ldr	r0, [pc, #28]	; (80059c4 <setpgagain+0xdc>)
 80059a6:	f01f fd25 	bl	80253f4 <iprintf>
 80059aa:	e7e7      	b.n	800597c <setpgagain+0x94>
 80059ac:	20000770 	.word	0x20000770
 80059b0:	40021800 	.word	0x40021800
 80059b4:	0802c1c8 	.word	0x0802c1c8
 80059b8:	200025fc 	.word	0x200025fc
 80059bc:	20003078 	.word	0x20003078
 80059c0:	0802bd90 	.word	0x0802bd90
 80059c4:	0802bdbc 	.word	0x0802bdbc

080059c8 <initpga>:
int initpga() {
 80059c8:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 80059ca:	2201      	movs	r2, #1
int initpga() {
 80059cc:	b082      	sub	sp, #8
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 80059ce:	2104      	movs	r1, #4
 80059d0:	4826      	ldr	r0, [pc, #152]	; (8005a6c <initpga+0xa4>)
 80059d2:	f006 f98f 	bl	800bcf4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// reset the PGA seq
 80059d6:	2200      	movs	r2, #0
 80059d8:	2104      	movs	r1, #4
 80059da:	4824      	ldr	r0, [pc, #144]	; (8005a6c <initpga+0xa4>)
 80059dc:	f006 f98a 	bl	800bcf4 <HAL_GPIO_WritePin>
	osDelay(50);
 80059e0:	2032      	movs	r0, #50	; 0x32
 80059e2:	f00f fd6d 	bl	80154c0 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 80059e6:	2201      	movs	r2, #1
 80059e8:	2104      	movs	r1, #4
 80059ea:	4820      	ldr	r0, [pc, #128]	; (8005a6c <initpga+0xa4>)
 80059ec:	f006 f982 	bl	800bcf4 <HAL_GPIO_WritePin>
	osDelay(5);
 80059f0:	2005      	movs	r0, #5
 80059f2:	f00f fd65 	bl	80154c0 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 80059f6:	2200      	movs	r2, #0
 80059f8:	2104      	movs	r1, #4
 80059fa:	481c      	ldr	r0, [pc, #112]	; (8005a6c <initpga+0xa4>)
 80059fc:	f006 f97a 	bl	800bcf4 <HAL_GPIO_WritePin>
	if ((stat = HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0 }, 1, 1000)) != HAL_OK) {	// nop cmd
 8005a00:	2000      	movs	r0, #0
 8005a02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005a06:	2201      	movs	r2, #1
 8005a08:	f8ad 0004 	strh.w	r0, [sp, #4]
 8005a0c:	a901      	add	r1, sp, #4
 8005a0e:	4818      	ldr	r0, [pc, #96]	; (8005a70 <initpga+0xa8>)
 8005a10:	f009 f976 	bl	800ed00 <HAL_SPI_Transmit>
 8005a14:	4604      	mov	r4, r0
 8005a16:	bb08      	cbnz	r0, 8005a5c <initpga+0x94>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PG
 8005a18:	2104      	movs	r1, #4
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	4813      	ldr	r0, [pc, #76]	; (8005a6c <initpga+0xa4>)
 8005a1e:	f006 f969 	bl	800bcf4 <HAL_GPIO_WritePin>
	osDelay(5);
 8005a22:	2005      	movs	r0, #5
 8005a24:	f00f fd4c 	bl	80154c0 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 8005a28:	4622      	mov	r2, r4
 8005a2a:	2104      	movs	r1, #4
 8005a2c:	480f      	ldr	r0, [pc, #60]	; (8005a6c <initpga+0xa4>)
 8005a2e:	f006 f961 	bl	800bcf4 <HAL_GPIO_WritePin>
	if ((stat = HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0x4100 }, 1, 1000)) != HAL_OK) {	// set the channel to ch0
 8005a32:	f44f 4482 	mov.w	r4, #16640	; 0x4100
	osDelay(5);
 8005a36:	2005      	movs	r0, #5
 8005a38:	f00f fd42 	bl	80154c0 <osDelay>
	if ((stat = HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0x4100 }, 1, 1000)) != HAL_OK) {	// set the channel to ch0
 8005a3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005a40:	2201      	movs	r2, #1
 8005a42:	a901      	add	r1, sp, #4
 8005a44:	480a      	ldr	r0, [pc, #40]	; (8005a70 <initpga+0xa8>)
 8005a46:	f8ad 4004 	strh.w	r4, [sp, #4]
 8005a4a:	f009 f959 	bl	800ed00 <HAL_SPI_Transmit>
 8005a4e:	4604      	mov	r4, r0
 8005a50:	b920      	cbnz	r0, 8005a5c <initpga+0x94>
	setpgagain(0);			// 0 == gain of 1x
 8005a52:	f7ff ff49 	bl	80058e8 <setpgagain>
	return (0);
 8005a56:	4620      	mov	r0, r4
}
 8005a58:	b002      	add	sp, #8
 8005a5a:	bd10      	pop	{r4, pc}
		printf("initpga: SPI error 2: %d\n\r", stat);
 8005a5c:	4621      	mov	r1, r4
 8005a5e:	4805      	ldr	r0, [pc, #20]	; (8005a74 <initpga+0xac>)
 8005a60:	f01f fcc8 	bl	80253f4 <iprintf>
		return (1);
 8005a64:	2001      	movs	r0, #1
}
 8005a66:	b002      	add	sp, #8
 8005a68:	bd10      	pop	{r4, pc}
 8005a6a:	bf00      	nop
 8005a6c:	40021800 	.word	0x40021800
 8005a70:	200025fc 	.word	0x200025fc
 8005a74:	0802bdd8 	.word	0x0802bdd8

08005a78 <bumppga>:
int bumppga(int i) {
 8005a78:	b530      	push	{r4, r5, lr}
	gain = pgagain;
 8005a7a:	4d1f      	ldr	r5, [pc, #124]	; (8005af8 <bumppga+0x80>)
int bumppga(int i) {
 8005a7c:	b083      	sub	sp, #12
 8005a7e:	4604      	mov	r4, r0
	gain = pgagain;
 8005a80:	f9b5 1000 	ldrsh.w	r1, [r5]
	if ((pgagain > 9) || (pgagain < 0)) {
 8005a84:	b28b      	uxth	r3, r1
	gain = pgagain;
 8005a86:	9101      	str	r1, [sp, #4]
	if ((pgagain > 9) || (pgagain < 0)) {
 8005a88:	2b09      	cmp	r3, #9
 8005a8a:	d827      	bhi.n	8005adc <bumppga+0x64>
	if (circuitboardpcb == SPLATBOARD1) {		/// this doesn't have the boost function
 8005a8c:	4b1b      	ldr	r3, [pc, #108]	; (8005afc <bumppga+0x84>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	2b0b      	cmp	r3, #11
 8005a92:	d00c      	beq.n	8005aae <bumppga+0x36>
		if (!(((gain <= 0) && (i < 0)) || ((gain >= 9) && (i > 0)))) {	// there is room to change
 8005a94:	2c00      	cmp	r4, #0
 8005a96:	9b01      	ldr	r3, [sp, #4]
 8005a98:	da01      	bge.n	8005a9e <bumppga+0x26>
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	dd04      	ble.n	8005aa8 <bumppga+0x30>
 8005a9e:	2c00      	cmp	r4, #0
 8005aa0:	9b01      	ldr	r3, [sp, #4]
 8005aa2:	dd12      	ble.n	8005aca <bumppga+0x52>
 8005aa4:	2b08      	cmp	r3, #8
 8005aa6:	dd10      	ble.n	8005aca <bumppga+0x52>
	return (0);
 8005aa8:	2000      	movs	r0, #0
}
 8005aaa:	b003      	add	sp, #12
 8005aac:	bd30      	pop	{r4, r5, pc}
		if (pgagain > 7) {
 8005aae:	2907      	cmp	r1, #7
 8005ab0:	dd01      	ble.n	8005ab6 <bumppga+0x3e>
			pgagain = 7;			// reached max gain
 8005ab2:	2307      	movs	r3, #7
 8005ab4:	802b      	strh	r3, [r5, #0]
		if (!(((gain <= 0) && (i < 0)) || ((gain >= 7) && (i > 0)))) {	// there is room to change
 8005ab6:	2c00      	cmp	r4, #0
 8005ab8:	9b01      	ldr	r3, [sp, #4]
 8005aba:	da01      	bge.n	8005ac0 <bumppga+0x48>
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	ddf3      	ble.n	8005aa8 <bumppga+0x30>
 8005ac0:	9b01      	ldr	r3, [sp, #4]
 8005ac2:	2b06      	cmp	r3, #6
 8005ac4:	dd01      	ble.n	8005aca <bumppga+0x52>
 8005ac6:	2c00      	cmp	r4, #0
 8005ac8:	dcee      	bgt.n	8005aa8 <bumppga+0x30>
			gain = gain + i;
 8005aca:	9b01      	ldr	r3, [sp, #4]
 8005acc:	4423      	add	r3, r4
 8005ace:	9301      	str	r3, [sp, #4]
			setpgagain(gain);
 8005ad0:	9801      	ldr	r0, [sp, #4]
 8005ad2:	f7ff ff09 	bl	80058e8 <setpgagain>
			return (i);
 8005ad6:	4620      	mov	r0, r4
}
 8005ad8:	b003      	add	sp, #12
 8005ada:	bd30      	pop	{r4, r5, pc}
		printf("bumppga: invalid gain %d\n", pgagain);
 8005adc:	4808      	ldr	r0, [pc, #32]	; (8005b00 <bumppga+0x88>)
 8005ade:	f01f fc89 	bl	80253f4 <iprintf>
	if (circuitboardpcb == SPLATBOARD1) {		/// this doesn't have the boost function
 8005ae2:	4b06      	ldr	r3, [pc, #24]	; (8005afc <bumppga+0x84>)
		pgagain = 0;
 8005ae4:	2200      	movs	r2, #0
	if (circuitboardpcb == SPLATBOARD1) {		/// this doesn't have the boost function
 8005ae6:	681b      	ldr	r3, [r3, #0]
		pgagain = 0;
 8005ae8:	802a      	strh	r2, [r5, #0]
	if (circuitboardpcb == SPLATBOARD1) {		/// this doesn't have the boost function
 8005aea:	2b0b      	cmp	r3, #11
 8005aec:	d0e3      	beq.n	8005ab6 <bumppga+0x3e>
		if (!(((gain <= 0) && (i < 0)) || ((gain >= 9) && (i > 0)))) {	// there is room to change
 8005aee:	2c00      	cmp	r4, #0
 8005af0:	9b01      	ldr	r3, [sp, #4]
 8005af2:	dbd2      	blt.n	8005a9a <bumppga+0x22>
 8005af4:	e7d3      	b.n	8005a9e <bumppga+0x26>
 8005af6:	bf00      	nop
 8005af8:	20003078 	.word	0x20003078
 8005afc:	20002094 	.word	0x20002094
 8005b00:	0802bdf4 	.word	0x0802bdf4

08005b04 <getpressure115>:
HAL_StatusTypeDef getpressure115(void) {
 8005b04:	b510      	push	{r4, lr}
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8005b06:	2012      	movs	r0, #18
HAL_StatusTypeDef getpressure115(void) {
 8005b08:	b084      	sub	sp, #16
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8005b0a:	2100      	movs	r1, #0
 8005b0c:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8005b10:	f88d 000c 	strb.w	r0, [sp, #12]
 8005b14:	2302      	movs	r3, #2
 8005b16:	f88d 100d 	strb.w	r1, [sp, #13]
 8005b1a:	aa03      	add	r2, sp, #12
 8005b1c:	21c0      	movs	r1, #192	; 0xc0
 8005b1e:	4809      	ldr	r0, [pc, #36]	; (8005b44 <getpressure115+0x40>)
 8005b20:	9400      	str	r4, [sp, #0]
 8005b22:	f006 fbed 	bl	800c300 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8005b26:	b928      	cbnz	r0, 8005b34 <getpressure115+0x30>
 8005b28:	f7ff fda2 	bl	8005670 <getpressure115.part.0>
 8005b2c:	4604      	mov	r4, r0
}
 8005b2e:	4620      	mov	r0, r4
 8005b30:	b004      	add	sp, #16
 8005b32:	bd10      	pop	{r4, pc}
 8005b34:	4604      	mov	r4, r0
		printf("I2C MPL115 HAL returned error 7\n\r");
 8005b36:	4804      	ldr	r0, [pc, #16]	; (8005b48 <getpressure115+0x44>)
 8005b38:	f01f fc5c 	bl	80253f4 <iprintf>
}
 8005b3c:	4620      	mov	r0, r4
 8005b3e:	b004      	add	sp, #16
 8005b40:	bd10      	pop	{r4, pc}
 8005b42:	bf00      	nop
 8005b44:	200024f8 	.word	0x200024f8
 8005b48:	0802be2c 	.word	0x0802be2c

08005b4c <initpressure115>:

// the cheap pressure sensor
HAL_StatusTypeDef initpressure115(void) {
 8005b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b50:	b088      	sub	sp, #32
	const uint8_t testcoef[] = {0x3E, 0xCE, 0xb3, 0xF9, 0xC5, 0x17, 0x33, 0xC8};
#endif
	int i;

	for (i = 0; i < 8; i++)
		data[i] = 0x5A;
 8005b52:	f04f 335a 	mov.w	r3, #1515870810	; 0x5a5a5a5a
//	if (HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x04 }, 1, 1000) != HAL_OK) {	// CMD Read Coefficient data byte 1 High byte = 0x04
//		printf("I2C 115 HAL returned error 5\n\r");
//	}

	for (i = 0; i < 8; i++) {
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 8005b56:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8005b5a:	f04f 0801 	mov.w	r8, #1
		data[i] = 0x5A;
 8005b5e:	ac06      	add	r4, sp, #24
 8005b60:	f10d 0a20 	add.w	sl, sp, #32
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 8005b64:	4f36      	ldr	r7, [pc, #216]	; (8005c40 <initpressure115+0xf4>)
 8005b66:	f1c4 0904 	rsb	r9, r4, #4
		data[i] = 0x5A;
 8005b6a:	e9cd 3306 	strd	r3, r3, [sp, #24]
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 8005b6e:	eb09 0204 	add.w	r2, r9, r4
 8005b72:	2301      	movs	r3, #1
 8005b74:	9400      	str	r4, [sp, #0]
 8005b76:	21c0      	movs	r1, #192	; 0xc0
 8005b78:	b292      	uxth	r2, r2
 8005b7a:	4638      	mov	r0, r7
 8005b7c:	441c      	add	r4, r3
 8005b7e:	e9cd 8601 	strd	r8, r6, [sp, #4]
 8005b82:	f006 fd51 	bl	800c628 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 8005b86:	4605      	mov	r5, r0
 8005b88:	2800      	cmp	r0, #0
 8005b8a:	d141      	bne.n	8005c10 <initpressure115+0xc4>
	for (i = 0; i < 8; i++) {
 8005b8c:	45a2      	cmp	sl, r4
 8005b8e:	d1ee      	bne.n	8005b6e <initpressure115+0x22>
	for (i = 0; i < 8; i++) {
		printf(" %x", data[i]);
	}
#endif

	if (data[0] == 0x5a) {
 8005b90:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8005b94:	2b5a      	cmp	r3, #90	; 0x5a
 8005b96:	d04a      	beq.n	8005c2e <initpressure115+0xe2>
		printf("Splat1-2 MPL115A2 I2C not present?\n\r");
		return (HAL_ERROR);		// expected a changed reading - is device present?
	}

	a0co = (data[0] << 8) | data[1];
	b1co = (data[2] << 8) | data[3];
 8005b98:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8005b9c:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8005ba0:	badb      	revsh	r3, r3
 8005ba2:	f8bd 101a 	ldrh.w	r1, [sp, #26]

//a0co = 0x3ECE ; b1co = 0xB3F9; b2co = 0xC517; c12co = 0x33C8;  // force fixed coeficients

//	printf("\na0co=%hx, b1co=%hx, b2co=%hx, c12co=%hx\n", a0co, b1co, b2co, c12co);

	a0 = (double) a0co / 8;
 8005ba6:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 8005baa:	bad2      	revsh	r2, r2
	b1 = (double) b1co / 8192;
	b2 = (double) b2co / 16384;
	c12 = (double) c12co;
 8005bac:	109b      	asrs	r3, r3, #2
 8005bae:	bac9      	revsh	r1, r1
	a0 = (double) a0co / 8;
 8005bb0:	bac0      	revsh	r0, r0
	b2 = (double) b2co / 16384;
 8005bb2:	ee06 2a10 	vmov	s12, r2
 8005bb6:	eeba 6bc9 	vcvt.f64.s32	d6, d6, #14
	c12 /= (double) 4194304.0;
 8005bba:	ee07 3a10 	vmov	s14, r3
 8005bbe:	eeba 7bc5 	vcvt.f64.s32	d7, d7, #22
 8005bc2:	4a20      	ldr	r2, [pc, #128]	; (8005c44 <initpressure115+0xf8>)
	b1 = (double) b1co / 8192;
 8005bc4:	ee05 1a10 	vmov	s10, r1
 8005bc8:	eeba 5be9 	vcvt.f64.s32	d5, d5, #13
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8005bcc:	9600      	str	r6, [sp, #0]
	a0 = (double) a0co / 8;
 8005bce:	ee04 0a10 	vmov	s8, r0
 8005bd2:	eeba 4bee 	vcvt.f64.s32	d4, d4, #3
 8005bd6:	4b1c      	ldr	r3, [pc, #112]	; (8005c48 <initpressure115+0xfc>)
	b1 = (double) b1co / 8192;
 8005bd8:	481c      	ldr	r0, [pc, #112]	; (8005c4c <initpressure115+0x100>)
	b2 = (double) b2co / 16384;
 8005bda:	491d      	ldr	r1, [pc, #116]	; (8005c50 <initpressure115+0x104>)
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8005bdc:	f88d 5015 	strb.w	r5, [sp, #21]
	c12 /= (double) 4194304.0;
 8005be0:	ed82 7b00 	vstr	d7, [r2]
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8005be4:	2212      	movs	r2, #18
	a0 = (double) a0co / 8;
 8005be6:	ed83 4b00 	vstr	d4, [r3]
	b1 = (double) b1co / 8192;
 8005bea:	ed80 5b00 	vstr	d5, [r0]
	b2 = (double) b2co / 16384;
 8005bee:	ed81 6b00 	vstr	d6, [r1]
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8005bf2:	f88d 2014 	strb.w	r2, [sp, #20]
 8005bf6:	2302      	movs	r3, #2
 8005bf8:	aa05      	add	r2, sp, #20
 8005bfa:	21c0      	movs	r1, #192	; 0xc0
 8005bfc:	4810      	ldr	r0, [pc, #64]	; (8005c40 <initpressure115+0xf4>)
 8005bfe:	f006 fb7f 	bl	800c300 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8005c02:	b968      	cbnz	r0, 8005c20 <initpressure115+0xd4>
 8005c04:	f7ff fd34 	bl	8005670 <getpressure115.part.0>

//	printf("a0=%f, b1=%f, b2=%f, c12=%f\n", a0, b1, b2, c12);
	getpressure115();
	return (HAL_OK);
}
 8005c08:	4628      	mov	r0, r5
 8005c0a:	b008      	add	sp, #32
 8005c0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-2 MPL115A2 I2C HAL returned error %d\n\r", result);
 8005c10:	4601      	mov	r1, r0
 8005c12:	4810      	ldr	r0, [pc, #64]	; (8005c54 <initpressure115+0x108>)
 8005c14:	f01f fbee 	bl	80253f4 <iprintf>
}
 8005c18:	4628      	mov	r0, r5
 8005c1a:	b008      	add	sp, #32
 8005c1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		printf("I2C MPL115 HAL returned error 7\n\r");
 8005c20:	480d      	ldr	r0, [pc, #52]	; (8005c58 <initpressure115+0x10c>)
 8005c22:	f01f fbe7 	bl	80253f4 <iprintf>
}
 8005c26:	4628      	mov	r0, r5
 8005c28:	b008      	add	sp, #32
 8005c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return (HAL_ERROR);		// expected a changed reading - is device present?
 8005c2e:	2501      	movs	r5, #1
		printf("Splat1-2 MPL115A2 I2C not present?\n\r");
 8005c30:	480a      	ldr	r0, [pc, #40]	; (8005c5c <initpressure115+0x110>)
 8005c32:	f01f fbdf 	bl	80253f4 <iprintf>
}
 8005c36:	4628      	mov	r0, r5
 8005c38:	b008      	add	sp, #32
 8005c3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c3e:	bf00      	nop
 8005c40:	200024f8 	.word	0x200024f8
 8005c44:	20003000 	.word	0x20003000
 8005c48:	20002fe0 	.word	0x20002fe0
 8005c4c:	20002fe8 	.word	0x20002fe8
 8005c50:	20002ff0 	.word	0x20002ff0
 8005c54:	0802be50 	.word	0x0802be50
 8005c58:	0802be2c 	.word	0x0802be2c
 8005c5c:	0802be80 	.word	0x0802be80

08005c60 <getpressure3115>:
//////////////////////////////////////////////
//
// get the pressure and put in globals Sensor MPL3115A2
//
//////////////////////////////////////////////
HAL_StatusTypeDef getpressure3115(void) {
 8005c60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c64:	b08c      	sub	sp, #48	; 0x30
	HAL_StatusTypeDef result;
	volatile uint32_t p, t;
//	double ffp, ffn, ffrac;
	volatile uint32_t ifp, ifn, ifrac;

	data[0] = 0x55;
 8005c66:	2355      	movs	r3, #85	; 0x55
	for (trys = 0; trys < 4; trys++) {
 8005c68:	2500      	movs	r5, #0
		osDelay(10);
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8005c6a:	4f46      	ldr	r7, [pc, #280]	; (8005d84 <getpressure3115+0x124>)
 8005c6c:	ae08      	add	r6, sp, #32
		if (result != HAL_OK) {
			printf("Splat1-1 I2C HAL returned error %d\n\r", result);
 8005c6e:	f8df 8134 	ldr.w	r8, [pc, #308]	; 8005da4 <getpressure3115+0x144>
	data[0] = 0x55;
 8005c72:	f88d 3020 	strb.w	r3, [sp, #32]
		osDelay(10);
 8005c76:	200a      	movs	r0, #10
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8005c78:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
		osDelay(10);
 8005c7c:	f00f fc20 	bl	80154c0 <osDelay>
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8005c80:	2301      	movs	r3, #1
 8005c82:	2200      	movs	r2, #0
 8005c84:	21c0      	movs	r1, #192	; 0xc0
 8005c86:	4638      	mov	r0, r7
 8005c88:	9600      	str	r6, [sp, #0]
 8005c8a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005c8e:	f006 fccb 	bl	800c628 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 8005c92:	4604      	mov	r4, r0
 8005c94:	2800      	cmp	r0, #0
 8005c96:	d163      	bne.n	8005d60 <getpressure3115+0x100>
			if (trys == 3)
				return (result);
		} // no HAL error
		if (data[0] & 0x08)
 8005c98:	f89d 3020 	ldrb.w	r3, [sp, #32]
	for (trys = 0; trys < 4; trys++) {
 8005c9c:	3501      	adds	r5, #1
		if (data[0] & 0x08)
 8005c9e:	071b      	lsls	r3, r3, #28
 8005ca0:	d401      	bmi.n	8005ca6 <getpressure3115+0x46>
	for (trys = 0; trys < 4; trys++) {
 8005ca2:	2d04      	cmp	r5, #4
 8005ca4:	d1e7      	bne.n	8005c76 <getpressure3115+0x16>
 8005ca6:	2501      	movs	r5, #1
 8005ca8:	af0a      	add	r7, sp, #40	; 0x28
			break;		// data is ready
	} // for
//		printf("Press stat: 0x%0x\n", data[0]);

	for (i = 1; i < 6; i++) {
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8005caa:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
 8005cae:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 8005d84 <getpressure3115+0x124>
 8005cb2:	46a9      	mov	r9, r5
 8005cb4:	b2aa      	uxth	r2, r5
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	21c0      	movs	r1, #192	; 0xc0
 8005cba:	4640      	mov	r0, r8
 8005cbc:	9600      	str	r6, [sp, #0]
	for (i = 1; i < 6; i++) {
 8005cbe:	3501      	adds	r5, #1
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8005cc0:	e9cd 9a01 	strd	r9, sl, [sp, #4]
 8005cc4:	f006 fcb0 	bl	800c628 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 8005cc8:	4604      	mov	r4, r0
 8005cca:	2800      	cmp	r0, #0
 8005ccc:	d152      	bne.n	8005d74 <getpressure3115+0x114>
			printf("Splat1-2 I2C HAL returned error %d\n\r", result);
			return (result);
		}
		dataout[i - 1] = data[0];
 8005cce:	f89d 3020 	ldrb.w	r3, [sp, #32]
	for (i = 1; i < 6; i++) {
 8005cd2:	2d06      	cmp	r5, #6
		dataout[i - 1] = data[0];
 8005cd4:	f807 3b01 	strb.w	r3, [r7], #1
	for (i = 1; i < 6; i++) {
 8005cd8:	d1ec      	bne.n	8005cb4 <getpressure3115+0x54>
//				printf("[0x%02x] ", data[0]);
	}  // for

	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8005cda:	f89d 1029 	ldrb.w	r1, [sp, #41]	; 0x29
 8005cde:	f89d 0028 	ldrb.w	r0, [sp, #40]	; 0x28
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8005ce2:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8005ce6:	0209      	lsls	r1, r1, #8
 8005ce8:	f89d 202a 	ldrb.w	r2, [sp, #42]	; 0x2a
 8005cec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8005cf0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005cf4:	f89d 002b 	ldrb.w	r0, [sp, #43]	; 0x2b
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8005cf8:	430a      	orrs	r2, r1

	statuspkt.temppress = t << 20 | p;								// update status packet
 8005cfa:	4923      	ldr	r1, [pc, #140]	; (8005d88 <getpressure3115+0x128>)
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8005cfc:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8005d00:	0912      	lsrs	r2, r2, #4
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8005d02:	111b      	asrs	r3, r3, #4
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8005d04:	9204      	str	r2, [sp, #16]
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8005d06:	9305      	str	r3, [sp, #20]
	statuspkt.temppress = t << 20 | p;								// update status packet
 8005d08:	9805      	ldr	r0, [sp, #20]
 8005d0a:	9a04      	ldr	r2, [sp, #16]
#else

#endif

	// convert quarterpascals to kilopascals
	ifn = p / 4000;		// kilopascals
 8005d0c:	4b1f      	ldr	r3, [pc, #124]	; (8005d8c <getpressure3115+0x12c>)
	statuspkt.temppress = t << 20 | p;								// update status packet
 8005d0e:	ea42 5200 	orr.w	r2, r2, r0, lsl #20
 8005d12:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
	ifrac = (p % 4000);		// fractions of a kilopascal
 8005d16:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
	ifn = p / 4000;		// kilopascals
 8005d1a:	9a04      	ldr	r2, [sp, #16]
 8005d1c:	fba3 0202 	umull	r0, r2, r3, r2
 8005d20:	0a12      	lsrs	r2, r2, #8
 8005d22:	9206      	str	r2, [sp, #24]
	ifrac = (p % 4000);		// fractions of a kilopascal
 8005d24:	9a04      	ldr	r2, [sp, #16]
 8005d26:	fba3 0302 	umull	r0, r3, r3, r2

//	ifn = ifn >> 2;		// kilopascals
//	ifrac = ifrac >> 2;	// fractions of a kilo pascal

	pressure = ifn;
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 8005d2a:	4819      	ldr	r0, [pc, #100]	; (8005d90 <getpressure3115+0x130>)
	ifrac = (p % 4000);		// fractions of a kilopascal
 8005d2c:	0a1b      	lsrs	r3, r3, #8
 8005d2e:	fb01 2313 	mls	r3, r1, r3, r2
	pressure = ifn;
 8005d32:	4a18      	ldr	r2, [pc, #96]	; (8005d94 <getpressure3115+0x134>)

	temperature = t >> 4;
	tempfrac = (t & 0x0F) * 625 * 100;
 8005d34:	f24f 4124 	movw	r1, #62500	; 0xf424
	ifrac = (p % 4000);		// fractions of a kilopascal
 8005d38:	9307      	str	r3, [sp, #28]
	pressure = ifn;
 8005d3a:	9b06      	ldr	r3, [sp, #24]
 8005d3c:	6013      	str	r3, [r2, #0]
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 8005d3e:	9b07      	ldr	r3, [sp, #28]
	temperature = t >> 4;
 8005d40:	9a05      	ldr	r2, [sp, #20]
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 8005d42:	6003      	str	r3, [r0, #0]
	tempfrac = (t & 0x0F) * 625 * 100;
 8005d44:	9b05      	ldr	r3, [sp, #20]
	temperature = t >> 4;
 8005d46:	0912      	lsrs	r2, r2, #4
 8005d48:	4813      	ldr	r0, [pc, #76]	; (8005d98 <getpressure3115+0x138>)
	tempfrac = (t & 0x0F) * 625 * 100;
 8005d4a:	f003 030f 	and.w	r3, r3, #15
	temperature = t >> 4;
 8005d4e:	6002      	str	r2, [r0, #0]
			(float) ((statuspkt.temppress & 0x000FFFFF) / 4000.0));
	}
#endif

	return (result);
}
 8005d50:	4620      	mov	r0, r4
	tempfrac = (t & 0x0F) * 625 * 100;
 8005d52:	4a12      	ldr	r2, [pc, #72]	; (8005d9c <getpressure3115+0x13c>)
 8005d54:	fb01 f303 	mul.w	r3, r1, r3
 8005d58:	6013      	str	r3, [r2, #0]
}
 8005d5a:	b00c      	add	sp, #48	; 0x30
 8005d5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-1 I2C HAL returned error %d\n\r", result);
 8005d60:	4601      	mov	r1, r0
 8005d62:	4640      	mov	r0, r8
 8005d64:	f01f fb46 	bl	80253f4 <iprintf>
			if (trys == 3)
 8005d68:	2d03      	cmp	r5, #3
 8005d6a:	d195      	bne.n	8005c98 <getpressure3115+0x38>
}
 8005d6c:	4620      	mov	r0, r4
 8005d6e:	b00c      	add	sp, #48	; 0x30
 8005d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-2 I2C HAL returned error %d\n\r", result);
 8005d74:	4601      	mov	r1, r0
 8005d76:	480a      	ldr	r0, [pc, #40]	; (8005da0 <getpressure3115+0x140>)
 8005d78:	f01f fb3c 	bl	80253f4 <iprintf>
}
 8005d7c:	4620      	mov	r0, r4
 8005d7e:	b00c      	add	sp, #48	; 0x30
 8005d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d84:	200024f8 	.word	0x200024f8
 8005d88:	20002f44 	.word	0x20002f44
 8005d8c:	10624dd3 	.word	0x10624dd3
 8005d90:	2000307c 	.word	0x2000307c
 8005d94:	20003080 	.word	0x20003080
 8005d98:	20003088 	.word	0x20003088
 8005d9c:	2000308c 	.word	0x2000308c
 8005da0:	0802bed0 	.word	0x0802bed0
 8005da4:	0802bea8 	.word	0x0802bea8

08005da8 <initpressure3115>:

HAL_StatusTypeDef initpressure3115(void)	// returns 1 on bad MPL3115, 0 on good.
{
 8005da8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005daa:	b08b      	sub	sp, #44	; 0x2c
	int i, step;
	uint8_t data[8];
	HAL_StatusTypeDef result;

	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0x0c, 1, &data[0], 1, 1000); // rd who am i register
 8005dac:	2501      	movs	r5, #1
 8005dae:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8005db2:	220c      	movs	r2, #12
 8005db4:	a908      	add	r1, sp, #32
 8005db6:	462b      	mov	r3, r5
 8005db8:	4832      	ldr	r0, [pc, #200]	; (8005e84 <initpressure3115+0xdc>)
 8005dba:	9100      	str	r1, [sp, #0]
 8005dbc:	21c0      	movs	r1, #192	; 0xc0
 8005dbe:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8005dc2:	f006 fc31 	bl	800c628 <HAL_I2C_Mem_Read>
	if (result != HAL_OK) {
 8005dc6:	2800      	cmp	r0, #0
 8005dc8:	d145      	bne.n	8005e56 <initpressure3115+0xae>
		printf("I2C HAL returned error 1\n\r");
		return (result);
	}
	if (data[0] != 0xc4)		// not the default MPL3115 ID
 8005dca:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8005dce:	2bc4      	cmp	r3, #196	; 0xc4
 8005dd0:	d003      	beq.n	8005dda <initpressure3115+0x32>
		return (HAL_ERROR);
 8005dd2:	462c      	mov	r4, r5
	if (result != HAL_OK) {
		printf("MPL3115A2 getpressure failed\n\r");
	}

	return (result);
}
 8005dd4:	4620      	mov	r0, r4
 8005dd6:	b00b      	add	sp, #44	; 0x2c
 8005dd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x26, 0x38 }, 2, 1000);
 8005dda:	4f2b      	ldr	r7, [pc, #172]	; (8005e88 <initpressure3115+0xe0>)
 8005ddc:	aa05      	add	r2, sp, #20
 8005dde:	21c0      	movs	r1, #192	; 0xc0
 8005de0:	4828      	ldr	r0, [pc, #160]	; (8005e84 <initpressure3115+0xdc>)
 8005de2:	89bb      	ldrh	r3, [r7, #12]
 8005de4:	9600      	str	r6, [sp, #0]
 8005de6:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005dea:	2302      	movs	r3, #2
 8005dec:	f006 fa88 	bl	800c300 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8005df0:	4604      	mov	r4, r0
 8005df2:	2800      	cmp	r0, #0
 8005df4:	d136      	bne.n	8005e64 <initpressure3115+0xbc>
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x13, 0x07 }, 2, 1000); // enbl data flags pressure sense
 8005df6:	8a3b      	ldrh	r3, [r7, #16]
 8005df8:	aa06      	add	r2, sp, #24
 8005dfa:	21c0      	movs	r1, #192	; 0xc0
 8005dfc:	4821      	ldr	r0, [pc, #132]	; (8005e84 <initpressure3115+0xdc>)
 8005dfe:	f8ad 3018 	strh.w	r3, [sp, #24]
 8005e02:	2302      	movs	r3, #2
 8005e04:	9600      	str	r6, [sp, #0]
 8005e06:	f006 fa7b 	bl	800c300 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8005e0a:	4604      	mov	r4, r0
 8005e0c:	bb70      	cbnz	r0, 8005e6c <initpressure3115+0xc4>
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x26, 0x39 }, 2, 1000); // set active pressure sense
 8005e0e:	8aba      	ldrh	r2, [r7, #20]
 8005e10:	2302      	movs	r3, #2
 8005e12:	21c0      	movs	r1, #192	; 0xc0
 8005e14:	481b      	ldr	r0, [pc, #108]	; (8005e84 <initpressure3115+0xdc>)
 8005e16:	f8ad 201c 	strh.w	r2, [sp, #28]
 8005e1a:	aa07      	add	r2, sp, #28
 8005e1c:	9600      	str	r6, [sp, #0]
 8005e1e:	f006 fa6f 	bl	800c300 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8005e22:	4604      	mov	r4, r0
 8005e24:	bb50      	cbnz	r0, 8005e7c <initpressure3115+0xd4>
	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 1, 1, &data[0], 1, 1000); // rd msb of press reg to clear ready flags in SR
 8005e26:	ac08      	add	r4, sp, #32
	osDelay(100);	// allow chip to start up sampling
 8005e28:	2064      	movs	r0, #100	; 0x64
 8005e2a:	f00f fb49 	bl	80154c0 <osDelay>
	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 1, 1, &data[0], 1, 1000); // rd msb of press reg to clear ready flags in SR
 8005e2e:	462b      	mov	r3, r5
 8005e30:	9400      	str	r4, [sp, #0]
 8005e32:	462a      	mov	r2, r5
 8005e34:	21c0      	movs	r1, #192	; 0xc0
 8005e36:	4813      	ldr	r0, [pc, #76]	; (8005e84 <initpressure3115+0xdc>)
 8005e38:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8005e3c:	f006 fbf4 	bl	800c628 <HAL_I2C_Mem_Read>
	if (result != HAL_OK) {
 8005e40:	4604      	mov	r4, r0
 8005e42:	b9b8      	cbnz	r0, 8005e74 <initpressure3115+0xcc>
	result = getpressure3115();
 8005e44:	f7ff ff0c 	bl	8005c60 <getpressure3115>
	if (result != HAL_OK) {
 8005e48:	4604      	mov	r4, r0
 8005e4a:	2800      	cmp	r0, #0
 8005e4c:	d0c2      	beq.n	8005dd4 <initpressure3115+0x2c>
		printf("MPL3115A2 getpressure failed\n\r");
 8005e4e:	480f      	ldr	r0, [pc, #60]	; (8005e8c <initpressure3115+0xe4>)
 8005e50:	f01f fad0 	bl	80253f4 <iprintf>
 8005e54:	e7be      	b.n	8005dd4 <initpressure3115+0x2c>
 8005e56:	4604      	mov	r4, r0
		printf("I2C HAL returned error 1\n\r");
 8005e58:	480d      	ldr	r0, [pc, #52]	; (8005e90 <initpressure3115+0xe8>)
 8005e5a:	f01f facb 	bl	80253f4 <iprintf>
}
 8005e5e:	4620      	mov	r0, r4
 8005e60:	b00b      	add	sp, #44	; 0x2c
 8005e62:	bdf0      	pop	{r4, r5, r6, r7, pc}
		printf("I2C HAL returned error 2b\n\r");
 8005e64:	480b      	ldr	r0, [pc, #44]	; (8005e94 <initpressure3115+0xec>)
 8005e66:	f01f fac5 	bl	80253f4 <iprintf>
		return (result);
 8005e6a:	e7b3      	b.n	8005dd4 <initpressure3115+0x2c>
		printf("I2C HAL returned error 3\n\r");
 8005e6c:	480a      	ldr	r0, [pc, #40]	; (8005e98 <initpressure3115+0xf0>)
 8005e6e:	f01f fac1 	bl	80253f4 <iprintf>
		return (result);
 8005e72:	e7af      	b.n	8005dd4 <initpressure3115+0x2c>
		printf("I2C HAL returned error 5\n\r");
 8005e74:	4809      	ldr	r0, [pc, #36]	; (8005e9c <initpressure3115+0xf4>)
 8005e76:	f01f fabd 	bl	80253f4 <iprintf>
		return (result);
 8005e7a:	e7ab      	b.n	8005dd4 <initpressure3115+0x2c>
		printf("I2C HAL returned error 4\n\r");
 8005e7c:	4808      	ldr	r0, [pc, #32]	; (8005ea0 <initpressure3115+0xf8>)
 8005e7e:	f01f fab9 	bl	80253f4 <iprintf>
		return (result);
 8005e82:	e7a7      	b.n	8005dd4 <initpressure3115+0x2c>
 8005e84:	200024f8 	.word	0x200024f8
 8005e88:	080295cc 	.word	0x080295cc
 8005e8c:	0802bf68 	.word	0x0802bf68
 8005e90:	0802be10 	.word	0x0802be10
 8005e94:	0802bef8 	.word	0x0802bef8
 8005e98:	0802bf14 	.word	0x0802bf14
 8005e9c:	0802bf4c 	.word	0x0802bf4c
 8005ea0:	0802bf30 	.word	0x0802bf30

08005ea4 <init_esp>:
////////////////////////////////////////////////////////////////////////////
char espch, esprxdatabuf[96];
static int esprxindex = 0;
static int espoutindex = 0;

void init_esp() {
 8005ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	HAL_StatusTypeDef stat;
	int waitforoutput;

	printf("init_esp32_c3_13\n");
 8005ea8:	4820      	ldr	r0, [pc, #128]	; (8005f2c <init_esp+0x88>)
 8005eaa:	f01f fb3f 	bl	802552c <puts>

	stat = HAL_UART_Receive_DMA(&huart6, &espch, 1);		// set up RX
 8005eae:	2201      	movs	r2, #1
 8005eb0:	491f      	ldr	r1, [pc, #124]	; (8005f30 <init_esp+0x8c>)
 8005eb2:	4820      	ldr	r0, [pc, #128]	; (8005f34 <init_esp+0x90>)
 8005eb4:	f00d faa8 	bl	8013408 <HAL_UART_Receive_DMA>
	if (stat != HAL_OK) {
 8005eb8:	bb98      	cbnz	r0, 8005f22 <init_esp+0x7e>
		printf("init_esp: huart6 error\n");
	}

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);		// put ESP into reset
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005ec0:	481d      	ldr	r0, [pc, #116]	; (8005f38 <init_esp+0x94>)
	osDelay(20);
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_SET);		// make sure ESP reset is high (i.e. ESP run)
 8005ec2:	f44f 67fa 	mov.w	r7, #2000	; 0x7d0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);		// put ESP into reset
 8005ec6:	f005 ff15 	bl	800bcf4 <HAL_GPIO_WritePin>
	osDelay(20);
 8005eca:	4c1c      	ldr	r4, [pc, #112]	; (8005f3c <init_esp+0x98>)
 8005ecc:	2014      	movs	r0, #20
 8005ece:	4d1c      	ldr	r5, [pc, #112]	; (8005f40 <init_esp+0x9c>)
	}
}

void printfromesp() {
	while (espoutindex != esprxindex) {
		putchar(esprxdatabuf[espoutindex++]);
 8005ed0:	4e1c      	ldr	r6, [pc, #112]	; (8005f44 <init_esp+0xa0>)
		if (espoutindex > sizeof(esprxdatabuf))
			espoutindex = 0;
 8005ed2:	f04f 0800 	mov.w	r8, #0
	osDelay(20);
 8005ed6:	f00f faf3 	bl	80154c0 <osDelay>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_SET);		// make sure ESP reset is high (i.e. ESP run)
 8005eda:	2201      	movs	r2, #1
 8005edc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005ee0:	4815      	ldr	r0, [pc, #84]	; (8005f38 <init_esp+0x94>)
 8005ee2:	f005 ff07 	bl	800bcf4 <HAL_GPIO_WritePin>
	while (espoutindex != esprxindex) {
 8005ee6:	6823      	ldr	r3, [r4, #0]
 8005ee8:	e006      	b.n	8005ef8 <init_esp+0x54>
		putchar(esprxdatabuf[espoutindex++]);
 8005eea:	5cf0      	ldrb	r0, [r6, r3]
 8005eec:	6021      	str	r1, [r4, #0]
 8005eee:	f01f fa99 	bl	8025424 <putchar>
		if (espoutindex > sizeof(esprxdatabuf))
 8005ef2:	6823      	ldr	r3, [r4, #0]
 8005ef4:	2b60      	cmp	r3, #96	; 0x60
 8005ef6:	d810      	bhi.n	8005f1a <init_esp+0x76>
	while (espoutindex != esprxindex) {
 8005ef8:	682a      	ldr	r2, [r5, #0]
		putchar(esprxdatabuf[espoutindex++]);
 8005efa:	1c59      	adds	r1, r3, #1
	while (espoutindex != esprxindex) {
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d1f4      	bne.n	8005eea <init_esp+0x46>
		osDelay(1);
 8005f00:	2001      	movs	r0, #1
 8005f02:	f00f fadd 	bl	80154c0 <osDelay>
	for (waitforoutput = 0; waitforoutput < 2000; waitforoutput++) {
 8005f06:	3f01      	subs	r7, #1
 8005f08:	d1ed      	bne.n	8005ee6 <init_esp+0x42>
	osDelay(200);	// wait for prnt to finish
 8005f0a:	20c8      	movs	r0, #200	; 0xc8
 8005f0c:	f00f fad8 	bl	80154c0 <osDelay>
	printf("\n");
 8005f10:	200a      	movs	r0, #10
}
 8005f12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	printf("\n");
 8005f16:	f01f ba85 	b.w	8025424 <putchar>
			espoutindex = 0;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	f8c4 8000 	str.w	r8, [r4]
 8005f20:	e7ea      	b.n	8005ef8 <init_esp+0x54>
		printf("init_esp: huart6 error\n");
 8005f22:	4809      	ldr	r0, [pc, #36]	; (8005f48 <init_esp+0xa4>)
 8005f24:	f01f fb02 	bl	802552c <puts>
 8005f28:	e7c7      	b.n	8005eba <init_esp+0x16>
 8005f2a:	bf00      	nop
 8005f2c:	0802bf88 	.word	0x0802bf88
 8005f30:	20003008 	.word	0x20003008
 8005f34:	20002b98 	.word	0x20002b98
 8005f38:	40021000 	.word	0x40021000
 8005f3c:	2000300c 	.word	0x2000300c
 8005f40:	20003070 	.word	0x20003070
 8005f44:	20003010 	.word	0x20003010
 8005f48:	0802bf9c 	.word	0x0802bf9c

08005f4c <uart6_rxdone>:
uart6_rxdone() {
 8005f4c:	b538      	push	{r3, r4, r5, lr}
	i = esprxindex;
 8005f4e:	4c0b      	ldr	r4, [pc, #44]	; (8005f7c <uart6_rxdone+0x30>)
	esprxdatabuf[esprxindex++] = espch;
 8005f50:	4b0b      	ldr	r3, [pc, #44]	; (8005f80 <uart6_rxdone+0x34>)
	i = esprxindex;
 8005f52:	6825      	ldr	r5, [r4, #0]
	esprxdatabuf[esprxindex++] = espch;
 8005f54:	7819      	ldrb	r1, [r3, #0]
 8005f56:	1c6b      	adds	r3, r5, #1
 8005f58:	4a0a      	ldr	r2, [pc, #40]	; (8005f84 <uart6_rxdone+0x38>)
	if (esprxindex >= sizeof(esprxdatabuf))
 8005f5a:	2b5f      	cmp	r3, #95	; 0x5f
	esprxdatabuf[esprxindex++] = espch;
 8005f5c:	5551      	strb	r1, [r2, r5]
 8005f5e:	6023      	str	r3, [r4, #0]
	if (esprxindex >= sizeof(esprxdatabuf))
 8005f60:	d902      	bls.n	8005f68 <uart6_rxdone+0x1c>
		esprxindex = 0;
 8005f62:	2200      	movs	r2, #0
 8005f64:	4613      	mov	r3, r2
 8005f66:	6022      	str	r2, [r4, #0]
	if (esprxindex == espoutindex) {	// overrun
 8005f68:	4a07      	ldr	r2, [pc, #28]	; (8005f88 <uart6_rxdone+0x3c>)
 8005f6a:	6812      	ldr	r2, [r2, #0]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d000      	beq.n	8005f72 <uart6_rxdone+0x26>
}
 8005f70:	bd38      	pop	{r3, r4, r5, pc}
		printf("*** ESP RX overrun......\n");
 8005f72:	4806      	ldr	r0, [pc, #24]	; (8005f8c <uart6_rxdone+0x40>)
 8005f74:	f01f fada 	bl	802552c <puts>
		esprxindex = i;
 8005f78:	6025      	str	r5, [r4, #0]
}
 8005f7a:	bd38      	pop	{r3, r4, r5, pc}
 8005f7c:	20003070 	.word	0x20003070
 8005f80:	20003008 	.word	0x20003008
 8005f84:	20003010 	.word	0x20003010
 8005f88:	2000300c 	.word	0x2000300c
 8005f8c:	0802bfb4 	.word	0x0802bfb4

08005f90 <esp_cmd>:
void esp_cmd(unsigned char *buffer) {
 8005f90:	b510      	push	{r4, lr}
 8005f92:	b086      	sub	sp, #24
 8005f94:	4601      	mov	r1, r0
	strcpy(txbuf, buffer);
 8005f96:	ac02      	add	r4, sp, #8
 8005f98:	4620      	mov	r0, r4
 8005f9a:	f01f fca6 	bl	80258ea <stpcpy>
	strcat(txbuf, "\r\n");
 8005f9e:	4b0d      	ldr	r3, [pc, #52]	; (8005fd4 <esp_cmd+0x44>)
 8005fa0:	8819      	ldrh	r1, [r3, #0]
 8005fa2:	789a      	ldrb	r2, [r3, #2]
 8005fa4:	1b03      	subs	r3, r0, r4
 8005fa6:	8001      	strh	r1, [r0, #0]
	printf("Sending ESP: %s\n", txbuf);
 8005fa8:	4621      	mov	r1, r4
	len = strlen(txbuf);
 8005faa:	3302      	adds	r3, #2
	strcat(txbuf, "\r\n");
 8005fac:	7082      	strb	r2, [r0, #2]
	printf("Sending ESP: %s\n", txbuf);
 8005fae:	480a      	ldr	r0, [pc, #40]	; (8005fd8 <esp_cmd+0x48>)
	len = strlen(txbuf);
 8005fb0:	9301      	str	r3, [sp, #4]
	printf("Sending ESP: %s\n", txbuf);
 8005fb2:	f01f fa1f 	bl	80253f4 <iprintf>
	stat = HAL_UART_Transmit_DMA(&huart6, &txbuf[0], len);	// send the command
 8005fb6:	9a01      	ldr	r2, [sp, #4]
 8005fb8:	4621      	mov	r1, r4
 8005fba:	4808      	ldr	r0, [pc, #32]	; (8005fdc <esp_cmd+0x4c>)
 8005fbc:	b292      	uxth	r2, r2
 8005fbe:	f00b ffe3 	bl	8011f88 <HAL_UART_Transmit_DMA>
	if (stat != HAL_OK) {
 8005fc2:	b908      	cbnz	r0, 8005fc8 <esp_cmd+0x38>
}
 8005fc4:	b006      	add	sp, #24
 8005fc6:	bd10      	pop	{r4, pc}
		printf("esp_cmd: Tx uart6 error 0x%0x\n", stat);
 8005fc8:	4601      	mov	r1, r0
 8005fca:	4805      	ldr	r0, [pc, #20]	; (8005fe0 <esp_cmd+0x50>)
 8005fcc:	f01f fa12 	bl	80253f4 <iprintf>
}
 8005fd0:	b006      	add	sp, #24
 8005fd2:	bd10      	pop	{r4, pc}
 8005fd4:	0802a16c 	.word	0x0802a16c
 8005fd8:	0802bfd0 	.word	0x0802bfd0
 8005fdc:	20002b98 	.word	0x20002b98
 8005fe0:	0802bfe4 	.word	0x0802bfe4

08005fe4 <test_esp>:
void test_esp() {
 8005fe4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	printf("Testing if ESP responds to command:-\n");
 8005fe8:	4813      	ldr	r0, [pc, #76]	; (8006038 <test_esp+0x54>)
	esp_cmd(getstatus);	// send the command
 8005fea:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
	printf("Testing if ESP responds to command:-\n");
 8005fee:	f01f fa9d 	bl	802552c <puts>
	osDelay(200);
 8005ff2:	4c12      	ldr	r4, [pc, #72]	; (800603c <test_esp+0x58>)
 8005ff4:	20c8      	movs	r0, #200	; 0xc8
 8005ff6:	4d12      	ldr	r5, [pc, #72]	; (8006040 <test_esp+0x5c>)
		putchar(esprxdatabuf[espoutindex++]);
 8005ff8:	4e12      	ldr	r6, [pc, #72]	; (8006044 <test_esp+0x60>)
			espoutindex = 0;
 8005ffa:	f04f 0800 	mov.w	r8, #0
	osDelay(200);
 8005ffe:	f00f fa5f 	bl	80154c0 <osDelay>
	esp_cmd(getstatus);	// send the command
 8006002:	4811      	ldr	r0, [pc, #68]	; (8006048 <test_esp+0x64>)
 8006004:	f7ff ffc4 	bl	8005f90 <esp_cmd>
	while (espoutindex != esprxindex) {
 8006008:	6823      	ldr	r3, [r4, #0]
 800600a:	e006      	b.n	800601a <test_esp+0x36>
		putchar(esprxdatabuf[espoutindex++]);
 800600c:	5cf0      	ldrb	r0, [r6, r3]
 800600e:	6021      	str	r1, [r4, #0]
 8006010:	f01f fa08 	bl	8025424 <putchar>
		if (espoutindex > sizeof(esprxdatabuf))
 8006014:	6823      	ldr	r3, [r4, #0]
 8006016:	2b60      	cmp	r3, #96	; 0x60
 8006018:	d80a      	bhi.n	8006030 <test_esp+0x4c>
	while (espoutindex != esprxindex) {
 800601a:	682a      	ldr	r2, [r5, #0]
		putchar(esprxdatabuf[espoutindex++]);
 800601c:	1c59      	adds	r1, r3, #1
	while (espoutindex != esprxindex) {
 800601e:	429a      	cmp	r2, r3
 8006020:	d1f4      	bne.n	800600c <test_esp+0x28>
		osDelay(1);
 8006022:	2001      	movs	r0, #1
 8006024:	f00f fa4c 	bl	80154c0 <osDelay>
	for (waitforoutput = 0; waitforoutput < 1000; waitforoutput++) {
 8006028:	3f01      	subs	r7, #1
 800602a:	d1ed      	bne.n	8006008 <test_esp+0x24>
}
 800602c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			espoutindex = 0;
 8006030:	2300      	movs	r3, #0
 8006032:	f8c4 8000 	str.w	r8, [r4]
 8006036:	e7f0      	b.n	800601a <test_esp+0x36>
 8006038:	0802c004 	.word	0x0802c004
 800603c:	2000300c 	.word	0x2000300c
 8006040:	20003070 	.word	0x20003070
 8006044:	20003010 	.word	0x20003010
 8006048:	20000270 	.word	0x20000270

0800604c <init_ds2485>:
//  DS2485 1 wire bus controller
////////////////////////////////////////////////////////////////////////////

extern I2C_HandleTypeDef hi2c1;

void init_ds2485(void) {
 800604c:	b510      	push	{r4, lr}
	int i;
	HAL_StatusTypeDef stat;

//HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)

	printf("init_ds2485\n");
 800604e:	4818      	ldr	r0, [pc, #96]	; (80060b0 <init_ds2485+0x64>)
void init_ds2485(void) {
 8006050:	b086      	sub	sp, #24
	printf("init_ds2485\n");
 8006052:	f01f fa6b 	bl	802552c <puts>

	data[0] = 0xAA;		// Read status cmd
	data[1] = 0x01;		// cmd len
 8006056:	2201      	movs	r2, #1
	data[2] = 0x01;		// for man id
	if ((stat = HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000)) != HAL_OK) {	// DS2485
 8006058:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	data[0] = 0xAA;		// Read status cmd
 800605c:	21aa      	movs	r1, #170	; 0xaa
	data[1] = 0x01;		// cmd len
 800605e:	f88d 2009 	strb.w	r2, [sp, #9]
	if ((stat = HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000)) != HAL_OK) {	// DS2485
 8006062:	2303      	movs	r3, #3
 8006064:	9000      	str	r0, [sp, #0]
	data[0] = 0xAA;		// Read status cmd
 8006066:	f88d 1008 	strb.w	r1, [sp, #8]
	if ((stat = HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000)) != HAL_OK) {	// DS2485
 800606a:	2180      	movs	r1, #128	; 0x80
	data[2] = 0x01;		// for man id
 800606c:	f88d 200a 	strb.w	r2, [sp, #10]
	if ((stat = HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000)) != HAL_OK) {	// DS2485
 8006070:	aa02      	add	r2, sp, #8
 8006072:	4810      	ldr	r0, [pc, #64]	; (80060b4 <init_ds2485+0x68>)
 8006074:	f006 f944 	bl	800c300 <HAL_I2C_Master_Transmit>
 8006078:	b9a8      	cbnz	r0, 80060a6 <init_ds2485+0x5a>
		printf("I2C ds2485 HAL returned error %d\n\r", stat);
	}

	osDelay(10);
 800607a:	200a      	movs	r0, #10
	}

//	HAL_StatusTypeDef HAL_I2C_Mem_Read	(I2C_HandleTypeDef * hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t * pData, uint16_t	Size, uint32_t Timeout)

	for (i = 0; i < 1; i++) {
		stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], 4, 1000);	// read ack + len + 1 bytes data
 800607c:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
	osDelay(10);
 8006080:	f00f fa1e 	bl	80154c0 <osDelay>
		data[i] = 0xA5 + i;
 8006084:	20a5      	movs	r0, #165	; 0xa5
		stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], 4, 1000);	// read ack + len + 1 bytes data
 8006086:	2181      	movs	r1, #129	; 0x81
 8006088:	2304      	movs	r3, #4
		data[i] = 0xA5 + i;
 800608a:	f88d 0008 	strb.w	r0, [sp, #8]
		stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], 4, 1000);	// read ack + len + 1 bytes data
 800608e:	aa02      	add	r2, sp, #8
 8006090:	4808      	ldr	r0, [pc, #32]	; (80060b4 <init_ds2485+0x68>)
 8006092:	9400      	str	r4, [sp, #0]
 8006094:	f006 f9fc 	bl	800c490 <HAL_I2C_Master_Receive>
		if (stat != HAL_OK) {
 8006098:	4601      	mov	r1, r0
 800609a:	b110      	cbz	r0, 80060a2 <init_ds2485+0x56>
			printf("I2C ds2485 HAL returned error %d\n\r", stat);
 800609c:	4806      	ldr	r0, [pc, #24]	; (80060b8 <init_ds2485+0x6c>)
 800609e:	f01f f9a9 	bl	80253f4 <iprintf>
	printf("init_ds2485: read status manid[0] = 0x%02x\n", data[0]);
	printf("init_ds2485: read status manid[1] = 0x%02x\n", data[1]);
	printf("init_ds2485: read status manid[2] = 0x%02x\n", data[2]);
	printf("init_ds2485: read status manid[3] = 0x%02x\n", data[3]);
#endif
}
 80060a2:	b006      	add	sp, #24
 80060a4:	bd10      	pop	{r4, pc}
		printf("I2C ds2485 HAL returned error %d\n\r", stat);
 80060a6:	4601      	mov	r1, r0
 80060a8:	4803      	ldr	r0, [pc, #12]	; (80060b8 <init_ds2485+0x6c>)
 80060aa:	f01f f9a3 	bl	80253f4 <iprintf>
 80060ae:	e7e4      	b.n	800607a <init_ds2485+0x2e>
 80060b0:	0802c02c 	.word	0x0802c02c
 80060b4:	200024f8 	.word	0x200024f8
 80060b8:	0802c038 	.word	0x0802c038

080060bc <readp_ds2485>:

// read protection status
void readp_ds2485(int b) {
 80060bc:	b570      	push	{r4, r5, r6, lr}
 80060be:	4604      	mov	r4, r0
 80060c0:	b086      	sub	sp, #24
	int i;
	HAL_StatusTypeDef stat;

//HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)

	printf("read protection ds2485\n");
 80060c2:	4821      	ldr	r0, [pc, #132]	; (8006148 <readp_ds2485+0x8c>)
 80060c4:	f01f fa32 	bl	802552c <puts>

	data[0] = 0xAA;		// Read status cmd
	data[1] = 0x1;		// cmd len
 80060c8:	2201      	movs	r2, #1
	data[2] = 0x00;		// cmd: for protection status
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000) != HAL_OK) {	// DS2485
 80060ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	data[0] = 0xAA;		// Read status cmd
 80060ce:	21aa      	movs	r1, #170	; 0xaa
	data[1] = 0x1;		// cmd len
 80060d0:	f88d 200d 	strb.w	r2, [sp, #13]
	data[2] = 0x00;		// cmd: for protection status
 80060d4:	2200      	movs	r2, #0
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000) != HAL_OK) {	// DS2485
 80060d6:	9300      	str	r3, [sp, #0]
 80060d8:	2303      	movs	r3, #3
	data[0] = 0xAA;		// Read status cmd
 80060da:	f88d 100c 	strb.w	r1, [sp, #12]
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000) != HAL_OK) {	// DS2485
 80060de:	2180      	movs	r1, #128	; 0x80
	data[2] = 0x00;		// cmd: for protection status
 80060e0:	f88d 200e 	strb.w	r2, [sp, #14]
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000) != HAL_OK) {	// DS2485
 80060e4:	aa03      	add	r2, sp, #12
 80060e6:	4819      	ldr	r0, [pc, #100]	; (800614c <readp_ds2485+0x90>)
 80060e8:	f006 f90a 	bl	800c300 <HAL_I2C_Master_Transmit>
 80060ec:	bb18      	cbnz	r0, 8006136 <readp_ds2485+0x7a>
		printf("I2C ds2485 tx returned error 1\n\r");
	}

	osDelay(30);
 80060ee:	201e      	movs	r0, #30
// HAL_StatusTypeDef HAL_I2C_Master_Receive (I2C_HandleTypeDef * hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
	for (i = 0; i < 1; i++) {
		data[i] = 0x5A + i;
	}

	stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], b, 1000);	// read ack + len + 6 bytes data
 80060f0:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
	osDelay(30);
 80060f4:	f00f f9e4 	bl	80154c0 <osDelay>
		data[i] = 0x5A + i;
 80060f8:	205a      	movs	r0, #90	; 0x5a
	stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], b, 1000);	// read ack + len + 6 bytes data
 80060fa:	b2a3      	uxth	r3, r4
 80060fc:	aa03      	add	r2, sp, #12
		data[i] = 0x5A + i;
 80060fe:	f88d 000c 	strb.w	r0, [sp, #12]
	stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], b, 1000);	// read ack + len + 6 bytes data
 8006102:	2181      	movs	r1, #129	; 0x81
 8006104:	4811      	ldr	r0, [pc, #68]	; (800614c <readp_ds2485+0x90>)
 8006106:	9500      	str	r5, [sp, #0]
 8006108:	f006 f9c2 	bl	800c490 <HAL_I2C_Master_Receive>
//		stat = HAL_I2C_Mem_Read(&hi2c1, ((0x40 << 1) | 1), 0x55, 1, &data[i], b, 1000);	// read 7 byte
	if (stat != HAL_OK) {
 800610c:	b9b8      	cbnz	r0, 800613e <readp_ds2485+0x82>
		printf("I2C ds2485 rx  returned error %d\n\r", stat);
	}

	printf("init_ds2485: read status protection= ");
 800610e:	4810      	ldr	r0, [pc, #64]	; (8006150 <readp_ds2485+0x94>)
 8006110:	f10d 040b 	add.w	r4, sp, #11
 8006114:	f10d 0613 	add.w	r6, sp, #19
	for (i = 0; i < 8; i++) {
		printf("0x%02x ", data[i]);
 8006118:	4d0e      	ldr	r5, [pc, #56]	; (8006154 <readp_ds2485+0x98>)
	printf("init_ds2485: read status protection= ");
 800611a:	f01f f96b 	bl	80253f4 <iprintf>
		printf("0x%02x ", data[i]);
 800611e:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8006122:	4628      	mov	r0, r5
 8006124:	f01f f966 	bl	80253f4 <iprintf>
	for (i = 0; i < 8; i++) {
 8006128:	42b4      	cmp	r4, r6
 800612a:	d1f8      	bne.n	800611e <readp_ds2485+0x62>
	}
	printf("\n");
 800612c:	200a      	movs	r0, #10
 800612e:	f01f f979 	bl	8025424 <putchar>
}
 8006132:	b006      	add	sp, #24
 8006134:	bd70      	pop	{r4, r5, r6, pc}
		printf("I2C ds2485 tx returned error 1\n\r");
 8006136:	4808      	ldr	r0, [pc, #32]	; (8006158 <readp_ds2485+0x9c>)
 8006138:	f01f f95c 	bl	80253f4 <iprintf>
 800613c:	e7d7      	b.n	80060ee <readp_ds2485+0x32>
		printf("I2C ds2485 rx  returned error %d\n\r", stat);
 800613e:	4601      	mov	r1, r0
 8006140:	4806      	ldr	r0, [pc, #24]	; (800615c <readp_ds2485+0xa0>)
 8006142:	f01f f957 	bl	80253f4 <iprintf>
 8006146:	e7e2      	b.n	800610e <readp_ds2485+0x52>
 8006148:	0802c05c 	.word	0x0802c05c
 800614c:	200024f8 	.word	0x200024f8
 8006150:	0802c0bc 	.word	0x0802c0bc
 8006154:	0802c0e4 	.word	0x0802c0e4
 8006158:	0802c074 	.word	0x0802c074
 800615c:	0802c098 	.word	0x0802c098

08006160 <initsplat>:
//////////////////////////////////////////////
//
// Initialise the splat board
//
//////////////////////////////////////////////
void initsplat(void) {
 8006160:	b530      	push	{r4, r5, lr}
 8006162:	b083      	sub	sp, #12

	cycleleds();
	osDelay(500);
	printf("Initsplat: LED cycle\n");

	if (circuitboardpcb == SPLATBOARD1) {		// only SPLAT1 has Muxes
 8006164:	4c44      	ldr	r4, [pc, #272]	; (8006278 <initsplat+0x118>)
	cycleleds();
 8006166:	f7ff fb81 	bl	800586c <cycleleds>
	osDelay(500);
 800616a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800616e:	f00f f9a7 	bl	80154c0 <osDelay>
	printf("Initsplat: LED cycle\n");
 8006172:	4842      	ldr	r0, [pc, #264]	; (800627c <initsplat+0x11c>)
 8006174:	f01f f9da 	bl	802552c <puts>
	if (circuitboardpcb == SPLATBOARD1) {		// only SPLAT1 has Muxes
 8006178:	6823      	ldr	r3, [r4, #0]
 800617a:	2b0b      	cmp	r3, #11
 800617c:	d062      	beq.n	8006244 <initsplat+0xe4>
		printf("Initsplat: Dual Mux\n\r");
		initdualmux();
		osDelay(500);
	}
	printf("Initsplat: Programmable Gain Amp\n");
 800617e:	4840      	ldr	r0, [pc, #256]	; (8006280 <initsplat+0x120>)
 8006180:	f01f f9d4 	bl	802552c <puts>
	initpga();

	osDelay(500);
	printf("initsplat: Pressure sensor\n\r");
	psensor = PNONE;
 8006184:	4d3f      	ldr	r5, [pc, #252]	; (8006284 <initsplat+0x124>)
	initpga();
 8006186:	f7ff fc1f 	bl	80059c8 <initpga>
	osDelay(500);
 800618a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800618e:	f00f f997 	bl	80154c0 <osDelay>
	printf("initsplat: Pressure sensor\n\r");
 8006192:	483d      	ldr	r0, [pc, #244]	; (8006288 <initsplat+0x128>)
 8006194:	f01f f92e 	bl	80253f4 <iprintf>
	psensor = PNONE;
 8006198:	2300      	movs	r3, #0
 800619a:	602b      	str	r3, [r5, #0]
	if (initpressure3115() == HAL_OK) {	// non zero result means MPL3115 nogood
 800619c:	f7ff fe04 	bl	8005da8 <initpressure3115>
 80061a0:	b9d8      	cbnz	r0, 80061da <initsplat+0x7a>
		printf("MPL3115A2 pressure sensor present\n\r");
 80061a2:	483a      	ldr	r0, [pc, #232]	; (800628c <initsplat+0x12c>)
 80061a4:	f01f f926 	bl	80253f4 <iprintf>
		psensor = MPL3115A2;
		statuspkt.bconf |= (MPL3115A2 << 3);
 80061a8:	4a39      	ldr	r2, [pc, #228]	; (8006290 <initsplat+0x130>)
		psensor = MPL3115A2;
 80061aa:	2102      	movs	r1, #2
		statuspkt.bconf |= (MPL3115A2 << 3);
 80061ac:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
		psensor = MPL3115A2;
 80061b0:	6029      	str	r1, [r5, #0]
		statuspkt.bconf |= (MPL3115A2 << 3);
 80061b2:	f043 0310 	orr.w	r3, r3, #16
 80061b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
			statuspkt.bconf |= (MPL115A2 << 3);
		} else {
			printf("NO pressure sensor present\n\r");
		}
	}
	osDelay(500);
 80061ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80061be:	f00f f97f 	bl	80154c0 <osDelay>

	if (circuitboardpcb == LIGHTNINGBOARD2) {
 80061c2:	6823      	ldr	r3, [r4, #0]
 80061c4:	2b16      	cmp	r3, #22
 80061c6:	d01e      	beq.n	8006206 <initsplat+0xa6>
		osDelay(500);
		test_esp();
		osDelay(200);
	}

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);		// inhibit the ESP - put it into reset
 80061c8:	2200      	movs	r2, #0
 80061ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80061ce:	4831      	ldr	r0, [pc, #196]	; (8006294 <initsplat+0x134>)
}
 80061d0:	b003      	add	sp, #12
 80061d2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);		// inhibit the ESP - put it into reset
 80061d6:	f005 bd8d 	b.w	800bcf4 <HAL_GPIO_WritePin>
		if (initpressure115() == HAL_OK) {
 80061da:	f7ff fcb7 	bl	8005b4c <initpressure115>
 80061de:	bb68      	cbnz	r0, 800623c <initsplat+0xdc>
			printf("MPL115A2 pressure sensor present\n\r");
 80061e0:	482d      	ldr	r0, [pc, #180]	; (8006298 <initsplat+0x138>)
 80061e2:	f01f f907 	bl	80253f4 <iprintf>
			statuspkt.bconf |= (MPL115A2 << 3);
 80061e6:	4a2a      	ldr	r2, [pc, #168]	; (8006290 <initsplat+0x130>)
			psensor = MPL115A2;		// assume MPL115 fitted instead
 80061e8:	2101      	movs	r1, #1
	osDelay(500);
 80061ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
			statuspkt.bconf |= (MPL115A2 << 3);
 80061ee:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
			psensor = MPL115A2;		// assume MPL115 fitted instead
 80061f2:	6029      	str	r1, [r5, #0]
			statuspkt.bconf |= (MPL115A2 << 3);
 80061f4:	f043 0308 	orr.w	r3, r3, #8
 80061f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	osDelay(500);
 80061fc:	f00f f960 	bl	80154c0 <osDelay>
	if (circuitboardpcb == LIGHTNINGBOARD2) {
 8006200:	6823      	ldr	r3, [r4, #0]
 8006202:	2b16      	cmp	r3, #22
 8006204:	d1e0      	bne.n	80061c8 <initsplat+0x68>
		huart6.Init.BaudRate = 115200;
 8006206:	4825      	ldr	r0, [pc, #148]	; (800629c <initsplat+0x13c>)
 8006208:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800620c:	6043      	str	r3, [r0, #4]
		if (HAL_UART_Init(&huart6) != HAL_OK)		// UART6 is ESP, was GPS on Splat1
 800620e:	f00c ff0b 	bl	8013028 <HAL_UART_Init>
 8006212:	bb68      	cbnz	r0, 8006270 <initsplat+0x110>
	init_ds2485();
 8006214:	f7ff ff1a 	bl	800604c <init_ds2485>
	osDelay(80);
 8006218:	2050      	movs	r0, #80	; 0x50
 800621a:	f00f f951 	bl	80154c0 <osDelay>
	readp_ds2485(8);
 800621e:	2008      	movs	r0, #8
 8006220:	f7ff ff4c 	bl	80060bc <readp_ds2485>
		init_esp();
 8006224:	f7ff fe3e 	bl	8005ea4 <init_esp>
		osDelay(500);
 8006228:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800622c:	f00f f948 	bl	80154c0 <osDelay>
		test_esp();
 8006230:	f7ff fed8 	bl	8005fe4 <test_esp>
		osDelay(200);
 8006234:	20c8      	movs	r0, #200	; 0xc8
 8006236:	f00f f943 	bl	80154c0 <osDelay>
 800623a:	e7c5      	b.n	80061c8 <initsplat+0x68>
			printf("NO pressure sensor present\n\r");
 800623c:	4818      	ldr	r0, [pc, #96]	; (80062a0 <initsplat+0x140>)
 800623e:	f01f f8d9 	bl	80253f4 <iprintf>
 8006242:	e7ba      	b.n	80061ba <initsplat+0x5a>
		printf("Initsplat: Dual Mux\n\r");
 8006244:	4817      	ldr	r0, [pc, #92]	; (80062a4 <initsplat+0x144>)
 8006246:	f01f f8d5 	bl	80253f4 <iprintf>
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {	// RF dual MUX
 800624a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800624e:	2301      	movs	r3, #1
 8006250:	4a15      	ldr	r2, [pc, #84]	; (80062a8 <initsplat+0x148>)
 8006252:	9000      	str	r0, [sp, #0]
 8006254:	2188      	movs	r1, #136	; 0x88
 8006256:	4815      	ldr	r0, [pc, #84]	; (80062ac <initsplat+0x14c>)
 8006258:	f006 f852 	bl	800c300 <HAL_I2C_Master_Transmit>
 800625c:	b920      	cbnz	r0, 8006268 <initsplat+0x108>
		osDelay(500);
 800625e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006262:	f00f f92d 	bl	80154c0 <osDelay>
 8006266:	e78a      	b.n	800617e <initsplat+0x1e>
		printf("I2C HAL returned error 1\n\r");
 8006268:	4811      	ldr	r0, [pc, #68]	; (80062b0 <initsplat+0x150>)
 800626a:	f01f f8c3 	bl	80253f4 <iprintf>
 800626e:	e7f6      	b.n	800625e <initsplat+0xfe>
			Error_Handler();
 8006270:	f7fd fe78 	bl	8003f64 <Error_Handler>
 8006274:	e7ce      	b.n	8006214 <initsplat+0xb4>
 8006276:	bf00      	nop
 8006278:	20002094 	.word	0x20002094
 800627c:	0802c0ec 	.word	0x0802c0ec
 8006280:	0802c11c 	.word	0x0802c11c
 8006284:	20003084 	.word	0x20003084
 8006288:	0802c140 	.word	0x0802c140
 800628c:	0802c160 	.word	0x0802c160
 8006290:	20002f44 	.word	0x20002f44
 8006294:	40021000 	.word	0x40021000
 8006298:	0802c184 	.word	0x0802c184
 800629c:	20002b98 	.word	0x20002b98
 80062a0:	0802c1a8 	.word	0x0802c1a8
 80062a4:	0802c104 	.word	0x0802c104
 80062a8:	2000027c 	.word	0x2000027c
 80062ac:	200024f8 	.word	0x200024f8
 80062b0:	0802be10 	.word	0x0802be10

080062b4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80062b4:	4b1a      	ldr	r3, [pc, #104]	; (8006320 <HAL_MspInit+0x6c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80062b6:	2200      	movs	r2, #0
 80062b8:	210f      	movs	r1, #15
 80062ba:	f06f 0001 	mvn.w	r0, #1
{
 80062be:	b510      	push	{r4, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 80062c0:	6c1c      	ldr	r4, [r3, #64]	; 0x40
{
 80062c2:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 80062c4:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 80062c8:	641c      	str	r4, [r3, #64]	; 0x40
 80062ca:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 80062cc:	f004 5480 	and.w	r4, r4, #268435456	; 0x10000000
 80062d0:	9400      	str	r4, [sp, #0]
 80062d2:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062d4:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 80062d6:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 80062da:	645c      	str	r4, [r3, #68]	; 0x44
 80062dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062e2:	9301      	str	r3, [sp, #4]
 80062e4:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80062e6:	f002 fbdb 	bl	8008aa0 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 6, 0);
 80062ea:	2200      	movs	r2, #0
 80062ec:	2106      	movs	r1, #6
 80062ee:	2005      	movs	r0, #5
 80062f0:	f002 fbd6 	bl	8008aa0 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80062f4:	2005      	movs	r0, #5
 80062f6:	f002 fc1d 	bl	8008b34 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 6, 0);
 80062fa:	2200      	movs	r2, #0
 80062fc:	2106      	movs	r1, #6
 80062fe:	2005      	movs	r0, #5
 8006300:	f002 fbce 	bl	8008aa0 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8006304:	2005      	movs	r0, #5
 8006306:	f002 fc15 	bl	8008b34 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 6, 0);
 800630a:	2051      	movs	r0, #81	; 0x51
 800630c:	2200      	movs	r2, #0
 800630e:	2106      	movs	r1, #6
 8006310:	f002 fbc6 	bl	8008aa0 <HAL_NVIC_SetPriority>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8006314:	2051      	movs	r0, #81	; 0x51

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006316:	b002      	add	sp, #8
 8006318:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 800631c:	f002 bc0a 	b.w	8008b34 <HAL_NVIC_EnableIRQ>
 8006320:	40023800 	.word	0x40023800

08006324 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8006324:	4a49      	ldr	r2, [pc, #292]	; (800644c <HAL_ADC_MspInit+0x128>)
 8006326:	6803      	ldr	r3, [r0, #0]
{
 8006328:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hadc->Instance==ADC1)
 800632a:	4293      	cmp	r3, r2
{
 800632c:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800632e:	f04f 0400 	mov.w	r4, #0
 8006332:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8006336:	9409      	str	r4, [sp, #36]	; 0x24
 8006338:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  if(hadc->Instance==ADC1)
 800633c:	d007      	beq.n	800634e <HAL_ADC_MspInit+0x2a>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 800633e:	4a44      	ldr	r2, [pc, #272]	; (8006450 <HAL_ADC_MspInit+0x12c>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d045      	beq.n	80063d0 <HAL_ADC_MspInit+0xac>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 8006344:	4a43      	ldr	r2, [pc, #268]	; (8006454 <HAL_ADC_MspInit+0x130>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d05f      	beq.n	800640a <HAL_ADC_MspInit+0xe6>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800634a:	b00d      	add	sp, #52	; 0x34
 800634c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 800634e:	4b42      	ldr	r3, [pc, #264]	; (8006458 <HAL_ADC_MspInit+0x134>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006350:	2703      	movs	r7, #3
 8006352:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006354:	a907      	add	r1, sp, #28
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006356:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006358:	4840      	ldr	r0, [pc, #256]	; (800645c <HAL_ADC_MspInit+0x138>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 800635a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    hdma_adc1.Instance = DMA2_Stream4;
 800635e:	4e40      	ldr	r6, [pc, #256]	; (8006460 <HAL_ADC_MspInit+0x13c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006360:	645a      	str	r2, [r3, #68]	; 0x44
 8006362:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006364:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8006368:	9201      	str	r2, [sp, #4]
 800636a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800636c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800636e:	f042 0201 	orr.w	r2, r2, #1
 8006372:	631a      	str	r2, [r3, #48]	; 0x30
 8006374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006376:	f003 0301 	and.w	r3, r3, #1
 800637a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800637c:	2308      	movs	r3, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800637e:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006380:	e9cd 3707 	strd	r3, r7, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006384:	f005 fa0a 	bl	800b79c <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream4;
 8006388:	4b36      	ldr	r3, [pc, #216]	; (8006464 <HAL_ADC_MspInit+0x140>)
    hdma_adc1.Init.MemBurst = DMA_MBURST_INC4;
 800638a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800638e:	4630      	mov	r0, r6
    hdma_adc1.Instance = DMA2_Stream4;
 8006390:	6033      	str	r3, [r6, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006392:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_adc1.Init.MemBurst = DMA_MBURST_INC4;
 8006396:	62f2      	str	r2, [r6, #44]	; 0x2c
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006398:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800639c:	6133      	str	r3, [r6, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800639e:	f44f 6300 	mov.w	r3, #2048	; 0x800
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80063a2:	60f4      	str	r4, [r6, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80063a4:	6173      	str	r3, [r6, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80063a6:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80063aa:	62b7      	str	r7, [r6, #40]	; 0x28
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80063ac:	6334      	str	r4, [r6, #48]	; 0x30
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80063ae:	e9c6 2306 	strd	r2, r3, [r6, #24]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80063b2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80063b6:	2304      	movs	r3, #4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80063b8:	e9c6 4401 	strd	r4, r4, [r6, #4]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80063bc:	e9c6 2308 	strd	r2, r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80063c0:	f002 fe80 	bl	80090c4 <HAL_DMA_Init>
 80063c4:	2800      	cmp	r0, #0
 80063c6:	d13d      	bne.n	8006444 <HAL_ADC_MspInit+0x120>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80063c8:	63ae      	str	r6, [r5, #56]	; 0x38
 80063ca:	63b5      	str	r5, [r6, #56]	; 0x38
}
 80063cc:	b00d      	add	sp, #52	; 0x34
 80063ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC2_CLK_ENABLE();
 80063d0:	4b21      	ldr	r3, [pc, #132]	; (8006458 <HAL_ADC_MspInit+0x134>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80063d2:	2008      	movs	r0, #8
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80063d4:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80063d6:	a907      	add	r1, sp, #28
    __HAL_RCC_ADC2_CLK_ENABLE();
 80063d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063de:	645a      	str	r2, [r3, #68]	; 0x44
 80063e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063e2:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80063e6:	9203      	str	r2, [sp, #12]
 80063e8:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80063ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063ec:	f042 0201 	orr.w	r2, r2, #1
 80063f0:	631a      	str	r2, [r3, #48]	; 0x30
 80063f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80063f4:	9007      	str	r0, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80063f6:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80063fa:	4818      	ldr	r0, [pc, #96]	; (800645c <HAL_ADC_MspInit+0x138>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80063fc:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80063fe:	9304      	str	r3, [sp, #16]
 8006400:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006402:	f005 f9cb 	bl	800b79c <HAL_GPIO_Init>
}
 8006406:	b00d      	add	sp, #52	; 0x34
 8006408:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC3_CLK_ENABLE();
 800640a:	4b13      	ldr	r3, [pc, #76]	; (8006458 <HAL_ADC_MspInit+0x134>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800640c:	2008      	movs	r0, #8
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800640e:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006410:	a907      	add	r1, sp, #28
    __HAL_RCC_ADC3_CLK_ENABLE();
 8006412:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006414:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006418:	645a      	str	r2, [r3, #68]	; 0x44
 800641a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800641c:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8006420:	9205      	str	r2, [sp, #20]
 8006422:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006424:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006426:	f042 0201 	orr.w	r2, r2, #1
 800642a:	631a      	str	r2, [r3, #48]	; 0x30
 800642c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800642e:	9007      	str	r0, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006430:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006434:	4809      	ldr	r0, [pc, #36]	; (800645c <HAL_ADC_MspInit+0x138>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006436:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006438:	9306      	str	r3, [sp, #24]
 800643a:	9b06      	ldr	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800643c:	f005 f9ae 	bl	800b79c <HAL_GPIO_Init>
}
 8006440:	b00d      	add	sp, #52	; 0x34
 8006442:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 8006444:	f7fd fd8e 	bl	8003f64 <Error_Handler>
 8006448:	e7be      	b.n	80063c8 <HAL_ADC_MspInit+0xa4>
 800644a:	bf00      	nop
 800644c:	40012000 	.word	0x40012000
 8006450:	40012100 	.word	0x40012100
 8006454:	40012200 	.word	0x40012200
 8006458:	40023800 	.word	0x40023800
 800645c:	40020000 	.word	0x40020000
 8006460:	200021f8 	.word	0x200021f8
 8006464:	40026470 	.word	0x40026470

08006468 <HAL_CRC_MspInit>:
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8006468:	4b09      	ldr	r3, [pc, #36]	; (8006490 <HAL_CRC_MspInit+0x28>)
 800646a:	6802      	ldr	r2, [r0, #0]
 800646c:	429a      	cmp	r2, r3
 800646e:	d000      	beq.n	8006472 <HAL_CRC_MspInit+0xa>
 8006470:	4770      	bx	lr
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8006472:	f8d3 2830 	ldr.w	r2, [r3, #2096]	; 0x830
 8006476:	f503 6300 	add.w	r3, r3, #2048	; 0x800
{
 800647a:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 800647c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006480:	631a      	str	r2, [r3, #48]	; 0x30
 8006482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006484:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006488:	9301      	str	r3, [sp, #4]
 800648a:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800648c:	b002      	add	sp, #8
 800648e:	4770      	bx	lr
 8006490:	40023000 	.word	0x40023000

08006494 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC)
 8006494:	4b2b      	ldr	r3, [pc, #172]	; (8006544 <HAL_DAC_MspInit+0xb0>)
 8006496:	6802      	ldr	r2, [r0, #0]
{
 8006498:	b570      	push	{r4, r5, r6, lr}
  if(hdac->Instance==DAC)
 800649a:	429a      	cmp	r2, r3
{
 800649c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800649e:	f04f 0400 	mov.w	r4, #0
 80064a2:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80064a6:	9405      	str	r4, [sp, #20]
 80064a8:	e9cd 4406 	strd	r4, r4, [sp, #24]
  if(hdac->Instance==DAC)
 80064ac:	d001      	beq.n	80064b2 <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80064ae:	b008      	add	sp, #32
 80064b0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC_CLK_ENABLE();
 80064b2:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 80064b6:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80064b8:	a903      	add	r1, sp, #12
    hdma_dac1.Instance = DMA1_Stream5;
 80064ba:	4e23      	ldr	r6, [pc, #140]	; (8006548 <HAL_DAC_MspInit+0xb4>)
    __HAL_RCC_DAC_CLK_ENABLE();
 80064bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80064be:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80064c2:	641a      	str	r2, [r3, #64]	; 0x40
 80064c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80064c6:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 80064ca:	9201      	str	r2, [sp, #4]
 80064cc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80064ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064d0:	f042 0201 	orr.w	r2, r2, #1
 80064d4:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80064d6:	2210      	movs	r2, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80064d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064da:	f003 0301 	and.w	r3, r3, #1
 80064de:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80064e0:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80064e2:	9802      	ldr	r0, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80064e4:	4819      	ldr	r0, [pc, #100]	; (800654c <HAL_DAC_MspInit+0xb8>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80064e6:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80064ea:	f005 f957 	bl	800b79c <HAL_GPIO_Init>
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80064ee:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
    hdma_dac1.Instance = DMA1_Stream5;
 80064f2:	4a17      	ldr	r2, [pc, #92]	; (8006550 <HAL_DAC_MspInit+0xbc>)
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80064f4:	4630      	mov	r0, r6
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80064f6:	6073      	str	r3, [r6, #4]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80064f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_dac1.Instance = DMA1_Stream5;
 80064fc:	6032      	str	r2, [r6, #0]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80064fe:	2240      	movs	r2, #64	; 0x40
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8006500:	6133      	str	r3, [r6, #16]
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 8006502:	2302      	movs	r3, #2
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006504:	60b2      	str	r2, [r6, #8]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006506:	2204      	movs	r2, #4
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 8006508:	62b3      	str	r3, [r6, #40]	; 0x28
    hdma_dac1.Init.MemBurst = DMA_MBURST_INC4;
 800650a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 800650e:	60f4      	str	r4, [r6, #12]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006510:	6174      	str	r4, [r6, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006512:	61b4      	str	r4, [r6, #24]
    hdma_dac1.Init.Mode = DMA_NORMAL;
 8006514:	61f4      	str	r4, [r6, #28]
    hdma_dac1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8006516:	6334      	str	r4, [r6, #48]	; 0x30
    hdma_dac1.Init.MemBurst = DMA_MBURST_INC4;
 8006518:	62f3      	str	r3, [r6, #44]	; 0x2c
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800651a:	e9c6 4208 	strd	r4, r2, [r6, #32]
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 800651e:	f002 fdd1 	bl	80090c4 <HAL_DMA_Init>
 8006522:	b958      	cbnz	r0, 800653c <HAL_DAC_MspInit+0xa8>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8006524:	2200      	movs	r2, #0
 8006526:	2106      	movs	r1, #6
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8006528:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 800652a:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 800652c:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 800652e:	f002 fab7 	bl	8008aa0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006532:	2036      	movs	r0, #54	; 0x36
 8006534:	f002 fafe 	bl	8008b34 <HAL_NVIC_EnableIRQ>
}
 8006538:	b008      	add	sp, #32
 800653a:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800653c:	f7fd fd12 	bl	8003f64 <Error_Handler>
 8006540:	e7f0      	b.n	8006524 <HAL_DAC_MspInit+0x90>
 8006542:	bf00      	nop
 8006544:	40007400 	.word	0x40007400
 8006548:	20002258 	.word	0x20002258
 800654c:	40020000 	.word	0x40020000
 8006550:	40026088 	.word	0x40026088

08006554 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006554:	b530      	push	{r4, r5, lr}
 8006556:	b0b1      	sub	sp, #196	; 0xc4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006558:	2100      	movs	r1, #0
{
 800655a:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800655c:	2290      	movs	r2, #144	; 0x90
 800655e:	a80c      	add	r0, sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006560:	910b      	str	r1, [sp, #44]	; 0x2c
 8006562:	e9cd 1107 	strd	r1, r1, [sp, #28]
 8006566:	e9cd 1109 	strd	r1, r1, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800656a:	f01d ffa5 	bl	80244b8 <memset>
  if(hi2c->Instance==I2C1)
 800656e:	6823      	ldr	r3, [r4, #0]
 8006570:	4a4a      	ldr	r2, [pc, #296]	; (800669c <HAL_I2C_MspInit+0x148>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d007      	beq.n	8006586 <HAL_I2C_MspInit+0x32>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 8006576:	4a4a      	ldr	r2, [pc, #296]	; (80066a0 <HAL_I2C_MspInit+0x14c>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d030      	beq.n	80065de <HAL_I2C_MspInit+0x8a>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
  else if(hi2c->Instance==I2C4)
 800657c:	4a49      	ldr	r2, [pc, #292]	; (80066a4 <HAL_I2C_MspInit+0x150>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d057      	beq.n	8006632 <HAL_I2C_MspInit+0xde>
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8006582:	b031      	add	sp, #196	; 0xc4
 8006584:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8006586:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800658a:	a80c      	add	r0, sp, #48	; 0x30
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800658c:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800658e:	f007 fc43 	bl	800de18 <HAL_RCCEx_PeriphCLKConfig>
 8006592:	2800      	cmp	r0, #0
 8006594:	d178      	bne.n	8006688 <HAL_I2C_MspInit+0x134>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006596:	4c44      	ldr	r4, [pc, #272]	; (80066a8 <HAL_I2C_MspInit+0x154>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8006598:	f44f 7510 	mov.w	r5, #576	; 0x240
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800659c:	2212      	movs	r2, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800659e:	2001      	movs	r0, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80065a0:	6b23      	ldr	r3, [r4, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065a2:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80065a4:	f043 0302 	orr.w	r3, r3, #2
 80065a8:	6323      	str	r3, [r4, #48]	; 0x30
 80065aa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80065ac:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80065b0:	e9cd 5207 	strd	r5, r2, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80065b4:	2203      	movs	r2, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80065b6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80065b8:	2304      	movs	r3, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80065ba:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80065bc:	e9cd 0209 	strd	r0, r2, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065c0:	483a      	ldr	r0, [pc, #232]	; (80066ac <HAL_I2C_MspInit+0x158>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80065c2:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065c4:	f005 f8ea 	bl	800b79c <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 80065c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80065ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80065ce:	6423      	str	r3, [r4, #64]	; 0x40
 80065d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80065d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065d6:	9302      	str	r3, [sp, #8]
 80065d8:	9b02      	ldr	r3, [sp, #8]
}
 80065da:	b031      	add	sp, #196	; 0xc4
 80065dc:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80065de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80065e2:	a80c      	add	r0, sp, #48	; 0x30
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80065e4:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80065e6:	f007 fc17 	bl	800de18 <HAL_RCCEx_PeriphCLKConfig>
 80065ea:	2800      	cmp	r0, #0
 80065ec:	d14f      	bne.n	800668e <HAL_I2C_MspInit+0x13a>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80065ee:	4c2e      	ldr	r4, [pc, #184]	; (80066a8 <HAL_I2C_MspInit+0x154>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80065f0:	2001      	movs	r0, #1
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80065f2:	2203      	movs	r2, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80065f4:	2512      	movs	r5, #18
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80065f6:	6b23      	ldr	r3, [r4, #48]	; 0x30
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80065f8:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80065fa:	f043 0320 	orr.w	r3, r3, #32
 80065fe:	6323      	str	r3, [r4, #48]	; 0x30
 8006600:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006602:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006604:	f003 0320 	and.w	r3, r3, #32
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006608:	4829      	ldr	r0, [pc, #164]	; (80066b0 <HAL_I2C_MspInit+0x15c>)
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800660a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800660c:	2304      	movs	r3, #4
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800660e:	e9cd 2507 	strd	r2, r5, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006612:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006616:	9d03      	ldr	r5, [sp, #12]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006618:	f005 f8c0 	bl	800b79c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800661c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800661e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006622:	6423      	str	r3, [r4, #64]	; 0x40
 8006624:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006626:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800662a:	9304      	str	r3, [sp, #16]
 800662c:	9b04      	ldr	r3, [sp, #16]
}
 800662e:	b031      	add	sp, #196	; 0xc4
 8006630:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8006632:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006636:	a80c      	add	r0, sp, #48	; 0x30
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8006638:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800663a:	f007 fbed 	bl	800de18 <HAL_RCCEx_PeriphCLKConfig>
 800663e:	bb48      	cbnz	r0, 8006694 <HAL_I2C_MspInit+0x140>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006640:	4c19      	ldr	r4, [pc, #100]	; (80066a8 <HAL_I2C_MspInit+0x154>)
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8006642:	f44f 4540 	mov.w	r5, #49152	; 0xc000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006646:	2212      	movs	r2, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006648:	2001      	movs	r0, #1
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800664a:	6b23      	ldr	r3, [r4, #48]	; 0x30
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800664c:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800664e:	f043 0320 	orr.w	r3, r3, #32
 8006652:	6323      	str	r3, [r4, #48]	; 0x30
 8006654:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006656:	f003 0320 	and.w	r3, r3, #32
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800665a:	e9cd 5207 	strd	r5, r2, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800665e:	2203      	movs	r2, #3
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006660:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8006662:	2304      	movs	r3, #4
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006664:	9d05      	ldr	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006666:	e9cd 0209 	strd	r0, r2, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800666a:	4811      	ldr	r0, [pc, #68]	; (80066b0 <HAL_I2C_MspInit+0x15c>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 800666c:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800666e:	f005 f895 	bl	800b79c <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8006672:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006674:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006678:	6423      	str	r3, [r4, #64]	; 0x40
 800667a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800667c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006680:	9306      	str	r3, [sp, #24]
 8006682:	9b06      	ldr	r3, [sp, #24]
}
 8006684:	b031      	add	sp, #196	; 0xc4
 8006686:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8006688:	f7fd fc6c 	bl	8003f64 <Error_Handler>
 800668c:	e783      	b.n	8006596 <HAL_I2C_MspInit+0x42>
      Error_Handler();
 800668e:	f7fd fc69 	bl	8003f64 <Error_Handler>
 8006692:	e7ac      	b.n	80065ee <HAL_I2C_MspInit+0x9a>
      Error_Handler();
 8006694:	f7fd fc66 	bl	8003f64 <Error_Handler>
 8006698:	e7d2      	b.n	8006640 <HAL_I2C_MspInit+0xec>
 800669a:	bf00      	nop
 800669c:	40005400 	.word	0x40005400
 80066a0:	40005800 	.word	0x40005800
 80066a4:	40006000 	.word	0x40006000
 80066a8:	40023800 	.word	0x40023800
 80066ac:	40020400 	.word	0x40020400
 80066b0:	40021400 	.word	0x40021400

080066b4 <HAL_RNG_MspInit>:
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
  if(hrng->Instance==RNG)
 80066b4:	4b08      	ldr	r3, [pc, #32]	; (80066d8 <HAL_RNG_MspInit+0x24>)
 80066b6:	6802      	ldr	r2, [r0, #0]
 80066b8:	429a      	cmp	r2, r3
 80066ba:	d000      	beq.n	80066be <HAL_RNG_MspInit+0xa>
 80066bc:	4770      	bx	lr
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80066be:	4b07      	ldr	r3, [pc, #28]	; (80066dc <HAL_RNG_MspInit+0x28>)
{
 80066c0:	b082      	sub	sp, #8
    __HAL_RCC_RNG_CLK_ENABLE();
 80066c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80066c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066c8:	635a      	str	r2, [r3, #52]	; 0x34
 80066ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066d0:	9301      	str	r3, [sp, #4]
 80066d2:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 80066d4:	b002      	add	sp, #8
 80066d6:	4770      	bx	lr
 80066d8:	50060800 	.word	0x50060800
 80066dc:	40023800 	.word	0x40023800

080066e0 <HAL_SPI_MspInit>:
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI2)
 80066e0:	4a52      	ldr	r2, [pc, #328]	; (800682c <HAL_SPI_MspInit+0x14c>)
 80066e2:	6803      	ldr	r3, [r0, #0]
{
 80066e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hspi->Instance==SPI2)
 80066e6:	4293      	cmp	r3, r2
{
 80066e8:	b08f      	sub	sp, #60	; 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80066ea:	f04f 0400 	mov.w	r4, #0
 80066ee:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 80066f2:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 80066f6:	940d      	str	r4, [sp, #52]	; 0x34
  if(hspi->Instance==SPI2)
 80066f8:	d007      	beq.n	800670a <HAL_SPI_MspInit+0x2a>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 80066fa:	4a4d      	ldr	r2, [pc, #308]	; (8006830 <HAL_SPI_MspInit+0x150>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d038      	beq.n	8006772 <HAL_SPI_MspInit+0x92>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
  else if(hspi->Instance==SPI4)
 8006700:	4a4c      	ldr	r2, [pc, #304]	; (8006834 <HAL_SPI_MspInit+0x154>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d071      	beq.n	80067ea <HAL_SPI_MspInit+0x10a>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8006706:	b00f      	add	sp, #60	; 0x3c
 8006708:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 800670a:	4b4b      	ldr	r3, [pc, #300]	; (8006838 <HAL_SPI_MspInit+0x158>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800670c:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800670e:	210c      	movs	r1, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8006710:	2501      	movs	r5, #1
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006712:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006714:	2705      	movs	r7, #5
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006716:	4849      	ldr	r0, [pc, #292]	; (800683c <HAL_SPI_MspInit+0x15c>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006718:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800671c:	641a      	str	r2, [r3, #64]	; 0x40
 800671e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006720:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8006724:	9201      	str	r2, [sp, #4]
 8006726:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006728:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800672a:	f042 0204 	orr.w	r2, r2, #4
 800672e:	631a      	str	r2, [r3, #48]	; 0x30
 8006730:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006732:	f002 0204 	and.w	r2, r2, #4
 8006736:	9202      	str	r2, [sp, #8]
 8006738:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800673a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800673c:	f042 0208 	orr.w	r2, r2, #8
 8006740:	631a      	str	r2, [r3, #48]	; 0x30
 8006742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8006744:	950c      	str	r5, [sp, #48]	; 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006746:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800674a:	970d      	str	r7, [sp, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800674c:	e9cd 1609 	strd	r1, r6, [sp, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006750:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006752:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006754:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006756:	f005 f821 	bl	800b79c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800675a:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800675c:	a909      	add	r1, sp, #36	; 0x24
 800675e:	4838      	ldr	r0, [pc, #224]	; (8006840 <HAL_SPI_MspInit+0x160>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006760:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006762:	970d      	str	r7, [sp, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006764:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8006766:	e9cd 450b 	strd	r4, r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800676a:	f005 f817 	bl	800b79c <HAL_GPIO_Init>
}
 800676e:	b00f      	add	sp, #60	; 0x3c
 8006770:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 8006772:	4b31      	ldr	r3, [pc, #196]	; (8006838 <HAL_SPI_MspInit+0x158>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006774:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006776:	2104      	movs	r1, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006778:	2503      	movs	r5, #3
    __HAL_RCC_SPI3_CLK_ENABLE();
 800677a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800677c:	2706      	movs	r7, #6
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800677e:	4831      	ldr	r0, [pc, #196]	; (8006844 <HAL_SPI_MspInit+0x164>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8006780:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006784:	641a      	str	r2, [r3, #64]	; 0x40
 8006786:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006788:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 800678c:	9204      	str	r2, [sp, #16]
 800678e:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006790:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006792:	4332      	orrs	r2, r6
 8006794:	631a      	str	r2, [r3, #48]	; 0x30
 8006796:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006798:	4032      	ands	r2, r6
 800679a:	9205      	str	r2, [sp, #20]
 800679c:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800679e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067a0:	430a      	orrs	r2, r1
 80067a2:	631a      	str	r2, [r3, #48]	; 0x30
 80067a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80067a6:	950c      	str	r5, [sp, #48]	; 0x30
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80067a8:	400b      	ands	r3, r1
 80067aa:	9306      	str	r3, [sp, #24]
 80067ac:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80067ae:	2307      	movs	r3, #7
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067b0:	e9cd 1609 	strd	r1, r6, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80067b4:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80067b6:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80067b8:	f004 fff0 	bl	800b79c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80067bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80067c0:	a909      	add	r1, sp, #36	; 0x24
 80067c2:	481e      	ldr	r0, [pc, #120]	; (800683c <HAL_SPI_MspInit+0x15c>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80067c4:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067c6:	e9cd 640a 	strd	r6, r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80067ca:	e9cd 570c 	strd	r5, r7, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80067ce:	f004 ffe5 	bl	800b79c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80067d2:	2310      	movs	r3, #16
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80067d4:	a909      	add	r1, sp, #36	; 0x24
 80067d6:	481b      	ldr	r0, [pc, #108]	; (8006844 <HAL_SPI_MspInit+0x164>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067d8:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80067da:	970d      	str	r7, [sp, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80067dc:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80067de:	e9cd 450b 	strd	r4, r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80067e2:	f004 ffdb 	bl	800b79c <HAL_GPIO_Init>
}
 80067e6:	b00f      	add	sp, #60	; 0x3c
 80067e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI4_CLK_ENABLE();
 80067ea:	4b13      	ldr	r3, [pc, #76]	; (8006838 <HAL_SPI_MspInit+0x158>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067ec:	2002      	movs	r0, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80067ee:	2574      	movs	r5, #116	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80067f0:	2403      	movs	r4, #3
    __HAL_RCC_SPI4_CLK_ENABLE();
 80067f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80067f4:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_SPI4_CLK_ENABLE();
 80067f6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80067fa:	645a      	str	r2, [r3, #68]	; 0x44
 80067fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80067fe:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8006802:	9207      	str	r2, [sp, #28]
 8006804:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006806:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006808:	f042 0210 	orr.w	r2, r2, #16
 800680c:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800680e:	2205      	movs	r2, #5
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006812:	900a      	str	r0, [sp, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006814:	f003 0310 	and.w	r3, r3, #16
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006818:	480b      	ldr	r0, [pc, #44]	; (8006848 <HAL_SPI_MspInit+0x168>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800681a:	9509      	str	r5, [sp, #36]	; 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800681c:	9308      	str	r3, [sp, #32]
 800681e:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8006820:	e9cd 420c 	strd	r4, r2, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006824:	f004 ffba 	bl	800b79c <HAL_GPIO_Init>
}
 8006828:	b00f      	add	sp, #60	; 0x3c
 800682a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800682c:	40003800 	.word	0x40003800
 8006830:	40003c00 	.word	0x40003c00
 8006834:	40013400 	.word	0x40013400
 8006838:	40023800 	.word	0x40023800
 800683c:	40020800 	.word	0x40020800
 8006840:	40020c00 	.word	0x40020c00
 8006844:	40020400 	.word	0x40020400
 8006848:	40021000 	.word	0x40021000

0800684c <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 800684c:	4a73      	ldr	r2, [pc, #460]	; (8006a1c <HAL_TIM_Base_MspInit+0x1d0>)
 800684e:	6803      	ldr	r3, [r0, #0]
{
 8006850:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(htim_base->Instance==TIM1)
 8006852:	4293      	cmp	r3, r2
{
 8006854:	b091      	sub	sp, #68	; 0x44
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006856:	f04f 0400 	mov.w	r4, #0
 800685a:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 800685e:	940d      	str	r4, [sp, #52]	; 0x34
 8006860:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
  if(htim_base->Instance==TIM1)
 8006864:	d021      	beq.n	80068aa <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8006866:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800686a:	d055      	beq.n	8006918 <HAL_TIM_Base_MspInit+0xcc>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 800686c:	4a6c      	ldr	r2, [pc, #432]	; (8006a20 <HAL_TIM_Base_MspInit+0x1d4>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d027      	beq.n	80068c2 <HAL_TIM_Base_MspInit+0x76>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8006872:	4a6c      	ldr	r2, [pc, #432]	; (8006a24 <HAL_TIM_Base_MspInit+0x1d8>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d043      	beq.n	8006900 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM5)
 8006878:	4a6b      	ldr	r2, [pc, #428]	; (8006a28 <HAL_TIM_Base_MspInit+0x1dc>)
 800687a:	4293      	cmp	r3, r2
 800687c:	f000 80a5 	beq.w	80069ca <HAL_TIM_Base_MspInit+0x17e>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8006880:	4a6a      	ldr	r2, [pc, #424]	; (8006a2c <HAL_TIM_Base_MspInit+0x1e0>)
 8006882:	4293      	cmp	r3, r2
 8006884:	f000 80b4 	beq.w	80069f0 <HAL_TIM_Base_MspInit+0x1a4>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 8006888:	4a69      	ldr	r2, [pc, #420]	; (8006a30 <HAL_TIM_Base_MspInit+0x1e4>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d02d      	beq.n	80068ea <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(htim_base->Instance==TIM14)
 800688e:	4a69      	ldr	r2, [pc, #420]	; (8006a34 <HAL_TIM_Base_MspInit+0x1e8>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d114      	bne.n	80068be <HAL_TIM_Base_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8006894:	4b68      	ldr	r3, [pc, #416]	; (8006a38 <HAL_TIM_Base_MspInit+0x1ec>)
 8006896:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006898:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800689c:	641a      	str	r2, [r3, #64]	; 0x40
 800689e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068a4:	930a      	str	r3, [sp, #40]	; 0x28
 80068a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80068a8:	e009      	b.n	80068be <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM1_CLK_ENABLE();
 80068aa:	4b63      	ldr	r3, [pc, #396]	; (8006a38 <HAL_TIM_Base_MspInit+0x1ec>)
 80068ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80068ae:	f042 0201 	orr.w	r2, r2, #1
 80068b2:	645a      	str	r2, [r3, #68]	; 0x44
 80068b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068b6:	f003 0301 	and.w	r3, r3, #1
 80068ba:	9301      	str	r3, [sp, #4]
 80068bc:	9b01      	ldr	r3, [sp, #4]
}
 80068be:	b011      	add	sp, #68	; 0x44
 80068c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 80068c2:	4b5d      	ldr	r3, [pc, #372]	; (8006a38 <HAL_TIM_Base_MspInit+0x1ec>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 80068c4:	4622      	mov	r2, r4
 80068c6:	2106      	movs	r1, #6
 80068c8:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 80068ca:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 80068cc:	f044 0402 	orr.w	r4, r4, #2
 80068d0:	641c      	str	r4, [r3, #64]	; 0x40
 80068d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d4:	f003 0302 	and.w	r3, r3, #2
 80068d8:	9305      	str	r3, [sp, #20]
 80068da:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 80068dc:	f002 f8e0 	bl	8008aa0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80068e0:	201d      	movs	r0, #29
 80068e2:	f002 f927 	bl	8008b34 <HAL_NVIC_EnableIRQ>
}
 80068e6:	b011      	add	sp, #68	; 0x44
 80068e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIM7_CLK_ENABLE();
 80068ea:	4b53      	ldr	r3, [pc, #332]	; (8006a38 <HAL_TIM_Base_MspInit+0x1ec>)
 80068ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068ee:	f042 0220 	orr.w	r2, r2, #32
 80068f2:	641a      	str	r2, [r3, #64]	; 0x40
 80068f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f6:	f003 0320 	and.w	r3, r3, #32
 80068fa:	9309      	str	r3, [sp, #36]	; 0x24
 80068fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068fe:	e7de      	b.n	80068be <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006900:	4b4d      	ldr	r3, [pc, #308]	; (8006a38 <HAL_TIM_Base_MspInit+0x1ec>)
 8006902:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006904:	f042 0204 	orr.w	r2, r2, #4
 8006908:	641a      	str	r2, [r3, #64]	; 0x40
 800690a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800690c:	f003 0304 	and.w	r3, r3, #4
 8006910:	9306      	str	r3, [sp, #24]
 8006912:	9b06      	ldr	r3, [sp, #24]
}
 8006914:	b011      	add	sp, #68	; 0x44
 8006916:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006918:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800691c:	2602      	movs	r6, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800691e:	2701      	movs	r7, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006920:	a90b      	add	r1, sp, #44	; 0x2c
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006922:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006924:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006926:	4845      	ldr	r0, [pc, #276]	; (8006a3c <HAL_TIM_Base_MspInit+0x1f0>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006928:	f042 0201 	orr.w	r2, r2, #1
 800692c:	641a      	str	r2, [r3, #64]	; 0x40
 800692e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006930:	f002 0201 	and.w	r2, r2, #1
 8006934:	9202      	str	r2, [sp, #8]
 8006936:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006938:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800693a:	f042 0201 	orr.w	r2, r2, #1
 800693e:	631a      	str	r2, [r3, #48]	; 0x30
 8006940:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006942:	f002 0201 	and.w	r2, r2, #1
 8006946:	9203      	str	r2, [sp, #12]
 8006948:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800694a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800694c:	f042 0202 	orr.w	r2, r2, #2
 8006950:	631a      	str	r2, [r3, #48]	; 0x30
 8006952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006954:	960c      	str	r6, [sp, #48]	; 0x30
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006956:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800695a:	970f      	str	r7, [sp, #60]	; 0x3c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800695c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800695e:	2320      	movs	r3, #32
 8006960:	930b      	str	r3, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006962:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006964:	f004 ff1a 	bl	800b79c <HAL_GPIO_Init>
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006968:	970f      	str	r7, [sp, #60]	; 0x3c
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800696a:	f44f 6780 	mov.w	r7, #1024	; 0x400
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800696e:	4834      	ldr	r0, [pc, #208]	; (8006a40 <HAL_TIM_Base_MspInit+0x1f4>)
 8006970:	a90b      	add	r1, sp, #44	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006972:	960c      	str	r6, [sp, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006974:	970b      	str	r7, [sp, #44]	; 0x2c
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 8006976:	4e33      	ldr	r6, [pc, #204]	; (8006a44 <HAL_TIM_Base_MspInit+0x1f8>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006978:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800697c:	f004 ff0e 	bl	800b79c <HAL_GPIO_Init>
    hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006980:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 8006984:	4a30      	ldr	r2, [pc, #192]	; (8006a48 <HAL_TIM_Base_MspInit+0x1fc>)
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 8006986:	4630      	mov	r0, r6
    hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006988:	6173      	str	r3, [r6, #20]
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800698a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 800698e:	6032      	str	r2, [r6, #0]
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 8006990:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006994:	61b3      	str	r3, [r6, #24]
    hdma_tim2_up_ch3.Init.Mode = DMA_CIRCULAR;
 8006996:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_tim2_up_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800699a:	6137      	str	r7, [r6, #16]
    hdma_tim2_up_ch3.Init.Priority = DMA_PRIORITY_LOW;
 800699c:	6234      	str	r4, [r6, #32]
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 800699e:	6072      	str	r2, [r6, #4]
    hdma_tim2_up_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80069a0:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_tim2_up_ch3.Init.Mode = DMA_CIRCULAR;
 80069a2:	61f3      	str	r3, [r6, #28]
    hdma_tim2_up_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80069a4:	e9c6 4402 	strd	r4, r4, [r6, #8]
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 80069a8:	f002 fb8c 	bl	80090c4 <HAL_DMA_Init>
 80069ac:	2800      	cmp	r0, #0
 80069ae:	d132      	bne.n	8006a16 <HAL_TIM_Base_MspInit+0x1ca>
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 80069b0:	2200      	movs	r2, #0
 80069b2:	2106      	movs	r1, #6
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up_ch3);
 80069b4:	622e      	str	r6, [r5, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 80069b6:	201c      	movs	r0, #28
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 80069b8:	62ee      	str	r6, [r5, #44]	; 0x2c
 80069ba:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 80069bc:	f002 f870 	bl	8008aa0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80069c0:	201c      	movs	r0, #28
 80069c2:	f002 f8b7 	bl	8008b34 <HAL_NVIC_EnableIRQ>
}
 80069c6:	b011      	add	sp, #68	; 0x44
 80069c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIM5_CLK_ENABLE();
 80069ca:	4b1b      	ldr	r3, [pc, #108]	; (8006a38 <HAL_TIM_Base_MspInit+0x1ec>)
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 80069cc:	4622      	mov	r2, r4
 80069ce:	2105      	movs	r1, #5
 80069d0:	2032      	movs	r0, #50	; 0x32
    __HAL_RCC_TIM5_CLK_ENABLE();
 80069d2:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 80069d4:	f044 0408 	orr.w	r4, r4, #8
 80069d8:	641c      	str	r4, [r3, #64]	; 0x40
 80069da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069dc:	f003 0308 	and.w	r3, r3, #8
 80069e0:	9307      	str	r3, [sp, #28]
 80069e2:	9b07      	ldr	r3, [sp, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 80069e4:	f002 f85c 	bl	8008aa0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80069e8:	2032      	movs	r0, #50	; 0x32
 80069ea:	f002 f8a3 	bl	8008b34 <HAL_NVIC_EnableIRQ>
 80069ee:	e766      	b.n	80068be <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80069f0:	4b11      	ldr	r3, [pc, #68]	; (8006a38 <HAL_TIM_Base_MspInit+0x1ec>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 80069f2:	4622      	mov	r2, r4
 80069f4:	2106      	movs	r1, #6
 80069f6:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 80069f8:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 80069fa:	f044 0410 	orr.w	r4, r4, #16
 80069fe:	641c      	str	r4, [r3, #64]	; 0x40
 8006a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a02:	f003 0310 	and.w	r3, r3, #16
 8006a06:	9308      	str	r3, [sp, #32]
 8006a08:	9b08      	ldr	r3, [sp, #32]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8006a0a:	f002 f849 	bl	8008aa0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006a0e:	2036      	movs	r0, #54	; 0x36
 8006a10:	f002 f890 	bl	8008b34 <HAL_NVIC_EnableIRQ>
 8006a14:	e753      	b.n	80068be <HAL_TIM_Base_MspInit+0x72>
      Error_Handler();
 8006a16:	f7fd faa5 	bl	8003f64 <Error_Handler>
 8006a1a:	e7c9      	b.n	80069b0 <HAL_TIM_Base_MspInit+0x164>
 8006a1c:	40010000 	.word	0x40010000
 8006a20:	40000400 	.word	0x40000400
 8006a24:	40000800 	.word	0x40000800
 8006a28:	40000c00 	.word	0x40000c00
 8006a2c:	40001000 	.word	0x40001000
 8006a30:	40001400 	.word	0x40001400
 8006a34:	40002000 	.word	0x40002000
 8006a38:	40023800 	.word	0x40023800
 8006a3c:	40020000 	.word	0x40020000
 8006a40:	40020400 	.word	0x40020400
 8006a44:	200022b8 	.word	0x200022b8
 8006a48:	40026028 	.word	0x40026028

08006a4c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM3)
 8006a4c:	491d      	ldr	r1, [pc, #116]	; (8006ac4 <HAL_TIM_MspPostInit+0x78>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a4e:	2300      	movs	r3, #0
  if(htim->Instance==TIM3)
 8006a50:	6802      	ldr	r2, [r0, #0]
{
 8006a52:	b510      	push	{r4, lr}
  if(htim->Instance==TIM3)
 8006a54:	428a      	cmp	r2, r1
{
 8006a56:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a58:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8006a5c:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8006a60:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM3)
 8006a62:	d004      	beq.n	8006a6e <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(htim->Instance==TIM4)
 8006a64:	4b18      	ldr	r3, [pc, #96]	; (8006ac8 <HAL_TIM_MspPostInit+0x7c>)
 8006a66:	429a      	cmp	r2, r3
 8006a68:	d016      	beq.n	8006a98 <HAL_TIM_MspPostInit+0x4c>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8006a6a:	b008      	add	sp, #32
 8006a6c:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006a6e:	4b17      	ldr	r3, [pc, #92]	; (8006acc <HAL_TIM_MspPostInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8006a70:	2080      	movs	r0, #128	; 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a72:	2402      	movs	r4, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006a74:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006a76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a78:	f042 0204 	orr.w	r2, r2, #4
 8006a7c:	631a      	str	r2, [r3, #48]	; 0x30
 8006a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8006a80:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006a82:	f003 0304 	and.w	r3, r3, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006a86:	4812      	ldr	r0, [pc, #72]	; (8006ad0 <HAL_TIM_MspPostInit+0x84>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a88:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006a8a:	9301      	str	r3, [sp, #4]
 8006a8c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006a8e:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006a90:	f004 fe84 	bl	800b79c <HAL_GPIO_Init>
}
 8006a94:	b008      	add	sp, #32
 8006a96:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006a98:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a9c:	2402      	movs	r4, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006a9e:	f44f 7080 	mov.w	r0, #256	; 0x100
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006aa2:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006aa4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006aa6:	4322      	orrs	r2, r4
 8006aa8:	631a      	str	r2, [r3, #48]	; 0x30
 8006aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006aac:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006aae:	4023      	ands	r3, r4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006ab0:	4808      	ldr	r0, [pc, #32]	; (8006ad4 <HAL_TIM_MspPostInit+0x88>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ab2:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006ab4:	9302      	str	r3, [sp, #8]
 8006ab6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006ab8:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006aba:	f004 fe6f 	bl	800b79c <HAL_GPIO_Init>
}
 8006abe:	b008      	add	sp, #32
 8006ac0:	bd10      	pop	{r4, pc}
 8006ac2:	bf00      	nop
 8006ac4:	40000400 	.word	0x40000400
 8006ac8:	40000800 	.word	0x40000800
 8006acc:	40023800 	.word	0x40023800
 8006ad0:	40020800 	.word	0x40020800
 8006ad4:	40020400 	.word	0x40020400

08006ad8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006ad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006adc:	b0bc      	sub	sp, #240	; 0xf0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ade:	2100      	movs	r1, #0
{
 8006ae0:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006ae2:	2290      	movs	r2, #144	; 0x90
 8006ae4:	a818      	add	r0, sp, #96	; 0x60
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ae6:	9117      	str	r1, [sp, #92]	; 0x5c
 8006ae8:	e9cd 1113 	strd	r1, r1, [sp, #76]	; 0x4c
 8006aec:	e9cd 1115 	strd	r1, r1, [sp, #84]	; 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006af0:	f01d fce2 	bl	80244b8 <memset>
  if(huart->Instance==UART4)
 8006af4:	6823      	ldr	r3, [r4, #0]
 8006af6:	4aa2      	ldr	r2, [pc, #648]	; (8006d80 <HAL_UART_MspInit+0x2a8>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d070      	beq.n	8006bde <HAL_UART_MspInit+0x106>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
  else if(huart->Instance==UART5)
 8006afc:	4aa1      	ldr	r2, [pc, #644]	; (8006d84 <HAL_UART_MspInit+0x2ac>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	f000 80c1 	beq.w	8006c86 <HAL_UART_MspInit+0x1ae>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
  else if(huart->Instance==UART7)
 8006b04:	4aa0      	ldr	r2, [pc, #640]	; (8006d88 <HAL_UART_MspInit+0x2b0>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	f000 815e 	beq.w	8006dc8 <HAL_UART_MspInit+0x2f0>

  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
  else if(huart->Instance==UART8)
 8006b0c:	4a9f      	ldr	r2, [pc, #636]	; (8006d8c <HAL_UART_MspInit+0x2b4>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d00e      	beq.n	8006b30 <HAL_UART_MspInit+0x58>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
  /* USER CODE BEGIN UART8_MspInit 1 */

  /* USER CODE END UART8_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 8006b12:	4a9f      	ldr	r2, [pc, #636]	; (8006d90 <HAL_UART_MspInit+0x2b8>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	f000 818e 	beq.w	8006e36 <HAL_UART_MspInit+0x35e>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 8006b1a:	4a9e      	ldr	r2, [pc, #632]	; (8006d94 <HAL_UART_MspInit+0x2bc>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	f000 81b4 	beq.w	8006e8a <HAL_UART_MspInit+0x3b2>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
  else if(huart->Instance==USART6)
 8006b22:	4a9d      	ldr	r2, [pc, #628]	; (8006d98 <HAL_UART_MspInit+0x2c0>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	f000 81df 	beq.w	8006ee8 <HAL_UART_MspInit+0x410>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8006b2a:	b03c      	add	sp, #240	; 0xf0
 8006b2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8006b30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006b34:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8006b36:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006b38:	f007 f96e 	bl	800de18 <HAL_RCCEx_PeriphCLKConfig>
 8006b3c:	2800      	cmp	r0, #0
 8006b3e:	f040 8261 	bne.w	8007004 <HAL_UART_MspInit+0x52c>
    __HAL_RCC_UART8_CLK_ENABLE();
 8006b42:	4b96      	ldr	r3, [pc, #600]	; (8006d9c <HAL_UART_MspInit+0x2c4>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006b44:	2201      	movs	r2, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b46:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8006b48:	2708      	movs	r7, #8
    __HAL_RCC_UART8_CLK_ENABLE();
 8006b4a:	6c19      	ldr	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b4c:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006b4e:	4894      	ldr	r0, [pc, #592]	; (8006da0 <HAL_UART_MspInit+0x2c8>)
    __HAL_RCC_UART8_CLK_ENABLE();
 8006b50:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8006b54:	6419      	str	r1, [r3, #64]	; 0x40
 8006b56:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006b58:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8006b5c:	910a      	str	r1, [sp, #40]	; 0x28
 8006b5e:	990a      	ldr	r1, [sp, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006b60:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006b62:	f041 0110 	orr.w	r1, r1, #16
 8006b66:	6319      	str	r1, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006b68:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8006b6c:	9717      	str	r7, [sp, #92]	; 0x5c
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006b6e:	f003 0310 	and.w	r3, r3, #16
 8006b72:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b76:	e9cd 2513 	strd	r2, r5, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8006b7a:	e9cd 2215 	strd	r2, r2, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006b7e:	f004 fe0d 	bl	800b79c <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006b82:	4887      	ldr	r0, [pc, #540]	; (8006da0 <HAL_UART_MspInit+0x2c8>)
 8006b84:	a913      	add	r1, sp, #76	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8006b86:	9717      	str	r7, [sp, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b88:	e9cd 5513 	strd	r5, r5, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006b8c:	e9cd 6515 	strd	r6, r5, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006b90:	f004 fe04 	bl	800b79c <HAL_GPIO_Init>
    hdma_uart8_rx.Instance = DMA1_Stream6;
 8006b94:	4d83      	ldr	r5, [pc, #524]	; (8006da4 <HAL_UART_MspInit+0x2cc>)
 8006b96:	4a84      	ldr	r2, [pc, #528]	; (8006da8 <HAL_UART_MspInit+0x2d0>)
    hdma_uart8_rx.Init.Channel = DMA_CHANNEL_5;
 8006b98:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 8006b9c:	4628      	mov	r0, r5
    hdma_uart8_rx.Init.Channel = DMA_CHANNEL_5;
 8006b9e:	e9c5 2300 	strd	r2, r3, [r5]
    hdma_uart8_rx.Init.Mode = DMA_CIRCULAR;
 8006ba2:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006ba6:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_uart8_rx.Init.Mode = DMA_CIRCULAR;
 8006baa:	61eb      	str	r3, [r5, #28]
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006bac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006bb0:	612a      	str	r2, [r5, #16]
    hdma_uart8_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006bb2:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_uart8_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006bb6:	e9c5 6605 	strd	r6, r6, [r5, #20]
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006bba:	e9c5 3608 	strd	r3, r6, [r5, #32]
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 8006bbe:	f002 fa81 	bl	80090c4 <HAL_DMA_Init>
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	f040 8221 	bne.w	800700a <HAL_UART_MspInit+0x532>
    HAL_NVIC_SetPriority(UART8_IRQn, 3, 0);
 8006bc8:	2200      	movs	r2, #0
 8006bca:	2103      	movs	r1, #3
 8006bcc:	2053      	movs	r0, #83	; 0x53
    __HAL_LINKDMA(huart,hdmarx,hdma_uart8_rx);
 8006bce:	6725      	str	r5, [r4, #112]	; 0x70
 8006bd0:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(UART8_IRQn, 3, 0);
 8006bd2:	f001 ff65 	bl	8008aa0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 8006bd6:	2053      	movs	r0, #83	; 0x53
 8006bd8:	f001 ffac 	bl	8008b34 <HAL_NVIC_EnableIRQ>
 8006bdc:	e7a5      	b.n	8006b2a <HAL_UART_MspInit+0x52>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8006bde:	f44f 7300 	mov.w	r3, #512	; 0x200
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006be2:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8006be4:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006be6:	f007 f917 	bl	800de18 <HAL_RCCEx_PeriphCLKConfig>
 8006bea:	2800      	cmp	r0, #0
 8006bec:	f040 8179 	bne.w	8006ee2 <HAL_UART_MspInit+0x40a>
    __HAL_RCC_UART4_CLK_ENABLE();
 8006bf0:	4b6a      	ldr	r3, [pc, #424]	; (8006d9c <HAL_UART_MspInit+0x2c4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bf2:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bf4:	2600      	movs	r6, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006bf6:	2503      	movs	r5, #3
    __HAL_RCC_UART4_CLK_ENABLE();
 8006bf8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8006bfa:	2408      	movs	r4, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006bfc:	a913      	add	r1, sp, #76	; 0x4c
 8006bfe:	486b      	ldr	r0, [pc, #428]	; (8006dac <HAL_UART_MspInit+0x2d4>)
    __HAL_RCC_UART4_CLK_ENABLE();
 8006c00:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8006c04:	641a      	str	r2, [r3, #64]	; 0x40
 8006c06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006c08:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8006c0c:	9201      	str	r2, [sp, #4]
 8006c0e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c12:	f042 0201 	orr.w	r2, r2, #1
 8006c16:	631a      	str	r2, [r3, #48]	; 0x30
 8006c18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c1a:	f002 0201 	and.w	r2, r2, #1
 8006c1e:	9202      	str	r2, [sp, #8]
 8006c20:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006c22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c24:	433a      	orrs	r2, r7
 8006c26:	631a      	str	r2, [r3, #48]	; 0x30
 8006c28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c2a:	403a      	ands	r2, r7
 8006c2c:	9203      	str	r2, [sp, #12]
 8006c2e:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006c30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c32:	f042 0204 	orr.w	r2, r2, #4
 8006c36:	631a      	str	r2, [r3, #48]	; 0x30
 8006c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c3a:	9516      	str	r5, [sp, #88]	; 0x58
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006c3c:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8006c40:	9417      	str	r4, [sp, #92]	; 0x5c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006c42:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 8006c44:	f248 0301 	movw	r3, #32769	; 0x8001
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006c48:	9a04      	ldr	r2, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 8006c4a:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c4c:	e9cd 7614 	strd	r7, r6, [sp, #80]	; 0x50
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c50:	f004 fda4 	bl	800b79c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8006c54:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c58:	a913      	add	r1, sp, #76	; 0x4c
 8006c5a:	4855      	ldr	r0, [pc, #340]	; (8006db0 <HAL_UART_MspInit+0x2d8>)
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8006c5c:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c5e:	e9cd 7614 	strd	r7, r6, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8006c62:	e9cd 5416 	strd	r5, r4, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c66:	f004 fd99 	bl	800b79c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006c6a:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c6e:	a913      	add	r1, sp, #76	; 0x4c
 8006c70:	4850      	ldr	r0, [pc, #320]	; (8006db4 <HAL_UART_MspInit+0x2dc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c72:	9714      	str	r7, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8006c74:	9417      	str	r4, [sp, #92]	; 0x5c
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006c76:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c78:	e9cd 6515 	strd	r6, r5, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c7c:	f004 fd8e 	bl	800b79c <HAL_GPIO_Init>
}
 8006c80:	b03c      	add	sp, #240	; 0xf0
 8006c82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8006c86:	f44f 6380 	mov.w	r3, #1024	; 0x400
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006c8a:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8006c8c:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006c8e:	f007 f8c3 	bl	800de18 <HAL_RCCEx_PeriphCLKConfig>
 8006c92:	2800      	cmp	r0, #0
 8006c94:	f040 81b0 	bne.w	8006ff8 <HAL_UART_MspInit+0x520>
    __HAL_RCC_UART5_CLK_ENABLE();
 8006c98:	4b40      	ldr	r3, [pc, #256]	; (8006d9c <HAL_UART_MspInit+0x2c4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c9a:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c9c:	2500      	movs	r5, #0
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8006c9e:	f44f 5780 	mov.w	r7, #4096	; 0x1000
    __HAL_RCC_UART5_CLK_ENABLE();
 8006ca2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ca4:	f04f 0808 	mov.w	r8, #8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006ca8:	a913      	add	r1, sp, #76	; 0x4c
 8006caa:	4841      	ldr	r0, [pc, #260]	; (8006db0 <HAL_UART_MspInit+0x2d8>)
    __HAL_RCC_UART5_CLK_ENABLE();
 8006cac:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006cb0:	641a      	str	r2, [r3, #64]	; 0x40
 8006cb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006cb4:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8006cb8:	9205      	str	r2, [sp, #20]
 8006cba:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006cbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006cbe:	4332      	orrs	r2, r6
 8006cc0:	631a      	str	r2, [r3, #48]	; 0x30
 8006cc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006cc4:	4032      	ands	r2, r6
 8006cc6:	9206      	str	r2, [sp, #24]
 8006cc8:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006cca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ccc:	f042 0204 	orr.w	r2, r2, #4
 8006cd0:	631a      	str	r2, [r3, #48]	; 0x30
 8006cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cd4:	9515      	str	r5, [sp, #84]	; 0x54
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006cd6:	f003 0304 	and.w	r3, r3, #4
 8006cda:	9307      	str	r3, [sp, #28]
 8006cdc:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006cde:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ce0:	e9cd 7613 	strd	r7, r6, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ce4:	e9cd 3816 	strd	r3, r8, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006ce8:	f004 fd58 	bl	800b79c <HAL_GPIO_Init>
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006cec:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006cee:	4831      	ldr	r0, [pc, #196]	; (8006db4 <HAL_UART_MspInit+0x2dc>)
 8006cf0:	a913      	add	r1, sp, #76	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006cf2:	9614      	str	r6, [sp, #80]	; 0x50
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006cf4:	9616      	str	r6, [sp, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006cf6:	9315      	str	r3, [sp, #84]	; 0x54
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8006cf8:	4e2f      	ldr	r6, [pc, #188]	; (8006db8 <HAL_UART_MspInit+0x2e0>)
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8006cfa:	9713      	str	r7, [sp, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8006cfc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d00:	f004 fd4c 	bl	800b79c <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8006d04:	4a2d      	ldr	r2, [pc, #180]	; (8006dbc <HAL_UART_MspInit+0x2e4>)
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8006d06:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8006d0a:	4630      	mov	r0, r6
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006d0c:	60b5      	str	r5, [r6, #8]
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8006d0e:	6032      	str	r2, [r6, #0]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006d10:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8006d14:	6073      	str	r3, [r6, #4]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8006d16:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006d1a:	60f5      	str	r5, [r6, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006d1c:	e9c6 2504 	strd	r2, r5, [r6, #16]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8006d20:	e9c6 5306 	strd	r5, r3, [r6, #24]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006d24:	e9c6 5508 	strd	r5, r5, [r6, #32]
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8006d28:	f002 f9cc 	bl	80090c4 <HAL_DMA_Init>
 8006d2c:	2800      	cmp	r0, #0
 8006d2e:	f040 8160 	bne.w	8006ff2 <HAL_UART_MspInit+0x51a>
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8006d32:	4d23      	ldr	r5, [pc, #140]	; (8006dc0 <HAL_UART_MspInit+0x2e8>)
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 8006d34:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8006d38:	4922      	ldr	r1, [pc, #136]	; (8006dc4 <HAL_UART_MspInit+0x2ec>)
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006d3a:	2300      	movs	r3, #0
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 8006d3c:	606a      	str	r2, [r5, #4]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006d3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8006d42:	6029      	str	r1, [r5, #0]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006d44:	2140      	movs	r1, #64	; 0x40
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8006d46:	4628      	mov	r0, r5
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 8006d48:	6726      	str	r6, [r4, #112]	; 0x70
 8006d4a:	63b4      	str	r4, [r6, #56]	; 0x38
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006d4c:	60eb      	str	r3, [r5, #12]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006d4e:	616b      	str	r3, [r5, #20]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006d50:	60a9      	str	r1, [r5, #8]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006d52:	61ab      	str	r3, [r5, #24]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006d54:	612a      	str	r2, [r5, #16]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006d56:	626b      	str	r3, [r5, #36]	; 0x24
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006d58:	e9c5 3307 	strd	r3, r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8006d5c:	f002 f9b2 	bl	80090c4 <HAL_DMA_Init>
 8006d60:	2800      	cmp	r0, #0
 8006d62:	f040 8143 	bne.w	8006fec <HAL_UART_MspInit+0x514>
    HAL_NVIC_SetPriority(UART5_IRQn, 7, 0);
 8006d66:	2200      	movs	r2, #0
 8006d68:	2107      	movs	r1, #7
 8006d6a:	2035      	movs	r0, #53	; 0x35
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 8006d6c:	66e5      	str	r5, [r4, #108]	; 0x6c
 8006d6e:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 7, 0);
 8006d70:	f001 fe96 	bl	8008aa0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8006d74:	2035      	movs	r0, #53	; 0x35
 8006d76:	f001 fedd 	bl	8008b34 <HAL_NVIC_EnableIRQ>
}
 8006d7a:	b03c      	add	sp, #240	; 0xf0
 8006d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d80:	40004c00 	.word	0x40004c00
 8006d84:	40005000 	.word	0x40005000
 8006d88:	40007800 	.word	0x40007800
 8006d8c:	40007c00 	.word	0x40007c00
 8006d90:	40004400 	.word	0x40004400
 8006d94:	40004800 	.word	0x40004800
 8006d98:	40011400 	.word	0x40011400
 8006d9c:	40023800 	.word	0x40023800
 8006da0:	40021000 	.word	0x40021000
 8006da4:	200023d8 	.word	0x200023d8
 8006da8:	400260a0 	.word	0x400260a0
 8006dac:	40020000 	.word	0x40020000
 8006db0:	40020400 	.word	0x40020400
 8006db4:	40020800 	.word	0x40020800
 8006db8:	20002318 	.word	0x20002318
 8006dbc:	40026010 	.word	0x40026010
 8006dc0:	20002378 	.word	0x20002378
 8006dc4:	400260b8 	.word	0x400260b8
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8006dc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006dcc:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8006dce:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006dd0:	f007 f822 	bl	800de18 <HAL_RCCEx_PeriphCLKConfig>
 8006dd4:	2800      	cmp	r0, #0
 8006dd6:	f040 8112 	bne.w	8006ffe <HAL_UART_MspInit+0x526>
    __HAL_RCC_UART7_CLK_ENABLE();
 8006dda:	4b8f      	ldr	r3, [pc, #572]	; (8007018 <HAL_UART_MspInit+0x540>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8006ddc:	2140      	movs	r1, #64	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8006dde:	2401      	movs	r4, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006de0:	2502      	movs	r5, #2
    __HAL_RCC_UART7_CLK_ENABLE();
 8006de2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8006de4:	2608      	movs	r6, #8
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006de6:	488d      	ldr	r0, [pc, #564]	; (800701c <HAL_UART_MspInit+0x544>)
    __HAL_RCC_UART7_CLK_ENABLE();
 8006de8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006dec:	641a      	str	r2, [r3, #64]	; 0x40
 8006dee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006df0:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8006df4:	9208      	str	r2, [sp, #32]
 8006df6:	9a08      	ldr	r2, [sp, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006df8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006dfa:	f042 0220 	orr.w	r2, r2, #32
 8006dfe:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e00:	2200      	movs	r2, #0
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8006e04:	9113      	str	r1, [sp, #76]	; 0x4c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006e06:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006e08:	f003 0320 	and.w	r3, r3, #32
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e0c:	9215      	str	r2, [sp, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e0e:	9514      	str	r5, [sp, #80]	; 0x50
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006e10:	9309      	str	r3, [sp, #36]	; 0x24
 8006e12:	9b09      	ldr	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8006e14:	e9cd 4616 	strd	r4, r6, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006e18:	f004 fcc0 	bl	800b79c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8006e1c:	2380      	movs	r3, #128	; 0x80
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006e1e:	a913      	add	r1, sp, #76	; 0x4c
 8006e20:	487e      	ldr	r0, [pc, #504]	; (800701c <HAL_UART_MspInit+0x544>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e22:	9514      	str	r5, [sp, #80]	; 0x50
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8006e24:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8006e26:	9617      	str	r6, [sp, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8006e28:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006e2c:	f004 fcb6 	bl	800b79c <HAL_GPIO_Init>
}
 8006e30:	b03c      	add	sp, #240	; 0xf0
 8006e32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8006e36:	2380      	movs	r3, #128	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006e38:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8006e3a:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006e3c:	f006 ffec 	bl	800de18 <HAL_RCCEx_PeriphCLKConfig>
 8006e40:	2800      	cmp	r0, #0
 8006e42:	f040 80e5 	bne.w	8007010 <HAL_UART_MspInit+0x538>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006e46:	4b74      	ldr	r3, [pc, #464]	; (8007018 <HAL_UART_MspInit+0x540>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e48:	2002      	movs	r0, #2
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8006e4a:	2570      	movs	r5, #112	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e4c:	2400      	movs	r4, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 8006e4e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006e50:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_USART2_CLK_ENABLE();
 8006e52:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8006e56:	641a      	str	r2, [r3, #64]	; 0x40
 8006e58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e5a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8006e5e:	920c      	str	r2, [sp, #48]	; 0x30
 8006e60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006e62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e64:	f042 0208 	orr.w	r2, r2, #8
 8006e68:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e6a:	2203      	movs	r2, #3
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e6e:	9014      	str	r0, [sp, #80]	; 0x50
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006e70:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006e74:	486a      	ldr	r0, [pc, #424]	; (8007020 <HAL_UART_MspInit+0x548>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8006e76:	9513      	str	r5, [sp, #76]	; 0x4c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006e78:	930d      	str	r3, [sp, #52]	; 0x34
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006e7a:	2307      	movs	r3, #7
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006e7c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006e7e:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e80:	e9cd 4215 	strd	r4, r2, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006e84:	f004 fc8a 	bl	800b79c <HAL_GPIO_Init>
 8006e88:	e64f      	b.n	8006b2a <HAL_UART_MspInit+0x52>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8006e8a:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006e8e:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8006e90:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006e92:	f006 ffc1 	bl	800de18 <HAL_RCCEx_PeriphCLKConfig>
 8006e96:	2800      	cmp	r0, #0
 8006e98:	f040 809c 	bne.w	8006fd4 <HAL_UART_MspInit+0x4fc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8006e9c:	4b5e      	ldr	r3, [pc, #376]	; (8007018 <HAL_UART_MspInit+0x540>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006e9e:	2012      	movs	r0, #18
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8006ea0:	f44f 7540 	mov.w	r5, #768	; 0x300
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ea4:	2400      	movs	r4, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 8006ea6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006ea8:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_USART3_CLK_ENABLE();
 8006eaa:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006eae:	641a      	str	r2, [r3, #64]	; 0x40
 8006eb0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006eb2:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8006eb6:	920e      	str	r2, [sp, #56]	; 0x38
 8006eb8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006eba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ebc:	f042 0208 	orr.w	r2, r2, #8
 8006ec0:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ec2:	2203      	movs	r2, #3
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006ec6:	9014      	str	r0, [sp, #80]	; 0x50
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006ec8:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006ecc:	4854      	ldr	r0, [pc, #336]	; (8007020 <HAL_UART_MspInit+0x548>)
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8006ece:	9513      	str	r5, [sp, #76]	; 0x4c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006ed0:	930f      	str	r3, [sp, #60]	; 0x3c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006ed2:	2307      	movs	r3, #7
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006ed4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006ed6:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ed8:	e9cd 4215 	strd	r4, r2, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006edc:	f004 fc5e 	bl	800b79c <HAL_GPIO_Init>
 8006ee0:	e623      	b.n	8006b2a <HAL_UART_MspInit+0x52>
      Error_Handler();
 8006ee2:	f7fd f83f 	bl	8003f64 <Error_Handler>
 8006ee6:	e683      	b.n	8006bf0 <HAL_UART_MspInit+0x118>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8006ee8:	f44f 6300 	mov.w	r3, #2048	; 0x800
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006eec:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8006eee:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006ef0:	f006 ff92 	bl	800de18 <HAL_RCCEx_PeriphCLKConfig>
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	d176      	bne.n	8006fe6 <HAL_UART_MspInit+0x50e>
    __HAL_RCC_USART6_CLK_ENABLE();
 8006ef8:	4b47      	ldr	r3, [pc, #284]	; (8007018 <HAL_UART_MspInit+0x540>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8006efa:	2140      	movs	r1, #64	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006efc:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006efe:	2500      	movs	r5, #0
    __HAL_RCC_USART6_CLK_ENABLE();
 8006f00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8006f02:	2708      	movs	r7, #8
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006f04:	4847      	ldr	r0, [pc, #284]	; (8007024 <HAL_UART_MspInit+0x54c>)
    __HAL_RCC_USART6_CLK_ENABLE();
 8006f06:	f042 0220 	orr.w	r2, r2, #32
 8006f0a:	645a      	str	r2, [r3, #68]	; 0x44
 8006f0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f0e:	f002 0220 	and.w	r2, r2, #32
 8006f12:	9210      	str	r2, [sp, #64]	; 0x40
 8006f14:	9a10      	ldr	r2, [sp, #64]	; 0x40
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006f16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f18:	f042 0204 	orr.w	r2, r2, #4
 8006f1c:	631a      	str	r2, [r3, #48]	; 0x30
 8006f1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f20:	f002 0204 	and.w	r2, r2, #4
 8006f24:	9211      	str	r2, [sp, #68]	; 0x44
 8006f26:	9a11      	ldr	r2, [sp, #68]	; 0x44
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006f28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f2a:	430a      	orrs	r2, r1
 8006f2c:	631a      	str	r2, [r3, #48]	; 0x30
 8006f2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f30:	9515      	str	r5, [sp, #84]	; 0x54
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006f32:	400b      	ands	r3, r1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f34:	9516      	str	r5, [sp, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8006f36:	9717      	str	r7, [sp, #92]	; 0x5c
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006f38:	9312      	str	r3, [sp, #72]	; 0x48
 8006f3a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f3c:	e9cd 1613 	strd	r1, r6, [sp, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006f40:	a913      	add	r1, sp, #76	; 0x4c
 8006f42:	f004 fc2b 	bl	800b79c <HAL_GPIO_Init>
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006f46:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006f48:	4837      	ldr	r0, [pc, #220]	; (8007028 <HAL_UART_MspInit+0x550>)
 8006f4a:	a913      	add	r1, sp, #76	; 0x4c
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006f4c:	9315      	str	r3, [sp, #84]	; 0x54
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006f4e:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f52:	9614      	str	r6, [sp, #80]	; 0x50
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006f54:	9313      	str	r3, [sp, #76]	; 0x4c
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8006f56:	4e35      	ldr	r6, [pc, #212]	; (800702c <HAL_UART_MspInit+0x554>)
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8006f58:	e9cd 5716 	strd	r5, r7, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006f5c:	f004 fc1e 	bl	800b79c <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8006f60:	4a33      	ldr	r2, [pc, #204]	; (8007030 <HAL_UART_MspInit+0x558>)
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8006f62:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8006f66:	4630      	mov	r0, r6
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8006f68:	e886 002c 	stmia.w	r6, {r2, r3, r5}
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8006f6c:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006f70:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8006f74:	61f3      	str	r3, [r6, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006f76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006f7a:	e9c6 5203 	strd	r5, r2, [r6, #12]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006f7e:	e9c6 5505 	strd	r5, r5, [r6, #20]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006f82:	e9c6 3508 	strd	r3, r5, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8006f86:	f002 f89d 	bl	80090c4 <HAL_DMA_Init>
 8006f8a:	bb48      	cbnz	r0, 8006fe0 <HAL_UART_MspInit+0x508>
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8006f8c:	4d29      	ldr	r5, [pc, #164]	; (8007034 <HAL_UART_MspInit+0x55c>)
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8006f8e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8006f92:	4929      	ldr	r1, [pc, #164]	; (8007038 <HAL_UART_MspInit+0x560>)
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006f94:	2300      	movs	r3, #0
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8006f96:	606a      	str	r2, [r5, #4]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006f98:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8006f9c:	6029      	str	r1, [r5, #0]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006f9e:	2140      	movs	r1, #64	; 0x40
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006fa0:	612a      	str	r2, [r5, #16]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006fa2:	2204      	movs	r2, #4
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006fa4:	60a9      	str	r1, [r5, #8]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006fa6:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006faa:	60eb      	str	r3, [r5, #12]
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8006fac:	4628      	mov	r0, r5
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006fae:	616b      	str	r3, [r5, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006fb0:	61ab      	str	r3, [r5, #24]
    hdma_usart6_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8006fb2:	632b      	str	r3, [r5, #48]	; 0x30
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006fb4:	626a      	str	r2, [r5, #36]	; 0x24
    hdma_usart6_tx.Init.MemBurst = DMA_MBURST_INC4;
 8006fb6:	2203      	movs	r2, #3
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8006fb8:	6726      	str	r6, [r4, #112]	; 0x70
 8006fba:	63b4      	str	r4, [r6, #56]	; 0x38
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006fbc:	e9c5 3107 	strd	r3, r1, [r5, #28]
    hdma_usart6_tx.Init.MemBurst = DMA_MBURST_INC4;
 8006fc0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8006fc4:	e9c5 230a 	strd	r2, r3, [r5, #40]	; 0x28
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8006fc8:	f002 f87c 	bl	80090c4 <HAL_DMA_Init>
 8006fcc:	b928      	cbnz	r0, 8006fda <HAL_UART_MspInit+0x502>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 8006fce:	66e5      	str	r5, [r4, #108]	; 0x6c
 8006fd0:	63ac      	str	r4, [r5, #56]	; 0x38
}
 8006fd2:	e5aa      	b.n	8006b2a <HAL_UART_MspInit+0x52>
      Error_Handler();
 8006fd4:	f7fc ffc6 	bl	8003f64 <Error_Handler>
 8006fd8:	e760      	b.n	8006e9c <HAL_UART_MspInit+0x3c4>
      Error_Handler();
 8006fda:	f7fc ffc3 	bl	8003f64 <Error_Handler>
 8006fde:	e7f6      	b.n	8006fce <HAL_UART_MspInit+0x4f6>
      Error_Handler();
 8006fe0:	f7fc ffc0 	bl	8003f64 <Error_Handler>
 8006fe4:	e7d2      	b.n	8006f8c <HAL_UART_MspInit+0x4b4>
      Error_Handler();
 8006fe6:	f7fc ffbd 	bl	8003f64 <Error_Handler>
 8006fea:	e785      	b.n	8006ef8 <HAL_UART_MspInit+0x420>
      Error_Handler();
 8006fec:	f7fc ffba 	bl	8003f64 <Error_Handler>
 8006ff0:	e6b9      	b.n	8006d66 <HAL_UART_MspInit+0x28e>
      Error_Handler();
 8006ff2:	f7fc ffb7 	bl	8003f64 <Error_Handler>
 8006ff6:	e69c      	b.n	8006d32 <HAL_UART_MspInit+0x25a>
      Error_Handler();
 8006ff8:	f7fc ffb4 	bl	8003f64 <Error_Handler>
 8006ffc:	e64c      	b.n	8006c98 <HAL_UART_MspInit+0x1c0>
      Error_Handler();
 8006ffe:	f7fc ffb1 	bl	8003f64 <Error_Handler>
 8007002:	e6ea      	b.n	8006dda <HAL_UART_MspInit+0x302>
      Error_Handler();
 8007004:	f7fc ffae 	bl	8003f64 <Error_Handler>
 8007008:	e59b      	b.n	8006b42 <HAL_UART_MspInit+0x6a>
      Error_Handler();
 800700a:	f7fc ffab 	bl	8003f64 <Error_Handler>
 800700e:	e5db      	b.n	8006bc8 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8007010:	f7fc ffa8 	bl	8003f64 <Error_Handler>
 8007014:	e717      	b.n	8006e46 <HAL_UART_MspInit+0x36e>
 8007016:	bf00      	nop
 8007018:	40023800 	.word	0x40023800
 800701c:	40021400 	.word	0x40021400
 8007020:	40020c00 	.word	0x40020c00
 8007024:	40020800 	.word	0x40020800
 8007028:	40021800 	.word	0x40021800
 800702c:	20002438 	.word	0x20002438
 8007030:	40026428 	.word	0x40026428
 8007034:	20002498 	.word	0x20002498
 8007038:	400264a0 	.word	0x400264a0

0800703c <HAL_UART_MspDeInit>:
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
  if(huart->Instance==UART4)
 800703c:	4a4f      	ldr	r2, [pc, #316]	; (800717c <HAL_UART_MspDeInit+0x140>)
 800703e:	6803      	ldr	r3, [r0, #0]
 8007040:	4293      	cmp	r3, r2
{
 8007042:	b510      	push	{r4, lr}
  if(huart->Instance==UART4)
 8007044:	d025      	beq.n	8007092 <HAL_UART_MspDeInit+0x56>

  /* USER CODE BEGIN UART4_MspDeInit 1 */

  /* USER CODE END UART4_MspDeInit 1 */
  }
  else if(huart->Instance==UART5)
 8007046:	4a4e      	ldr	r2, [pc, #312]	; (8007180 <HAL_UART_MspDeInit+0x144>)
 8007048:	4604      	mov	r4, r0
 800704a:	4293      	cmp	r3, r2
 800704c:	d038      	beq.n	80070c0 <HAL_UART_MspDeInit+0x84>
    HAL_NVIC_DisableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspDeInit 1 */

  /* USER CODE END UART5_MspDeInit 1 */
  }
  else if(huart->Instance==UART7)
 800704e:	4a4d      	ldr	r2, [pc, #308]	; (8007184 <HAL_UART_MspDeInit+0x148>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d050      	beq.n	80070f6 <HAL_UART_MspDeInit+0xba>

  /* USER CODE BEGIN UART7_MspDeInit 1 */

  /* USER CODE END UART7_MspDeInit 1 */
  }
  else if(huart->Instance==UART8)
 8007054:	4a4c      	ldr	r2, [pc, #304]	; (8007188 <HAL_UART_MspDeInit+0x14c>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d009      	beq.n	800706e <HAL_UART_MspDeInit+0x32>
    HAL_NVIC_DisableIRQ(UART8_IRQn);
  /* USER CODE BEGIN UART8_MspDeInit 1 */

  /* USER CODE END UART8_MspDeInit 1 */
  }
  else if(huart->Instance==USART2)
 800705a:	4a4c      	ldr	r2, [pc, #304]	; (800718c <HAL_UART_MspDeInit+0x150>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d056      	beq.n	800710e <HAL_UART_MspDeInit+0xd2>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
  else if(huart->Instance==USART3)
 8007060:	4a4b      	ldr	r2, [pc, #300]	; (8007190 <HAL_UART_MspDeInit+0x154>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d062      	beq.n	800712c <HAL_UART_MspDeInit+0xf0>

  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
  else if(huart->Instance==USART6)
 8007066:	4a4b      	ldr	r2, [pc, #300]	; (8007194 <HAL_UART_MspDeInit+0x158>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d06c      	beq.n	8007146 <HAL_UART_MspDeInit+0x10a>
  /* USER CODE BEGIN USART6_MspDeInit 1 */

  /* USER CODE END USART6_MspDeInit 1 */
  }

}
 800706c:	bd10      	pop	{r4, pc}
    __HAL_RCC_UART8_CLK_DISABLE();
 800706e:	f502 32de 	add.w	r2, r2, #113664	; 0x1bc00
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_0|GPIO_PIN_1);
 8007072:	2103      	movs	r1, #3
 8007074:	4848      	ldr	r0, [pc, #288]	; (8007198 <HAL_UART_MspDeInit+0x15c>)
    __HAL_RCC_UART8_CLK_DISABLE();
 8007076:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8007078:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800707c:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_0|GPIO_PIN_1);
 800707e:	f004 fd33 	bl	800bae8 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8007082:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8007084:	f002 f9ca 	bl	800941c <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(UART8_IRQn);
 8007088:	2053      	movs	r0, #83	; 0x53
}
 800708a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(UART8_IRQn);
 800708e:	f001 bd65 	b.w	8008b5c <HAL_NVIC_DisableIRQ>
    __HAL_RCC_UART4_CLK_DISABLE();
 8007092:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_15);
 8007096:	f248 0101 	movw	r1, #32769	; 0x8001
 800709a:	4840      	ldr	r0, [pc, #256]	; (800719c <HAL_UART_MspDeInit+0x160>)
    __HAL_RCC_UART4_CLK_DISABLE();
 800709c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800709e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80070a2:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_15);
 80070a4:	f004 fd20 	bl	800bae8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_15);
 80070a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80070ac:	483c      	ldr	r0, [pc, #240]	; (80071a0 <HAL_UART_MspDeInit+0x164>)
 80070ae:	f004 fd1b 	bl	800bae8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 80070b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80070b6:	483b      	ldr	r0, [pc, #236]	; (80071a4 <HAL_UART_MspDeInit+0x168>)
}
 80070b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 80070bc:	f004 bd14 	b.w	800bae8 <HAL_GPIO_DeInit>
    __HAL_RCC_UART5_CLK_DISABLE();
 80070c0:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 80070c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80070c8:	4835      	ldr	r0, [pc, #212]	; (80071a0 <HAL_UART_MspDeInit+0x164>)
    __HAL_RCC_UART5_CLK_DISABLE();
 80070ca:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80070cc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80070d0:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 80070d2:	f004 fd09 	bl	800bae8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 80070d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80070da:	4832      	ldr	r0, [pc, #200]	; (80071a4 <HAL_UART_MspDeInit+0x168>)
 80070dc:	f004 fd04 	bl	800bae8 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 80070e0:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80070e2:	f002 f99b 	bl	800941c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 80070e6:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80070e8:	f002 f998 	bl	800941c <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 80070ec:	2035      	movs	r0, #53	; 0x35
}
 80070ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 80070f2:	f001 bd33 	b.w	8008b5c <HAL_NVIC_DisableIRQ>
    __HAL_RCC_UART7_CLK_DISABLE();
 80070f6:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7);
 80070fa:	21c0      	movs	r1, #192	; 0xc0
 80070fc:	482a      	ldr	r0, [pc, #168]	; (80071a8 <HAL_UART_MspDeInit+0x16c>)
    __HAL_RCC_UART7_CLK_DISABLE();
 80070fe:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8007100:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
}
 8007104:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_RCC_UART7_CLK_DISABLE();
 8007108:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7);
 800710a:	f004 bced 	b.w	800bae8 <HAL_GPIO_DeInit>
    __HAL_RCC_USART2_CLK_DISABLE();
 800710e:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 8007112:	4826      	ldr	r0, [pc, #152]	; (80071ac <HAL_UART_MspDeInit+0x170>)
 8007114:	2170      	movs	r1, #112	; 0x70
    __HAL_RCC_USART2_CLK_DISABLE();
 8007116:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8007118:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800711c:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 800711e:	f004 fce3 	bl	800bae8 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8007122:	2026      	movs	r0, #38	; 0x26
}
 8007124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8007128:	f001 bd18 	b.w	8008b5c <HAL_NVIC_DisableIRQ>
    __HAL_RCC_USART3_CLK_DISABLE();
 800712c:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
    HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 8007130:	f44f 7140 	mov.w	r1, #768	; 0x300
 8007134:	481d      	ldr	r0, [pc, #116]	; (80071ac <HAL_UART_MspDeInit+0x170>)
    __HAL_RCC_USART3_CLK_DISABLE();
 8007136:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8007138:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
}
 800713c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_RCC_USART3_CLK_DISABLE();
 8007140:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 8007142:	f004 bcd1 	b.w	800bae8 <HAL_GPIO_DeInit>
    __HAL_RCC_USART6_CLK_DISABLE();
 8007146:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6);
 800714a:	2140      	movs	r1, #64	; 0x40
 800714c:	4815      	ldr	r0, [pc, #84]	; (80071a4 <HAL_UART_MspDeInit+0x168>)
    __HAL_RCC_USART6_CLK_DISABLE();
 800714e:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8007150:	f023 0320 	bic.w	r3, r3, #32
 8007154:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6);
 8007156:	f004 fcc7 	bl	800bae8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOG, GPIO_PIN_9);
 800715a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800715e:	4814      	ldr	r0, [pc, #80]	; (80071b0 <HAL_UART_MspDeInit+0x174>)
 8007160:	f004 fcc2 	bl	800bae8 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8007164:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8007166:	f002 f959 	bl	800941c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 800716a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800716c:	f002 f956 	bl	800941c <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 8007170:	2047      	movs	r0, #71	; 0x47
}
 8007172:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 8007176:	f001 bcf1 	b.w	8008b5c <HAL_NVIC_DisableIRQ>
 800717a:	bf00      	nop
 800717c:	40004c00 	.word	0x40004c00
 8007180:	40005000 	.word	0x40005000
 8007184:	40007800 	.word	0x40007800
 8007188:	40007c00 	.word	0x40007c00
 800718c:	40004400 	.word	0x40004400
 8007190:	40004800 	.word	0x40004800
 8007194:	40011400 	.word	0x40011400
 8007198:	40021000 	.word	0x40021000
 800719c:	40020000 	.word	0x40020000
 80071a0:	40020400 	.word	0x40020400
 80071a4:	40020800 	.word	0x40020800
 80071a8:	40021400 	.word	0x40021400
 80071ac:	40020c00 	.word	0x40020c00
 80071b0:	40021800 	.word	0x40021800

080071b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80071b4:	b530      	push	{r4, r5, lr}
 80071b6:	4601      	mov	r1, r0
 80071b8:	b089      	sub	sp, #36	; 0x24
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM12 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, TickPriority ,0);
 80071ba:	2200      	movs	r2, #0
 80071bc:	202b      	movs	r0, #43	; 0x2b
 80071be:	f001 fc6f 	bl	8008aa0 <HAL_NVIC_SetPriority>

  /* Enable the TIM12 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80071c2:	202b      	movs	r0, #43	; 0x2b
 80071c4:	f001 fcb6 	bl	8008b34 <HAL_NVIC_EnableIRQ>

  /* Enable TIM12 clock */
  __HAL_RCC_TIM12_CLK_ENABLE();
 80071c8:	4b15      	ldr	r3, [pc, #84]	; (8007220 <HAL_InitTick+0x6c>)

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80071ca:	a901      	add	r1, sp, #4
 80071cc:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM12_CLK_ENABLE();
 80071ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  /* Compute the prescaler value to have TIM12 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM12 */
  htim12.Instance = TIM12;
 80071d0:	4c14      	ldr	r4, [pc, #80]	; (8007224 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM12_CLK_ENABLE();
 80071d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80071d6:	4d14      	ldr	r5, [pc, #80]	; (8007228 <HAL_InitTick+0x74>)
  __HAL_RCC_TIM12_CLK_ENABLE();
 80071d8:	641a      	str	r2, [r3, #64]	; 0x40
 80071da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071e0:	9302      	str	r3, [sp, #8]
 80071e2:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80071e4:	f006 fdf6 	bl	800ddd4 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80071e8:	f006 fdd4 	bl	800dd94 <HAL_RCC_GetPCLK1Freq>
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim12.Init.Period = (1000000U / 1000U) - 1U;
  htim12.Init.Prescaler = uwPrescalerValue;
  htim12.Init.ClockDivision = 0;
 80071ec:	2200      	movs	r2, #0
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80071ee:	0043      	lsls	r3, r0, #1
  htim12.Instance = TIM12;
 80071f0:	490e      	ldr	r1, [pc, #56]	; (800722c <HAL_InitTick+0x78>)
  htim12.Init.ClockDivision = 0;
 80071f2:	6122      	str	r2, [r4, #16]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;

  if(HAL_TIM_Base_Init(&htim12) == HAL_OK)
 80071f4:	4620      	mov	r0, r4
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80071f6:	60a2      	str	r2, [r4, #8]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80071f8:	fba5 2303 	umull	r2, r3, r5, r3
  htim12.Init.Period = (1000000U / 1000U) - 1U;
 80071fc:	f240 32e7 	movw	r2, #999	; 0x3e7
  htim12.Instance = TIM12;
 8007200:	6021      	str	r1, [r4, #0]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007202:	0c9b      	lsrs	r3, r3, #18
  htim12.Init.Period = (1000000U / 1000U) - 1U;
 8007204:	60e2      	str	r2, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007206:	3b01      	subs	r3, #1
  htim12.Init.Prescaler = uwPrescalerValue;
 8007208:	6063      	str	r3, [r4, #4]
  if(HAL_TIM_Base_Init(&htim12) == HAL_OK)
 800720a:	f009 f8d5 	bl	80103b8 <HAL_TIM_Base_Init>
 800720e:	b110      	cbz	r0, 8007216 <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim12);
  }

  /* Return function status */
  return HAL_ERROR;
 8007210:	2001      	movs	r0, #1
}
 8007212:	b009      	add	sp, #36	; 0x24
 8007214:	bd30      	pop	{r4, r5, pc}
    return HAL_TIM_Base_Start_IT(&htim12);
 8007216:	4620      	mov	r0, r4
 8007218:	f008 faa2 	bl	800f760 <HAL_TIM_Base_Start_IT>
}
 800721c:	b009      	add	sp, #36	; 0x24
 800721e:	bd30      	pop	{r4, r5, pc}
 8007220:	40023800 	.word	0x40023800
 8007224:	20003090 	.word	0x20003090
 8007228:	431bde83 	.word	0x431bde83
 800722c:	40001800 	.word	0x40001800

08007230 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007230:	4770      	bx	lr
 8007232:	bf00      	nop

08007234 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007234:	e7fe      	b.n	8007234 <HardFault_Handler>
 8007236:	bf00      	nop

08007238 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007238:	e7fe      	b.n	8007238 <MemManage_Handler>
 800723a:	bf00      	nop

0800723c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800723c:	e7fe      	b.n	800723c <BusFault_Handler>
 800723e:	bf00      	nop

08007240 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007240:	e7fe      	b.n	8007240 <UsageFault_Handler>
 8007242:	bf00      	nop

08007244 <RCC_IRQHandler>:
 8007244:	4770      	bx	lr
 8007246:	bf00      	nop

08007248 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8007248:	4801      	ldr	r0, [pc, #4]	; (8007250 <DMA1_Stream0_IRQHandler+0x8>)
 800724a:	f002 ba53 	b.w	80096f4 <HAL_DMA_IRQHandler>
 800724e:	bf00      	nop
 8007250:	20002318 	.word	0x20002318

08007254 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up_ch3);
 8007254:	4801      	ldr	r0, [pc, #4]	; (800725c <DMA1_Stream1_IRQHandler+0x8>)
 8007256:	f002 ba4d 	b.w	80096f4 <HAL_DMA_IRQHandler>
 800725a:	bf00      	nop
 800725c:	200022b8 	.word	0x200022b8

08007260 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8007260:	4801      	ldr	r0, [pc, #4]	; (8007268 <DMA1_Stream5_IRQHandler+0x8>)
 8007262:	f002 ba47 	b.w	80096f4 <HAL_DMA_IRQHandler>
 8007266:	bf00      	nop
 8007268:	20002258 	.word	0x20002258

0800726c <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_rx);
 800726c:	4801      	ldr	r0, [pc, #4]	; (8007274 <DMA1_Stream6_IRQHandler+0x8>)
 800726e:	f002 ba41 	b.w	80096f4 <HAL_DMA_IRQHandler>
 8007272:	bf00      	nop
 8007274:	200023d8 	.word	0x200023d8

08007278 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8007278:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800727a:	4805      	ldr	r0, [pc, #20]	; (8007290 <ADC_IRQHandler+0x18>)
 800727c:	f001 f9ec 	bl	8008658 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8007280:	4804      	ldr	r0, [pc, #16]	; (8007294 <ADC_IRQHandler+0x1c>)
 8007282:	f001 f9e9 	bl	8008658 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 8007286:	4804      	ldr	r0, [pc, #16]	; (8007298 <ADC_IRQHandler+0x20>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8007288:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc3);
 800728c:	f001 b9e4 	b.w	8008658 <HAL_ADC_IRQHandler>
 8007290:	200020e8 	.word	0x200020e8
 8007294:	20002130 	.word	0x20002130
 8007298:	20002178 	.word	0x20002178

0800729c <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800729c:	4801      	ldr	r0, [pc, #4]	; (80072a4 <TIM2_IRQHandler+0x8>)
 800729e:	f008 bf03 	b.w	80100a8 <HAL_TIM_IRQHandler>
 80072a2:	bf00      	nop
 80072a4:	200027c0 	.word	0x200027c0

080072a8 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80072a8:	4801      	ldr	r0, [pc, #4]	; (80072b0 <TIM3_IRQHandler+0x8>)
 80072aa:	f008 befd 	b.w	80100a8 <HAL_TIM_IRQHandler>
 80072ae:	bf00      	nop
 80072b0:	2000280c 	.word	0x2000280c

080072b4 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80072b4:	4801      	ldr	r0, [pc, #4]	; (80072bc <USART2_IRQHandler+0x8>)
 80072b6:	f00b b97b 	b.w	80125b0 <HAL_UART_IRQHandler>
 80072ba:	bf00      	nop
 80072bc:	20002988 	.word	0x20002988

080072c0 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 80072c0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80072c4:	f004 bd48 	b.w	800bd58 <HAL_GPIO_EXTI_IRQHandler>

080072c8 <TIM8_BRK_TIM12_IRQHandler>:
void TIM8_BRK_TIM12_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 80072c8:	4801      	ldr	r0, [pc, #4]	; (80072d0 <TIM8_BRK_TIM12_IRQHandler+0x8>)
 80072ca:	f008 beed 	b.w	80100a8 <HAL_TIM_IRQHandler>
 80072ce:	bf00      	nop
 80072d0:	20003090 	.word	0x20003090

080072d4 <TIM8_TRG_COM_TIM14_IRQHandler>:
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80072d4:	4801      	ldr	r0, [pc, #4]	; (80072dc <TIM8_TRG_COM_TIM14_IRQHandler+0x8>)
 80072d6:	f008 bee7 	b.w	80100a8 <HAL_TIM_IRQHandler>
 80072da:	bf00      	nop
 80072dc:	20002774 	.word	0x20002774

080072e0 <DMA1_Stream7_IRQHandler>:
void DMA1_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 80072e0:	4801      	ldr	r0, [pc, #4]	; (80072e8 <DMA1_Stream7_IRQHandler+0x8>)
 80072e2:	f002 ba07 	b.w	80096f4 <HAL_DMA_IRQHandler>
 80072e6:	bf00      	nop
 80072e8:	20002378 	.word	0x20002378

080072ec <TIM5_IRQHandler>:
void TIM5_IRQHandler(void)
{
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80072ec:	4801      	ldr	r0, [pc, #4]	; (80072f4 <TIM5_IRQHandler+0x8>)
 80072ee:	f008 bedb 	b.w	80100a8 <HAL_TIM_IRQHandler>
 80072f2:	bf00      	nop
 80072f4:	200028a4 	.word	0x200028a4

080072f8 <UART5_IRQHandler>:
void UART5_IRQHandler(void)
{
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80072f8:	4801      	ldr	r0, [pc, #4]	; (8007300 <UART5_IRQHandler+0x8>)
 80072fa:	f00b b959 	b.w	80125b0 <HAL_UART_IRQHandler>
 80072fe:	bf00      	nop
 8007300:	20002b14 	.word	0x20002b14

08007304 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8007304:	4804      	ldr	r0, [pc, #16]	; (8007318 <TIM6_DAC_IRQHandler+0x14>)
{
 8007306:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac);
 8007308:	f001 fe26 	bl	8008f58 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 800730c:	4803      	ldr	r0, [pc, #12]	; (800731c <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800730e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 8007312:	f008 bec9 	b.w	80100a8 <HAL_TIM_IRQHandler>
 8007316:	bf00      	nop
 8007318:	200021e4 	.word	0x200021e4
 800731c:	200028f0 	.word	0x200028f0

08007320 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8007320:	4801      	ldr	r0, [pc, #4]	; (8007328 <DMA2_Stream1_IRQHandler+0x8>)
 8007322:	f002 b9e7 	b.w	80096f4 <HAL_DMA_IRQHandler>
 8007326:	bf00      	nop
 8007328:	20002438 	.word	0x20002438

0800732c <DMA2_Stream4_IRQHandler>:
void DMA2_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800732c:	4801      	ldr	r0, [pc, #4]	; (8007334 <DMA2_Stream4_IRQHandler+0x8>)
 800732e:	f002 b9e1 	b.w	80096f4 <HAL_DMA_IRQHandler>
 8007332:	bf00      	nop
 8007334:	200021f8 	.word	0x200021f8

08007338 <ETH_IRQHandler>:
void ETH_IRQHandler(void)
{
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8007338:	4801      	ldr	r0, [pc, #4]	; (8007340 <ETH_IRQHandler+0x8>)
 800733a:	f003 b95f 	b.w	800a5fc <HAL_ETH_IRQHandler>
 800733e:	bf00      	nop
 8007340:	200062b4 	.word	0x200062b4

08007344 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8007344:	4801      	ldr	r0, [pc, #4]	; (800734c <OTG_FS_IRQHandler+0x8>)
 8007346:	f005 bc25 	b.w	800cb94 <HAL_PCD_IRQHandler>
 800734a:	bf00      	nop
 800734c:	2002f950 	.word	0x2002f950

08007350 <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8007350:	4801      	ldr	r0, [pc, #4]	; (8007358 <DMA2_Stream6_IRQHandler+0x8>)
 8007352:	f002 b9cf 	b.w	80096f4 <HAL_DMA_IRQHandler>
 8007356:	bf00      	nop
 8007358:	20002498 	.word	0x20002498

0800735c <USART6_IRQHandler>:
void USART6_IRQHandler(void)
{
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800735c:	4801      	ldr	r0, [pc, #4]	; (8007364 <USART6_IRQHandler+0x8>)
 800735e:	f00b b927 	b.w	80125b0 <HAL_UART_IRQHandler>
 8007362:	bf00      	nop
 8007364:	20002b98 	.word	0x20002b98

08007368 <FPU_IRQHandler>:
 8007368:	4770      	bx	lr
 800736a:	bf00      	nop

0800736c <UART8_IRQHandler>:
void UART8_IRQHandler(void)
{
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 800736c:	4801      	ldr	r0, [pc, #4]	; (8007374 <UART8_IRQHandler+0x8>)
 800736e:	f00b b91f 	b.w	80125b0 <HAL_UART_IRQHandler>
 8007372:	bf00      	nop
 8007374:	20002ca0 	.word	0x20002ca0

08007378 <_getpid>:
void initialise_monitor_handles() {
}

int _getpid(void) {
	return 1;
}
 8007378:	2001      	movs	r0, #1
 800737a:	4770      	bx	lr

0800737c <_kill>:

int _kill(int pid, int sig) {
	errno = EINVAL;
 800737c:	4b02      	ldr	r3, [pc, #8]	; (8007388 <_kill+0xc>)
 800737e:	2216      	movs	r2, #22
	return -1;
}
 8007380:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 8007384:	601a      	str	r2, [r3, #0]
}
 8007386:	4770      	bx	lr
 8007388:	2002fd64 	.word	0x2002fd64

0800738c <_exit>:
	errno = EINVAL;
 800738c:	4b01      	ldr	r3, [pc, #4]	; (8007394 <_exit+0x8>)
 800738e:	2216      	movs	r2, #22
 8007390:	601a      	str	r2, [r3, #0]

void _exit(int status) {
	_kill(status, -1);
	while (1) {
 8007392:	e7fe      	b.n	8007392 <_exit+0x6>
 8007394:	2002fd64 	.word	0x2002fd64

08007398 <_read>:
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8007398:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800739a:	1e16      	subs	r6, r2, #0
 800739c:	dd07      	ble.n	80073ae <_read+0x16>
 800739e:	460c      	mov	r4, r1
 80073a0:	198d      	adds	r5, r1, r6
		*ptr++ = __io_getchar();
 80073a2:	f3af 8000 	nop.w
 80073a6:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80073aa:	42a5      	cmp	r5, r4
 80073ac:	d1f9      	bne.n	80073a2 <_read+0xa>
	}

	return len;
}
 80073ae:	4630      	mov	r0, r6
 80073b0:	bd70      	pop	{r4, r5, r6, pc}
 80073b2:	bf00      	nop

080073b4 <_close>:
	return len;
}

int _close(int file) {
	return -1;
}
 80073b4:	f04f 30ff 	mov.w	r0, #4294967295
 80073b8:	4770      	bx	lr
 80073ba:	bf00      	nop

080073bc <_fstat>:

int _fstat(int file, struct stat *st) {
	st->st_mode = S_IFCHR;
 80073bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 80073c0:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 80073c2:	604b      	str	r3, [r1, #4]
}
 80073c4:	4770      	bx	lr
 80073c6:	bf00      	nop

080073c8 <_isatty>:

int _isatty(int file) {
	return 1;
}
 80073c8:	2001      	movs	r0, #1
 80073ca:	4770      	bx	lr

080073cc <_lseek>:

int _lseek(int file, int ptr, int dir) {
	return 0;
}
 80073cc:	2000      	movs	r0, #0
 80073ce:	4770      	bx	lr

080073d0 <_sbrk>:
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
	const uint8_t *max_heap = (uint8_t*) stack_limit;
	uint8_t *prev_heap_end;

	/* Initalize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 80073d0:	490d      	ldr	r1, [pc, #52]	; (8007408 <_sbrk+0x38>)
void* _sbrk(ptrdiff_t incr) {
 80073d2:	4603      	mov	r3, r0
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
 80073d4:	4a0d      	ldr	r2, [pc, #52]	; (800740c <_sbrk+0x3c>)
	if (NULL == __sbrk_heap_end) {
 80073d6:	6808      	ldr	r0, [r1, #0]
void* _sbrk(ptrdiff_t incr) {
 80073d8:	b410      	push	{r4}
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
 80073da:	4c0d      	ldr	r4, [pc, #52]	; (8007410 <_sbrk+0x40>)
 80073dc:	1b12      	subs	r2, r2, r4
	if (NULL == __sbrk_heap_end) {
 80073de:	b170      	cbz	r0, 80073fe <_sbrk+0x2e>
		__sbrk_heap_end = &_end;
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 80073e0:	4403      	add	r3, r0
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d803      	bhi.n	80073ee <_sbrk+0x1e>

	prev_heap_end = __sbrk_heap_end;
	__sbrk_heap_end += incr;

	return (void*) prev_heap_end;
}
 80073e6:	f85d 4b04 	ldr.w	r4, [sp], #4
	__sbrk_heap_end += incr;
 80073ea:	600b      	str	r3, [r1, #0]
}
 80073ec:	4770      	bx	lr
		errno = ENOMEM;
 80073ee:	4b09      	ldr	r3, [pc, #36]	; (8007414 <_sbrk+0x44>)
 80073f0:	220c      	movs	r2, #12
		return (void*) -1;
 80073f2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80073f6:	f85d 4b04 	ldr.w	r4, [sp], #4
		errno = ENOMEM;
 80073fa:	601a      	str	r2, [r3, #0]
}
 80073fc:	4770      	bx	lr
		__sbrk_heap_end = &_end;
 80073fe:	4c06      	ldr	r4, [pc, #24]	; (8007418 <_sbrk+0x48>)
 8007400:	4620      	mov	r0, r4
 8007402:	600c      	str	r4, [r1, #0]
 8007404:	e7ec      	b.n	80073e0 <_sbrk+0x10>
 8007406:	bf00      	nop
 8007408:	200030e0 	.word	0x200030e0
 800740c:	20080000 	.word	0x20080000
 8007410:	00006800 	.word	0x00006800
 8007414:	2002fd64 	.word	0x2002fd64
 8007418:	2002fd90 	.word	0x2002fd90

0800741c <SystemInit>:
 * @retval None
 */
void SystemInit(void) {
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800741c:	4a0f      	ldr	r2, [pc, #60]	; (800745c <SystemInit+0x40>)
  #endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set HSION bit */
	RCC->CR |= (uint32_t) 0x00000001;
 800741e:	4b10      	ldr	r3, [pc, #64]	; (8007460 <SystemInit+0x44>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007420:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 8007424:	490f      	ldr	r1, [pc, #60]	; (8007464 <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007426:	f440 0070 	orr.w	r0, r0, #15728640	; 0xf00000
void SystemInit(void) {
 800742a:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800742c:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
	RCC->CFGR = 0x00000000;
 8007430:	2400      	movs	r4, #0
	RCC->CR |= (uint32_t) 0x00000001;
 8007432:	6818      	ldr	r0, [r3, #0]
 8007434:	f040 0001 	orr.w	r0, r0, #1
 8007438:	6018      	str	r0, [r3, #0]
	RCC->CFGR = 0x00000000;
 800743a:	609c      	str	r4, [r3, #8]
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 800743c:	6818      	ldr	r0, [r3, #0]
 800743e:	4001      	ands	r1, r0

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x24003010;
 8007440:	4809      	ldr	r0, [pc, #36]	; (8007468 <SystemInit+0x4c>)
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 8007442:	6019      	str	r1, [r3, #0]
	RCC->PLLCFGR = 0x24003010;
 8007444:	6058      	str	r0, [r3, #4]

	/* Reset HSEBYP bit */
	RCC->CR &= (uint32_t) 0xFFFBFFFF;
 8007446:	6819      	ldr	r1, [r3, #0]
#else
  extern unsigned int* _progstart;

//	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
//	SCB->VTOR = 0x8100000 | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
	SCB->VTOR = (unsigned long)&_progstart | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007448:	4808      	ldr	r0, [pc, #32]	; (800746c <SystemInit+0x50>)
	RCC->CR &= (uint32_t) 0xFFFBFFFF;
 800744a:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 800744e:	6019      	str	r1, [r3, #0]
	RCC->CIR = 0x00000000;
 8007450:	60dc      	str	r4, [r3, #12]

#endif
}
 8007452:	f85d 4b04 	ldr.w	r4, [sp], #4
	SCB->VTOR = (unsigned long)&_progstart | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007456:	6090      	str	r0, [r2, #8]
}
 8007458:	4770      	bx	lr
 800745a:	bf00      	nop
 800745c:	e000ed00 	.word	0xe000ed00
 8007460:	40023800 	.word	0x40023800
 8007464:	fef6ffff 	.word	0xfef6ffff
 8007468:	24003010 	.word	0x24003010
 800746c:	08000000 	.word	0x08000000

08007470 <dnsfound>:
}

// Delayed DNS lookup result callback

void dnsfound(const char *name, const ip_addr_t *ipaddr, void *callback_arg) {
	if (ipaddr->addr == NULL) {
 8007470:	680b      	ldr	r3, [r1, #0]
 8007472:	4a03      	ldr	r2, [pc, #12]	; (8007480 <dnsfound+0x10>)
		ip_ready = -1;
 8007474:	2b00      	cmp	r3, #0
 8007476:	bf08      	it	eq
 8007478:	f04f 33ff 	moveq.w	r3, #4294967295
 800747c:	6013      	str	r3, [r2, #0]
	} else
		ip_ready = ipaddr->addr;
}
 800747e:	4770      	bx	lr
 8007480:	200030f4 	.word	0x200030f4

08007484 <myreboot>:
void myreboot(char *msg) {
 8007484:	4601      	mov	r1, r0
	printf("%s, ... rebooting\n", msg);
 8007486:	480a      	ldr	r0, [pc, #40]	; (80074b0 <myreboot+0x2c>)
void myreboot(char *msg) {
 8007488:	b508      	push	{r3, lr}
	printf("%s, ... rebooting\n", msg);
 800748a:	f01d ffb3 	bl	80253f4 <iprintf>
	osDelay(2000);
 800748e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8007492:	f00e f815 	bl	80154c0 <osDelay>
	__ASM volatile ("dsb 0xF":::"memory");
 8007496:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800749a:	4906      	ldr	r1, [pc, #24]	; (80074b4 <myreboot+0x30>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800749c:	4b06      	ldr	r3, [pc, #24]	; (80074b8 <myreboot+0x34>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800749e:	68ca      	ldr	r2, [r1, #12]
 80074a0:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80074a4:	4313      	orrs	r3, r2
 80074a6:	60cb      	str	r3, [r1, #12]
 80074a8:	f3bf 8f4f 	dsb	sy
    __NOP();
 80074ac:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80074ae:	e7fd      	b.n	80074ac <myreboot+0x28>
 80074b0:	0802c1ec 	.word	0x0802c1ec
 80074b4:	e000ed00 	.word	0xe000ed00
 80074b8:	05fa0004 	.word	0x05fa0004

080074bc <sendudp>:
/*inline*/err_t sendudp(struct udp_pcb *pcb, struct pbuf *ps, const ip_addr_t *dst_ip, u16_t dst_port) {
 80074bc:	b500      	push	{lr}
 80074be:	b083      	sub	sp, #12
	err = udp_sendto(pcb, ps, &udpdestip, UDP_PORT_NO);
 80074c0:	f241 3388 	movw	r3, #5000	; 0x1388
 80074c4:	4a16      	ldr	r2, [pc, #88]	; (8007520 <sendudp+0x64>)
 80074c6:	f018 feff 	bl	80202c8 <udp_sendto>
 80074ca:	f88d 0007 	strb.w	r0, [sp, #7]
	if (err != ERR_OK) {
 80074ce:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80074d2:	b943      	cbnz	r3, 80074e6 <sendudp+0x2a>
 80074d4:	b25a      	sxtb	r2, r3
		busycount = 0;
 80074d6:	4b13      	ldr	r3, [pc, #76]	; (8007524 <sendudp+0x68>)
 80074d8:	601a      	str	r2, [r3, #0]
	return (err);
 80074da:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80074de:	b240      	sxtb	r0, r0
 80074e0:	b003      	add	sp, #12
 80074e2:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("sendudp: err %i\n", err);
 80074e6:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80074ea:	480f      	ldr	r0, [pc, #60]	; (8007528 <sendudp+0x6c>)
 80074ec:	b249      	sxtb	r1, r1
 80074ee:	f01d ff81 	bl	80253f4 <iprintf>
		vTaskDelay(100); //some delay!
 80074f2:	2064      	movs	r0, #100	; 0x64
 80074f4:	f00f fb32 	bl	8016b5c <vTaskDelay>
		if (err == ERR_MEM) {
 80074f8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80074fc:	2bff      	cmp	r3, #255	; 0xff
 80074fe:	d00c      	beq.n	800751a <sendudp+0x5e>
		if (err == ERR_USE) {
 8007500:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007504:	2bf8      	cmp	r3, #248	; 0xf8
 8007506:	d1e8      	bne.n	80074da <sendudp+0x1e>
			if (busycount++ > 10)
 8007508:	4a06      	ldr	r2, [pc, #24]	; (8007524 <sendudp+0x68>)
 800750a:	6813      	ldr	r3, [r2, #0]
 800750c:	1c59      	adds	r1, r3, #1
 800750e:	2b0a      	cmp	r3, #10
 8007510:	6011      	str	r1, [r2, #0]
 8007512:	dde2      	ble.n	80074da <sendudp+0x1e>
				myreboot("sendudp: udp always busy");
 8007514:	4805      	ldr	r0, [pc, #20]	; (800752c <sendudp+0x70>)
 8007516:	f7ff ffb5 	bl	8007484 <myreboot>
			myreboot("sendudp: out of mem");
 800751a:	4805      	ldr	r0, [pc, #20]	; (8007530 <sendudp+0x74>)
 800751c:	f7ff ffb2 	bl	8007484 <myreboot>
 8007520:	2000310c 	.word	0x2000310c
 8007524:	200030e4 	.word	0x200030e4
 8007528:	0802c200 	.word	0x0802c200
 800752c:	0802c228 	.word	0x0802c228
 8007530:	0802c214 	.word	0x0802c214

08007534 <sendstatus>:
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8007534:	4b25      	ldr	r3, [pc, #148]	; (80075cc <sendstatus+0x98>)
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8007536:	4684      	mov	ip, r0
 8007538:	4610      	mov	r0, r2
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 800753a:	f9b3 3000 	ldrsh.w	r3, [r3]
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 800753e:	b570      	push	{r4, r5, r6, lr}
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8007540:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 8007544:	4c22      	ldr	r4, [pc, #136]	; (80075d0 <sendstatus+0x9c>)
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8007546:	b082      	sub	sp, #8
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 8007548:	6825      	ldr	r5, [r4, #0]
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 800754a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 800754e:	4c21      	ldr	r4, [pc, #132]	; (80075d4 <sendstatus+0xa0>)
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8007550:	f3c2 020b 	ubfx	r2, r2, #0, #12
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 8007554:	f3c5 050b 	ubfx	r5, r5, #0, #12
 8007558:	f9b4 e000 	ldrsh.w	lr, [r4]
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 800755c:	4c1e      	ldr	r4, [pc, #120]	; (80075d8 <sendstatus+0xa4>)
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 800755e:	f1be 0f07 	cmp.w	lr, #7
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8007562:	ea4f 3e0e 	mov.w	lr, lr, lsl #12
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8007566:	f8a4 2072 	strh.w	r2, [r4, #114]	; 0x72
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 800756a:	4a1c      	ldr	r2, [pc, #112]	; (80075dc <sendstatus+0xa8>)
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 800756c:	bfc8      	it	gt
 800756e:	f445 5580 	orrgt.w	r5, r5, #4096	; 0x1000
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8007572:	f40e 4ee0 	and.w	lr, lr, #28672	; 0x7000
 8007576:	8812      	ldrh	r2, [r2, #0]
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 8007578:	f8a4 5062 	strh.w	r5, [r4, #98]	; 0x62
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 800757c:	1a9b      	subs	r3, r3, r2
 800757e:	4d18      	ldr	r5, [pc, #96]	; (80075e0 <sendstatus+0xac>)
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8007580:	4a18      	ldr	r2, [pc, #96]	; (80075e4 <sendstatus+0xb0>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8007582:	2b00      	cmp	r3, #0
 8007584:	882d      	ldrh	r5, [r5, #0]
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8007586:	6812      	ldr	r2, [r2, #0]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8007588:	bfb8      	it	lt
 800758a:	425b      	neglt	r3, r3
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 800758c:	6f66      	ldr	r6, [r4, #116]	; 0x74
 800758e:	0212      	lsls	r2, r2, #8
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8007590:	442b      	add	r3, r5
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 8007592:	4d15      	ldr	r5, [pc, #84]	; (80075e8 <sendstatus+0xb4>)
 8007594:	b292      	uxth	r2, r2
 8007596:	782d      	ldrb	r5, [r5, #0]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8007598:	ea43 030e 	orr.w	r3, r3, lr
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 800759c:	432a      	orrs	r2, r5
 800759e:	4d13      	ldr	r5, [pc, #76]	; (80075ec <sendstatus+0xb8>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 80075a0:	b29b      	uxth	r3, r3
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 80075a2:	4035      	ands	r5, r6
 80075a4:	432a      	orrs	r2, r5
 80075a6:	6762      	str	r2, [r4, #116]	; 0x74
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 80075a8:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
	((uint8_t*) (ps->payload))[3] = stype; // timed status pkt type
 80075ac:	684b      	ldr	r3, [r1, #4]
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 80075ae:	4a10      	ldr	r2, [pc, #64]	; (80075f0 <sendstatus+0xbc>)
	((uint8_t*) (ps->payload))[3] = stype; // timed status pkt type
 80075b0:	f883 c003 	strb.w	ip, [r3, #3]
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 80075b4:	f241 3388 	movw	r3, #5000	; 0x1388
 80075b8:	f7ff ff80 	bl	80074bc <sendudp>
 80075bc:	f88d 0007 	strb.w	r0, [sp, #7]
	statuspkt.udppknum++;
 80075c0:	6823      	ldr	r3, [r4, #0]
 80075c2:	3301      	adds	r3, #1
 80075c4:	6023      	str	r3, [r4, #0]
}
 80075c6:	b002      	add	sp, #8
 80075c8:	bd70      	pop	{r4, r5, r6, pc}
 80075ca:	bf00      	nop
 80075cc:	20000750 	.word	0x20000750
 80075d0:	200006fc 	.word	0x200006fc
 80075d4:	20003078 	.word	0x20003078
 80075d8:	20002f44 	.word	0x20002f44
 80075dc:	20000708 	.word	0x20000708
 80075e0:	20000002 	.word	0x20000002
 80075e4:	20000704 	.word	0x20000704
 80075e8:	200006e4 	.word	0x200006e4
 80075ec:	ffff0000 	.word	0xffff0000
 80075f0:	2000310c 	.word	0x2000310c

080075f4 <dnslookup>:

// set destination server IP using DNS lookup
int dnslookup(char *name, struct ip4_addr *ip) {
 80075f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075f6:	4604      	mov	r4, r0
 80075f8:	460f      	mov	r7, r1
	int i, err = 0;

	printf("DNS Resolving %s ", name);
 80075fa:	4818      	ldr	r0, [pc, #96]	; (800765c <dnslookup+0x68>)
 80075fc:	4621      	mov	r1, r4
//	osDelay(500);
	ip_ready = 0;
 80075fe:	4e18      	ldr	r6, [pc, #96]	; (8007660 <dnslookup+0x6c>)
	printf("DNS Resolving %s ", name);
 8007600:	f01d fef8 	bl	80253f4 <iprintf>
	ip_ready = 0;
 8007604:	2300      	movs	r3, #0
	err = dns_gethostbyname(name, ip, dnsfound, 0);
 8007606:	4620      	mov	r0, r4
 8007608:	4a16      	ldr	r2, [pc, #88]	; (8007664 <dnslookup+0x70>)
 800760a:	4639      	mov	r1, r7
	ip_ready = 0;
 800760c:	6033      	str	r3, [r6, #0]
	err = dns_gethostbyname(name, ip, dnsfound, 0);
 800760e:	f012 faff 	bl	8019c10 <dns_gethostbyname>
 8007612:	4604      	mov	r4, r0

	switch (err) {
 8007614:	3005      	adds	r0, #5
 8007616:	d005      	beq.n	8007624 <dnslookup+0x30>
 8007618:	b114      	cbz	r4, 8007620 <dnslookup+0x2c>
			}
			if (err == ERR_OK)
				break;
		} // falls through on timeout
	default:
		printf("****** gethostbyname failed *****\n ");
 800761a:	4813      	ldr	r0, [pc, #76]	; (8007668 <dnslookup+0x74>)
 800761c:	f01d feea 	bl	80253f4 <iprintf>
		break;
	}
	return (err);
}
 8007620:	4620      	mov	r0, r4
 8007622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("gethostbyname INPROGRESS");
 8007624:	4811      	ldr	r0, [pc, #68]	; (800766c <dnslookup+0x78>)
 8007626:	2514      	movs	r5, #20
 8007628:	f01d fee4 	bl	80253f4 <iprintf>
		for (i = 0; i < 20; i++) {
 800762c:	e001      	b.n	8007632 <dnslookup+0x3e>
 800762e:	3d01      	subs	r5, #1
 8007630:	d0f3      	beq.n	800761a <dnslookup+0x26>
			osDelay(1000);		// give it 20 seconds
 8007632:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007636:	f00d ff43 	bl	80154c0 <osDelay>
			printf(".");
 800763a:	202e      	movs	r0, #46	; 0x2e
 800763c:	f01d fef2 	bl	8025424 <putchar>
			if (ip_ready) {
 8007640:	6833      	ldr	r3, [r6, #0]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d0f3      	beq.n	800762e <dnslookup+0x3a>
				if (ip_ready == -1) {
 8007646:	1c5a      	adds	r2, r3, #1
 8007648:	d002      	beq.n	8007650 <dnslookup+0x5c>
				return (ERR_OK);
 800764a:	2400      	movs	r4, #0
				ip->addr = ip_ready;
 800764c:	603b      	str	r3, [r7, #0]
				return (ERR_OK);
 800764e:	e7e7      	b.n	8007620 <dnslookup+0x2c>
					ip->addr = "127.0.0.1";	// safe ?
 8007650:	4b07      	ldr	r3, [pc, #28]	; (8007670 <dnslookup+0x7c>)
					return (ERR_TIMEOUT);	// not always timeout, but some error
 8007652:	f06f 0402 	mvn.w	r4, #2
					ip->addr = "127.0.0.1";	// safe ?
 8007656:	603b      	str	r3, [r7, #0]
					return (ERR_TIMEOUT);	// not always timeout, but some error
 8007658:	e7e2      	b.n	8007620 <dnslookup+0x2c>
 800765a:	bf00      	nop
 800765c:	0802c244 	.word	0x0802c244
 8007660:	200030f4 	.word	0x200030f4
 8007664:	08007471 	.word	0x08007471
 8007668:	0802c280 	.word	0x0802c280
 800766c:	0802c258 	.word	0x0802c258
 8007670:	0802c274 	.word	0x0802c274

08007674 <locateudp>:

uint32_t locateudp()		// called from LPtask every n seconds
{
 8007674:	b510      	push	{r4, lr}
	volatile err_t err;
	uint32_t ip = 0;

	printf("Finding %s for UDP streaming\n", udp_target);
 8007676:	4914      	ldr	r1, [pc, #80]	; (80076c8 <locateudp+0x54>)
{
 8007678:	b084      	sub	sp, #16
	printf("Finding %s for UDP streaming\n", udp_target);
 800767a:	4814      	ldr	r0, [pc, #80]	; (80076cc <locateudp+0x58>)
 800767c:	f01d feba 	bl	80253f4 <iprintf>
	err = dnslookup(udp_target, &udpdestip);
 8007680:	4913      	ldr	r1, [pc, #76]	; (80076d0 <locateudp+0x5c>)
 8007682:	4811      	ldr	r0, [pc, #68]	; (80076c8 <locateudp+0x54>)
 8007684:	f7ff ffb6 	bl	80075f4 <dnslookup>
 8007688:	b240      	sxtb	r0, r0
 800768a:	f88d 000f 	strb.w	r0, [sp, #15]
	if (err)
 800768e:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8007692:	b9a3      	cbnz	r3, 80076be <locateudp+0x4a>
		rebootme(3);

	ip = udpdestip.addr;
 8007694:	4b0e      	ldr	r3, [pc, #56]	; (80076d0 <locateudp+0x5c>)
	sprintf(udp_ips, "%lu.%lu.%lu.%lu", ip & 0xff, (ip & 0xff00) >> 8, (ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
 8007696:	490f      	ldr	r1, [pc, #60]	; (80076d4 <locateudp+0x60>)
	ip = udpdestip.addr;
 8007698:	681c      	ldr	r4, [r3, #0]
	sprintf(udp_ips, "%lu.%lu.%lu.%lu", ip & 0xff, (ip & 0xff00) >> 8, (ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
 800769a:	480f      	ldr	r0, [pc, #60]	; (80076d8 <locateudp+0x64>)
 800769c:	0e22      	lsrs	r2, r4, #24
 800769e:	f3c4 4307 	ubfx	r3, r4, #16, #8
 80076a2:	e9cd 3200 	strd	r3, r2, [sp]
 80076a6:	f3c4 2307 	ubfx	r3, r4, #8, #8
 80076aa:	b2e2      	uxtb	r2, r4
 80076ac:	f01e f88c 	bl	80257c8 <siprintf>
	printf("\nUDP Target IP: %s\n", udp_ips);
 80076b0:	4909      	ldr	r1, [pc, #36]	; (80076d8 <locateudp+0x64>)
 80076b2:	480a      	ldr	r0, [pc, #40]	; (80076dc <locateudp+0x68>)
 80076b4:	f01d fe9e 	bl	80253f4 <iprintf>
	return (ip);
}
 80076b8:	4620      	mov	r0, r4
 80076ba:	b004      	add	sp, #16
 80076bc:	bd10      	pop	{r4, pc}
		rebootme(3);
 80076be:	2003      	movs	r0, #3
 80076c0:	f7fb fe3c 	bl	800333c <rebootme>
 80076c4:	e7e6      	b.n	8007694 <locateudp+0x20>
 80076c6:	bf00      	nop
 80076c8:	20003158 	.word	0x20003158
 80076cc:	0802c2a4 	.word	0x0802c2a4
 80076d0:	2000310c 	.word	0x2000310c
 80076d4:	0802c2c4 	.word	0x0802c2c4
 80076d8:	200030fc 	.word	0x200030fc
 80076dc:	0802c2d4 	.word	0x0802c2d4

080076e0 <startudp>:

void startudp(uint32_t ip) {
 80076e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076e4:	ed2d 8b02 	vpush	{d8}
 80076e8:	b085      	sub	sp, #20
	volatile err_t err;
	int i;

//printf("Startudp:\n");
	/* Store the handle of the calling task. */
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 80076ea:	f00f fb5f 	bl	8016dac <xTaskGetCurrentTaskHandle>
 80076ee:	4b75      	ldr	r3, [pc, #468]	; (80078c4 <startudp+0x1e4>)
 80076f0:	4602      	mov	r2, r0
	osDelay(1000);
 80076f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 80076f6:	601a      	str	r2, [r3, #0]
	osDelay(1000);
 80076f8:	f00d fee2 	bl	80154c0 <osDelay>

	/* get new pcbs */
	pcb = udp_new();
 80076fc:	f018 feb0 	bl	8020460 <udp_new>
	if (pcb == NULL) {
 8007700:	2800      	cmp	r0, #0
 8007702:	f000 80ce 	beq.w	80078a2 <startudp+0x1c2>
			;
		return;
	}

	/* bind to any IP address on port UDP_PORT_NO */
	if (udp_bind(pcb, IP_ADDR_ANY, UDP_PORT_NO) != ERR_OK) {
 8007706:	f241 3288 	movw	r2, #5000	; 0x1388
 800770a:	496f      	ldr	r1, [pc, #444]	; (80078c8 <startudp+0x1e8>)
 800770c:	ee08 0a10 	vmov	s16, r0
 8007710:	f018 fc56 	bl	801ffc0 <udp_bind>
 8007714:	4605      	mov	r5, r0
 8007716:	2800      	cmp	r0, #0
 8007718:	f040 80bf 	bne.w	800789a <startudp+0x1ba>
			;
	}

//	udp_recv(pcb, myudp_recv, NULL);

	p1 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 800771c:	2241      	movs	r2, #65	; 0x41
 800771e:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
 8007722:	2036      	movs	r0, #54	; 0x36
 8007724:	f013 fbca 	bl	801aebc <pbuf_alloc>

	if (p1 == NULL) {
 8007728:	9000      	str	r0, [sp, #0]
 800772a:	2800      	cmp	r0, #0
 800772c:	f000 80bd 	beq.w	80078aa <startudp+0x1ca>
		printf("startudp: p1 buf_alloc failed!\n");
		return;
	}
	p1->payload = &(*pktbuf)[0];
 8007730:	4c66      	ldr	r4, [pc, #408]	; (80078cc <startudp+0x1ec>)
//	p1->len = ADCBUFSIZE;

	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8007732:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
	p1->payload = &(*pktbuf)[0];
 8007736:	9a00      	ldr	r2, [sp, #0]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8007738:	2036      	movs	r0, #54	; 0x36
	p1->payload = &(*pktbuf)[0];
 800773a:	6823      	ldr	r3, [r4, #0]
 800773c:	6053      	str	r3, [r2, #4]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 800773e:	2241      	movs	r2, #65	; 0x41
 8007740:	f013 fbbc 	bl	801aebc <pbuf_alloc>
	if (p2 == NULL) {
 8007744:	9001      	str	r0, [sp, #4]
 8007746:	2800      	cmp	r0, #0
 8007748:	f000 80b7 	beq.w	80078ba <startudp+0x1da>
		printf("startudp: p2 buf_alloc failed!\n");
		return;
	}
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 800774c:	6823      	ldr	r3, [r4, #0]

//	p2->len = ADCBUFSIZE;

// trailing packet status packet
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 800774e:	219c      	movs	r1, #156	; 0x9c
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8007750:	9a01      	ldr	r2, [sp, #4]
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 8007752:	2036      	movs	r0, #54	; 0x36
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 8007754:	f503 63b8 	add.w	r3, r3, #1472	; 0x5c0
 8007758:	6053      	str	r3, [r2, #4]
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 800775a:	2201      	movs	r2, #1
 800775c:	f013 fbae 	bl	801aebc <pbuf_alloc>
	if (ps == NULL) {
 8007760:	ee08 0a90 	vmov	s17, r0
 8007764:	2800      	cmp	r0, #0
 8007766:	f000 80aa 	beq.w	80078be <startudp+0x1de>
		printf("startudp: ps buf_alloc failed!\n");
		return;
	}
	ps->payload = &statuspkt;	// point at status / GPS data
 800776a:	4c59      	ldr	r4, [pc, #356]	; (80078d0 <startudp+0x1f0>)
 800776c:	4f59      	ldr	r7, [pc, #356]	; (80078d4 <startudp+0x1f4>)
 800776e:	6044      	str	r4, [r0, #4]

	osDelay(5000);
 8007770:	f241 3088 	movw	r0, #5000	; 0x1388
 8007774:	f00d fea4 	bl	80154c0 <osDelay>

	statuspkt.auxstatus1 = 0;
	statuspkt.adcudpover = 0;		// debug use count overruns
	statuspkt.trigcount = 0;		// debug use adc trigger count
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
	statuspkt.telltale1 = 0xDEC0EDFE; //  0xFEEDC0DE marker at the end of each status packet
 8007778:	4b57      	ldr	r3, [pc, #348]	; (80078d8 <startudp+0x1f8>)
	statuspkt.auxstatus1 = 0;
 800777a:	6765      	str	r5, [r4, #116]	; 0x74

	netup = 1; // this is incomplete - it should be set by the phys layer also
 800777c:	2201      	movs	r2, #1
	statuspkt.adcudpover = 0;		// debug use count overruns
 800777e:	67a5      	str	r5, [r4, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8007780:	67e5      	str	r5, [r4, #124]	; 0x7c
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 8007782:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
	statuspkt.telltale1 = 0xDEC0EDFE; //  0xFEEDC0DE marker at the end of each status packet
 8007786:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	netup = 1; // this is incomplete - it should be set by the phys layer also
 800778a:	4b54      	ldr	r3, [pc, #336]	; (80078dc <startudp+0x1fc>)
	printf("Arming UDP Railgun\nSystem ready and operating....\n");
 800778c:	4854      	ldr	r0, [pc, #336]	; (80078e0 <startudp+0x200>)
 800778e:	4e55      	ldr	r6, [pc, #340]	; (80078e4 <startudp+0x204>)
 8007790:	f8df b188 	ldr.w	fp, [pc, #392]	; 800791c <startudp+0x23c>
 8007794:	f8df a188 	ldr.w	sl, [pc, #392]	; 8007920 <startudp+0x240>
 8007798:	f8df 8188 	ldr.w	r8, [pc, #392]	; 8007924 <startudp+0x244>
				((uint8_t*) (pd->payload))[0] = statuspkt.udppknum & 0xff;
				((uint8_t*) (pd->payload))[1] = (statuspkt.udppknum & 0xff00) >> 8;
				((uint8_t*) (pd->payload))[2] = (statuspkt.udppknum & 0xff0000) >> 16;

				while (pd->ref != 1) {	// old packet not finished with yet
					printf("*******send sample failed p->ref = %d *******\n", pd->ref);
 800779c:	4d52      	ldr	r5, [pc, #328]	; (80078e8 <startudp+0x208>)
	netup = 1; // this is incomplete - it should be set by the phys layer also
 800779e:	701a      	strb	r2, [r3, #0]
	printf("Arming UDP Railgun\nSystem ready and operating....\n");
 80077a0:	f01d fec4 	bl	802552c <puts>
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 80077a4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80077a8:	2001      	movs	r0, #1
 80077aa:	f00f fc47 	bl	801703c <ulTaskNotifyTake>
		if (ulNotificationValue > 0) {		// we were notified
 80077ae:	2800      	cmp	r0, #0
 80077b0:	d05a      	beq.n	8007868 <startudp+0x188>
			sigsend = 0;
 80077b2:	2300      	movs	r3, #0
 80077b4:	603b      	str	r3, [r7, #0]
			if ((gpslocked) && (jabbertimeout == 0) && (!(globalfreeze))) { // only send if adc threshold was exceeded and GPS is locked
 80077b6:	7833      	ldrb	r3, [r6, #0]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d0f3      	beq.n	80077a4 <startudp+0xc4>
 80077bc:	f8db 3000 	ldr.w	r3, [fp]
 80077c0:	f8da 2000 	ldr.w	r2, [sl]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	d1ed      	bne.n	80077a4 <startudp+0xc4>
				pd = (dmabufno) ? p2 : p1; // which dma buffer to send, dmabuf is last filled buffer, 0 or 1
 80077c8:	4a48      	ldr	r2, [pc, #288]	; (80078ec <startudp+0x20c>)
 80077ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80077ce:	6812      	ldr	r2, [r2, #0]
 80077d0:	2a00      	cmp	r2, #0
 80077d2:	bf08      	it	eq
 80077d4:	4601      	moveq	r1, r0
				((uint8_t*) (pd->payload))[3] = 0;	// pkt type
 80077d6:	684a      	ldr	r2, [r1, #4]
				pd = (dmabufno) ? p2 : p1; // which dma buffer to send, dmabuf is last filled buffer, 0 or 1
 80077d8:	4689      	mov	r9, r1
				((uint8_t*) (pd->payload))[3] = 0;	// pkt type
 80077da:	70d3      	strb	r3, [r2, #3]
				((uint8_t*) (pd->payload))[0] = statuspkt.udppknum & 0xff;
 80077dc:	6822      	ldr	r2, [r4, #0]
 80077de:	684b      	ldr	r3, [r1, #4]
 80077e0:	701a      	strb	r2, [r3, #0]
				((uint8_t*) (pd->payload))[1] = (statuspkt.udppknum & 0xff00) >> 8;
 80077e2:	6823      	ldr	r3, [r4, #0]
 80077e4:	684a      	ldr	r2, [r1, #4]
 80077e6:	0a1b      	lsrs	r3, r3, #8
 80077e8:	7053      	strb	r3, [r2, #1]
				((uint8_t*) (pd->payload))[2] = (statuspkt.udppknum & 0xff0000) >> 16;
 80077ea:	6823      	ldr	r3, [r4, #0]
 80077ec:	684a      	ldr	r2, [r1, #4]
 80077ee:	0c1b      	lsrs	r3, r3, #16
 80077f0:	7093      	strb	r3, [r2, #2]
				while (pd->ref != 1) {	// old packet not finished with yet
 80077f2:	7b89      	ldrb	r1, [r1, #14]
 80077f4:	2901      	cmp	r1, #1
 80077f6:	d006      	beq.n	8007806 <startudp+0x126>
					printf("*******send sample failed p->ref = %d *******\n", pd->ref);
 80077f8:	4628      	mov	r0, r5
 80077fa:	f01d fdfb 	bl	80253f4 <iprintf>
				while (pd->ref != 1) {	// old packet not finished with yet
 80077fe:	f899 100e 	ldrb.w	r1, [r9, #14]
 8007802:	2901      	cmp	r1, #1
 8007804:	d1f8      	bne.n	80077f8 <startudp+0x118>
				}

				err = sendudp(pcb, pd, &udpdestip, UDP_PORT_NO);		// send the sample packet
 8007806:	f241 3388 	movw	r3, #5000	; 0x1388
 800780a:	4649      	mov	r1, r9
 800780c:	4a38      	ldr	r2, [pc, #224]	; (80078f0 <startudp+0x210>)
 800780e:	ee18 0a10 	vmov	r0, s16
 8007812:	f7ff fe53 	bl	80074bc <sendudp>
 8007816:	f88d 000f 	strb.w	r0, [sp, #15]

				statuspkt.udpsent++;	// debug no of sample packets set
 800781a:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 800781e:	3301      	adds	r3, #1
 8007820:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
				statuspkt.adcpktssent++;	// UDP sample packet counter
 8007824:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8007828:	3301      	adds	r3, #1
 800782a:	b29b      	uxth	r3, r3
 800782c:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
				statuspkt.udppknum++;		// UDP packet number
 8007830:	6823      	ldr	r3, [r4, #0]
 8007832:	3301      	adds	r3, #1
 8007834:	6023      	str	r3, [r4, #0]
					printf("******* end sample status: ps->ref = %d *******\n", ps->ref);
					vTaskDelay(0); // but we need wait to update the data packet next, so wait
				}
#endif
				/* send end of sequence status packet if end of batch sequence */
				if (sendendstatus > 0) {
 8007836:	4b2f      	ldr	r3, [pc, #188]	; (80078f4 <startudp+0x214>)
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d0b2      	beq.n	80077a4 <startudp+0xc4>
//					if (jabbertimeout == 0)	// terminate curtailed sequence???
						sendstatus(ENDSEQ, ps, pcb, adcbatchid); // send end of seq status
 800783e:	492e      	ldr	r1, [pc, #184]	; (80078f8 <startudp+0x218>)
 8007840:	ee18 2a10 	vmov	r2, s16
 8007844:	2001      	movs	r0, #1
 8007846:	780b      	ldrb	r3, [r1, #0]
 8007848:	ee18 1a90 	vmov	r1, s17
 800784c:	f7ff fe72 	bl	8007534 <sendstatus>
					sendendstatus = 0;	// cancel the flag
 8007850:	2300      	movs	r3, #0
 8007852:	4a28      	ldr	r2, [pc, #160]	; (80078f4 <startudp+0x214>)
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 8007854:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007858:	2001      	movs	r0, #1
					statuspkt.adcpktssent = 0;	// end of sequence so start again at 0
 800785a:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
					sendendstatus = 0;	// cancel the flag
 800785e:	7013      	strb	r3, [r2, #0]
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 8007860:	f00f fbec 	bl	801703c <ulTaskNotifyTake>
		if (ulNotificationValue > 0) {		// we were notified
 8007864:	2800      	cmp	r0, #0
 8007866:	d1a4      	bne.n	80077b2 <startudp+0xd2>
	if ((t1sec != talive) && (t1sec % STAT_TIME == 0)) { // this is a temporary mech to send timed status pkts...
 8007868:	4b24      	ldr	r3, [pc, #144]	; (80078fc <startudp+0x21c>)
 800786a:	f8d8 2000 	ldr.w	r2, [r8]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4293      	cmp	r3, r2
 8007872:	d097      	beq.n	80077a4 <startudp+0xc4>
 8007874:	4a22      	ldr	r2, [pc, #136]	; (8007900 <startudp+0x220>)
 8007876:	4923      	ldr	r1, [pc, #140]	; (8007904 <startudp+0x224>)
 8007878:	fb02 f203 	mul.w	r2, r2, r3
 800787c:	ebb1 0ff2 	cmp.w	r1, r2, ror #3
 8007880:	d390      	bcc.n	80077a4 <startudp+0xc4>
		talive = t1sec;
 8007882:	f8c8 3000 	str.w	r3, [r8]
		sendstatus(TIMED, ps, pcb, batchid);
 8007886:	ee18 2a10 	vmov	r2, s16
 800788a:	4b1b      	ldr	r3, [pc, #108]	; (80078f8 <startudp+0x218>)
 800788c:	ee18 1a90 	vmov	r1, s17
 8007890:	2002      	movs	r0, #2
 8007892:	781b      	ldrb	r3, [r3, #0]
 8007894:	f7ff fe4e 	bl	8007534 <sendstatus>
 8007898:	e784      	b.n	80077a4 <startudp+0xc4>
		printf("startudp: udp_bind failed!\n");
 800789a:	481b      	ldr	r0, [pc, #108]	; (8007908 <startudp+0x228>)
 800789c:	f01d fe46 	bl	802552c <puts>
		for (;;)
 80078a0:	e7fe      	b.n	80078a0 <startudp+0x1c0>
		printf("startudp: udp_new failed!\n");
 80078a2:	481a      	ldr	r0, [pc, #104]	; (800790c <startudp+0x22c>)
 80078a4:	f01d fe42 	bl	802552c <puts>
		for (;;)
 80078a8:	e7fe      	b.n	80078a8 <startudp+0x1c8>
		printf("startudp: p1 buf_alloc failed!\n");
 80078aa:	4819      	ldr	r0, [pc, #100]	; (8007910 <startudp+0x230>)
			sendtimedstatus(ps, pcb, adcbatchid);
//			printf("ulNotificationValue = %d\n",ulNotificationValue );
		}

	} // forever while
}
 80078ac:	b005      	add	sp, #20
 80078ae:	ecbd 8b02 	vpop	{d8}
 80078b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("startudp: ps buf_alloc failed!\n");
 80078b6:	f01d be39 	b.w	802552c <puts>
		printf("startudp: p2 buf_alloc failed!\n");
 80078ba:	4816      	ldr	r0, [pc, #88]	; (8007914 <startudp+0x234>)
 80078bc:	e7f6      	b.n	80078ac <startudp+0x1cc>
		printf("startudp: ps buf_alloc failed!\n");
 80078be:	4816      	ldr	r0, [pc, #88]	; (8007918 <startudp+0x238>)
 80078c0:	e7f4      	b.n	80078ac <startudp+0x1cc>
 80078c2:	bf00      	nop
 80078c4:	20000808 	.word	0x20000808
 80078c8:	080459e4 	.word	0x080459e4
 80078cc:	20000754 	.word	0x20000754
 80078d0:	20002f44 	.word	0x20002f44
 80078d4:	2000076c 	.word	0x2000076c
 80078d8:	dec0edfe 	.word	0xdec0edfe
 80078dc:	20000752 	.word	0x20000752
 80078e0:	0802c380 	.word	0x0802c380
 80078e4:	200030f0 	.word	0x200030f0
 80078e8:	0802c3b4 	.word	0x0802c3b4
 80078ec:	200006f8 	.word	0x200006f8
 80078f0:	2000310c 	.word	0x2000310c
 80078f4:	20000764 	.word	0x20000764
 80078f8:	200006e4 	.word	0x200006e4
 80078fc:	20002d5c 	.word	0x20002d5c
 8007900:	eeeeeeef 	.word	0xeeeeeeef
 8007904:	02222222 	.word	0x02222222
 8007908:	0802c304 	.word	0x0802c304
 800790c:	0802c2e8 	.word	0x0802c2e8
 8007910:	0802c320 	.word	0x0802c320
 8007914:	0802c340 	.word	0x0802c340
 8007918:	0802c360 	.word	0x0802c360
 800791c:	200030ec 	.word	0x200030ec
 8007920:	20000704 	.word	0x20000704
 8007924:	200030f8 	.word	0x200030f8

08007928 <tag_callback>:
const char *tagname[] = { "temp", "pressure", "time", "led1", "sw1A", "sw1B", "sw1C", "sw1D", "sw2A", "sw2B", "sw2C",
		"sw2D", "butt1", "PG0", "PG1", "PG2", "RF1", "devid", "detinfo", "GPS", "AGC", (void*) NULL };
int i, j;

// the tag callback handler
tSSIHandler tag_callback(int index, char *newstring, int maxlen) {
 8007928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
//  LOCK_TCPIP_CORE();
	if (ledsenabled) {
 800792a:	4b52      	ldr	r3, [pc, #328]	; (8007a74 <tag_callback+0x14c>)
tSSIHandler tag_callback(int index, char *newstring, int maxlen) {
 800792c:	4606      	mov	r6, r0
 800792e:	460f      	mov	r7, r1
		HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 8007930:	4851      	ldr	r0, [pc, #324]	; (8007a78 <tag_callback+0x150>)
	if (ledsenabled) {
 8007932:	881a      	ldrh	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 8007934:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	if (ledsenabled) {
 8007938:	b35a      	cbz	r2, 8007992 <tag_callback+0x6a>
		HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 800793a:	f004 f9f5 	bl	800bd28 <HAL_GPIO_TogglePin>
 800793e:	4c4f      	ldr	r4, [pc, #316]	; (8007a7c <tag_callback+0x154>)
	} else {
		printf("semaphore take2 failed\n");
	}
#endif
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
		printf("sem wait 2\n");
 8007940:	4d4f      	ldr	r5, [pc, #316]	; (8007a80 <tag_callback+0x158>)
 8007942:	e001      	b.n	8007948 <tag_callback+0x20>
 8007944:	f01d fdf2 	bl	802552c <puts>
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 8007948:	2101      	movs	r1, #1
 800794a:	6820      	ldr	r0, [r4, #0]
 800794c:	f00e fb7c 	bl	8016048 <xQueueSemaphoreTake>
 8007950:	4603      	mov	r3, r0
		printf("sem wait 2\n");
 8007952:	4628      	mov	r0, r5
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 8007954:	2b01      	cmp	r3, #1
 8007956:	d1f5      	bne.n	8007944 <tag_callback+0x1c>
	}
	{
//		printf("sem2 wait done\n");
	}

	if ((index > 3) && (index < 12)) {		// omux array
 8007958:	1f32      	subs	r2, r6, #4
 800795a:	2a07      	cmp	r2, #7
 800795c:	d81c      	bhi.n	8007998 <tag_callback+0x70>
		i = index - 4;		// 0 to 7
		i = (muxdat[0] & (1 << i));
 800795e:	4949      	ldr	r1, [pc, #292]	; (8007a84 <tag_callback+0x15c>)
 8007960:	4093      	lsls	r3, r2
 8007962:	780a      	ldrb	r2, [r1, #0]
 8007964:	4013      	ands	r3, r2
 8007966:	4a48      	ldr	r2, [pc, #288]	; (8007a88 <tag_callback+0x160>)
 8007968:	6013      	str	r3, [r2, #0]
		if (i == 0)		// around the houses
 800796a:	bb5b      	cbnz	r3, 80079c4 <tag_callback+0x9c>
			strcpy(newstring, "0");
 800796c:	4b47      	ldr	r3, [pc, #284]	; (8007a8c <tag_callback+0x164>)
 800796e:	881b      	ldrh	r3, [r3, #0]
 8007970:	803b      	strh	r3, [r7, #0]
			break;
		}
//		sprintf(newstring,"index=%d",index);
//  UNLOCK_TCPIP_CORE();

	if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 8007972:	2300      	movs	r3, #0
 8007974:	6820      	ldr	r0, [r4, #0]
 8007976:	461a      	mov	r2, r3
 8007978:	4619      	mov	r1, r3
 800797a:	f00e f8cb 	bl	8015b14 <xQueueGenericSend>
 800797e:	2801      	cmp	r0, #1
 8007980:	d002      	beq.n	8007988 <tag_callback+0x60>
		printf("semaphore give2 failed\n");		// expect this to fail as part of the normal setup
 8007982:	4843      	ldr	r0, [pc, #268]	; (8007a90 <tag_callback+0x168>)
 8007984:	f01d fdd2 	bl	802552c <puts>
	}
	return (strlen(newstring));
 8007988:	4638      	mov	r0, r7
}
 800798a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return (strlen(newstring));
 800798e:	f7f8 bc61 	b.w	8000254 <strlen>
		HAL_GPIO_WritePin(GPIOD, LED_D3_Pin, GPIO_PIN_RESET);
 8007992:	f004 f9af 	bl	800bcf4 <HAL_GPIO_WritePin>
 8007996:	e7d2      	b.n	800793e <tag_callback+0x16>
		switch (index) {
 8007998:	2e14      	cmp	r6, #20
 800799a:	d817      	bhi.n	80079cc <tag_callback+0xa4>
 800799c:	e8df f006 	tbb	[pc, r6]
 80079a0:	0b655055 	.word	0x0b655055
 80079a4:	16161616 	.word	0x16161616
 80079a8:	16161616 	.word	0x16161616
 80079ac:	343d5a61 	.word	0x343d5a61
 80079b0:	464b2429 	.word	0x464b2429
 80079b4:	1c          	.byte	0x1c
 80079b5:	00          	.byte	0x00
			if (HAL_GPIO_ReadPin(GPIOD, LED_D4_Pin) == GPIO_PIN_SET)
 80079b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80079ba:	482f      	ldr	r0, [pc, #188]	; (8007a78 <tag_callback+0x150>)
 80079bc:	f004 f988 	bl	800bcd0 <HAL_GPIO_ReadPin>
 80079c0:	2801      	cmp	r0, #1
 80079c2:	d1d3      	bne.n	800796c <tag_callback+0x44>
			strcpy(newstring, "1");
 80079c4:	4b33      	ldr	r3, [pc, #204]	; (8007a94 <tag_callback+0x16c>)
 80079c6:	881b      	ldrh	r3, [r3, #0]
 80079c8:	803b      	strh	r3, [r7, #0]
 80079ca:	e7d2      	b.n	8007972 <tag_callback+0x4a>
			sprintf(newstring, "\"ssi_handler: bad tag index %d\"", index);
 80079cc:	4632      	mov	r2, r6
 80079ce:	4932      	ldr	r1, [pc, #200]	; (8007a98 <tag_callback+0x170>)
 80079d0:	4638      	mov	r0, r7
 80079d2:	f01d fef9 	bl	80257c8 <siprintf>
			break;
 80079d6:	e7cc      	b.n	8007972 <tag_callback+0x4a>
			strcpy(newstring, (agc) ? "1" : "0");		// AGC Status
 80079d8:	4b30      	ldr	r3, [pc, #192]	; (8007a9c <tag_callback+0x174>)
 80079da:	881b      	ldrh	r3, [r3, #0]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	bf14      	ite	ne
 80079e0:	2331      	movne	r3, #49	; 0x31
 80079e2:	2330      	moveq	r3, #48	; 0x30
 80079e4:	803b      	strh	r3, [r7, #0]
			break;
 80079e6:	e7c4      	b.n	8007972 <tag_callback+0x4a>
			strcpy(newstring, snstr);			// Detector ID
 80079e8:	492d      	ldr	r1, [pc, #180]	; (8007aa0 <tag_callback+0x178>)
 80079ea:	4638      	mov	r0, r7
 80079ec:	f01d ff93 	bl	8025916 <strcpy>
			break;
 80079f0:	e7bf      	b.n	8007972 <tag_callback+0x4a>
			strcpy(newstring, (HAL_GPIO_ReadPin(GPIOE, LP_FILT_Pin) ? "0" : "1"));
 80079f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80079f6:	482b      	ldr	r0, [pc, #172]	; (8007aa4 <tag_callback+0x17c>)
 80079f8:	f004 f96a 	bl	800bcd0 <HAL_GPIO_ReadPin>
 80079fc:	2800      	cmp	r0, #0
 80079fe:	bf14      	ite	ne
 8007a00:	2330      	movne	r3, #48	; 0x30
 8007a02:	2331      	moveq	r3, #49	; 0x31
 8007a04:	803b      	strh	r3, [r7, #0]
			break;
 8007a06:	e7b4      	b.n	8007972 <tag_callback+0x4a>
			strcpy(newstring, (pgagain & 4) ? "1" : "0");
 8007a08:	4b27      	ldr	r3, [pc, #156]	; (8007aa8 <tag_callback+0x180>)
 8007a0a:	881b      	ldrh	r3, [r3, #0]
 8007a0c:	f013 0f04 	tst.w	r3, #4
 8007a10:	bf14      	ite	ne
 8007a12:	2331      	movne	r3, #49	; 0x31
 8007a14:	2330      	moveq	r3, #48	; 0x30
 8007a16:	803b      	strh	r3, [r7, #0]
			break;
 8007a18:	e7ab      	b.n	8007972 <tag_callback+0x4a>
			strcpy(newstring, (pgagain & 2) ? "1" : "0");
 8007a1a:	4b23      	ldr	r3, [pc, #140]	; (8007aa8 <tag_callback+0x180>)
 8007a1c:	881b      	ldrh	r3, [r3, #0]
 8007a1e:	f013 0f02 	tst.w	r3, #2
 8007a22:	bf14      	ite	ne
 8007a24:	2331      	movne	r3, #49	; 0x31
 8007a26:	2330      	moveq	r3, #48	; 0x30
 8007a28:	803b      	strh	r3, [r7, #0]
			break;
 8007a2a:	e7a2      	b.n	8007972 <tag_callback+0x4a>
			strcpy(newstring, gpsstr);		// GPS Status
 8007a2c:	491f      	ldr	r1, [pc, #124]	; (8007aac <tag_callback+0x184>)
 8007a2e:	4638      	mov	r0, r7
 8007a30:	f01d ff71 	bl	8025916 <strcpy>
			break;
 8007a34:	e79d      	b.n	8007972 <tag_callback+0x4a>
			strcpy(newstring, statstr);		// Detector Status
 8007a36:	491e      	ldr	r1, [pc, #120]	; (8007ab0 <tag_callback+0x188>)
 8007a38:	4638      	mov	r0, r7
 8007a3a:	f01d ff6c 	bl	8025916 <strcpy>
			break;
 8007a3e:	e798      	b.n	8007972 <tag_callback+0x4a>
			strcpy(newstring, pressstr);		// pressure
 8007a40:	491c      	ldr	r1, [pc, #112]	; (8007ab4 <tag_callback+0x18c>)
 8007a42:	4638      	mov	r0, r7
 8007a44:	f01d ff67 	bl	8025916 <strcpy>
			break;
 8007a48:	e793      	b.n	8007972 <tag_callback+0x4a>
			strcpy(newstring, tempstr);		// temperature
 8007a4a:	491b      	ldr	r1, [pc, #108]	; (8007ab8 <tag_callback+0x190>)
 8007a4c:	4638      	mov	r0, r7
 8007a4e:	f01d ff62 	bl	8025916 <strcpy>
			break;
 8007a52:	e78e      	b.n	8007972 <tag_callback+0x4a>
			strcpy(newstring, (pgagain & 1) ? "1" : "0");
 8007a54:	4b14      	ldr	r3, [pc, #80]	; (8007aa8 <tag_callback+0x180>)
 8007a56:	881b      	ldrh	r3, [r3, #0]
 8007a58:	f003 0301 	and.w	r3, r3, #1
 8007a5c:	3330      	adds	r3, #48	; 0x30
 8007a5e:	803b      	strh	r3, [r7, #0]
			break;
 8007a60:	e787      	b.n	8007972 <tag_callback+0x4a>
			strcpy(newstring, "5");
 8007a62:	4b16      	ldr	r3, [pc, #88]	; (8007abc <tag_callback+0x194>)
 8007a64:	881b      	ldrh	r3, [r3, #0]
 8007a66:	803b      	strh	r3, [r7, #0]
			break;
 8007a68:	e783      	b.n	8007972 <tag_callback+0x4a>
			strcpy(newstring, nowtimestr);
 8007a6a:	4915      	ldr	r1, [pc, #84]	; (8007ac0 <tag_callback+0x198>)
 8007a6c:	4638      	mov	r0, r7
 8007a6e:	f01d ff52 	bl	8025916 <strcpy>
			break;
 8007a72:	e77e      	b.n	8007972 <tag_callback+0x4a>
 8007a74:	20000278 	.word	0x20000278
 8007a78:	40020c00 	.word	0x40020c00
 8007a7c:	20002d58 	.word	0x20002d58
 8007a80:	0802c49c 	.word	0x0802c49c
 8007a84:	2000027c 	.word	0x2000027c
 8007a88:	20003114 	.word	0x20003114
 8007a8c:	080455c0 	.word	0x080455c0
 8007a90:	0802c4c8 	.word	0x0802c4c8
 8007a94:	0802c27c 	.word	0x0802c27c
 8007a98:	0802c4a8 	.word	0x0802c4a8
 8007a9c:	20000018 	.word	0x20000018
 8007aa0:	2000008c 	.word	0x2000008c
 8007aa4:	40021000 	.word	0x40021000
 8007aa8:	20003078 	.word	0x20003078
 8007aac:	2000001c 	.word	0x2000001c
 8007ab0:	20000130 	.word	0x20000130
 8007ab4:	2000007c 	.word	0x2000007c
 8007ab8:	20000238 	.word	0x20000238
 8007abc:	080439a4 	.word	0x080439a4
 8007ac0:	2000005c 	.word	0x2000005c

08007ac4 <httpd_cgi_handler>:
		char **http_cgi_param_vals) {
 8007ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ac8:	b085      	sub	sp, #20
 8007aca:	4615      	mov	r5, r2
 8007acc:	460c      	mov	r4, r1
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 8007ace:	220a      	movs	r2, #10
 8007ad0:	a903      	add	r1, sp, #12
 8007ad2:	6818      	ldr	r0, [r3, #0]
		char **http_cgi_param_vals) {
 8007ad4:	4699      	mov	r9, r3
 8007ad6:	9f0e      	ldr	r7, [sp, #56]	; 0x38
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 8007ad8:	f01e fcf8 	bl	80264cc <strtol>
 8007adc:	4606      	mov	r6, r0
	printf("httpd_cgi_handler: uri=%s, count=%d j=%d\n", uri, count, j);
 8007ade:	4621      	mov	r1, r4
 8007ae0:	462a      	mov	r2, r5
 8007ae2:	4871      	ldr	r0, [pc, #452]	; (8007ca8 <httpd_cgi_handler+0x1e4>)
 8007ae4:	4633      	mov	r3, r6
 8007ae6:	f01d fc85 	bl	80253f4 <iprintf>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8007aea:	2d00      	cmp	r5, #0
 8007aec:	dd37      	ble.n	8007b5e <httpd_cgi_handler+0x9a>
 8007aee:	2400      	movs	r4, #0
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 8007af0:	f8df b1e4 	ldr.w	fp, [pc, #484]	; 8007cd8 <httpd_cgi_handler+0x214>
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 8007af4:	f8df a1e4 	ldr.w	sl, [pc, #484]	; 8007cdc <httpd_cgi_handler+0x218>
		switch (j) {
 8007af8:	f1a6 030a 	sub.w	r3, r6, #10
 8007afc:	2b0e      	cmp	r3, #14
 8007afe:	f200 80cc 	bhi.w	8007c9a <httpd_cgi_handler+0x1d6>
 8007b02:	e8df f003 	tbb	[pc, r3]
 8007b06:	9eb6      	.short	0x9eb6
 8007b08:	08080808 	.word	0x08080808
 8007b0c:	08080808 	.word	0x08080808
 8007b10:	864d6073 	.word	0x864d6073
 8007b14:	3a          	.byte	0x3a
 8007b15:	00          	.byte	0x00
			if (((*http_cgi_param_vals)[i]) == '0') {
 8007b16:	683a      	ldr	r2, [r7, #0]
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 8007b18:	2101      	movs	r1, #1
 8007b1a:	f1a6 000c 	sub.w	r0, r6, #12
 8007b1e:	4b63      	ldr	r3, [pc, #396]	; (8007cac <httpd_cgi_handler+0x1e8>)
			if (((*http_cgi_param_vals)[i]) == '0') {
 8007b20:	5d12      	ldrb	r2, [r2, r4]
			j -= 11;	// now offset 0
 8007b22:	f1a6 080b 	sub.w	r8, r6, #11
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 8007b26:	4081      	lsls	r1, r0
			if (((*http_cgi_param_vals)[i]) == '0') {
 8007b28:	2a30      	cmp	r2, #48	; 0x30
 8007b2a:	d01b      	beq.n	8007b64 <httpd_cgi_handler+0xa0>
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 8007b2c:	781a      	ldrb	r2, [r3, #0]
 8007b2e:	4311      	orrs	r1, r2
 8007b30:	b2c9      	uxtb	r1, r1
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 8007b32:	f001 0202 	and.w	r2, r1, #2
 8007b36:	7019      	strb	r1, [r3, #0]
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 8007b38:	4650      	mov	r0, sl
			j -= 11;	// now offset 0
 8007b3a:	4646      	mov	r6, r8
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 8007b3c:	f8cb 2000 	str.w	r2, [fp]
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 8007b40:	f01d fc58 	bl	80253f4 <iprintf>
			if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {		// RF dual MUX
 8007b44:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007b48:	2301      	movs	r3, #1
 8007b4a:	4a58      	ldr	r2, [pc, #352]	; (8007cac <httpd_cgi_handler+0x1e8>)
 8007b4c:	9100      	str	r1, [sp, #0]
 8007b4e:	2188      	movs	r1, #136	; 0x88
 8007b50:	4857      	ldr	r0, [pc, #348]	; (8007cb0 <httpd_cgi_handler+0x1ec>)
 8007b52:	f004 fbd5 	bl	800c300 <HAL_I2C_Master_Transmit>
 8007b56:	b960      	cbnz	r0, 8007b72 <httpd_cgi_handler+0xae>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8007b58:	3401      	adds	r4, #1
 8007b5a:	42a5      	cmp	r5, r4
 8007b5c:	d1cc      	bne.n	8007af8 <httpd_cgi_handler+0x34>
}
 8007b5e:	b005      	add	sp, #20
 8007b60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				muxdat[0] = muxdat[0] & ~(1 << (j - 1));
 8007b64:	2101      	movs	r1, #1
 8007b66:	fa01 f600 	lsl.w	r6, r1, r0
 8007b6a:	7819      	ldrb	r1, [r3, #0]
 8007b6c:	ea21 0106 	bic.w	r1, r1, r6
 8007b70:	e7df      	b.n	8007b32 <httpd_cgi_handler+0x6e>
				printf("I2C HAL returned error 1\n\r");
 8007b72:	4850      	ldr	r0, [pc, #320]	; (8007cb4 <httpd_cgi_handler+0x1f0>)
 8007b74:	f01d fc3e 	bl	80253f4 <iprintf>
 8007b78:	e7ee      	b.n	8007b58 <httpd_cgi_handler+0x94>
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8007b7a:	6839      	ldr	r1, [r7, #0]
 8007b7c:	3c01      	subs	r4, #1
 8007b7e:	484e      	ldr	r0, [pc, #312]	; (8007cb8 <httpd_cgi_handler+0x1f4>)
 8007b80:	440c      	add	r4, r1
 8007b82:	4623      	mov	r3, r4
 8007b84:	f814 2f01 	ldrb.w	r2, [r4, #1]!
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8007b88:	3302      	adds	r3, #2
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8007b8a:	3a30      	subs	r2, #48	; 0x30
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8007b8c:	eba3 0301 	sub.w	r3, r3, r1
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8007b90:	bf18      	it	ne
 8007b92:	2201      	movne	r2, #1
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8007b94:	429d      	cmp	r5, r3
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8007b96:	8002      	strh	r2, [r0, #0]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8007b98:	dcf3      	bgt.n	8007b82 <httpd_cgi_handler+0xbe>
}
 8007b9a:	b005      	add	sp, #20
 8007b9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ba0:	4e46      	ldr	r6, [pc, #280]	; (8007cbc <httpd_cgi_handler+0x1f8>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~1 : pgagain | 1);
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	f9b6 0000 	ldrsh.w	r0, [r6]
 8007ba8:	5d1b      	ldrb	r3, [r3, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8007baa:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~1 : pgagain | 1);
 8007bac:	2b30      	cmp	r3, #48	; 0x30
 8007bae:	bf0c      	ite	eq
 8007bb0:	f020 0001 	biceq.w	r0, r0, #1
 8007bb4:	f040 0001 	orrne.w	r0, r0, #1
			setpgagain(val);
 8007bb8:	f7fd fe96 	bl	80058e8 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8007bbc:	42a5      	cmp	r5, r4
 8007bbe:	dcf0      	bgt.n	8007ba2 <httpd_cgi_handler+0xde>
}
 8007bc0:	b005      	add	sp, #20
 8007bc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bc6:	4e3d      	ldr	r6, [pc, #244]	; (8007cbc <httpd_cgi_handler+0x1f8>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~2 : pgagain | 2);
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	f9b6 0000 	ldrsh.w	r0, [r6]
 8007bce:	5d1b      	ldrb	r3, [r3, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8007bd0:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~2 : pgagain | 2);
 8007bd2:	2b30      	cmp	r3, #48	; 0x30
 8007bd4:	bf0c      	ite	eq
 8007bd6:	f020 0002 	biceq.w	r0, r0, #2
 8007bda:	f040 0002 	orrne.w	r0, r0, #2
			setpgagain(val);
 8007bde:	f7fd fe83 	bl	80058e8 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8007be2:	42a5      	cmp	r5, r4
 8007be4:	dcf0      	bgt.n	8007bc8 <httpd_cgi_handler+0x104>
}
 8007be6:	b005      	add	sp, #20
 8007be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bec:	4e33      	ldr	r6, [pc, #204]	; (8007cbc <httpd_cgi_handler+0x1f8>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~4 : pgagain | 4);
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	f9b6 0000 	ldrsh.w	r0, [r6]
 8007bf4:	5d1b      	ldrb	r3, [r3, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8007bf6:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~4 : pgagain | 4);
 8007bf8:	2b30      	cmp	r3, #48	; 0x30
 8007bfa:	bf0c      	ite	eq
 8007bfc:	f020 0004 	biceq.w	r0, r0, #4
 8007c00:	f040 0004 	orrne.w	r0, r0, #4
			setpgagain(val);
 8007c04:	f7fd fe70 	bl	80058e8 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8007c08:	42a5      	cmp	r5, r4
 8007c0a:	dcf0      	bgt.n	8007bee <httpd_cgi_handler+0x12a>
}
 8007c0c:	b005      	add	sp, #20
 8007c0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c12:	3401      	adds	r4, #1
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 8007c14:	4e2a      	ldr	r6, [pc, #168]	; (8007cc0 <httpd_cgi_handler+0x1fc>)
 8007c16:	e004      	b.n	8007c22 <httpd_cgi_handler+0x15e>
 8007c18:	f004 f86c 	bl	800bcf4 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8007c1c:	42a5      	cmp	r5, r4
 8007c1e:	dd9e      	ble.n	8007b5e <httpd_cgi_handler+0x9a>
 8007c20:	3401      	adds	r4, #1
			if (((*http_cgi_param_vals)[i]) == '1')
 8007c22:	683b      	ldr	r3, [r7, #0]
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 8007c24:	2201      	movs	r2, #1
 8007c26:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007c2a:	4630      	mov	r0, r6
			if (((*http_cgi_param_vals)[i]) == '1')
 8007c2c:	4423      	add	r3, r4
 8007c2e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007c32:	2b31      	cmp	r3, #49	; 0x31
 8007c34:	d1f0      	bne.n	8007c18 <httpd_cgi_handler+0x154>
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_RESET);// select RF Switches to LP filter (normal route)
 8007c36:	2200      	movs	r2, #0
 8007c38:	f004 f85c 	bl	800bcf4 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8007c3c:	42a5      	cmp	r5, r4
 8007c3e:	dcef      	bgt.n	8007c20 <httpd_cgi_handler+0x15c>
 8007c40:	e78d      	b.n	8007b5e <httpd_cgi_handler+0x9a>
 8007c42:	3401      	adds	r4, #1
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 8007c44:	4e1f      	ldr	r6, [pc, #124]	; (8007cc4 <httpd_cgi_handler+0x200>)
 8007c46:	e004      	b.n	8007c52 <httpd_cgi_handler+0x18e>
 8007c48:	f004 f854 	bl	800bcf4 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8007c4c:	42ac      	cmp	r4, r5
 8007c4e:	da86      	bge.n	8007b5e <httpd_cgi_handler+0x9a>
 8007c50:	3401      	adds	r4, #1
			if (((*http_cgi_param_vals)[i]) == '0')
 8007c52:	683b      	ldr	r3, [r7, #0]
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 8007c54:	2201      	movs	r2, #1
 8007c56:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007c5a:	4630      	mov	r0, r6
			if (((*http_cgi_param_vals)[i]) == '0')
 8007c5c:	4423      	add	r3, r4
 8007c5e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007c62:	2b30      	cmp	r3, #48	; 0x30
 8007c64:	d1f0      	bne.n	8007c48 <httpd_cgi_handler+0x184>
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_RESET);
 8007c66:	2200      	movs	r2, #0
 8007c68:	f004 f844 	bl	800bcf4 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8007c6c:	42a5      	cmp	r5, r4
 8007c6e:	dcef      	bgt.n	8007c50 <httpd_cgi_handler+0x18c>
 8007c70:	e775      	b.n	8007b5e <httpd_cgi_handler+0x9a>
			printf("Reboot command from wwww\n");
 8007c72:	4815      	ldr	r0, [pc, #84]	; (8007cc8 <httpd_cgi_handler+0x204>)
 8007c74:	f01d fc5a 	bl	802552c <puts>
			osDelay(500);
 8007c78:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007c7c:	f00d fc20 	bl	80154c0 <osDelay>
 8007c80:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8007c84:	4911      	ldr	r1, [pc, #68]	; (8007ccc <httpd_cgi_handler+0x208>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8007c86:	4b12      	ldr	r3, [pc, #72]	; (8007cd0 <httpd_cgi_handler+0x20c>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8007c88:	68ca      	ldr	r2, [r1, #12]
 8007c8a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	60cb      	str	r3, [r1, #12]
 8007c92:	f3bf 8f4f 	dsb	sy
    __NOP();
 8007c96:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8007c98:	e7fd      	b.n	8007c96 <httpd_cgi_handler+0x1d2>
			printf("Unknown id in cgi handler %s\n", *http_cgi_params);
 8007c9a:	f8d9 1000 	ldr.w	r1, [r9]
 8007c9e:	480d      	ldr	r0, [pc, #52]	; (8007cd4 <httpd_cgi_handler+0x210>)
 8007ca0:	f01d fba8 	bl	80253f4 <iprintf>
			break;
 8007ca4:	e758      	b.n	8007b58 <httpd_cgi_handler+0x94>
 8007ca6:	bf00      	nop
 8007ca8:	0802c4e0 	.word	0x0802c4e0
 8007cac:	2000027c 	.word	0x2000027c
 8007cb0:	200024f8 	.word	0x200024f8
 8007cb4:	0802be10 	.word	0x0802be10
 8007cb8:	20000018 	.word	0x20000018
 8007cbc:	20003078 	.word	0x20003078
 8007cc0:	40021000 	.word	0x40021000
 8007cc4:	40020c00 	.word	0x40020c00
 8007cc8:	0802c50c 	.word	0x0802c50c
 8007ccc:	e000ed00 	.word	0xe000ed00
 8007cd0:	05fa0004 	.word	0x05fa0004
 8007cd4:	0802c544 	.word	0x0802c544
 8007cd8:	20003074 	.word	0x20003074
 8007cdc:	0802c528 	.word	0x0802c528

08007ce0 <httpd_post_receive_data>:
err_t httpd_post_receive_data(void *connection, struct pbuf *p) {
 8007ce0:	b508      	push	{r3, lr}
	printf("httpd_post_receive_data: \n");
 8007ce2:	4802      	ldr	r0, [pc, #8]	; (8007cec <httpd_post_receive_data+0xc>)
 8007ce4:	f01d fc22 	bl	802552c <puts>
}
 8007ce8:	2000      	movs	r0, #0
 8007cea:	bd08      	pop	{r3, pc}
 8007cec:	0802c564 	.word	0x0802c564

08007cf0 <httpd_post_begin>:
		int content_len, char *response_uri, u16_t response_uri_len, u8_t *post_auto_wnd) {
 8007cf0:	b508      	push	{r3, lr}
	printf("httpd_post_begin: \n");
 8007cf2:	4802      	ldr	r0, [pc, #8]	; (8007cfc <httpd_post_begin+0xc>)
 8007cf4:	f01d fc1a 	bl	802552c <puts>
}
 8007cf8:	2000      	movs	r0, #0
 8007cfa:	bd08      	pop	{r3, pc}
 8007cfc:	0802c580 	.word	0x0802c580

08007d00 <httpd_post_finished>:
	printf("httpd_post_finished: \n");
 8007d00:	4801      	ldr	r0, [pc, #4]	; (8007d08 <httpd_post_finished+0x8>)
 8007d02:	f01d bc13 	b.w	802552c <puts>
 8007d06:	bf00      	nop
 8007d08:	0802c594 	.word	0x0802c594

08007d0c <init_httpd_ssi>:

// embedded ssi tag handler setup
init_httpd_ssi() {

	http_set_ssi_handler(tag_callback, tagname, 21);	// was 32
 8007d0c:	4803      	ldr	r0, [pc, #12]	; (8007d1c <init_httpd_ssi+0x10>)
 8007d0e:	2215      	movs	r2, #21
 8007d10:	4903      	ldr	r1, [pc, #12]	; (8007d20 <init_httpd_ssi+0x14>)
init_httpd_ssi() {
 8007d12:	b508      	push	{r3, lr}
	http_set_ssi_handler(tag_callback, tagname, 21);	// was 32
 8007d14:	f011 fa30 	bl	8019178 <http_set_ssi_handler>
}
 8007d18:	bd08      	pop	{r3, pc}
 8007d1a:	bf00      	nop
 8007d1c:	08007929 	.word	0x08007929
 8007d20:	20000288 	.word	0x20000288

08007d24 <parsep2>:

///////////////////////////////////////////////////////
/// parse p2 params
// return 0 for success
//////////////////////////////////////////////////////
int parsep2(char *buf, char *match, int type, void *value) {
 8007d24:	b570      	push	{r4, r5, r6, lr}
	uint32_t *val;

	i = 0;
	j = 0;
	val = value;
	while ((buf[i]) && (buf[i] != '}')) {
 8007d26:	7804      	ldrb	r4, [r0, #0]
 8007d28:	b194      	cbz	r4, 8007d50 <parsep2+0x2c>
 8007d2a:	2c7d      	cmp	r4, #125	; 0x7d
 8007d2c:	d010      	beq.n	8007d50 <parsep2+0x2c>
	j = 0;
 8007d2e:	f04f 0e00 	mov.w	lr, #0
	i = 0;
 8007d32:	4675      	mov	r5, lr
		if (buf[i++] == match[j]) {
 8007d34:	f811 600e 	ldrb.w	r6, [r1, lr]
 8007d38:	f105 0c01 	add.w	ip, r5, #1
 8007d3c:	42a6      	cmp	r6, r4
			j++;
		} else {
			j = 0;
		}
		if (j > 0) {		// started matching something
			if (buf[i] == ':') {		// end of match
 8007d3e:	f810 400c 	ldrb.w	r4, [r0, ip]
		if (buf[i++] == match[j]) {
 8007d42:	d008      	beq.n	8007d56 <parsep2+0x32>
 8007d44:	4665      	mov	r5, ip
			j = 0;
 8007d46:	f04f 0e00 	mov.w	lr, #0
	while ((buf[i]) && (buf[i] != '}')) {
 8007d4a:	b10c      	cbz	r4, 8007d50 <parsep2+0x2c>
 8007d4c:	2c7d      	cmp	r4, #125	; 0x7d
 8007d4e:	d1f1      	bne.n	8007d34 <parsep2+0x10>
					return ((sscanf(&buf[i], "%x", val) == 1) ? 0 : -1);
				}
			}
		}
	}
	return (-1);
 8007d50:	f04f 30ff 	mov.w	r0, #4294967295
}
 8007d54:	bd70      	pop	{r4, r5, r6, pc}
			if (buf[i] == ':') {		// end of match
 8007d56:	2c3a      	cmp	r4, #58	; 0x3a
			j++;
 8007d58:	f10e 0e01 	add.w	lr, lr, #1
			if (buf[i] == ':') {		// end of match
 8007d5c:	d001      	beq.n	8007d62 <parsep2+0x3e>
		if (buf[i++] == match[j]) {
 8007d5e:	4665      	mov	r5, ip
 8007d60:	e7f3      	b.n	8007d4a <parsep2+0x26>
				if (type == 1) {		// looking for a string
 8007d62:	2a01      	cmp	r2, #1
				i++;
 8007d64:	f105 0502 	add.w	r5, r5, #2
				if (type == 1) {		// looking for a string
 8007d68:	d005      	beq.n	8007d76 <parsep2+0x52>
				} else if (type == 2) { // uint32_t base 10 string
 8007d6a:	2a02      	cmp	r2, #2
 8007d6c:	d01a      	beq.n	8007da4 <parsep2+0x80>
				} else if (type == 3) { // uint32_t hex string
 8007d6e:	2a03      	cmp	r2, #3
 8007d70:	d022      	beq.n	8007db8 <parsep2+0x94>
	while ((buf[i]) && (buf[i] != '}')) {
 8007d72:	5d44      	ldrb	r4, [r0, r5]
 8007d74:	e7e9      	b.n	8007d4a <parsep2+0x26>
					while ((buf[i]) && ((isalnum(buf[i])) || (buf[i] == '.'))) {
 8007d76:	5d44      	ldrb	r4, [r0, r5]
 8007d78:	1941      	adds	r1, r0, r5
 8007d7a:	b36c      	cbz	r4, 8007dd8 <parsep2+0xb4>
 8007d7c:	1e5d      	subs	r5, r3, #1
					j = 0;
 8007d7e:	2200      	movs	r2, #0
 8007d80:	4e17      	ldr	r6, [pc, #92]	; (8007de0 <parsep2+0xbc>)
					while ((buf[i]) && ((isalnum(buf[i])) || (buf[i] == '.'))) {
 8007d82:	5d30      	ldrb	r0, [r6, r4]
 8007d84:	0740      	lsls	r0, r0, #29
 8007d86:	d101      	bne.n	8007d8c <parsep2+0x68>
 8007d88:	2c2e      	cmp	r4, #46	; 0x2e
 8007d8a:	d11f      	bne.n	8007dcc <parsep2+0xa8>
						pch[j++] = buf[i++];
 8007d8c:	f805 4f01 	strb.w	r4, [r5, #1]!
 8007d90:	3201      	adds	r2, #1
					while ((buf[i]) && ((isalnum(buf[i])) || (buf[i] == '.'))) {
 8007d92:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007d96:	2c00      	cmp	r4, #0
 8007d98:	d1f3      	bne.n	8007d82 <parsep2+0x5e>
					pch[j] = 0;
 8007d9a:	4413      	add	r3, r2
 8007d9c:	4620      	mov	r0, r4
 8007d9e:	2200      	movs	r2, #0
 8007da0:	701a      	strb	r2, [r3, #0]
}
 8007da2:	bd70      	pop	{r4, r5, r6, pc}
					return ((sscanf(&buf[i], "%u", val) == 1) ? 0 : -1);
 8007da4:	461a      	mov	r2, r3
 8007da6:	490f      	ldr	r1, [pc, #60]	; (8007de4 <parsep2+0xc0>)
 8007da8:	4428      	add	r0, r5
 8007daa:	f01d fd2d 	bl	8025808 <siscanf>
 8007dae:	3801      	subs	r0, #1
 8007db0:	bf18      	it	ne
 8007db2:	f04f 30ff 	movne.w	r0, #4294967295
}
 8007db6:	bd70      	pop	{r4, r5, r6, pc}
					return ((sscanf(&buf[i], "%x", val) == 1) ? 0 : -1);
 8007db8:	461a      	mov	r2, r3
 8007dba:	490b      	ldr	r1, [pc, #44]	; (8007de8 <parsep2+0xc4>)
 8007dbc:	4428      	add	r0, r5
 8007dbe:	f01d fd23 	bl	8025808 <siscanf>
 8007dc2:	3801      	subs	r0, #1
 8007dc4:	bf18      	it	ne
 8007dc6:	f04f 30ff 	movne.w	r0, #4294967295
}
 8007dca:	bd70      	pop	{r4, r5, r6, pc}
					return ((j > 0) ? 0 : -1);
 8007dcc:	fab2 f082 	clz	r0, r2
					pch[j] = 0;
 8007dd0:	4413      	add	r3, r2
					return ((j > 0) ? 0 : -1);
 8007dd2:	0940      	lsrs	r0, r0, #5
 8007dd4:	4240      	negs	r0, r0
 8007dd6:	e7e2      	b.n	8007d9e <parsep2+0x7a>
					while ((buf[i]) && ((isalnum(buf[i])) || (buf[i] == '.'))) {
 8007dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8007ddc:	e7df      	b.n	8007d9e <parsep2+0x7a>
 8007dde:	bf00      	nop
 8007de0:	08045c41 	.word	0x08045c41
 8007de4:	0802c5ac 	.word	0x0802c5ac
 8007de8:	0802c5b0 	.word	0x0802c5b0

08007dec <returnpage>:

 p2 operands (strings):-
 */

// callback with the page
void returnpage(volatile char *content, volatile u16_t charcount, int errorm) {
 8007dec:	b5f0      	push	{r4, r5, r6, r7, lr}
	volatile int nconv, res, res2;
	volatile int p1;
	volatile char p2[96];
	volatile char filename[32], s1[16];
	volatile uint32_t crc1, crc2, n1 = 0, n2 = 0;
	char host[17] = "192.168.0.248";
 8007dee:	4b80      	ldr	r3, [pc, #512]	; (8007ff0 <returnpage+0x204>)
void returnpage(volatile char *content, volatile u16_t charcount, int errorm) {
 8007df0:	b0b7      	sub	sp, #220	; 0xdc
 8007df2:	4606      	mov	r6, r0
 8007df4:	4615      	mov	r5, r2
 8007df6:	f8ad 100e 	strh.w	r1, [sp, #14]
	char host[17] = "192.168.0.248";
 8007dfa:	f10d 0c44 	add.w	ip, sp, #68	; 0x44
	int newfirmware = 0;

//	printf("returnpage:\n");
	if (expectedapage) {
 8007dfe:	4f7d      	ldr	r7, [pc, #500]	; (8007ff4 <returnpage+0x208>)
	volatile uint32_t crc1, crc2, n1 = 0, n2 = 0;
 8007e00:	2400      	movs	r4, #0
	char host[17] = "192.168.0.248";
 8007e02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007e04:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
 8007e08:	f8ac 3000 	strh.w	r3, [ip]
		if (errorm == 0) {
 8007e0c:	683b      	ldr	r3, [r7, #0]
	volatile uint32_t crc1, crc2, n1 = 0, n2 = 0;
 8007e0e:	940b      	str	r4, [sp, #44]	; 0x2c
	char host[17] = "192.168.0.248";
 8007e10:	f88d 4054 	strb.w	r4, [sp, #84]	; 0x54
 8007e14:	f8ad 4052 	strh.w	r4, [sp, #82]	; 0x52
	volatile uint32_t crc1, crc2, n1 = 0, n2 = 0;
 8007e18:	940c      	str	r4, [sp, #48]	; 0x30
		if (errorm == 0) {
 8007e1a:	b103      	cbz	r3, 8007e1e <returnpage+0x32>
 8007e1c:	b11d      	cbz	r5, 8007e26 <returnpage+0x3a>
				rebootme(0);
			}
			}
		}
	}
	expectedapage = 0;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	603b      	str	r3, [r7, #0]
}
 8007e22:	b037      	add	sp, #220	; 0xdc
 8007e24:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printf("server returned page: %.*s\n", charcount, content);
 8007e26:	f8bd 100e 	ldrh.w	r1, [sp, #14]
 8007e2a:	4632      	mov	r2, r6
 8007e2c:	4872      	ldr	r0, [pc, #456]	; (8007ff8 <returnpage+0x20c>)
 8007e2e:	b289      	uxth	r1, r1
 8007e30:	f01d fae0 	bl	80253f4 <iprintf>
			nconv = sscanf(content, "%5u%48s%u%s", &sn, udp_target, &p1, &p2);
 8007e34:	ab1e      	add	r3, sp, #120	; 0x78
 8007e36:	4630      	mov	r0, r6
 8007e38:	aa04      	add	r2, sp, #16
 8007e3a:	9301      	str	r3, [sp, #4]
 8007e3c:	ab08      	add	r3, sp, #32
 8007e3e:	496f      	ldr	r1, [pc, #444]	; (8007ffc <returnpage+0x210>)
 8007e40:	9300      	str	r3, [sp, #0]
 8007e42:	4b6f      	ldr	r3, [pc, #444]	; (8008000 <returnpage+0x214>)
			s1[0] = '\0';
 8007e44:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
			nconv = sscanf(content, "%5u%48s%u%s", &sn, udp_target, &p1, &p2);
 8007e48:	f01d fcde 	bl	8025808 <siscanf>
 8007e4c:	9005      	str	r0, [sp, #20]
			if (nconv != EOF) {
 8007e4e:	9b05      	ldr	r3, [sp, #20]
 8007e50:	3301      	adds	r3, #1
 8007e52:	f000 80ba 	beq.w	8007fca <returnpage+0x1de>
				switch (nconv) {
 8007e56:	9b05      	ldr	r3, [sp, #20]
 8007e58:	3b01      	subs	r3, #1
 8007e5a:	2b03      	cmp	r3, #3
 8007e5c:	f200 80c2 	bhi.w	8007fe4 <returnpage+0x1f8>
 8007e60:	e8df f003 	tbb	[pc, r3]
 8007e64:	02515a63 	.word	0x02515a63
					if (p2[0] == '{') {		// its the start of enclosed params
 8007e68:	f89d 3078 	ldrb.w	r3, [sp, #120]	; 0x78
 8007e6c:	2b7b      	cmp	r3, #123	; 0x7b
 8007e6e:	d14a      	bne.n	8007f06 <returnpage+0x11a>
						res = 0;
 8007e70:	2200      	movs	r2, #0
						res |= parsep2(&p2[1], "fw", 1, filename);
 8007e72:	ab16      	add	r3, sp, #88	; 0x58
 8007e74:	4963      	ldr	r1, [pc, #396]	; (8008004 <returnpage+0x218>)
 8007e76:	f10d 0079 	add.w	r0, sp, #121	; 0x79
						res = 0;
 8007e7a:	9206      	str	r2, [sp, #24]
						res2 = 0;
 8007e7c:	9207      	str	r2, [sp, #28]
						res |= parsep2(&p2[1], "fw", 1, filename);
 8007e7e:	2201      	movs	r2, #1
 8007e80:	f7ff ff50 	bl	8007d24 <parsep2>
 8007e84:	9b06      	ldr	r3, [sp, #24]
						res |= parsep2(&p2[1], "bld", 2, &newbuild);
 8007e86:	2202      	movs	r2, #2
 8007e88:	495f      	ldr	r1, [pc, #380]	; (8008008 <returnpage+0x21c>)
						res |= parsep2(&p2[1], "fw", 1, filename);
 8007e8a:	4318      	orrs	r0, r3
						res |= parsep2(&p2[1], "bld", 2, &newbuild);
 8007e8c:	4b5f      	ldr	r3, [pc, #380]	; (800800c <returnpage+0x220>)
						res |= parsep2(&p2[1], "fw", 1, filename);
 8007e8e:	9006      	str	r0, [sp, #24]
						res |= parsep2(&p2[1], "bld", 2, &newbuild);
 8007e90:	f10d 0079 	add.w	r0, sp, #121	; 0x79
 8007e94:	f7ff ff46 	bl	8007d24 <parsep2>
 8007e98:	9b06      	ldr	r3, [sp, #24]
						res |= parsep2(&p2[1], "crc1", 3, &crc1);  // low addr
 8007e9a:	2203      	movs	r2, #3
 8007e9c:	495c      	ldr	r1, [pc, #368]	; (8008010 <returnpage+0x224>)
						res |= parsep2(&p2[1], "bld", 2, &newbuild);
 8007e9e:	4318      	orrs	r0, r3
						res |= parsep2(&p2[1], "crc1", 3, &crc1);  // low addr
 8007ea0:	ab09      	add	r3, sp, #36	; 0x24
						res |= parsep2(&p2[1], "bld", 2, &newbuild);
 8007ea2:	9006      	str	r0, [sp, #24]
						res |= parsep2(&p2[1], "crc1", 3, &crc1);  // low addr
 8007ea4:	f10d 0079 	add.w	r0, sp, #121	; 0x79
 8007ea8:	f7ff ff3c 	bl	8007d24 <parsep2>
 8007eac:	9b06      	ldr	r3, [sp, #24]
						res |= parsep2(&p2[1], "crc2", 3, &crc2);
 8007eae:	2203      	movs	r2, #3
 8007eb0:	4958      	ldr	r1, [pc, #352]	; (8008014 <returnpage+0x228>)
						res |= parsep2(&p2[1], "crc1", 3, &crc1);  // low addr
 8007eb2:	4318      	orrs	r0, r3
						res |= parsep2(&p2[1], "crc2", 3, &crc2);
 8007eb4:	ab0a      	add	r3, sp, #40	; 0x28
						res |= parsep2(&p2[1], "crc1", 3, &crc1);  // low addr
 8007eb6:	9006      	str	r0, [sp, #24]
						res |= parsep2(&p2[1], "crc2", 3, &crc2);
 8007eb8:	f10d 0079 	add.w	r0, sp, #121	; 0x79
 8007ebc:	f7ff ff32 	bl	8007d24 <parsep2>
 8007ec0:	9b06      	ldr	r3, [sp, #24]
						res2 |= parsep2(&p2[1], "srv", 1, &host);
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	4954      	ldr	r1, [pc, #336]	; (8008018 <returnpage+0x22c>)
						res |= parsep2(&p2[1], "crc2", 3, &crc2);
 8007ec6:	4318      	orrs	r0, r3
						res2 |= parsep2(&p2[1], "srv", 1, &host);
 8007ec8:	ab11      	add	r3, sp, #68	; 0x44
						res |= parsep2(&p2[1], "crc2", 3, &crc2);
 8007eca:	9006      	str	r0, [sp, #24]
						res2 |= parsep2(&p2[1], "srv", 1, &host);
 8007ecc:	f10d 0079 	add.w	r0, sp, #121	; 0x79
 8007ed0:	f7ff ff28 	bl	8007d24 <parsep2>
 8007ed4:	9b07      	ldr	r3, [sp, #28]
						res2 |= parsep2(&p2[1], "n2", 3, &n2);
 8007ed6:	2203      	movs	r2, #3
 8007ed8:	4950      	ldr	r1, [pc, #320]	; (800801c <returnpage+0x230>)
						res2 |= parsep2(&p2[1], "srv", 1, &host);
 8007eda:	4318      	orrs	r0, r3
						res2 |= parsep2(&p2[1], "n2", 3, &n2);
 8007edc:	ab0c      	add	r3, sp, #48	; 0x30
						res2 |= parsep2(&p2[1], "srv", 1, &host);
 8007ede:	9007      	str	r0, [sp, #28]
						res2 |= parsep2(&p2[1], "n2", 3, &n2);
 8007ee0:	f10d 0079 	add.w	r0, sp, #121	; 0x79
 8007ee4:	f7ff ff1e 	bl	8007d24 <parsep2>
 8007ee8:	9b07      	ldr	r3, [sp, #28]
 8007eea:	4602      	mov	r2, r0
						res2 |= parsep2(&p2[1], "s1", 1, s1);
 8007eec:	494c      	ldr	r1, [pc, #304]	; (8008020 <returnpage+0x234>)
 8007eee:	f10d 0079 	add.w	r0, sp, #121	; 0x79
						res2 |= parsep2(&p2[1], "n2", 3, &n2);
 8007ef2:	431a      	orrs	r2, r3
						res2 |= parsep2(&p2[1], "s1", 1, s1);
 8007ef4:	ab0d      	add	r3, sp, #52	; 0x34
						res2 |= parsep2(&p2[1], "n2", 3, &n2);
 8007ef6:	9207      	str	r2, [sp, #28]
						res2 |= parsep2(&p2[1], "s1", 1, s1);
 8007ef8:	2201      	movs	r2, #1
 8007efa:	f7ff ff13 	bl	8007d24 <parsep2>
 8007efe:	9b07      	ldr	r3, [sp, #28]
 8007f00:	4318      	orrs	r0, r3
 8007f02:	9007      	str	r0, [sp, #28]
						if (!(res)) {		// a valid firmware string received
 8007f04:	9b06      	ldr	r3, [sp, #24]
					if (p1 == 1) {		// reboot
 8007f06:	9b08      	ldr	r3, [sp, #32]
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d053      	beq.n	8007fb4 <returnpage+0x1c8>
					if (p1 == 2) {		// freeze the UDP streaming
 8007f0c:	9b08      	ldr	r3, [sp, #32]
 8007f0e:	2b02      	cmp	r3, #2
						globalfreeze = 1;
 8007f10:	4b44      	ldr	r3, [pc, #272]	; (8008024 <returnpage+0x238>)
					if (p1 == 2) {		// freeze the UDP streaming
 8007f12:	d049      	beq.n	8007fa8 <returnpage+0x1bc>
						globalfreeze = 0;
 8007f14:	2200      	movs	r2, #0
 8007f16:	601a      	str	r2, [r3, #0]
					if (strlen(udp_target) < 7) {					// bad url or ip address
 8007f18:	4839      	ldr	r0, [pc, #228]	; (8008000 <returnpage+0x214>)
 8007f1a:	f7f8 f99b 	bl	8000254 <strlen>
 8007f1e:	2806      	cmp	r0, #6
 8007f20:	d959      	bls.n	8007fd6 <returnpage+0x1ea>
					printf("Server -> Target UDP host: %s\n", udp_target);
 8007f22:	4937      	ldr	r1, [pc, #220]	; (8008000 <returnpage+0x214>)
 8007f24:	4840      	ldr	r0, [pc, #256]	; (8008028 <returnpage+0x23c>)
 8007f26:	f01d fa65 	bl	80253f4 <iprintf>
					if (statuspkt.uid != sn) {
 8007f2a:	4d40      	ldr	r5, [pc, #256]	; (800802c <returnpage+0x240>)
 8007f2c:	f8b5 305c 	ldrh.w	r3, [r5, #92]	; 0x5c
 8007f30:	9a04      	ldr	r2, [sp, #16]
 8007f32:	b29b      	uxth	r3, r3
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d009      	beq.n	8007f4c <returnpage+0x160>
						statuspkt.uid = sn;
 8007f38:	9b04      	ldr	r3, [sp, #16]
						printf("Server -> Serial Number: %lu\n", statuspkt.uid);
 8007f3a:	483d      	ldr	r0, [pc, #244]	; (8008030 <returnpage+0x244>)
						statuspkt.uid = sn;
 8007f3c:	b29b      	uxth	r3, r3
 8007f3e:	f8a5 305c 	strh.w	r3, [r5, #92]	; 0x5c
						printf("Server -> Serial Number: %lu\n", statuspkt.uid);
 8007f42:	f8b5 105c 	ldrh.w	r1, [r5, #92]	; 0x5c
 8007f46:	b289      	uxth	r1, r1
 8007f48:	f01d fa54 	bl	80253f4 <iprintf>
			if (!res) {		// build changed?
 8007f4c:	9b06      	ldr	r3, [sp, #24]
 8007f4e:	b1e3      	cbz	r3, 8007f8a <returnpage+0x19e>
			if ((statuspkt.uid != 0xfeed) && (newbuild != BUILDNO)) {// the version advertised is different to this one running now
 8007f50:	f8b5 305c 	ldrh.w	r3, [r5, #92]	; 0x5c
 8007f54:	f64f 62ed 	movw	r2, #65261	; 0xfeed
 8007f58:	b29b      	uxth	r3, r3
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	f43f af5f 	beq.w	8007e1e <returnpage+0x32>
 8007f60:	4a2a      	ldr	r2, [pc, #168]	; (800800c <returnpage+0x220>)
 8007f62:	f242 732e 	movw	r3, #10030	; 0x272e
 8007f66:	6812      	ldr	r2, [r2, #0]
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	f43f af58 	beq.w	8007e1e <returnpage+0x32>
			if (lptask_init_done == 0)	{
 8007f6e:	4b31      	ldr	r3, [pc, #196]	; (8008034 <returnpage+0x248>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	b993      	cbnz	r3, 8007f9a <returnpage+0x1ae>
				osDelay(1000);
 8007f74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007f78:	f00d faa2 	bl	80154c0 <osDelay>
				httploader(filename, host, crc1, crc2);	/// zzz  host ip ??
 8007f7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f7e:	a911      	add	r1, sp, #68	; 0x44
 8007f80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f82:	a816      	add	r0, sp, #88	; 0x58
 8007f84:	f7f9 ff70 	bl	8001e68 <httploader>
 8007f88:	e749      	b.n	8007e1e <returnpage+0x32>
				printf("Firmware: this build is %d, the server build is %d\n", BUILDNO, newbuild);
 8007f8a:	4b20      	ldr	r3, [pc, #128]	; (800800c <returnpage+0x220>)
 8007f8c:	f242 712e 	movw	r1, #10030	; 0x272e
 8007f90:	4829      	ldr	r0, [pc, #164]	; (8008038 <returnpage+0x24c>)
 8007f92:	681a      	ldr	r2, [r3, #0]
 8007f94:	f01d fa2e 	bl	80253f4 <iprintf>
 8007f98:	e7da      	b.n	8007f50 <returnpage+0x164>
				printf("Rebooting before loading new firmware, wait...\n");
 8007f9a:	4828      	ldr	r0, [pc, #160]	; (800803c <returnpage+0x250>)
 8007f9c:	f01d fac6 	bl	802552c <puts>
				rebootme(0);
 8007fa0:	2000      	movs	r0, #0
 8007fa2:	f7fb f9cb 	bl	800333c <rebootme>
 8007fa6:	e73a      	b.n	8007e1e <returnpage+0x32>
						globalfreeze = 1;
 8007fa8:	2201      	movs	r2, #1
						printf("Server -> commands a streaming freeze\n");
 8007faa:	4825      	ldr	r0, [pc, #148]	; (8008040 <returnpage+0x254>)
						globalfreeze = 1;
 8007fac:	601a      	str	r2, [r3, #0]
						printf("Server -> commands a streaming freeze\n");
 8007fae:	f01d fabd 	bl	802552c <puts>
 8007fb2:	e7b1      	b.n	8007f18 <returnpage+0x12c>
						printf("Server -> commands a reboot...\n");
 8007fb4:	4823      	ldr	r0, [pc, #140]	; (8008044 <returnpage+0x258>)
 8007fb6:	f01d fab9 	bl	802552c <puts>
						osDelay(500);
 8007fba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007fbe:	f00d fa7f 	bl	80154c0 <osDelay>
						rebootme(6);
 8007fc2:	2006      	movs	r0, #6
 8007fc4:	f7fb f9ba 	bl	800333c <rebootme>
 8007fc8:	e7a0      	b.n	8007f0c <returnpage+0x120>
				printf("returnpage: (error returned) errno=%d\n", errorm);
 8007fca:	4621      	mov	r1, r4
 8007fcc:	481e      	ldr	r0, [pc, #120]	; (8008048 <returnpage+0x25c>)
 8007fce:	4d17      	ldr	r5, [pc, #92]	; (800802c <returnpage+0x240>)
 8007fd0:	f01d fa10 	bl	80253f4 <iprintf>
 8007fd4:	e7ba      	b.n	8007f4c <returnpage+0x160>
						strcpy(udp_target, SERVER_DESTINATION);		// default it
 8007fd6:	4d1d      	ldr	r5, [pc, #116]	; (800804c <returnpage+0x260>)
 8007fd8:	4c09      	ldr	r4, [pc, #36]	; (8008000 <returnpage+0x214>)
 8007fda:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007fdc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007fde:	682b      	ldr	r3, [r5, #0]
 8007fe0:	6023      	str	r3, [r4, #0]
 8007fe2:	e79e      	b.n	8007f22 <returnpage+0x136>
					printf("Wrong number of params from Server -> %d\n", nconv);
 8007fe4:	9905      	ldr	r1, [sp, #20]
 8007fe6:	481a      	ldr	r0, [pc, #104]	; (8008050 <returnpage+0x264>)
 8007fe8:	4d10      	ldr	r5, [pc, #64]	; (800802c <returnpage+0x240>)
 8007fea:	f01d fa03 	bl	80253f4 <iprintf>
					break;
 8007fee:	e7ad      	b.n	8007f4c <returnpage+0x160>
 8007ff0:	080295e4 	.word	0x080295e4
 8007ff4:	20003110 	.word	0x20003110
 8007ff8:	0802c5b4 	.word	0x0802c5b4
 8007ffc:	0802c5d0 	.word	0x0802c5d0
 8008000:	20003158 	.word	0x20003158
 8008004:	0802c5dc 	.word	0x0802c5dc
 8008008:	0802c5e0 	.word	0x0802c5e0
 800800c:	20002d4c 	.word	0x20002d4c
 8008010:	0802c5e4 	.word	0x0802c5e4
 8008014:	0802c5ec 	.word	0x0802c5ec
 8008018:	0802c5f4 	.word	0x0802c5f4
 800801c:	0802c5f8 	.word	0x0802c5f8
 8008020:	0802c5fc 	.word	0x0802c5fc
 8008024:	200030ec 	.word	0x200030ec
 8008028:	0802c648 	.word	0x0802c648
 800802c:	20002f44 	.word	0x20002f44
 8008030:	0802c668 	.word	0x0802c668
 8008034:	20002d30 	.word	0x20002d30
 8008038:	0802c6dc 	.word	0x0802c6dc
 800803c:	0802c710 	.word	0x0802c710
 8008040:	0802c620 	.word	0x0802c620
 8008044:	0802c600 	.word	0x0802c600
 8008048:	0802c6b4 	.word	0x0802c6b4
 800804c:	0802a324 	.word	0x0802a324
 8008050:	0802c688 	.word	0x0802c688

08008054 <initialapisn>:

}

// get the serial number and udp target for this device
// reboot if fails
void initialapisn() {
 8008054:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	int i, j;

	j = 1;
	sprintf(stmuid, "/api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 8008058:	4c27      	ldr	r4, [pc, #156]	; (80080f8 <initialapisn+0xa4>)
void initialapisn() {
 800805a:	b084      	sub	sp, #16

	while (statuspkt.uid == 0xfeed)		// not yet found new S/N from server
 800805c:	4d27      	ldr	r5, [pc, #156]	; (80080fc <initialapisn+0xa8>)
	sprintf(stmuid, "/api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 800805e:	f504 6284 	add.w	r2, r4, #1056	; 0x420
 8008062:	4927      	ldr	r1, [pc, #156]	; (8008100 <initialapisn+0xac>)
 8008064:	4827      	ldr	r0, [pc, #156]	; (8008104 <initialapisn+0xb0>)
 8008066:	ca1c      	ldmia	r2, {r2, r3, r4}
 8008068:	9400      	str	r4, [sp, #0]
 800806a:	f01d fbad 	bl	80257c8 <siprintf>
	while (statuspkt.uid == 0xfeed)		// not yet found new S/N from server
 800806e:	f8b5 305c 	ldrh.w	r3, [r5, #92]	; 0x5c
 8008072:	f64f 62ed 	movw	r2, #65261	; 0xfeed
 8008076:	b29b      	uxth	r3, r3
 8008078:	4293      	cmp	r3, r2
 800807a:	d132      	bne.n	80080e2 <initialapisn+0x8e>
	j = 1;
 800807c:	2701      	movs	r7, #1
	{
		printf("getting S/N and UDP target using http. Try=%d\n", j);
 800807e:	f8df a094 	ldr.w	sl, [pc, #148]	; 8008114 <initialapisn+0xc0>
	printf("getpage: %s\n", page);
 8008082:	f8df 9080 	ldr.w	r9, [pc, #128]	; 8008104 <initialapisn+0xb0>
	printf("Control Server is %s\n",SERVER_DESTINATION);
 8008086:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8008118 <initialapisn+0xc4>
		printf("getting S/N and UDP target using http. Try=%d\n", j);
 800808a:	4639      	mov	r1, r7
 800808c:	4650      	mov	r0, sl
 800808e:	f01d f9b1 	bl	80253f4 <iprintf>
	printf("getpage: %s\n", page);
 8008092:	4649      	mov	r1, r9
 8008094:	481c      	ldr	r0, [pc, #112]	; (8008108 <initialapisn+0xb4>)
	result = hc_open(SERVER_DESTINATION, page, postvars, NULL);
 8008096:	f241 3488 	movw	r4, #5000	; 0x1388
	printf("getpage: %s\n", page);
 800809a:	f01d f9ab 	bl	80253f4 <iprintf>
	printf("Control Server is %s\n",SERVER_DESTINATION);
 800809e:	4641      	mov	r1, r8
 80080a0:	481a      	ldr	r0, [pc, #104]	; (800810c <initialapisn+0xb8>)
		getpage(stmuid);		// get sn and targ
		for (i=0; i<5000; i++) {
			if (statuspkt.uid != 0xfeed)
 80080a2:	f64f 66ed 	movw	r6, #65261	; 0xfeed
	printf("Control Server is %s\n",SERVER_DESTINATION);
 80080a6:	f01d f9a5 	bl	80253f4 <iprintf>
	result = hc_open(SERVER_DESTINATION, page, postvars, NULL);
 80080aa:	2300      	movs	r3, #0
 80080ac:	4649      	mov	r1, r9
 80080ae:	4640      	mov	r0, r8
 80080b0:	461a      	mov	r2, r3
 80080b2:	f7f9 fe6b 	bl	8001d8c <hc_open>
 80080b6:	9003      	str	r0, [sp, #12]
		for (i=0; i<5000; i++) {
 80080b8:	e003      	b.n	80080c2 <initialapisn+0x6e>
				break;
			osDelay(1);
 80080ba:	f00d fa01 	bl	80154c0 <osDelay>
		for (i=0; i<5000; i++) {
 80080be:	3c01      	subs	r4, #1
 80080c0:	d005      	beq.n	80080ce <initialapisn+0x7a>
			if (statuspkt.uid != 0xfeed)
 80080c2:	f8b5 305c 	ldrh.w	r3, [r5, #92]	; 0x5c
			osDelay(1);
 80080c6:	2001      	movs	r0, #1
			if (statuspkt.uid != 0xfeed)
 80080c8:	b29b      	uxth	r3, r3
 80080ca:	42b3      	cmp	r3, r6
 80080cc:	d0f5      	beq.n	80080ba <initialapisn+0x66>
		}
		j++;
 80080ce:	3701      	adds	r7, #1
		if (j > 5) {
 80080d0:	2f05      	cmp	r7, #5
 80080d2:	dc09      	bgt.n	80080e8 <initialapisn+0x94>
	while (statuspkt.uid == 0xfeed)		// not yet found new S/N from server
 80080d4:	f8b5 305c 	ldrh.w	r3, [r5, #92]	; 0x5c
 80080d8:	f64f 62ed 	movw	r2, #65261	; 0xfeed
 80080dc:	b29b      	uxth	r3, r3
 80080de:	4293      	cmp	r3, r2
 80080e0:	d0d3      	beq.n	800808a <initialapisn+0x36>
			printf("************* ABORTED **************\n");
			rebootme(8);
		}
	}
}
 80080e2:	b004      	add	sp, #16
 80080e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("************* ABORTED **************\n");
 80080e8:	4809      	ldr	r0, [pc, #36]	; (8008110 <initialapisn+0xbc>)
 80080ea:	f01d fa1f 	bl	802552c <puts>
			rebootme(8);
 80080ee:	2008      	movs	r0, #8
 80080f0:	f7fb f924 	bl	800333c <rebootme>
 80080f4:	e7ee      	b.n	80080d4 <initialapisn+0x80>
 80080f6:	bf00      	nop
 80080f8:	1ff0f000 	.word	0x1ff0f000
 80080fc:	20002f44 	.word	0x20002f44
 8008100:	0802c768 	.word	0x0802c768
 8008104:	20003118 	.word	0x20003118
 8008108:	0802c740 	.word	0x0802c740
 800810c:	0802c750 	.word	0x0802c750
 8008110:	0802c7b0 	.word	0x0802c7b0
 8008114:	0802c780 	.word	0x0802c780
 8008118:	0802a324 	.word	0x0802a324

0800811c <requestapisn>:

void requestapisn() {
 800811c:	b530      	push	{r4, r5, lr}
	printf("getpage: %s\n", page);
 800811e:	4d0b      	ldr	r5, [pc, #44]	; (800814c <requestapisn+0x30>)
void requestapisn() {
 8008120:	b083      	sub	sp, #12
	printf("Control Server is %s\n",SERVER_DESTINATION);
 8008122:	4c0b      	ldr	r4, [pc, #44]	; (8008150 <requestapisn+0x34>)
	printf("updating S/N and UDP target using http\n");
 8008124:	480b      	ldr	r0, [pc, #44]	; (8008154 <requestapisn+0x38>)
 8008126:	f01d fa01 	bl	802552c <puts>
	printf("getpage: %s\n", page);
 800812a:	4629      	mov	r1, r5
 800812c:	480a      	ldr	r0, [pc, #40]	; (8008158 <requestapisn+0x3c>)
 800812e:	f01d f961 	bl	80253f4 <iprintf>
	printf("Control Server is %s\n",SERVER_DESTINATION);
 8008132:	4621      	mov	r1, r4
 8008134:	4809      	ldr	r0, [pc, #36]	; (800815c <requestapisn+0x40>)
 8008136:	f01d f95d 	bl	80253f4 <iprintf>
	result = hc_open(SERVER_DESTINATION, page, postvars, NULL);
 800813a:	2300      	movs	r3, #0
 800813c:	4629      	mov	r1, r5
 800813e:	4620      	mov	r0, r4
 8008140:	461a      	mov	r2, r3
 8008142:	f7f9 fe23 	bl	8001d8c <hc_open>
 8008146:	9001      	str	r0, [sp, #4]
	getpage(stmuid);		// get sn and targ
}
 8008148:	b003      	add	sp, #12
 800814a:	bd30      	pop	{r4, r5, pc}
 800814c:	20003118 	.word	0x20003118
 8008150:	0802a324 	.word	0x0802a324
 8008154:	0802c7d8 	.word	0x0802c7d8
 8008158:	0802c740 	.word	0x0802c740
 800815c:	0802c750 	.word	0x0802c750

08008160 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

 ldr   sp, =_estack      /* set stack pointer */
 8008160:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008198 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008164:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008166:	e003      	b.n	8008170 <LoopCopyDataInit>

08008168 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008168:	4b0c      	ldr	r3, [pc, #48]	; (800819c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800816a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800816c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800816e:	3104      	adds	r1, #4

08008170 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008170:	480b      	ldr	r0, [pc, #44]	; (80081a0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8008172:	4b0c      	ldr	r3, [pc, #48]	; (80081a4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008174:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008176:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008178:	d3f6      	bcc.n	8008168 <CopyDataInit>
  ldr  r2, =_sbss
 800817a:	4a0b      	ldr	r2, [pc, #44]	; (80081a8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800817c:	e002      	b.n	8008184 <LoopFillZerobss>

0800817e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800817e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8008180:	f842 3b04 	str.w	r3, [r2], #4

08008184 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008184:	4b09      	ldr	r3, [pc, #36]	; (80081ac <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8008186:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008188:	d3f9      	bcc.n	800817e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800818a:	f7ff f947 	bl	800741c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800818e:	f01c f80f 	bl	80241b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008192:	f7fb ff63 	bl	800405c <main>
  bx  lr    
 8008196:	4770      	bx	lr
 ldr   sp, =_estack      /* set stack pointer */
 8008198:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 800819c:	08046534 	.word	0x08046534
  ldr  r0, =_sdata
 80081a0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80081a4:	200006c4 	.word	0x200006c4
  ldr  r2, =_sbss
 80081a8:	200006c8 	.word	0x200006c8
  ldr  r3, = _ebss
 80081ac:	2002fd8c 	.word	0x2002fd8c

080081b0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80081b0:	e7fe      	b.n	80081b0 <CAN1_RX0_IRQHandler>
 80081b2:	Address 0x00000000080081b2 is out of bounds.


080081b4 <HAL_Init>:
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80081b4:	4a07      	ldr	r2, [pc, #28]	; (80081d4 <HAL_Init+0x20>)
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80081b6:	2003      	movs	r0, #3
{
 80081b8:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80081ba:	6813      	ldr	r3, [r2, #0]
 80081bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80081c0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80081c2:	f000 fc4f 	bl	8008a64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80081c6:	2000      	movs	r0, #0
 80081c8:	f7fe fff4 	bl	80071b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80081cc:	f7fe f872 	bl	80062b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80081d0:	2000      	movs	r0, #0
 80081d2:	bd08      	pop	{r3, pc}
 80081d4:	40023c00 	.word	0x40023c00

080081d8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80081d8:	4a03      	ldr	r2, [pc, #12]	; (80081e8 <HAL_IncTick+0x10>)
 80081da:	4b04      	ldr	r3, [pc, #16]	; (80081ec <HAL_IncTick+0x14>)
 80081dc:	6811      	ldr	r1, [r2, #0]
 80081de:	781b      	ldrb	r3, [r3, #0]
 80081e0:	440b      	add	r3, r1
 80081e2:	6013      	str	r3, [r2, #0]
}
 80081e4:	4770      	bx	lr
 80081e6:	bf00      	nop
 80081e8:	20003198 	.word	0x20003198
 80081ec:	200002e0 	.word	0x200002e0

080081f0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80081f0:	4b01      	ldr	r3, [pc, #4]	; (80081f8 <HAL_GetTick+0x8>)
 80081f2:	6818      	ldr	r0, [r3, #0]
}
 80081f4:	4770      	bx	lr
 80081f6:	bf00      	nop
 80081f8:	20003198 	.word	0x20003198

080081fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80081fc:	b538      	push	{r3, r4, r5, lr}
 80081fe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8008200:	f7ff fff6 	bl	80081f0 <HAL_GetTick>
 8008204:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008206:	1c63      	adds	r3, r4, #1
 8008208:	d002      	beq.n	8008210 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800820a:	4b04      	ldr	r3, [pc, #16]	; (800821c <HAL_Delay+0x20>)
 800820c:	781b      	ldrb	r3, [r3, #0]
 800820e:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008210:	f7ff ffee 	bl	80081f0 <HAL_GetTick>
 8008214:	1b43      	subs	r3, r0, r5
 8008216:	42a3      	cmp	r3, r4
 8008218:	d3fa      	bcc.n	8008210 <HAL_Delay+0x14>
  {
  }
}
 800821a:	bd38      	pop	{r3, r4, r5, pc}
 800821c:	200002e0 	.word	0x200002e0

08008220 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8008220:	2800      	cmp	r0, #0
 8008222:	f000 8144 	beq.w	80084ae <HAL_ADC_Init+0x28e>
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8008226:	6803      	ldr	r3, [r0, #0]
 8008228:	49a7      	ldr	r1, [pc, #668]	; (80084c8 <HAL_ADC_Init+0x2a8>)
 800822a:	4aa8      	ldr	r2, [pc, #672]	; (80084cc <HAL_ADC_Init+0x2ac>)
 800822c:	428b      	cmp	r3, r1
 800822e:	bf18      	it	ne
 8008230:	4293      	cmpne	r3, r2
{
 8008232:	b570      	push	{r4, r5, r6, lr}
 8008234:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8008236:	d003      	beq.n	8008240 <HAL_ADC_Init+0x20>
 8008238:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800823c:	4293      	cmp	r3, r2
 800823e:	d177      	bne.n	8008330 <HAL_ADC_Init+0x110>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8008240:	6863      	ldr	r3, [r4, #4]
 8008242:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8008246:	d17c      	bne.n	8008342 <HAL_ADC_Init+0x122>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8008248:	68a3      	ldr	r3, [r4, #8]
 800824a:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 800824e:	f040 8082 	bne.w	8008356 <HAL_ADC_Init+0x136>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8008252:	6923      	ldr	r3, [r4, #16]
 8008254:	2b01      	cmp	r3, #1
 8008256:	d84e      	bhi.n	80082f6 <HAL_ADC_Init+0xd6>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8008258:	69a3      	ldr	r3, [r4, #24]
 800825a:	2b01      	cmp	r3, #1
 800825c:	d845      	bhi.n	80082ea <HAL_ADC_Init+0xca>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 800825e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8008260:	f022 7140 	bic.w	r1, r2, #50331648	; 0x3000000
 8008264:	f022 7080 	bic.w	r0, r2, #16777216	; 0x1000000
 8008268:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800826c:	bf18      	it	ne
 800826e:	2900      	cmpne	r1, #0
 8008270:	bf14      	ite	ne
 8008272:	2301      	movne	r3, #1
 8008274:	2300      	moveq	r3, #0
 8008276:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 800827a:	bf0c      	ite	eq
 800827c:	2300      	moveq	r3, #0
 800827e:	f003 0301 	andne.w	r3, r3, #1
 8008282:	f1b0 6f40 	cmp.w	r0, #201326592	; 0xc000000
 8008286:	bf0c      	ite	eq
 8008288:	2300      	moveq	r3, #0
 800828a:	f003 0301 	andne.w	r3, r3, #1
 800828e:	b123      	cbz	r3, 800829a <HAL_ADC_Init+0x7a>
 8008290:	f102 4271 	add.w	r2, r2, #4043309056	; 0xf1000000
 8008294:	2a01      	cmp	r2, #1
 8008296:	f200 8111 	bhi.w	80084bc <HAL_ADC_Init+0x29c>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 800829a:	68e3      	ldr	r3, [r4, #12]
 800829c:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 80082a0:	d165      	bne.n	800836e <HAL_ADC_Init+0x14e>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 80082a2:	69e3      	ldr	r3, [r4, #28]
 80082a4:	3b01      	subs	r3, #1
 80082a6:	2b0f      	cmp	r3, #15
 80082a8:	d85b      	bhi.n	8008362 <HAL_ADC_Init+0x142>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 80082aa:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 80082ae:	2b01      	cmp	r3, #1
 80082b0:	d830      	bhi.n	8008314 <HAL_ADC_Init+0xf4>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 80082b2:	6963      	ldr	r3, [r4, #20]
 80082b4:	2b02      	cmp	r3, #2
 80082b6:	d835      	bhi.n	8008324 <HAL_ADC_Init+0x104>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 80082b8:	f894 3020 	ldrb.w	r3, [r4, #32]
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d823      	bhi.n	8008308 <HAL_ADC_Init+0xe8>

  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80082c0:	4b83      	ldr	r3, [pc, #524]	; (80084d0 <HAL_ADC_Init+0x2b0>)
 80082c2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d004      	beq.n	80082d2 <HAL_ADC_Init+0xb2>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80082c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80082ca:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 80082ce:	f040 80e8 	bne.w	80084a2 <HAL_ADC_Init+0x282>
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80082d2:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80082d4:	2d00      	cmp	r5, #0
 80082d6:	f000 80d4 	beq.w	8008482 <HAL_ADC_Init+0x262>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80082da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80082dc:	06db      	lsls	r3, r3, #27
 80082de:	d54c      	bpl.n	800837a <HAL_ADC_Init+0x15a>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80082e0:	2300      	movs	r3, #0
    tmp_hal_status = HAL_ERROR;
 80082e2:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80082e4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
}
 80082e8:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80082ea:	f240 1151 	movw	r1, #337	; 0x151
 80082ee:	4879      	ldr	r0, [pc, #484]	; (80084d4 <HAL_ADC_Init+0x2b4>)
 80082f0:	f7fc fe7c 	bl	8004fec <assert_failed>
 80082f4:	e7b3      	b.n	800825e <HAL_ADC_Init+0x3e>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 80082f6:	f44f 71a8 	mov.w	r1, #336	; 0x150
 80082fa:	4876      	ldr	r0, [pc, #472]	; (80084d4 <HAL_ADC_Init+0x2b4>)
 80082fc:	f7fc fe76 	bl	8004fec <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8008300:	69a3      	ldr	r3, [r4, #24]
 8008302:	2b01      	cmp	r3, #1
 8008304:	d9ab      	bls.n	800825e <HAL_ADC_Init+0x3e>
 8008306:	e7f0      	b.n	80082ea <HAL_ADC_Init+0xca>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8008308:	f240 1157 	movw	r1, #343	; 0x157
 800830c:	4871      	ldr	r0, [pc, #452]	; (80084d4 <HAL_ADC_Init+0x2b4>)
 800830e:	f7fc fe6d 	bl	8004fec <assert_failed>
 8008312:	e7d5      	b.n	80082c0 <HAL_ADC_Init+0xa0>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8008314:	f240 1155 	movw	r1, #341	; 0x155
 8008318:	486e      	ldr	r0, [pc, #440]	; (80084d4 <HAL_ADC_Init+0x2b4>)
 800831a:	f7fc fe67 	bl	8004fec <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 800831e:	6963      	ldr	r3, [r4, #20]
 8008320:	2b02      	cmp	r3, #2
 8008322:	d9c9      	bls.n	80082b8 <HAL_ADC_Init+0x98>
 8008324:	f44f 71ab 	mov.w	r1, #342	; 0x156
 8008328:	486a      	ldr	r0, [pc, #424]	; (80084d4 <HAL_ADC_Init+0x2b4>)
 800832a:	f7fc fe5f 	bl	8004fec <assert_failed>
 800832e:	e7c3      	b.n	80082b8 <HAL_ADC_Init+0x98>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8008330:	f240 114d 	movw	r1, #333	; 0x14d
 8008334:	4867      	ldr	r0, [pc, #412]	; (80084d4 <HAL_ADC_Init+0x2b4>)
 8008336:	f7fc fe59 	bl	8004fec <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 800833a:	6863      	ldr	r3, [r4, #4]
 800833c:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8008340:	d082      	beq.n	8008248 <HAL_ADC_Init+0x28>
 8008342:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 8008346:	4863      	ldr	r0, [pc, #396]	; (80084d4 <HAL_ADC_Init+0x2b4>)
 8008348:	f7fc fe50 	bl	8004fec <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 800834c:	68a3      	ldr	r3, [r4, #8]
 800834e:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 8008352:	f43f af7e 	beq.w	8008252 <HAL_ADC_Init+0x32>
 8008356:	f240 114f 	movw	r1, #335	; 0x14f
 800835a:	485e      	ldr	r0, [pc, #376]	; (80084d4 <HAL_ADC_Init+0x2b4>)
 800835c:	f7fc fe46 	bl	8004fec <assert_failed>
 8008360:	e777      	b.n	8008252 <HAL_ADC_Init+0x32>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8008362:	f44f 71aa 	mov.w	r1, #340	; 0x154
 8008366:	485b      	ldr	r0, [pc, #364]	; (80084d4 <HAL_ADC_Init+0x2b4>)
 8008368:	f7fc fe40 	bl	8004fec <assert_failed>
 800836c:	e79d      	b.n	80082aa <HAL_ADC_Init+0x8a>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 800836e:	f240 1153 	movw	r1, #339	; 0x153
 8008372:	4858      	ldr	r0, [pc, #352]	; (80084d4 <HAL_ADC_Init+0x2b4>)
 8008374:	f7fc fe3a 	bl	8004fec <assert_failed>
 8008378:	e793      	b.n	80082a2 <HAL_ADC_Init+0x82>
    ADC_STATE_CLR_SET(hadc->State,
 800837a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800837c:	4b56      	ldr	r3, [pc, #344]	; (80084d8 <HAL_ADC_Init+0x2b8>)
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800837e:	4a57      	ldr	r2, [pc, #348]	; (80084dc <HAL_ADC_Init+0x2bc>)
    ADC_STATE_CLR_SET(hadc->State,
 8008380:	400b      	ands	r3, r1
 8008382:	f043 0302 	orr.w	r3, r3, #2
 8008386:	6423      	str	r3, [r4, #64]	; 0x40
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8008388:	6851      	ldr	r1, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800838a:	6823      	ldr	r3, [r4, #0]
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800838c:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 8008390:	6051      	str	r1, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8008392:	6851      	ldr	r1, [r2, #4]
 8008394:	6860      	ldr	r0, [r4, #4]
 8008396:	4301      	orrs	r1, r0
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008398:	484d      	ldr	r0, [pc, #308]	; (80084d0 <HAL_ADC_Init+0x2b0>)
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800839a:	6051      	str	r1, [r2, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800839c:	6859      	ldr	r1, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800839e:	6925      	ldr	r5, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80083a0:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80083a4:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80083a6:	685a      	ldr	r2, [r3, #4]
 80083a8:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80083ac:	68a5      	ldr	r5, [r4, #8]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80083ae:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80083b0:	685a      	ldr	r2, [r3, #4]
 80083b2:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80083b6:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80083b8:	6859      	ldr	r1, [r3, #4]
 80083ba:	4329      	orrs	r1, r5
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80083bc:	68e5      	ldr	r5, [r4, #12]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80083be:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80083c0:	6899      	ldr	r1, [r3, #8]
 80083c2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 80083c6:	6099      	str	r1, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80083c8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80083ca:	689a      	ldr	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80083cc:	4281      	cmp	r1, r0
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80083ce:	ea42 0205 	orr.w	r2, r2, r5
 80083d2:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80083d4:	d05c      	beq.n	8008490 <HAL_ADC_Init+0x270>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80083d6:	6898      	ldr	r0, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80083d8:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80083da:	f020 6070 	bic.w	r0, r0, #251658240	; 0xf000000
 80083de:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80083e0:	689a      	ldr	r2, [r3, #8]
 80083e2:	4311      	orrs	r1, r2
 80083e4:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80083e6:	6899      	ldr	r1, [r3, #8]
 80083e8:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 80083ec:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80083ee:	689a      	ldr	r2, [r3, #8]
 80083f0:	432a      	orrs	r2, r5
 80083f2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80083f4:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80083f6:	69a0      	ldr	r0, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80083f8:	f021 0102 	bic.w	r1, r1, #2
 80083fc:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80083fe:	689a      	ldr	r2, [r3, #8]
 8008400:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 8008404:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8008406:	f894 2020 	ldrb.w	r2, [r4, #32]
 800840a:	2a00      	cmp	r2, #0
 800840c:	d051      	beq.n	80084b2 <HAL_ADC_Init+0x292>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 800840e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8008410:	3a01      	subs	r2, #1
 8008412:	2a07      	cmp	r2, #7
 8008414:	d864      	bhi.n	80084e0 <HAL_ADC_Init+0x2c0>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8008416:	6859      	ldr	r1, [r3, #4]
 8008418:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800841c:	6059      	str	r1, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800841e:	6859      	ldr	r1, [r3, #4]
 8008420:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8008424:	6059      	str	r1, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8008426:	6859      	ldr	r1, [r3, #4]
 8008428:	ea41 3242 	orr.w	r2, r1, r2, lsl #13
 800842c:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800842e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    ADC_CLEAR_ERRORCODE(hadc);
 8008430:	2600      	movs	r6, #0
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008432:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8008434:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8008438:	6965      	ldr	r5, [r4, #20]
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800843a:	1e48      	subs	r0, r1, #1
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800843c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800843e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008440:	ea41 5100 	orr.w	r1, r1, r0, lsl #20
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008444:	4630      	mov	r0, r6
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008446:	62d9      	str	r1, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8008448:	6899      	ldr	r1, [r3, #8]
 800844a:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 800844e:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8008450:	6899      	ldr	r1, [r3, #8]
 8008452:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 8008456:	ea41 2142 	orr.w	r1, r1, r2, lsl #9
 800845a:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800845c:	6899      	ldr	r1, [r3, #8]
 800845e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8008462:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8008464:	689a      	ldr	r2, [r3, #8]
 8008466:	ea42 2285 	orr.w	r2, r2, r5, lsl #10
 800846a:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800846c:	6466      	str	r6, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 800846e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008470:	f023 0303 	bic.w	r3, r3, #3
 8008474:	f043 0301 	orr.w	r3, r3, #1
 8008478:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800847a:	2300      	movs	r3, #0
 800847c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8008480:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8008482:	4620      	mov	r0, r4
 8008484:	f7fd ff4e 	bl	8006324 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8008488:	6465      	str	r5, [r4, #68]	; 0x44
    hadc->Lock = HAL_UNLOCKED;
 800848a:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
 800848e:	e724      	b.n	80082da <HAL_ADC_Init+0xba>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008490:	689a      	ldr	r2, [r3, #8]
 8008492:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008496:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008498:	689a      	ldr	r2, [r3, #8]
 800849a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800849e:	609a      	str	r2, [r3, #8]
 80084a0:	e7a8      	b.n	80083f4 <HAL_ADC_Init+0x1d4>
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80084a2:	f240 115b 	movw	r1, #347	; 0x15b
 80084a6:	480b      	ldr	r0, [pc, #44]	; (80084d4 <HAL_ADC_Init+0x2b4>)
 80084a8:	f7fc fda0 	bl	8004fec <assert_failed>
 80084ac:	e711      	b.n	80082d2 <HAL_ADC_Init+0xb2>
    return HAL_ERROR;
 80084ae:	2001      	movs	r0, #1
}
 80084b0:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80084b2:	685a      	ldr	r2, [r3, #4]
 80084b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80084b8:	605a      	str	r2, [r3, #4]
 80084ba:	e7b8      	b.n	800842e <HAL_ADC_Init+0x20e>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 80084bc:	f44f 71a9 	mov.w	r1, #338	; 0x152
 80084c0:	4804      	ldr	r0, [pc, #16]	; (80084d4 <HAL_ADC_Init+0x2b4>)
 80084c2:	f7fc fd93 	bl	8004fec <assert_failed>
 80084c6:	e6e8      	b.n	800829a <HAL_ADC_Init+0x7a>
 80084c8:	40012000 	.word	0x40012000
 80084cc:	40012100 	.word	0x40012100
 80084d0:	0f000001 	.word	0x0f000001
 80084d4:	0802c800 	.word	0x0802c800
 80084d8:	ffffeefd 	.word	0xffffeefd
 80084dc:	40012300 	.word	0x40012300
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 80084e0:	f240 71ac 	movw	r1, #1964	; 0x7ac
 80084e4:	4803      	ldr	r0, [pc, #12]	; (80084f4 <HAL_ADC_Init+0x2d4>)
 80084e6:	f7fc fd81 	bl	8004fec <assert_failed>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80084ea:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80084ec:	6823      	ldr	r3, [r4, #0]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80084ee:	3a01      	subs	r2, #1
 80084f0:	e791      	b.n	8008416 <HAL_ADC_Init+0x1f6>
 80084f2:	bf00      	nop
 80084f4:	0802c800 	.word	0x0802c800

080084f8 <HAL_ADC_Start>:
{
 80084f8:	b510      	push	{r4, lr}
  __IO uint32_t counter = 0;
 80084fa:	2300      	movs	r3, #0
{
 80084fc:	b082      	sub	sp, #8
 80084fe:	4604      	mov	r4, r0
  __IO uint32_t counter = 0;
 8008500:	9301      	str	r3, [sp, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8008502:	6983      	ldr	r3, [r0, #24]
 8008504:	2b01      	cmp	r3, #1
 8008506:	d904      	bls.n	8008512 <HAL_ADC_Start+0x1a>
 8008508:	f240 21df 	movw	r1, #735	; 0x2df
 800850c:	4848      	ldr	r0, [pc, #288]	; (8008630 <HAL_ADC_Start+0x138>)
 800850e:	f7fc fd6d 	bl	8004fec <assert_failed>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 8008512:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008514:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 8008518:	d174      	bne.n	8008604 <HAL_ADC_Start+0x10c>
  __HAL_LOCK(hadc);
 800851a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800851e:	2b01      	cmp	r3, #1
 8008520:	d079      	beq.n	8008616 <HAL_ADC_Start+0x11e>
 8008522:	2301      	movs	r3, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8008524:	6822      	ldr	r2, [r4, #0]
  __HAL_LOCK(hadc);
 8008526:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800852a:	6893      	ldr	r3, [r2, #8]
 800852c:	07d8      	lsls	r0, r3, #31
 800852e:	d414      	bmi.n	800855a <HAL_ADC_Start+0x62>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8008530:	4b40      	ldr	r3, [pc, #256]	; (8008634 <HAL_ADC_Start+0x13c>)
 8008532:	4841      	ldr	r0, [pc, #260]	; (8008638 <HAL_ADC_Start+0x140>)
 8008534:	681b      	ldr	r3, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 8008536:	6891      	ldr	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8008538:	fba0 0303 	umull	r0, r3, r0, r3
    __HAL_ADC_ENABLE(hadc);
 800853c:	f041 0101 	orr.w	r1, r1, #1
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8008540:	0c9b      	lsrs	r3, r3, #18
    __HAL_ADC_ENABLE(hadc);
 8008542:	6091      	str	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8008544:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008548:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 800854a:	9b01      	ldr	r3, [sp, #4]
 800854c:	b12b      	cbz	r3, 800855a <HAL_ADC_Start+0x62>
      counter--;
 800854e:	9b01      	ldr	r3, [sp, #4]
 8008550:	3b01      	subs	r3, #1
 8008552:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 8008554:	9b01      	ldr	r3, [sp, #4]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d1f9      	bne.n	800854e <HAL_ADC_Start+0x56>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800855a:	6890      	ldr	r0, [r2, #8]
 800855c:	f010 0001 	ands.w	r0, r0, #1
 8008560:	d02c      	beq.n	80085bc <HAL_ADC_Start+0xc4>
    ADC_STATE_CLR_SET(hadc->State,
 8008562:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008564:	4b35      	ldr	r3, [pc, #212]	; (800863c <HAL_ADC_Start+0x144>)
 8008566:	400b      	ands	r3, r1
 8008568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800856c:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800856e:	6853      	ldr	r3, [r2, #4]
 8008570:	0559      	lsls	r1, r3, #21
 8008572:	d505      	bpl.n	8008580 <HAL_ADC_Start+0x88>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8008574:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008576:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800857a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800857e:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008580:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008582:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 8008586:	d02f      	beq.n	80085e8 <HAL_ADC_Start+0xf0>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8008588:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800858a:	f023 0306 	bic.w	r3, r3, #6
 800858e:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8008590:	f06f 0022 	mvn.w	r0, #34	; 0x22
    __HAL_UNLOCK(hadc);
 8008594:	2100      	movs	r1, #0
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8008596:	4b2a      	ldr	r3, [pc, #168]	; (8008640 <HAL_ADC_Start+0x148>)
    __HAL_UNLOCK(hadc);
 8008598:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800859c:	6010      	str	r0, [r2, #0]
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800859e:	6858      	ldr	r0, [r3, #4]
 80085a0:	f010 001f 	ands.w	r0, r0, #31
 80085a4:	d114      	bne.n	80085d0 <HAL_ADC_Start+0xd8>
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80085a6:	6893      	ldr	r3, [r2, #8]
 80085a8:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 80085ac:	d10e      	bne.n	80085cc <HAL_ADC_Start+0xd4>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80085ae:	6891      	ldr	r1, [r2, #8]
  return HAL_OK;
 80085b0:	4618      	mov	r0, r3
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80085b2:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 80085b6:	6091      	str	r1, [r2, #8]
}
 80085b8:	b002      	add	sp, #8
 80085ba:	bd10      	pop	{r4, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80085bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80085be:	f043 0310 	orr.w	r3, r3, #16
 80085c2:	6423      	str	r3, [r4, #64]	; 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80085c4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80085c6:	f043 0301 	orr.w	r3, r3, #1
 80085ca:	6463      	str	r3, [r4, #68]	; 0x44
}
 80085cc:	b002      	add	sp, #8
 80085ce:	bd10      	pop	{r4, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80085d0:	481c      	ldr	r0, [pc, #112]	; (8008644 <HAL_ADC_Start+0x14c>)
 80085d2:	4282      	cmp	r2, r0
 80085d4:	d00a      	beq.n	80085ec <HAL_ADC_Start+0xf4>
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80085d6:	685b      	ldr	r3, [r3, #4]
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80085d8:	06db      	lsls	r3, r3, #27
 80085da:	d402      	bmi.n	80085e2 <HAL_ADC_Start+0xea>
 80085dc:	4c1a      	ldr	r4, [pc, #104]	; (8008648 <HAL_ADC_Start+0x150>)
 80085de:	42a2      	cmp	r2, r4
 80085e0:	d01c      	beq.n	800861c <HAL_ADC_Start+0x124>
  return HAL_OK;
 80085e2:	2000      	movs	r0, #0
}
 80085e4:	b002      	add	sp, #8
 80085e6:	bd10      	pop	{r4, pc}
      ADC_CLEAR_ERRORCODE(hadc);
 80085e8:	6463      	str	r3, [r4, #68]	; 0x44
 80085ea:	e7d1      	b.n	8008590 <HAL_ADC_Start+0x98>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80085ec:	6893      	ldr	r3, [r2, #8]
 80085ee:	f013 5f40 	tst.w	r3, #805306368	; 0x30000000
 80085f2:	d103      	bne.n	80085fc <HAL_ADC_Start+0x104>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80085f4:	6893      	ldr	r3, [r2, #8]
 80085f6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80085fa:	6093      	str	r3, [r2, #8]
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80085fc:	4b10      	ldr	r3, [pc, #64]	; (8008640 <HAL_ADC_Start+0x148>)
  return HAL_OK;
 80085fe:	2000      	movs	r0, #0
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8008600:	685b      	ldr	r3, [r3, #4]
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8008602:	e7e3      	b.n	80085cc <HAL_ADC_Start+0xd4>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 8008604:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 8008608:	4809      	ldr	r0, [pc, #36]	; (8008630 <HAL_ADC_Start+0x138>)
 800860a:	f7fc fcef 	bl	8004fec <assert_failed>
  __HAL_LOCK(hadc);
 800860e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8008612:	2b01      	cmp	r3, #1
 8008614:	d185      	bne.n	8008522 <HAL_ADC_Start+0x2a>
 8008616:	2002      	movs	r0, #2
}
 8008618:	b002      	add	sp, #8
 800861a:	bd10      	pop	{r4, pc}
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800861c:	68a0      	ldr	r0, [r4, #8]
 800861e:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8008622:	d1de      	bne.n	80085e2 <HAL_ADC_Start+0xea>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008624:	68a3      	ldr	r3, [r4, #8]
 8008626:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800862a:	60a3      	str	r3, [r4, #8]
 800862c:	e7ce      	b.n	80085cc <HAL_ADC_Start+0xd4>
 800862e:	bf00      	nop
 8008630:	0802c800 	.word	0x0802c800
 8008634:	20000284 	.word	0x20000284
 8008638:	431bde83 	.word	0x431bde83
 800863c:	fffff8fe 	.word	0xfffff8fe
 8008640:	40012300 	.word	0x40012300
 8008644:	40012000 	.word	0x40012000
 8008648:	40012200 	.word	0x40012200

0800864c <HAL_ADC_ConvCpltCallback>:
 800864c:	4770      	bx	lr
 800864e:	bf00      	nop

08008650 <HAL_ADC_LevelOutOfWindowCallback>:
 8008650:	4770      	bx	lr
 8008652:	bf00      	nop

08008654 <HAL_ADC_ErrorCallback>:
 8008654:	4770      	bx	lr
 8008656:	bf00      	nop

08008658 <HAL_ADC_IRQHandler>:
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8008658:	6982      	ldr	r2, [r0, #24]
  uint32_t tmp_sr = hadc->Instance->SR;
 800865a:	6803      	ldr	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800865c:	2a01      	cmp	r2, #1
{
 800865e:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_sr = hadc->Instance->SR;
 8008660:	681d      	ldr	r5, [r3, #0]
{
 8008662:	4604      	mov	r4, r0
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8008664:	685e      	ldr	r6, [r3, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8008666:	d904      	bls.n	8008672 <HAL_ADC_IRQHandler+0x1a>
 8008668:	f240 41c1 	movw	r1, #1217	; 0x4c1
 800866c:	4851      	ldr	r0, [pc, #324]	; (80087b4 <HAL_ADC_IRQHandler+0x15c>)
 800866e:	f7fc fcbd 	bl	8004fec <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8008672:	69e3      	ldr	r3, [r4, #28]
 8008674:	3b01      	subs	r3, #1
 8008676:	2b0f      	cmp	r3, #15
 8008678:	f200 8086 	bhi.w	8008788 <HAL_ADC_IRQHandler+0x130>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 800867c:	6963      	ldr	r3, [r4, #20]
 800867e:	2b02      	cmp	r3, #2
 8008680:	d87c      	bhi.n	800877c <HAL_ADC_IRQHandler+0x124>
  if(tmp1 && tmp2)
 8008682:	07ab      	lsls	r3, r5, #30
 8008684:	d52c      	bpl.n	80086e0 <HAL_ADC_IRQHandler+0x88>
 8008686:	06b0      	lsls	r0, r6, #26
 8008688:	d52a      	bpl.n	80086e0 <HAL_ADC_IRQHandler+0x88>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800868a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800868c:	06d9      	lsls	r1, r3, #27
 800868e:	d403      	bmi.n	8008698 <HAL_ADC_IRQHandler+0x40>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8008690:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008692:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008696:	6423      	str	r3, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008698:	6823      	ldr	r3, [r4, #0]
 800869a:	689a      	ldr	r2, [r3, #8]
 800869c:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80086a0:	d117      	bne.n	80086d2 <HAL_ADC_IRQHandler+0x7a>
 80086a2:	69a2      	ldr	r2, [r4, #24]
 80086a4:	b9aa      	cbnz	r2, 80086d2 <HAL_ADC_IRQHandler+0x7a>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80086a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80086a8:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 80086ac:	d002      	beq.n	80086b4 <HAL_ADC_IRQHandler+0x5c>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80086ae:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80086b0:	0552      	lsls	r2, r2, #21
 80086b2:	d40e      	bmi.n	80086d2 <HAL_ADC_IRQHandler+0x7a>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80086b4:	685a      	ldr	r2, [r3, #4]
 80086b6:	f022 0220 	bic.w	r2, r2, #32
 80086ba:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80086bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80086be:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80086c2:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80086c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80086c6:	04d8      	lsls	r0, r3, #19
 80086c8:	d403      	bmi.n	80086d2 <HAL_ADC_IRQHandler+0x7a>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80086ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80086cc:	f043 0301 	orr.w	r3, r3, #1
 80086d0:	6423      	str	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 80086d2:	4620      	mov	r0, r4
 80086d4:	f7ff ffba 	bl	800864c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80086d8:	6823      	ldr	r3, [r4, #0]
 80086da:	f06f 0212 	mvn.w	r2, #18
 80086de:	601a      	str	r2, [r3, #0]
  if(tmp1 && tmp2)
 80086e0:	0769      	lsls	r1, r5, #29
 80086e2:	d530      	bpl.n	8008746 <HAL_ADC_IRQHandler+0xee>
 80086e4:	0632      	lsls	r2, r6, #24
 80086e6:	d52e      	bpl.n	8008746 <HAL_ADC_IRQHandler+0xee>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80086e8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80086ea:	06db      	lsls	r3, r3, #27
 80086ec:	d403      	bmi.n	80086f6 <HAL_ADC_IRQHandler+0x9e>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80086ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80086f0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80086f4:	6423      	str	r3, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80086f6:	6823      	ldr	r3, [r4, #0]
 80086f8:	689a      	ldr	r2, [r3, #8]
 80086fa:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 80086fe:	d11b      	bne.n	8008738 <HAL_ADC_IRQHandler+0xe0>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8008700:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8008702:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8008706:	d151      	bne.n	80087ac <HAL_ADC_IRQHandler+0x154>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8008708:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800870a:	0551      	lsls	r1, r2, #21
 800870c:	d414      	bmi.n	8008738 <HAL_ADC_IRQHandler+0xe0>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800870e:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8008710:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8008714:	d110      	bne.n	8008738 <HAL_ADC_IRQHandler+0xe0>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8008716:	69a2      	ldr	r2, [r4, #24]
 8008718:	b972      	cbnz	r2, 8008738 <HAL_ADC_IRQHandler+0xe0>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800871a:	685a      	ldr	r2, [r3, #4]
 800871c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008720:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8008722:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008724:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008728:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800872a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800872c:	05da      	lsls	r2, r3, #23
 800872e:	d403      	bmi.n	8008738 <HAL_ADC_IRQHandler+0xe0>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008730:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008732:	f043 0301 	orr.w	r3, r3, #1
 8008736:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8008738:	4620      	mov	r0, r4
 800873a:	f000 f92f 	bl	800899c <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800873e:	6823      	ldr	r3, [r4, #0]
 8008740:	f06f 020c 	mvn.w	r2, #12
 8008744:	601a      	str	r2, [r3, #0]
  if(tmp1 && tmp2)
 8008746:	0673      	lsls	r3, r6, #25
 8008748:	d505      	bpl.n	8008756 <HAL_ADC_IRQHandler+0xfe>
 800874a:	07e8      	lsls	r0, r5, #31
 800874c:	d503      	bpl.n	8008756 <HAL_ADC_IRQHandler+0xfe>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800874e:	6823      	ldr	r3, [r4, #0]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	07d9      	lsls	r1, r3, #31
 8008754:	d41e      	bmi.n	8008794 <HAL_ADC_IRQHandler+0x13c>
  if(tmp1 && tmp2)
 8008756:	06aa      	lsls	r2, r5, #26
 8008758:	d501      	bpl.n	800875e <HAL_ADC_IRQHandler+0x106>
 800875a:	0173      	lsls	r3, r6, #5
 800875c:	d400      	bmi.n	8008760 <HAL_ADC_IRQHandler+0x108>
}
 800875e:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8008760:	6c63      	ldr	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8008762:	f06f 0520 	mvn.w	r5, #32
 8008766:	6822      	ldr	r2, [r4, #0]
      HAL_ADC_ErrorCallback(hadc);
 8008768:	4620      	mov	r0, r4
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800876a:	f043 0302 	orr.w	r3, r3, #2
 800876e:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8008770:	6015      	str	r5, [r2, #0]
      HAL_ADC_ErrorCallback(hadc);
 8008772:	f7ff ff6f 	bl	8008654 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8008776:	6823      	ldr	r3, [r4, #0]
 8008778:	601d      	str	r5, [r3, #0]
}
 800877a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 800877c:	f240 41c3 	movw	r1, #1219	; 0x4c3
 8008780:	480c      	ldr	r0, [pc, #48]	; (80087b4 <HAL_ADC_IRQHandler+0x15c>)
 8008782:	f7fc fc33 	bl	8004fec <assert_failed>
 8008786:	e77c      	b.n	8008682 <HAL_ADC_IRQHandler+0x2a>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8008788:	f240 41c2 	movw	r1, #1218	; 0x4c2
 800878c:	4809      	ldr	r0, [pc, #36]	; (80087b4 <HAL_ADC_IRQHandler+0x15c>)
 800878e:	f7fc fc2d 	bl	8004fec <assert_failed>
 8008792:	e773      	b.n	800867c <HAL_ADC_IRQHandler+0x24>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8008794:	6c23      	ldr	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8008796:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8008798:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800879c:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800879e:	f7ff ff57 	bl	8008650 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80087a2:	6823      	ldr	r3, [r4, #0]
 80087a4:	f06f 0201 	mvn.w	r2, #1
 80087a8:	601a      	str	r2, [r3, #0]
 80087aa:	e7d4      	b.n	8008756 <HAL_ADC_IRQHandler+0xfe>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80087ac:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80087ae:	0550      	lsls	r0, r2, #21
 80087b0:	d4c2      	bmi.n	8008738 <HAL_ADC_IRQHandler+0xe0>
 80087b2:	e7a9      	b.n	8008708 <HAL_ADC_IRQHandler+0xb0>
 80087b4:	0802c800 	.word	0x0802c800

080087b8 <HAL_ADC_ConfigChannel>:
{
 80087b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0;
 80087ba:	2300      	movs	r3, #0
{
 80087bc:	b083      	sub	sp, #12
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80087be:	4a71      	ldr	r2, [pc, #452]	; (8008984 <HAL_ADC_ConfigChannel+0x1cc>)
{
 80087c0:	460c      	mov	r4, r1
  __IO uint32_t counter = 0;
 80087c2:	9301      	str	r3, [sp, #4]
{
 80087c4:	4605      	mov	r5, r0
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80087c6:	680b      	ldr	r3, [r1, #0]
 80087c8:	4293      	cmp	r3, r2
 80087ca:	bf18      	it	ne
 80087cc:	2b12      	cmpne	r3, #18
 80087ce:	d902      	bls.n	80087d6 <HAL_ADC_ConfigChannel+0x1e>
 80087d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80087d4:	d142      	bne.n	800885c <HAL_ADC_ConfigChannel+0xa4>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 80087d6:	6863      	ldr	r3, [r4, #4]
 80087d8:	3b01      	subs	r3, #1
 80087da:	2b0f      	cmp	r3, #15
 80087dc:	d847      	bhi.n	800886e <HAL_ADC_ConfigChannel+0xb6>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 80087de:	68a3      	ldr	r3, [r4, #8]
 80087e0:	2b07      	cmp	r3, #7
 80087e2:	d84c      	bhi.n	800887e <HAL_ADC_ConfigChannel+0xc6>
  __HAL_LOCK(hadc);
 80087e4:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 80087e8:	2b01      	cmp	r3, #1
 80087ea:	d051      	beq.n	8008890 <HAL_ADC_ConfigChannel+0xd8>
 80087ec:	2301      	movs	r3, #1
 80087ee:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80087f2:	6820      	ldr	r0, [r4, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80087f4:	682b      	ldr	r3, [r5, #0]
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80087f6:	2809      	cmp	r0, #9
 80087f8:	d94d      	bls.n	8008896 <HAL_ADC_ConfigChannel+0xde>
 80087fa:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 80087fe:	d04a      	beq.n	8008896 <HAL_ADC_ConfigChannel+0xde>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8008800:	b281      	uxth	r1, r0
 8008802:	f04f 0c07 	mov.w	ip, #7
 8008806:	68de      	ldr	r6, [r3, #12]
 8008808:	eb01 0241 	add.w	r2, r1, r1, lsl #1
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800880c:	4f5d      	ldr	r7, [pc, #372]	; (8008984 <HAL_ADC_ConfigChannel+0x1cc>)
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800880e:	3a1e      	subs	r2, #30
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8008810:	42b8      	cmp	r0, r7
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8008812:	fa0c fc02 	lsl.w	ip, ip, r2
 8008816:	ea26 060c 	bic.w	r6, r6, ip
 800881a:	60de      	str	r6, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800881c:	f000 8083 	beq.w	8008926 <HAL_ADC_ConfigChannel+0x16e>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8008820:	68a6      	ldr	r6, [r4, #8]
 8008822:	4096      	lsls	r6, r2
 8008824:	68da      	ldr	r2, [r3, #12]
 8008826:	4316      	orrs	r6, r2
 8008828:	60de      	str	r6, [r3, #12]
  if (sConfig->Rank < 7)
 800882a:	6862      	ldr	r2, [r4, #4]
 800882c:	2a06      	cmp	r2, #6
 800882e:	d846      	bhi.n	80088be <HAL_ADC_ConfigChannel+0x106>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8008830:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008834:	241f      	movs	r4, #31
 8008836:	3a05      	subs	r2, #5
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8008838:	4091      	lsls	r1, r2
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800883a:	4094      	lsls	r4, r2
 800883c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800883e:	ea22 0204 	bic.w	r2, r2, r4
 8008842:	635a      	str	r2, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8008844:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008846:	4311      	orrs	r1, r2
 8008848:	6359      	str	r1, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800884a:	4a4f      	ldr	r2, [pc, #316]	; (8008988 <HAL_ADC_ConfigChannel+0x1d0>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d048      	beq.n	80088e2 <HAL_ADC_ConfigChannel+0x12a>
  __HAL_UNLOCK(hadc);
 8008850:	2300      	movs	r3, #0
  return HAL_OK;
 8008852:	4618      	mov	r0, r3
  __HAL_UNLOCK(hadc);
 8008854:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8008858:	b003      	add	sp, #12
 800885a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 800885c:	f240 618b 	movw	r1, #1675	; 0x68b
 8008860:	484a      	ldr	r0, [pc, #296]	; (800898c <HAL_ADC_ConfigChannel+0x1d4>)
 8008862:	f7fc fbc3 	bl	8004fec <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8008866:	6863      	ldr	r3, [r4, #4]
 8008868:	3b01      	subs	r3, #1
 800886a:	2b0f      	cmp	r3, #15
 800886c:	d9b7      	bls.n	80087de <HAL_ADC_ConfigChannel+0x26>
 800886e:	f240 618c 	movw	r1, #1676	; 0x68c
 8008872:	4846      	ldr	r0, [pc, #280]	; (800898c <HAL_ADC_ConfigChannel+0x1d4>)
 8008874:	f7fc fbba 	bl	8004fec <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8008878:	68a3      	ldr	r3, [r4, #8]
 800887a:	2b07      	cmp	r3, #7
 800887c:	d9b2      	bls.n	80087e4 <HAL_ADC_ConfigChannel+0x2c>
 800887e:	f240 618d 	movw	r1, #1677	; 0x68d
 8008882:	4842      	ldr	r0, [pc, #264]	; (800898c <HAL_ADC_ConfigChannel+0x1d4>)
 8008884:	f7fc fbb2 	bl	8004fec <assert_failed>
  __HAL_LOCK(hadc);
 8008888:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800888c:	2b01      	cmp	r3, #1
 800888e:	d1ad      	bne.n	80087ec <HAL_ADC_ConfigChannel+0x34>
 8008890:	2002      	movs	r0, #2
}
 8008892:	b003      	add	sp, #12
 8008894:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8008896:	b281      	uxth	r1, r0
 8008898:	f04f 0c07 	mov.w	ip, #7
 800889c:	691e      	ldr	r6, [r3, #16]
 800889e:	eb01 0e41 	add.w	lr, r1, r1, lsl #1
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80088a2:	68a2      	ldr	r2, [r4, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80088a4:	fa0c fc0e 	lsl.w	ip, ip, lr
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80088a8:	fa02 f20e 	lsl.w	r2, r2, lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80088ac:	ea26 060c 	bic.w	r6, r6, ip
 80088b0:	611e      	str	r6, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80088b2:	691e      	ldr	r6, [r3, #16]
 80088b4:	4332      	orrs	r2, r6
 80088b6:	611a      	str	r2, [r3, #16]
  if (sConfig->Rank < 7)
 80088b8:	6862      	ldr	r2, [r4, #4]
 80088ba:	2a06      	cmp	r2, #6
 80088bc:	d9b8      	bls.n	8008830 <HAL_ADC_ConfigChannel+0x78>
  else if (sConfig->Rank < 13)
 80088be:	2a0c      	cmp	r2, #12
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80088c0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  else if (sConfig->Rank < 13)
 80088c4:	d81c      	bhi.n	8008900 <HAL_ADC_ConfigChannel+0x148>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80088c6:	3a23      	subs	r2, #35	; 0x23
 80088c8:	241f      	movs	r4, #31
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80088ca:	4091      	lsls	r1, r2
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80088cc:	4094      	lsls	r4, r2
 80088ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80088d0:	ea22 0204 	bic.w	r2, r2, r4
 80088d4:	631a      	str	r2, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80088d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80088d8:	4311      	orrs	r1, r2
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80088da:	4a2b      	ldr	r2, [pc, #172]	; (8008988 <HAL_ADC_ConfigChannel+0x1d0>)
 80088dc:	4293      	cmp	r3, r2
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80088de:	6319      	str	r1, [r3, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80088e0:	d1b6      	bne.n	8008850 <HAL_ADC_ConfigChannel+0x98>
 80088e2:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 80088e6:	d017      	beq.n	8008918 <HAL_ADC_ConfigChannel+0x160>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80088e8:	2812      	cmp	r0, #18
 80088ea:	d123      	bne.n	8008934 <HAL_ADC_ConfigChannel+0x17c>
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80088ec:	4b28      	ldr	r3, [pc, #160]	; (8008990 <HAL_ADC_ConfigChannel+0x1d8>)
 80088ee:	685a      	ldr	r2, [r3, #4]
 80088f0:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80088f4:	605a      	str	r2, [r3, #4]
    ADC->CCR |= ADC_CCR_VBATE;
 80088f6:	685a      	ldr	r2, [r3, #4]
 80088f8:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80088fc:	605a      	str	r2, [r3, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80088fe:	e7a7      	b.n	8008850 <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8008900:	3a41      	subs	r2, #65	; 0x41
 8008902:	241f      	movs	r4, #31
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8008904:	4091      	lsls	r1, r2
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8008906:	4094      	lsls	r4, r2
 8008908:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800890a:	ea22 0204 	bic.w	r2, r2, r4
 800890e:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8008910:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008912:	4311      	orrs	r1, r2
 8008914:	62d9      	str	r1, [r3, #44]	; 0x2c
 8008916:	e798      	b.n	800884a <HAL_ADC_ConfigChannel+0x92>
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8008918:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 800891c:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8008920:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8008924:	e794      	b.n	8008850 <HAL_ADC_ConfigChannel+0x98>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8008926:	68a1      	ldr	r1, [r4, #8]
 8008928:	68da      	ldr	r2, [r3, #12]
 800892a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800892e:	2112      	movs	r1, #18
 8008930:	60da      	str	r2, [r3, #12]
 8008932:	e77a      	b.n	800882a <HAL_ADC_ConfigChannel+0x72>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8008934:	4b13      	ldr	r3, [pc, #76]	; (8008984 <HAL_ADC_ConfigChannel+0x1cc>)
 8008936:	4298      	cmp	r0, r3
 8008938:	d001      	beq.n	800893e <HAL_ADC_ConfigChannel+0x186>
 800893a:	2811      	cmp	r0, #17
 800893c:	d188      	bne.n	8008850 <HAL_ADC_ConfigChannel+0x98>
    ADC->CCR &= ~ADC_CCR_VBATE;
 800893e:	4b14      	ldr	r3, [pc, #80]	; (8008990 <HAL_ADC_ConfigChannel+0x1d8>)
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8008940:	4910      	ldr	r1, [pc, #64]	; (8008984 <HAL_ADC_ConfigChannel+0x1cc>)
    ADC->CCR &= ~ADC_CCR_VBATE;
 8008942:	685a      	ldr	r2, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8008944:	4288      	cmp	r0, r1
    ADC->CCR &= ~ADC_CCR_VBATE;
 8008946:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 800894a:	605a      	str	r2, [r3, #4]
    ADC->CCR |= ADC_CCR_TSVREFE;
 800894c:	685a      	ldr	r2, [r3, #4]
 800894e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8008952:	605a      	str	r2, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8008954:	f47f af7c 	bne.w	8008850 <HAL_ADC_ConfigChannel+0x98>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8008958:	4b0e      	ldr	r3, [pc, #56]	; (8008994 <HAL_ADC_ConfigChannel+0x1dc>)
 800895a:	4a0f      	ldr	r2, [pc, #60]	; (8008998 <HAL_ADC_ConfigChannel+0x1e0>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	fba2 2303 	umull	r2, r3, r2, r3
 8008962:	0c9b      	lsrs	r3, r3, #18
 8008964:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008968:	005b      	lsls	r3, r3, #1
 800896a:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 800896c:	9b01      	ldr	r3, [sp, #4]
 800896e:	2b00      	cmp	r3, #0
 8008970:	f43f af6e 	beq.w	8008850 <HAL_ADC_ConfigChannel+0x98>
        counter--;
 8008974:	9b01      	ldr	r3, [sp, #4]
 8008976:	3b01      	subs	r3, #1
 8008978:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 800897a:	9b01      	ldr	r3, [sp, #4]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d1f9      	bne.n	8008974 <HAL_ADC_ConfigChannel+0x1bc>
 8008980:	e766      	b.n	8008850 <HAL_ADC_ConfigChannel+0x98>
 8008982:	bf00      	nop
 8008984:	10000012 	.word	0x10000012
 8008988:	40012000 	.word	0x40012000
 800898c:	0802c800 	.word	0x0802c800
 8008990:	40012300 	.word	0x40012300
 8008994:	20000284 	.word	0x20000284
 8008998:	431bde83 	.word	0x431bde83

0800899c <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800899c:	4770      	bx	lr
 800899e:	bf00      	nop

080089a0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  multimode  pointer to an ADC_MultiModeTypeDef structure that contains 
  *                     the configuration information for  multimode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80089a0:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MODE(multimode->Mode));
 80089a2:	680b      	ldr	r3, [r1, #0]
{
 80089a4:	460c      	mov	r4, r1
 80089a6:	4605      	mov	r5, r0
  assert_param(IS_ADC_MODE(multimode->Mode));
 80089a8:	2b19      	cmp	r3, #25
 80089aa:	d93e      	bls.n	8008a2a <HAL_ADCEx_MultiModeConfigChannel+0x8a>
 80089ac:	f240 31af 	movw	r1, #943	; 0x3af
 80089b0:	4829      	ldr	r0, [pc, #164]	; (8008a58 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 80089b2:	f7fc fb1b 	bl	8004fec <assert_failed>
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 80089b6:	6863      	ldr	r3, [r4, #4]
 80089b8:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 80089bc:	d13e      	bne.n	8008a3c <HAL_ADCEx_MultiModeConfigChannel+0x9c>
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 80089be:	68a3      	ldr	r3, [r4, #8]
 80089c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80089c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80089c8:	bf18      	it	ne
 80089ca:	2b00      	cmpne	r3, #0
 80089cc:	bf14      	ite	ne
 80089ce:	2201      	movne	r2, #1
 80089d0:	2200      	moveq	r2, #0
 80089d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80089d6:	bf0c      	ite	eq
 80089d8:	2200      	moveq	r2, #0
 80089da:	f002 0201 	andne.w	r2, r2, #1
 80089de:	b112      	cbz	r2, 80089e6 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 80089e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80089e4:	d132      	bne.n	8008a4c <HAL_ADCEx_MultiModeConfigChannel+0xac>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80089e6:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 80089ea:	2b01      	cmp	r3, #1
 80089ec:	d02c      	beq.n	8008a48 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
  
  /* Set ADC mode */
  ADC->CCR &= ~(ADC_CCR_MULTI);
 80089ee:	4b1b      	ldr	r3, [pc, #108]	; (8008a5c <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 80089f0:	685a      	ldr	r2, [r3, #4]
 80089f2:	f022 021f 	bic.w	r2, r2, #31
 80089f6:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->Mode;
 80089f8:	685a      	ldr	r2, [r3, #4]
 80089fa:	6821      	ldr	r1, [r4, #0]
 80089fc:	430a      	orrs	r2, r1
 80089fe:	605a      	str	r2, [r3, #4]
  
  /* Set the ADC DMA access mode */
  ADC->CCR &= ~(ADC_CCR_DMA);
 8008a00:	685a      	ldr	r2, [r3, #4]
 8008a02:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8008a06:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->DMAAccessMode;
 8008a08:	685a      	ldr	r2, [r3, #4]
 8008a0a:	6861      	ldr	r1, [r4, #4]
 8008a0c:	430a      	orrs	r2, r1
  /* Set delay between two sampling phases */
  ADC->CCR &= ~(ADC_CCR_DELAY);
  ADC->CCR |= multimode->TwoSamplingDelay;
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008a0e:	2100      	movs	r1, #0
  ADC->CCR |= multimode->DMAAccessMode;
 8008a10:	605a      	str	r2, [r3, #4]
  ADC->CCR &= ~(ADC_CCR_DELAY);
 8008a12:	685a      	ldr	r2, [r3, #4]
 8008a14:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8008a18:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->TwoSamplingDelay;
 8008a1a:	68a0      	ldr	r0, [r4, #8]
 8008a1c:	685a      	ldr	r2, [r3, #4]
 8008a1e:	4302      	orrs	r2, r0
  
  /* Return function status */
  return HAL_OK;
 8008a20:	4608      	mov	r0, r1
  ADC->CCR |= multimode->TwoSamplingDelay;
 8008a22:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hadc);
 8008a24:	f885 103c 	strb.w	r1, [r5, #60]	; 0x3c
}
 8008a28:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_ADC_MODE(multimode->Mode));
 8008a2a:	4a0d      	ldr	r2, [pc, #52]	; (8008a60 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 8008a2c:	fa22 f303 	lsr.w	r3, r2, r3
 8008a30:	07db      	lsls	r3, r3, #31
 8008a32:	d5bb      	bpl.n	80089ac <HAL_ADCEx_MultiModeConfigChannel+0xc>
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8008a34:	6863      	ldr	r3, [r4, #4]
 8008a36:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 8008a3a:	d0c0      	beq.n	80089be <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8008a3c:	f44f 716c 	mov.w	r1, #944	; 0x3b0
 8008a40:	4805      	ldr	r0, [pc, #20]	; (8008a58 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8008a42:	f7fc fad3 	bl	8004fec <assert_failed>
 8008a46:	e7ba      	b.n	80089be <HAL_ADCEx_MultiModeConfigChannel+0x1e>
  __HAL_LOCK(hadc);
 8008a48:	2002      	movs	r0, #2
}
 8008a4a:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 8008a4c:	f240 31b1 	movw	r1, #945	; 0x3b1
 8008a50:	4801      	ldr	r0, [pc, #4]	; (8008a58 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8008a52:	f7fc facb 	bl	8004fec <assert_failed>
 8008a56:	e7c6      	b.n	80089e6 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8008a58:	0802c838 	.word	0x0802c838
 8008a5c:	40012300 	.word	0x40012300
 8008a60:	02e602e7 	.word	0x02e602e7

08008a64 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8008a64:	1ec3      	subs	r3, r0, #3
 8008a66:	2b04      	cmp	r3, #4
{
 8008a68:	b510      	push	{r4, lr}
 8008a6a:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8008a6c:	d80c      	bhi.n	8008a88 <HAL_NVIC_SetPriorityGrouping+0x24>
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008a6e:	4909      	ldr	r1, [pc, #36]	; (8008a94 <HAL_NVIC_SetPriorityGrouping+0x30>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008a70:	0224      	lsls	r4, r4, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008a72:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
  reg_value  =  (reg_value                                   |
 8008a76:	4b08      	ldr	r3, [pc, #32]	; (8008a98 <HAL_NVIC_SetPriorityGrouping+0x34>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008a78:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008a7a:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008a7e:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008a80:	4314      	orrs	r4, r2
  reg_value  =  (reg_value                                   |
 8008a82:	4323      	orrs	r3, r4
  SCB->AIRCR =  reg_value;
 8008a84:	60cb      	str	r3, [r1, #12]
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8008a86:	bd10      	pop	{r4, pc}
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8008a88:	2191      	movs	r1, #145	; 0x91
 8008a8a:	4804      	ldr	r0, [pc, #16]	; (8008a9c <HAL_NVIC_SetPriorityGrouping+0x38>)
 8008a8c:	f7fc faae 	bl	8004fec <assert_failed>
 8008a90:	e7ed      	b.n	8008a6e <HAL_NVIC_SetPriorityGrouping+0xa>
 8008a92:	bf00      	nop
 8008a94:	e000ed00 	.word	0xe000ed00
 8008a98:	05fa0000 	.word	0x05fa0000
 8008a9c:	0802c874 	.word	0x0802c874

08008aa0 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8008aa0:	2a0f      	cmp	r2, #15
{ 
 8008aa2:	b570      	push	{r4, r5, r6, lr}
 8008aa4:	4616      	mov	r6, r2
 8008aa6:	4605      	mov	r5, r0
 8008aa8:	460c      	mov	r4, r1
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8008aaa:	d836      	bhi.n	8008b1a <HAL_NVIC_SetPriority+0x7a>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8008aac:	2c0f      	cmp	r4, #15
 8008aae:	d82f      	bhi.n	8008b10 <HAL_NVIC_SetPriority+0x70>
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008ab0:	4b1c      	ldr	r3, [pc, #112]	; (8008b24 <HAL_NVIC_SetPriority+0x84>)
 8008ab2:	68db      	ldr	r3, [r3, #12]
 8008ab4:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008ab8:	f1c3 0007 	rsb	r0, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008abc:	1d1a      	adds	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008abe:	2804      	cmp	r0, #4
 8008ac0:	bf28      	it	cs
 8008ac2:	2004      	movcs	r0, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008ac4:	2a06      	cmp	r2, #6
 8008ac6:	d918      	bls.n	8008afa <HAL_NVIC_SetPriority+0x5a>
 8008ac8:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008aca:	f04f 32ff 	mov.w	r2, #4294967295
 8008ace:	409a      	lsls	r2, r3
 8008ad0:	ea26 0602 	bic.w	r6, r6, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008ad4:	f04f 31ff 	mov.w	r1, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8008ad8:	2d00      	cmp	r5, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008ada:	fa01 f100 	lsl.w	r1, r1, r0
 8008ade:	ea24 0401 	bic.w	r4, r4, r1
 8008ae2:	fa04 f403 	lsl.w	r4, r4, r3
 8008ae6:	ea44 0406 	orr.w	r4, r4, r6
  if ((int32_t)(IRQn) >= 0)
 8008aea:	db09      	blt.n	8008b00 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008aec:	0124      	lsls	r4, r4, #4
 8008aee:	4b0e      	ldr	r3, [pc, #56]	; (8008b28 <HAL_NVIC_SetPriority+0x88>)
 8008af0:	b2e4      	uxtb	r4, r4
 8008af2:	442b      	add	r3, r5
 8008af4:	f883 4300 	strb.w	r4, [r3, #768]	; 0x300
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8008af8:	bd70      	pop	{r4, r5, r6, pc}
 8008afa:	2600      	movs	r6, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008afc:	4633      	mov	r3, r6
 8008afe:	e7e9      	b.n	8008ad4 <HAL_NVIC_SetPriority+0x34>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008b00:	f005 050f 	and.w	r5, r5, #15
 8008b04:	0124      	lsls	r4, r4, #4
 8008b06:	4b09      	ldr	r3, [pc, #36]	; (8008b2c <HAL_NVIC_SetPriority+0x8c>)
 8008b08:	b2e4      	uxtb	r4, r4
 8008b0a:	442b      	add	r3, r5
 8008b0c:	761c      	strb	r4, [r3, #24]
 8008b0e:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8008b10:	21aa      	movs	r1, #170	; 0xaa
 8008b12:	4807      	ldr	r0, [pc, #28]	; (8008b30 <HAL_NVIC_SetPriority+0x90>)
 8008b14:	f7fc fa6a 	bl	8004fec <assert_failed>
 8008b18:	e7ca      	b.n	8008ab0 <HAL_NVIC_SetPriority+0x10>
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8008b1a:	21a9      	movs	r1, #169	; 0xa9
 8008b1c:	4804      	ldr	r0, [pc, #16]	; (8008b30 <HAL_NVIC_SetPriority+0x90>)
 8008b1e:	f7fc fa65 	bl	8004fec <assert_failed>
 8008b22:	e7c3      	b.n	8008aac <HAL_NVIC_SetPriority+0xc>
 8008b24:	e000ed00 	.word	0xe000ed00
 8008b28:	e000e100 	.word	0xe000e100
 8008b2c:	e000ecfc 	.word	0xe000ecfc
 8008b30:	0802c874 	.word	0x0802c874

08008b34 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8008b34:	2800      	cmp	r0, #0
 8008b36:	db08      	blt.n	8008b4a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008b38:	f000 011f 	and.w	r1, r0, #31
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	0940      	lsrs	r0, r0, #5
 8008b40:	4a04      	ldr	r2, [pc, #16]	; (8008b54 <HAL_NVIC_EnableIRQ+0x20>)
 8008b42:	408b      	lsls	r3, r1
 8008b44:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8008b48:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8008b4a:	21bd      	movs	r1, #189	; 0xbd
 8008b4c:	4802      	ldr	r0, [pc, #8]	; (8008b58 <HAL_NVIC_EnableIRQ+0x24>)
 8008b4e:	f7fc ba4d 	b.w	8004fec <assert_failed>
 8008b52:	bf00      	nop
 8008b54:	e000e100 	.word	0xe000e100
 8008b58:	0802c874 	.word	0x0802c874

08008b5c <HAL_NVIC_DisableIRQ>:
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8008b5c:	2800      	cmp	r0, #0
 8008b5e:	db0e      	blt.n	8008b7e <HAL_NVIC_DisableIRQ+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008b60:	0943      	lsrs	r3, r0, #5
 8008b62:	2201      	movs	r2, #1
 8008b64:	f000 001f 	and.w	r0, r0, #31
 8008b68:	4907      	ldr	r1, [pc, #28]	; (8008b88 <HAL_NVIC_DisableIRQ+0x2c>)
 8008b6a:	3320      	adds	r3, #32
 8008b6c:	fa02 f000 	lsl.w	r0, r2, r0
 8008b70:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8008b74:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8008b78:	f3bf 8f6f 	isb	sy
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8008b7c:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8008b7e:	21cd      	movs	r1, #205	; 0xcd
 8008b80:	4802      	ldr	r0, [pc, #8]	; (8008b8c <HAL_NVIC_DisableIRQ+0x30>)
 8008b82:	f7fc ba33 	b.w	8004fec <assert_failed>
 8008b86:	bf00      	nop
 8008b88:	e000e100 	.word	0xe000e100
 8008b8c:	0802c874 	.word	0x0802c874

08008b90 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8008b90:	2800      	cmp	r0, #0
 8008b92:	d075      	beq.n	8008c80 <HAL_CRC_Init+0xf0>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8008b94:	4b3b      	ldr	r3, [pc, #236]	; (8008c84 <HAL_CRC_Init+0xf4>)
 8008b96:	6802      	ldr	r2, [r0, #0]
 8008b98:	429a      	cmp	r2, r3
{
 8008b9a:	b510      	push	{r4, lr}
 8008b9c:	4604      	mov	r4, r0
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8008b9e:	d003      	beq.n	8008ba8 <HAL_CRC_Init+0x18>
 8008ba0:	2170      	movs	r1, #112	; 0x70
 8008ba2:	4839      	ldr	r0, [pc, #228]	; (8008c88 <HAL_CRC_Init+0xf8>)
 8008ba4:	f7fc fa22 	bl	8004fec <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8008ba8:	7f63      	ldrb	r3, [r4, #29]
 8008baa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d055      	beq.n	8008c5e <HAL_CRC_Init+0xce>

  hcrc->State = HAL_CRC_STATE_BUSY;

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8008bb2:	7923      	ldrb	r3, [r4, #4]
  hcrc->State = HAL_CRC_STATE_BUSY;
 8008bb4:	2202      	movs	r2, #2
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8008bb6:	2b01      	cmp	r3, #1
  hcrc->State = HAL_CRC_STATE_BUSY;
 8008bb8:	7762      	strb	r2, [r4, #29]
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8008bba:	d838      	bhi.n	8008c2e <HAL_CRC_Init+0x9e>
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d13d      	bne.n	8008c3c <HAL_CRC_Init+0xac>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8008bc0:	6823      	ldr	r3, [r4, #0]
 8008bc2:	4a32      	ldr	r2, [pc, #200]	; (8008c8c <HAL_CRC_Init+0xfc>)
 8008bc4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8008bc6:	689a      	ldr	r2, [r3, #8]
 8008bc8:	f022 0218 	bic.w	r2, r2, #24
 8008bcc:	609a      	str	r2, [r3, #8]
    }
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
 8008bce:	7963      	ldrb	r3, [r4, #5]
 8008bd0:	2b01      	cmp	r3, #1
 8008bd2:	d83c      	bhi.n	8008c4e <HAL_CRC_Init+0xbe>
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8008bd4:	b1e3      	cbz	r3, 8008c10 <HAL_CRC_Init+0x80>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8008bd6:	6922      	ldr	r2, [r4, #16]
 8008bd8:	6823      	ldr	r3, [r4, #0]
 8008bda:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 8008bdc:	6962      	ldr	r2, [r4, #20]
 8008bde:	f032 0160 	bics.w	r1, r2, #96	; 0x60
 8008be2:	d11d      	bne.n	8008c20 <HAL_CRC_Init+0x90>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8008be4:	6899      	ldr	r1, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8008be6:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8008be8:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 8008bec:	4311      	orrs	r1, r2
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8008bee:	f030 0280 	bics.w	r2, r0, #128	; 0x80
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8008bf2:	6099      	str	r1, [r3, #8]
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8008bf4:	d13d      	bne.n	8008c72 <HAL_CRC_Init+0xe2>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8008bf6:	689a      	ldr	r2, [r3, #8]

  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8008bf8:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8008bfa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8008bfe:	3901      	subs	r1, #1
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8008c00:	4302      	orrs	r2, r0
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8008c02:	2902      	cmp	r1, #2
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8008c04:	609a      	str	r2, [r3, #8]
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8008c06:	d82f      	bhi.n	8008c68 <HAL_CRC_Init+0xd8>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8008c08:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 8008c0a:	2000      	movs	r0, #0
  hcrc->State = HAL_CRC_STATE_READY;
 8008c0c:	7763      	strb	r3, [r4, #29]
}
 8008c0e:	bd10      	pop	{r4, pc}
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8008c10:	f04f 32ff 	mov.w	r2, #4294967295
 8008c14:	6823      	ldr	r3, [r4, #0]
 8008c16:	611a      	str	r2, [r3, #16]
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 8008c18:	6962      	ldr	r2, [r4, #20]
 8008c1a:	f032 0160 	bics.w	r1, r2, #96	; 0x60
 8008c1e:	d0e1      	beq.n	8008be4 <HAL_CRC_Init+0x54>
 8008c20:	219c      	movs	r1, #156	; 0x9c
 8008c22:	4819      	ldr	r0, [pc, #100]	; (8008c88 <HAL_CRC_Init+0xf8>)
 8008c24:	f7fc f9e2 	bl	8004fec <assert_failed>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8008c28:	6962      	ldr	r2, [r4, #20]
 8008c2a:	6823      	ldr	r3, [r4, #0]
 8008c2c:	e7da      	b.n	8008be4 <HAL_CRC_Init+0x54>
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8008c2e:	217e      	movs	r1, #126	; 0x7e
 8008c30:	4815      	ldr	r0, [pc, #84]	; (8008c88 <HAL_CRC_Init+0xf8>)
 8008c32:	f7fc f9db 	bl	8004fec <assert_failed>
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8008c36:	7923      	ldrb	r3, [r4, #4]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d0c1      	beq.n	8008bc0 <HAL_CRC_Init+0x30>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8008c3c:	4620      	mov	r0, r4
 8008c3e:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8008c42:	f000 f825 	bl	8008c90 <HAL_CRCEx_Polynomial_Set>
 8008c46:	2800      	cmp	r0, #0
 8008c48:	d0c1      	beq.n	8008bce <HAL_CRC_Init+0x3e>
    return HAL_ERROR;
 8008c4a:	2001      	movs	r0, #1
}
 8008c4c:	bd10      	pop	{r4, pc}
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
 8008c4e:	2190      	movs	r1, #144	; 0x90
 8008c50:	480d      	ldr	r0, [pc, #52]	; (8008c88 <HAL_CRC_Init+0xf8>)
 8008c52:	f7fc f9cb 	bl	8004fec <assert_failed>
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8008c56:	7963      	ldrb	r3, [r4, #5]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d1bc      	bne.n	8008bd6 <HAL_CRC_Init+0x46>
 8008c5c:	e7d8      	b.n	8008c10 <HAL_CRC_Init+0x80>
    HAL_CRC_MspInit(hcrc);
 8008c5e:	4620      	mov	r0, r4
    hcrc->Lock = HAL_UNLOCKED;
 8008c60:	7722      	strb	r2, [r4, #28]
    HAL_CRC_MspInit(hcrc);
 8008c62:	f7fd fc01 	bl	8006468 <HAL_CRC_MspInit>
 8008c66:	e7a4      	b.n	8008bb2 <HAL_CRC_Init+0x22>
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8008c68:	21a5      	movs	r1, #165	; 0xa5
 8008c6a:	4807      	ldr	r0, [pc, #28]	; (8008c88 <HAL_CRC_Init+0xf8>)
 8008c6c:	f7fc f9be 	bl	8004fec <assert_failed>
 8008c70:	e7ca      	b.n	8008c08 <HAL_CRC_Init+0x78>
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8008c72:	4805      	ldr	r0, [pc, #20]	; (8008c88 <HAL_CRC_Init+0xf8>)
 8008c74:	21a0      	movs	r1, #160	; 0xa0
 8008c76:	f7fc f9b9 	bl	8004fec <assert_failed>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8008c7a:	6823      	ldr	r3, [r4, #0]
 8008c7c:	69a0      	ldr	r0, [r4, #24]
 8008c7e:	e7ba      	b.n	8008bf6 <HAL_CRC_Init+0x66>
    return HAL_ERROR;
 8008c80:	2001      	movs	r0, #1
}
 8008c82:	4770      	bx	lr
 8008c84:	40023000 	.word	0x40023000
 8008c88:	0802c8b0 	.word	0x0802c8b0
 8008c8c:	04c11db7 	.word	0x04c11db7

08008c90 <HAL_CRCEx_Polynomial_Set>:
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 8008c90:	f032 0318 	bics.w	r3, r2, #24
{
 8008c94:	b570      	push	{r4, r5, r6, lr}
 8008c96:	4616      	mov	r6, r2
 8008c98:	4605      	mov	r5, r0
 8008c9a:	460c      	mov	r4, r1
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 8008c9c:	d003      	beq.n	8008ca6 <HAL_CRCEx_Polynomial_Set+0x16>
 8008c9e:	215f      	movs	r1, #95	; 0x5f
 8008ca0:	4818      	ldr	r0, [pc, #96]	; (8008d04 <HAL_CRCEx_Polynomial_Set+0x74>)
 8008ca2:	f7fc f9a3 	bl	8004fec <assert_failed>
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8008ca6:	231e      	movs	r3, #30
 8008ca8:	e001      	b.n	8008cae <HAL_CRCEx_Polynomial_Set+0x1e>
 8008caa:	3b01      	subs	r3, #1
 8008cac:	d315      	bcc.n	8008cda <HAL_CRCEx_Polynomial_Set+0x4a>
 8008cae:	fa24 fc03 	lsr.w	ip, r4, r3
 8008cb2:	f01c 0f01 	tst.w	ip, #1
 8008cb6:	d0f8      	beq.n	8008caa <HAL_CRCEx_Polynomial_Set+0x1a>
  {
  }

  switch (PolyLength)
 8008cb8:	2e18      	cmp	r6, #24
 8008cba:	d80f      	bhi.n	8008cdc <HAL_CRCEx_Polynomial_Set+0x4c>
 8008cbc:	e8df f006 	tbb	[pc, r6]
 8008cc0:	0e0e0e12 	.word	0x0e0e0e12
 8008cc4:	0e0e0e0e 	.word	0x0e0e0e0e
 8008cc8:	0e0e0e1b 	.word	0x0e0e0e1b
 8008ccc:	0e0e0e0e 	.word	0x0e0e0e0e
 8008cd0:	0e0e0e1e 	.word	0x0e0e0e1e
 8008cd4:	0e0e0e0e 	.word	0x0e0e0e0e
 8008cd8:	10          	.byte	0x10
 8008cd9:	00          	.byte	0x00
 8008cda:	b11e      	cbz	r6, 8008ce4 <HAL_CRCEx_Polynomial_Set+0x54>
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
      {
        status =   HAL_ERROR;
 8008cdc:	2001      	movs	r0, #1
    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
  }
  /* Return function status */
  return status;
}
 8008cde:	bd70      	pop	{r4, r5, r6, pc}
      if (msb >= HAL_CRC_LENGTH_7B)
 8008ce0:	2b06      	cmp	r3, #6
 8008ce2:	d8fb      	bhi.n	8008cdc <HAL_CRCEx_Polynomial_Set+0x4c>
    WRITE_REG(hcrc->Instance->POL, Pol);
 8008ce4:	6829      	ldr	r1, [r5, #0]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8008ce6:	2000      	movs	r0, #0
    WRITE_REG(hcrc->Instance->POL, Pol);
 8008ce8:	614c      	str	r4, [r1, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8008cea:	688b      	ldr	r3, [r1, #8]
 8008cec:	f023 0318 	bic.w	r3, r3, #24
 8008cf0:	4333      	orrs	r3, r6
 8008cf2:	608b      	str	r3, [r1, #8]
}
 8008cf4:	bd70      	pop	{r4, r5, r6, pc}
      if (msb >= HAL_CRC_LENGTH_16B)
 8008cf6:	2b0f      	cmp	r3, #15
 8008cf8:	d9f4      	bls.n	8008ce4 <HAL_CRCEx_Polynomial_Set+0x54>
 8008cfa:	e7ef      	b.n	8008cdc <HAL_CRCEx_Polynomial_Set+0x4c>
      if (msb >= HAL_CRC_LENGTH_8B)
 8008cfc:	2b07      	cmp	r3, #7
 8008cfe:	d9f1      	bls.n	8008ce4 <HAL_CRCEx_Polynomial_Set+0x54>
 8008d00:	e7ec      	b.n	8008cdc <HAL_CRCEx_Polynomial_Set+0x4c>
 8008d02:	bf00      	nop
 8008d04:	0802c8e8 	.word	0x0802c8e8

08008d08 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8008d08:	b1d8      	cbz	r0, 8008d42 <HAL_DAC_Init+0x3a>
  {
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 8008d0a:	4b0f      	ldr	r3, [pc, #60]	; (8008d48 <HAL_DAC_Init+0x40>)
 8008d0c:	6802      	ldr	r2, [r0, #0]
 8008d0e:	429a      	cmp	r2, r3
{
 8008d10:	b510      	push	{r4, lr}
 8008d12:	4604      	mov	r4, r0
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 8008d14:	d004      	beq.n	8008d20 <HAL_DAC_Init+0x18>
 8008d16:	f240 1115 	movw	r1, #277	; 0x115
 8008d1a:	480c      	ldr	r0, [pc, #48]	; (8008d4c <HAL_DAC_Init+0x44>)
 8008d1c:	f7fc f966 	bl	8004fec <assert_failed>

  if (hdac->State == HAL_DAC_STATE_RESET)
 8008d20:	7923      	ldrb	r3, [r4, #4]
 8008d22:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008d26:	b13b      	cbz	r3, 8008d38 <HAL_DAC_Init+0x30>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8008d28:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8008d2a:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8008d2c:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8008d2e:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8008d30:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8008d32:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8008d34:	7122      	strb	r2, [r4, #4]
}
 8008d36:	bd10      	pop	{r4, pc}
    HAL_DAC_MspInit(hdac);
 8008d38:	4620      	mov	r0, r4
    hdac->Lock = HAL_UNLOCKED;
 8008d3a:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 8008d3c:	f7fd fbaa 	bl	8006494 <HAL_DAC_MspInit>
 8008d40:	e7f2      	b.n	8008d28 <HAL_DAC_Init+0x20>
    return HAL_ERROR;
 8008d42:	2001      	movs	r0, #1
}
 8008d44:	4770      	bx	lr
 8008d46:	bf00      	nop
 8008d48:	40007400 	.word	0x40007400
 8008d4c:	0802c924 	.word	0x0802c924

08008d50 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8008d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d54:	4698      	mov	r8, r3
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 8008d56:	f031 0310 	bics.w	r3, r1, #16
{
 8008d5a:	460d      	mov	r5, r1
 8008d5c:	4604      	mov	r4, r0
 8008d5e:	4617      	mov	r7, r2
 8008d60:	9e06      	ldr	r6, [sp, #24]
  assert_param(IS_DAC_CHANNEL(Channel));
 8008d62:	d16b      	bne.n	8008e3c <HAL_DAC_Start_DMA+0xec>
  assert_param(IS_DAC_ALIGN(Alignment));
 8008d64:	f036 0304 	bics.w	r3, r6, #4
 8008d68:	d001      	beq.n	8008d6e <HAL_DAC_Start_DMA+0x1e>
 8008d6a:	2e08      	cmp	r6, #8
 8008d6c:	d15b      	bne.n	8008e26 <HAL_DAC_Start_DMA+0xd6>

  /* Process locked */
  __HAL_LOCK(hdac);
 8008d6e:	7962      	ldrb	r2, [r4, #5]
 8008d70:	2a01      	cmp	r2, #1
 8008d72:	d060      	beq.n	8008e36 <HAL_DAC_Start_DMA+0xe6>
 8008d74:	2301      	movs	r3, #1

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008d76:	f8d4 c000 	ldr.w	ip, [r4]
  __HAL_LOCK(hdac);
 8008d7a:	7163      	strb	r3, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8008d7c:	2302      	movs	r3, #2
 8008d7e:	7123      	strb	r3, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 8008d80:	bb35      	cbnz	r5, 8008dd0 <HAL_DAC_Start_DMA+0x80>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008d82:	68a0      	ldr	r0, [r4, #8]

    /* Case of use of channel 1 */
    switch (Alignment)
 8008d84:	2e04      	cmp	r6, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008d86:	4b39      	ldr	r3, [pc, #228]	; (8008e6c <HAL_DAC_Start_DMA+0x11c>)
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8008d88:	4a39      	ldr	r2, [pc, #228]	; (8008e70 <HAL_DAC_Start_DMA+0x120>)
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008d8a:	63c3      	str	r3, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008d8c:	f8dc 3000 	ldr.w	r3, [ip]
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8008d90:	6402      	str	r2, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008d92:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8008d96:	4a37      	ldr	r2, [pc, #220]	; (8008e74 <HAL_DAC_Start_DMA+0x124>)
 8008d98:	64c2      	str	r2, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008d9a:	f8cc 3000 	str.w	r3, [ip]
    switch (Alignment)
 8008d9e:	d059      	beq.n	8008e54 <HAL_DAC_Start_DMA+0x104>
 8008da0:	2e08      	cmp	r6, #8
 8008da2:	d054      	beq.n	8008e4e <HAL_DAC_Start_DMA+0xfe>
 8008da4:	2e00      	cmp	r6, #0
 8008da6:	d04f      	beq.n	8008e48 <HAL_DAC_Start_DMA+0xf8>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008da8:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8008daa:	f8dc 6000 	ldr.w	r6, [ip]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8008dae:	4643      	mov	r3, r8
 8008db0:	4639      	mov	r1, r7
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8008db2:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
 8008db6:	f8cc 6000 	str.w	r6, [ip]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8008dba:	f000 fbe3 	bl	8009584 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8008dc2:	b330      	cbz	r0, 8008e12 <HAL_DAC_Start_DMA+0xc2>
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008dc4:	6923      	ldr	r3, [r4, #16]
 8008dc6:	f043 0304 	orr.w	r3, r3, #4
 8008dca:	6123      	str	r3, [r4, #16]
  }

  /* Return function status */
  return status;
}
 8008dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8008dd0:	68e0      	ldr	r0, [r4, #12]
    switch (Alignment)
 8008dd2:	2e04      	cmp	r6, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8008dd4:	4b28      	ldr	r3, [pc, #160]	; (8008e78 <HAL_DAC_Start_DMA+0x128>)
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8008dd6:	4a29      	ldr	r2, [pc, #164]	; (8008e7c <HAL_DAC_Start_DMA+0x12c>)
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8008dd8:	63c3      	str	r3, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008dda:	f8dc 3000 	ldr.w	r3, [ip]
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8008dde:	6402      	str	r2, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008de0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8008de4:	4a26      	ldr	r2, [pc, #152]	; (8008e80 <HAL_DAC_Start_DMA+0x130>)
 8008de6:	64c2      	str	r2, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008de8:	f8cc 3000 	str.w	r3, [ip]
    switch (Alignment)
 8008dec:	d03b      	beq.n	8008e66 <HAL_DAC_Start_DMA+0x116>
 8008dee:	2e08      	cmp	r6, #8
 8008df0:	d036      	beq.n	8008e60 <HAL_DAC_Start_DMA+0x110>
 8008df2:	b396      	cbz	r6, 8008e5a <HAL_DAC_Start_DMA+0x10a>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8008df4:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008df6:	f8dc 6000 	ldr.w	r6, [ip]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008dfa:	4643      	mov	r3, r8
 8008dfc:	4639      	mov	r1, r7
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008dfe:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8008e02:	f8cc 6000 	str.w	r6, [ip]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008e06:	f000 fbbd 	bl	8009584 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 8008e0e:	2800      	cmp	r0, #0
 8008e10:	d1d8      	bne.n	8008dc4 <HAL_DAC_Start_DMA+0x74>
    __HAL_DAC_ENABLE(hdac, Channel);
 8008e12:	6823      	ldr	r3, [r4, #0]
 8008e14:	f005 0110 	and.w	r1, r5, #16
 8008e18:	2501      	movs	r5, #1
 8008e1a:	681a      	ldr	r2, [r3, #0]
 8008e1c:	408d      	lsls	r5, r1
 8008e1e:	4315      	orrs	r5, r2
 8008e20:	601d      	str	r5, [r3, #0]
}
 8008e22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DAC_ALIGN(Alignment));
 8008e26:	f44f 7104 	mov.w	r1, #528	; 0x210
 8008e2a:	4816      	ldr	r0, [pc, #88]	; (8008e84 <HAL_DAC_Start_DMA+0x134>)
 8008e2c:	f7fc f8de 	bl	8004fec <assert_failed>
  __HAL_LOCK(hdac);
 8008e30:	7962      	ldrb	r2, [r4, #5]
 8008e32:	2a01      	cmp	r2, #1
 8008e34:	d19e      	bne.n	8008d74 <HAL_DAC_Start_DMA+0x24>
 8008e36:	2002      	movs	r0, #2
}
 8008e38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 8008e3c:	f240 210f 	movw	r1, #527	; 0x20f
 8008e40:	4810      	ldr	r0, [pc, #64]	; (8008e84 <HAL_DAC_Start_DMA+0x134>)
 8008e42:	f7fc f8d3 	bl	8004fec <assert_failed>
 8008e46:	e78d      	b.n	8008d64 <HAL_DAC_Start_DMA+0x14>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8008e48:	f10c 0208 	add.w	r2, ip, #8
        break;
 8008e4c:	e7ad      	b.n	8008daa <HAL_DAC_Start_DMA+0x5a>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8008e4e:	f10c 0210 	add.w	r2, ip, #16
        break;
 8008e52:	e7aa      	b.n	8008daa <HAL_DAC_Start_DMA+0x5a>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8008e54:	f10c 020c 	add.w	r2, ip, #12
        break;
 8008e58:	e7a7      	b.n	8008daa <HAL_DAC_Start_DMA+0x5a>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8008e5a:	f10c 0214 	add.w	r2, ip, #20
        break;
 8008e5e:	e7ca      	b.n	8008df6 <HAL_DAC_Start_DMA+0xa6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8008e60:	f10c 021c 	add.w	r2, ip, #28
        break;
 8008e64:	e7c7      	b.n	8008df6 <HAL_DAC_Start_DMA+0xa6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8008e66:	f10c 0218 	add.w	r2, ip, #24
        break;
 8008e6a:	e7c4      	b.n	8008df6 <HAL_DAC_Start_DMA+0xa6>
 8008e6c:	08008f19 	.word	0x08008f19
 8008e70:	08008f2d 	.word	0x08008f2d
 8008e74:	08008f3d 	.word	0x08008f3d
 8008e78:	08009091 	.word	0x08009091
 8008e7c:	080090a1 	.word	0x080090a1
 8008e80:	080090ad 	.word	0x080090ad
 8008e84:	0802c924 	.word	0x0802c924

08008e88 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8008e88:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 8008e8a:	f031 0310 	bics.w	r3, r1, #16
{
 8008e8e:	460d      	mov	r5, r1
 8008e90:	4604      	mov	r4, r0
  assert_param(IS_DAC_CHANNEL(Channel));
 8008e92:	d11e      	bne.n	8008ed2 <HAL_DAC_Stop_DMA+0x4a>

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8008e94:	6803      	ldr	r3, [r0, #0]
 8008e96:	f001 0e10 	and.w	lr, r1, #16
 8008e9a:	f44f 5c80 	mov.w	ip, #4096	; 0x1000

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8008e9e:	2101      	movs	r1, #1
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8008ea0:	6818      	ldr	r0, [r3, #0]
 8008ea2:	fa0c fc0e 	lsl.w	ip, ip, lr
  __HAL_DAC_DISABLE(hdac, Channel);
 8008ea6:	fa01 f10e 	lsl.w	r1, r1, lr
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8008eaa:	ea20 000c 	bic.w	r0, r0, ip
 8008eae:	6018      	str	r0, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 8008eb0:	681a      	ldr	r2, [r3, #0]
 8008eb2:	ea22 0201 	bic.w	r2, r2, r1
 8008eb6:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8008eb8:	bb05      	cbnz	r5, 8008efc <HAL_DAC_Stop_DMA+0x74>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8008eba:	68a0      	ldr	r0, [r4, #8]
 8008ebc:	f000 fbbe 	bl	800963c <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8008ec0:	6822      	ldr	r2, [r4, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8008ec2:	2000      	movs	r0, #0
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8008ec4:	6813      	ldr	r3, [r2, #0]
 8008ec6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008eca:	6013      	str	r3, [r2, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8008ecc:	2301      	movs	r3, #1
 8008ece:	7123      	strb	r3, [r4, #4]
}
 8008ed0:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 8008ed2:	f240 218f 	movw	r1, #655	; 0x28f
 8008ed6:	480f      	ldr	r0, [pc, #60]	; (8008f14 <HAL_DAC_Stop_DMA+0x8c>)
 8008ed8:	f7fc f888 	bl	8004fec <assert_failed>
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8008edc:	f005 0510 	and.w	r5, r5, #16
 8008ee0:	6823      	ldr	r3, [r4, #0]
 8008ee2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  __HAL_DAC_DISABLE(hdac, Channel);
 8008ee6:	2101      	movs	r1, #1
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	40a8      	lsls	r0, r5
  __HAL_DAC_DISABLE(hdac, Channel);
 8008eec:	40a9      	lsls	r1, r5
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8008eee:	ea22 0200 	bic.w	r2, r2, r0
 8008ef2:	601a      	str	r2, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 8008ef4:	681d      	ldr	r5, [r3, #0]
 8008ef6:	ea25 0501 	bic.w	r5, r5, r1
 8008efa:	601d      	str	r5, [r3, #0]
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8008efc:	68e0      	ldr	r0, [r4, #12]
 8008efe:	f000 fb9d 	bl	800963c <HAL_DMA_Abort>
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008f02:	6822      	ldr	r2, [r4, #0]
}
 8008f04:	2000      	movs	r0, #0
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008f06:	6813      	ldr	r3, [r2, #0]
 8008f08:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008f0c:	6013      	str	r3, [r2, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8008f0e:	2301      	movs	r3, #1
 8008f10:	7123      	strb	r3, [r4, #4]
}
 8008f12:	bd38      	pop	{r3, r4, r5, pc}
 8008f14:	0802c924 	.word	0x0802c924

08008f18 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8008f18:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f1a:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8008f1c:	4620      	mov	r0, r4
 8008f1e:	f7fa ff3d 	bl	8003d9c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008f22:	2301      	movs	r3, #1
 8008f24:	7123      	strb	r3, [r4, #4]
}
 8008f26:	bd10      	pop	{r4, pc}

08008f28 <HAL_DAC_ConvHalfCpltCallbackCh1>:
 8008f28:	4770      	bx	lr
 8008f2a:	bf00      	nop

08008f2c <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8008f2c:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8008f2e:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8008f30:	f7ff fffa 	bl	8008f28 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8008f34:	bd08      	pop	{r3, pc}
 8008f36:	bf00      	nop

08008f38 <HAL_DAC_ErrorCallbackCh1>:
 8008f38:	4770      	bx	lr
 8008f3a:	bf00      	nop

08008f3c <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8008f3c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f3e:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008f40:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8008f42:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008f44:	f043 0304 	orr.w	r3, r3, #4
 8008f48:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 8008f4a:	f7ff fff5 	bl	8008f38 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	7123      	strb	r3, [r4, #4]
}
 8008f52:	bd10      	pop	{r4, pc}

08008f54 <HAL_DAC_DMAUnderrunCallbackCh1>:
 8008f54:	4770      	bx	lr
 8008f56:	bf00      	nop

08008f58 <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8008f58:	6803      	ldr	r3, [r0, #0]
 8008f5a:	681a      	ldr	r2, [r3, #0]
 8008f5c:	0491      	lsls	r1, r2, #18
{
 8008f5e:	b510      	push	{r4, lr}
 8008f60:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8008f62:	d502      	bpl.n	8008f6a <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8008f64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f66:	0492      	lsls	r2, r2, #18
 8008f68:	d418      	bmi.n	8008f9c <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8008f6a:	681a      	ldr	r2, [r3, #0]
 8008f6c:	0091      	lsls	r1, r2, #2
 8008f6e:	d502      	bpl.n	8008f76 <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8008f70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f72:	0092      	lsls	r2, r2, #2
 8008f74:	d400      	bmi.n	8008f78 <HAL_DAC_IRQHandler+0x20>
}
 8008f76:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8008f78:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8008f7a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8008f7e:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8008f80:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8008f82:	6922      	ldr	r2, [r4, #16]
 8008f84:	f042 0202 	orr.w	r2, r2, #2
 8008f88:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8008f8a:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008f8c:	681a      	ldr	r2, [r3, #0]
 8008f8e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 8008f92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008f96:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8008f98:	f000 b878 	b.w	800908c <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 8008f9c:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8008f9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 8008fa2:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8008fa4:	6902      	ldr	r2, [r0, #16]
 8008fa6:	f042 0201 	orr.w	r2, r2, #1
 8008faa:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8008fac:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008fae:	681a      	ldr	r2, [r3, #0]
 8008fb0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008fb4:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8008fb6:	f7ff ffcd 	bl	8008f54 <HAL_DAC_DMAUnderrunCallbackCh1>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8008fba:	6823      	ldr	r3, [r4, #0]
 8008fbc:	e7d5      	b.n	8008f6a <HAL_DAC_IRQHandler+0x12>
 8008fbe:	bf00      	nop

08008fc0 <HAL_DAC_ConfigChannel>:
{
 8008fc0:	b570      	push	{r4, r5, r6, lr}
 8008fc2:	4604      	mov	r4, r0
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8008fc4:	6808      	ldr	r0, [r1, #0]
{
 8008fc6:	4616      	mov	r6, r2
 8008fc8:	460d      	mov	r5, r1
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8008fca:	f020 0308 	bic.w	r3, r0, #8
 8008fce:	f020 0204 	bic.w	r2, r0, #4
 8008fd2:	2b24      	cmp	r3, #36	; 0x24
 8008fd4:	bf18      	it	ne
 8008fd6:	2a00      	cmpne	r2, #0
 8008fd8:	f020 0210 	bic.w	r2, r0, #16
 8008fdc:	bf14      	ite	ne
 8008fde:	2301      	movne	r3, #1
 8008fe0:	2300      	moveq	r3, #0
 8008fe2:	283c      	cmp	r0, #60	; 0x3c
 8008fe4:	bf0c      	ite	eq
 8008fe6:	2300      	moveq	r3, #0
 8008fe8:	f003 0301 	andne.w	r3, r3, #1
 8008fec:	2a0c      	cmp	r2, #12
 8008fee:	bf0c      	ite	eq
 8008ff0:	2300      	moveq	r3, #0
 8008ff2:	f003 0301 	andne.w	r3, r3, #1
 8008ff6:	b11b      	cbz	r3, 8009000 <HAL_DAC_ConfigChannel+0x40>
 8008ff8:	f020 0020 	bic.w	r0, r0, #32
 8008ffc:	2814      	cmp	r0, #20
 8008ffe:	d137      	bne.n	8009070 <HAL_DAC_ConfigChannel+0xb0>
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
 8009000:	686b      	ldr	r3, [r5, #4]
 8009002:	f033 0302 	bics.w	r3, r3, #2
 8009006:	d12d      	bne.n	8009064 <HAL_DAC_ConfigChannel+0xa4>
  assert_param(IS_DAC_CHANNEL(Channel));
 8009008:	f036 0310 	bics.w	r3, r6, #16
 800900c:	d120      	bne.n	8009050 <HAL_DAC_ConfigChannel+0x90>
  __HAL_LOCK(hdac);
 800900e:	7963      	ldrb	r3, [r4, #5]
 8009010:	2b01      	cmp	r3, #1
 8009012:	d025      	beq.n	8009060 <HAL_DAC_ConfigChannel+0xa0>
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8009014:	f006 0010 	and.w	r0, r6, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 8009018:	2302      	movs	r3, #2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 800901a:	f640 72fe 	movw	r2, #4094	; 0xffe
  tmpreg1 = hdac->Instance->CR;
 800901e:	6821      	ldr	r1, [r4, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8009020:	7123      	strb	r3, [r4, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8009022:	fa02 f600 	lsl.w	r6, r2, r0
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8009026:	e9d5 3200 	ldrd	r3, r2, [r5]
  __HAL_UNLOCK(hdac);
 800902a:	2500      	movs	r5, #0
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800902c:	4313      	orrs	r3, r2
  tmpreg1 = hdac->Instance->CR;
 800902e:	680a      	ldr	r2, [r1, #0]
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009030:	4083      	lsls	r3, r0
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8009032:	ea22 0206 	bic.w	r2, r2, r6
  hdac->State = HAL_DAC_STATE_READY;
 8009036:	2601      	movs	r6, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009038:	4313      	orrs	r3, r2
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800903a:	22c0      	movs	r2, #192	; 0xc0
  hdac->Instance->CR = tmpreg1;
 800903c:	600b      	str	r3, [r1, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800903e:	4082      	lsls	r2, r0
 8009040:	680b      	ldr	r3, [r1, #0]
  return HAL_OK;
 8009042:	4628      	mov	r0, r5
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8009044:	ea23 0302 	bic.w	r3, r3, r2
 8009048:	600b      	str	r3, [r1, #0]
  hdac->State = HAL_DAC_STATE_READY;
 800904a:	7126      	strb	r6, [r4, #4]
  __HAL_UNLOCK(hdac);
 800904c:	7165      	strb	r5, [r4, #5]
}
 800904e:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 8009050:	f240 31a6 	movw	r1, #934	; 0x3a6
 8009054:	4809      	ldr	r0, [pc, #36]	; (800907c <HAL_DAC_ConfigChannel+0xbc>)
 8009056:	f7fb ffc9 	bl	8004fec <assert_failed>
  __HAL_LOCK(hdac);
 800905a:	7963      	ldrb	r3, [r4, #5]
 800905c:	2b01      	cmp	r3, #1
 800905e:	d1d9      	bne.n	8009014 <HAL_DAC_ConfigChannel+0x54>
 8009060:	2002      	movs	r0, #2
}
 8009062:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
 8009064:	f240 31a5 	movw	r1, #933	; 0x3a5
 8009068:	4804      	ldr	r0, [pc, #16]	; (800907c <HAL_DAC_ConfigChannel+0xbc>)
 800906a:	f7fb ffbf 	bl	8004fec <assert_failed>
 800906e:	e7cb      	b.n	8009008 <HAL_DAC_ConfigChannel+0x48>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8009070:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 8009074:	4801      	ldr	r0, [pc, #4]	; (800907c <HAL_DAC_ConfigChannel+0xbc>)
 8009076:	f7fb ffb9 	bl	8004fec <assert_failed>
 800907a:	e7c1      	b.n	8009000 <HAL_DAC_ConfigChannel+0x40>
 800907c:	0802c924 	.word	0x0802c924

08009080 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8009080:	4770      	bx	lr
 8009082:	bf00      	nop

08009084 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 8009084:	4770      	bx	lr
 8009086:	bf00      	nop

08009088 <HAL_DACEx_ErrorCallbackCh2>:
 8009088:	4770      	bx	lr
 800908a:	bf00      	nop

0800908c <HAL_DACEx_DMAUnderrunCallbackCh2>:
 800908c:	4770      	bx	lr
 800908e:	bf00      	nop

08009090 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8009090:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009092:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8009094:	4620      	mov	r0, r4
 8009096:	f7ff fff3 	bl	8009080 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800909a:	2301      	movs	r3, #1
 800909c:	7123      	strb	r3, [r4, #4]
}
 800909e:	bd10      	pop	{r4, pc}

080090a0 <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80090a0:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80090a2:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80090a4:	f7ff ffee 	bl	8009084 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80090a8:	bd08      	pop	{r3, pc}
 80090aa:	bf00      	nop

080090ac <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80090ac:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80090ae:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80090b0:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80090b2:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80090b4:	f043 0304 	orr.w	r3, r3, #4
 80090b8:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80090ba:	f7ff ffe5 	bl	8009088 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80090be:	2301      	movs	r3, #1
 80090c0:	7123      	strb	r3, [r4, #4]
}
 80090c2:	bd10      	pop	{r4, pc}

080090c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80090c4:	b538      	push	{r3, r4, r5, lr}
 80090c6:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 80090c8:	f7ff f892 	bl	80081f0 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80090cc:	2c00      	cmp	r4, #0
 80090ce:	f000 8156 	beq.w	800937e <HAL_DMA_Init+0x2ba>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 80090d2:	6822      	ldr	r2, [r4, #0]
 80090d4:	4605      	mov	r5, r0
 80090d6:	4bad      	ldr	r3, [pc, #692]	; (800938c <HAL_DMA_Init+0x2c8>)
 80090d8:	49ad      	ldr	r1, [pc, #692]	; (8009390 <HAL_DMA_Init+0x2cc>)
 80090da:	429a      	cmp	r2, r3
 80090dc:	bf18      	it	ne
 80090de:	428a      	cmpne	r2, r1
 80090e0:	f101 0118 	add.w	r1, r1, #24
 80090e4:	bf14      	ite	ne
 80090e6:	2301      	movne	r3, #1
 80090e8:	2300      	moveq	r3, #0
 80090ea:	428a      	cmp	r2, r1
 80090ec:	bf0c      	ite	eq
 80090ee:	2300      	moveq	r3, #0
 80090f0:	f003 0301 	andne.w	r3, r3, #1
 80090f4:	3118      	adds	r1, #24
 80090f6:	428a      	cmp	r2, r1
 80090f8:	bf0c      	ite	eq
 80090fa:	2300      	moveq	r3, #0
 80090fc:	f003 0301 	andne.w	r3, r3, #1
 8009100:	3118      	adds	r1, #24
 8009102:	428a      	cmp	r2, r1
 8009104:	bf0c      	ite	eq
 8009106:	2300      	moveq	r3, #0
 8009108:	f003 0301 	andne.w	r3, r3, #1
 800910c:	3118      	adds	r1, #24
 800910e:	428a      	cmp	r2, r1
 8009110:	bf0c      	ite	eq
 8009112:	2300      	moveq	r3, #0
 8009114:	f003 0301 	andne.w	r3, r3, #1
 8009118:	3118      	adds	r1, #24
 800911a:	428a      	cmp	r2, r1
 800911c:	bf0c      	ite	eq
 800911e:	2300      	moveq	r3, #0
 8009120:	f003 0301 	andne.w	r3, r3, #1
 8009124:	3118      	adds	r1, #24
 8009126:	428a      	cmp	r2, r1
 8009128:	bf0c      	ite	eq
 800912a:	2300      	moveq	r3, #0
 800912c:	f003 0301 	andne.w	r3, r3, #1
 8009130:	f501 7156 	add.w	r1, r1, #856	; 0x358
 8009134:	428a      	cmp	r2, r1
 8009136:	bf0c      	ite	eq
 8009138:	2300      	moveq	r3, #0
 800913a:	f003 0301 	andne.w	r3, r3, #1
 800913e:	3118      	adds	r1, #24
 8009140:	428a      	cmp	r2, r1
 8009142:	bf0c      	ite	eq
 8009144:	2300      	moveq	r3, #0
 8009146:	f003 0301 	andne.w	r3, r3, #1
 800914a:	3118      	adds	r1, #24
 800914c:	428a      	cmp	r2, r1
 800914e:	bf0c      	ite	eq
 8009150:	2300      	moveq	r3, #0
 8009152:	f003 0301 	andne.w	r3, r3, #1
 8009156:	3118      	adds	r1, #24
 8009158:	428a      	cmp	r2, r1
 800915a:	bf0c      	ite	eq
 800915c:	2300      	moveq	r3, #0
 800915e:	f003 0301 	andne.w	r3, r3, #1
 8009162:	3118      	adds	r1, #24
 8009164:	428a      	cmp	r2, r1
 8009166:	bf0c      	ite	eq
 8009168:	2300      	moveq	r3, #0
 800916a:	f003 0301 	andne.w	r3, r3, #1
 800916e:	3118      	adds	r1, #24
 8009170:	428a      	cmp	r2, r1
 8009172:	bf0c      	ite	eq
 8009174:	2300      	moveq	r3, #0
 8009176:	f003 0301 	andne.w	r3, r3, #1
 800917a:	3118      	adds	r1, #24
 800917c:	428a      	cmp	r2, r1
 800917e:	bf0c      	ite	eq
 8009180:	2300      	moveq	r3, #0
 8009182:	f003 0301 	andne.w	r3, r3, #1
 8009186:	b11b      	cbz	r3, 8009190 <HAL_DMA_Init+0xcc>
 8009188:	4b82      	ldr	r3, [pc, #520]	; (8009394 <HAL_DMA_Init+0x2d0>)
 800918a:	429a      	cmp	r2, r3
 800918c:	f040 8139 	bne.w	8009402 <HAL_DMA_Init+0x33e>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8009190:	6863      	ldr	r3, [r4, #4]
 8009192:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8009196:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800919a:	bf18      	it	ne
 800919c:	2b00      	cmpne	r3, #0
 800919e:	bf14      	ite	ne
 80091a0:	2201      	movne	r2, #1
 80091a2:	2200      	moveq	r2, #0
 80091a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80091a8:	bf0c      	ite	eq
 80091aa:	2200      	moveq	r2, #0
 80091ac:	f002 0201 	andne.w	r2, r2, #1
 80091b0:	b11a      	cbz	r2, 80091ba <HAL_DMA_Init+0xf6>
 80091b2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80091b6:	f040 8129 	bne.w	800940c <HAL_DMA_Init+0x348>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80091ba:	68a3      	ldr	r3, [r4, #8]
 80091bc:	f033 0240 	bics.w	r2, r3, #64	; 0x40
 80091c0:	d002      	beq.n	80091c8 <HAL_DMA_Init+0x104>
 80091c2:	2b80      	cmp	r3, #128	; 0x80
 80091c4:	f040 80a8 	bne.w	8009318 <HAL_DMA_Init+0x254>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80091c8:	68e3      	ldr	r3, [r4, #12]
 80091ca:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 80091ce:	f040 80ac 	bne.w	800932a <HAL_DMA_Init+0x266>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80091d2:	6923      	ldr	r3, [r4, #16]
 80091d4:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 80091d8:	f040 80b0 	bne.w	800933c <HAL_DMA_Init+0x278>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80091dc:	6963      	ldr	r3, [r4, #20]
 80091de:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 80091e2:	d003      	beq.n	80091ec <HAL_DMA_Init+0x128>
 80091e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80091e8:	f040 8091 	bne.w	800930e <HAL_DMA_Init+0x24a>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80091ec:	69a3      	ldr	r3, [r4, #24]
 80091ee:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 80091f2:	d003      	beq.n	80091fc <HAL_DMA_Init+0x138>
 80091f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80091f8:	f040 8084 	bne.w	8009304 <HAL_DMA_Init+0x240>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80091fc:	69e3      	ldr	r3, [r4, #28]
 80091fe:	f033 0220 	bics.w	r2, r3, #32
 8009202:	d002      	beq.n	800920a <HAL_DMA_Init+0x146>
 8009204:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009208:	d16f      	bne.n	80092ea <HAL_DMA_Init+0x226>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800920a:	6a23      	ldr	r3, [r4, #32]
 800920c:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8009210:	d173      	bne.n	80092fa <HAL_DMA_Init+0x236>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8009212:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009214:	f033 0204 	bics.w	r2, r3, #4
 8009218:	d15f      	bne.n	80092da <HAL_DMA_Init+0x216>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 800921a:	2b00      	cmp	r3, #0
 800921c:	d14d      	bne.n	80092ba <HAL_DMA_Init+0x1f6>
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800921e:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 8009220:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 8009222:	2102      	movs	r1, #2
  __HAL_UNLOCK(hdma);
 8009224:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 8009228:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 800922c:	681a      	ldr	r2, [r3, #0]
 800922e:	f022 0201 	bic.w	r2, r2, #1
 8009232:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009234:	e006      	b.n	8009244 <HAL_DMA_Init+0x180>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009236:	f7fe ffdb 	bl	80081f0 <HAL_GetTick>
 800923a:	1b40      	subs	r0, r0, r5
 800923c:	2805      	cmp	r0, #5
 800923e:	f200 8082 	bhi.w	8009346 <HAL_DMA_Init+0x282>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009242:	6823      	ldr	r3, [r4, #0]
 8009244:	681a      	ldr	r2, [r3, #0]
 8009246:	07d1      	lsls	r1, r2, #31
 8009248:	d4f5      	bmi.n	8009236 <HAL_DMA_Init+0x172>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800924a:	e9d4 2501 	ldrd	r2, r5, [r4, #4]
 800924e:	68e1      	ldr	r1, [r4, #12]
 8009250:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009252:	69a0      	ldr	r0, [r4, #24]
  tmp = hdma->Instance->CR;
 8009254:	681d      	ldr	r5, [r3, #0]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009256:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009258:	6921      	ldr	r1, [r4, #16]
 800925a:	430a      	orrs	r2, r1
 800925c:	6961      	ldr	r1, [r4, #20]
 800925e:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009260:	69e1      	ldr	r1, [r4, #28]
 8009262:	4302      	orrs	r2, r0
 8009264:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8009266:	494c      	ldr	r1, [pc, #304]	; (8009398 <HAL_DMA_Init+0x2d4>)
 8009268:	4029      	ands	r1, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 800926a:	6a25      	ldr	r5, [r4, #32]
 800926c:	432a      	orrs	r2, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800926e:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009270:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009272:	2904      	cmp	r1, #4
 8009274:	d06e      	beq.n	8009354 <HAL_DMA_Init+0x290>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8009276:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8009278:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800927a:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800927e:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8009280:	b2da      	uxtb	r2, r3
  hdma->Instance->FCR = tmp;
 8009282:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8009284:	4945      	ldr	r1, [pc, #276]	; (800939c <HAL_DMA_Init+0x2d8>)
 8009286:	3a10      	subs	r2, #16
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8009288:	4845      	ldr	r0, [pc, #276]	; (80093a0 <HAL_DMA_Init+0x2dc>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800928a:	fba1 5102 	umull	r5, r1, r1, r2
  
  if (stream_number > 3U)
 800928e:	2a5f      	cmp	r2, #95	; 0x5f
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8009290:	4a44      	ldr	r2, [pc, #272]	; (80093a4 <HAL_DMA_Init+0x2e0>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8009292:	ea4f 1111 	mov.w	r1, r1, lsr #4
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8009296:	ea02 0203 	and.w	r2, r2, r3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800929a:	f04f 033f 	mov.w	r3, #63	; 0x3f
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800929e:	5c41      	ldrb	r1, [r0, r1]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80092a0:	f04f 0000 	mov.w	r0, #0
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80092a4:	bf88      	it	hi
 80092a6:	3204      	addhi	r2, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80092a8:	408b      	lsls	r3, r1
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80092aa:	65e1      	str	r1, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80092ac:	65a2      	str	r2, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80092ae:	6093      	str	r3, [r2, #8]
  hdma->State = HAL_DMA_STATE_READY;
 80092b0:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80092b2:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80092b4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80092b8:	bd38      	pop	{r3, r4, r5, pc}
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 80092ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80092bc:	2b03      	cmp	r3, #3
 80092be:	d860      	bhi.n	8009382 <HAL_DMA_Init+0x2be>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 80092c0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80092c2:	f033 73c0 	bics.w	r3, r3, #25165824	; 0x1800000
 80092c6:	d171      	bne.n	80093ac <HAL_DMA_Init+0x2e8>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 80092c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80092ca:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 80092ce:	d0a6      	beq.n	800921e <HAL_DMA_Init+0x15a>
 80092d0:	21c8      	movs	r1, #200	; 0xc8
 80092d2:	4835      	ldr	r0, [pc, #212]	; (80093a8 <HAL_DMA_Init+0x2e4>)
 80092d4:	f7fb fe8a 	bl	8004fec <assert_failed>
 80092d8:	e7a1      	b.n	800921e <HAL_DMA_Init+0x15a>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 80092da:	21c1      	movs	r1, #193	; 0xc1
 80092dc:	4832      	ldr	r0, [pc, #200]	; (80093a8 <HAL_DMA_Init+0x2e4>)
 80092de:	f7fb fe85 	bl	8004fec <assert_failed>
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 80092e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d09a      	beq.n	800921e <HAL_DMA_Init+0x15a>
 80092e8:	e7e7      	b.n	80092ba <HAL_DMA_Init+0x1f6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80092ea:	21bf      	movs	r1, #191	; 0xbf
 80092ec:	482e      	ldr	r0, [pc, #184]	; (80093a8 <HAL_DMA_Init+0x2e4>)
 80092ee:	f7fb fe7d 	bl	8004fec <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80092f2:	6a23      	ldr	r3, [r4, #32]
 80092f4:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 80092f8:	d08b      	beq.n	8009212 <HAL_DMA_Init+0x14e>
 80092fa:	21c0      	movs	r1, #192	; 0xc0
 80092fc:	482a      	ldr	r0, [pc, #168]	; (80093a8 <HAL_DMA_Init+0x2e4>)
 80092fe:	f7fb fe75 	bl	8004fec <assert_failed>
 8009302:	e786      	b.n	8009212 <HAL_DMA_Init+0x14e>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8009304:	21be      	movs	r1, #190	; 0xbe
 8009306:	4828      	ldr	r0, [pc, #160]	; (80093a8 <HAL_DMA_Init+0x2e4>)
 8009308:	f7fb fe70 	bl	8004fec <assert_failed>
 800930c:	e776      	b.n	80091fc <HAL_DMA_Init+0x138>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800930e:	21bd      	movs	r1, #189	; 0xbd
 8009310:	4825      	ldr	r0, [pc, #148]	; (80093a8 <HAL_DMA_Init+0x2e4>)
 8009312:	f7fb fe6b 	bl	8004fec <assert_failed>
 8009316:	e769      	b.n	80091ec <HAL_DMA_Init+0x128>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8009318:	21ba      	movs	r1, #186	; 0xba
 800931a:	4823      	ldr	r0, [pc, #140]	; (80093a8 <HAL_DMA_Init+0x2e4>)
 800931c:	f7fb fe66 	bl	8004fec <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8009320:	68e3      	ldr	r3, [r4, #12]
 8009322:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8009326:	f43f af54 	beq.w	80091d2 <HAL_DMA_Init+0x10e>
 800932a:	21bb      	movs	r1, #187	; 0xbb
 800932c:	481e      	ldr	r0, [pc, #120]	; (80093a8 <HAL_DMA_Init+0x2e4>)
 800932e:	f7fb fe5d 	bl	8004fec <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8009332:	6923      	ldr	r3, [r4, #16]
 8009334:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8009338:	f43f af50 	beq.w	80091dc <HAL_DMA_Init+0x118>
 800933c:	21bc      	movs	r1, #188	; 0xbc
 800933e:	481a      	ldr	r0, [pc, #104]	; (80093a8 <HAL_DMA_Init+0x2e4>)
 8009340:	f7fb fe54 	bl	8004fec <assert_failed>
 8009344:	e74a      	b.n	80091dc <HAL_DMA_Init+0x118>
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8009346:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009348:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 800934a:	4618      	mov	r0, r3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800934c:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800934e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8009352:	bd38      	pop	{r3, r4, r5, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8009354:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	; 0x2c
 8009358:	4329      	orrs	r1, r5
 800935a:	430a      	orrs	r2, r1
  hdma->Instance->CR = tmp;  
 800935c:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 800935e:	6959      	ldr	r1, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 8009360:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8009362:	f021 0107 	bic.w	r1, r1, #7
 8009366:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 8009368:	f041 0104 	orr.w	r1, r1, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800936c:	2d00      	cmp	r5, #0
 800936e:	d087      	beq.n	8009280 <HAL_DMA_Init+0x1bc>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009370:	bb08      	cbnz	r0, 80093b6 <HAL_DMA_Init+0x2f2>
  {
    switch (tmp)
 8009372:	2a01      	cmp	r2, #1
 8009374:	d040      	beq.n	80093f8 <HAL_DMA_Init+0x334>
 8009376:	f032 0202 	bics.w	r2, r2, #2
 800937a:	d181      	bne.n	8009280 <HAL_DMA_Init+0x1bc>
 800937c:	e023      	b.n	80093c6 <HAL_DMA_Init+0x302>
    return HAL_ERROR;
 800937e:	2001      	movs	r0, #1
}
 8009380:	bd38      	pop	{r3, r4, r5, pc}
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8009382:	21c6      	movs	r1, #198	; 0xc6
 8009384:	4808      	ldr	r0, [pc, #32]	; (80093a8 <HAL_DMA_Init+0x2e4>)
 8009386:	f7fb fe31 	bl	8004fec <assert_failed>
 800938a:	e799      	b.n	80092c0 <HAL_DMA_Init+0x1fc>
 800938c:	40026010 	.word	0x40026010
 8009390:	40026028 	.word	0x40026028
 8009394:	400264b8 	.word	0x400264b8
 8009398:	e010803f 	.word	0xe010803f
 800939c:	aaaaaaab 	.word	0xaaaaaaab
 80093a0:	0802c994 	.word	0x0802c994
 80093a4:	fffffc00 	.word	0xfffffc00
 80093a8:	0802c95c 	.word	0x0802c95c
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 80093ac:	21c7      	movs	r1, #199	; 0xc7
 80093ae:	481a      	ldr	r0, [pc, #104]	; (8009418 <HAL_DMA_Init+0x354>)
 80093b0:	f7fb fe1c 	bl	8004fec <assert_failed>
 80093b4:	e788      	b.n	80092c8 <HAL_DMA_Init+0x204>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80093b6:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80093ba:	d00e      	beq.n	80093da <HAL_DMA_Init+0x316>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80093bc:	2a02      	cmp	r2, #2
 80093be:	d905      	bls.n	80093cc <HAL_DMA_Init+0x308>
 80093c0:	2a03      	cmp	r2, #3
 80093c2:	f47f af5d 	bne.w	8009280 <HAL_DMA_Init+0x1bc>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80093c6:	01ea      	lsls	r2, r5, #7
 80093c8:	f57f af5a 	bpl.w	8009280 <HAL_DMA_Init+0x1bc>
        hdma->State = HAL_DMA_STATE_READY;
 80093cc:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80093ce:	2240      	movs	r2, #64	; 0x40
        return HAL_ERROR; 
 80093d0:	4618      	mov	r0, r3
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80093d2:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80093d4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80093d8:	bd38      	pop	{r3, r4, r5, pc}
    switch (tmp)
 80093da:	2a03      	cmp	r2, #3
 80093dc:	f63f af50 	bhi.w	8009280 <HAL_DMA_Init+0x1bc>
 80093e0:	a001      	add	r0, pc, #4	; (adr r0, 80093e8 <HAL_DMA_Init+0x324>)
 80093e2:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 80093e6:	bf00      	nop
 80093e8:	080093cd 	.word	0x080093cd
 80093ec:	080093c7 	.word	0x080093c7
 80093f0:	080093cd 	.word	0x080093cd
 80093f4:	080093f9 	.word	0x080093f9
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80093f8:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80093fc:	f47f af40 	bne.w	8009280 <HAL_DMA_Init+0x1bc>
 8009400:	e7e4      	b.n	80093cc <HAL_DMA_Init+0x308>
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8009402:	21b8      	movs	r1, #184	; 0xb8
 8009404:	4804      	ldr	r0, [pc, #16]	; (8009418 <HAL_DMA_Init+0x354>)
 8009406:	f7fb fdf1 	bl	8004fec <assert_failed>
 800940a:	e6c1      	b.n	8009190 <HAL_DMA_Init+0xcc>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 800940c:	21b9      	movs	r1, #185	; 0xb9
 800940e:	4802      	ldr	r0, [pc, #8]	; (8009418 <HAL_DMA_Init+0x354>)
 8009410:	f7fb fdec 	bl	8004fec <assert_failed>
 8009414:	e6d1      	b.n	80091ba <HAL_DMA_Init+0xf6>
 8009416:	bf00      	nop
 8009418:	0802c95c 	.word	0x0802c95c

0800941c <HAL_DMA_DeInit>:
  if(hdma == NULL)
 800941c:	2800      	cmp	r0, #0
 800941e:	f000 8097 	beq.w	8009550 <HAL_DMA_DeInit+0x134>
{
 8009422:	b510      	push	{r4, lr}
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8009424:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8009428:	4604      	mov	r4, r0
 800942a:	2b02      	cmp	r3, #2
 800942c:	b2d8      	uxtb	r0, r3
 800942e:	f000 808e 	beq.w	800954e <HAL_DMA_DeInit+0x132>
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8009432:	6822      	ldr	r2, [r4, #0]
 8009434:	4b4b      	ldr	r3, [pc, #300]	; (8009564 <HAL_DMA_DeInit+0x148>)
 8009436:	484c      	ldr	r0, [pc, #304]	; (8009568 <HAL_DMA_DeInit+0x14c>)
 8009438:	494c      	ldr	r1, [pc, #304]	; (800956c <HAL_DMA_DeInit+0x150>)
 800943a:	429a      	cmp	r2, r3
 800943c:	bf18      	it	ne
 800943e:	4282      	cmpne	r2, r0
 8009440:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8009444:	bf14      	ite	ne
 8009446:	2301      	movne	r3, #1
 8009448:	2300      	moveq	r3, #0
 800944a:	428a      	cmp	r2, r1
 800944c:	bf0c      	ite	eq
 800944e:	2300      	moveq	r3, #0
 8009450:	f003 0301 	andne.w	r3, r3, #1
 8009454:	3130      	adds	r1, #48	; 0x30
 8009456:	4282      	cmp	r2, r0
 8009458:	bf0c      	ite	eq
 800945a:	2300      	moveq	r3, #0
 800945c:	f003 0301 	andne.w	r3, r3, #1
 8009460:	3030      	adds	r0, #48	; 0x30
 8009462:	428a      	cmp	r2, r1
 8009464:	bf0c      	ite	eq
 8009466:	2300      	moveq	r3, #0
 8009468:	f003 0301 	andne.w	r3, r3, #1
 800946c:	3130      	adds	r1, #48	; 0x30
 800946e:	4282      	cmp	r2, r0
 8009470:	bf0c      	ite	eq
 8009472:	2300      	moveq	r3, #0
 8009474:	f003 0301 	andne.w	r3, r3, #1
 8009478:	3030      	adds	r0, #48	; 0x30
 800947a:	428a      	cmp	r2, r1
 800947c:	bf0c      	ite	eq
 800947e:	2300      	moveq	r3, #0
 8009480:	f003 0301 	andne.w	r3, r3, #1
 8009484:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8009488:	4282      	cmp	r2, r0
 800948a:	bf0c      	ite	eq
 800948c:	2300      	moveq	r3, #0
 800948e:	f003 0301 	andne.w	r3, r3, #1
 8009492:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8009496:	428a      	cmp	r2, r1
 8009498:	bf0c      	ite	eq
 800949a:	2300      	moveq	r3, #0
 800949c:	f003 0301 	andne.w	r3, r3, #1
 80094a0:	3130      	adds	r1, #48	; 0x30
 80094a2:	4282      	cmp	r2, r0
 80094a4:	bf0c      	ite	eq
 80094a6:	2300      	moveq	r3, #0
 80094a8:	f003 0301 	andne.w	r3, r3, #1
 80094ac:	3030      	adds	r0, #48	; 0x30
 80094ae:	428a      	cmp	r2, r1
 80094b0:	bf0c      	ite	eq
 80094b2:	2300      	moveq	r3, #0
 80094b4:	f003 0301 	andne.w	r3, r3, #1
 80094b8:	3130      	adds	r1, #48	; 0x30
 80094ba:	4282      	cmp	r2, r0
 80094bc:	bf0c      	ite	eq
 80094be:	2300      	moveq	r3, #0
 80094c0:	f003 0301 	andne.w	r3, r3, #1
 80094c4:	3030      	adds	r0, #48	; 0x30
 80094c6:	428a      	cmp	r2, r1
 80094c8:	bf0c      	ite	eq
 80094ca:	2300      	moveq	r3, #0
 80094cc:	f003 0301 	andne.w	r3, r3, #1
 80094d0:	3130      	adds	r1, #48	; 0x30
 80094d2:	4282      	cmp	r2, r0
 80094d4:	bf0c      	ite	eq
 80094d6:	2300      	moveq	r3, #0
 80094d8:	f003 0301 	andne.w	r3, r3, #1
 80094dc:	428a      	cmp	r2, r1
 80094de:	bf0c      	ite	eq
 80094e0:	2300      	moveq	r3, #0
 80094e2:	f003 0301 	andne.w	r3, r3, #1
 80094e6:	b113      	cbz	r3, 80094ee <HAL_DMA_DeInit+0xd2>
 80094e8:	4b21      	ldr	r3, [pc, #132]	; (8009570 <HAL_DMA_DeInit+0x154>)
 80094ea:	429a      	cmp	r2, r3
 80094ec:	d132      	bne.n	8009554 <HAL_DMA_DeInit+0x138>
  __HAL_DMA_DISABLE(hdma);
 80094ee:	6810      	ldr	r0, [r2, #0]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80094f0:	b2d3      	uxtb	r3, r2
 80094f2:	4920      	ldr	r1, [pc, #128]	; (8009574 <HAL_DMA_DeInit+0x158>)
  __HAL_DMA_DISABLE(hdma);
 80094f4:	f020 0001 	bic.w	r0, r0, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80094f8:	3b10      	subs	r3, #16
  __HAL_DMA_DISABLE(hdma);
 80094fa:	6010      	str	r0, [r2, #0]
  hdma->Instance->CR   = 0U;
 80094fc:	2000      	movs	r0, #0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80094fe:	fba1 c103 	umull	ip, r1, r1, r3
  if (stream_number > 3U)
 8009502:	2b5f      	cmp	r3, #95	; 0x5f
  hdma->Instance->CR   = 0U;
 8009504:	6010      	str	r0, [r2, #0]
  hdma->XferCpltCallback = NULL;
 8009506:	f04f 0300 	mov.w	r3, #0
  hdma->Instance->NDTR = 0U;
 800950a:	6050      	str	r0, [r2, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800950c:	ea4f 1111 	mov.w	r1, r1, lsr #4
  hdma->Instance->PAR  = 0U;
 8009510:	6090      	str	r0, [r2, #8]
  hdma->Instance->M0AR = 0U;
 8009512:	60d0      	str	r0, [r2, #12]
  hdma->Instance->M1AR = 0U;
 8009514:	6110      	str	r0, [r2, #16]
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8009516:	f04f 0021 	mov.w	r0, #33	; 0x21
 800951a:	6150      	str	r0, [r2, #20]
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800951c:	4816      	ldr	r0, [pc, #88]	; (8009578 <HAL_DMA_DeInit+0x15c>)
 800951e:	5c40      	ldrb	r0, [r0, r1]
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8009520:	4916      	ldr	r1, [pc, #88]	; (800957c <HAL_DMA_DeInit+0x160>)
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8009522:	65e0      	str	r0, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8009524:	ea01 0102 	and.w	r1, r1, r2
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009528:	f04f 023f 	mov.w	r2, #63	; 0x3f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800952c:	bf88      	it	hi
 800952e:	3104      	addhi	r1, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009530:	4082      	lsls	r2, r0
  return HAL_OK;
 8009532:	4618      	mov	r0, r3
 8009534:	65a1      	str	r1, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009536:	608a      	str	r2, [r1, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009538:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hdma);
 800953a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
 800953e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  hdma->XferHalfCpltCallback = NULL;
 8009542:	e9c4 330f 	strd	r3, r3, [r4, #60]	; 0x3c
  hdma->XferM1HalfCpltCallback = NULL;
 8009546:	e9c4 3311 	strd	r3, r3, [r4, #68]	; 0x44
  hdma->XferAbortCallback = NULL;  
 800954a:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
}
 800954e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8009550:	2001      	movs	r0, #1
}
 8009552:	4770      	bx	lr
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8009554:	f240 1149 	movw	r1, #329	; 0x149
 8009558:	4809      	ldr	r0, [pc, #36]	; (8009580 <HAL_DMA_DeInit+0x164>)
 800955a:	f7fb fd47 	bl	8004fec <assert_failed>
  __HAL_DMA_DISABLE(hdma);
 800955e:	6822      	ldr	r2, [r4, #0]
 8009560:	e7c5      	b.n	80094ee <HAL_DMA_DeInit+0xd2>
 8009562:	bf00      	nop
 8009564:	40026010 	.word	0x40026010
 8009568:	40026028 	.word	0x40026028
 800956c:	40026040 	.word	0x40026040
 8009570:	400264b8 	.word	0x400264b8
 8009574:	aaaaaaab 	.word	0xaaaaaaab
 8009578:	0802c994 	.word	0x0802c994
 800957c:	fffffc00 	.word	0xfffffc00
 8009580:	0802c95c 	.word	0x0802c95c

08009584 <HAL_DMA_Start_IT>:
{
 8009584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009588:	461e      	mov	r6, r3
 800958a:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800958c:	f8d0 9058 	ldr.w	r9, [r0, #88]	; 0x58
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8009590:	1e58      	subs	r0, r3, #1
 8009592:	f64f 73fe 	movw	r3, #65534	; 0xfffe
{
 8009596:	4688      	mov	r8, r1
 8009598:	4617      	mov	r7, r2
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800959a:	4298      	cmp	r0, r3
 800959c:	d83b      	bhi.n	8009616 <HAL_DMA_Start_IT+0x92>
  __HAL_LOCK(hdma);
 800959e:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 80095a2:	2b01      	cmp	r3, #1
 80095a4:	d040      	beq.n	8009628 <HAL_DMA_Start_IT+0xa4>
 80095a6:	2301      	movs	r3, #1
 80095a8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80095ac:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80095b0:	2b01      	cmp	r3, #1
 80095b2:	d005      	beq.n	80095c0 <HAL_DMA_Start_IT+0x3c>
    __HAL_UNLOCK(hdma);	  
 80095b4:	2300      	movs	r3, #0
    status = HAL_BUSY;
 80095b6:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);	  
 80095b8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 80095bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80095c0:	2302      	movs	r3, #2
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80095c2:	6825      	ldr	r5, [r4, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 80095c4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80095c8:	2300      	movs	r3, #0
 80095ca:	6563      	str	r3, [r4, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80095cc:	682b      	ldr	r3, [r5, #0]
 80095ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80095d2:	602b      	str	r3, [r5, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80095d4:	68a3      	ldr	r3, [r4, #8]
  hdma->Instance->NDTR = DataLength;
 80095d6:	606e      	str	r6, [r5, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80095d8:	2b40      	cmp	r3, #64	; 0x40
 80095da:	d028      	beq.n	800962e <HAL_DMA_Start_IT+0xaa>
    hdma->Instance->PAR = SrcAddress;
 80095dc:	f8c5 8008 	str.w	r8, [r5, #8]
    hdma->Instance->M0AR = DstAddress;
 80095e0:	60ef      	str	r7, [r5, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80095e2:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80095e4:	233f      	movs	r3, #63	; 0x3f
    if(hdma->XferHalfCpltCallback != NULL)
 80095e6:	6c22      	ldr	r2, [r4, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80095e8:	408b      	lsls	r3, r1
 80095ea:	f8c9 3008 	str.w	r3, [r9, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80095ee:	682b      	ldr	r3, [r5, #0]
 80095f0:	f043 0316 	orr.w	r3, r3, #22
 80095f4:	602b      	str	r3, [r5, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80095f6:	696b      	ldr	r3, [r5, #20]
 80095f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095fc:	616b      	str	r3, [r5, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 80095fe:	b11a      	cbz	r2, 8009608 <HAL_DMA_Start_IT+0x84>
      hdma->Instance->CR  |= DMA_IT_HT;
 8009600:	682b      	ldr	r3, [r5, #0]
 8009602:	f043 0308 	orr.w	r3, r3, #8
 8009606:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 8009608:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800960a:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800960c:	f043 0301 	orr.w	r3, r3, #1
 8009610:	602b      	str	r3, [r5, #0]
}
 8009612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8009616:	f240 11cd 	movw	r1, #461	; 0x1cd
 800961a:	4807      	ldr	r0, [pc, #28]	; (8009638 <HAL_DMA_Start_IT+0xb4>)
 800961c:	f7fb fce6 	bl	8004fec <assert_failed>
  __HAL_LOCK(hdma);
 8009620:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8009624:	2b01      	cmp	r3, #1
 8009626:	d1be      	bne.n	80095a6 <HAL_DMA_Start_IT+0x22>
 8009628:	2002      	movs	r0, #2
}
 800962a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hdma->Instance->PAR = DstAddress;
 800962e:	60af      	str	r7, [r5, #8]
    hdma->Instance->M0AR = SrcAddress;
 8009630:	f8c5 800c 	str.w	r8, [r5, #12]
 8009634:	e7d5      	b.n	80095e2 <HAL_DMA_Start_IT+0x5e>
 8009636:	bf00      	nop
 8009638:	0802c95c 	.word	0x0802c95c

0800963c <HAL_DMA_Abort>:
{
 800963c:	b570      	push	{r4, r5, r6, lr}
 800963e:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009640:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 8009642:	f7fe fdd5 	bl	80081f0 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009646:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800964a:	2b02      	cmp	r3, #2
 800964c:	d006      	beq.n	800965c <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800964e:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 8009650:	2300      	movs	r3, #0
    return HAL_ERROR;
 8009652:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009654:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8009656:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 800965a:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800965c:	6823      	ldr	r3, [r4, #0]
 800965e:	4605      	mov	r5, r0
 8009660:	681a      	ldr	r2, [r3, #0]
 8009662:	f022 0216 	bic.w	r2, r2, #22
 8009666:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8009668:	695a      	ldr	r2, [r3, #20]
 800966a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800966e:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009670:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8009672:	b33a      	cbz	r2, 80096c4 <HAL_DMA_Abort+0x88>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009674:	681a      	ldr	r2, [r3, #0]
 8009676:	f022 0208 	bic.w	r2, r2, #8
 800967a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800967c:	681a      	ldr	r2, [r3, #0]
 800967e:	f022 0201 	bic.w	r2, r2, #1
 8009682:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009684:	e005      	b.n	8009692 <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009686:	f7fe fdb3 	bl	80081f0 <HAL_GetTick>
 800968a:	1b43      	subs	r3, r0, r5
 800968c:	2b05      	cmp	r3, #5
 800968e:	d80f      	bhi.n	80096b0 <HAL_DMA_Abort+0x74>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009690:	6823      	ldr	r3, [r4, #0]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f013 0301 	ands.w	r3, r3, #1
 8009698:	d1f5      	bne.n	8009686 <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800969a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800969c:	223f      	movs	r2, #63	; 0x3f
  return HAL_OK;
 800969e:	4618      	mov	r0, r3
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80096a0:	408a      	lsls	r2, r1
    hdma->State = HAL_DMA_STATE_READY;
 80096a2:	2101      	movs	r1, #1
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80096a4:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 80096a6:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 80096aa:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 80096ae:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80096b0:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80096b2:	2120      	movs	r1, #32
        __HAL_UNLOCK(hdma);
 80096b4:	2200      	movs	r2, #0
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80096b6:	6561      	str	r1, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 80096b8:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80096ba:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 80096be:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
}
 80096c2:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80096c4:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80096c6:	2a00      	cmp	r2, #0
 80096c8:	d1d4      	bne.n	8009674 <HAL_DMA_Abort+0x38>
 80096ca:	e7d7      	b.n	800967c <HAL_DMA_Abort+0x40>

080096cc <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80096cc:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
{
 80096d0:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80096d2:	2a02      	cmp	r2, #2
 80096d4:	d003      	beq.n	80096de <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80096d6:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 80096d8:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80096da:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80096dc:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 80096de:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80096e0:	2105      	movs	r1, #5
  return HAL_OK;
 80096e2:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_ABORT;
 80096e4:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80096e8:	6813      	ldr	r3, [r2, #0]
 80096ea:	f023 0301 	bic.w	r3, r3, #1
 80096ee:	6013      	str	r3, [r2, #0]
}
 80096f0:	4770      	bx	lr
 80096f2:	bf00      	nop

080096f4 <HAL_DMA_IRQHandler>:
{
 80096f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0;
 80096f8:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600;
 80096fa:	4b74      	ldr	r3, [pc, #464]	; (80098cc <HAL_DMA_IRQHandler+0x1d8>)
{
 80096fc:	b082      	sub	sp, #8
 80096fe:	4680      	mov	r8, r0
  uint32_t timeout = SystemCoreClock / 9600;
 8009700:	681d      	ldr	r5, [r3, #0]
  __IO uint32_t count = 0;
 8009702:	9201      	str	r2, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8009704:	2208      	movs	r2, #8
 8009706:	e9d0 6316 	ldrd	r6, r3, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 800970a:	6834      	ldr	r4, [r6, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800970c:	409a      	lsls	r2, r3
 800970e:	4222      	tst	r2, r4
 8009710:	d004      	beq.n	800971c <HAL_DMA_IRQHandler+0x28>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8009712:	6801      	ldr	r1, [r0, #0]
 8009714:	680f      	ldr	r7, [r1, #0]
 8009716:	0778      	lsls	r0, r7, #29
 8009718:	f100 80ab 	bmi.w	8009872 <HAL_DMA_IRQHandler+0x17e>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800971c:	2201      	movs	r2, #1
 800971e:	409a      	lsls	r2, r3
 8009720:	4222      	tst	r2, r4
 8009722:	d005      	beq.n	8009730 <HAL_DMA_IRQHandler+0x3c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8009724:	f8d8 1000 	ldr.w	r1, [r8]
 8009728:	6949      	ldr	r1, [r1, #20]
 800972a:	0609      	lsls	r1, r1, #24
 800972c:	f100 8099 	bmi.w	8009862 <HAL_DMA_IRQHandler+0x16e>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8009730:	2204      	movs	r2, #4
 8009732:	409a      	lsls	r2, r3
 8009734:	4222      	tst	r2, r4
 8009736:	d005      	beq.n	8009744 <HAL_DMA_IRQHandler+0x50>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8009738:	f8d8 1000 	ldr.w	r1, [r8]
 800973c:	6809      	ldr	r1, [r1, #0]
 800973e:	078f      	lsls	r7, r1, #30
 8009740:	f100 8087 	bmi.w	8009852 <HAL_DMA_IRQHandler+0x15e>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8009744:	2210      	movs	r2, #16
 8009746:	409a      	lsls	r2, r3
 8009748:	4222      	tst	r2, r4
 800974a:	d004      	beq.n	8009756 <HAL_DMA_IRQHandler+0x62>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800974c:	f8d8 1000 	ldr.w	r1, [r8]
 8009750:	680f      	ldr	r7, [r1, #0]
 8009752:	0738      	lsls	r0, r7, #28
 8009754:	d468      	bmi.n	8009828 <HAL_DMA_IRQHandler+0x134>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8009756:	2220      	movs	r2, #32
 8009758:	409a      	lsls	r2, r3
 800975a:	4222      	tst	r2, r4
 800975c:	d017      	beq.n	800978e <HAL_DMA_IRQHandler+0x9a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800975e:	f8d8 1000 	ldr.w	r1, [r8]
 8009762:	680c      	ldr	r4, [r1, #0]
 8009764:	06e0      	lsls	r0, r4, #27
 8009766:	d512      	bpl.n	800978e <HAL_DMA_IRQHandler+0x9a>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8009768:	60b2      	str	r2, [r6, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800976a:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
 800976e:	2a05      	cmp	r2, #5
 8009770:	d039      	beq.n	80097e6 <HAL_DMA_IRQHandler+0xf2>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009772:	680b      	ldr	r3, [r1, #0]
 8009774:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009778:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800977a:	f000 808d 	beq.w	8009898 <HAL_DMA_IRQHandler+0x1a4>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800977e:	0319      	lsls	r1, r3, #12
 8009780:	f140 8098 	bpl.w	80098b4 <HAL_DMA_IRQHandler+0x1c0>
        if(hdma->XferCpltCallback != NULL)
 8009784:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
 8009788:	b10b      	cbz	r3, 800978e <HAL_DMA_IRQHandler+0x9a>
          hdma->XferCpltCallback(hdma);
 800978a:	4640      	mov	r0, r8
 800978c:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800978e:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8009792:	2b00      	cmp	r3, #0
 8009794:	d045      	beq.n	8009822 <HAL_DMA_IRQHandler+0x12e>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8009796:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 800979a:	07da      	lsls	r2, r3, #31
 800979c:	d51b      	bpl.n	80097d6 <HAL_DMA_IRQHandler+0xe2>
      __HAL_DMA_DISABLE(hdma);
 800979e:	f8d8 2000 	ldr.w	r2, [r8]
      hdma->State = HAL_DMA_STATE_ABORT;
 80097a2:	2305      	movs	r3, #5
  uint32_t timeout = SystemCoreClock / 9600;
 80097a4:	494a      	ldr	r1, [pc, #296]	; (80098d0 <HAL_DMA_IRQHandler+0x1dc>)
      hdma->State = HAL_DMA_STATE_ABORT;
 80097a6:	f888 3035 	strb.w	r3, [r8, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80097aa:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600;
 80097ac:	fba1 1505 	umull	r1, r5, r1, r5
      __HAL_DMA_DISABLE(hdma);
 80097b0:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600;
 80097b4:	0aad      	lsrs	r5, r5, #10
      __HAL_DMA_DISABLE(hdma);
 80097b6:	6013      	str	r3, [r2, #0]
 80097b8:	e002      	b.n	80097c0 <HAL_DMA_IRQHandler+0xcc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80097ba:	6813      	ldr	r3, [r2, #0]
 80097bc:	07db      	lsls	r3, r3, #31
 80097be:	d504      	bpl.n	80097ca <HAL_DMA_IRQHandler+0xd6>
        if (++count > timeout)
 80097c0:	9b01      	ldr	r3, [sp, #4]
 80097c2:	3301      	adds	r3, #1
 80097c4:	42ab      	cmp	r3, r5
 80097c6:	9301      	str	r3, [sp, #4]
 80097c8:	d9f7      	bls.n	80097ba <HAL_DMA_IRQHandler+0xc6>
      hdma->State = HAL_DMA_STATE_READY;
 80097ca:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 80097cc:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 80097ce:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 80097d2:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 80097d6:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 80097da:	b313      	cbz	r3, 8009822 <HAL_DMA_IRQHandler+0x12e>
      hdma->XferErrorCallback(hdma);
 80097dc:	4640      	mov	r0, r8
}
 80097de:	b002      	add	sp, #8
 80097e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      hdma->XferErrorCallback(hdma);
 80097e4:	4718      	bx	r3
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80097e6:	680a      	ldr	r2, [r1, #0]
 80097e8:	f022 0216 	bic.w	r2, r2, #22
 80097ec:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80097ee:	694a      	ldr	r2, [r1, #20]
 80097f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80097f4:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80097f6:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 80097fa:	2a00      	cmp	r2, #0
 80097fc:	d060      	beq.n	80098c0 <HAL_DMA_IRQHandler+0x1cc>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80097fe:	680a      	ldr	r2, [r1, #0]
 8009800:	f022 0208 	bic.w	r2, r2, #8
 8009804:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009806:	223f      	movs	r2, #63	; 0x3f
        hdma->State = HAL_DMA_STATE_READY;
 8009808:	2101      	movs	r1, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800980a:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 800980e:	2200      	movs	r2, #0
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009810:	60b3      	str	r3, [r6, #8]
        if(hdma->XferAbortCallback != NULL)
 8009812:	f8d8 3050 	ldr.w	r3, [r8, #80]	; 0x50
        hdma->State = HAL_DMA_STATE_READY;
 8009816:	f888 1035 	strb.w	r1, [r8, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 800981a:	f888 2034 	strb.w	r2, [r8, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 800981e:	2b00      	cmp	r3, #0
 8009820:	d1dc      	bne.n	80097dc <HAL_DMA_IRQHandler+0xe8>
}
 8009822:	b002      	add	sp, #8
 8009824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8009828:	60b2      	str	r2, [r6, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800982a:	680a      	ldr	r2, [r1, #0]
 800982c:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009830:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009832:	d12a      	bne.n	800988a <HAL_DMA_IRQHandler+0x196>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009834:	05d7      	lsls	r7, r2, #23
 8009836:	d403      	bmi.n	8009840 <HAL_DMA_IRQHandler+0x14c>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009838:	680a      	ldr	r2, [r1, #0]
 800983a:	f022 0208 	bic.w	r2, r2, #8
 800983e:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8009840:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 8009844:	2a00      	cmp	r2, #0
 8009846:	d086      	beq.n	8009756 <HAL_DMA_IRQHandler+0x62>
          hdma->XferHalfCpltCallback(hdma);
 8009848:	4640      	mov	r0, r8
 800984a:	4790      	blx	r2
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800984c:	f8d8 305c 	ldr.w	r3, [r8, #92]	; 0x5c
 8009850:	e781      	b.n	8009756 <HAL_DMA_IRQHandler+0x62>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8009852:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009854:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8009858:	f042 0204 	orr.w	r2, r2, #4
 800985c:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8009860:	e770      	b.n	8009744 <HAL_DMA_IRQHandler+0x50>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8009862:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8009864:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8009868:	f042 0202 	orr.w	r2, r2, #2
 800986c:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8009870:	e75e      	b.n	8009730 <HAL_DMA_IRQHandler+0x3c>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8009872:	680f      	ldr	r7, [r1, #0]
 8009874:	f027 0704 	bic.w	r7, r7, #4
 8009878:	600f      	str	r7, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800987a:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800987c:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8009880:	f042 0201 	orr.w	r2, r2, #1
 8009884:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8009888:	e748      	b.n	800971c <HAL_DMA_IRQHandler+0x28>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800988a:	0312      	lsls	r2, r2, #12
 800988c:	d5d8      	bpl.n	8009840 <HAL_DMA_IRQHandler+0x14c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800988e:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 8009892:	2a00      	cmp	r2, #0
 8009894:	d1d8      	bne.n	8009848 <HAL_DMA_IRQHandler+0x154>
 8009896:	e75e      	b.n	8009756 <HAL_DMA_IRQHandler+0x62>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009898:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800989c:	f47f af72 	bne.w	8009784 <HAL_DMA_IRQHandler+0x90>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80098a0:	680a      	ldr	r2, [r1, #0]
 80098a2:	f022 0210 	bic.w	r2, r2, #16
 80098a6:	600a      	str	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80098a8:	2201      	movs	r2, #1
          __HAL_UNLOCK(hdma);
 80098aa:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80098ae:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 80098b2:	e767      	b.n	8009784 <HAL_DMA_IRQHandler+0x90>
          if(hdma->XferM1CpltCallback != NULL)
 80098b4:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	f47f af66 	bne.w	800978a <HAL_DMA_IRQHandler+0x96>
 80098be:	e766      	b.n	800978e <HAL_DMA_IRQHandler+0x9a>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80098c0:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 80098c4:	2a00      	cmp	r2, #0
 80098c6:	d19a      	bne.n	80097fe <HAL_DMA_IRQHandler+0x10a>
 80098c8:	e79d      	b.n	8009806 <HAL_DMA_IRQHandler+0x112>
 80098ca:	bf00      	nop
 80098cc:	20000284 	.word	0x20000284
 80098d0:	1b4e81b5 	.word	0x1b4e81b5

080098d4 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 80098d4:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 80098d6:	4770      	bx	lr

080098d8 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 80098d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098dc:	9f08      	ldr	r7, [sp, #32]
 80098de:	4604      	mov	r4, r0
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80098e0:	f64f 70fe 	movw	r0, #65534	; 0xfffe
{
 80098e4:	4688      	mov	r8, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80098e6:	1e7d      	subs	r5, r7, #1
{
 80098e8:	4691      	mov	r9, r2
 80098ea:	461e      	mov	r6, r3
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80098ec:	4285      	cmp	r5, r0
 80098ee:	d85f      	bhi.n	80099b0 <HAL_DMAEx_MultiBufferStart_IT+0xd8>
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80098f0:	68a0      	ldr	r0, [r4, #8]
 80098f2:	2880      	cmp	r0, #128	; 0x80
 80098f4:	d063      	beq.n	80099be <HAL_DMAEx_MultiBufferStart_IT+0xe6>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
    return HAL_ERROR;
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80098f6:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 80098fa:	2b01      	cmp	r3, #1
 80098fc:	f000 8090 	beq.w	8009a20 <HAL_DMAEx_MultiBufferStart_IT+0x148>
 8009900:	2301      	movs	r3, #1
 8009902:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8009906:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800990a:	2b01      	cmp	r3, #1
 800990c:	d005      	beq.n	800991a <HAL_DMAEx_MultiBufferStart_IT+0x42>
    __HAL_DMA_ENABLE(hdma); 
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800990e:	2300      	movs	r3, #0
    
    /* Return error status */
    status = HAL_BUSY;
 8009910:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);	  
 8009912:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  }  
  return status; 
}
 8009916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800991a:	2302      	movs	r3, #2
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 800991c:	6825      	ldr	r5, [r4, #0]
{
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800991e:	2840      	cmp	r0, #64	; 0x40
    hdma->State = HAL_DMA_STATE_BUSY;
 8009920:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009924:	f04f 0300 	mov.w	r3, #0
 8009928:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 800992a:	682b      	ldr	r3, [r5, #0]
 800992c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009930:	602b      	str	r3, [r5, #0]
    hdma->Instance->M1AR = SecondMemAddress;
 8009932:	612e      	str	r6, [r5, #16]
  hdma->Instance->NDTR = DataLength;
 8009934:	606f      	str	r7, [r5, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009936:	d06a      	beq.n	8009a0e <HAL_DMAEx_MultiBufferStart_IT+0x136>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8009938:	f8c5 8008 	str.w	r8, [r5, #8]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 800993c:	f8c5 900c 	str.w	r9, [r5, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009940:	4b93      	ldr	r3, [pc, #588]	; (8009b90 <HAL_DMAEx_MultiBufferStart_IT+0x2b8>)
 8009942:	429d      	cmp	r5, r3
 8009944:	d941      	bls.n	80099ca <HAL_DMAEx_MultiBufferStart_IT+0xf2>
 8009946:	3b48      	subs	r3, #72	; 0x48
 8009948:	4992      	ldr	r1, [pc, #584]	; (8009b94 <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 800994a:	4a93      	ldr	r2, [pc, #588]	; (8009b98 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 800994c:	429d      	cmp	r5, r3
 800994e:	bf18      	it	ne
 8009950:	428d      	cmpne	r5, r1
 8009952:	bf14      	ite	ne
 8009954:	2301      	movne	r3, #1
 8009956:	2300      	moveq	r3, #0
 8009958:	4295      	cmp	r5, r2
 800995a:	bf0c      	ite	eq
 800995c:	2300      	moveq	r3, #0
 800995e:	f003 0301 	andne.w	r3, r3, #1
 8009962:	b11b      	cbz	r3, 800996c <HAL_DMAEx_MultiBufferStart_IT+0x94>
 8009964:	4b8d      	ldr	r3, [pc, #564]	; (8009b9c <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8009966:	429d      	cmp	r5, r3
 8009968:	f040 812e 	bne.w	8009bc8 <HAL_DMAEx_MultiBufferStart_IT+0x2f0>
 800996c:	4b8c      	ldr	r3, [pc, #560]	; (8009ba0 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 800996e:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009970:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009972:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009974:	2108      	movs	r1, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009976:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009978:	2204      	movs	r2, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800997a:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800997c:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800997e:	2201      	movs	r2, #1
 8009980:	4b87      	ldr	r3, [pc, #540]	; (8009ba0 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 8009982:	60da      	str	r2, [r3, #12]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8009984:	682b      	ldr	r3, [r5, #0]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009986:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8009988:	f043 0316 	orr.w	r3, r3, #22
 800998c:	602b      	str	r3, [r5, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800998e:	696b      	ldr	r3, [r5, #20]
 8009990:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009994:	616b      	str	r3, [r5, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009996:	2a00      	cmp	r2, #0
 8009998:	d03e      	beq.n	8009a18 <HAL_DMAEx_MultiBufferStart_IT+0x140>
      hdma->Instance->CR  |= DMA_IT_HT;
 800999a:	682b      	ldr	r3, [r5, #0]
 800999c:	f043 0308 	orr.w	r3, r3, #8
 80099a0:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma); 
 80099a2:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80099a4:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma); 
 80099a6:	f043 0301 	orr.w	r3, r3, #1
 80099aa:	602b      	str	r3, [r5, #0]
}
 80099ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80099b0:	487c      	ldr	r0, [pc, #496]	; (8009ba4 <HAL_DMAEx_MultiBufferStart_IT+0x2cc>)
 80099b2:	21a1      	movs	r1, #161	; 0xa1
 80099b4:	f7fb fb1a 	bl	8004fec <assert_failed>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80099b8:	68a0      	ldr	r0, [r4, #8]
 80099ba:	2880      	cmp	r0, #128	; 0x80
 80099bc:	d19b      	bne.n	80098f6 <HAL_DMAEx_MultiBufferStart_IT+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80099be:	f44f 7380 	mov.w	r3, #256	; 0x100
    return HAL_ERROR;
 80099c2:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80099c4:	6563      	str	r3, [r4, #84]	; 0x54
}
 80099c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80099ca:	4b77      	ldr	r3, [pc, #476]	; (8009ba8 <HAL_DMAEx_MultiBufferStart_IT+0x2d0>)
 80099cc:	429d      	cmp	r5, r3
 80099ce:	d929      	bls.n	8009a24 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 80099d0:	3ba8      	subs	r3, #168	; 0xa8
 80099d2:	4976      	ldr	r1, [pc, #472]	; (8009bac <HAL_DMAEx_MultiBufferStart_IT+0x2d4>)
 80099d4:	4a70      	ldr	r2, [pc, #448]	; (8009b98 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 80099d6:	429d      	cmp	r5, r3
 80099d8:	bf18      	it	ne
 80099da:	428d      	cmpne	r5, r1
 80099dc:	bf14      	ite	ne
 80099de:	2301      	movne	r3, #1
 80099e0:	2300      	moveq	r3, #0
 80099e2:	4295      	cmp	r5, r2
 80099e4:	bf0c      	ite	eq
 80099e6:	2300      	moveq	r3, #0
 80099e8:	f003 0301 	andne.w	r3, r3, #1
 80099ec:	b113      	cbz	r3, 80099f4 <HAL_DMAEx_MultiBufferStart_IT+0x11c>
 80099ee:	4b6b      	ldr	r3, [pc, #428]	; (8009b9c <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 80099f0:	429d      	cmp	r5, r3
 80099f2:	d15a      	bne.n	8009aaa <HAL_DMAEx_MultiBufferStart_IT+0x1d2>
 80099f4:	4b6a      	ldr	r3, [pc, #424]	; (8009ba0 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 80099f6:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80099f8:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80099fa:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80099fc:	2108      	movs	r1, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80099fe:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009a00:	2204      	movs	r2, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009a02:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009a04:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009a06:	2301      	movs	r3, #1
 8009a08:	4a65      	ldr	r2, [pc, #404]	; (8009ba0 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
 8009a0a:	6093      	str	r3, [r2, #8]
 8009a0c:	e7ba      	b.n	8009984 <HAL_DMAEx_MultiBufferStart_IT+0xac>
    hdma->Instance->PAR = DstAddress;
 8009a0e:	f8c5 9008 	str.w	r9, [r5, #8]
    hdma->Instance->M0AR = SrcAddress;
 8009a12:	f8c5 800c 	str.w	r8, [r5, #12]
 8009a16:	e793      	b.n	8009940 <HAL_DMAEx_MultiBufferStart_IT+0x68>
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009a18:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d1bd      	bne.n	800999a <HAL_DMAEx_MultiBufferStart_IT+0xc2>
 8009a1e:	e7c0      	b.n	80099a2 <HAL_DMAEx_MultiBufferStart_IT+0xca>
  __HAL_LOCK(hdma);
 8009a20:	2002      	movs	r0, #2
 8009a22:	e778      	b.n	8009916 <HAL_DMAEx_MultiBufferStart_IT+0x3e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009a24:	4b62      	ldr	r3, [pc, #392]	; (8009bb0 <HAL_DMAEx_MultiBufferStart_IT+0x2d8>)
 8009a26:	429d      	cmp	r5, r3
 8009a28:	d91f      	bls.n	8009a6a <HAL_DMAEx_MultiBufferStart_IT+0x192>
 8009a2a:	3b48      	subs	r3, #72	; 0x48
 8009a2c:	495f      	ldr	r1, [pc, #380]	; (8009bac <HAL_DMAEx_MultiBufferStart_IT+0x2d4>)
 8009a2e:	4a5a      	ldr	r2, [pc, #360]	; (8009b98 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8009a30:	429d      	cmp	r5, r3
 8009a32:	bf18      	it	ne
 8009a34:	428d      	cmpne	r5, r1
 8009a36:	bf14      	ite	ne
 8009a38:	2301      	movne	r3, #1
 8009a3a:	2300      	moveq	r3, #0
 8009a3c:	4295      	cmp	r5, r2
 8009a3e:	bf0c      	ite	eq
 8009a40:	2300      	moveq	r3, #0
 8009a42:	f003 0301 	andne.w	r3, r3, #1
 8009a46:	b11b      	cbz	r3, 8009a50 <HAL_DMAEx_MultiBufferStart_IT+0x178>
 8009a48:	4b54      	ldr	r3, [pc, #336]	; (8009b9c <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8009a4a:	429d      	cmp	r5, r3
 8009a4c:	f040 8152 	bne.w	8009cf4 <HAL_DMAEx_MultiBufferStart_IT+0x41c>
 8009a50:	4b58      	ldr	r3, [pc, #352]	; (8009bb4 <HAL_DMAEx_MultiBufferStart_IT+0x2dc>)
 8009a52:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009a54:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009a56:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009a58:	2108      	movs	r1, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009a5a:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009a5c:	2204      	movs	r2, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009a5e:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009a60:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009a62:	2301      	movs	r3, #1
 8009a64:	4a53      	ldr	r2, [pc, #332]	; (8009bb4 <HAL_DMAEx_MultiBufferStart_IT+0x2dc>)
 8009a66:	60d3      	str	r3, [r2, #12]
 8009a68:	e78c      	b.n	8009984 <HAL_DMAEx_MultiBufferStart_IT+0xac>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009a6a:	4b50      	ldr	r3, [pc, #320]	; (8009bac <HAL_DMAEx_MultiBufferStart_IT+0x2d4>)
 8009a6c:	4949      	ldr	r1, [pc, #292]	; (8009b94 <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 8009a6e:	4a4a      	ldr	r2, [pc, #296]	; (8009b98 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8009a70:	429d      	cmp	r5, r3
 8009a72:	bf18      	it	ne
 8009a74:	428d      	cmpne	r5, r1
 8009a76:	bf14      	ite	ne
 8009a78:	2301      	movne	r3, #1
 8009a7a:	2300      	moveq	r3, #0
 8009a7c:	4295      	cmp	r5, r2
 8009a7e:	bf0c      	ite	eq
 8009a80:	2300      	moveq	r3, #0
 8009a82:	f003 0301 	andne.w	r3, r3, #1
 8009a86:	b11b      	cbz	r3, 8009a90 <HAL_DMAEx_MultiBufferStart_IT+0x1b8>
 8009a88:	4b44      	ldr	r3, [pc, #272]	; (8009b9c <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8009a8a:	429d      	cmp	r5, r3
 8009a8c:	f040 80be 	bne.w	8009c0c <HAL_DMAEx_MultiBufferStart_IT+0x334>
 8009a90:	4b48      	ldr	r3, [pc, #288]	; (8009bb4 <HAL_DMAEx_MultiBufferStart_IT+0x2dc>)
 8009a92:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009a94:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009a96:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009a98:	2108      	movs	r1, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009a9a:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009a9c:	2204      	movs	r2, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009a9e:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009aa0:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	4a43      	ldr	r2, [pc, #268]	; (8009bb4 <HAL_DMAEx_MultiBufferStart_IT+0x2dc>)
 8009aa6:	6093      	str	r3, [r2, #8]
 8009aa8:	e76c      	b.n	8009984 <HAL_DMAEx_MultiBufferStart_IT+0xac>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009aaa:	3b48      	subs	r3, #72	; 0x48
 8009aac:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 8009ab0:	3218      	adds	r2, #24
 8009ab2:	429d      	cmp	r5, r3
 8009ab4:	bf18      	it	ne
 8009ab6:	428d      	cmpne	r5, r1
 8009ab8:	bf14      	ite	ne
 8009aba:	2301      	movne	r3, #1
 8009abc:	2300      	moveq	r3, #0
 8009abe:	4295      	cmp	r5, r2
 8009ac0:	bf0c      	ite	eq
 8009ac2:	2300      	moveq	r3, #0
 8009ac4:	f003 0301 	andne.w	r3, r3, #1
 8009ac8:	b11b      	cbz	r3, 8009ad2 <HAL_DMAEx_MultiBufferStart_IT+0x1fa>
 8009aca:	4b3b      	ldr	r3, [pc, #236]	; (8009bb8 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 8009acc:	429d      	cmp	r5, r3
 8009ace:	f040 8210 	bne.w	8009ef2 <HAL_DMAEx_MultiBufferStart_IT+0x61a>
 8009ad2:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009ad6:	4b39      	ldr	r3, [pc, #228]	; (8009bbc <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8009ad8:	4839      	ldr	r0, [pc, #228]	; (8009bc0 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009ada:	4a31      	ldr	r2, [pc, #196]	; (8009ba0 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009adc:	429d      	cmp	r5, r3
 8009ade:	bf18      	it	ne
 8009ae0:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009ae2:	6091      	str	r1, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009ae4:	f5a2 725e 	sub.w	r2, r2, #888	; 0x378
 8009ae8:	bf14      	ite	ne
 8009aea:	2301      	movne	r3, #1
 8009aec:	2300      	moveq	r3, #0
 8009aee:	4295      	cmp	r5, r2
 8009af0:	bf0c      	ite	eq
 8009af2:	2300      	moveq	r3, #0
 8009af4:	f003 0301 	andne.w	r3, r3, #1
 8009af8:	b11b      	cbz	r3, 8009b02 <HAL_DMAEx_MultiBufferStart_IT+0x22a>
 8009afa:	4b2f      	ldr	r3, [pc, #188]	; (8009bb8 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 8009afc:	429d      	cmp	r5, r3
 8009afe:	f040 8212 	bne.w	8009f26 <HAL_DMAEx_MultiBufferStart_IT+0x64e>
 8009b02:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009b06:	4b2d      	ldr	r3, [pc, #180]	; (8009bbc <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
 8009b08:	482d      	ldr	r0, [pc, #180]	; (8009bc0 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009b0a:	4925      	ldr	r1, [pc, #148]	; (8009ba0 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009b0c:	429d      	cmp	r5, r3
 8009b0e:	bf18      	it	ne
 8009b10:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009b12:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009b14:	bf14      	ite	ne
 8009b16:	2301      	movne	r3, #1
 8009b18:	2300      	moveq	r3, #0
 8009b1a:	4a2a      	ldr	r2, [pc, #168]	; (8009bc4 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8009b1c:	4295      	cmp	r5, r2
 8009b1e:	bf0c      	ite	eq
 8009b20:	2300      	moveq	r3, #0
 8009b22:	f003 0301 	andne.w	r3, r3, #1
 8009b26:	b11b      	cbz	r3, 8009b30 <HAL_DMAEx_MultiBufferStart_IT+0x258>
 8009b28:	4b23      	ldr	r3, [pc, #140]	; (8009bb8 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 8009b2a:	429d      	cmp	r5, r3
 8009b2c:	f040 822b 	bne.w	8009f86 <HAL_DMAEx_MultiBufferStart_IT+0x6ae>
 8009b30:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009b34:	4b22      	ldr	r3, [pc, #136]	; (8009bc0 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8009b36:	4821      	ldr	r0, [pc, #132]	; (8009bbc <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009b38:	4919      	ldr	r1, [pc, #100]	; (8009ba0 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009b3a:	429d      	cmp	r5, r3
 8009b3c:	bf18      	it	ne
 8009b3e:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009b40:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009b42:	bf14      	ite	ne
 8009b44:	2301      	movne	r3, #1
 8009b46:	2300      	moveq	r3, #0
 8009b48:	4a1e      	ldr	r2, [pc, #120]	; (8009bc4 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8009b4a:	4295      	cmp	r5, r2
 8009b4c:	bf0c      	ite	eq
 8009b4e:	2300      	moveq	r3, #0
 8009b50:	f003 0301 	andne.w	r3, r3, #1
 8009b54:	b11b      	cbz	r3, 8009b5e <HAL_DMAEx_MultiBufferStart_IT+0x286>
 8009b56:	4b18      	ldr	r3, [pc, #96]	; (8009bb8 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 8009b58:	429d      	cmp	r5, r3
 8009b5a:	f040 81fc 	bne.w	8009f56 <HAL_DMAEx_MultiBufferStart_IT+0x67e>
 8009b5e:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009b62:	4b17      	ldr	r3, [pc, #92]	; (8009bc0 <HAL_DMAEx_MultiBufferStart_IT+0x2e8>)
 8009b64:	4815      	ldr	r0, [pc, #84]	; (8009bbc <HAL_DMAEx_MultiBufferStart_IT+0x2e4>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009b66:	490e      	ldr	r1, [pc, #56]	; (8009ba0 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009b68:	429d      	cmp	r5, r3
 8009b6a:	bf18      	it	ne
 8009b6c:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009b6e:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009b70:	bf14      	ite	ne
 8009b72:	2301      	movne	r3, #1
 8009b74:	2300      	moveq	r3, #0
 8009b76:	4a13      	ldr	r2, [pc, #76]	; (8009bc4 <HAL_DMAEx_MultiBufferStart_IT+0x2ec>)
 8009b78:	4295      	cmp	r5, r2
 8009b7a:	bf0c      	ite	eq
 8009b7c:	2300      	moveq	r3, #0
 8009b7e:	f003 0301 	andne.w	r3, r3, #1
 8009b82:	b11b      	cbz	r3, 8009b8c <HAL_DMAEx_MultiBufferStart_IT+0x2b4>
 8009b84:	4b0c      	ldr	r3, [pc, #48]	; (8009bb8 <HAL_DMAEx_MultiBufferStart_IT+0x2e0>)
 8009b86:	429d      	cmp	r5, r3
 8009b88:	f040 8215 	bne.w	8009fb6 <HAL_DMAEx_MultiBufferStart_IT+0x6de>
 8009b8c:	2340      	movs	r3, #64	; 0x40
 8009b8e:	e73b      	b.n	8009a08 <HAL_DMAEx_MultiBufferStart_IT+0x130>
 8009b90:	40026458 	.word	0x40026458
 8009b94:	40026010 	.word	0x40026010
 8009b98:	40026070 	.word	0x40026070
 8009b9c:	40026470 	.word	0x40026470
 8009ba0:	40026400 	.word	0x40026400
 8009ba4:	0802c99c 	.word	0x0802c99c
 8009ba8:	400260b8 	.word	0x400260b8
 8009bac:	40026410 	.word	0x40026410
 8009bb0:	40026058 	.word	0x40026058
 8009bb4:	40026000 	.word	0x40026000
 8009bb8:	40026488 	.word	0x40026488
 8009bbc:	40026028 	.word	0x40026028
 8009bc0:	40026428 	.word	0x40026428
 8009bc4:	40026088 	.word	0x40026088
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009bc8:	3b48      	subs	r3, #72	; 0x48
 8009bca:	3118      	adds	r1, #24
 8009bcc:	3218      	adds	r2, #24
 8009bce:	429d      	cmp	r5, r3
 8009bd0:	bf18      	it	ne
 8009bd2:	428d      	cmpne	r5, r1
 8009bd4:	bf14      	ite	ne
 8009bd6:	2301      	movne	r3, #1
 8009bd8:	2300      	moveq	r3, #0
 8009bda:	4295      	cmp	r5, r2
 8009bdc:	bf0c      	ite	eq
 8009bde:	2300      	moveq	r3, #0
 8009be0:	f003 0301 	andne.w	r3, r3, #1
 8009be4:	b11b      	cbz	r3, 8009bee <HAL_DMAEx_MultiBufferStart_IT+0x316>
 8009be6:	4b7d      	ldr	r3, [pc, #500]	; (8009ddc <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 8009be8:	429d      	cmp	r5, r3
 8009bea:	f040 8103 	bne.w	8009df4 <HAL_DMAEx_MultiBufferStart_IT+0x51c>
 8009bee:	4b7c      	ldr	r3, [pc, #496]	; (8009de0 <HAL_DMAEx_MultiBufferStart_IT+0x508>)
 8009bf0:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009bf4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009bf8:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009bfa:	f44f 7100 	mov.w	r1, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009bfe:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009c00:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009c04:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009c06:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009c08:	2240      	movs	r2, #64	; 0x40
 8009c0a:	e6b9      	b.n	8009980 <HAL_DMAEx_MultiBufferStart_IT+0xa8>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009c0c:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8009c10:	f501 6183 	add.w	r1, r1, #1048	; 0x418
 8009c14:	3218      	adds	r2, #24
 8009c16:	429d      	cmp	r5, r3
 8009c18:	bf18      	it	ne
 8009c1a:	428d      	cmpne	r5, r1
 8009c1c:	bf14      	ite	ne
 8009c1e:	2301      	movne	r3, #1
 8009c20:	2300      	moveq	r3, #0
 8009c22:	4295      	cmp	r5, r2
 8009c24:	bf0c      	ite	eq
 8009c26:	2300      	moveq	r3, #0
 8009c28:	f003 0301 	andne.w	r3, r3, #1
 8009c2c:	b11b      	cbz	r3, 8009c36 <HAL_DMAEx_MultiBufferStart_IT+0x35e>
 8009c2e:	4b6b      	ldr	r3, [pc, #428]	; (8009ddc <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 8009c30:	429d      	cmp	r5, r3
 8009c32:	f040 81d8 	bne.w	8009fe6 <HAL_DMAEx_MultiBufferStart_IT+0x70e>
 8009c36:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009c3a:	4b6a      	ldr	r3, [pc, #424]	; (8009de4 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
 8009c3c:	486a      	ldr	r0, [pc, #424]	; (8009de8 <HAL_DMAEx_MultiBufferStart_IT+0x510>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009c3e:	4a6b      	ldr	r2, [pc, #428]	; (8009dec <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009c40:	429d      	cmp	r5, r3
 8009c42:	bf18      	it	ne
 8009c44:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009c46:	6091      	str	r1, [r2, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009c48:	f102 0288 	add.w	r2, r2, #136	; 0x88
 8009c4c:	bf14      	ite	ne
 8009c4e:	2301      	movne	r3, #1
 8009c50:	2300      	moveq	r3, #0
 8009c52:	4295      	cmp	r5, r2
 8009c54:	bf0c      	ite	eq
 8009c56:	2300      	moveq	r3, #0
 8009c58:	f003 0301 	andne.w	r3, r3, #1
 8009c5c:	b11b      	cbz	r3, 8009c66 <HAL_DMAEx_MultiBufferStart_IT+0x38e>
 8009c5e:	4b5f      	ldr	r3, [pc, #380]	; (8009ddc <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 8009c60:	429d      	cmp	r5, r3
 8009c62:	f040 81d9 	bne.w	800a018 <HAL_DMAEx_MultiBufferStart_IT+0x740>
 8009c66:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009c6a:	4b5e      	ldr	r3, [pc, #376]	; (8009de4 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
 8009c6c:	485e      	ldr	r0, [pc, #376]	; (8009de8 <HAL_DMAEx_MultiBufferStart_IT+0x510>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009c6e:	495f      	ldr	r1, [pc, #380]	; (8009dec <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009c70:	429d      	cmp	r5, r3
 8009c72:	bf18      	it	ne
 8009c74:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009c76:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009c78:	bf14      	ite	ne
 8009c7a:	2301      	movne	r3, #1
 8009c7c:	2300      	moveq	r3, #0
 8009c7e:	4a5c      	ldr	r2, [pc, #368]	; (8009df0 <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 8009c80:	4295      	cmp	r5, r2
 8009c82:	bf0c      	ite	eq
 8009c84:	2300      	moveq	r3, #0
 8009c86:	f003 0301 	andne.w	r3, r3, #1
 8009c8a:	b11b      	cbz	r3, 8009c94 <HAL_DMAEx_MultiBufferStart_IT+0x3bc>
 8009c8c:	4b53      	ldr	r3, [pc, #332]	; (8009ddc <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 8009c8e:	429d      	cmp	r5, r3
 8009c90:	f040 822c 	bne.w	800a0ec <HAL_DMAEx_MultiBufferStart_IT+0x814>
 8009c94:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009c98:	4b53      	ldr	r3, [pc, #332]	; (8009de8 <HAL_DMAEx_MultiBufferStart_IT+0x510>)
 8009c9a:	4852      	ldr	r0, [pc, #328]	; (8009de4 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009c9c:	4953      	ldr	r1, [pc, #332]	; (8009dec <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009c9e:	429d      	cmp	r5, r3
 8009ca0:	bf18      	it	ne
 8009ca2:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009ca4:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009ca6:	bf14      	ite	ne
 8009ca8:	2301      	movne	r3, #1
 8009caa:	2300      	moveq	r3, #0
 8009cac:	4a50      	ldr	r2, [pc, #320]	; (8009df0 <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 8009cae:	4295      	cmp	r5, r2
 8009cb0:	bf0c      	ite	eq
 8009cb2:	2300      	moveq	r3, #0
 8009cb4:	f003 0301 	andne.w	r3, r3, #1
 8009cb8:	b11b      	cbz	r3, 8009cc2 <HAL_DMAEx_MultiBufferStart_IT+0x3ea>
 8009cba:	4b48      	ldr	r3, [pc, #288]	; (8009ddc <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 8009cbc:	429d      	cmp	r5, r3
 8009cbe:	f040 81db 	bne.w	800a078 <HAL_DMAEx_MultiBufferStart_IT+0x7a0>
 8009cc2:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009cc6:	4b47      	ldr	r3, [pc, #284]	; (8009de4 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
 8009cc8:	4847      	ldr	r0, [pc, #284]	; (8009de8 <HAL_DMAEx_MultiBufferStart_IT+0x510>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009cca:	4948      	ldr	r1, [pc, #288]	; (8009dec <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009ccc:	429d      	cmp	r5, r3
 8009cce:	bf18      	it	ne
 8009cd0:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009cd2:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009cd4:	bf14      	ite	ne
 8009cd6:	2301      	movne	r3, #1
 8009cd8:	2300      	moveq	r3, #0
 8009cda:	4a45      	ldr	r2, [pc, #276]	; (8009df0 <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 8009cdc:	4295      	cmp	r5, r2
 8009cde:	bf0c      	ite	eq
 8009ce0:	2300      	moveq	r3, #0
 8009ce2:	f003 0301 	andne.w	r3, r3, #1
 8009ce6:	b11b      	cbz	r3, 8009cf0 <HAL_DMAEx_MultiBufferStart_IT+0x418>
 8009ce8:	4b3c      	ldr	r3, [pc, #240]	; (8009ddc <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 8009cea:	429d      	cmp	r5, r3
 8009cec:	f040 822d 	bne.w	800a14a <HAL_DMAEx_MultiBufferStart_IT+0x872>
 8009cf0:	2340      	movs	r3, #64	; 0x40
 8009cf2:	e6d7      	b.n	8009aa4 <HAL_DMAEx_MultiBufferStart_IT+0x1cc>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009cf4:	3b48      	subs	r3, #72	; 0x48
 8009cf6:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 8009cfa:	3218      	adds	r2, #24
 8009cfc:	429d      	cmp	r5, r3
 8009cfe:	bf18      	it	ne
 8009d00:	428d      	cmpne	r5, r1
 8009d02:	bf14      	ite	ne
 8009d04:	2301      	movne	r3, #1
 8009d06:	2300      	moveq	r3, #0
 8009d08:	4295      	cmp	r5, r2
 8009d0a:	bf0c      	ite	eq
 8009d0c:	2300      	moveq	r3, #0
 8009d0e:	f003 0301 	andne.w	r3, r3, #1
 8009d12:	b11b      	cbz	r3, 8009d1c <HAL_DMAEx_MultiBufferStart_IT+0x444>
 8009d14:	4b31      	ldr	r3, [pc, #196]	; (8009ddc <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 8009d16:	429d      	cmp	r5, r3
 8009d18:	f040 81d0 	bne.w	800a0bc <HAL_DMAEx_MultiBufferStart_IT+0x7e4>
 8009d1c:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009d20:	4b31      	ldr	r3, [pc, #196]	; (8009de8 <HAL_DMAEx_MultiBufferStart_IT+0x510>)
 8009d22:	4830      	ldr	r0, [pc, #192]	; (8009de4 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009d24:	4a31      	ldr	r2, [pc, #196]	; (8009dec <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009d26:	429d      	cmp	r5, r3
 8009d28:	bf18      	it	ne
 8009d2a:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009d2c:	60d1      	str	r1, [r2, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009d2e:	f102 0288 	add.w	r2, r2, #136	; 0x88
 8009d32:	bf14      	ite	ne
 8009d34:	2301      	movne	r3, #1
 8009d36:	2300      	moveq	r3, #0
 8009d38:	4295      	cmp	r5, r2
 8009d3a:	bf0c      	ite	eq
 8009d3c:	2300      	moveq	r3, #0
 8009d3e:	f003 0301 	andne.w	r3, r3, #1
 8009d42:	b11b      	cbz	r3, 8009d4c <HAL_DMAEx_MultiBufferStart_IT+0x474>
 8009d44:	4b25      	ldr	r3, [pc, #148]	; (8009ddc <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 8009d46:	429d      	cmp	r5, r3
 8009d48:	f040 817e 	bne.w	800a048 <HAL_DMAEx_MultiBufferStart_IT+0x770>
 8009d4c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009d50:	4b24      	ldr	r3, [pc, #144]	; (8009de4 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
 8009d52:	4825      	ldr	r0, [pc, #148]	; (8009de8 <HAL_DMAEx_MultiBufferStart_IT+0x510>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009d54:	4925      	ldr	r1, [pc, #148]	; (8009dec <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009d56:	429d      	cmp	r5, r3
 8009d58:	bf18      	it	ne
 8009d5a:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009d5c:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009d5e:	bf14      	ite	ne
 8009d60:	2301      	movne	r3, #1
 8009d62:	2300      	moveq	r3, #0
 8009d64:	4a22      	ldr	r2, [pc, #136]	; (8009df0 <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 8009d66:	4295      	cmp	r5, r2
 8009d68:	bf0c      	ite	eq
 8009d6a:	2300      	moveq	r3, #0
 8009d6c:	f003 0301 	andne.w	r3, r3, #1
 8009d70:	b11b      	cbz	r3, 8009d7a <HAL_DMAEx_MultiBufferStart_IT+0x4a2>
 8009d72:	4b1a      	ldr	r3, [pc, #104]	; (8009ddc <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 8009d74:	429d      	cmp	r5, r3
 8009d76:	f040 81fe 	bne.w	800a176 <HAL_DMAEx_MultiBufferStart_IT+0x89e>
 8009d7a:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009d7e:	4b1a      	ldr	r3, [pc, #104]	; (8009de8 <HAL_DMAEx_MultiBufferStart_IT+0x510>)
 8009d80:	4818      	ldr	r0, [pc, #96]	; (8009de4 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009d82:	491a      	ldr	r1, [pc, #104]	; (8009dec <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009d84:	429d      	cmp	r5, r3
 8009d86:	bf18      	it	ne
 8009d88:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009d8a:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009d8c:	bf14      	ite	ne
 8009d8e:	2301      	movne	r3, #1
 8009d90:	2300      	moveq	r3, #0
 8009d92:	4a17      	ldr	r2, [pc, #92]	; (8009df0 <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 8009d94:	4295      	cmp	r5, r2
 8009d96:	bf0c      	ite	eq
 8009d98:	2300      	moveq	r3, #0
 8009d9a:	f003 0301 	andne.w	r3, r3, #1
 8009d9e:	b11b      	cbz	r3, 8009da8 <HAL_DMAEx_MultiBufferStart_IT+0x4d0>
 8009da0:	4b0e      	ldr	r3, [pc, #56]	; (8009ddc <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 8009da2:	429d      	cmp	r5, r3
 8009da4:	f040 81ba 	bne.w	800a11c <HAL_DMAEx_MultiBufferStart_IT+0x844>
 8009da8:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009dac:	4b0e      	ldr	r3, [pc, #56]	; (8009de8 <HAL_DMAEx_MultiBufferStart_IT+0x510>)
 8009dae:	480d      	ldr	r0, [pc, #52]	; (8009de4 <HAL_DMAEx_MultiBufferStart_IT+0x50c>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009db0:	490e      	ldr	r1, [pc, #56]	; (8009dec <HAL_DMAEx_MultiBufferStart_IT+0x514>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009db2:	429d      	cmp	r5, r3
 8009db4:	bf18      	it	ne
 8009db6:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009db8:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009dba:	bf14      	ite	ne
 8009dbc:	2301      	movne	r3, #1
 8009dbe:	2300      	moveq	r3, #0
 8009dc0:	4a0b      	ldr	r2, [pc, #44]	; (8009df0 <HAL_DMAEx_MultiBufferStart_IT+0x518>)
 8009dc2:	4295      	cmp	r5, r2
 8009dc4:	bf0c      	ite	eq
 8009dc6:	2300      	moveq	r3, #0
 8009dc8:	f003 0301 	andne.w	r3, r3, #1
 8009dcc:	b11b      	cbz	r3, 8009dd6 <HAL_DMAEx_MultiBufferStart_IT+0x4fe>
 8009dce:	4b03      	ldr	r3, [pc, #12]	; (8009ddc <HAL_DMAEx_MultiBufferStart_IT+0x504>)
 8009dd0:	429d      	cmp	r5, r3
 8009dd2:	f040 81e6 	bne.w	800a1a2 <HAL_DMAEx_MultiBufferStart_IT+0x8ca>
 8009dd6:	2340      	movs	r3, #64	; 0x40
 8009dd8:	e644      	b.n	8009a64 <HAL_DMAEx_MultiBufferStart_IT+0x18c>
 8009dda:	bf00      	nop
 8009ddc:	40026488 	.word	0x40026488
 8009de0:	40026400 	.word	0x40026400
 8009de4:	40026428 	.word	0x40026428
 8009de8:	40026028 	.word	0x40026028
 8009dec:	40026000 	.word	0x40026000
 8009df0:	40026088 	.word	0x40026088
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009df4:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8009df8:	f501 6183 	add.w	r1, r1, #1048	; 0x418
 8009dfc:	3218      	adds	r2, #24
 8009dfe:	429d      	cmp	r5, r3
 8009e00:	bf18      	it	ne
 8009e02:	428d      	cmpne	r5, r1
 8009e04:	bf14      	ite	ne
 8009e06:	2301      	movne	r3, #1
 8009e08:	2300      	moveq	r3, #0
 8009e0a:	4295      	cmp	r5, r2
 8009e0c:	bf0c      	ite	eq
 8009e0e:	2300      	moveq	r3, #0
 8009e10:	f003 0301 	andne.w	r3, r3, #1
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	f000 81e6 	beq.w	800a1e6 <HAL_DMAEx_MultiBufferStart_IT+0x90e>
 8009e1a:	4ba3      	ldr	r3, [pc, #652]	; (800a0a8 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 8009e1c:	429d      	cmp	r5, r3
 8009e1e:	f000 81e2 	beq.w	800a1e6 <HAL_DMAEx_MultiBufferStart_IT+0x90e>
 8009e22:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009e26:	4ba1      	ldr	r3, [pc, #644]	; (800a0ac <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 8009e28:	48a1      	ldr	r0, [pc, #644]	; (800a0b0 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009e2a:	4aa2      	ldr	r2, [pc, #648]	; (800a0b4 <HAL_DMAEx_MultiBufferStart_IT+0x7dc>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009e2c:	429d      	cmp	r5, r3
 8009e2e:	bf18      	it	ne
 8009e30:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009e32:	60d1      	str	r1, [r2, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009e34:	f5a2 7258 	sub.w	r2, r2, #864	; 0x360
 8009e38:	bf14      	ite	ne
 8009e3a:	2301      	movne	r3, #1
 8009e3c:	2300      	moveq	r3, #0
 8009e3e:	4295      	cmp	r5, r2
 8009e40:	bf0c      	ite	eq
 8009e42:	2300      	moveq	r3, #0
 8009e44:	f003 0301 	andne.w	r3, r3, #1
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	f000 81c9 	beq.w	800a1e0 <HAL_DMAEx_MultiBufferStart_IT+0x908>
 8009e4e:	4b96      	ldr	r3, [pc, #600]	; (800a0a8 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 8009e50:	429d      	cmp	r5, r3
 8009e52:	f000 81c5 	beq.w	800a1e0 <HAL_DMAEx_MultiBufferStart_IT+0x908>
 8009e56:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009e5a:	4b94      	ldr	r3, [pc, #592]	; (800a0ac <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 8009e5c:	4894      	ldr	r0, [pc, #592]	; (800a0b0 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009e5e:	4995      	ldr	r1, [pc, #596]	; (800a0b4 <HAL_DMAEx_MultiBufferStart_IT+0x7dc>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009e60:	429d      	cmp	r5, r3
 8009e62:	bf18      	it	ne
 8009e64:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009e66:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009e68:	bf14      	ite	ne
 8009e6a:	2301      	movne	r3, #1
 8009e6c:	2300      	moveq	r3, #0
 8009e6e:	4a92      	ldr	r2, [pc, #584]	; (800a0b8 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 8009e70:	4295      	cmp	r5, r2
 8009e72:	bf0c      	ite	eq
 8009e74:	2300      	moveq	r3, #0
 8009e76:	f003 0301 	andne.w	r3, r3, #1
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	f000 81ad 	beq.w	800a1da <HAL_DMAEx_MultiBufferStart_IT+0x902>
 8009e80:	4b89      	ldr	r3, [pc, #548]	; (800a0a8 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 8009e82:	429d      	cmp	r5, r3
 8009e84:	f000 81a9 	beq.w	800a1da <HAL_DMAEx_MultiBufferStart_IT+0x902>
 8009e88:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009e8c:	4b87      	ldr	r3, [pc, #540]	; (800a0ac <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 8009e8e:	4888      	ldr	r0, [pc, #544]	; (800a0b0 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009e90:	4988      	ldr	r1, [pc, #544]	; (800a0b4 <HAL_DMAEx_MultiBufferStart_IT+0x7dc>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009e92:	429d      	cmp	r5, r3
 8009e94:	bf18      	it	ne
 8009e96:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009e98:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009e9a:	bf14      	ite	ne
 8009e9c:	2301      	movne	r3, #1
 8009e9e:	2300      	moveq	r3, #0
 8009ea0:	4a85      	ldr	r2, [pc, #532]	; (800a0b8 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 8009ea2:	4295      	cmp	r5, r2
 8009ea4:	bf0c      	ite	eq
 8009ea6:	2300      	moveq	r3, #0
 8009ea8:	f003 0301 	andne.w	r3, r3, #1
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	f000 8191 	beq.w	800a1d4 <HAL_DMAEx_MultiBufferStart_IT+0x8fc>
 8009eb2:	4b7d      	ldr	r3, [pc, #500]	; (800a0a8 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 8009eb4:	429d      	cmp	r5, r3
 8009eb6:	f000 818d 	beq.w	800a1d4 <HAL_DMAEx_MultiBufferStart_IT+0x8fc>
 8009eba:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009ebe:	4b7b      	ldr	r3, [pc, #492]	; (800a0ac <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 8009ec0:	487b      	ldr	r0, [pc, #492]	; (800a0b0 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009ec2:	497c      	ldr	r1, [pc, #496]	; (800a0b4 <HAL_DMAEx_MultiBufferStart_IT+0x7dc>)
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009ec4:	429d      	cmp	r5, r3
 8009ec6:	bf18      	it	ne
 8009ec8:	4285      	cmpne	r5, r0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009eca:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009ecc:	bf14      	ite	ne
 8009ece:	2301      	movne	r3, #1
 8009ed0:	2300      	moveq	r3, #0
 8009ed2:	4a79      	ldr	r2, [pc, #484]	; (800a0b8 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 8009ed4:	4295      	cmp	r5, r2
 8009ed6:	bf0c      	ite	eq
 8009ed8:	2300      	moveq	r3, #0
 8009eda:	f003 0301 	andne.w	r3, r3, #1
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	f000 8174 	beq.w	800a1cc <HAL_DMAEx_MultiBufferStart_IT+0x8f4>
 8009ee4:	4b70      	ldr	r3, [pc, #448]	; (800a0a8 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 8009ee6:	429d      	cmp	r5, r3
 8009ee8:	f000 8170 	beq.w	800a1cc <HAL_DMAEx_MultiBufferStart_IT+0x8f4>
 8009eec:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8009ef0:	e546      	b.n	8009980 <HAL_DMAEx_MultiBufferStart_IT+0xa8>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009ef2:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8009ef6:	f501 6183 	add.w	r1, r1, #1048	; 0x418
 8009efa:	3218      	adds	r2, #24
 8009efc:	429d      	cmp	r5, r3
 8009efe:	bf18      	it	ne
 8009f00:	428d      	cmpne	r5, r1
 8009f02:	bf14      	ite	ne
 8009f04:	2301      	movne	r3, #1
 8009f06:	2300      	moveq	r3, #0
 8009f08:	4295      	cmp	r5, r2
 8009f0a:	bf0c      	ite	eq
 8009f0c:	2300      	moveq	r3, #0
 8009f0e:	f003 0301 	andne.w	r3, r3, #1
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	f000 816d 	beq.w	800a1f2 <HAL_DMAEx_MultiBufferStart_IT+0x91a>
 8009f18:	4b63      	ldr	r3, [pc, #396]	; (800a0a8 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 8009f1a:	429d      	cmp	r5, r3
 8009f1c:	f000 8169 	beq.w	800a1f2 <HAL_DMAEx_MultiBufferStart_IT+0x91a>
 8009f20:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8009f24:	e5d7      	b.n	8009ad6 <HAL_DMAEx_MultiBufferStart_IT+0x1fe>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009f26:	4b62      	ldr	r3, [pc, #392]	; (800a0b0 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 8009f28:	4960      	ldr	r1, [pc, #384]	; (800a0ac <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 8009f2a:	4a63      	ldr	r2, [pc, #396]	; (800a0b8 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 8009f2c:	429d      	cmp	r5, r3
 8009f2e:	bf18      	it	ne
 8009f30:	428d      	cmpne	r5, r1
 8009f32:	bf14      	ite	ne
 8009f34:	2301      	movne	r3, #1
 8009f36:	2300      	moveq	r3, #0
 8009f38:	4295      	cmp	r5, r2
 8009f3a:	bf0c      	ite	eq
 8009f3c:	2300      	moveq	r3, #0
 8009f3e:	f003 0301 	andne.w	r3, r3, #1
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	f000 815b 	beq.w	800a1fe <HAL_DMAEx_MultiBufferStart_IT+0x926>
 8009f48:	4b57      	ldr	r3, [pc, #348]	; (800a0a8 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 8009f4a:	429d      	cmp	r5, r3
 8009f4c:	f000 8157 	beq.w	800a1fe <HAL_DMAEx_MultiBufferStart_IT+0x926>
 8009f50:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8009f54:	e5d7      	b.n	8009b06 <HAL_DMAEx_MultiBufferStart_IT+0x22e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8009f56:	4b55      	ldr	r3, [pc, #340]	; (800a0ac <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 8009f58:	4955      	ldr	r1, [pc, #340]	; (800a0b0 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 8009f5a:	4a57      	ldr	r2, [pc, #348]	; (800a0b8 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 8009f5c:	429d      	cmp	r5, r3
 8009f5e:	bf18      	it	ne
 8009f60:	428d      	cmpne	r5, r1
 8009f62:	bf14      	ite	ne
 8009f64:	2301      	movne	r3, #1
 8009f66:	2300      	moveq	r3, #0
 8009f68:	4295      	cmp	r5, r2
 8009f6a:	bf0c      	ite	eq
 8009f6c:	2300      	moveq	r3, #0
 8009f6e:	f003 0301 	andne.w	r3, r3, #1
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	f000 8140 	beq.w	800a1f8 <HAL_DMAEx_MultiBufferStart_IT+0x920>
 8009f78:	4b4b      	ldr	r3, [pc, #300]	; (800a0a8 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 8009f7a:	429d      	cmp	r5, r3
 8009f7c:	f000 813c 	beq.w	800a1f8 <HAL_DMAEx_MultiBufferStart_IT+0x920>
 8009f80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009f84:	e5ed      	b.n	8009b62 <HAL_DMAEx_MultiBufferStart_IT+0x28a>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8009f86:	4b49      	ldr	r3, [pc, #292]	; (800a0ac <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 8009f88:	4949      	ldr	r1, [pc, #292]	; (800a0b0 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 8009f8a:	4a4b      	ldr	r2, [pc, #300]	; (800a0b8 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 8009f8c:	429d      	cmp	r5, r3
 8009f8e:	bf18      	it	ne
 8009f90:	428d      	cmpne	r5, r1
 8009f92:	bf14      	ite	ne
 8009f94:	2301      	movne	r3, #1
 8009f96:	2300      	moveq	r3, #0
 8009f98:	4295      	cmp	r5, r2
 8009f9a:	bf0c      	ite	eq
 8009f9c:	2300      	moveq	r3, #0
 8009f9e:	f003 0301 	andne.w	r3, r3, #1
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	f000 812e 	beq.w	800a204 <HAL_DMAEx_MultiBufferStart_IT+0x92c>
 8009fa8:	4b3f      	ldr	r3, [pc, #252]	; (800a0a8 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 8009faa:	429d      	cmp	r5, r3
 8009fac:	f000 812a 	beq.w	800a204 <HAL_DMAEx_MultiBufferStart_IT+0x92c>
 8009fb0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009fb4:	e5be      	b.n	8009b34 <HAL_DMAEx_MultiBufferStart_IT+0x25c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8009fb6:	4b3d      	ldr	r3, [pc, #244]	; (800a0ac <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 8009fb8:	493d      	ldr	r1, [pc, #244]	; (800a0b0 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 8009fba:	4a3f      	ldr	r2, [pc, #252]	; (800a0b8 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 8009fbc:	429d      	cmp	r5, r3
 8009fbe:	bf18      	it	ne
 8009fc0:	428d      	cmpne	r5, r1
 8009fc2:	bf14      	ite	ne
 8009fc4:	2301      	movne	r3, #1
 8009fc6:	2300      	moveq	r3, #0
 8009fc8:	4295      	cmp	r5, r2
 8009fca:	bf0c      	ite	eq
 8009fcc:	2300      	moveq	r3, #0
 8009fce:	f003 0301 	andne.w	r3, r3, #1
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	f000 810a 	beq.w	800a1ec <HAL_DMAEx_MultiBufferStart_IT+0x914>
 8009fd8:	4b33      	ldr	r3, [pc, #204]	; (800a0a8 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 8009fda:	429d      	cmp	r5, r3
 8009fdc:	f000 8106 	beq.w	800a1ec <HAL_DMAEx_MultiBufferStart_IT+0x914>
 8009fe0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009fe4:	e510      	b.n	8009a08 <HAL_DMAEx_MultiBufferStart_IT+0x130>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009fe6:	3b48      	subs	r3, #72	; 0x48
 8009fe8:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 8009fec:	3218      	adds	r2, #24
 8009fee:	429d      	cmp	r5, r3
 8009ff0:	bf18      	it	ne
 8009ff2:	428d      	cmpne	r5, r1
 8009ff4:	bf14      	ite	ne
 8009ff6:	2301      	movne	r3, #1
 8009ff8:	2300      	moveq	r3, #0
 8009ffa:	4295      	cmp	r5, r2
 8009ffc:	bf0c      	ite	eq
 8009ffe:	2300      	moveq	r3, #0
 800a000:	f003 0301 	andne.w	r3, r3, #1
 800a004:	2b00      	cmp	r3, #0
 800a006:	f000 8112 	beq.w	800a22e <HAL_DMAEx_MultiBufferStart_IT+0x956>
 800a00a:	4b27      	ldr	r3, [pc, #156]	; (800a0a8 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800a00c:	429d      	cmp	r5, r3
 800a00e:	f000 810e 	beq.w	800a22e <HAL_DMAEx_MultiBufferStart_IT+0x956>
 800a012:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 800a016:	e610      	b.n	8009c3a <HAL_DMAEx_MultiBufferStart_IT+0x362>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800a018:	4b24      	ldr	r3, [pc, #144]	; (800a0ac <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 800a01a:	4925      	ldr	r1, [pc, #148]	; (800a0b0 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 800a01c:	4a26      	ldr	r2, [pc, #152]	; (800a0b8 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 800a01e:	429d      	cmp	r5, r3
 800a020:	bf18      	it	ne
 800a022:	428d      	cmpne	r5, r1
 800a024:	bf14      	ite	ne
 800a026:	2301      	movne	r3, #1
 800a028:	2300      	moveq	r3, #0
 800a02a:	4295      	cmp	r5, r2
 800a02c:	bf0c      	ite	eq
 800a02e:	2300      	moveq	r3, #0
 800a030:	f003 0301 	andne.w	r3, r3, #1
 800a034:	2b00      	cmp	r3, #0
 800a036:	f000 80ee 	beq.w	800a216 <HAL_DMAEx_MultiBufferStart_IT+0x93e>
 800a03a:	4b1b      	ldr	r3, [pc, #108]	; (800a0a8 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800a03c:	429d      	cmp	r5, r3
 800a03e:	f000 80ea 	beq.w	800a216 <HAL_DMAEx_MultiBufferStart_IT+0x93e>
 800a042:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800a046:	e610      	b.n	8009c6a <HAL_DMAEx_MultiBufferStart_IT+0x392>
 800a048:	4b19      	ldr	r3, [pc, #100]	; (800a0b0 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 800a04a:	4918      	ldr	r1, [pc, #96]	; (800a0ac <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 800a04c:	4a1a      	ldr	r2, [pc, #104]	; (800a0b8 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 800a04e:	429d      	cmp	r5, r3
 800a050:	bf18      	it	ne
 800a052:	428d      	cmpne	r5, r1
 800a054:	bf14      	ite	ne
 800a056:	2301      	movne	r3, #1
 800a058:	2300      	moveq	r3, #0
 800a05a:	4295      	cmp	r5, r2
 800a05c:	bf0c      	ite	eq
 800a05e:	2300      	moveq	r3, #0
 800a060:	f003 0301 	andne.w	r3, r3, #1
 800a064:	2b00      	cmp	r3, #0
 800a066:	f000 80e8 	beq.w	800a23a <HAL_DMAEx_MultiBufferStart_IT+0x962>
 800a06a:	4b0f      	ldr	r3, [pc, #60]	; (800a0a8 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800a06c:	429d      	cmp	r5, r3
 800a06e:	f000 80e4 	beq.w	800a23a <HAL_DMAEx_MultiBufferStart_IT+0x962>
 800a072:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800a076:	e66b      	b.n	8009d50 <HAL_DMAEx_MultiBufferStart_IT+0x478>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800a078:	4b0d      	ldr	r3, [pc, #52]	; (800a0b0 <HAL_DMAEx_MultiBufferStart_IT+0x7d8>)
 800a07a:	490c      	ldr	r1, [pc, #48]	; (800a0ac <HAL_DMAEx_MultiBufferStart_IT+0x7d4>)
 800a07c:	4a0e      	ldr	r2, [pc, #56]	; (800a0b8 <HAL_DMAEx_MultiBufferStart_IT+0x7e0>)
 800a07e:	429d      	cmp	r5, r3
 800a080:	bf18      	it	ne
 800a082:	428d      	cmpne	r5, r1
 800a084:	bf14      	ite	ne
 800a086:	2301      	movne	r3, #1
 800a088:	2300      	moveq	r3, #0
 800a08a:	4295      	cmp	r5, r2
 800a08c:	bf0c      	ite	eq
 800a08e:	2300      	moveq	r3, #0
 800a090:	f003 0301 	andne.w	r3, r3, #1
 800a094:	2b00      	cmp	r3, #0
 800a096:	f000 80bb 	beq.w	800a210 <HAL_DMAEx_MultiBufferStart_IT+0x938>
 800a09a:	4b03      	ldr	r3, [pc, #12]	; (800a0a8 <HAL_DMAEx_MultiBufferStart_IT+0x7d0>)
 800a09c:	429d      	cmp	r5, r3
 800a09e:	f000 80b7 	beq.w	800a210 <HAL_DMAEx_MultiBufferStart_IT+0x938>
 800a0a2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a0a6:	e60e      	b.n	8009cc6 <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
 800a0a8:	400264a0 	.word	0x400264a0
 800a0ac:	40026040 	.word	0x40026040
 800a0b0:	40026440 	.word	0x40026440
 800a0b4:	40026400 	.word	0x40026400
 800a0b8:	400260a0 	.word	0x400260a0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800a0bc:	3b48      	subs	r3, #72	; 0x48
 800a0be:	3118      	adds	r1, #24
 800a0c0:	3218      	adds	r2, #24
 800a0c2:	429d      	cmp	r5, r3
 800a0c4:	bf18      	it	ne
 800a0c6:	428d      	cmpne	r5, r1
 800a0c8:	bf14      	ite	ne
 800a0ca:	2301      	movne	r3, #1
 800a0cc:	2300      	moveq	r3, #0
 800a0ce:	4295      	cmp	r5, r2
 800a0d0:	bf0c      	ite	eq
 800a0d2:	2300      	moveq	r3, #0
 800a0d4:	f003 0301 	andne.w	r3, r3, #1
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	f000 80ab 	beq.w	800a234 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800a0de:	4b5a      	ldr	r3, [pc, #360]	; (800a248 <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 800a0e0:	429d      	cmp	r5, r3
 800a0e2:	f000 80a7 	beq.w	800a234 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 800a0e6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 800a0ea:	e619      	b.n	8009d20 <HAL_DMAEx_MultiBufferStart_IT+0x448>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800a0ec:	4b57      	ldr	r3, [pc, #348]	; (800a24c <HAL_DMAEx_MultiBufferStart_IT+0x974>)
 800a0ee:	4958      	ldr	r1, [pc, #352]	; (800a250 <HAL_DMAEx_MultiBufferStart_IT+0x978>)
 800a0f0:	4a58      	ldr	r2, [pc, #352]	; (800a254 <HAL_DMAEx_MultiBufferStart_IT+0x97c>)
 800a0f2:	429d      	cmp	r5, r3
 800a0f4:	bf18      	it	ne
 800a0f6:	428d      	cmpne	r5, r1
 800a0f8:	bf14      	ite	ne
 800a0fa:	2301      	movne	r3, #1
 800a0fc:	2300      	moveq	r3, #0
 800a0fe:	4295      	cmp	r5, r2
 800a100:	bf0c      	ite	eq
 800a102:	2300      	moveq	r3, #0
 800a104:	f003 0301 	andne.w	r3, r3, #1
 800a108:	2b00      	cmp	r3, #0
 800a10a:	f000 808a 	beq.w	800a222 <HAL_DMAEx_MultiBufferStart_IT+0x94a>
 800a10e:	4b4e      	ldr	r3, [pc, #312]	; (800a248 <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 800a110:	429d      	cmp	r5, r3
 800a112:	f000 8086 	beq.w	800a222 <HAL_DMAEx_MultiBufferStart_IT+0x94a>
 800a116:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800a11a:	e5bd      	b.n	8009c98 <HAL_DMAEx_MultiBufferStart_IT+0x3c0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800a11c:	4b4c      	ldr	r3, [pc, #304]	; (800a250 <HAL_DMAEx_MultiBufferStart_IT+0x978>)
 800a11e:	494b      	ldr	r1, [pc, #300]	; (800a24c <HAL_DMAEx_MultiBufferStart_IT+0x974>)
 800a120:	4a4c      	ldr	r2, [pc, #304]	; (800a254 <HAL_DMAEx_MultiBufferStart_IT+0x97c>)
 800a122:	429d      	cmp	r5, r3
 800a124:	bf18      	it	ne
 800a126:	428d      	cmpne	r5, r1
 800a128:	bf14      	ite	ne
 800a12a:	2301      	movne	r3, #1
 800a12c:	2300      	moveq	r3, #0
 800a12e:	4295      	cmp	r5, r2
 800a130:	bf0c      	ite	eq
 800a132:	2300      	moveq	r3, #0
 800a134:	f003 0301 	andne.w	r3, r3, #1
 800a138:	2b00      	cmp	r3, #0
 800a13a:	f000 8081 	beq.w	800a240 <HAL_DMAEx_MultiBufferStart_IT+0x968>
 800a13e:	4b42      	ldr	r3, [pc, #264]	; (800a248 <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 800a140:	429d      	cmp	r5, r3
 800a142:	d07d      	beq.n	800a240 <HAL_DMAEx_MultiBufferStart_IT+0x968>
 800a144:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a148:	e630      	b.n	8009dac <HAL_DMAEx_MultiBufferStart_IT+0x4d4>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800a14a:	4b40      	ldr	r3, [pc, #256]	; (800a24c <HAL_DMAEx_MultiBufferStart_IT+0x974>)
 800a14c:	4940      	ldr	r1, [pc, #256]	; (800a250 <HAL_DMAEx_MultiBufferStart_IT+0x978>)
 800a14e:	4a41      	ldr	r2, [pc, #260]	; (800a254 <HAL_DMAEx_MultiBufferStart_IT+0x97c>)
 800a150:	429d      	cmp	r5, r3
 800a152:	bf18      	it	ne
 800a154:	428d      	cmpne	r5, r1
 800a156:	bf14      	ite	ne
 800a158:	2301      	movne	r3, #1
 800a15a:	2300      	moveq	r3, #0
 800a15c:	4295      	cmp	r5, r2
 800a15e:	bf0c      	ite	eq
 800a160:	2300      	moveq	r3, #0
 800a162:	f003 0301 	andne.w	r3, r3, #1
 800a166:	2b00      	cmp	r3, #0
 800a168:	d058      	beq.n	800a21c <HAL_DMAEx_MultiBufferStart_IT+0x944>
 800a16a:	4b37      	ldr	r3, [pc, #220]	; (800a248 <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 800a16c:	429d      	cmp	r5, r3
 800a16e:	d055      	beq.n	800a21c <HAL_DMAEx_MultiBufferStart_IT+0x944>
 800a170:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a174:	e496      	b.n	8009aa4 <HAL_DMAEx_MultiBufferStart_IT+0x1cc>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800a176:	4b35      	ldr	r3, [pc, #212]	; (800a24c <HAL_DMAEx_MultiBufferStart_IT+0x974>)
 800a178:	4935      	ldr	r1, [pc, #212]	; (800a250 <HAL_DMAEx_MultiBufferStart_IT+0x978>)
 800a17a:	4a36      	ldr	r2, [pc, #216]	; (800a254 <HAL_DMAEx_MultiBufferStart_IT+0x97c>)
 800a17c:	429d      	cmp	r5, r3
 800a17e:	bf18      	it	ne
 800a180:	428d      	cmpne	r5, r1
 800a182:	bf14      	ite	ne
 800a184:	2301      	movne	r3, #1
 800a186:	2300      	moveq	r3, #0
 800a188:	4295      	cmp	r5, r2
 800a18a:	bf0c      	ite	eq
 800a18c:	2300      	moveq	r3, #0
 800a18e:	f003 0301 	andne.w	r3, r3, #1
 800a192:	2b00      	cmp	r3, #0
 800a194:	d048      	beq.n	800a228 <HAL_DMAEx_MultiBufferStart_IT+0x950>
 800a196:	4b2c      	ldr	r3, [pc, #176]	; (800a248 <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 800a198:	429d      	cmp	r5, r3
 800a19a:	d045      	beq.n	800a228 <HAL_DMAEx_MultiBufferStart_IT+0x950>
 800a19c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800a1a0:	e5ed      	b.n	8009d7e <HAL_DMAEx_MultiBufferStart_IT+0x4a6>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800a1a2:	4b2a      	ldr	r3, [pc, #168]	; (800a24c <HAL_DMAEx_MultiBufferStart_IT+0x974>)
 800a1a4:	492a      	ldr	r1, [pc, #168]	; (800a250 <HAL_DMAEx_MultiBufferStart_IT+0x978>)
 800a1a6:	4a2b      	ldr	r2, [pc, #172]	; (800a254 <HAL_DMAEx_MultiBufferStart_IT+0x97c>)
 800a1a8:	429d      	cmp	r5, r3
 800a1aa:	bf18      	it	ne
 800a1ac:	428d      	cmpne	r5, r1
 800a1ae:	bf14      	ite	ne
 800a1b0:	2301      	movne	r3, #1
 800a1b2:	2300      	moveq	r3, #0
 800a1b4:	4295      	cmp	r5, r2
 800a1b6:	bf0c      	ite	eq
 800a1b8:	2300      	moveq	r3, #0
 800a1ba:	f003 0301 	andne.w	r3, r3, #1
 800a1be:	b323      	cbz	r3, 800a20a <HAL_DMAEx_MultiBufferStart_IT+0x932>
 800a1c0:	4b21      	ldr	r3, [pc, #132]	; (800a248 <HAL_DMAEx_MultiBufferStart_IT+0x970>)
 800a1c2:	429d      	cmp	r5, r3
 800a1c4:	d021      	beq.n	800a20a <HAL_DMAEx_MultiBufferStart_IT+0x932>
 800a1c6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a1ca:	e44b      	b.n	8009a64 <HAL_DMAEx_MultiBufferStart_IT+0x18c>
 800a1cc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a1d0:	f7ff bbd6 	b.w	8009980 <HAL_DMAEx_MultiBufferStart_IT+0xa8>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800a1d4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800a1d8:	e671      	b.n	8009ebe <HAL_DMAEx_MultiBufferStart_IT+0x5e6>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800a1da:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800a1de:	e655      	b.n	8009e8c <HAL_DMAEx_MultiBufferStart_IT+0x5b4>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800a1e0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a1e4:	e639      	b.n	8009e5a <HAL_DMAEx_MultiBufferStart_IT+0x582>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800a1e6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a1ea:	e61c      	b.n	8009e26 <HAL_DMAEx_MultiBufferStart_IT+0x54e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800a1ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a1f0:	e40a      	b.n	8009a08 <HAL_DMAEx_MultiBufferStart_IT+0x130>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800a1f2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a1f6:	e46e      	b.n	8009ad6 <HAL_DMAEx_MultiBufferStart_IT+0x1fe>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800a1f8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800a1fc:	e4b1      	b.n	8009b62 <HAL_DMAEx_MultiBufferStart_IT+0x28a>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800a1fe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a202:	e480      	b.n	8009b06 <HAL_DMAEx_MultiBufferStart_IT+0x22e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800a204:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800a208:	e494      	b.n	8009b34 <HAL_DMAEx_MultiBufferStart_IT+0x25c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800a20a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a20e:	e429      	b.n	8009a64 <HAL_DMAEx_MultiBufferStart_IT+0x18c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800a210:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800a214:	e557      	b.n	8009cc6 <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800a216:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a21a:	e526      	b.n	8009c6a <HAL_DMAEx_MultiBufferStart_IT+0x392>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800a21c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a220:	e440      	b.n	8009aa4 <HAL_DMAEx_MultiBufferStart_IT+0x1cc>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800a222:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800a226:	e537      	b.n	8009c98 <HAL_DMAEx_MultiBufferStart_IT+0x3c0>
 800a228:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800a22c:	e5a7      	b.n	8009d7e <HAL_DMAEx_MultiBufferStart_IT+0x4a6>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800a22e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a232:	e502      	b.n	8009c3a <HAL_DMAEx_MultiBufferStart_IT+0x362>
 800a234:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a238:	e572      	b.n	8009d20 <HAL_DMAEx_MultiBufferStart_IT+0x448>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800a23a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a23e:	e587      	b.n	8009d50 <HAL_DMAEx_MultiBufferStart_IT+0x478>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800a240:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800a244:	e5b2      	b.n	8009dac <HAL_DMAEx_MultiBufferStart_IT+0x4d4>
 800a246:	bf00      	nop
 800a248:	400264a0 	.word	0x400264a0
 800a24c:	40026040 	.word	0x40026040
 800a250:	40026440 	.word	0x40026440
 800a254:	400260a0 	.word	0x400260a0

0800a258 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 800a258:	b570      	push	{r4, r5, r6, lr}
 800a25a:	4604      	mov	r4, r0
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 800a25c:	2900      	cmp	r1, #0
 800a25e:	d15b      	bne.n	800a318 <ETH_MACDMAConfig+0xc0>
                       macinit.Jabber | 
                       macinit.InterFrameGap |
                       macinit.CarrierSense |
                       (heth->Init).Speed | 
                       macinit.ReceiveOwn |
                       macinit.LoopbackMode |
 800a260:	e9d0 3102 	ldrd	r3, r1, [r0, #8]
 800a264:	4319      	orrs	r1, r3
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800a266:	69e3      	ldr	r3, [r4, #28]
 800a268:	b90b      	cbnz	r3, 800a26e <ETH_MACDMAConfig+0x16>
                       (heth->Init).DuplexMode | 
 800a26a:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  tmpreg = (heth->Instance)->MACCR;
 800a26e:	6822      	ldr	r2, [r4, #0]
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800a270:	2001      	movs	r0, #1
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 800a272:	4b2e      	ldr	r3, [pc, #184]	; (800a32c <ETH_MACDMAConfig+0xd4>)
  tmpreg = (heth->Instance)->MACCR;
 800a274:	6815      	ldr	r5, [r2, #0]
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 800a276:	402b      	ands	r3, r5
 800a278:	430b      	orrs	r3, r1
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 800a27a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800a27e:	6013      	str	r3, [r2, #0]
  tmpreg = (heth->Instance)->MACCR;
 800a280:	6815      	ldr	r5, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800a282:	f7fd ffbb 	bl	80081fc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 800a286:	6823      	ldr	r3, [r4, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800a288:	2240      	movs	r2, #64	; 0x40
                                        macinit.UnicastFramesFilter);
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800a28a:	2001      	movs	r0, #1
  (heth->Instance)->MACCR = tmpreg; 
 800a28c:	601d      	str	r5, [r3, #0]
   (heth->Instance)->MACFFR = tmpreg;
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800a28e:	2500      	movs	r5, #0
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800a290:	605a      	str	r2, [r3, #4]
   tmpreg = (heth->Instance)->MACFFR;
 800a292:	685e      	ldr	r6, [r3, #4]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800a294:	f7fd ffb2 	bl	80081fc <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 800a298:	6823      	ldr	r3, [r4, #0]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800a29a:	f64f 7141 	movw	r1, #65345	; 0xff41
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800a29e:	2001      	movs	r0, #1
   (heth->Instance)->MACFFR = tmpreg;
 800a2a0:	605e      	str	r6, [r3, #4]
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800a2a2:	609d      	str	r5, [r3, #8]
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 800a2a4:	60dd      	str	r5, [r3, #12]
   tmpreg = (heth->Instance)->MACFCR;
 800a2a6:	699a      	ldr	r2, [r3, #24]
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800a2a8:	400a      	ands	r2, r1
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800a2aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 800a2ae:	619a      	str	r2, [r3, #24]
   tmpreg = (heth->Instance)->MACFCR;
 800a2b0:	699e      	ldr	r6, [r3, #24]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800a2b2:	f7fd ffa3 	bl	80081fc <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 800a2b6:	6823      	ldr	r3, [r4, #0]
                                            macinit.VLANTagIdentifier);
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800a2b8:	2001      	movs	r0, #1
   (heth->Instance)->MACFCR = tmpreg;
 800a2ba:	619e      	str	r6, [r3, #24]
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 800a2bc:	61dd      	str	r5, [r3, #28]
    tmpreg = (heth->Instance)->MACVLANTR;
 800a2be:	69dd      	ldr	r5, [r3, #28]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800a2c0:	f7fd ff9c 	bl	80081fc <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 800a2c4:	6820      	ldr	r0, [r4, #0]
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 800a2c6:	491a      	ldr	r1, [pc, #104]	; (800a330 <ETH_MACDMAConfig+0xd8>)
    tmpreg = (heth->Instance)->DMAOMR;
 800a2c8:	f500 5380 	add.w	r3, r0, #4096	; 0x1000
    (heth->Instance)->MACVLANTR = tmpreg;
 800a2cc:	61c5      	str	r5, [r0, #28]
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800a2ce:	4a19      	ldr	r2, [pc, #100]	; (800a334 <ETH_MACDMAConfig+0xdc>)
    tmpreg = (heth->Instance)->DMAOMR;
 800a2d0:	6998      	ldr	r0, [r3, #24]
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 800a2d2:	4001      	ands	r1, r0
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800a2d4:	2001      	movs	r0, #1
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800a2d6:	430a      	orrs	r2, r1
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 800a2d8:	619a      	str	r2, [r3, #24]
    tmpreg = (heth->Instance)->DMAOMR;
 800a2da:	699d      	ldr	r5, [r3, #24]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800a2dc:	f7fd ff8e 	bl	80081fc <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 800a2e0:	6823      	ldr	r3, [r4, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800a2e2:	2001      	movs	r0, #1
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800a2e4:	4a14      	ldr	r2, [pc, #80]	; (800a338 <ETH_MACDMAConfig+0xe0>)
    (heth->Instance)->DMAOMR = tmpreg;
 800a2e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a2ea:	619d      	str	r5, [r3, #24]
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800a2ec:	601a      	str	r2, [r3, #0]
     tmpreg = (heth->Instance)->DMABMR;
 800a2ee:	681d      	ldr	r5, [r3, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800a2f0:	f7fd ff84 	bl	80081fc <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 800a2f4:	6823      	ldr	r3, [r4, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800a2f6:	69a2      	ldr	r2, [r4, #24]
     (heth->Instance)->DMABMR = tmpreg;
 800a2f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800a2fc:	2a01      	cmp	r2, #1
     (heth->Instance)->DMABMR = tmpreg;
 800a2fe:	601d      	str	r5, [r3, #0]
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800a300:	d103      	bne.n	800a30a <ETH_MACDMAConfig+0xb2>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 800a302:	69d9      	ldr	r1, [r3, #28]
 800a304:	4a0d      	ldr	r2, [pc, #52]	; (800a33c <ETH_MACDMAConfig+0xe4>)
 800a306:	430a      	orrs	r2, r1
 800a308:	61da      	str	r2, [r3, #28]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800a30a:	6962      	ldr	r2, [r4, #20]
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 800a30c:	4b0c      	ldr	r3, [pc, #48]	; (800a340 <ETH_MACDMAConfig+0xe8>)
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 800a30e:	8891      	ldrh	r1, [r2, #4]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 800a310:	6419      	str	r1, [r3, #64]	; 0x40
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 800a312:	6812      	ldr	r2, [r2, #0]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 800a314:	645a      	str	r2, [r3, #68]	; 0x44
}
 800a316:	bd70      	pop	{r4, r5, r6, pc}
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800a318:	f44f 6200 	mov.w	r2, #2048	; 0x800
    (heth->Init).Speed = ETH_SPEED_100M;
 800a31c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a320:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 800a324:	e9c0 3202 	strd	r3, r2, [r0, #8]
 800a328:	e79d      	b.n	800a266 <ETH_MACDMAConfig+0xe>
 800a32a:	bf00      	nop
 800a32c:	ff20810f 	.word	0xff20810f
 800a330:	f8de3f23 	.word	0xf8de3f23
 800a334:	02200004 	.word	0x02200004
 800a338:	02c12080 	.word	0x02c12080
 800a33c:	00010040 	.word	0x00010040
 800a340:	40028000 	.word	0x40028000

0800a344 <HAL_ETH_DMATxDescListInit>:
{
 800a344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a348:	4680      	mov	r8, r0
  __HAL_LOCK(heth);
 800a34a:	f890 0045 	ldrb.w	r0, [r0, #69]	; 0x45
 800a34e:	2801      	cmp	r0, #1
 800a350:	d03b      	beq.n	800a3ca <HAL_ETH_DMATxDescListInit+0x86>
 800a352:	f04f 0c01 	mov.w	ip, #1
  heth->State = HAL_ETH_STATE_BUSY;
 800a356:	2002      	movs	r0, #2
  heth->TxDesc = DMATxDescTab;
 800a358:	f8c8 102c 	str.w	r1, [r8, #44]	; 0x2c
  __HAL_LOCK(heth);
 800a35c:	f888 c045 	strb.w	ip, [r8, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 800a360:	f888 0044 	strb.w	r0, [r8, #68]	; 0x44
  for(i=0; i < TxBuffCount; i++)
 800a364:	b31b      	cbz	r3, 800a3ae <HAL_ETH_DMATxDescListInit+0x6a>
 800a366:	4614      	mov	r4, r2
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800a368:	f8d8 a01c 	ldr.w	sl, [r8, #28]
    if(i < (TxBuffCount-1))
 800a36c:	f103 39ff 	add.w	r9, r3, #4294967295
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 800a370:	460a      	mov	r2, r1
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 800a372:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    if(i < (TxBuffCount-1))
 800a376:	f10c 36ff 	add.w	r6, ip, #4294967295
 800a37a:	f102 0e20 	add.w	lr, r2, #32
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 800a37e:	460d      	mov	r5, r1
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 800a380:	6010      	str	r0, [r2, #0]
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 800a382:	6094      	str	r4, [r2, #8]
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800a384:	f1ba 0f00 	cmp.w	sl, #0
 800a388:	d103      	bne.n	800a392 <HAL_ETH_DMATxDescListInit+0x4e>
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 800a38a:	6817      	ldr	r7, [r2, #0]
 800a38c:	f447 0740 	orr.w	r7, r7, #12582912	; 0xc00000
 800a390:	6017      	str	r7, [r2, #0]
    if(i < (TxBuffCount-1))
 800a392:	454e      	cmp	r6, r9
  for(i=0; i < TxBuffCount; i++)
 800a394:	f204 54f4 	addw	r4, r4, #1524	; 0x5f4
 800a398:	bf34      	ite	cc
 800a39a:	4675      	movcc	r5, lr
 800a39c:	f102 0e20 	addcs.w	lr, r2, #32
 800a3a0:	4563      	cmp	r3, ip
 800a3a2:	60d5      	str	r5, [r2, #12]
 800a3a4:	f10c 0501 	add.w	r5, ip, #1
 800a3a8:	4672      	mov	r2, lr
 800a3aa:	46ac      	mov	ip, r5
 800a3ac:	d8e3      	bhi.n	800a376 <HAL_ETH_DMATxDescListInit+0x32>
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 800a3ae:	f8d8 3000 	ldr.w	r3, [r8]
  __HAL_UNLOCK(heth);
 800a3b2:	2200      	movs	r2, #0
  heth->State= HAL_ETH_STATE_READY;
 800a3b4:	2001      	movs	r0, #1
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 800a3b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a3ba:	6119      	str	r1, [r3, #16]
  heth->State= HAL_ETH_STATE_READY;
 800a3bc:	f888 0044 	strb.w	r0, [r8, #68]	; 0x44
  return HAL_OK;
 800a3c0:	4610      	mov	r0, r2
  __HAL_UNLOCK(heth);
 800a3c2:	f888 2045 	strb.w	r2, [r8, #69]	; 0x45
}
 800a3c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(heth);
 800a3ca:	2002      	movs	r0, #2
}
 800a3cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a3d0 <HAL_ETH_DMARxDescListInit>:
{
 800a3d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3d4:	4606      	mov	r6, r0
  __HAL_LOCK(heth);
 800a3d6:	f890 0045 	ldrb.w	r0, [r0, #69]	; 0x45
 800a3da:	2801      	cmp	r0, #1
 800a3dc:	d033      	beq.n	800a446 <HAL_ETH_DMARxDescListInit+0x76>
 800a3de:	f04f 0c01 	mov.w	ip, #1
  heth->State = HAL_ETH_STATE_BUSY;
 800a3e2:	2002      	movs	r0, #2
  heth->RxDesc = DMARxDescTab; 
 800a3e4:	62b1      	str	r1, [r6, #40]	; 0x28
  __HAL_LOCK(heth);
 800a3e6:	f886 c045 	strb.w	ip, [r6, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 800a3ea:	f886 0044 	strb.w	r0, [r6, #68]	; 0x44
  for(i=0; i < RxBuffCount; i++)
 800a3ee:	b1eb      	cbz	r3, 800a42c <HAL_ETH_DMARxDescListInit+0x5c>
 800a3f0:	4614      	mov	r4, r2
    if(i < (RxBuffCount-1))
 800a3f2:	f103 38ff 	add.w	r8, r3, #4294967295
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 800a3f6:	460a      	mov	r2, r1
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800a3f8:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 800a3fc:	f244 50f4 	movw	r0, #17908	; 0x45f4
    if(i < (RxBuffCount-1))
 800a400:	f10c 3eff 	add.w	lr, ip, #4294967295
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 800a404:	460d      	mov	r5, r1
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 800a406:	6094      	str	r4, [r2, #8]
  for(i=0; i < RxBuffCount; i++)
 800a408:	f204 54f4 	addw	r4, r4, #1524	; 0x5f4
    if(i < (RxBuffCount-1))
 800a40c:	45c6      	cmp	lr, r8
 800a40e:	f102 0e20 	add.w	lr, r2, #32
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800a412:	6017      	str	r7, [r2, #0]
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 800a414:	bf34      	ite	cc
 800a416:	4675      	movcc	r5, lr
 800a418:	f102 0e20 	addcs.w	lr, r2, #32
  for(i=0; i < RxBuffCount; i++)
 800a41c:	4563      	cmp	r3, ip
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 800a41e:	6050      	str	r0, [r2, #4]
    if(i < (RxBuffCount-1))
 800a420:	60d5      	str	r5, [r2, #12]
  for(i=0; i < RxBuffCount; i++)
 800a422:	f10c 0501 	add.w	r5, ip, #1
 800a426:	4672      	mov	r2, lr
 800a428:	46ac      	mov	ip, r5
 800a42a:	d8e9      	bhi.n	800a400 <HAL_ETH_DMARxDescListInit+0x30>
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 800a42c:	6833      	ldr	r3, [r6, #0]
  __HAL_UNLOCK(heth);
 800a42e:	2200      	movs	r2, #0
  heth->State= HAL_ETH_STATE_READY;
 800a430:	2001      	movs	r0, #1
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 800a432:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a436:	60d9      	str	r1, [r3, #12]
  heth->State= HAL_ETH_STATE_READY;
 800a438:	f886 0044 	strb.w	r0, [r6, #68]	; 0x44
  return HAL_OK;
 800a43c:	4610      	mov	r0, r2
  __HAL_UNLOCK(heth);
 800a43e:	f886 2045 	strb.w	r2, [r6, #69]	; 0x45
}
 800a442:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(heth);
 800a446:	2002      	movs	r0, #2
}
 800a448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a44c <HAL_ETH_TransmitFrame>:
  __HAL_LOCK(heth);
 800a44c:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800a450:	2b01      	cmp	r3, #1
 800a452:	d078      	beq.n	800a546 <HAL_ETH_TransmitFrame+0xfa>
 800a454:	f04f 0c01 	mov.w	ip, #1
  heth->State = HAL_ETH_STATE_BUSY;
 800a458:	2302      	movs	r3, #2
 800a45a:	4602      	mov	r2, r0
  __HAL_LOCK(heth);
 800a45c:	f880 c045 	strb.w	ip, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 800a460:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  if (FrameLength == 0) 
 800a464:	2900      	cmp	r1, #0
 800a466:	d03c      	beq.n	800a4e2 <HAL_ETH_TransmitFrame+0x96>
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800a468:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800a46a:	6818      	ldr	r0, [r3, #0]
 800a46c:	2800      	cmp	r0, #0
 800a46e:	db60      	blt.n	800a532 <HAL_ETH_TransmitFrame+0xe6>
  if (FrameLength > ETH_TX_BUF_SIZE)
 800a470:	f240 50f4 	movw	r0, #1524	; 0x5f4
 800a474:	4281      	cmp	r1, r0
{
 800a476:	b530      	push	{r4, r5, lr}
  if (FrameLength > ETH_TX_BUF_SIZE)
 800a478:	d93c      	bls.n	800a4f4 <HAL_ETH_TransmitFrame+0xa8>
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 800a47a:	4c34      	ldr	r4, [pc, #208]	; (800a54c <HAL_ETH_TransmitFrame+0x100>)
 800a47c:	fba4 4c01 	umull	r4, ip, r4, r1
 800a480:	ea4f 2c9c 	mov.w	ip, ip, lsr #10
    if (FrameLength % ETH_TX_BUF_SIZE) 
 800a484:	fb00 101c 	mls	r0, r0, ip, r1
 800a488:	2800      	cmp	r0, #0
 800a48a:	d030      	beq.n	800a4ee <HAL_ETH_TransmitFrame+0xa2>
      bufcount++;
 800a48c:	f10c 0c01 	add.w	ip, ip, #1
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 800a490:	482f      	ldr	r0, [pc, #188]	; (800a550 <HAL_ETH_TransmitFrame+0x104>)
 800a492:	f201 51f4 	addw	r1, r1, #1524	; 0x5f4
    for (i=0; i< bufcount; i++)
 800a496:	2400      	movs	r4, #0
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800a498:	f240 55f4 	movw	r5, #1524	; 0x5f4
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 800a49c:	fb00 110c 	mla	r1, r0, ip, r1
      if (i == (bufcount-1))
 800a4a0:	f10c 3eff 	add.w	lr, ip, #4294967295
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 800a4a4:	f3c1 010c 	ubfx	r1, r1, #0, #13
 800a4a8:	e00f      	b.n	800a4ca <HAL_ETH_TransmitFrame+0x7e>
      if (i == (bufcount-1))
 800a4aa:	45a6      	cmp	lr, r4
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800a4ac:	605d      	str	r5, [r3, #4]
      if (i == (bufcount-1))
 800a4ae:	d104      	bne.n	800a4ba <HAL_ETH_TransmitFrame+0x6e>
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 800a4b0:	6818      	ldr	r0, [r3, #0]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 800a4b2:	6059      	str	r1, [r3, #4]
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 800a4b4:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
 800a4b8:	6018      	str	r0, [r3, #0]
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800a4ba:	6818      	ldr	r0, [r3, #0]
    for (i=0; i< bufcount; i++)
 800a4bc:	3401      	adds	r4, #1
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800a4be:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
    for (i=0; i< bufcount; i++)
 800a4c2:	4564      	cmp	r4, ip
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800a4c4:	6018      	str	r0, [r3, #0]
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800a4c6:	68db      	ldr	r3, [r3, #12]
    for (i=0; i< bufcount; i++)
 800a4c8:	d03b      	beq.n	800a542 <HAL_ETH_TransmitFrame+0xf6>
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 800a4ca:	6818      	ldr	r0, [r3, #0]
 800a4cc:	f020 5040 	bic.w	r0, r0, #805306368	; 0x30000000
 800a4d0:	6018      	str	r0, [r3, #0]
      if (i == 0) 
 800a4d2:	2c00      	cmp	r4, #0
 800a4d4:	d1e9      	bne.n	800a4aa <HAL_ETH_TransmitFrame+0x5e>
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 800a4d6:	6818      	ldr	r0, [r3, #0]
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800a4d8:	605d      	str	r5, [r3, #4]
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 800a4da:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 800a4de:	6018      	str	r0, [r3, #0]
      if (i == (bufcount-1))
 800a4e0:	e7eb      	b.n	800a4ba <HAL_ETH_TransmitFrame+0x6e>
    return  HAL_ERROR;                                    
 800a4e2:	4660      	mov	r0, ip
    heth->State = HAL_ETH_STATE_READY;
 800a4e4:	f882 c044 	strb.w	ip, [r2, #68]	; 0x44
    __HAL_UNLOCK(heth);
 800a4e8:	f882 1045 	strb.w	r1, [r2, #69]	; 0x45
    return  HAL_ERROR;                                    
 800a4ec:	4770      	bx	lr
  if (bufcount == 1)
 800a4ee:	f1bc 0f01 	cmp.w	ip, #1
 800a4f2:	d1cd      	bne.n	800a490 <HAL_ETH_TransmitFrame+0x44>
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 800a4f4:	6818      	ldr	r0, [r3, #0]
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 800a4f6:	f3c1 010c 	ubfx	r1, r1, #0, #13
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800a4fa:	68dc      	ldr	r4, [r3, #12]
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 800a4fc:	f040 5040 	orr.w	r0, r0, #805306368	; 0x30000000
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 800a500:	6059      	str	r1, [r3, #4]
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 800a502:	6018      	str	r0, [r3, #0]
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800a504:	6819      	ldr	r1, [r3, #0]
 800a506:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800a50a:	6019      	str	r1, [r3, #0]
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800a50c:	62d4      	str	r4, [r2, #44]	; 0x2c
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800a50e:	6813      	ldr	r3, [r2, #0]
 800a510:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a514:	6959      	ldr	r1, [r3, #20]
 800a516:	0749      	lsls	r1, r1, #29
 800a518:	d503      	bpl.n	800a522 <HAL_ETH_TransmitFrame+0xd6>
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800a51a:	2004      	movs	r0, #4
    (heth->Instance)->DMATPDR = 0;
 800a51c:	2100      	movs	r1, #0
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800a51e:	6158      	str	r0, [r3, #20]
    (heth->Instance)->DMATPDR = 0;
 800a520:	6059      	str	r1, [r3, #4]
  __HAL_UNLOCK(heth);
 800a522:	2300      	movs	r3, #0
  heth->State = HAL_ETH_STATE_READY;
 800a524:	2101      	movs	r1, #1
  return HAL_OK;
 800a526:	4618      	mov	r0, r3
  heth->State = HAL_ETH_STATE_READY;
 800a528:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800a52c:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
}
 800a530:	bd30      	pop	{r4, r5, pc}
    heth->State = HAL_ETH_STATE_BUSY_TX;
 800a532:	2112      	movs	r1, #18
    __HAL_UNLOCK(heth);
 800a534:	2300      	movs	r3, #0
    return HAL_ERROR;
 800a536:	4660      	mov	r0, ip
    heth->State = HAL_ETH_STATE_BUSY_TX;
 800a538:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
    __HAL_UNLOCK(heth);
 800a53c:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
    return HAL_ERROR;
 800a540:	4770      	bx	lr
 800a542:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a544:	e7e3      	b.n	800a50e <HAL_ETH_TransmitFrame+0xc2>
  __HAL_LOCK(heth);
 800a546:	2002      	movs	r0, #2
}
 800a548:	4770      	bx	lr
 800a54a:	bf00      	nop
 800a54c:	ac02b00b 	.word	0xac02b00b
 800a550:	fffffa0c 	.word	0xfffffa0c

0800a554 <HAL_ETH_GetReceivedFrame_IT>:
  __HAL_LOCK(heth);
 800a554:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800a558:	2b01      	cmp	r3, #1
 800a55a:	d02f      	beq.n	800a5bc <HAL_ETH_GetReceivedFrame_IT+0x68>
  heth->State = HAL_ETH_STATE_BUSY;
 800a55c:	2102      	movs	r1, #2
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800a55e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a560:	4602      	mov	r2, r0
{
 800a562:	b430      	push	{r4, r5}
  __HAL_LOCK(heth);
 800a564:	2401      	movs	r4, #1
  heth->State = HAL_ETH_STATE_BUSY;
 800a566:	f880 1044 	strb.w	r1, [r0, #68]	; 0x44
  __HAL_LOCK(heth);
 800a56a:	f880 4045 	strb.w	r4, [r0, #69]	; 0x45
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800a56e:	6819      	ldr	r1, [r3, #0]
 800a570:	2900      	cmp	r1, #0
 800a572:	db15      	blt.n	800a5a0 <HAL_ETH_GetReceivedFrame_IT+0x4c>
  uint32_t descriptorscancounter = 0;
 800a574:	2000      	movs	r0, #0
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 800a576:	6819      	ldr	r1, [r3, #0]
    descriptorscancounter++;
 800a578:	3001      	adds	r0, #1
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 800a57a:	f401 7140 	and.w	r1, r1, #768	; 0x300
 800a57e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a582:	d016      	beq.n	800a5b2 <HAL_ETH_GetReceivedFrame_IT+0x5e>
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 800a584:	6819      	ldr	r1, [r3, #0]
 800a586:	f411 7f40 	tst.w	r1, #768	; 0x300
      (heth->RxFrameInfos.SegCount)++;
 800a58a:	6b91      	ldr	r1, [r2, #56]	; 0x38
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 800a58c:	d118      	bne.n	800a5c0 <HAL_ETH_GetReceivedFrame_IT+0x6c>
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 800a58e:	68db      	ldr	r3, [r3, #12]
      (heth->RxFrameInfos.SegCount)++;
 800a590:	3101      	adds	r1, #1
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 800a592:	6293      	str	r3, [r2, #40]	; 0x28
      (heth->RxFrameInfos.SegCount)++;
 800a594:	6391      	str	r1, [r2, #56]	; 0x38
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800a596:	6819      	ldr	r1, [r3, #0]
 800a598:	2900      	cmp	r1, #0
 800a59a:	db01      	blt.n	800a5a0 <HAL_ETH_GetReceivedFrame_IT+0x4c>
 800a59c:	2804      	cmp	r0, #4
 800a59e:	d1ea      	bne.n	800a576 <HAL_ETH_GetReceivedFrame_IT+0x22>
  heth->State = HAL_ETH_STATE_READY;
 800a5a0:	2301      	movs	r3, #1
  __HAL_UNLOCK(heth);
 800a5a2:	2100      	movs	r1, #0
  return HAL_ERROR;
 800a5a4:	4618      	mov	r0, r3
  heth->State = HAL_ETH_STATE_READY;
 800a5a6:	f882 3044 	strb.w	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800a5aa:	f882 1045 	strb.w	r1, [r2, #69]	; 0x45
}
 800a5ae:	bc30      	pop	{r4, r5}
 800a5b0:	4770      	bx	lr
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800a5b2:	6313      	str	r3, [r2, #48]	; 0x30
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800a5b4:	68db      	ldr	r3, [r3, #12]
      heth->RxFrameInfos.SegCount = 1;   
 800a5b6:	6394      	str	r4, [r2, #56]	; 0x38
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800a5b8:	6293      	str	r3, [r2, #40]	; 0x28
 800a5ba:	e7ec      	b.n	800a596 <HAL_ETH_GetReceivedFrame_IT+0x42>
  __HAL_LOCK(heth);
 800a5bc:	2002      	movs	r0, #2
}
 800a5be:	4770      	bx	lr
      (heth->RxFrameInfos.SegCount)++;
 800a5c0:	3101      	adds	r1, #1
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 800a5c2:	6353      	str	r3, [r2, #52]	; 0x34
      if ((heth->RxFrameInfos.SegCount) == 1)
 800a5c4:	2901      	cmp	r1, #1
      (heth->RxFrameInfos.SegCount)++;
 800a5c6:	6391      	str	r1, [r2, #56]	; 0x38
      if ((heth->RxFrameInfos.SegCount) == 1)
 800a5c8:	d011      	beq.n	800a5ee <HAL_ETH_GetReceivedFrame_IT+0x9a>
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 800a5ca:	6b10      	ldr	r0, [r2, #48]	; 0x30
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 800a5cc:	6819      	ldr	r1, [r3, #0]
      __HAL_UNLOCK(heth);
 800a5ce:	2400      	movs	r4, #0
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 800a5d0:	6885      	ldr	r5, [r0, #8]
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800a5d2:	68d8      	ldr	r0, [r3, #12]
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 800a5d4:	f3c1 430d 	ubfx	r3, r1, #16, #14
      heth->State = HAL_ETH_STATE_READY;
 800a5d8:	2101      	movs	r1, #1
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 800a5da:	6415      	str	r5, [r2, #64]	; 0x40
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 800a5dc:	3b04      	subs	r3, #4
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800a5de:	6290      	str	r0, [r2, #40]	; 0x28
      heth->State = HAL_ETH_STATE_READY;
 800a5e0:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
      return HAL_OK;
 800a5e4:	4620      	mov	r0, r4
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 800a5e6:	63d3      	str	r3, [r2, #60]	; 0x3c
      __HAL_UNLOCK(heth);
 800a5e8:	f882 4045 	strb.w	r4, [r2, #69]	; 0x45
      return HAL_OK;
 800a5ec:	e7df      	b.n	800a5ae <HAL_ETH_GetReceivedFrame_IT+0x5a>
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	6313      	str	r3, [r2, #48]	; 0x30
 800a5f2:	e7eb      	b.n	800a5cc <HAL_ETH_GetReceivedFrame_IT+0x78>

0800a5f4 <HAL_ETH_TxCpltCallback>:
 800a5f4:	4770      	bx	lr
 800a5f6:	bf00      	nop

0800a5f8 <HAL_ETH_ErrorCallback>:
 800a5f8:	4770      	bx	lr
 800a5fa:	bf00      	nop

0800a5fc <HAL_ETH_IRQHandler>:
{
 800a5fc:	b538      	push	{r3, r4, r5, lr}
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 800a5fe:	6803      	ldr	r3, [r0, #0]
{
 800a600:	4604      	mov	r4, r0
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 800a602:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a606:	695d      	ldr	r5, [r3, #20]
 800a608:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 800a60c:	d125      	bne.n	800a65a <HAL_ETH_IRQHandler+0x5e>
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 800a60e:	695a      	ldr	r2, [r3, #20]
 800a610:	07d2      	lsls	r2, r2, #31
 800a612:	d416      	bmi.n	800a642 <HAL_ETH_IRQHandler+0x46>
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 800a614:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a618:	615a      	str	r2, [r3, #20]
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 800a61a:	695b      	ldr	r3, [r3, #20]
 800a61c:	041b      	lsls	r3, r3, #16
 800a61e:	d400      	bmi.n	800a622 <HAL_ETH_IRQHandler+0x26>
}
 800a620:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ETH_ErrorCallback(heth);
 800a622:	4620      	mov	r0, r4
 800a624:	f7ff ffe8 	bl	800a5f8 <HAL_ETH_ErrorCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800a628:	6823      	ldr	r3, [r4, #0]
 800a62a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    heth->State = HAL_ETH_STATE_READY;
 800a62e:	2101      	movs	r1, #1
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800a630:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
    __HAL_UNLOCK(heth);
 800a634:	2200      	movs	r2, #0
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800a636:	6158      	str	r0, [r3, #20]
    heth->State = HAL_ETH_STATE_READY;
 800a638:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 800a63c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
}
 800a640:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ETH_TxCpltCallback(heth);
 800a642:	f7ff ffd7 	bl	800a5f4 <HAL_ETH_TxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 800a646:	6823      	ldr	r3, [r4, #0]
 800a648:	2201      	movs	r2, #1
 800a64a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a64e:	615a      	str	r2, [r3, #20]
    heth->State = HAL_ETH_STATE_READY;
 800a650:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 800a654:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 800a658:	e7dc      	b.n	800a614 <HAL_ETH_IRQHandler+0x18>
    HAL_ETH_RxCpltCallback(heth);
 800a65a:	f009 ff4f 	bl	80144fc <HAL_ETH_RxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 800a65e:	6823      	ldr	r3, [r4, #0]
 800a660:	2040      	movs	r0, #64	; 0x40
    heth->State = HAL_ETH_STATE_READY;
 800a662:	2101      	movs	r1, #1
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 800a664:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
    __HAL_UNLOCK(heth);
 800a668:	2200      	movs	r2, #0
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 800a66a:	6158      	str	r0, [r3, #20]
    heth->State = HAL_ETH_STATE_READY;
 800a66c:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 800a670:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800a674:	e7ce      	b.n	800a614 <HAL_ETH_IRQHandler+0x18>
 800a676:	bf00      	nop

0800a678 <HAL_ETH_ReadPHYRegister>:
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 800a678:	8a03      	ldrh	r3, [r0, #16]
 800a67a:	2b20      	cmp	r3, #32
{
 800a67c:	b570      	push	{r4, r5, r6, lr}
 800a67e:	4604      	mov	r4, r0
 800a680:	460e      	mov	r6, r1
 800a682:	4615      	mov	r5, r2
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 800a684:	d834      	bhi.n	800a6f0 <HAL_ETH_ReadPHYRegister+0x78>
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800a686:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a68a:	2b82      	cmp	r3, #130	; 0x82
 800a68c:	d039      	beq.n	800a702 <HAL_ETH_ReadPHYRegister+0x8a>
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800a68e:	2382      	movs	r3, #130	; 0x82
  tmpreg = heth->Instance->MACMIIAR;
 800a690:	6820      	ldr	r0, [r4, #0]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 800a692:	01b1      	lsls	r1, r6, #6
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800a694:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800a698:	8a23      	ldrh	r3, [r4, #16]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 800a69a:	f401 61f8 	and.w	r1, r1, #1984	; 0x7c0
  tmpreg = heth->Instance->MACMIIAR;
 800a69e:	6902      	ldr	r2, [r0, #16]
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800a6a0:	02db      	lsls	r3, r3, #11
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800a6a2:	f002 021c 	and.w	r2, r2, #28
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800a6a6:	b29b      	uxth	r3, r3
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 800a6a8:	430b      	orrs	r3, r1
 800a6aa:	4313      	orrs	r3, r2
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 800a6ac:	f043 0301 	orr.w	r3, r3, #1
  heth->Instance->MACMIIAR = tmpreg;
 800a6b0:	6103      	str	r3, [r0, #16]
  tickstart = HAL_GetTick();
 800a6b2:	f7fd fd9d 	bl	80081f0 <HAL_GetTick>
 800a6b6:	4606      	mov	r6, r0
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800a6b8:	e004      	b.n	800a6c4 <HAL_ETH_ReadPHYRegister+0x4c>
    tmpreg = heth->Instance->MACMIIAR;
 800a6ba:	6821      	ldr	r1, [r4, #0]
 800a6bc:	690b      	ldr	r3, [r1, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800a6be:	f013 0301 	ands.w	r3, r3, #1
 800a6c2:	d00d      	beq.n	800a6e0 <HAL_ETH_ReadPHYRegister+0x68>
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 800a6c4:	f7fd fd94 	bl	80081f0 <HAL_GetTick>
 800a6c8:	1b83      	subs	r3, r0, r6
 800a6ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a6ce:	d3f4      	bcc.n	800a6ba <HAL_ETH_ReadPHYRegister+0x42>
      heth->State= HAL_ETH_STATE_READY;
 800a6d0:	2201      	movs	r2, #1
      __HAL_UNLOCK(heth);
 800a6d2:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 800a6d4:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 800a6d6:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 800a6da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 800a6de:	bd70      	pop	{r4, r5, r6, pc}
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800a6e0:	694a      	ldr	r2, [r1, #20]
  heth->State = HAL_ETH_STATE_READY;
 800a6e2:	2101      	movs	r1, #1
  return HAL_OK;
 800a6e4:	4618      	mov	r0, r3
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800a6e6:	b292      	uxth	r2, r2
 800a6e8:	602a      	str	r2, [r5, #0]
  heth->State = HAL_ETH_STATE_READY;
 800a6ea:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
}
 800a6ee:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 800a6f0:	f240 5116 	movw	r1, #1302	; 0x516
 800a6f4:	4804      	ldr	r0, [pc, #16]	; (800a708 <HAL_ETH_ReadPHYRegister+0x90>)
 800a6f6:	f7fa fc79 	bl	8004fec <assert_failed>
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800a6fa:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a6fe:	2b82      	cmp	r3, #130	; 0x82
 800a700:	d1c5      	bne.n	800a68e <HAL_ETH_ReadPHYRegister+0x16>
    return HAL_BUSY;
 800a702:	2002      	movs	r0, #2
}
 800a704:	bd70      	pop	{r4, r5, r6, pc}
 800a706:	bf00      	nop
 800a708:	0802c9d8 	.word	0x0802c9d8

0800a70c <HAL_ETH_WritePHYRegister>:
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 800a70c:	8a03      	ldrh	r3, [r0, #16]
 800a70e:	2b20      	cmp	r3, #32
{
 800a710:	b570      	push	{r4, r5, r6, lr}
 800a712:	4604      	mov	r4, r0
 800a714:	460d      	mov	r5, r1
 800a716:	4616      	mov	r6, r2
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 800a718:	d833      	bhi.n	800a782 <HAL_ETH_WritePHYRegister+0x76>
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 800a71a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a71e:	2b42      	cmp	r3, #66	; 0x42
 800a720:	d038      	beq.n	800a794 <HAL_ETH_WritePHYRegister+0x88>
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800a722:	2342      	movs	r3, #66	; 0x42
  tmpreg = heth->Instance->MACMIIAR;
 800a724:	6820      	ldr	r0, [r4, #0]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 800a726:	01a9      	lsls	r1, r5, #6
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800a728:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  tmpreg = heth->Instance->MACMIIAR;
 800a72c:	b2b6      	uxth	r6, r6
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800a72e:	8a23      	ldrh	r3, [r4, #16]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 800a730:	f401 61f8 	and.w	r1, r1, #1984	; 0x7c0
  tmpreg = heth->Instance->MACMIIAR;
 800a734:	6905      	ldr	r5, [r0, #16]
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800a736:	02db      	lsls	r3, r3, #11
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800a738:	6146      	str	r6, [r0, #20]
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800a73a:	f005 051c 	and.w	r5, r5, #28
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800a73e:	b29b      	uxth	r3, r3
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 800a740:	430b      	orrs	r3, r1
 800a742:	432b      	orrs	r3, r5
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 800a744:	f043 0303 	orr.w	r3, r3, #3
  heth->Instance->MACMIIAR = tmpreg;
 800a748:	6103      	str	r3, [r0, #16]
  tickstart = HAL_GetTick();
 800a74a:	f7fd fd51 	bl	80081f0 <HAL_GetTick>
 800a74e:	4605      	mov	r5, r0
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800a750:	e004      	b.n	800a75c <HAL_ETH_WritePHYRegister+0x50>
    tmpreg = heth->Instance->MACMIIAR;
 800a752:	6823      	ldr	r3, [r4, #0]
 800a754:	691b      	ldr	r3, [r3, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800a756:	f013 0301 	ands.w	r3, r3, #1
 800a75a:	d00d      	beq.n	800a778 <HAL_ETH_WritePHYRegister+0x6c>
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 800a75c:	f7fd fd48 	bl	80081f0 <HAL_GetTick>
 800a760:	1b43      	subs	r3, r0, r5
 800a762:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a766:	d3f4      	bcc.n	800a752 <HAL_ETH_WritePHYRegister+0x46>
      heth->State= HAL_ETH_STATE_READY;
 800a768:	2201      	movs	r2, #1
      __HAL_UNLOCK(heth);
 800a76a:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 800a76c:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 800a76e:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 800a772:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 800a776:	bd70      	pop	{r4, r5, r6, pc}
  heth->State = HAL_ETH_STATE_READY;
 800a778:	2201      	movs	r2, #1
  return HAL_OK; 
 800a77a:	4618      	mov	r0, r3
  heth->State = HAL_ETH_STATE_READY;
 800a77c:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
}
 800a780:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 800a782:	f240 515e 	movw	r1, #1374	; 0x55e
 800a786:	4804      	ldr	r0, [pc, #16]	; (800a798 <HAL_ETH_WritePHYRegister+0x8c>)
 800a788:	f7fa fc30 	bl	8004fec <assert_failed>
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 800a78c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a790:	2b42      	cmp	r3, #66	; 0x42
 800a792:	d1c6      	bne.n	800a722 <HAL_ETH_WritePHYRegister+0x16>
    return HAL_BUSY;
 800a794:	2002      	movs	r0, #2
}
 800a796:	bd70      	pop	{r4, r5, r6, pc}
 800a798:	0802c9d8 	.word	0x0802c9d8

0800a79c <HAL_ETH_Init>:
{
 800a79c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tempreg = 0, phyreg = 0;
 800a79e:	2300      	movs	r3, #0
{
 800a7a0:	b083      	sub	sp, #12
  uint32_t tempreg = 0, phyreg = 0;
 800a7a2:	9300      	str	r3, [sp, #0]
  if(heth == NULL)
 800a7a4:	2800      	cmp	r0, #0
 800a7a6:	f000 80f5 	beq.w	800a994 <HAL_ETH_Init+0x1f8>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 800a7aa:	6843      	ldr	r3, [r0, #4]
 800a7ac:	4604      	mov	r4, r0
 800a7ae:	2b01      	cmp	r3, #1
 800a7b0:	f200 809c 	bhi.w	800a8ec <HAL_ETH_Init+0x150>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 800a7b4:	69a3      	ldr	r3, [r4, #24]
 800a7b6:	2b01      	cmp	r3, #1
 800a7b8:	f200 808f 	bhi.w	800a8da <HAL_ETH_Init+0x13e>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 800a7bc:	69e3      	ldr	r3, [r4, #28]
 800a7be:	2b01      	cmp	r3, #1
 800a7c0:	d873      	bhi.n	800a8aa <HAL_ETH_Init+0x10e>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 800a7c2:	6a23      	ldr	r3, [r4, #32]
 800a7c4:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 800a7c8:	d177      	bne.n	800a8ba <HAL_ETH_Init+0x11e>
  if(heth->State == HAL_ETH_STATE_RESET)
 800a7ca:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a7ce:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d07b      	beq.n	800a8ce <HAL_ETH_Init+0x132>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a7d6:	4b91      	ldr	r3, [pc, #580]	; (800aa1c <HAL_ETH_Init+0x280>)
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800a7d8:	4a91      	ldr	r2, [pc, #580]	; (800aa20 <HAL_ETH_Init+0x284>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a7da:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800a7dc:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800a7e0:	6459      	str	r1, [r3, #68]	; 0x44
 800a7e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a7e8:	9301      	str	r3, [sp, #4]
 800a7ea:	9901      	ldr	r1, [sp, #4]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800a7ec:	6851      	ldr	r1, [r2, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800a7ee:	6823      	ldr	r3, [r4, #0]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800a7f0:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800a7f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800a7f8:	6051      	str	r1, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800a7fa:	6851      	ldr	r1, [r2, #4]
 800a7fc:	6a20      	ldr	r0, [r4, #32]
 800a7fe:	4301      	orrs	r1, r0
 800a800:	6051      	str	r1, [r2, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800a802:	681a      	ldr	r2, [r3, #0]
 800a804:	f042 0201 	orr.w	r2, r2, #1
 800a808:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800a80a:	f7fd fcf1 	bl	80081f0 <HAL_GetTick>
 800a80e:	4605      	mov	r5, r0
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800a810:	e005      	b.n	800a81e <HAL_ETH_Init+0x82>
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 800a812:	f7fd fced 	bl	80081f0 <HAL_GetTick>
 800a816:	1b43      	subs	r3, r0, r5
 800a818:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800a81c:	d86f      	bhi.n	800a8fe <HAL_ETH_Init+0x162>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800a81e:	6823      	ldr	r3, [r4, #0]
 800a820:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 800a824:	6812      	ldr	r2, [r2, #0]
 800a826:	07d0      	lsls	r0, r2, #31
 800a828:	d4f3      	bmi.n	800a812 <HAL_ETH_Init+0x76>
  tempreg = (heth->Instance)->MACMIIAR;
 800a82a:	691d      	ldr	r5, [r3, #16]
  hclk = HAL_RCC_GetHCLKFreq();
 800a82c:	f003 faac 	bl	800dd88 <HAL_RCC_GetHCLKFreq>
  if((hclk >= 20000000)&&(hclk < 35000000))
 800a830:	4b7c      	ldr	r3, [pc, #496]	; (800aa24 <HAL_ETH_Init+0x288>)
 800a832:	4a7d      	ldr	r2, [pc, #500]	; (800aa28 <HAL_ETH_Init+0x28c>)
  tempreg &= ETH_MACMIIAR_CR_MASK;
 800a834:	f025 051c 	bic.w	r5, r5, #28
  if((hclk >= 20000000)&&(hclk < 35000000))
 800a838:	4403      	add	r3, r0
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d274      	bcs.n	800a928 <HAL_ETH_Init+0x18c>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800a83e:	f045 0508 	orr.w	r5, r5, #8
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 800a842:	6823      	ldr	r3, [r4, #0]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800a844:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800a848:	2100      	movs	r1, #0
 800a84a:	4620      	mov	r0, r4
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 800a84c:	611d      	str	r5, [r3, #16]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800a84e:	f7ff ff5d 	bl	800a70c <HAL_ETH_WritePHYRegister>
 800a852:	4605      	mov	r5, r0
 800a854:	2800      	cmp	r0, #0
 800a856:	d15c      	bne.n	800a912 <HAL_ETH_Init+0x176>
  HAL_Delay(PHY_RESET_DELAY);
 800a858:	20ff      	movs	r0, #255	; 0xff
 800a85a:	f7fd fccf 	bl	80081fc <HAL_Delay>
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800a85e:	6863      	ldr	r3, [r4, #4]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d178      	bne.n	800a956 <HAL_ETH_Init+0x1ba>
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
 800a864:	68a3      	ldr	r3, [r4, #8]
 800a866:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 800a86a:	f040 809e 	bne.w	800a9aa <HAL_ETH_Init+0x20e>
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 800a86e:	68e3      	ldr	r3, [r4, #12]
 800a870:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 800a874:	f040 8092 	bne.w	800a99c <HAL_ETH_Init+0x200>
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 800a878:	68a2      	ldr	r2, [r4, #8]
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 800a87a:	08db      	lsrs	r3, r3, #3
 800a87c:	2100      	movs	r1, #0
 800a87e:	4620      	mov	r0, r4
 800a880:	ea43 0252 	orr.w	r2, r3, r2, lsr #1
 800a884:	b292      	uxth	r2, r2
 800a886:	f7ff ff41 	bl	800a70c <HAL_ETH_WritePHYRegister>
 800a88a:	2800      	cmp	r0, #0
 800a88c:	d141      	bne.n	800a912 <HAL_ETH_Init+0x176>
    HAL_Delay(PHY_CONFIG_DELAY);
 800a88e:	f640 70ff 	movw	r0, #4095	; 0xfff
 800a892:	f7fd fcb3 	bl	80081fc <HAL_Delay>
  ETH_MACDMAConfig(heth, err);
 800a896:	4620      	mov	r0, r4
 800a898:	2100      	movs	r1, #0
 800a89a:	f7ff fcdd 	bl	800a258 <ETH_MACDMAConfig>
  heth->State= HAL_ETH_STATE_READY;
 800a89e:	2301      	movs	r3, #1
}
 800a8a0:	4628      	mov	r0, r5
  heth->State= HAL_ETH_STATE_READY;
 800a8a2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 800a8a6:	b003      	add	sp, #12
 800a8a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 800a8aa:	21e0      	movs	r1, #224	; 0xe0
 800a8ac:	485f      	ldr	r0, [pc, #380]	; (800aa2c <HAL_ETH_Init+0x290>)
 800a8ae:	f7fa fb9d 	bl	8004fec <assert_failed>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 800a8b2:	6a23      	ldr	r3, [r4, #32]
 800a8b4:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 800a8b8:	d087      	beq.n	800a7ca <HAL_ETH_Init+0x2e>
 800a8ba:	21e1      	movs	r1, #225	; 0xe1
 800a8bc:	485b      	ldr	r0, [pc, #364]	; (800aa2c <HAL_ETH_Init+0x290>)
 800a8be:	f7fa fb95 	bl	8004fec <assert_failed>
  if(heth->State == HAL_ETH_STATE_RESET)
 800a8c2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a8c6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d183      	bne.n	800a7d6 <HAL_ETH_Init+0x3a>
    HAL_ETH_MspInit(heth);
 800a8ce:	4620      	mov	r0, r4
    heth->Lock = HAL_UNLOCKED;
 800a8d0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    HAL_ETH_MspInit(heth);
 800a8d4:	f009 fd84 	bl	80143e0 <HAL_ETH_MspInit>
 800a8d8:	e77d      	b.n	800a7d6 <HAL_ETH_Init+0x3a>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 800a8da:	21df      	movs	r1, #223	; 0xdf
 800a8dc:	4853      	ldr	r0, [pc, #332]	; (800aa2c <HAL_ETH_Init+0x290>)
 800a8de:	f7fa fb85 	bl	8004fec <assert_failed>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 800a8e2:	69e3      	ldr	r3, [r4, #28]
 800a8e4:	2b01      	cmp	r3, #1
 800a8e6:	f67f af6c 	bls.w	800a7c2 <HAL_ETH_Init+0x26>
 800a8ea:	e7de      	b.n	800a8aa <HAL_ETH_Init+0x10e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 800a8ec:	21de      	movs	r1, #222	; 0xde
 800a8ee:	484f      	ldr	r0, [pc, #316]	; (800aa2c <HAL_ETH_Init+0x290>)
 800a8f0:	f7fa fb7c 	bl	8004fec <assert_failed>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 800a8f4:	69a3      	ldr	r3, [r4, #24]
 800a8f6:	2b01      	cmp	r3, #1
 800a8f8:	f67f af60 	bls.w	800a7bc <HAL_ETH_Init+0x20>
 800a8fc:	e7ed      	b.n	800a8da <HAL_ETH_Init+0x13e>
      heth->State= HAL_ETH_STATE_TIMEOUT;
 800a8fe:	2303      	movs	r3, #3
      __HAL_UNLOCK(heth);
 800a900:	2200      	movs	r2, #0
      return HAL_TIMEOUT;
 800a902:	461d      	mov	r5, r3
      heth->State= HAL_ETH_STATE_TIMEOUT;
 800a904:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 800a908:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
}
 800a90c:	4628      	mov	r0, r5
 800a90e:	b003      	add	sp, #12
 800a910:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ETH_MACDMAConfig(heth, err);
 800a912:	4620      	mov	r0, r4
 800a914:	2101      	movs	r1, #1
 800a916:	f7ff fc9f 	bl	800a258 <ETH_MACDMAConfig>
      heth->State = HAL_ETH_STATE_READY;
 800a91a:	2301      	movs	r3, #1
      return HAL_ERROR;
 800a91c:	461d      	mov	r5, r3
      heth->State = HAL_ETH_STATE_READY;
 800a91e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 800a922:	4628      	mov	r0, r5
 800a924:	b003      	add	sp, #12
 800a926:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if((hclk >= 35000000)&&(hclk < 60000000))
 800a928:	4b41      	ldr	r3, [pc, #260]	; (800aa30 <HAL_ETH_Init+0x294>)
 800a92a:	4a42      	ldr	r2, [pc, #264]	; (800aa34 <HAL_ETH_Init+0x298>)
 800a92c:	4403      	add	r3, r0
 800a92e:	4293      	cmp	r3, r2
 800a930:	d90e      	bls.n	800a950 <HAL_ETH_Init+0x1b4>
  else if((hclk >= 60000000)&&(hclk < 100000000))
 800a932:	4b41      	ldr	r3, [pc, #260]	; (800aa38 <HAL_ETH_Init+0x29c>)
 800a934:	4a41      	ldr	r2, [pc, #260]	; (800aa3c <HAL_ETH_Init+0x2a0>)
 800a936:	4403      	add	r3, r0
 800a938:	4293      	cmp	r3, r2
 800a93a:	d382      	bcc.n	800a842 <HAL_ETH_Init+0xa6>
  else if((hclk >= 100000000)&&(hclk < 150000000))
 800a93c:	4b40      	ldr	r3, [pc, #256]	; (800aa40 <HAL_ETH_Init+0x2a4>)
 800a93e:	4a41      	ldr	r2, [pc, #260]	; (800aa44 <HAL_ETH_Init+0x2a8>)
 800a940:	4403      	add	r3, r0
 800a942:	4293      	cmp	r3, r2
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800a944:	bf94      	ite	ls
 800a946:	f045 0504 	orrls.w	r5, r5, #4
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 800a94a:	f045 0510 	orrhi.w	r5, r5, #16
 800a94e:	e778      	b.n	800a842 <HAL_ETH_Init+0xa6>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 800a950:	f045 050c 	orr.w	r5, r5, #12
 800a954:	e775      	b.n	800a842 <HAL_ETH_Init+0xa6>
    tickstart = HAL_GetTick();
 800a956:	f7fd fc4b 	bl	80081f0 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800a95a:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800a95e:	4606      	mov	r6, r0
 800a960:	e002      	b.n	800a968 <HAL_ETH_Init+0x1cc>
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 800a962:	9b00      	ldr	r3, [sp, #0]
 800a964:	0759      	lsls	r1, r3, #29
 800a966:	d426      	bmi.n	800a9b6 <HAL_ETH_Init+0x21a>
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800a968:	466a      	mov	r2, sp
 800a96a:	2101      	movs	r1, #1
 800a96c:	4620      	mov	r0, r4
 800a96e:	f7ff fe83 	bl	800a678 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800a972:	f7fd fc3d 	bl	80081f0 <HAL_GetTick>
 800a976:	1b80      	subs	r0, r0, r6
 800a978:	42b8      	cmp	r0, r7
 800a97a:	d9f2      	bls.n	800a962 <HAL_ETH_Init+0x1c6>
        ETH_MACDMAConfig(heth, err);
 800a97c:	2101      	movs	r1, #1
 800a97e:	4620      	mov	r0, r4
 800a980:	f7ff fc6a 	bl	800a258 <ETH_MACDMAConfig>
        heth->State= HAL_ETH_STATE_READY;
 800a984:	2201      	movs	r2, #1
        __HAL_UNLOCK(heth);
 800a986:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 800a988:	2503      	movs	r5, #3
        heth->State= HAL_ETH_STATE_READY;
 800a98a:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 800a98e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 800a992:	e7bb      	b.n	800a90c <HAL_ETH_Init+0x170>
    return HAL_ERROR;
 800a994:	2501      	movs	r5, #1
}
 800a996:	4628      	mov	r0, r5
 800a998:	b003      	add	sp, #12
 800a99a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 800a99c:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 800a9a0:	4822      	ldr	r0, [pc, #136]	; (800aa2c <HAL_ETH_Init+0x290>)
 800a9a2:	f7fa fb23 	bl	8004fec <assert_failed>
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 800a9a6:	68e3      	ldr	r3, [r4, #12]
 800a9a8:	e766      	b.n	800a878 <HAL_ETH_Init+0xdc>
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
 800a9aa:	f240 11c5 	movw	r1, #453	; 0x1c5
 800a9ae:	481f      	ldr	r0, [pc, #124]	; (800aa2c <HAL_ETH_Init+0x290>)
 800a9b0:	f7fa fb1c 	bl	8004fec <assert_failed>
 800a9b4:	e75b      	b.n	800a86e <HAL_ETH_Init+0xd2>
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800a9b6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a9ba:	2100      	movs	r1, #0
 800a9bc:	4620      	mov	r0, r4
 800a9be:	f7ff fea5 	bl	800a70c <HAL_ETH_WritePHYRegister>
 800a9c2:	2800      	cmp	r0, #0
 800a9c4:	d1a5      	bne.n	800a912 <HAL_ETH_Init+0x176>
    tickstart = HAL_GetTick();
 800a9c6:	f7fd fc13 	bl	80081f0 <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800a9ca:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800a9ce:	4606      	mov	r6, r0
 800a9d0:	e002      	b.n	800a9d8 <HAL_ETH_Init+0x23c>
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800a9d2:	9b00      	ldr	r3, [sp, #0]
 800a9d4:	069a      	lsls	r2, r3, #26
 800a9d6:	d40a      	bmi.n	800a9ee <HAL_ETH_Init+0x252>
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800a9d8:	466a      	mov	r2, sp
 800a9da:	2101      	movs	r1, #1
 800a9dc:	4620      	mov	r0, r4
 800a9de:	f7ff fe4b 	bl	800a678 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800a9e2:	f7fd fc05 	bl	80081f0 <HAL_GetTick>
 800a9e6:	1b80      	subs	r0, r0, r6
 800a9e8:	42b8      	cmp	r0, r7
 800a9ea:	d9f2      	bls.n	800a9d2 <HAL_ETH_Init+0x236>
 800a9ec:	e7c6      	b.n	800a97c <HAL_ETH_Init+0x1e0>
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 800a9ee:	466a      	mov	r2, sp
 800a9f0:	2110      	movs	r1, #16
 800a9f2:	4620      	mov	r0, r4
 800a9f4:	f7ff fe40 	bl	800a678 <HAL_ETH_ReadPHYRegister>
 800a9f8:	2800      	cmp	r0, #0
 800a9fa:	d18a      	bne.n	800a912 <HAL_ETH_Init+0x176>
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800a9fc:	9b00      	ldr	r3, [sp, #0]
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 800a9fe:	f013 0204 	ands.w	r2, r3, #4
 800aa02:	bf18      	it	ne
 800aa04:	f44f 6200 	movne.w	r2, #2048	; 0x800
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 800aa08:	079b      	lsls	r3, r3, #30
 800aa0a:	60e2      	str	r2, [r4, #12]
 800aa0c:	d501      	bpl.n	800aa12 <HAL_ETH_Init+0x276>
      (heth->Init).Speed = ETH_SPEED_10M; 
 800aa0e:	60a0      	str	r0, [r4, #8]
 800aa10:	e741      	b.n	800a896 <HAL_ETH_Init+0xfa>
      (heth->Init).Speed = ETH_SPEED_100M;
 800aa12:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800aa16:	60a3      	str	r3, [r4, #8]
 800aa18:	e73d      	b.n	800a896 <HAL_ETH_Init+0xfa>
 800aa1a:	bf00      	nop
 800aa1c:	40023800 	.word	0x40023800
 800aa20:	40013800 	.word	0x40013800
 800aa24:	feced300 	.word	0xfeced300
 800aa28:	00e4e1c0 	.word	0x00e4e1c0
 800aa2c:	0802c9d8 	.word	0x0802c9d8
 800aa30:	fde9f140 	.word	0xfde9f140
 800aa34:	017d783f 	.word	0x017d783f
 800aa38:	fc6c7900 	.word	0xfc6c7900
 800aa3c:	02625a00 	.word	0x02625a00
 800aa40:	fa0a1f00 	.word	0xfa0a1f00
 800aa44:	02faf07f 	.word	0x02faf07f

0800aa48 <HAL_ETH_Start>:
  __HAL_LOCK(heth);
 800aa48:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800aa4c:	2b01      	cmp	r3, #1
 800aa4e:	d044      	beq.n	800aada <HAL_ETH_Start+0x92>
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
  __IO uint32_t tmpreg = 0;
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 800aa50:	6803      	ldr	r3, [r0, #0]
  heth->State = HAL_ETH_STATE_BUSY;
 800aa52:	2202      	movs	r2, #2
{  
 800aa54:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(heth);
 800aa56:	2601      	movs	r6, #1
{  
 800aa58:	b084      	sub	sp, #16
  __IO uint32_t tmpreg = 0;
 800aa5a:	2500      	movs	r5, #0
  heth->State = HAL_ETH_STATE_BUSY;
 800aa5c:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
  __HAL_LOCK(heth);
 800aa60:	f880 6045 	strb.w	r6, [r0, #69]	; 0x45
 800aa64:	4604      	mov	r4, r0
  __IO uint32_t tmpreg = 0;
 800aa66:	9503      	str	r5, [sp, #12]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800aa68:	4630      	mov	r0, r6
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 800aa6a:	681a      	ldr	r2, [r3, #0]
 800aa6c:	f042 0208 	orr.w	r2, r2, #8
 800aa70:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	9303      	str	r3, [sp, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800aa76:	f7fd fbc1 	bl	80081fc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800aa7a:	9a03      	ldr	r2, [sp, #12]
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800aa7c:	4630      	mov	r0, r6
  (heth->Instance)->MACCR = tmpreg;
 800aa7e:	6823      	ldr	r3, [r4, #0]
 800aa80:	601a      	str	r2, [r3, #0]
  __IO uint32_t tmpreg = 0;
 800aa82:	9502      	str	r5, [sp, #8]
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 800aa84:	681a      	ldr	r2, [r3, #0]
 800aa86:	f042 0204 	orr.w	r2, r2, #4
 800aa8a:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	9302      	str	r3, [sp, #8]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800aa90:	f7fd fbb4 	bl	80081fc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800aa94:	9a02      	ldr	r2, [sp, #8]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800aa96:	4630      	mov	r0, r6
  (heth->Instance)->MACCR = tmpreg;
 800aa98:	6823      	ldr	r3, [r4, #0]
 800aa9a:	601a      	str	r2, [r3, #0]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800aa9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  __IO uint32_t tmpreg = 0;
 800aaa0:	9501      	str	r5, [sp, #4]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800aaa2:	699a      	ldr	r2, [r3, #24]
 800aaa4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800aaa8:	619a      	str	r2, [r3, #24]
  tmpreg = (heth->Instance)->DMAOMR;
 800aaaa:	699b      	ldr	r3, [r3, #24]
 800aaac:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800aaae:	f7fd fba5 	bl	80081fc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800aab2:	6823      	ldr	r3, [r4, #0]
  return HAL_OK;
 800aab4:	4628      	mov	r0, r5
  (heth->Instance)->DMAOMR = tmpreg;
 800aab6:	9a01      	ldr	r2, [sp, #4]
 800aab8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aabc:	619a      	str	r2, [r3, #24]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 800aabe:	699a      	ldr	r2, [r3, #24]
 800aac0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aac4:	619a      	str	r2, [r3, #24]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 800aac6:	699a      	ldr	r2, [r3, #24]
 800aac8:	f042 0202 	orr.w	r2, r2, #2
 800aacc:	619a      	str	r2, [r3, #24]
  heth->State= HAL_ETH_STATE_READY;
 800aace:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800aad2:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
}
 800aad6:	b004      	add	sp, #16
 800aad8:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 800aada:	2002      	movs	r0, #2
}
 800aadc:	4770      	bx	lr
 800aade:	bf00      	nop

0800aae0 <HAL_ETH_Stop>:
  __HAL_LOCK(heth);
 800aae0:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800aae4:	2b01      	cmp	r3, #1
 800aae6:	d046      	beq.n	800ab76 <HAL_ETH_Stop+0x96>
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800aae8:	6803      	ldr	r3, [r0, #0]
  heth->State = HAL_ETH_STATE_BUSY;
 800aaea:	2102      	movs	r1, #2
{  
 800aaec:	b570      	push	{r4, r5, r6, lr}
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800aaee:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
  __HAL_LOCK(heth);
 800aaf2:	2601      	movs	r6, #1
  heth->State = HAL_ETH_STATE_BUSY;
 800aaf4:	f880 1044 	strb.w	r1, [r0, #68]	; 0x44
{  
 800aaf8:	b084      	sub	sp, #16
  __HAL_LOCK(heth);
 800aafa:	f880 6045 	strb.w	r6, [r0, #69]	; 0x45
  __IO uint32_t tmpreg = 0;
 800aafe:	2500      	movs	r5, #0
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800ab00:	6991      	ldr	r1, [r2, #24]
 800ab02:	4604      	mov	r4, r0
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800ab04:	4630      	mov	r0, r6
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800ab06:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 800ab0a:	6191      	str	r1, [r2, #24]
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 800ab0c:	6991      	ldr	r1, [r2, #24]
 800ab0e:	f021 0102 	bic.w	r1, r1, #2
 800ab12:	6191      	str	r1, [r2, #24]
  __IO uint32_t tmpreg = 0;
 800ab14:	9503      	str	r5, [sp, #12]
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 800ab16:	681a      	ldr	r2, [r3, #0]
 800ab18:	f022 0204 	bic.w	r2, r2, #4
 800ab1c:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	9303      	str	r3, [sp, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800ab22:	f7fd fb6b 	bl	80081fc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800ab26:	9a03      	ldr	r2, [sp, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800ab28:	4630      	mov	r0, r6
  (heth->Instance)->MACCR = tmpreg;
 800ab2a:	6823      	ldr	r3, [r4, #0]
 800ab2c:	601a      	str	r2, [r3, #0]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800ab2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  __IO uint32_t tmpreg = 0;
 800ab32:	9502      	str	r5, [sp, #8]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800ab34:	699a      	ldr	r2, [r3, #24]
 800ab36:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800ab3a:	619a      	str	r2, [r3, #24]
  tmpreg = (heth->Instance)->DMAOMR;
 800ab3c:	699b      	ldr	r3, [r3, #24]
 800ab3e:	9302      	str	r3, [sp, #8]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800ab40:	f7fd fb5c 	bl	80081fc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800ab44:	6823      	ldr	r3, [r4, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800ab46:	4630      	mov	r0, r6
  (heth->Instance)->DMAOMR = tmpreg;
 800ab48:	9902      	ldr	r1, [sp, #8]
 800ab4a:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 800ab4e:	6191      	str	r1, [r2, #24]
  __IO uint32_t tmpreg = 0;
 800ab50:	9501      	str	r5, [sp, #4]
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800ab52:	681a      	ldr	r2, [r3, #0]
 800ab54:	f022 0208 	bic.w	r2, r2, #8
 800ab58:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800ab5e:	f7fd fb4d 	bl	80081fc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800ab62:	9a01      	ldr	r2, [sp, #4]
  return HAL_OK;
 800ab64:	4628      	mov	r0, r5
  (heth->Instance)->MACCR = tmpreg;
 800ab66:	6823      	ldr	r3, [r4, #0]
 800ab68:	601a      	str	r2, [r3, #0]
  heth->State = HAL_ETH_STATE_READY;
 800ab6a:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800ab6e:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
}
 800ab72:	b004      	add	sp, #16
 800ab74:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 800ab76:	2002      	movs	r0, #2
}
 800ab78:	4770      	bx	lr
 800ab7a:	bf00      	nop

0800ab7c <HAL_ETH_ConfigMAC>:
  __HAL_LOCK(heth);
 800ab7c:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800ab80:	2b01      	cmp	r3, #1
 800ab82:	f000 8249 	beq.w	800b018 <HAL_ETH_ConfigMAC+0x49c>
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 800ab86:	6883      	ldr	r3, [r0, #8]
  heth->State= HAL_ETH_STATE_BUSY;
 800ab88:	2202      	movs	r2, #2
{
 800ab8a:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 800ab8c:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 800ab90:	460c      	mov	r4, r1
  __HAL_LOCK(heth);
 800ab92:	f04f 0101 	mov.w	r1, #1
 800ab96:	4605      	mov	r5, r0
  heth->State= HAL_ETH_STATE_BUSY;
 800ab98:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
  __HAL_LOCK(heth);
 800ab9c:	f880 1045 	strb.w	r1, [r0, #69]	; 0x45
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 800aba0:	f040 8207 	bne.w	800afb2 <HAL_ETH_ConfigMAC+0x436>
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
 800aba4:	68eb      	ldr	r3, [r5, #12]
 800aba6:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800abaa:	f040 8114 	bne.w	800add6 <HAL_ETH_ConfigMAC+0x25a>
  if (macconf != NULL)
 800abae:	2c00      	cmp	r4, #0
 800abb0:	f000 8119 	beq.w	800ade6 <HAL_ETH_ConfigMAC+0x26a>
    assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
 800abb4:	6823      	ldr	r3, [r4, #0]
 800abb6:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 800abba:	f040 8139 	bne.w	800ae30 <HAL_ETH_ConfigMAC+0x2b4>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 800abbe:	6863      	ldr	r3, [r4, #4]
 800abc0:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 800abc4:	f040 816b 	bne.w	800ae9e <HAL_ETH_ConfigMAC+0x322>
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 800abc8:	68a3      	ldr	r3, [r4, #8]
 800abca:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 800abce:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800abd2:	d002      	beq.n	800abda <HAL_ETH_ConfigMAC+0x5e>
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	f040 8221 	bne.w	800b01c <HAL_ETH_ConfigMAC+0x4a0>
    assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 800abda:	68e3      	ldr	r3, [r4, #12]
 800abdc:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 800abe0:	f040 8152 	bne.w	800ae88 <HAL_ETH_ConfigMAC+0x30c>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 800abe4:	6923      	ldr	r3, [r4, #16]
 800abe6:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 800abea:	f040 8142 	bne.w	800ae72 <HAL_ETH_ConfigMAC+0x2f6>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 800abee:	6963      	ldr	r3, [r4, #20]
 800abf0:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800abf4:	f040 8132 	bne.w	800ae5c <HAL_ETH_ConfigMAC+0x2e0>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 800abf8:	69a3      	ldr	r3, [r4, #24]
 800abfa:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 800abfe:	f040 8122 	bne.w	800ae46 <HAL_ETH_ConfigMAC+0x2ca>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 800ac02:	69e3      	ldr	r3, [r4, #28]
 800ac04:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800ac08:	f040 81a3 	bne.w	800af52 <HAL_ETH_ConfigMAC+0x3d6>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 800ac0c:	6a23      	ldr	r3, [r4, #32]
 800ac0e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800ac12:	f040 818e 	bne.w	800af32 <HAL_ETH_ConfigMAC+0x3b6>
    assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 800ac16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ac18:	f033 0360 	bics.w	r3, r3, #96	; 0x60
 800ac1c:	f040 8193 	bne.w	800af46 <HAL_ETH_ConfigMAC+0x3ca>
    assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 800ac20:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ac22:	f033 0310 	bics.w	r3, r3, #16
 800ac26:	f040 8179 	bne.w	800af1c <HAL_ETH_ConfigMAC+0x3a0>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 800ac2a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800ac2c:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 800ac30:	f040 819a 	bne.w	800af68 <HAL_ETH_ConfigMAC+0x3ec>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 800ac34:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800ac36:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 800ac3a:	d003      	beq.n	800ac44 <HAL_ETH_ConfigMAC+0xc8>
 800ac3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ac40:	f040 81d8 	bne.w	800aff4 <HAL_ETH_ConfigMAC+0x478>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 800ac44:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ac46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ac4a:	2a40      	cmp	r2, #64	; 0x40
 800ac4c:	d002      	beq.n	800ac54 <HAL_ETH_ConfigMAC+0xd8>
 800ac4e:	2b80      	cmp	r3, #128	; 0x80
 800ac50:	f040 81ba 	bne.w	800afc8 <HAL_ETH_ConfigMAC+0x44c>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 800ac54:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ac56:	f033 0320 	bics.w	r3, r3, #32
 800ac5a:	f040 80de 	bne.w	800ae1a <HAL_ETH_ConfigMAC+0x29e>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 800ac5e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ac60:	f033 0308 	bics.w	r3, r3, #8
 800ac64:	f040 80cf 	bne.w	800ae06 <HAL_ETH_ConfigMAC+0x28a>
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 800ac68:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ac6a:	2b01      	cmp	r3, #1
 800ac6c:	f200 80a5 	bhi.w	800adba <HAL_ETH_ConfigMAC+0x23e>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 800ac70:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800ac72:	f240 4204 	movw	r2, #1028	; 0x404
 800ac76:	4293      	cmp	r3, r2
 800ac78:	bf18      	it	ne
 800ac7a:	2b10      	cmpne	r3, #16
 800ac7c:	d003      	beq.n	800ac86 <HAL_ETH_ConfigMAC+0x10a>
 800ac7e:	f033 0304 	bics.w	r3, r3, #4
 800ac82:	f040 81c3 	bne.w	800b00c <HAL_ETH_ConfigMAC+0x490>
    assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 800ac86:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800ac88:	f033 0202 	bics.w	r2, r3, #2
 800ac8c:	d004      	beq.n	800ac98 <HAL_ETH_ConfigMAC+0x11c>
 800ac8e:	f240 4202 	movw	r2, #1026	; 0x402
 800ac92:	4293      	cmp	r3, r2
 800ac94:	f040 81a3 	bne.w	800afde <HAL_ETH_ConfigMAC+0x462>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 800ac98:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800ac9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ac9e:	f080 816e 	bcs.w	800af7e <HAL_ETH_ConfigMAC+0x402>
    assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 800aca2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aca4:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800aca8:	f040 8173 	bne.w	800af92 <HAL_ETH_ConfigMAC+0x416>
    assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
 800acac:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800acae:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 800acb2:	f040 8178 	bne.w	800afa6 <HAL_ETH_ConfigMAC+0x42a>
    assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 800acb6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800acb8:	f033 0308 	bics.w	r3, r3, #8
 800acbc:	f040 8123 	bne.w	800af06 <HAL_ETH_ConfigMAC+0x38a>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 800acc0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800acc2:	f033 0304 	bics.w	r3, r3, #4
 800acc6:	f040 8113 	bne.w	800aef0 <HAL_ETH_ConfigMAC+0x374>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 800acca:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800accc:	f033 0302 	bics.w	r3, r3, #2
 800acd0:	f040 8103 	bne.w	800aeda <HAL_ETH_ConfigMAC+0x35e>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 800acd4:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800acd6:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 800acda:	f040 80f3 	bne.w	800aec4 <HAL_ETH_ConfigMAC+0x348>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 800acde:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800ace0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ace4:	f080 80e8 	bcs.w	800aeb8 <HAL_ETH_ConfigMAC+0x33c>
    tmpreg = (heth->Instance)->MACCR;
 800ace8:	682a      	ldr	r2, [r5, #0]
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 800acea:	49b5      	ldr	r1, [pc, #724]	; (800afc0 <HAL_ETH_ConfigMAC+0x444>)
    tmpreg = (heth->Instance)->MACCR;
 800acec:	6810      	ldr	r0, [r2, #0]
                         macconf->BackOffLimit | 
 800acee:	6823      	ldr	r3, [r4, #0]
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 800acf0:	4001      	ands	r1, r0
                         macconf->BackOffLimit | 
 800acf2:	6860      	ldr	r0, [r4, #4]
 800acf4:	4303      	orrs	r3, r0
 800acf6:	68a0      	ldr	r0, [r4, #8]
 800acf8:	4303      	orrs	r3, r0
 800acfa:	68e0      	ldr	r0, [r4, #12]
 800acfc:	4303      	orrs	r3, r0
 800acfe:	6920      	ldr	r0, [r4, #16]
 800ad00:	4303      	orrs	r3, r0
 800ad02:	6960      	ldr	r0, [r4, #20]
 800ad04:	4303      	orrs	r3, r0
 800ad06:	69a0      	ldr	r0, [r4, #24]
 800ad08:	4303      	orrs	r3, r0
 800ad0a:	69e0      	ldr	r0, [r4, #28]
 800ad0c:	4303      	orrs	r3, r0
 800ad0e:	6a20      	ldr	r0, [r4, #32]
 800ad10:	4303      	orrs	r3, r0
 800ad12:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ad14:	4303      	orrs	r3, r0
 800ad16:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800ad18:	4303      	orrs	r3, r0
 800ad1a:	68a8      	ldr	r0, [r5, #8]
 800ad1c:	4303      	orrs	r3, r0
 800ad1e:	68e8      	ldr	r0, [r5, #12]
 800ad20:	4303      	orrs	r3, r0
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800ad22:	2001      	movs	r0, #1
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 800ad24:	430b      	orrs	r3, r1
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800ad26:	6013      	str	r3, [r2, #0]
    tmpreg = (heth->Instance)->MACCR;
 800ad28:	6816      	ldr	r6, [r2, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800ad2a:	f7fd fa67 	bl	80081fc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg; 
 800ad2e:	682a      	ldr	r2, [r5, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800ad30:	2001      	movs	r0, #1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800ad32:	e9d4 310b 	ldrd	r3, r1, [r4, #44]	; 0x2c
    (heth->Instance)->MACCR = tmpreg; 
 800ad36:	6016      	str	r6, [r2, #0]
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800ad38:	430b      	orrs	r3, r1
                                          macconf->SourceAddrFilter |
 800ad3a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad3c:	430b      	orrs	r3, r1
                                          macconf->PassControlFrames |
 800ad3e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800ad40:	430b      	orrs	r3, r1
                                          macconf->BroadcastFramesReception | 
 800ad42:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800ad44:	430b      	orrs	r3, r1
                                          macconf->DestinationAddrFilter |
 800ad46:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800ad48:	430b      	orrs	r3, r1
                                          macconf->PromiscuousMode |
 800ad4a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800ad4c:	430b      	orrs	r3, r1
                                          macconf->MulticastFramesFilter |
 800ad4e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800ad50:	430b      	orrs	r3, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800ad52:	6053      	str	r3, [r2, #4]
     tmpreg = (heth->Instance)->MACFFR;
 800ad54:	6856      	ldr	r6, [r2, #4]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800ad56:	f7fd fa51 	bl	80081fc <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg;
 800ad5a:	682a      	ldr	r2, [r5, #0]
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 800ad5c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800ad5e:	6d21      	ldr	r1, [r4, #80]	; 0x50
     (heth->Instance)->MACFFR = tmpreg;
 800ad60:	6056      	str	r6, [r2, #4]
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 800ad62:	6093      	str	r3, [r2, #8]
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800ad64:	f64f 7341 	movw	r3, #65345	; 0xff41
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800ad68:	60d1      	str	r1, [r2, #12]
     tmpreg = (heth->Instance)->MACFCR;
 800ad6a:	6991      	ldr	r1, [r2, #24]
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800ad6c:	4019      	ands	r1, r3
                          macconf->ReceiveFlowControl |
 800ad6e:	e9d4 3016 	ldrd	r3, r0, [r4, #88]	; 0x58
 800ad72:	4303      	orrs	r3, r0
 800ad74:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800ad76:	4303      	orrs	r3, r0
 800ad78:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800ad7a:	4303      	orrs	r3, r0
 800ad7c:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800ad7e:	4303      	orrs	r3, r0
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 800ad80:	6d60      	ldr	r0, [r4, #84]	; 0x54
                          macconf->ReceiveFlowControl |
 800ad82:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800ad86:	2001      	movs	r0, #1
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 800ad88:	430b      	orrs	r3, r1
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 800ad8a:	6193      	str	r3, [r2, #24]
     tmpreg = (heth->Instance)->MACFCR;
 800ad8c:	6996      	ldr	r6, [r2, #24]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800ad8e:	f7fd fa35 	bl	80081fc <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg;
 800ad92:	682b      	ldr	r3, [r5, #0]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 800ad94:	2001      	movs	r0, #1
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800ad96:	e9d4 211b 	ldrd	r2, r1, [r4, #108]	; 0x6c
     (heth->Instance)->MACFCR = tmpreg;
 800ad9a:	619e      	str	r6, [r3, #24]
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800ad9c:	430a      	orrs	r2, r1
 800ad9e:	61da      	str	r2, [r3, #28]
      tmpreg = (heth->Instance)->MACVLANTR;
 800ada0:	69dc      	ldr	r4, [r3, #28]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 800ada2:	f7fd fa2b 	bl	80081fc <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 800ada6:	682b      	ldr	r3, [r5, #0]
 800ada8:	61dc      	str	r4, [r3, #28]
  __HAL_UNLOCK(heth);
 800adaa:	2300      	movs	r3, #0
  heth->State= HAL_ETH_STATE_READY;
 800adac:	2201      	movs	r2, #1
  return HAL_OK;  
 800adae:	4618      	mov	r0, r3
  heth->State= HAL_ETH_STATE_READY;
 800adb0:	f885 2044 	strb.w	r2, [r5, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800adb4:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
}
 800adb8:	bd70      	pop	{r4, r5, r6, pc}
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 800adba:	f240 6123 	movw	r1, #1571	; 0x623
 800adbe:	4881      	ldr	r0, [pc, #516]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800adc0:	f7fa f914 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 800adc4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800adc6:	f240 4204 	movw	r2, #1028	; 0x404
 800adca:	4293      	cmp	r3, r2
 800adcc:	bf18      	it	ne
 800adce:	2b10      	cmpne	r3, #16
 800add0:	f47f af55 	bne.w	800ac7e <HAL_ETH_ConfigMAC+0x102>
 800add4:	e757      	b.n	800ac86 <HAL_ETH_ConfigMAC+0x10a>
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
 800add6:	f240 610e 	movw	r1, #1550	; 0x60e
 800adda:	487a      	ldr	r0, [pc, #488]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800addc:	f7fa f906 	bl	8004fec <assert_failed>
  if (macconf != NULL)
 800ade0:	2c00      	cmp	r4, #0
 800ade2:	f47f aee7 	bne.w	800abb4 <HAL_ETH_ConfigMAC+0x38>
    tmpreg = (heth->Instance)->MACCR;
 800ade6:	682a      	ldr	r2, [r5, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800ade8:	2001      	movs	r0, #1
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800adea:	e9d5 3402 	ldrd	r3, r4, [r5, #8]
    tmpreg = (heth->Instance)->MACCR;
 800adee:	6811      	ldr	r1, [r2, #0]
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800adf0:	4323      	orrs	r3, r4
    tmpreg &= ~((uint32_t)0x00004800);
 800adf2:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800adf6:	430b      	orrs	r3, r1
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800adf8:	6013      	str	r3, [r2, #0]
    tmpreg = (heth->Instance)->MACCR;
 800adfa:	6814      	ldr	r4, [r2, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800adfc:	f7fd f9fe 	bl	80081fc <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 800ae00:	682b      	ldr	r3, [r5, #0]
 800ae02:	601c      	str	r4, [r3, #0]
 800ae04:	e7d1      	b.n	800adaa <HAL_ETH_ConfigMAC+0x22e>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 800ae06:	f240 6122 	movw	r1, #1570	; 0x622
 800ae0a:	486e      	ldr	r0, [pc, #440]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800ae0c:	f7fa f8ee 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 800ae10:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ae12:	2b01      	cmp	r3, #1
 800ae14:	f67f af2c 	bls.w	800ac70 <HAL_ETH_ConfigMAC+0xf4>
 800ae18:	e7cf      	b.n	800adba <HAL_ETH_ConfigMAC+0x23e>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 800ae1a:	f240 6121 	movw	r1, #1569	; 0x621
 800ae1e:	4869      	ldr	r0, [pc, #420]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800ae20:	f7fa f8e4 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 800ae24:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ae26:	f033 0308 	bics.w	r3, r3, #8
 800ae2a:	f43f af1d 	beq.w	800ac68 <HAL_ETH_ConfigMAC+0xec>
 800ae2e:	e7ea      	b.n	800ae06 <HAL_ETH_ConfigMAC+0x28a>
    assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
 800ae30:	f240 6113 	movw	r1, #1555	; 0x613
 800ae34:	4863      	ldr	r0, [pc, #396]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800ae36:	f7fa f8d9 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 800ae3a:	6863      	ldr	r3, [r4, #4]
 800ae3c:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 800ae40:	f43f aec2 	beq.w	800abc8 <HAL_ETH_ConfigMAC+0x4c>
 800ae44:	e02b      	b.n	800ae9e <HAL_ETH_ConfigMAC+0x322>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 800ae46:	f240 6119 	movw	r1, #1561	; 0x619
 800ae4a:	485e      	ldr	r0, [pc, #376]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800ae4c:	f7fa f8ce 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 800ae50:	69e3      	ldr	r3, [r4, #28]
 800ae52:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800ae56:	f43f aed9 	beq.w	800ac0c <HAL_ETH_ConfigMAC+0x90>
 800ae5a:	e07a      	b.n	800af52 <HAL_ETH_ConfigMAC+0x3d6>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 800ae5c:	f44f 61c3 	mov.w	r1, #1560	; 0x618
 800ae60:	4858      	ldr	r0, [pc, #352]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800ae62:	f7fa f8c3 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 800ae66:	69a3      	ldr	r3, [r4, #24]
 800ae68:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 800ae6c:	f43f aec9 	beq.w	800ac02 <HAL_ETH_ConfigMAC+0x86>
 800ae70:	e7e9      	b.n	800ae46 <HAL_ETH_ConfigMAC+0x2ca>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 800ae72:	f240 6117 	movw	r1, #1559	; 0x617
 800ae76:	4853      	ldr	r0, [pc, #332]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800ae78:	f7fa f8b8 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 800ae7c:	6963      	ldr	r3, [r4, #20]
 800ae7e:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800ae82:	f43f aeb9 	beq.w	800abf8 <HAL_ETH_ConfigMAC+0x7c>
 800ae86:	e7e9      	b.n	800ae5c <HAL_ETH_ConfigMAC+0x2e0>
    assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 800ae88:	f240 6116 	movw	r1, #1558	; 0x616
 800ae8c:	484d      	ldr	r0, [pc, #308]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800ae8e:	f7fa f8ad 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 800ae92:	6923      	ldr	r3, [r4, #16]
 800ae94:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 800ae98:	f43f aea9 	beq.w	800abee <HAL_ETH_ConfigMAC+0x72>
 800ae9c:	e7e9      	b.n	800ae72 <HAL_ETH_ConfigMAC+0x2f6>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 800ae9e:	f240 6114 	movw	r1, #1556	; 0x614
 800aea2:	4848      	ldr	r0, [pc, #288]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800aea4:	f7fa f8a2 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 800aea8:	68a3      	ldr	r3, [r4, #8]
 800aeaa:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 800aeae:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800aeb2:	f47f ae8f 	bne.w	800abd4 <HAL_ETH_ConfigMAC+0x58>
 800aeb6:	e690      	b.n	800abda <HAL_ETH_ConfigMAC+0x5e>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 800aeb8:	f240 612d 	movw	r1, #1581	; 0x62d
 800aebc:	4841      	ldr	r0, [pc, #260]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800aebe:	f7fa f895 	bl	8004fec <assert_failed>
 800aec2:	e711      	b.n	800ace8 <HAL_ETH_ConfigMAC+0x16c>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 800aec4:	f240 612c 	movw	r1, #1580	; 0x62c
 800aec8:	483e      	ldr	r0, [pc, #248]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800aeca:	f7fa f88f 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 800aece:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800aed0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aed4:	f4ff af08 	bcc.w	800ace8 <HAL_ETH_ConfigMAC+0x16c>
 800aed8:	e7ee      	b.n	800aeb8 <HAL_ETH_ConfigMAC+0x33c>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 800aeda:	f240 612b 	movw	r1, #1579	; 0x62b
 800aede:	4839      	ldr	r0, [pc, #228]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800aee0:	f7fa f884 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 800aee4:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800aee6:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 800aeea:	f43f aef8 	beq.w	800acde <HAL_ETH_ConfigMAC+0x162>
 800aeee:	e7e9      	b.n	800aec4 <HAL_ETH_ConfigMAC+0x348>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 800aef0:	f240 612a 	movw	r1, #1578	; 0x62a
 800aef4:	4833      	ldr	r0, [pc, #204]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800aef6:	f7fa f879 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 800aefa:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800aefc:	f033 0302 	bics.w	r3, r3, #2
 800af00:	f43f aee8 	beq.w	800acd4 <HAL_ETH_ConfigMAC+0x158>
 800af04:	e7e9      	b.n	800aeda <HAL_ETH_ConfigMAC+0x35e>
    assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 800af06:	f240 6129 	movw	r1, #1577	; 0x629
 800af0a:	482e      	ldr	r0, [pc, #184]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800af0c:	f7fa f86e 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 800af10:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af12:	f033 0304 	bics.w	r3, r3, #4
 800af16:	f43f aed8 	beq.w	800acca <HAL_ETH_ConfigMAC+0x14e>
 800af1a:	e7e9      	b.n	800aef0 <HAL_ETH_ConfigMAC+0x374>
    assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 800af1c:	f240 611d 	movw	r1, #1565	; 0x61d
 800af20:	4828      	ldr	r0, [pc, #160]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800af22:	f7fa f863 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 800af26:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800af28:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 800af2c:	f43f ae82 	beq.w	800ac34 <HAL_ETH_ConfigMAC+0xb8>
 800af30:	e01a      	b.n	800af68 <HAL_ETH_ConfigMAC+0x3ec>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 800af32:	f240 611b 	movw	r1, #1563	; 0x61b
 800af36:	4823      	ldr	r0, [pc, #140]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800af38:	f7fa f858 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 800af3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af3e:	f033 0360 	bics.w	r3, r3, #96	; 0x60
 800af42:	f43f ae6d 	beq.w	800ac20 <HAL_ETH_ConfigMAC+0xa4>
 800af46:	f240 611c 	movw	r1, #1564	; 0x61c
 800af4a:	481e      	ldr	r0, [pc, #120]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800af4c:	f7fa f84e 	bl	8004fec <assert_failed>
 800af50:	e666      	b.n	800ac20 <HAL_ETH_ConfigMAC+0xa4>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 800af52:	f240 611a 	movw	r1, #1562	; 0x61a
 800af56:	481b      	ldr	r0, [pc, #108]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800af58:	f7fa f848 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 800af5c:	6a23      	ldr	r3, [r4, #32]
 800af5e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800af62:	f43f ae58 	beq.w	800ac16 <HAL_ETH_ConfigMAC+0x9a>
 800af66:	e7e4      	b.n	800af32 <HAL_ETH_ConfigMAC+0x3b6>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 800af68:	f240 611e 	movw	r1, #1566	; 0x61e
 800af6c:	4815      	ldr	r0, [pc, #84]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800af6e:	f7fa f83d 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 800af72:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800af74:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 800af78:	f47f ae60 	bne.w	800ac3c <HAL_ETH_ConfigMAC+0xc0>
 800af7c:	e662      	b.n	800ac44 <HAL_ETH_ConfigMAC+0xc8>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 800af7e:	f240 6126 	movw	r1, #1574	; 0x626
 800af82:	4810      	ldr	r0, [pc, #64]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800af84:	f7fa f832 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 800af88:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800af8a:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800af8e:	f43f ae8d 	beq.w	800acac <HAL_ETH_ConfigMAC+0x130>
 800af92:	f240 6127 	movw	r1, #1575	; 0x627
 800af96:	480b      	ldr	r0, [pc, #44]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800af98:	f7fa f828 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
 800af9c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800af9e:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 800afa2:	f43f ae88 	beq.w	800acb6 <HAL_ETH_ConfigMAC+0x13a>
 800afa6:	f44f 61c5 	mov.w	r1, #1576	; 0x628
 800afaa:	4806      	ldr	r0, [pc, #24]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800afac:	f7fa f81e 	bl	8004fec <assert_failed>
 800afb0:	e681      	b.n	800acb6 <HAL_ETH_ConfigMAC+0x13a>
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 800afb2:	f240 610d 	movw	r1, #1549	; 0x60d
 800afb6:	4803      	ldr	r0, [pc, #12]	; (800afc4 <HAL_ETH_ConfigMAC+0x448>)
 800afb8:	f7fa f818 	bl	8004fec <assert_failed>
 800afbc:	e5f2      	b.n	800aba4 <HAL_ETH_ConfigMAC+0x28>
 800afbe:	bf00      	nop
 800afc0:	ff20810f 	.word	0xff20810f
 800afc4:	0802c9d8 	.word	0x0802c9d8
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 800afc8:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 800afcc:	4816      	ldr	r0, [pc, #88]	; (800b028 <HAL_ETH_ConfigMAC+0x4ac>)
 800afce:	f7fa f80d 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 800afd2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800afd4:	f033 0320 	bics.w	r3, r3, #32
 800afd8:	f43f ae41 	beq.w	800ac5e <HAL_ETH_ConfigMAC+0xe2>
 800afdc:	e71d      	b.n	800ae1a <HAL_ETH_ConfigMAC+0x29e>
    assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 800afde:	f240 6125 	movw	r1, #1573	; 0x625
 800afe2:	4811      	ldr	r0, [pc, #68]	; (800b028 <HAL_ETH_ConfigMAC+0x4ac>)
 800afe4:	f7fa f802 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 800afe8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800afea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800afee:	f4ff ae58 	bcc.w	800aca2 <HAL_ETH_ConfigMAC+0x126>
 800aff2:	e7c4      	b.n	800af7e <HAL_ETH_ConfigMAC+0x402>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 800aff4:	f240 611f 	movw	r1, #1567	; 0x61f
 800aff8:	480b      	ldr	r0, [pc, #44]	; (800b028 <HAL_ETH_ConfigMAC+0x4ac>)
 800affa:	f7f9 fff7 	bl	8004fec <assert_failed>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 800affe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b000:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b004:	2a40      	cmp	r2, #64	; 0x40
 800b006:	f47f ae22 	bne.w	800ac4e <HAL_ETH_ConfigMAC+0xd2>
 800b00a:	e623      	b.n	800ac54 <HAL_ETH_ConfigMAC+0xd8>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 800b00c:	f240 6124 	movw	r1, #1572	; 0x624
 800b010:	4805      	ldr	r0, [pc, #20]	; (800b028 <HAL_ETH_ConfigMAC+0x4ac>)
 800b012:	f7f9 ffeb 	bl	8004fec <assert_failed>
 800b016:	e636      	b.n	800ac86 <HAL_ETH_ConfigMAC+0x10a>
  __HAL_LOCK(heth);
 800b018:	2002      	movs	r0, #2
}
 800b01a:	4770      	bx	lr
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 800b01c:	f240 6115 	movw	r1, #1557	; 0x615
 800b020:	4801      	ldr	r0, [pc, #4]	; (800b028 <HAL_ETH_ConfigMAC+0x4ac>)
 800b022:	f7f9 ffe3 	bl	8004fec <assert_failed>
 800b026:	e5d8      	b.n	800abda <HAL_ETH_ConfigMAC+0x5e>
 800b028:	0802c9d8 	.word	0x0802c9d8

0800b02c <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800b02c:	4b18      	ldr	r3, [pc, #96]	; (800b090 <FLASH_SetErrorCode+0x64>)
 800b02e:	68db      	ldr	r3, [r3, #12]
 800b030:	079b      	lsls	r3, r3, #30
 800b032:	d504      	bpl.n	800b03e <FLASH_SetErrorCode+0x12>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800b034:	4a17      	ldr	r2, [pc, #92]	; (800b094 <FLASH_SetErrorCode+0x68>)
 800b036:	6993      	ldr	r3, [r2, #24]
 800b038:	f043 0320 	orr.w	r3, r3, #32
 800b03c:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800b03e:	4b14      	ldr	r3, [pc, #80]	; (800b090 <FLASH_SetErrorCode+0x64>)
 800b040:	68db      	ldr	r3, [r3, #12]
 800b042:	06d8      	lsls	r0, r3, #27
 800b044:	d504      	bpl.n	800b050 <FLASH_SetErrorCode+0x24>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800b046:	4a13      	ldr	r2, [pc, #76]	; (800b094 <FLASH_SetErrorCode+0x68>)
 800b048:	6993      	ldr	r3, [r2, #24]
 800b04a:	f043 0310 	orr.w	r3, r3, #16
 800b04e:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800b050:	4b0f      	ldr	r3, [pc, #60]	; (800b090 <FLASH_SetErrorCode+0x64>)
 800b052:	68db      	ldr	r3, [r3, #12]
 800b054:	0699      	lsls	r1, r3, #26
 800b056:	d504      	bpl.n	800b062 <FLASH_SetErrorCode+0x36>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800b058:	4a0e      	ldr	r2, [pc, #56]	; (800b094 <FLASH_SetErrorCode+0x68>)
 800b05a:	6993      	ldr	r3, [r2, #24]
 800b05c:	f043 0308 	orr.w	r3, r3, #8
 800b060:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800b062:	4b0b      	ldr	r3, [pc, #44]	; (800b090 <FLASH_SetErrorCode+0x64>)
 800b064:	68db      	ldr	r3, [r3, #12]
 800b066:	065a      	lsls	r2, r3, #25
 800b068:	d504      	bpl.n	800b074 <FLASH_SetErrorCode+0x48>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800b06a:	4a0a      	ldr	r2, [pc, #40]	; (800b094 <FLASH_SetErrorCode+0x68>)
 800b06c:	6993      	ldr	r3, [r2, #24]
 800b06e:	f043 0304 	orr.w	r3, r3, #4
 800b072:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 800b074:	4b06      	ldr	r3, [pc, #24]	; (800b090 <FLASH_SetErrorCode+0x64>)
 800b076:	68db      	ldr	r3, [r3, #12]
 800b078:	061b      	lsls	r3, r3, #24
 800b07a:	d504      	bpl.n	800b086 <FLASH_SetErrorCode+0x5a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 800b07c:	4a05      	ldr	r2, [pc, #20]	; (800b094 <FLASH_SetErrorCode+0x68>)
 800b07e:	6993      	ldr	r3, [r2, #24]
 800b080:	f043 0302 	orr.w	r3, r3, #2
 800b084:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 800b086:	4b02      	ldr	r3, [pc, #8]	; (800b090 <FLASH_SetErrorCode+0x64>)
 800b088:	22f2      	movs	r2, #242	; 0xf2
 800b08a:	60da      	str	r2, [r3, #12]
}
 800b08c:	4770      	bx	lr
 800b08e:	bf00      	nop
 800b090:	40023c00 	.word	0x40023c00
 800b094:	2000319c 	.word	0x2000319c

0800b098 <FLASH_Program_Byte>:
{
 800b098:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_FLASH_ADDRESS(Address));
 800b09a:	f100 4378 	add.w	r3, r0, #4160749568	; 0xf8000000
{
 800b09e:	4604      	mov	r4, r0
 800b0a0:	460d      	mov	r5, r1
  assert_param(IS_FLASH_ADDRESS(Address));
 800b0a2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b0a6:	d304      	bcc.n	800b0b2 <FLASH_Program_Byte+0x1a>
 800b0a8:	4b0c      	ldr	r3, [pc, #48]	; (800b0dc <FLASH_Program_Byte+0x44>)
 800b0aa:	4403      	add	r3, r0
 800b0ac:	f5b3 6f84 	cmp.w	r3, #1056	; 0x420
 800b0b0:	d20e      	bcs.n	800b0d0 <FLASH_Program_Byte+0x38>
  FLASH->CR &= CR_PSIZE_MASK;
 800b0b2:	4b0b      	ldr	r3, [pc, #44]	; (800b0e0 <FLASH_Program_Byte+0x48>)
 800b0b4:	691a      	ldr	r2, [r3, #16]
 800b0b6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800b0ba:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800b0bc:	691a      	ldr	r2, [r3, #16]
 800b0be:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 800b0c0:	691a      	ldr	r2, [r3, #16]
 800b0c2:	f042 0201 	orr.w	r2, r2, #1
 800b0c6:	611a      	str	r2, [r3, #16]
  *(__IO uint8_t*)Address = Data;
 800b0c8:	7025      	strb	r5, [r4, #0]
	__ASM volatile ("dsb 0xF":::"memory");
 800b0ca:	f3bf 8f4f 	dsb	sy
}
 800b0ce:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_FLASH_ADDRESS(Address));
 800b0d0:	f240 21ee 	movw	r1, #750	; 0x2ee
 800b0d4:	4803      	ldr	r0, [pc, #12]	; (800b0e4 <FLASH_Program_Byte+0x4c>)
 800b0d6:	f7f9 ff89 	bl	8004fec <assert_failed>
 800b0da:	e7ea      	b.n	800b0b2 <FLASH_Program_Byte+0x1a>
 800b0dc:	e00f1000 	.word	0xe00f1000
 800b0e0:	40023c00 	.word	0x40023c00
 800b0e4:	0802ca10 	.word	0x0802ca10

0800b0e8 <FLASH_Program_HalfWord>:
{
 800b0e8:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_FLASH_ADDRESS(Address));
 800b0ea:	f100 4378 	add.w	r3, r0, #4160749568	; 0xf8000000
{
 800b0ee:	4604      	mov	r4, r0
 800b0f0:	460d      	mov	r5, r1
  assert_param(IS_FLASH_ADDRESS(Address));
 800b0f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b0f6:	d304      	bcc.n	800b102 <FLASH_Program_HalfWord+0x1a>
 800b0f8:	4b0d      	ldr	r3, [pc, #52]	; (800b130 <FLASH_Program_HalfWord+0x48>)
 800b0fa:	4403      	add	r3, r0
 800b0fc:	f5b3 6f84 	cmp.w	r3, #1056	; 0x420
 800b100:	d210      	bcs.n	800b124 <FLASH_Program_HalfWord+0x3c>
  FLASH->CR &= CR_PSIZE_MASK;
 800b102:	4b0c      	ldr	r3, [pc, #48]	; (800b134 <FLASH_Program_HalfWord+0x4c>)
 800b104:	691a      	ldr	r2, [r3, #16]
 800b106:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800b10a:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800b10c:	691a      	ldr	r2, [r3, #16]
 800b10e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b112:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 800b114:	691a      	ldr	r2, [r3, #16]
 800b116:	f042 0201 	orr.w	r2, r2, #1
 800b11a:	611a      	str	r2, [r3, #16]
  *(__IO uint16_t*)Address = Data;
 800b11c:	8025      	strh	r5, [r4, #0]
 800b11e:	f3bf 8f4f 	dsb	sy
}
 800b122:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_FLASH_ADDRESS(Address));
 800b124:	f44f 7134 	mov.w	r1, #720	; 0x2d0
 800b128:	4803      	ldr	r0, [pc, #12]	; (800b138 <FLASH_Program_HalfWord+0x50>)
 800b12a:	f7f9 ff5f 	bl	8004fec <assert_failed>
 800b12e:	e7e8      	b.n	800b102 <FLASH_Program_HalfWord+0x1a>
 800b130:	e00f1000 	.word	0xe00f1000
 800b134:	40023c00 	.word	0x40023c00
 800b138:	0802ca10 	.word	0x0802ca10

0800b13c <FLASH_Program_Word>:
{
 800b13c:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_FLASH_ADDRESS(Address));
 800b13e:	f100 4378 	add.w	r3, r0, #4160749568	; 0xf8000000
{
 800b142:	4604      	mov	r4, r0
 800b144:	460d      	mov	r5, r1
  assert_param(IS_FLASH_ADDRESS(Address));
 800b146:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b14a:	d304      	bcc.n	800b156 <FLASH_Program_Word+0x1a>
 800b14c:	4b0d      	ldr	r3, [pc, #52]	; (800b184 <FLASH_Program_Word+0x48>)
 800b14e:	4403      	add	r3, r0
 800b150:	f5b3 6f84 	cmp.w	r3, #1056	; 0x420
 800b154:	d210      	bcs.n	800b178 <FLASH_Program_Word+0x3c>
  FLASH->CR &= CR_PSIZE_MASK;
 800b156:	4b0c      	ldr	r3, [pc, #48]	; (800b188 <FLASH_Program_Word+0x4c>)
 800b158:	691a      	ldr	r2, [r3, #16]
 800b15a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800b15e:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800b160:	691a      	ldr	r2, [r3, #16]
 800b162:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b166:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 800b168:	691a      	ldr	r2, [r3, #16]
 800b16a:	f042 0201 	orr.w	r2, r2, #1
 800b16e:	611a      	str	r2, [r3, #16]
  *(__IO uint32_t*)Address = Data;
 800b170:	6025      	str	r5, [r4, #0]
 800b172:	f3bf 8f4f 	dsb	sy
}
 800b176:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_FLASH_ADDRESS(Address));
 800b178:	f240 21b3 	movw	r1, #691	; 0x2b3
 800b17c:	4803      	ldr	r0, [pc, #12]	; (800b18c <FLASH_Program_Word+0x50>)
 800b17e:	f7f9 ff35 	bl	8004fec <assert_failed>
 800b182:	e7e8      	b.n	800b156 <FLASH_Program_Word+0x1a>
 800b184:	e00f1000 	.word	0xe00f1000
 800b188:	40023c00 	.word	0x40023c00
 800b18c:	0802ca10 	.word	0x0802ca10

0800b190 <FLASH_Program_DoubleWord>:
{
 800b190:	b570      	push	{r4, r5, r6, lr}
 800b192:	461d      	mov	r5, r3
  assert_param(IS_FLASH_ADDRESS(Address));
 800b194:	f100 4378 	add.w	r3, r0, #4160749568	; 0xf8000000
{
 800b198:	4604      	mov	r4, r0
 800b19a:	4616      	mov	r6, r2
  assert_param(IS_FLASH_ADDRESS(Address));
 800b19c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b1a0:	d304      	bcc.n	800b1ac <FLASH_Program_DoubleWord+0x1c>
 800b1a2:	4b0f      	ldr	r3, [pc, #60]	; (800b1e0 <FLASH_Program_DoubleWord+0x50>)
 800b1a4:	4403      	add	r3, r0
 800b1a6:	f5b3 6f84 	cmp.w	r3, #1056	; 0x420
 800b1aa:	d213      	bcs.n	800b1d4 <FLASH_Program_DoubleWord+0x44>
  FLASH->CR &= CR_PSIZE_MASK;
 800b1ac:	490d      	ldr	r1, [pc, #52]	; (800b1e4 <FLASH_Program_DoubleWord+0x54>)
 800b1ae:	690b      	ldr	r3, [r1, #16]
 800b1b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b1b4:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800b1b6:	690b      	ldr	r3, [r1, #16]
 800b1b8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800b1bc:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 800b1be:	690b      	ldr	r3, [r1, #16]
 800b1c0:	f043 0301 	orr.w	r3, r3, #1
 800b1c4:	610b      	str	r3, [r1, #16]
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800b1c6:	6026      	str	r6, [r4, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800b1c8:	f3bf 8f6f 	isb	sy
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800b1cc:	6065      	str	r5, [r4, #4]
	__ASM volatile ("dsb 0xF":::"memory");
 800b1ce:	f3bf 8f4f 	dsb	sy
}
 800b1d2:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_FLASH_ADDRESS(Address));
 800b1d4:	f240 218e 	movw	r1, #654	; 0x28e
 800b1d8:	4803      	ldr	r0, [pc, #12]	; (800b1e8 <FLASH_Program_DoubleWord+0x58>)
 800b1da:	f7f9 ff07 	bl	8004fec <assert_failed>
 800b1de:	e7e5      	b.n	800b1ac <FLASH_Program_DoubleWord+0x1c>
 800b1e0:	e00f1000 	.word	0xe00f1000
 800b1e4:	40023c00 	.word	0x40023c00
 800b1e8:	0802ca10 	.word	0x0802ca10

0800b1ec <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800b1ec:	4b06      	ldr	r3, [pc, #24]	; (800b208 <HAL_FLASH_Unlock+0x1c>)
 800b1ee:	691a      	ldr	r2, [r3, #16]
 800b1f0:	2a00      	cmp	r2, #0
 800b1f2:	db01      	blt.n	800b1f8 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 800b1f4:	2000      	movs	r0, #0
}
 800b1f6:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800b1f8:	4904      	ldr	r1, [pc, #16]	; (800b20c <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800b1fa:	4a05      	ldr	r2, [pc, #20]	; (800b210 <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800b1fc:	6059      	str	r1, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800b1fe:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800b200:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800b202:	0fc0      	lsrs	r0, r0, #31
 800b204:	4770      	bx	lr
 800b206:	bf00      	nop
 800b208:	40023c00 	.word	0x40023c00
 800b20c:	45670123 	.word	0x45670123
 800b210:	cdef89ab 	.word	0xcdef89ab

0800b214 <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 800b214:	4a03      	ldr	r2, [pc, #12]	; (800b224 <HAL_FLASH_Lock+0x10>)
}
 800b216:	2000      	movs	r0, #0
  FLASH->CR |= FLASH_CR_LOCK;
 800b218:	6913      	ldr	r3, [r2, #16]
 800b21a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b21e:	6113      	str	r3, [r2, #16]
}
 800b220:	4770      	bx	lr
 800b222:	bf00      	nop
 800b224:	40023c00 	.word	0x40023c00

0800b228 <HAL_FLASH_OB_Unlock>:
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 800b228:	4b05      	ldr	r3, [pc, #20]	; (800b240 <HAL_FLASH_OB_Unlock+0x18>)
 800b22a:	695a      	ldr	r2, [r3, #20]
 800b22c:	07d2      	lsls	r2, r2, #31
 800b22e:	d505      	bpl.n	800b23c <HAL_FLASH_OB_Unlock+0x14>
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 800b230:	4904      	ldr	r1, [pc, #16]	; (800b244 <HAL_FLASH_OB_Unlock+0x1c>)
  return HAL_OK;  
 800b232:	2000      	movs	r0, #0
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 800b234:	4a04      	ldr	r2, [pc, #16]	; (800b248 <HAL_FLASH_OB_Unlock+0x20>)
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 800b236:	6099      	str	r1, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 800b238:	609a      	str	r2, [r3, #8]
  return HAL_OK;  
 800b23a:	4770      	bx	lr
    return HAL_ERROR;
 800b23c:	2001      	movs	r0, #1
}
 800b23e:	4770      	bx	lr
 800b240:	40023c00 	.word	0x40023c00
 800b244:	08192a3b 	.word	0x08192a3b
 800b248:	4c5d6e7f 	.word	0x4c5d6e7f

0800b24c <HAL_FLASH_OB_Lock>:
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800b24c:	4a03      	ldr	r2, [pc, #12]	; (800b25c <HAL_FLASH_OB_Lock+0x10>)
}
 800b24e:	2000      	movs	r0, #0
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800b250:	6953      	ldr	r3, [r2, #20]
 800b252:	f043 0301 	orr.w	r3, r3, #1
 800b256:	6153      	str	r3, [r2, #20]
}
 800b258:	4770      	bx	lr
 800b25a:	bf00      	nop
 800b25c:	40023c00 	.word	0x40023c00

0800b260 <HAL_FLASH_OB_Launch>:
{
 800b260:	b570      	push	{r4, r5, r6, lr}
  FLASH->OPTCR |= FLASH_OPTCR_OPTSTRT;
 800b262:	4c14      	ldr	r4, [pc, #80]	; (800b2b4 <HAL_FLASH_OB_Launch+0x54>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800b264:	2100      	movs	r1, #0
 800b266:	4a14      	ldr	r2, [pc, #80]	; (800b2b8 <HAL_FLASH_OB_Launch+0x58>)
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 800b268:	f24c 3650 	movw	r6, #50000	; 0xc350
  FLASH->OPTCR |= FLASH_OPTCR_OPTSTRT;
 800b26c:	6963      	ldr	r3, [r4, #20]
 800b26e:	f043 0302 	orr.w	r3, r3, #2
 800b272:	6163      	str	r3, [r4, #20]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800b274:	6191      	str	r1, [r2, #24]
  tickstart = HAL_GetTick();
 800b276:	f7fc ffbb 	bl	80081f0 <HAL_GetTick>
 800b27a:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800b27c:	e004      	b.n	800b288 <HAL_FLASH_OB_Launch+0x28>
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 800b27e:	f7fc ffb7 	bl	80081f0 <HAL_GetTick>
 800b282:	1b40      	subs	r0, r0, r5
 800b284:	42b0      	cmp	r0, r6
 800b286:	d80e      	bhi.n	800b2a6 <HAL_FLASH_OB_Launch+0x46>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800b288:	68e3      	ldr	r3, [r4, #12]
 800b28a:	03db      	lsls	r3, r3, #15
 800b28c:	d4f7      	bmi.n	800b27e <HAL_FLASH_OB_Launch+0x1e>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 800b28e:	68e2      	ldr	r2, [r4, #12]
 800b290:	f012 02f2 	ands.w	r2, r2, #242	; 0xf2
 800b294:	d109      	bne.n	800b2aa <HAL_FLASH_OB_Launch+0x4a>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800b296:	68e0      	ldr	r0, [r4, #12]
 800b298:	f010 0001 	ands.w	r0, r0, #1
 800b29c:	d002      	beq.n	800b2a4 <HAL_FLASH_OB_Launch+0x44>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800b29e:	2301      	movs	r3, #1
  return HAL_OK;
 800b2a0:	4610      	mov	r0, r2
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800b2a2:	60e3      	str	r3, [r4, #12]
}
 800b2a4:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_TIMEOUT;
 800b2a6:	2003      	movs	r0, #3
}
 800b2a8:	bd70      	pop	{r4, r5, r6, pc}
    FLASH_SetErrorCode();
 800b2aa:	f7ff febf 	bl	800b02c <FLASH_SetErrorCode>
    return HAL_ERROR;
 800b2ae:	2001      	movs	r0, #1
}
 800b2b0:	bd70      	pop	{r4, r5, r6, pc}
 800b2b2:	bf00      	nop
 800b2b4:	40023c00 	.word	0x40023c00
 800b2b8:	2000319c 	.word	0x2000319c

0800b2bc <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 800b2bc:	4b01      	ldr	r3, [pc, #4]	; (800b2c4 <HAL_FLASH_GetError+0x8>)
 800b2be:	6998      	ldr	r0, [r3, #24]
}  
 800b2c0:	4770      	bx	lr
 800b2c2:	bf00      	nop
 800b2c4:	2000319c 	.word	0x2000319c

0800b2c8 <FLASH_WaitForLastOperation>:
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800b2c8:	4b13      	ldr	r3, [pc, #76]	; (800b318 <FLASH_WaitForLastOperation+0x50>)
 800b2ca:	2200      	movs	r2, #0
{ 
 800b2cc:	b570      	push	{r4, r5, r6, lr}
 800b2ce:	4604      	mov	r4, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800b2d0:	619a      	str	r2, [r3, #24]
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800b2d2:	4d12      	ldr	r5, [pc, #72]	; (800b31c <FLASH_WaitForLastOperation+0x54>)
  tickstart = HAL_GetTick();
 800b2d4:	f7fc ff8c 	bl	80081f0 <HAL_GetTick>
 800b2d8:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800b2da:	e001      	b.n	800b2e0 <FLASH_WaitForLastOperation+0x18>
    if(Timeout != HAL_MAX_DELAY)
 800b2dc:	1c62      	adds	r2, r4, #1
 800b2de:	d10e      	bne.n	800b2fe <FLASH_WaitForLastOperation+0x36>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800b2e0:	68eb      	ldr	r3, [r5, #12]
 800b2e2:	03db      	lsls	r3, r3, #15
 800b2e4:	d4fa      	bmi.n	800b2dc <FLASH_WaitForLastOperation+0x14>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 800b2e6:	68ea      	ldr	r2, [r5, #12]
 800b2e8:	f012 02f2 	ands.w	r2, r2, #242	; 0xf2
 800b2ec:	d10f      	bne.n	800b30e <FLASH_WaitForLastOperation+0x46>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800b2ee:	68e8      	ldr	r0, [r5, #12]
 800b2f0:	f010 0001 	ands.w	r0, r0, #1
 800b2f4:	d002      	beq.n	800b2fc <FLASH_WaitForLastOperation+0x34>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800b2f6:	2301      	movs	r3, #1
  return HAL_OK;
 800b2f8:	4610      	mov	r0, r2
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800b2fa:	60eb      	str	r3, [r5, #12]
}  
 800b2fc:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 800b2fe:	b124      	cbz	r4, 800b30a <FLASH_WaitForLastOperation+0x42>
 800b300:	f7fc ff76 	bl	80081f0 <HAL_GetTick>
 800b304:	1b80      	subs	r0, r0, r6
 800b306:	42a0      	cmp	r0, r4
 800b308:	d9ea      	bls.n	800b2e0 <FLASH_WaitForLastOperation+0x18>
        return HAL_TIMEOUT;
 800b30a:	2003      	movs	r0, #3
}  
 800b30c:	bd70      	pop	{r4, r5, r6, pc}
    FLASH_SetErrorCode();
 800b30e:	f7ff fe8d 	bl	800b02c <FLASH_SetErrorCode>
    return HAL_ERROR;
 800b312:	2001      	movs	r0, #1
}  
 800b314:	bd70      	pop	{r4, r5, r6, pc}
 800b316:	bf00      	nop
 800b318:	2000319c 	.word	0x2000319c
 800b31c:	40023c00 	.word	0x40023c00

0800b320 <HAL_FLASH_Program>:
{
 800b320:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 800b324:	4d23      	ldr	r5, [pc, #140]	; (800b3b4 <HAL_FLASH_Program+0x94>)
{
 800b326:	4617      	mov	r7, r2
  __HAL_LOCK(&pFlash);
 800b328:	7d2a      	ldrb	r2, [r5, #20]
 800b32a:	2a01      	cmp	r2, #1
 800b32c:	d03a      	beq.n	800b3a4 <HAL_FLASH_Program+0x84>
 800b32e:	4698      	mov	r8, r3
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 800b330:	2803      	cmp	r0, #3
  __HAL_LOCK(&pFlash);
 800b332:	f04f 0301 	mov.w	r3, #1
 800b336:	4604      	mov	r4, r0
 800b338:	752b      	strb	r3, [r5, #20]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 800b33a:	d81d      	bhi.n	800b378 <HAL_FLASH_Program+0x58>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b33c:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b340:	460e      	mov	r6, r1
 800b342:	f7ff ffc1 	bl	800b2c8 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800b346:	b998      	cbnz	r0, 800b370 <HAL_FLASH_Program+0x50>
    switch(TypeProgram)
 800b348:	3c01      	subs	r4, #1
 800b34a:	2c02      	cmp	r4, #2
 800b34c:	d82d      	bhi.n	800b3aa <HAL_FLASH_Program+0x8a>
 800b34e:	e8df f004 	tbb	[pc, r4]
 800b352:	1e02      	.short	0x1e02
 800b354:	23          	.byte	0x23
 800b355:	00          	.byte	0x00
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800b356:	b2b9      	uxth	r1, r7
 800b358:	4630      	mov	r0, r6
 800b35a:	f7ff fec5 	bl	800b0e8 <FLASH_Program_HalfWord>
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b35e:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b362:	f7ff ffb1 	bl	800b2c8 <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);
 800b366:	4a14      	ldr	r2, [pc, #80]	; (800b3b8 <HAL_FLASH_Program+0x98>)
 800b368:	6913      	ldr	r3, [r2, #16]
 800b36a:	f023 0301 	bic.w	r3, r3, #1
 800b36e:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 800b370:	2300      	movs	r3, #0
 800b372:	752b      	strb	r3, [r5, #20]
}
 800b374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 800b378:	4810      	ldr	r0, [pc, #64]	; (800b3bc <HAL_FLASH_Program+0x9c>)
 800b37a:	21aa      	movs	r1, #170	; 0xaa
 800b37c:	f7f9 fe36 	bl	8004fec <assert_failed>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b380:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b384:	f7ff ffa0 	bl	800b2c8 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800b388:	2800      	cmp	r0, #0
 800b38a:	d1f1      	bne.n	800b370 <HAL_FLASH_Program+0x50>
 800b38c:	e7e7      	b.n	800b35e <HAL_FLASH_Program+0x3e>
        FLASH_Program_Word(Address, (uint32_t) Data);
 800b38e:	4639      	mov	r1, r7
 800b390:	4630      	mov	r0, r6
 800b392:	f7ff fed3 	bl	800b13c <FLASH_Program_Word>
        break;
 800b396:	e7e2      	b.n	800b35e <HAL_FLASH_Program+0x3e>
        FLASH_Program_DoubleWord(Address, Data);
 800b398:	463a      	mov	r2, r7
 800b39a:	4643      	mov	r3, r8
 800b39c:	4630      	mov	r0, r6
 800b39e:	f7ff fef7 	bl	800b190 <FLASH_Program_DoubleWord>
        break;
 800b3a2:	e7dc      	b.n	800b35e <HAL_FLASH_Program+0x3e>
  __HAL_LOCK(&pFlash);
 800b3a4:	2002      	movs	r0, #2
}
 800b3a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        FLASH_Program_Byte(Address, (uint8_t) Data);
 800b3aa:	b2f9      	uxtb	r1, r7
 800b3ac:	4630      	mov	r0, r6
 800b3ae:	f7ff fe73 	bl	800b098 <FLASH_Program_Byte>
        break;
 800b3b2:	e7d4      	b.n	800b35e <HAL_FLASH_Program+0x3e>
 800b3b4:	2000319c 	.word	0x2000319c
 800b3b8:	40023c00 	.word	0x40023c00
 800b3bc:	0802ca10 	.word	0x0802ca10

0800b3c0 <FLASH_MassErase>:
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 800b3c0:	2803      	cmp	r0, #3
{
 800b3c2:	b538      	push	{r3, r4, r5, lr}
 800b3c4:	4604      	mov	r4, r0
 800b3c6:	460d      	mov	r5, r1
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 800b3c8:	d82f      	bhi.n	800b42a <FLASH_MassErase+0x6a>
  assert_param(IS_FLASH_BANK(Banks));
 800b3ca:	1e6b      	subs	r3, r5, #1
 800b3cc:	2b02      	cmp	r3, #2
 800b3ce:	d81c      	bhi.n	800b40a <FLASH_MassErase+0x4a>

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 800b3d0:	4b19      	ldr	r3, [pc, #100]	; (800b438 <FLASH_MassErase+0x78>)
  if(Banks == FLASH_BANK_BOTH)
 800b3d2:	2d03      	cmp	r5, #3
  FLASH->CR &= CR_PSIZE_MASK;
 800b3d4:	691a      	ldr	r2, [r3, #16]
 800b3d6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800b3da:	611a      	str	r2, [r3, #16]
  if(Banks == FLASH_BANK_BOTH)
 800b3dc:	d10e      	bne.n	800b3fc <FLASH_MassErase+0x3c>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 800b3de:	6919      	ldr	r1, [r3, #16]
 800b3e0:	f248 0204 	movw	r2, #32772	; 0x8004
 800b3e4:	430a      	orrs	r2, r1
 800b3e6:	611a      	str	r2, [r3, #16]
  else
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;    
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 800b3e8:	4a13      	ldr	r2, [pc, #76]	; (800b438 <FLASH_MassErase+0x78>)
 800b3ea:	6910      	ldr	r0, [r2, #16]
 800b3ec:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
 800b3f0:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 800b3f4:	6110      	str	r0, [r2, #16]
 800b3f6:	f3bf 8f4f 	dsb	sy
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 800b3fa:	bd38      	pop	{r3, r4, r5, pc}
  else if(Banks == FLASH_BANK_2)
 800b3fc:	2d02      	cmp	r5, #2
 800b3fe:	d10e      	bne.n	800b41e <FLASH_MassErase+0x5e>
    FLASH->CR |= FLASH_CR_MER2;
 800b400:	691a      	ldr	r2, [r3, #16]
 800b402:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b406:	611a      	str	r2, [r3, #16]
 800b408:	e7ee      	b.n	800b3e8 <FLASH_MassErase+0x28>
  assert_param(IS_FLASH_BANK(Banks));
 800b40a:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 800b40e:	480b      	ldr	r0, [pc, #44]	; (800b43c <FLASH_MassErase+0x7c>)
 800b410:	f7f9 fdec 	bl	8004fec <assert_failed>
  FLASH->CR &= CR_PSIZE_MASK;
 800b414:	4a08      	ldr	r2, [pc, #32]	; (800b438 <FLASH_MassErase+0x78>)
 800b416:	6913      	ldr	r3, [r2, #16]
 800b418:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b41c:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_MER1;    
 800b41e:	4a06      	ldr	r2, [pc, #24]	; (800b438 <FLASH_MassErase+0x78>)
 800b420:	6913      	ldr	r3, [r2, #16]
 800b422:	f043 0304 	orr.w	r3, r3, #4
 800b426:	6113      	str	r3, [r2, #16]
 800b428:	e7de      	b.n	800b3e8 <FLASH_MassErase+0x28>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 800b42a:	f240 11bb 	movw	r1, #443	; 0x1bb
 800b42e:	4803      	ldr	r0, [pc, #12]	; (800b43c <FLASH_MassErase+0x7c>)
 800b430:	f7f9 fddc 	bl	8004fec <assert_failed>
 800b434:	e7c9      	b.n	800b3ca <FLASH_MassErase+0xa>
 800b436:	bf00      	nop
 800b438:	40023c00 	.word	0x40023c00
 800b43c:	0802ca4c 	.word	0x0802ca4c

0800b440 <HAL_FLASHEx_OBProgram>:
{
 800b440:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(&pFlash);
 800b442:	4d64      	ldr	r5, [pc, #400]	; (800b5d4 <HAL_FLASHEx_OBProgram+0x194>)
 800b444:	7d2b      	ldrb	r3, [r5, #20]
 800b446:	2b01      	cmp	r3, #1
 800b448:	f000 80bb 	beq.w	800b5c2 <HAL_FLASHEx_OBProgram+0x182>
 800b44c:	2301      	movs	r3, #1
 800b44e:	4604      	mov	r4, r0
 800b450:	752b      	strb	r3, [r5, #20]
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));
 800b452:	6803      	ldr	r3, [r0, #0]
 800b454:	2b3f      	cmp	r3, #63	; 0x3f
 800b456:	f200 808c 	bhi.w	800b572 <HAL_FLASHEx_OBProgram+0x132>
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 800b45a:	07d9      	lsls	r1, r3, #31
 800b45c:	d40d      	bmi.n	800b47a <HAL_FLASHEx_OBProgram+0x3a>
  HAL_StatusTypeDef status = HAL_ERROR;
 800b45e:	2001      	movs	r0, #1
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 800b460:	079a      	lsls	r2, r3, #30
 800b462:	d42c      	bmi.n	800b4be <HAL_FLASHEx_OBProgram+0x7e>
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 800b464:	075e      	lsls	r6, r3, #29
 800b466:	d440      	bmi.n	800b4ea <HAL_FLASHEx_OBProgram+0xaa>
  if((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 800b468:	0719      	lsls	r1, r3, #28
 800b46a:	d44f      	bmi.n	800b50c <HAL_FLASHEx_OBProgram+0xcc>
  if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR_0) == OPTIONBYTE_BOOTADDR_0)
 800b46c:	06da      	lsls	r2, r3, #27
 800b46e:	d45b      	bmi.n	800b528 <HAL_FLASHEx_OBProgram+0xe8>
  if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR_1) == OPTIONBYTE_BOOTADDR_1)
 800b470:	069b      	lsls	r3, r3, #26
 800b472:	d46c      	bmi.n	800b54e <HAL_FLASHEx_OBProgram+0x10e>
  __HAL_UNLOCK(&pFlash);
 800b474:	2300      	movs	r3, #0
 800b476:	752b      	strb	r3, [r5, #20]
}
 800b478:	bd70      	pop	{r4, r5, r6, pc}
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
 800b47a:	6863      	ldr	r3, [r4, #4]
 800b47c:	2b01      	cmp	r3, #1
 800b47e:	d905      	bls.n	800b48c <HAL_FLASHEx_OBProgram+0x4c>
 800b480:	f44f 7195 	mov.w	r1, #298	; 0x12a
 800b484:	4854      	ldr	r0, [pc, #336]	; (800b5d8 <HAL_FLASHEx_OBProgram+0x198>)
 800b486:	f7f9 fdb1 	bl	8004fec <assert_failed>
    if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800b48a:	6863      	ldr	r3, [r4, #4]
      status = FLASH_OB_EnableWRP(pOBInit->WRPSector);
 800b48c:	68a6      	ldr	r6, [r4, #8]
    if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800b48e:	2b01      	cmp	r3, #1
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WRPSector)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
 800b490:	4b52      	ldr	r3, [pc, #328]	; (800b5dc <HAL_FLASHEx_OBProgram+0x19c>)
 800b492:	ea03 0306 	and.w	r3, r3, r6
    if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800b496:	d07f      	beq.n	800b598 <HAL_FLASHEx_OBProgram+0x158>
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WRPSector)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
 800b498:	b903      	cbnz	r3, 800b49c <HAL_FLASHEx_OBProgram+0x5c>
 800b49a:	b926      	cbnz	r6, 800b4a6 <HAL_FLASHEx_OBProgram+0x66>
 800b49c:	f240 314f 	movw	r1, #847	; 0x34f
 800b4a0:	484d      	ldr	r0, [pc, #308]	; (800b5d8 <HAL_FLASHEx_OBProgram+0x198>)
 800b4a2:	f7f9 fda3 	bl	8004fec <assert_failed>
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b4a6:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b4aa:	f7ff ff0d 	bl	800b2c8 <FLASH_WaitForLastOperation>

  if(status == HAL_OK)
 800b4ae:	b918      	cbnz	r0, 800b4b8 <HAL_FLASHEx_OBProgram+0x78>
  {
    /* Write protection disabled on sectors */
    FLASH->OPTCR |= (WRPSector); 
 800b4b0:	4b4b      	ldr	r3, [pc, #300]	; (800b5e0 <HAL_FLASHEx_OBProgram+0x1a0>)
 800b4b2:	695a      	ldr	r2, [r3, #20]
 800b4b4:	4316      	orrs	r6, r2
 800b4b6:	615e      	str	r6, [r3, #20]
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 800b4b8:	6823      	ldr	r3, [r4, #0]
 800b4ba:	079a      	lsls	r2, r3, #30
 800b4bc:	d5d2      	bpl.n	800b464 <HAL_FLASHEx_OBProgram+0x24>
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 800b4be:	7b26      	ldrb	r6, [r4, #12]
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t Level)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(Level));
 800b4c0:	2eaa      	cmp	r6, #170	; 0xaa
 800b4c2:	bf18      	it	ne
 800b4c4:	2e55      	cmpne	r6, #85	; 0x55
 800b4c6:	d006      	beq.n	800b4d6 <HAL_FLASHEx_OBProgram+0x96>
 800b4c8:	2ecc      	cmp	r6, #204	; 0xcc
 800b4ca:	d004      	beq.n	800b4d6 <HAL_FLASHEx_OBProgram+0x96>
 800b4cc:	f240 316e 	movw	r1, #878	; 0x36e
 800b4d0:	4841      	ldr	r0, [pc, #260]	; (800b5d8 <HAL_FLASHEx_OBProgram+0x198>)
 800b4d2:	f7f9 fd8b 	bl	8004fec <assert_failed>
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b4d6:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b4da:	f7ff fef5 	bl	800b2c8 <FLASH_WaitForLastOperation>

  if(status == HAL_OK)
 800b4de:	b908      	cbnz	r0, 800b4e4 <HAL_FLASHEx_OBProgram+0xa4>
  { 
    *(__IO uint8_t*)OPTCR_BYTE1_ADDRESS = Level;
 800b4e0:	4b3f      	ldr	r3, [pc, #252]	; (800b5e0 <HAL_FLASHEx_OBProgram+0x1a0>)
 800b4e2:	755e      	strb	r6, [r3, #21]
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 800b4e4:	6823      	ldr	r3, [r4, #0]
 800b4e6:	075e      	lsls	r6, r3, #29
 800b4e8:	d5be      	bpl.n	800b468 <HAL_FLASHEx_OBProgram+0x28>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b4ea:	f24c 3050 	movw	r0, #50000	; 0xc350
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_WWDG_SW, 
 800b4ee:	6966      	ldr	r6, [r4, #20]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b4f0:	f7ff feea 	bl	800b2c8 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800b4f4:	b938      	cbnz	r0, 800b506 <HAL_FLASHEx_OBProgram+0xc6>
    MODIFY_REG(FLASH->OPTCR, useroptionmask, useroptionvalue);
 800b4f6:	493a      	ldr	r1, [pc, #232]	; (800b5e0 <HAL_FLASHEx_OBProgram+0x1a0>)
    useroptionvalue = (Iwdg | Wwdg | Stop | Stdby | Iwdgstop | Iwdgstdby | NDBoot | NDBank);
 800b4f8:	4b3a      	ldr	r3, [pc, #232]	; (800b5e4 <HAL_FLASHEx_OBProgram+0x1a4>)
    MODIFY_REG(FLASH->OPTCR, useroptionmask, useroptionvalue);
 800b4fa:	4a3b      	ldr	r2, [pc, #236]	; (800b5e8 <HAL_FLASHEx_OBProgram+0x1a8>)
    useroptionvalue = (Iwdg | Wwdg | Stop | Stdby | Iwdgstop | Iwdgstdby | NDBoot | NDBank);
 800b4fc:	4033      	ands	r3, r6
    MODIFY_REG(FLASH->OPTCR, useroptionmask, useroptionvalue);
 800b4fe:	694e      	ldr	r6, [r1, #20]
 800b500:	4032      	ands	r2, r6
 800b502:	4313      	orrs	r3, r2
 800b504:	614b      	str	r3, [r1, #20]
  if((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 800b506:	6823      	ldr	r3, [r4, #0]
 800b508:	0719      	lsls	r1, r3, #28
 800b50a:	d5af      	bpl.n	800b46c <HAL_FLASHEx_OBProgram+0x2c>
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 800b50c:	6926      	ldr	r6, [r4, #16]
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t Level)
{
  /* Check the parameters */
  assert_param(IS_OB_BOR_LEVEL(Level));
 800b50e:	f016 0ff3 	tst.w	r6, #243	; 0xf3
 800b512:	d158      	bne.n	800b5c6 <HAL_FLASHEx_OBProgram+0x186>

  /* Set the BOR Level */
  MODIFY_REG(FLASH->OPTCR, FLASH_OPTCR_BOR_LEV, Level);
 800b514:	4932      	ldr	r1, [pc, #200]	; (800b5e0 <HAL_FLASHEx_OBProgram+0x1a0>)
 800b516:	b2f6      	uxtb	r6, r6
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 800b518:	2000      	movs	r0, #0
  MODIFY_REG(FLASH->OPTCR, FLASH_OPTCR_BOR_LEV, Level);
 800b51a:	694a      	ldr	r2, [r1, #20]
 800b51c:	f022 020c 	bic.w	r2, r2, #12
 800b520:	4332      	orrs	r2, r6
 800b522:	614a      	str	r2, [r1, #20]
  if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR_0) == OPTIONBYTE_BOOTADDR_0)
 800b524:	06da      	lsls	r2, r3, #27
 800b526:	d5a3      	bpl.n	800b470 <HAL_FLASHEx_OBProgram+0x30>
    status = FLASH_OB_BootAddressConfig(OPTIONBYTE_BOOTADDR_0, pOBInit->BootAddr0);
 800b528:	69a6      	ldr	r6, [r4, #24]
static HAL_StatusTypeDef FLASH_OB_BootAddressConfig(uint32_t BootOption, uint32_t Address)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_OB_BOOT_ADDRESS(Address));
 800b52a:	f248 0313 	movw	r3, #32787	; 0x8013
 800b52e:	429e      	cmp	r6, r3
 800b530:	d826      	bhi.n	800b580 <HAL_FLASHEx_OBProgram+0x140>
    
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b532:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b536:	f7ff fec7 	bl	800b2c8 <FLASH_WaitForLastOperation>
  
  if(status == HAL_OK)
 800b53a:	b928      	cbnz	r0, 800b548 <HAL_FLASHEx_OBProgram+0x108>
  {
    if(BootOption == OPTIONBYTE_BOOTADDR_0)
    {			
      MODIFY_REG(FLASH->OPTCR1, FLASH_OPTCR1_BOOT_ADD0, Address);
 800b53c:	4a28      	ldr	r2, [pc, #160]	; (800b5e0 <HAL_FLASHEx_OBProgram+0x1a0>)
 800b53e:	4b2b      	ldr	r3, [pc, #172]	; (800b5ec <HAL_FLASHEx_OBProgram+0x1ac>)
 800b540:	6991      	ldr	r1, [r2, #24]
 800b542:	400b      	ands	r3, r1
 800b544:	4333      	orrs	r3, r6
 800b546:	6193      	str	r3, [r2, #24]
  if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR_1) == OPTIONBYTE_BOOTADDR_1)
 800b548:	6823      	ldr	r3, [r4, #0]
 800b54a:	069b      	lsls	r3, r3, #26
 800b54c:	d592      	bpl.n	800b474 <HAL_FLASHEx_OBProgram+0x34>
    status = FLASH_OB_BootAddressConfig(OPTIONBYTE_BOOTADDR_1, pOBInit->BootAddr1);
 800b54e:	69e4      	ldr	r4, [r4, #28]
  assert_param(IS_OB_BOOT_ADDRESS(Address));
 800b550:	f248 0313 	movw	r3, #32787	; 0x8013
 800b554:	429c      	cmp	r4, r3
 800b556:	d819      	bhi.n	800b58c <HAL_FLASHEx_OBProgram+0x14c>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b558:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b55c:	f7ff feb4 	bl	800b2c8 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800b560:	2800      	cmp	r0, #0
 800b562:	d187      	bne.n	800b474 <HAL_FLASHEx_OBProgram+0x34>
    }
    else
    {
      MODIFY_REG(FLASH->OPTCR1, FLASH_OPTCR1_BOOT_ADD1, (Address << 16));
 800b564:	4a1e      	ldr	r2, [pc, #120]	; (800b5e0 <HAL_FLASHEx_OBProgram+0x1a0>)
 800b566:	6993      	ldr	r3, [r2, #24]
 800b568:	b29b      	uxth	r3, r3
 800b56a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b56e:	6193      	str	r3, [r2, #24]
 800b570:	e780      	b.n	800b474 <HAL_FLASHEx_OBProgram+0x34>
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));
 800b572:	f240 1125 	movw	r1, #293	; 0x125
 800b576:	4818      	ldr	r0, [pc, #96]	; (800b5d8 <HAL_FLASHEx_OBProgram+0x198>)
 800b578:	f7f9 fd38 	bl	8004fec <assert_failed>
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 800b57c:	6823      	ldr	r3, [r4, #0]
 800b57e:	e76c      	b.n	800b45a <HAL_FLASHEx_OBProgram+0x1a>
  assert_param(IS_OB_BOOT_ADDRESS(Address));
 800b580:	f240 31a9 	movw	r1, #937	; 0x3a9
 800b584:	4814      	ldr	r0, [pc, #80]	; (800b5d8 <HAL_FLASHEx_OBProgram+0x198>)
 800b586:	f7f9 fd31 	bl	8004fec <assert_failed>
 800b58a:	e7d2      	b.n	800b532 <HAL_FLASHEx_OBProgram+0xf2>
 800b58c:	f240 31a9 	movw	r1, #937	; 0x3a9
 800b590:	4811      	ldr	r0, [pc, #68]	; (800b5d8 <HAL_FLASHEx_OBProgram+0x198>)
 800b592:	f7f9 fd2b 	bl	8004fec <assert_failed>
 800b596:	e7df      	b.n	800b558 <HAL_FLASHEx_OBProgram+0x118>
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
 800b598:	b96b      	cbnz	r3, 800b5b6 <HAL_FLASHEx_OBProgram+0x176>
 800b59a:	b166      	cbz	r6, 800b5b6 <HAL_FLASHEx_OBProgram+0x176>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b59c:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b5a0:	f7ff fe92 	bl	800b2c8 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800b5a4:	2800      	cmp	r0, #0
 800b5a6:	d187      	bne.n	800b4b8 <HAL_FLASHEx_OBProgram+0x78>
    FLASH->OPTCR &= (~WRPSector);  
 800b5a8:	4a0d      	ldr	r2, [pc, #52]	; (800b5e0 <HAL_FLASHEx_OBProgram+0x1a0>)
 800b5aa:	6953      	ldr	r3, [r2, #20]
 800b5ac:	ea23 0606 	bic.w	r6, r3, r6
 800b5b0:	6156      	str	r6, [r2, #20]
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 800b5b2:	6823      	ldr	r3, [r4, #0]
 800b5b4:	e754      	b.n	800b460 <HAL_FLASHEx_OBProgram+0x20>
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
 800b5b6:	f240 312b 	movw	r1, #811	; 0x32b
 800b5ba:	4807      	ldr	r0, [pc, #28]	; (800b5d8 <HAL_FLASHEx_OBProgram+0x198>)
 800b5bc:	f7f9 fd16 	bl	8004fec <assert_failed>
 800b5c0:	e7ec      	b.n	800b59c <HAL_FLASHEx_OBProgram+0x15c>
  __HAL_LOCK(&pFlash);
 800b5c2:	2002      	movs	r0, #2
}
 800b5c4:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_OB_BOR_LEVEL(Level));
 800b5c6:	f44f 7162 	mov.w	r1, #904	; 0x388
 800b5ca:	4803      	ldr	r0, [pc, #12]	; (800b5d8 <HAL_FLASHEx_OBProgram+0x198>)
 800b5cc:	f7f9 fd0e 	bl	8004fec <assert_failed>
  if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR_0) == OPTIONBYTE_BOOTADDR_0)
 800b5d0:	6823      	ldr	r3, [r4, #0]
 800b5d2:	e79f      	b.n	800b514 <HAL_FLASHEx_OBProgram+0xd4>
 800b5d4:	2000319c 	.word	0x2000319c
 800b5d8:	0802ca4c 	.word	0x0802ca4c
 800b5dc:	f000ffff 	.word	0xf000ffff
 800b5e0:	40023c00 	.word	0x40023c00
 800b5e4:	f00000f0 	.word	0xf00000f0
 800b5e8:	0fffff0f 	.word	0x0fffff0f
 800b5ec:	ffff0000 	.word	0xffff0000

0800b5f0 <HAL_FLASHEx_OBGetConfig>:
  return ((uint32_t)(FLASH->OPTCR & 0x0FFF0000));
 800b5f0:	4a11      	ldr	r2, [pc, #68]	; (800b638 <HAL_FLASHEx_OBGetConfig+0x48>)
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\
 800b5f2:	213f      	movs	r1, #63	; 0x3f
  return ((uint32_t)(FLASH->OPTCR & 0x0FFF0000));
 800b5f4:	4b11      	ldr	r3, [pc, #68]	; (800b63c <HAL_FLASHEx_OBGetConfig+0x4c>)
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER |\
 800b5f6:	6001      	str	r1, [r0, #0]
  return ((uint32_t)(FLASH->OPTCR & 0x0FFF0000));
 800b5f8:	6951      	ldr	r1, [r2, #20]
 800b5fa:	400b      	ands	r3, r1
  pOBInit->WRPSector = FLASH_OB_GetWRP();
 800b5fc:	6083      	str	r3, [r0, #8]
  */
static uint8_t FLASH_OB_GetRDP(void)
{
  uint8_t readstatus = OB_RDP_LEVEL_0;
  
  if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS)) == OB_RDP_LEVEL_0)
 800b5fe:	7d51      	ldrb	r1, [r2, #21]
 800b600:	29aa      	cmp	r1, #170	; 0xaa
 800b602:	b2cb      	uxtb	r3, r1
 800b604:	d015      	beq.n	800b632 <HAL_FLASHEx_OBGetConfig+0x42>
  {
    readstatus = OB_RDP_LEVEL_0;
  }
  else if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS)) == OB_RDP_LEVEL_2)
 800b606:	7d53      	ldrb	r3, [r2, #21]
 800b608:	2bcc      	cmp	r3, #204	; 0xcc
 800b60a:	bf0c      	ite	eq
 800b60c:	22cc      	moveq	r2, #204	; 0xcc
 800b60e:	2255      	movne	r2, #85	; 0x55
  return ((uint32_t)(FLASH->OPTCR & 0xF00000F0U));
 800b610:	4b09      	ldr	r3, [pc, #36]	; (800b638 <HAL_FLASHEx_OBGetConfig+0x48>)
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 800b612:	60c2      	str	r2, [r0, #12]
  return ((uint32_t)(FLASH->OPTCR & 0xF00000F0U));
 800b614:	4a0a      	ldr	r2, [pc, #40]	; (800b640 <HAL_FLASHEx_OBGetConfig+0x50>)
 800b616:	6959      	ldr	r1, [r3, #20]
 800b618:	400a      	ands	r2, r1
  pOBInit->USERConfig = FLASH_OB_GetUser();
 800b61a:	6142      	str	r2, [r0, #20]
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
  */
static uint32_t FLASH_OB_GetBOR(void)
{
  /* Return the FLASH BOR level */
  return ((uint32_t)(FLASH->OPTCR & 0x0C));
 800b61c:	695a      	ldr	r2, [r3, #20]
 800b61e:	f002 020c 	and.w	r2, r2, #12
  pOBInit->BORLevel = FLASH_OB_GetBOR();
 800b622:	6102      	str	r2, [r0, #16]
  uint32_t Address = 0;
    
	/* Return the Boot base Address */
  if(BootOption == OPTIONBYTE_BOOTADDR_0)
  {			
    Address = FLASH->OPTCR1 & FLASH_OPTCR1_BOOT_ADD0;
 800b624:	699a      	ldr	r2, [r3, #24]
 800b626:	b292      	uxth	r2, r2
  pOBInit->BootAddr0 = FLASH_OB_GetBootAddress(OPTIONBYTE_BOOTADDR_0);
 800b628:	6182      	str	r2, [r0, #24]
	}
  else
	{
		Address = ((FLASH->OPTCR1 & FLASH_OPTCR1_BOOT_ADD1) >> 16);
 800b62a:	699b      	ldr	r3, [r3, #24]
 800b62c:	0c1b      	lsrs	r3, r3, #16
  pOBInit->BootAddr1 = FLASH_OB_GetBootAddress(OPTIONBYTE_BOOTADDR_1);
 800b62e:	61c3      	str	r3, [r0, #28]
}
 800b630:	4770      	bx	lr
 800b632:	461a      	mov	r2, r3
 800b634:	e7ec      	b.n	800b610 <HAL_FLASHEx_OBGetConfig+0x20>
 800b636:	bf00      	nop
 800b638:	40023c00 	.word	0x40023c00
 800b63c:	0fff0000 	.word	0x0fff0000
 800b640:	f00000f0 	.word	0xf00000f0

0800b644 <FLASH_Erase_Sector>:
  assert_param(IS_FLASH_SECTOR(Sector));
 800b644:	2817      	cmp	r0, #23
{
 800b646:	b538      	push	{r3, r4, r5, lr}
 800b648:	4605      	mov	r5, r0
 800b64a:	460c      	mov	r4, r1
  assert_param(IS_FLASH_SECTOR(Sector));
 800b64c:	d82b      	bhi.n	800b6a6 <FLASH_Erase_Sector+0x62>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 800b64e:	2c03      	cmp	r4, #3
 800b650:	d821      	bhi.n	800b696 <FLASH_Erase_Sector+0x52>
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800b652:	b9dc      	cbnz	r4, 800b68c <FLASH_Erase_Sector+0x48>
  FLASH->CR &= CR_PSIZE_MASK;
 800b654:	4b1a      	ldr	r3, [pc, #104]	; (800b6c0 <FLASH_Erase_Sector+0x7c>)
  if(Sector > FLASH_SECTOR_11) 
 800b656:	2d0b      	cmp	r5, #11
  FLASH->CR &= CR_PSIZE_MASK;
 800b658:	691a      	ldr	r2, [r3, #16]
    Sector += 4;
 800b65a:	bf88      	it	hi
 800b65c:	3504      	addhi	r5, #4
  FLASH->CR &= CR_PSIZE_MASK;
 800b65e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800b662:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 800b664:	6919      	ldr	r1, [r3, #16]
 800b666:	430c      	orrs	r4, r1
 800b668:	611c      	str	r4, [r3, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800b66a:	691a      	ldr	r2, [r3, #16]
 800b66c:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800b670:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800b672:	6918      	ldr	r0, [r3, #16]
 800b674:	ea40 05c5 	orr.w	r5, r0, r5, lsl #3
 800b678:	f045 0502 	orr.w	r5, r5, #2
 800b67c:	611d      	str	r5, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800b67e:	691a      	ldr	r2, [r3, #16]
 800b680:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800b684:	611a      	str	r2, [r3, #16]
 800b686:	f3bf 8f4f 	dsb	sy
}
 800b68a:	bd38      	pop	{r3, r4, r5, pc}
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800b68c:	2c01      	cmp	r4, #1
 800b68e:	d110      	bne.n	800b6b2 <FLASH_Erase_Sector+0x6e>
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800b690:	f44f 7480 	mov.w	r4, #256	; 0x100
 800b694:	e7de      	b.n	800b654 <FLASH_Erase_Sector+0x10>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 800b696:	f44f 71f6 	mov.w	r1, #492	; 0x1ec
 800b69a:	480a      	ldr	r0, [pc, #40]	; (800b6c4 <FLASH_Erase_Sector+0x80>)
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800b69c:	f44f 7440 	mov.w	r4, #768	; 0x300
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 800b6a0:	f7f9 fca4 	bl	8004fec <assert_failed>
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800b6a4:	e7d6      	b.n	800b654 <FLASH_Erase_Sector+0x10>
  assert_param(IS_FLASH_SECTOR(Sector));
 800b6a6:	f240 11eb 	movw	r1, #491	; 0x1eb
 800b6aa:	4806      	ldr	r0, [pc, #24]	; (800b6c4 <FLASH_Erase_Sector+0x80>)
 800b6ac:	f7f9 fc9e 	bl	8004fec <assert_failed>
 800b6b0:	e7cd      	b.n	800b64e <FLASH_Erase_Sector+0xa>
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800b6b2:	2c02      	cmp	r4, #2
 800b6b4:	bf0c      	ite	eq
 800b6b6:	f44f 7400 	moveq.w	r4, #512	; 0x200
 800b6ba:	f44f 7440 	movne.w	r4, #768	; 0x300
 800b6be:	e7c9      	b.n	800b654 <FLASH_Erase_Sector+0x10>
 800b6c0:	40023c00 	.word	0x40023c00
 800b6c4:	0802ca4c 	.word	0x0802ca4c

0800b6c8 <HAL_FLASHEx_Erase>:
{
 800b6c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 800b6cc:	4f2f      	ldr	r7, [pc, #188]	; (800b78c <HAL_FLASHEx_Erase+0xc4>)
 800b6ce:	7d3b      	ldrb	r3, [r7, #20]
 800b6d0:	2b01      	cmp	r3, #1
 800b6d2:	d040      	beq.n	800b756 <HAL_FLASHEx_Erase+0x8e>
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	4604      	mov	r4, r0
 800b6d8:	4688      	mov	r8, r1
 800b6da:	753b      	strb	r3, [r7, #20]
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
 800b6dc:	6803      	ldr	r3, [r0, #0]
 800b6de:	2b01      	cmp	r3, #1
 800b6e0:	d903      	bls.n	800b6ea <HAL_FLASHEx_Erase+0x22>
 800b6e2:	21a5      	movs	r1, #165	; 0xa5
 800b6e4:	482a      	ldr	r0, [pc, #168]	; (800b790 <HAL_FLASHEx_Erase+0xc8>)
 800b6e6:	f7f9 fc81 	bl	8004fec <assert_failed>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b6ea:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b6ee:	f7ff fdeb 	bl	800b2c8 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800b6f2:	4606      	mov	r6, r0
 800b6f4:	bb50      	cbnz	r0, 800b74c <HAL_FLASHEx_Erase+0x84>
    *SectorError = 0xFFFFFFFFU;
 800b6f6:	f04f 33ff 	mov.w	r3, #4294967295
 800b6fa:	f8c8 3000 	str.w	r3, [r8]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800b6fe:	6823      	ldr	r3, [r4, #0]
 800b700:	2b01      	cmp	r3, #1
 800b702:	d034      	beq.n	800b76e <HAL_FLASHEx_Erase+0xa6>
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
 800b704:	e9d4 5302 	ldrd	r5, r3, [r4, #8]
 800b708:	442b      	add	r3, r5
 800b70a:	1e5a      	subs	r2, r3, #1
 800b70c:	2a17      	cmp	r2, #23
 800b70e:	d826      	bhi.n	800b75e <HAL_FLASHEx_Erase+0x96>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800b710:	429d      	cmp	r5, r3
 800b712:	d21b      	bcs.n	800b74c <HAL_FLASHEx_Erase+0x84>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 800b714:	f8df 907c 	ldr.w	r9, [pc, #124]	; 800b794 <HAL_FLASHEx_Erase+0xcc>
 800b718:	e005      	b.n	800b726 <HAL_FLASHEx_Erase+0x5e>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800b71a:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800b71e:	3501      	adds	r5, #1
 800b720:	4413      	add	r3, r2
 800b722:	42ab      	cmp	r3, r5
 800b724:	d912      	bls.n	800b74c <HAL_FLASHEx_Erase+0x84>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800b726:	4628      	mov	r0, r5
 800b728:	7c21      	ldrb	r1, [r4, #16]
 800b72a:	f7ff ff8b 	bl	800b644 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b72e:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b732:	f7ff fdc9 	bl	800b2c8 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 800b736:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b73a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800b73e:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 800b742:	2800      	cmp	r0, #0
 800b744:	d0e9      	beq.n	800b71a <HAL_FLASHEx_Erase+0x52>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b746:	4606      	mov	r6, r0
          *SectorError = index;
 800b748:	f8c8 5000 	str.w	r5, [r8]
  __HAL_UNLOCK(&pFlash);
 800b74c:	2300      	movs	r3, #0
}
 800b74e:	4630      	mov	r0, r6
  __HAL_UNLOCK(&pFlash);
 800b750:	753b      	strb	r3, [r7, #20]
}
 800b752:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(&pFlash);
 800b756:	2602      	movs	r6, #2
}
 800b758:	4630      	mov	r0, r6
 800b75a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
 800b75e:	21c1      	movs	r1, #193	; 0xc1
 800b760:	480b      	ldr	r0, [pc, #44]	; (800b790 <HAL_FLASHEx_Erase+0xc8>)
 800b762:	f7f9 fc43 	bl	8004fec <assert_failed>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800b766:	e9d4 5302 	ldrd	r5, r3, [r4, #8]
 800b76a:	442b      	add	r3, r5
 800b76c:	e7d0      	b.n	800b710 <HAL_FLASHEx_Erase+0x48>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800b76e:	6861      	ldr	r1, [r4, #4]
 800b770:	7c20      	ldrb	r0, [r4, #16]
 800b772:	f7ff fe25 	bl	800b3c0 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b776:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b77a:	f7ff fda5 	bl	800b2c8 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 800b77e:	4a05      	ldr	r2, [pc, #20]	; (800b794 <HAL_FLASHEx_Erase+0xcc>)
 800b780:	4b05      	ldr	r3, [pc, #20]	; (800b798 <HAL_FLASHEx_Erase+0xd0>)
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800b782:	4606      	mov	r6, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 800b784:	6911      	ldr	r1, [r2, #16]
 800b786:	400b      	ands	r3, r1
 800b788:	6113      	str	r3, [r2, #16]
 800b78a:	e7df      	b.n	800b74c <HAL_FLASHEx_Erase+0x84>
 800b78c:	2000319c 	.word	0x2000319c
 800b790:	0802ca4c 	.word	0x0802ca4c
 800b794:	40023c00 	.word	0x40023c00
 800b798:	ffff7ffb 	.word	0xffff7ffb

0800b79c <HAL_GPIO_Init>:
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800b79c:	4bb9      	ldr	r3, [pc, #740]	; (800ba84 <HAL_GPIO_Init+0x2e8>)
 800b79e:	4aba      	ldr	r2, [pc, #744]	; (800ba88 <HAL_GPIO_Init+0x2ec>)
 800b7a0:	4290      	cmp	r0, r2
 800b7a2:	bf18      	it	ne
 800b7a4:	4298      	cmpne	r0, r3
{
 800b7a6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800b7aa:	bf18      	it	ne
 800b7ac:	2301      	movne	r3, #1
{
 800b7ae:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800b7b0:	bf08      	it	eq
 800b7b2:	2300      	moveq	r3, #0
{
 800b7b4:	4606      	mov	r6, r0
 800b7b6:	460f      	mov	r7, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800b7b8:	9301      	str	r3, [sp, #4]
 800b7ba:	d026      	beq.n	800b80a <HAL_GPIO_Init+0x6e>
 800b7bc:	4bb3      	ldr	r3, [pc, #716]	; (800ba8c <HAL_GPIO_Init+0x2f0>)
 800b7be:	4298      	cmp	r0, r3
 800b7c0:	d023      	beq.n	800b80a <HAL_GPIO_Init+0x6e>
 800b7c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b7c6:	4298      	cmp	r0, r3
 800b7c8:	d01f      	beq.n	800b80a <HAL_GPIO_Init+0x6e>
 800b7ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b7ce:	4298      	cmp	r0, r3
 800b7d0:	d01b      	beq.n	800b80a <HAL_GPIO_Init+0x6e>
 800b7d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b7d6:	4298      	cmp	r0, r3
 800b7d8:	d017      	beq.n	800b80a <HAL_GPIO_Init+0x6e>
 800b7da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b7de:	4298      	cmp	r0, r3
 800b7e0:	d013      	beq.n	800b80a <HAL_GPIO_Init+0x6e>
 800b7e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b7e6:	4298      	cmp	r0, r3
 800b7e8:	d00f      	beq.n	800b80a <HAL_GPIO_Init+0x6e>
 800b7ea:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 800b7ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7f2:	4290      	cmp	r0, r2
 800b7f4:	bf18      	it	ne
 800b7f6:	4298      	cmpne	r0, r3
 800b7f8:	d007      	beq.n	800b80a <HAL_GPIO_Init+0x6e>
 800b7fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b7fe:	4298      	cmp	r0, r3
 800b800:	d003      	beq.n	800b80a <HAL_GPIO_Init+0x6e>
 800b802:	21aa      	movs	r1, #170	; 0xaa
 800b804:	48a2      	ldr	r0, [pc, #648]	; (800ba90 <HAL_GPIO_Init+0x2f4>)
 800b806:	f7f9 fbf1 	bl	8004fec <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800b80a:	883b      	ldrh	r3, [r7, #0]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	f000 811a 	beq.w	800ba46 <HAL_GPIO_Init+0x2aa>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800b812:	687a      	ldr	r2, [r7, #4]
 800b814:	f5b2 1f04 	cmp.w	r2, #2162688	; 0x210000
 800b818:	bf18      	it	ne
 800b81a:	2a03      	cmpne	r2, #3
 800b81c:	f422 1100 	bic.w	r1, r2, #2097152	; 0x200000
 800b820:	bf8c      	ite	hi
 800b822:	2301      	movhi	r3, #1
 800b824:	2300      	movls	r3, #0
 800b826:	f5b2 1f08 	cmp.w	r2, #2228224	; 0x220000
 800b82a:	bf0c      	ite	eq
 800b82c:	2300      	moveq	r3, #0
 800b82e:	f003 0301 	andne.w	r3, r3, #1
 800b832:	3a11      	subs	r2, #17
 800b834:	2a01      	cmp	r2, #1
 800b836:	bf94      	ite	ls
 800b838:	2300      	movls	r3, #0
 800b83a:	f003 0301 	andhi.w	r3, r3, #1
 800b83e:	f5b1 1f88 	cmp.w	r1, #1114112	; 0x110000
 800b842:	bf0c      	ite	eq
 800b844:	2300      	moveq	r3, #0
 800b846:	f003 0301 	andne.w	r3, r3, #1
 800b84a:	b11b      	cbz	r3, 800b854 <HAL_GPIO_Init+0xb8>
 800b84c:	f5b1 1f90 	cmp.w	r1, #1179648	; 0x120000
 800b850:	f040 813e 	bne.w	800bad0 <HAL_GPIO_Init+0x334>
{
 800b854:	2500      	movs	r5, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b856:	f8df a260 	ldr.w	sl, [pc, #608]	; 800bab8 <HAL_GPIO_Init+0x31c>

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800b85a:	46b8      	mov	r8, r7
 800b85c:	e003      	b.n	800b866 <HAL_GPIO_Init+0xca>
  for(position = 0; position < GPIO_NUMBER; position++)
 800b85e:	3501      	adds	r5, #1
 800b860:	2d10      	cmp	r5, #16
 800b862:	f000 80b3 	beq.w	800b9cc <HAL_GPIO_Init+0x230>
    ioposition = ((uint32_t)0x01) << position;
 800b866:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800b868:	f8d8 3000 	ldr.w	r3, [r8]
    ioposition = ((uint32_t)0x01) << position;
 800b86c:	40ac      	lsls	r4, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800b86e:	ea04 0903 	and.w	r9, r4, r3
    if(iocurrent == ioposition)
 800b872:	ea34 0303 	bics.w	r3, r4, r3
 800b876:	d1f2      	bne.n	800b85e <HAL_GPIO_Init+0xc2>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b878:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b87c:	f001 0303 	and.w	r3, r1, #3
 800b880:	1e5a      	subs	r2, r3, #1
 800b882:	2a01      	cmp	r2, #1
 800b884:	f240 80a5 	bls.w	800b9d2 <HAL_GPIO_Init+0x236>
 800b888:	006f      	lsls	r7, r5, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800b88a:	f04f 0b03 	mov.w	fp, #3
 800b88e:	fa0b fb07 	lsl.w	fp, fp, r7
 800b892:	ea6f 0b0b 	mvn.w	fp, fp
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b896:	2b03      	cmp	r3, #3
 800b898:	d025      	beq.n	800b8e6 <HAL_GPIO_Init+0x14a>
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800b89a:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800b89e:	2802      	cmp	r0, #2
 800b8a0:	f200 80b3 	bhi.w	800ba0a <HAL_GPIO_Init+0x26e>
        temp = GPIOx->PUPDR;
 800b8a4:	68f4      	ldr	r4, [r6, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800b8a6:	40b8      	lsls	r0, r7
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b8a8:	2b02      	cmp	r3, #2
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800b8aa:	ea04 040b 	and.w	r4, r4, fp
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800b8ae:	ea40 0004 	orr.w	r0, r0, r4
        GPIOx->PUPDR = temp;
 800b8b2:	60f0      	str	r0, [r6, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b8b4:	d117      	bne.n	800b8e6 <HAL_GPIO_Init+0x14a>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800b8b6:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800b8ba:	280f      	cmp	r0, #15
 800b8bc:	f200 80c8 	bhi.w	800ba50 <HAL_GPIO_Init+0x2b4>
        temp = GPIOx->AFR[position >> 3];
 800b8c0:	08ec      	lsrs	r4, r5, #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800b8c2:	f005 0e07 	and.w	lr, r5, #7
 800b8c6:	f04f 0c0f 	mov.w	ip, #15
 800b8ca:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 800b8ce:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp = GPIOx->AFR[position >> 3];
 800b8d2:	6a22      	ldr	r2, [r4, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800b8d4:	fa00 f00e 	lsl.w	r0, r0, lr
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800b8d8:	fa0c fe0e 	lsl.w	lr, ip, lr
 800b8dc:	ea22 0c0e 	bic.w	ip, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800b8e0:	ea40 000c 	orr.w	r0, r0, ip
        GPIOx->AFR[position >> 3] = temp;
 800b8e4:	6220      	str	r0, [r4, #32]
      temp = GPIOx->MODER;
 800b8e6:	6832      	ldr	r2, [r6, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800b8e8:	40bb      	lsls	r3, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b8ea:	f411 3f40 	tst.w	r1, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800b8ee:	ea02 0b0b 	and.w	fp, r2, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800b8f2:	ea43 030b 	orr.w	r3, r3, fp
      GPIOx->MODER = temp;
 800b8f6:	6033      	str	r3, [r6, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800b8f8:	d0b1      	beq.n	800b85e <HAL_GPIO_Init+0xc2>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b8fa:	f8da 2044 	ldr.w	r2, [sl, #68]	; 0x44
 800b8fe:	f025 0303 	bic.w	r3, r5, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800b902:	f005 0403 	and.w	r4, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b906:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800b90a:	00a4      	lsls	r4, r4, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b90c:	f8ca 2044 	str.w	r2, [sl, #68]	; 0x44
 800b910:	f8da 2044 	ldr.w	r2, [sl, #68]	; 0x44
 800b914:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800b918:	9203      	str	r2, [sp, #12]
 800b91a:	4a5e      	ldr	r2, [pc, #376]	; (800ba94 <HAL_GPIO_Init+0x2f8>)
 800b91c:	9803      	ldr	r0, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 800b91e:	441a      	add	r2, r3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800b920:	230f      	movs	r3, #15
        temp = SYSCFG->EXTICR[position >> 2];
 800b922:	6890      	ldr	r0, [r2, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800b924:	40a3      	lsls	r3, r4
 800b926:	ea20 0303 	bic.w	r3, r0, r3
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800b92a:	4857      	ldr	r0, [pc, #348]	; (800ba88 <HAL_GPIO_Init+0x2ec>)
 800b92c:	4286      	cmp	r6, r0
 800b92e:	d025      	beq.n	800b97c <HAL_GPIO_Init+0x1e0>
 800b930:	9801      	ldr	r0, [sp, #4]
 800b932:	2800      	cmp	r0, #0
 800b934:	d07d      	beq.n	800ba32 <HAL_GPIO_Init+0x296>
 800b936:	4855      	ldr	r0, [pc, #340]	; (800ba8c <HAL_GPIO_Init+0x2f0>)
 800b938:	4286      	cmp	r6, r0
 800b93a:	d07f      	beq.n	800ba3c <HAL_GPIO_Init+0x2a0>
 800b93c:	4856      	ldr	r0, [pc, #344]	; (800ba98 <HAL_GPIO_Init+0x2fc>)
 800b93e:	4286      	cmp	r6, r0
 800b940:	f000 8091 	beq.w	800ba66 <HAL_GPIO_Init+0x2ca>
 800b944:	4855      	ldr	r0, [pc, #340]	; (800ba9c <HAL_GPIO_Init+0x300>)
 800b946:	4286      	cmp	r6, r0
 800b948:	f000 8092 	beq.w	800ba70 <HAL_GPIO_Init+0x2d4>
 800b94c:	4854      	ldr	r0, [pc, #336]	; (800baa0 <HAL_GPIO_Init+0x304>)
 800b94e:	4286      	cmp	r6, r0
 800b950:	f000 80b4 	beq.w	800babc <HAL_GPIO_Init+0x320>
 800b954:	4853      	ldr	r0, [pc, #332]	; (800baa4 <HAL_GPIO_Init+0x308>)
 800b956:	4286      	cmp	r6, r0
 800b958:	f000 80b5 	beq.w	800bac6 <HAL_GPIO_Init+0x32a>
 800b95c:	4852      	ldr	r0, [pc, #328]	; (800baa8 <HAL_GPIO_Init+0x30c>)
 800b95e:	4286      	cmp	r6, r0
 800b960:	f000 808b 	beq.w	800ba7a <HAL_GPIO_Init+0x2de>
 800b964:	4851      	ldr	r0, [pc, #324]	; (800baac <HAL_GPIO_Init+0x310>)
 800b966:	4286      	cmp	r6, r0
 800b968:	f000 80b7 	beq.w	800bada <HAL_GPIO_Init+0x33e>
 800b96c:	4850      	ldr	r0, [pc, #320]	; (800bab0 <HAL_GPIO_Init+0x314>)
 800b96e:	4286      	cmp	r6, r0
 800b970:	bf0c      	ite	eq
 800b972:	2009      	moveq	r0, #9
 800b974:	200a      	movne	r0, #10
 800b976:	fa00 f404 	lsl.w	r4, r0, r4
 800b97a:	4323      	orrs	r3, r4
        SYSCFG->EXTICR[position >> 2] = temp;
 800b97c:	6093      	str	r3, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 800b97e:	ea6f 0009 	mvn.w	r0, r9
        temp = EXTI->RTSR;
 800b982:	4b4c      	ldr	r3, [pc, #304]	; (800bab4 <HAL_GPIO_Init+0x318>)
  for(position = 0; position < GPIO_NUMBER; position++)
 800b984:	3501      	adds	r5, #1
        temp = EXTI->RTSR;
 800b986:	689a      	ldr	r2, [r3, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800b988:	02cb      	lsls	r3, r1, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 800b98a:	4b4a      	ldr	r3, [pc, #296]	; (800bab4 <HAL_GPIO_Init+0x318>)
        temp &= ~((uint32_t)iocurrent);
 800b98c:	bf54      	ite	pl
 800b98e:	4002      	andpl	r2, r0
          temp |= iocurrent;
 800b990:	ea49 0202 	orrmi.w	r2, r9, r2

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800b994:	028f      	lsls	r7, r1, #10
        EXTI->RTSR = temp;
 800b996:	609a      	str	r2, [r3, #8]
        temp = EXTI->FTSR;
 800b998:	68da      	ldr	r2, [r3, #12]
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 800b99a:	4b46      	ldr	r3, [pc, #280]	; (800bab4 <HAL_GPIO_Init+0x318>)
        temp &= ~((uint32_t)iocurrent);
 800b99c:	bf54      	ite	pl
 800b99e:	4002      	andpl	r2, r0
          temp |= iocurrent;
 800b9a0:	ea49 0202 	orrmi.w	r2, r9, r2

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800b9a4:	038c      	lsls	r4, r1, #14
        EXTI->FTSR = temp;
 800b9a6:	60da      	str	r2, [r3, #12]
        temp = EXTI->EMR;
 800b9a8:	685a      	ldr	r2, [r3, #4]
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 800b9aa:	4b42      	ldr	r3, [pc, #264]	; (800bab4 <HAL_GPIO_Init+0x318>)
        temp &= ~((uint32_t)iocurrent);
 800b9ac:	bf54      	ite	pl
 800b9ae:	4002      	andpl	r2, r0
          temp |= iocurrent;
 800b9b0:	ea49 0202 	orrmi.w	r2, r9, r2
        EXTI->EMR = temp;
 800b9b4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800b9b6:	03ca      	lsls	r2, r1, #15
        temp = EXTI->IMR;
 800b9b8:	681b      	ldr	r3, [r3, #0]
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 800b9ba:	4a3e      	ldr	r2, [pc, #248]	; (800bab4 <HAL_GPIO_Init+0x318>)
        temp &= ~((uint32_t)iocurrent);
 800b9bc:	bf54      	ite	pl
 800b9be:	4003      	andpl	r3, r0
          temp |= iocurrent;
 800b9c0:	ea49 0303 	orrmi.w	r3, r9, r3
  for(position = 0; position < GPIO_NUMBER; position++)
 800b9c4:	2d10      	cmp	r5, #16
        EXTI->IMR = temp;
 800b9c6:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800b9c8:	f47f af4d 	bne.w	800b866 <HAL_GPIO_Init+0xca>
      }
    }
  }
}
 800b9cc:	b005      	add	sp, #20
 800b9ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800b9d2:	f8d8 000c 	ldr.w	r0, [r8, #12]
 800b9d6:	2803      	cmp	r0, #3
 800b9d8:	d820      	bhi.n	800ba1c <HAL_GPIO_Init+0x280>
        temp = GPIOx->OSPEEDR; 
 800b9da:	006f      	lsls	r7, r5, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800b9dc:	f04f 0b03 	mov.w	fp, #3
        temp |= (GPIO_Init->Speed << (position * 2));
 800b9e0:	fa00 fc07 	lsl.w	ip, r0, r7
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800b9e4:	fa0b fb07 	lsl.w	fp, fp, r7
        temp = GPIOx->OSPEEDR; 
 800b9e8:	68b0      	ldr	r0, [r6, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800b9ea:	ea20 000b 	bic.w	r0, r0, fp
 800b9ee:	ea6f 0b0b 	mvn.w	fp, fp
        temp |= (GPIO_Init->Speed << (position * 2));
 800b9f2:	ea4c 0000 	orr.w	r0, ip, r0
        GPIOx->OSPEEDR = temp;
 800b9f6:	60b0      	str	r0, [r6, #8]
        temp = GPIOx->OTYPER;
 800b9f8:	6870      	ldr	r0, [r6, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800b9fa:	ea20 0004 	bic.w	r0, r0, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b9fe:	f3c1 1400 	ubfx	r4, r1, #4, #1
 800ba02:	40ac      	lsls	r4, r5
 800ba04:	4304      	orrs	r4, r0
        GPIOx->OTYPER = temp;
 800ba06:	6074      	str	r4, [r6, #4]
 800ba08:	e745      	b.n	800b896 <HAL_GPIO_Init+0xfa>
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800ba0a:	21ce      	movs	r1, #206	; 0xce
 800ba0c:	4820      	ldr	r0, [pc, #128]	; (800ba90 <HAL_GPIO_Init+0x2f4>)
 800ba0e:	f7f9 faed 	bl	8004fec <assert_failed>
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800ba12:	e9d8 1001 	ldrd	r1, r0, [r8, #4]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ba16:	f001 0303 	and.w	r3, r1, #3
 800ba1a:	e743      	b.n	800b8a4 <HAL_GPIO_Init+0x108>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800ba1c:	21bd      	movs	r1, #189	; 0xbd
 800ba1e:	481c      	ldr	r0, [pc, #112]	; (800ba90 <HAL_GPIO_Init+0x2f4>)
 800ba20:	f7f9 fae4 	bl	8004fec <assert_failed>
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ba24:	f8d8 1004 	ldr.w	r1, [r8, #4]
        temp |= (GPIO_Init->Speed << (position * 2));
 800ba28:	f8d8 000c 	ldr.w	r0, [r8, #12]
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ba2c:	f001 0303 	and.w	r3, r1, #3
 800ba30:	e7d3      	b.n	800b9da <HAL_GPIO_Init+0x23e>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800ba32:	2001      	movs	r0, #1
 800ba34:	fa00 f404 	lsl.w	r4, r0, r4
 800ba38:	4323      	orrs	r3, r4
 800ba3a:	e79f      	b.n	800b97c <HAL_GPIO_Init+0x1e0>
 800ba3c:	2002      	movs	r0, #2
 800ba3e:	fa00 f404 	lsl.w	r4, r0, r4
 800ba42:	4323      	orrs	r3, r4
 800ba44:	e79a      	b.n	800b97c <HAL_GPIO_Init+0x1e0>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800ba46:	21ab      	movs	r1, #171	; 0xab
 800ba48:	4811      	ldr	r0, [pc, #68]	; (800ba90 <HAL_GPIO_Init+0x2f4>)
 800ba4a:	f7f9 facf 	bl	8004fec <assert_failed>
 800ba4e:	e6e0      	b.n	800b812 <HAL_GPIO_Init+0x76>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800ba50:	21db      	movs	r1, #219	; 0xdb
 800ba52:	480f      	ldr	r0, [pc, #60]	; (800ba90 <HAL_GPIO_Init+0x2f4>)
 800ba54:	f7f9 faca 	bl	8004fec <assert_failed>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800ba58:	f8d8 1004 	ldr.w	r1, [r8, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800ba5c:	f8d8 0010 	ldr.w	r0, [r8, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800ba60:	f001 0303 	and.w	r3, r1, #3
 800ba64:	e72c      	b.n	800b8c0 <HAL_GPIO_Init+0x124>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800ba66:	2003      	movs	r0, #3
 800ba68:	fa00 f404 	lsl.w	r4, r0, r4
 800ba6c:	4323      	orrs	r3, r4
 800ba6e:	e785      	b.n	800b97c <HAL_GPIO_Init+0x1e0>
 800ba70:	2004      	movs	r0, #4
 800ba72:	fa00 f404 	lsl.w	r4, r0, r4
 800ba76:	4323      	orrs	r3, r4
 800ba78:	e780      	b.n	800b97c <HAL_GPIO_Init+0x1e0>
 800ba7a:	2007      	movs	r0, #7
 800ba7c:	fa00 f404 	lsl.w	r4, r0, r4
 800ba80:	4323      	orrs	r3, r4
 800ba82:	e77b      	b.n	800b97c <HAL_GPIO_Init+0x1e0>
 800ba84:	40020400 	.word	0x40020400
 800ba88:	40020000 	.word	0x40020000
 800ba8c:	40020800 	.word	0x40020800
 800ba90:	0802ca8c 	.word	0x0802ca8c
 800ba94:	40013800 	.word	0x40013800
 800ba98:	40020c00 	.word	0x40020c00
 800ba9c:	40021000 	.word	0x40021000
 800baa0:	40021400 	.word	0x40021400
 800baa4:	40021800 	.word	0x40021800
 800baa8:	40021c00 	.word	0x40021c00
 800baac:	40022000 	.word	0x40022000
 800bab0:	40022400 	.word	0x40022400
 800bab4:	40013c00 	.word	0x40013c00
 800bab8:	40023800 	.word	0x40023800
 800babc:	2005      	movs	r0, #5
 800babe:	fa00 f404 	lsl.w	r4, r0, r4
 800bac2:	4323      	orrs	r3, r4
 800bac4:	e75a      	b.n	800b97c <HAL_GPIO_Init+0x1e0>
 800bac6:	2006      	movs	r0, #6
 800bac8:	fa00 f404 	lsl.w	r4, r0, r4
 800bacc:	4323      	orrs	r3, r4
 800bace:	e755      	b.n	800b97c <HAL_GPIO_Init+0x1e0>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800bad0:	21ac      	movs	r1, #172	; 0xac
 800bad2:	4804      	ldr	r0, [pc, #16]	; (800bae4 <HAL_GPIO_Init+0x348>)
 800bad4:	f7f9 fa8a 	bl	8004fec <assert_failed>
 800bad8:	e6bc      	b.n	800b854 <HAL_GPIO_Init+0xb8>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800bada:	2008      	movs	r0, #8
 800badc:	fa00 f404 	lsl.w	r4, r0, r4
 800bae0:	4323      	orrs	r3, r4
 800bae2:	e74b      	b.n	800b97c <HAL_GPIO_Init+0x1e0>
 800bae4:	0802ca8c 	.word	0x0802ca8c

0800bae8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800bae8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800baec:	4f6b      	ldr	r7, [pc, #428]	; (800bc9c <HAL_GPIO_DeInit+0x1b4>)
{
 800baee:	4604      	mov	r4, r0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800baf0:	4b6b      	ldr	r3, [pc, #428]	; (800bca0 <HAL_GPIO_DeInit+0x1b8>)
{
 800baf2:	460d      	mov	r5, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800baf4:	42b8      	cmp	r0, r7
 800baf6:	bf18      	it	ne
 800baf8:	4298      	cmpne	r0, r3
 800bafa:	bf14      	ite	ne
 800bafc:	2701      	movne	r7, #1
 800bafe:	2700      	moveq	r7, #0
 800bb00:	d027      	beq.n	800bb52 <HAL_GPIO_DeInit+0x6a>
 800bb02:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bb06:	4298      	cmp	r0, r3
 800bb08:	d023      	beq.n	800bb52 <HAL_GPIO_DeInit+0x6a>
 800bb0a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bb0e:	4298      	cmp	r0, r3
 800bb10:	d01f      	beq.n	800bb52 <HAL_GPIO_DeInit+0x6a>
 800bb12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bb16:	4298      	cmp	r0, r3
 800bb18:	d01b      	beq.n	800bb52 <HAL_GPIO_DeInit+0x6a>
 800bb1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bb1e:	4298      	cmp	r0, r3
 800bb20:	d017      	beq.n	800bb52 <HAL_GPIO_DeInit+0x6a>
 800bb22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bb26:	4298      	cmp	r0, r3
 800bb28:	d013      	beq.n	800bb52 <HAL_GPIO_DeInit+0x6a>
 800bb2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bb2e:	4298      	cmp	r0, r3
 800bb30:	d00f      	beq.n	800bb52 <HAL_GPIO_DeInit+0x6a>
 800bb32:	4a5c      	ldr	r2, [pc, #368]	; (800bca4 <HAL_GPIO_DeInit+0x1bc>)
 800bb34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bb38:	4290      	cmp	r0, r2
 800bb3a:	bf18      	it	ne
 800bb3c:	4298      	cmpne	r0, r3
 800bb3e:	d008      	beq.n	800bb52 <HAL_GPIO_DeInit+0x6a>
 800bb40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bb44:	4298      	cmp	r0, r3
 800bb46:	d004      	beq.n	800bb52 <HAL_GPIO_DeInit+0x6a>
 800bb48:	f240 112b 	movw	r1, #299	; 0x12b
 800bb4c:	4856      	ldr	r0, [pc, #344]	; (800bca8 <HAL_GPIO_DeInit+0x1c0>)
 800bb4e:	f7f9 fa4d 	bl	8004fec <assert_failed>
{
 800bb52:	2300      	movs	r3, #0
 800bb54:	f8df b170 	ldr.w	fp, [pc, #368]	; 800bcc8 <HAL_GPIO_DeInit+0x1e0>
    if(iocurrent == ioposition)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800bb58:	f8df a140 	ldr.w	sl, [pc, #320]	; 800bc9c <HAL_GPIO_DeInit+0x1b4>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800bb5c:	f8df 916c 	ldr.w	r9, [pc, #364]	; 800bccc <HAL_GPIO_DeInit+0x1e4>
 800bb60:	e002      	b.n	800bb68 <HAL_GPIO_DeInit+0x80>
  for(position = 0; position < GPIO_NUMBER; position++)
 800bb62:	3301      	adds	r3, #1
 800bb64:	2b10      	cmp	r3, #16
 800bb66:	d07b      	beq.n	800bc60 <HAL_GPIO_DeInit+0x178>
    ioposition = ((uint32_t)0x01) << position;
 800bb68:	2001      	movs	r0, #1
 800bb6a:	fa00 f203 	lsl.w	r2, r0, r3
    if(iocurrent == ioposition)
 800bb6e:	ea32 0105 	bics.w	r1, r2, r5
    iocurrent = (GPIO_Pin) & ioposition;
 800bb72:	ea02 0e05 	and.w	lr, r2, r5
    if(iocurrent == ioposition)
 800bb76:	d1f4      	bne.n	800bb62 <HAL_GPIO_DeInit+0x7a>
      tmp = SYSCFG->EXTICR[position >> 2];
 800bb78:	f023 0603 	bic.w	r6, r3, #3
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800bb7c:	f003 0103 	and.w	r1, r3, #3
 800bb80:	f04f 0c0f 	mov.w	ip, #15
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800bb84:	4554      	cmp	r4, sl
 800bb86:	445e      	add	r6, fp
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800bb88:	ea4f 0181 	mov.w	r1, r1, lsl #2
      tmp = SYSCFG->EXTICR[position >> 2];
 800bb8c:	f8d6 8008 	ldr.w	r8, [r6, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800bb90:	fa0c fc01 	lsl.w	ip, ip, r1
 800bb94:	ea0c 0808 	and.w	r8, ip, r8
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800bb98:	d01e      	beq.n	800bbd8 <HAL_GPIO_DeInit+0xf0>
 800bb9a:	2f00      	cmp	r7, #0
 800bb9c:	d063      	beq.n	800bc66 <HAL_GPIO_DeInit+0x17e>
 800bb9e:	4843      	ldr	r0, [pc, #268]	; (800bcac <HAL_GPIO_DeInit+0x1c4>)
 800bba0:	4284      	cmp	r4, r0
 800bba2:	d063      	beq.n	800bc6c <HAL_GPIO_DeInit+0x184>
 800bba4:	4842      	ldr	r0, [pc, #264]	; (800bcb0 <HAL_GPIO_DeInit+0x1c8>)
 800bba6:	4284      	cmp	r4, r0
 800bba8:	d064      	beq.n	800bc74 <HAL_GPIO_DeInit+0x18c>
 800bbaa:	4842      	ldr	r0, [pc, #264]	; (800bcb4 <HAL_GPIO_DeInit+0x1cc>)
 800bbac:	4284      	cmp	r4, r0
 800bbae:	d065      	beq.n	800bc7c <HAL_GPIO_DeInit+0x194>
 800bbb0:	4841      	ldr	r0, [pc, #260]	; (800bcb8 <HAL_GPIO_DeInit+0x1d0>)
 800bbb2:	4284      	cmp	r4, r0
 800bbb4:	d066      	beq.n	800bc84 <HAL_GPIO_DeInit+0x19c>
 800bbb6:	4841      	ldr	r0, [pc, #260]	; (800bcbc <HAL_GPIO_DeInit+0x1d4>)
 800bbb8:	4284      	cmp	r4, r0
 800bbba:	d053      	beq.n	800bc64 <HAL_GPIO_DeInit+0x17c>
 800bbbc:	4840      	ldr	r0, [pc, #256]	; (800bcc0 <HAL_GPIO_DeInit+0x1d8>)
 800bbbe:	4284      	cmp	r4, r0
 800bbc0:	d064      	beq.n	800bc8c <HAL_GPIO_DeInit+0x1a4>
 800bbc2:	4838      	ldr	r0, [pc, #224]	; (800bca4 <HAL_GPIO_DeInit+0x1bc>)
 800bbc4:	4284      	cmp	r4, r0
 800bbc6:	d065      	beq.n	800bc94 <HAL_GPIO_DeInit+0x1ac>
 800bbc8:	483e      	ldr	r0, [pc, #248]	; (800bcc4 <HAL_GPIO_DeInit+0x1dc>)
 800bbca:	4284      	cmp	r4, r0
 800bbcc:	bf14      	ite	ne
 800bbce:	200a      	movne	r0, #10
 800bbd0:	2009      	moveq	r0, #9
 800bbd2:	fa00 f101 	lsl.w	r1, r0, r1
 800bbd6:	e000      	b.n	800bbda <HAL_GPIO_DeInit+0xf2>
 800bbd8:	2100      	movs	r1, #0
 800bbda:	4588      	cmp	r8, r1
 800bbdc:	d11b      	bne.n	800bc16 <HAL_GPIO_DeInit+0x12e>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800bbde:	f8d9 1000 	ldr.w	r1, [r9]
 800bbe2:	ea21 010e 	bic.w	r1, r1, lr
 800bbe6:	f8c9 1000 	str.w	r1, [r9]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800bbea:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bbee:	ea21 010e 	bic.w	r1, r1, lr
 800bbf2:	f8c9 1004 	str.w	r1, [r9, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800bbf6:	f8d9 100c 	ldr.w	r1, [r9, #12]
 800bbfa:	ea21 010e 	bic.w	r1, r1, lr
 800bbfe:	f8c9 100c 	str.w	r1, [r9, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800bc02:	f8d9 1008 	ldr.w	r1, [r9, #8]
 800bc06:	ea21 010e 	bic.w	r1, r1, lr
 800bc0a:	f8c9 1008 	str.w	r1, [r9, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 800bc0e:	68b1      	ldr	r1, [r6, #8]
 800bc10:	ea21 010c 	bic.w	r1, r1, ip
 800bc14:	60b1      	str	r1, [r6, #8]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800bc16:	0059      	lsls	r1, r3, #1
 800bc18:	2003      	movs	r0, #3

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800bc1a:	f003 0c07 	and.w	ip, r3, #7
 800bc1e:	260f      	movs	r6, #15
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800bc20:	fa00 f101 	lsl.w	r1, r0, r1
 800bc24:	6820      	ldr	r0, [r4, #0]
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800bc26:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800bc2a:	ea20 0001 	bic.w	r0, r0, r1
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800bc2e:	fa06 fc0c 	lsl.w	ip, r6, ip
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800bc32:	6020      	str	r0, [r4, #0]
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800bc34:	08d8      	lsrs	r0, r3, #3
  for(position = 0; position < GPIO_NUMBER; position++)
 800bc36:	3301      	adds	r3, #1
 800bc38:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800bc3c:	2b10      	cmp	r3, #16
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800bc3e:	6a06      	ldr	r6, [r0, #32]
 800bc40:	ea26 060c 	bic.w	r6, r6, ip
 800bc44:	6206      	str	r6, [r0, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800bc46:	68e0      	ldr	r0, [r4, #12]
 800bc48:	ea20 0001 	bic.w	r0, r0, r1
 800bc4c:	60e0      	str	r0, [r4, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800bc4e:	6860      	ldr	r0, [r4, #4]
 800bc50:	ea20 0202 	bic.w	r2, r0, r2
 800bc54:	6062      	str	r2, [r4, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800bc56:	68a2      	ldr	r2, [r4, #8]
 800bc58:	ea22 0101 	bic.w	r1, r2, r1
 800bc5c:	60a1      	str	r1, [r4, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 800bc5e:	d183      	bne.n	800bb68 <HAL_GPIO_DeInit+0x80>
    }
  }
}
 800bc60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800bc64:	2006      	movs	r0, #6
 800bc66:	fa00 f101 	lsl.w	r1, r0, r1
 800bc6a:	e7b6      	b.n	800bbda <HAL_GPIO_DeInit+0xf2>
 800bc6c:	2002      	movs	r0, #2
 800bc6e:	fa00 f101 	lsl.w	r1, r0, r1
 800bc72:	e7b2      	b.n	800bbda <HAL_GPIO_DeInit+0xf2>
 800bc74:	2003      	movs	r0, #3
 800bc76:	fa00 f101 	lsl.w	r1, r0, r1
 800bc7a:	e7ae      	b.n	800bbda <HAL_GPIO_DeInit+0xf2>
 800bc7c:	2004      	movs	r0, #4
 800bc7e:	fa00 f101 	lsl.w	r1, r0, r1
 800bc82:	e7aa      	b.n	800bbda <HAL_GPIO_DeInit+0xf2>
 800bc84:	2005      	movs	r0, #5
 800bc86:	fa00 f101 	lsl.w	r1, r0, r1
 800bc8a:	e7a6      	b.n	800bbda <HAL_GPIO_DeInit+0xf2>
 800bc8c:	2007      	movs	r0, #7
 800bc8e:	fa00 f101 	lsl.w	r1, r0, r1
 800bc92:	e7a2      	b.n	800bbda <HAL_GPIO_DeInit+0xf2>
 800bc94:	2008      	movs	r0, #8
 800bc96:	fa00 f101 	lsl.w	r1, r0, r1
 800bc9a:	e79e      	b.n	800bbda <HAL_GPIO_DeInit+0xf2>
 800bc9c:	40020000 	.word	0x40020000
 800bca0:	40020400 	.word	0x40020400
 800bca4:	40022000 	.word	0x40022000
 800bca8:	0802ca8c 	.word	0x0802ca8c
 800bcac:	40020800 	.word	0x40020800
 800bcb0:	40020c00 	.word	0x40020c00
 800bcb4:	40021000 	.word	0x40021000
 800bcb8:	40021400 	.word	0x40021400
 800bcbc:	40021800 	.word	0x40021800
 800bcc0:	40021c00 	.word	0x40021c00
 800bcc4:	40022400 	.word	0x40022400
 800bcc8:	40013800 	.word	0x40013800
 800bccc:	40013c00 	.word	0x40013c00

0800bcd0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800bcd0:	b538      	push	{r3, r4, r5, lr}
 800bcd2:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800bcd4:	460c      	mov	r4, r1
 800bcd6:	b129      	cbz	r1, 800bce4 <HAL_GPIO_ReadPin+0x14>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800bcd8:	692b      	ldr	r3, [r5, #16]
 800bcda:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800bcdc:	bf14      	ite	ne
 800bcde:	2001      	movne	r0, #1
 800bce0:	2000      	moveq	r0, #0
 800bce2:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800bce4:	f240 1177 	movw	r1, #375	; 0x177
 800bce8:	4801      	ldr	r0, [pc, #4]	; (800bcf0 <HAL_GPIO_ReadPin+0x20>)
 800bcea:	f7f9 f97f 	bl	8004fec <assert_failed>
 800bcee:	e7f3      	b.n	800bcd8 <HAL_GPIO_ReadPin+0x8>
 800bcf0:	0802ca8c 	.word	0x0802ca8c

0800bcf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800bcf4:	b570      	push	{r4, r5, r6, lr}
 800bcf6:	4606      	mov	r6, r0
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800bcf8:	460c      	mov	r4, r1
{
 800bcfa:	4615      	mov	r5, r2
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800bcfc:	b161      	cbz	r1, 800bd18 <HAL_GPIO_WritePin+0x24>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800bcfe:	2d01      	cmp	r5, #1
 800bd00:	d803      	bhi.n	800bd0a <HAL_GPIO_WritePin+0x16>

  if(PinState != GPIO_PIN_RESET)
 800bd02:	b905      	cbnz	r5, 800bd06 <HAL_GPIO_WritePin+0x12>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800bd04:	0424      	lsls	r4, r4, #16
 800bd06:	61b4      	str	r4, [r6, #24]
  }
}
 800bd08:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800bd0a:	f44f 71cc 	mov.w	r1, #408	; 0x198
 800bd0e:	4805      	ldr	r0, [pc, #20]	; (800bd24 <HAL_GPIO_WritePin+0x30>)
 800bd10:	f7f9 f96c 	bl	8004fec <assert_failed>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800bd14:	61b4      	str	r4, [r6, #24]
}
 800bd16:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800bd18:	f240 1197 	movw	r1, #407	; 0x197
 800bd1c:	4801      	ldr	r0, [pc, #4]	; (800bd24 <HAL_GPIO_WritePin+0x30>)
 800bd1e:	f7f9 f965 	bl	8004fec <assert_failed>
 800bd22:	e7ec      	b.n	800bcfe <HAL_GPIO_WritePin+0xa>
 800bd24:	0802ca8c 	.word	0x0802ca8c

0800bd28 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800bd28:	b538      	push	{r3, r4, r5, lr}
 800bd2a:	4605      	mov	r5, r0
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800bd2c:	460c      	mov	r4, r1
 800bd2e:	b141      	cbz	r1, 800bd42 <HAL_GPIO_TogglePin+0x1a>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800bd30:	6969      	ldr	r1, [r5, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800bd32:	ea04 0301 	and.w	r3, r4, r1
 800bd36:	ea24 0401 	bic.w	r4, r4, r1
 800bd3a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800bd3e:	61ac      	str	r4, [r5, #24]
}
 800bd40:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800bd42:	f240 11af 	movw	r1, #431	; 0x1af
 800bd46:	4802      	ldr	r0, [pc, #8]	; (800bd50 <HAL_GPIO_TogglePin+0x28>)
 800bd48:	f7f9 f950 	bl	8004fec <assert_failed>
 800bd4c:	e7f0      	b.n	800bd30 <HAL_GPIO_TogglePin+0x8>
 800bd4e:	bf00      	nop
 800bd50:	0802ca8c 	.word	0x0802ca8c

0800bd54 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800bd54:	4770      	bx	lr
 800bd56:	bf00      	nop

0800bd58 <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800bd58:	4a04      	ldr	r2, [pc, #16]	; (800bd6c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800bd5a:	6951      	ldr	r1, [r2, #20]
 800bd5c:	4201      	tst	r1, r0
 800bd5e:	d100      	bne.n	800bd62 <HAL_GPIO_EXTI_IRQHandler+0xa>
 800bd60:	4770      	bx	lr
{
 800bd62:	b508      	push	{r3, lr}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800bd64:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800bd66:	f7ff fff5 	bl	800bd54 <HAL_GPIO_EXTI_Callback>
}
 800bd6a:	bd08      	pop	{r3, pc}
 800bd6c:	40013c00 	.word	0x40013c00

0800bd70 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800bd70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd74:	460d      	mov	r5, r1
 800bd76:	4614      	mov	r4, r2
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800bd78:	4926      	ldr	r1, [pc, #152]	; (800be14 <I2C_TransferConfig+0xa4>)
{
 800bd7a:	461e      	mov	r6, r3
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800bd7c:	4a26      	ldr	r2, [pc, #152]	; (800be18 <I2C_TransferConfig+0xa8>)
{
 800bd7e:	4680      	mov	r8, r0
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800bd80:	6803      	ldr	r3, [r0, #0]
{
 800bd82:	9f06      	ldr	r7, [sp, #24]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800bd84:	4293      	cmp	r3, r2
 800bd86:	bf18      	it	ne
 800bd88:	428b      	cmpne	r3, r1
 800bd8a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800bd8e:	bf14      	ite	ne
 800bd90:	2201      	movne	r2, #1
 800bd92:	2200      	moveq	r2, #0
 800bd94:	428b      	cmp	r3, r1
 800bd96:	bf0c      	ite	eq
 800bd98:	2200      	moveq	r2, #0
 800bd9a:	f002 0201 	andne.w	r2, r2, #1
 800bd9e:	b112      	cbz	r2, 800bda6 <I2C_TransferConfig+0x36>
 800bda0:	4a1e      	ldr	r2, [pc, #120]	; (800be1c <I2C_TransferConfig+0xac>)
 800bda2:	4293      	cmp	r3, r2
 800bda4:	d123      	bne.n	800bdee <I2C_TransferConfig+0x7e>
  assert_param(IS_TRANSFER_MODE(Mode));
 800bda6:	f036 7380 	bics.w	r3, r6, #16777216	; 0x1000000
 800bdaa:	d002      	beq.n	800bdb2 <I2C_TransferConfig+0x42>
 800bdac:	f1b6 7f00 	cmp.w	r6, #33554432	; 0x2000000
 800bdb0:	d129      	bne.n	800be06 <I2C_TransferConfig+0x96>
  assert_param(IS_TRANSFER_REQUEST(Request));
 800bdb2:	4b1b      	ldr	r3, [pc, #108]	; (800be20 <I2C_TransferConfig+0xb0>)
 800bdb4:	429f      	cmp	r7, r3
 800bdb6:	d005      	beq.n	800bdc4 <I2C_TransferConfig+0x54>
 800bdb8:	f427 6380 	bic.w	r3, r7, #1024	; 0x400
 800bdbc:	4a19      	ldr	r2, [pc, #100]	; (800be24 <I2C_TransferConfig+0xb4>)
 800bdbe:	4293      	cmp	r3, r2
 800bdc0:	d000      	beq.n	800bdc4 <I2C_TransferConfig+0x54>
 800bdc2:	b9d7      	cbnz	r7, 800bdfa <I2C_TransferConfig+0x8a>

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800bdc4:	ea47 4204 	orr.w	r2, r7, r4, lsl #16
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800bdc8:	f8d8 1000 	ldr.w	r1, [r8]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800bdcc:	f3c5 0309 	ubfx	r3, r5, #0, #10
 800bdd0:	ea42 0406 	orr.w	r4, r2, r6
  MODIFY_REG(hi2c->Instance->CR2, \
 800bdd4:	4a14      	ldr	r2, [pc, #80]	; (800be28 <I2C_TransferConfig+0xb8>)
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800bdd6:	4323      	orrs	r3, r4
  MODIFY_REG(hi2c->Instance->CR2, \
 800bdd8:	ea42 5257 	orr.w	r2, r2, r7, lsr #21
 800bddc:	684f      	ldr	r7, [r1, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800bdde:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 800bde2:	ea27 0702 	bic.w	r7, r7, r2
 800bde6:	433b      	orrs	r3, r7
 800bde8:	604b      	str	r3, [r1, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800bdea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800bdee:	f641 213a 	movw	r1, #6714	; 0x1a3a
 800bdf2:	480e      	ldr	r0, [pc, #56]	; (800be2c <I2C_TransferConfig+0xbc>)
 800bdf4:	f7f9 f8fa 	bl	8004fec <assert_failed>
 800bdf8:	e7d5      	b.n	800bda6 <I2C_TransferConfig+0x36>
  assert_param(IS_TRANSFER_REQUEST(Request));
 800bdfa:	f641 213c 	movw	r1, #6716	; 0x1a3c
 800bdfe:	480b      	ldr	r0, [pc, #44]	; (800be2c <I2C_TransferConfig+0xbc>)
 800be00:	f7f9 f8f4 	bl	8004fec <assert_failed>
 800be04:	e7de      	b.n	800bdc4 <I2C_TransferConfig+0x54>
  assert_param(IS_TRANSFER_MODE(Mode));
 800be06:	f641 213b 	movw	r1, #6715	; 0x1a3b
 800be0a:	4808      	ldr	r0, [pc, #32]	; (800be2c <I2C_TransferConfig+0xbc>)
 800be0c:	f7f9 f8ee 	bl	8004fec <assert_failed>
 800be10:	e7cf      	b.n	800bdb2 <I2C_TransferConfig+0x42>
 800be12:	bf00      	nop
 800be14:	40005800 	.word	0x40005800
 800be18:	40005400 	.word	0x40005400
 800be1c:	40006000 	.word	0x40006000
 800be20:	80004000 	.word	0x80004000
 800be24:	80002000 	.word	0x80002000
 800be28:	03ff63ff 	.word	0x03ff63ff
 800be2c:	0802cac8 	.word	0x0802cac8

0800be30 <I2C_IsErrorOccurred>:
{
 800be30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint32_t itflag   = hi2c->Instance->ISR;
 800be34:	6803      	ldr	r3, [r0, #0]
{
 800be36:	460d      	mov	r5, r1
 800be38:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 800be3a:	6999      	ldr	r1, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800be3c:	f011 0110 	ands.w	r1, r1, #16
 800be40:	d045      	beq.n	800bece <I2C_IsErrorOccurred+0x9e>
 800be42:	4617      	mov	r7, r2
  HAL_StatusTypeDef status = HAL_OK;
 800be44:	f04f 0900 	mov.w	r9, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800be48:	2210      	movs	r2, #16
              hi2c->State = HAL_I2C_STATE_READY;
 800be4a:	f04f 0820 	mov.w	r8, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800be4e:	61da      	str	r2, [r3, #28]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800be50:	699a      	ldr	r2, [r3, #24]
 800be52:	0696      	lsls	r6, r2, #26
 800be54:	f100 808d 	bmi.w	800bf72 <I2C_IsErrorOccurred+0x142>
 800be58:	f1b9 0f00 	cmp.w	r9, #0
 800be5c:	f040 808d 	bne.w	800bf7a <I2C_IsErrorOccurred+0x14a>
      if (Timeout != HAL_MAX_DELAY)
 800be60:	1c6a      	adds	r2, r5, #1
 800be62:	d152      	bne.n	800bf0a <I2C_IsErrorOccurred+0xda>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800be64:	699a      	ldr	r2, [r3, #24]
 800be66:	0697      	lsls	r7, r2, #26
 800be68:	d5fc      	bpl.n	800be64 <I2C_IsErrorOccurred+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800be6a:	2220      	movs	r2, #32
    error_code |= HAL_I2C_ERROR_AF;
 800be6c:	2104      	movs	r1, #4
    status = HAL_ERROR;
 800be6e:	f04f 0901 	mov.w	r9, #1
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800be72:	61da      	str	r2, [r3, #28]
  itflag = hi2c->Instance->ISR;
 800be74:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800be76:	05d5      	lsls	r5, r2, #23
 800be78:	d42d      	bmi.n	800bed6 <I2C_IsErrorOccurred+0xa6>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800be7a:	0557      	lsls	r7, r2, #21
 800be7c:	d53d      	bpl.n	800befa <I2C_IsErrorOccurred+0xca>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800be7e:	f44f 6080 	mov.w	r0, #1024	; 0x400
    error_code |= HAL_I2C_ERROR_OVR;
 800be82:	f041 0108 	orr.w	r1, r1, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800be86:	61d8      	str	r0, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800be88:	0596      	lsls	r6, r2, #22
 800be8a:	d504      	bpl.n	800be96 <I2C_IsErrorOccurred+0x66>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800be8c:	f44f 7200 	mov.w	r2, #512	; 0x200
    error_code |= HAL_I2C_ERROR_ARLO;
 800be90:	f041 0102 	orr.w	r1, r1, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800be94:	61da      	str	r2, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800be96:	699a      	ldr	r2, [r3, #24]
 800be98:	0790      	lsls	r0, r2, #30
 800be9a:	d501      	bpl.n	800bea0 <I2C_IsErrorOccurred+0x70>
    hi2c->Instance->TXDR = 0x00U;
 800be9c:	2200      	movs	r2, #0
 800be9e:	629a      	str	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bea0:	699a      	ldr	r2, [r3, #24]
 800bea2:	07d2      	lsls	r2, r2, #31
 800bea4:	d524      	bpl.n	800bef0 <I2C_IsErrorOccurred+0xc0>
    I2C_RESET_CR2(hi2c);
 800bea6:	685a      	ldr	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800bea8:	2520      	movs	r5, #32
    I2C_RESET_CR2(hi2c);
 800beaa:	4835      	ldr	r0, [pc, #212]	; (800bf80 <I2C_IsErrorOccurred+0x150>)
    __HAL_UNLOCK(hi2c);
 800beac:	f04f 0901 	mov.w	r9, #1
    I2C_RESET_CR2(hi2c);
 800beb0:	4002      	ands	r2, r0
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800beb2:	2000      	movs	r0, #0
    I2C_RESET_CR2(hi2c);
 800beb4:	605a      	str	r2, [r3, #4]
    hi2c->ErrorCode |= error_code;
 800beb6:	6c63      	ldr	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 800beb8:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->ErrorCode |= error_code;
 800bebc:	4319      	orrs	r1, r3
 800bebe:	6461      	str	r1, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800bec0:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800bec4:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 800bec8:	4648      	mov	r0, r9
 800beca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  HAL_StatusTypeDef status = HAL_OK;
 800bece:	4689      	mov	r9, r1
  itflag = hi2c->Instance->ISR;
 800bed0:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800bed2:	05d5      	lsls	r5, r2, #23
 800bed4:	d5d1      	bpl.n	800be7a <I2C_IsErrorOccurred+0x4a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800bed6:	f44f 7080 	mov.w	r0, #256	; 0x100
    error_code |= HAL_I2C_ERROR_BERR;
 800beda:	f041 0101 	orr.w	r1, r1, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800bede:	61d8      	str	r0, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800bee0:	0550      	lsls	r0, r2, #21
 800bee2:	d5d1      	bpl.n	800be88 <I2C_IsErrorOccurred+0x58>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800bee4:	f44f 6080 	mov.w	r0, #1024	; 0x400
    error_code |= HAL_I2C_ERROR_OVR;
 800bee8:	f041 0108 	orr.w	r1, r1, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800beec:	61d8      	str	r0, [r3, #28]
 800beee:	e7cb      	b.n	800be88 <I2C_IsErrorOccurred+0x58>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800bef0:	699a      	ldr	r2, [r3, #24]
 800bef2:	f042 0201 	orr.w	r2, r2, #1
 800bef6:	619a      	str	r2, [r3, #24]
 800bef8:	e7d5      	b.n	800bea6 <I2C_IsErrorOccurred+0x76>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800befa:	0595      	lsls	r5, r2, #22
 800befc:	d4c6      	bmi.n	800be8c <I2C_IsErrorOccurred+0x5c>
  if (status != HAL_OK)
 800befe:	f1b9 0f00 	cmp.w	r9, #0
 800bf02:	d1c8      	bne.n	800be96 <I2C_IsErrorOccurred+0x66>
}
 800bf04:	4648      	mov	r0, r9
 800bf06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800bf0a:	f7fc f971 	bl	80081f0 <HAL_GetTick>
 800bf0e:	1bc0      	subs	r0, r0, r7
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800bf10:	6823      	ldr	r3, [r4, #0]
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800bf12:	42a8      	cmp	r0, r5
 800bf14:	d801      	bhi.n	800bf1a <I2C_IsErrorOccurred+0xea>
 800bf16:	2d00      	cmp	r5, #0
 800bf18:	d19a      	bne.n	800be50 <I2C_IsErrorOccurred+0x20>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800bf1a:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 800bf1c:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800bf20:	6999      	ldr	r1, [r3, #24]
          tmp2 = hi2c->Mode;
 800bf22:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800bf24:	040e      	lsls	r6, r1, #16
 800bf26:	d50d      	bpl.n	800bf44 <I2C_IsErrorOccurred+0x114>
              (tmp1 != I2C_CR2_STOP) && \
 800bf28:	0441      	lsls	r1, r0, #17
 800bf2a:	d40b      	bmi.n	800bf44 <I2C_IsErrorOccurred+0x114>
 800bf2c:	2a20      	cmp	r2, #32
 800bf2e:	d009      	beq.n	800bf44 <I2C_IsErrorOccurred+0x114>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800bf30:	685a      	ldr	r2, [r3, #4]
 800bf32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bf36:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 800bf38:	f7fc f95a 	bl	80081f0 <HAL_GetTick>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bf3c:	6823      	ldr	r3, [r4, #0]
            tickstart = HAL_GetTick();
 800bf3e:	4607      	mov	r7, r0
 800bf40:	e000      	b.n	800bf44 <I2C_IsErrorOccurred+0x114>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bf42:	6823      	ldr	r3, [r4, #0]
 800bf44:	699e      	ldr	r6, [r3, #24]
 800bf46:	f016 0620 	ands.w	r6, r6, #32
 800bf4a:	d181      	bne.n	800be50 <I2C_IsErrorOccurred+0x20>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800bf4c:	f7fc f950 	bl	80081f0 <HAL_GetTick>
 800bf50:	1bc0      	subs	r0, r0, r7
 800bf52:	2819      	cmp	r0, #25
 800bf54:	d9f5      	bls.n	800bf42 <I2C_IsErrorOccurred+0x112>
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bf56:	6c63      	ldr	r3, [r4, #68]	; 0x44
              status = HAL_ERROR;
 800bf58:	f04f 0901 	mov.w	r9, #1
              __HAL_UNLOCK(hi2c);
 800bf5c:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bf60:	f043 0320 	orr.w	r3, r3, #32
 800bf64:	6463      	str	r3, [r4, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800bf66:	f884 8041 	strb.w	r8, [r4, #65]	; 0x41
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bf6a:	6823      	ldr	r3, [r4, #0]
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800bf6c:	f884 6042 	strb.w	r6, [r4, #66]	; 0x42
              status = HAL_ERROR;
 800bf70:	e7e8      	b.n	800bf44 <I2C_IsErrorOccurred+0x114>
    if (status == HAL_OK)
 800bf72:	f1b9 0f00 	cmp.w	r9, #0
 800bf76:	f43f af78 	beq.w	800be6a <I2C_IsErrorOccurred+0x3a>
    error_code |= HAL_I2C_ERROR_AF;
 800bf7a:	2104      	movs	r1, #4
 800bf7c:	e7a8      	b.n	800bed0 <I2C_IsErrorOccurred+0xa0>
 800bf7e:	bf00      	nop
 800bf80:	fe00e800 	.word	0xfe00e800

0800bf84 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800bf84:	b570      	push	{r4, r5, r6, lr}
 800bf86:	4604      	mov	r4, r0
 800bf88:	460d      	mov	r5, r1
 800bf8a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bf8c:	e004      	b.n	800bf98 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bf8e:	f7ff ff4f 	bl	800be30 <I2C_IsErrorOccurred>
 800bf92:	b950      	cbnz	r0, 800bfaa <I2C_WaitOnTXISFlagUntilTimeout+0x26>
    if (Timeout != HAL_MAX_DELAY)
 800bf94:	1c6a      	adds	r2, r5, #1
 800bf96:	d10a      	bne.n	800bfae <I2C_WaitOnTXISFlagUntilTimeout+0x2a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bf98:	6823      	ldr	r3, [r4, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bf9a:	4632      	mov	r2, r6
 800bf9c:	4629      	mov	r1, r5
 800bf9e:	4620      	mov	r0, r4
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bfa0:	699b      	ldr	r3, [r3, #24]
 800bfa2:	079b      	lsls	r3, r3, #30
 800bfa4:	d5f3      	bpl.n	800bf8e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
  return HAL_OK;
 800bfa6:	2000      	movs	r0, #0
}
 800bfa8:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800bfaa:	2001      	movs	r0, #1
}
 800bfac:	bd70      	pop	{r4, r5, r6, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bfae:	f7fc f91f 	bl	80081f0 <HAL_GetTick>
 800bfb2:	1b80      	subs	r0, r0, r6
 800bfb4:	42a8      	cmp	r0, r5
 800bfb6:	d801      	bhi.n	800bfbc <I2C_WaitOnTXISFlagUntilTimeout+0x38>
 800bfb8:	2d00      	cmp	r5, #0
 800bfba:	d1ed      	bne.n	800bf98 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bfbc:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800bfbe:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bfc0:	2200      	movs	r2, #0
        return HAL_ERROR;
 800bfc2:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bfc4:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 800bfc6:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bfca:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800bfcc:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bfd0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 800bfd4:	bd70      	pop	{r4, r5, r6, pc}
 800bfd6:	bf00      	nop

0800bfd8 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800bfd8:	b570      	push	{r4, r5, r6, lr}
 800bfda:	4605      	mov	r5, r0
 800bfdc:	460c      	mov	r4, r1
 800bfde:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bfe0:	e008      	b.n	800bff4 <I2C_WaitOnSTOPFlagUntilTimeout+0x1c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bfe2:	f7ff ff25 	bl	800be30 <I2C_IsErrorOccurred>
 800bfe6:	b9d8      	cbnz	r0, 800c020 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bfe8:	f7fc f902 	bl	80081f0 <HAL_GetTick>
 800bfec:	1b80      	subs	r0, r0, r6
 800bfee:	42a0      	cmp	r0, r4
 800bff0:	d809      	bhi.n	800c006 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 800bff2:	b144      	cbz	r4, 800c006 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bff4:	682b      	ldr	r3, [r5, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bff6:	4632      	mov	r2, r6
 800bff8:	4621      	mov	r1, r4
 800bffa:	4628      	mov	r0, r5
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bffc:	699b      	ldr	r3, [r3, #24]
 800bffe:	069b      	lsls	r3, r3, #26
 800c000:	d5ef      	bpl.n	800bfe2 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
  return HAL_OK;
 800c002:	2000      	movs	r0, #0
}
 800c004:	bd70      	pop	{r4, r5, r6, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c006:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c008:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c00a:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 800c00c:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c00e:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 800c010:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c014:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c016:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c01a:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 800c01e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800c020:	2001      	movs	r0, #1
}
 800c022:	bd70      	pop	{r4, r5, r6, pc}

0800c024 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 800c024:	b570      	push	{r4, r5, r6, lr}
 800c026:	4604      	mov	r4, r0
 800c028:	460d      	mov	r5, r1
 800c02a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c02c:	e00c      	b.n	800c048 <I2C_WaitOnRXNEFlagUntilTimeout+0x24>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c02e:	f7ff feff 	bl	800be30 <I2C_IsErrorOccurred>
 800c032:	b9e8      	cbnz	r0, 800c070 <I2C_WaitOnRXNEFlagUntilTimeout+0x4c>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800c034:	6823      	ldr	r3, [r4, #0]
 800c036:	699a      	ldr	r2, [r3, #24]
 800c038:	0691      	lsls	r1, r2, #26
 800c03a:	d41b      	bmi.n	800c074 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c03c:	f7fc f8d8 	bl	80081f0 <HAL_GetTick>
 800c040:	1b80      	subs	r0, r0, r6
 800c042:	42a8      	cmp	r0, r5
 800c044:	d809      	bhi.n	800c05a <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
 800c046:	b145      	cbz	r5, 800c05a <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c048:	6823      	ldr	r3, [r4, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c04a:	4632      	mov	r2, r6
 800c04c:	4629      	mov	r1, r5
 800c04e:	4620      	mov	r0, r4
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c050:	699b      	ldr	r3, [r3, #24]
 800c052:	075b      	lsls	r3, r3, #29
 800c054:	d5eb      	bpl.n	800c02e <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
        return HAL_OK;
 800c056:	2000      	movs	r0, #0
}
 800c058:	bd70      	pop	{r4, r5, r6, pc}
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c05a:	6c63      	ldr	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800c05c:	2220      	movs	r2, #32
      __HAL_UNLOCK(hi2c);
 800c05e:	2100      	movs	r1, #0
      return HAL_ERROR;
 800c060:	2001      	movs	r0, #1
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c062:	4313      	orrs	r3, r2
      __HAL_UNLOCK(hi2c);
 800c064:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c068:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800c06a:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
}
 800c06e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800c070:	2001      	movs	r0, #1
}
 800c072:	bd70      	pop	{r4, r5, r6, pc}
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800c074:	699a      	ldr	r2, [r3, #24]
 800c076:	0752      	lsls	r2, r2, #29
 800c078:	d502      	bpl.n	800c080 <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 800c07a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800c07c:	2a00      	cmp	r2, #0
 800c07e:	d1ea      	bne.n	800c056 <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c080:	699a      	ldr	r2, [r3, #24]
 800c082:	f012 0210 	ands.w	r2, r2, #16
 800c086:	d012      	beq.n	800c0ae <I2C_WaitOnRXNEFlagUntilTimeout+0x8a>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c088:	2110      	movs	r1, #16
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800c08a:	2204      	movs	r2, #4
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c08c:	61d9      	str	r1, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800c08e:	6462      	str	r2, [r4, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c090:	2520      	movs	r5, #32
        I2C_RESET_CR2(hi2c);
 800c092:	4808      	ldr	r0, [pc, #32]	; (800c0b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x90>)
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c094:	2100      	movs	r1, #0
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c096:	61dd      	str	r5, [r3, #28]
        I2C_RESET_CR2(hi2c);
 800c098:	685a      	ldr	r2, [r3, #4]
 800c09a:	4002      	ands	r2, r0
        return HAL_ERROR;
 800c09c:	2001      	movs	r0, #1
        I2C_RESET_CR2(hi2c);
 800c09e:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 800c0a0:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 800c0a4:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c0a8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
}
 800c0ac:	bd70      	pop	{r4, r5, r6, pc}
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c0ae:	6462      	str	r2, [r4, #68]	; 0x44
 800c0b0:	e7ee      	b.n	800c090 <I2C_WaitOnRXNEFlagUntilTimeout+0x6c>
 800c0b2:	bf00      	nop
 800c0b4:	fe00e800 	.word	0xfe00e800

0800c0b8 <I2C_RequestMemoryRead>:
{
 800c0b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c0bc:	4c26      	ldr	r4, [pc, #152]	; (800c158 <I2C_RequestMemoryRead+0xa0>)
{
 800c0be:	b083      	sub	sp, #12
 800c0c0:	4698      	mov	r8, r3
 800c0c2:	4605      	mov	r5, r0
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c0c4:	9400      	str	r4, [sp, #0]
{
 800c0c6:	4691      	mov	r9, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	fa5f f288 	uxtb.w	r2, r8
{
 800c0ce:	e9dd 470a 	ldrd	r4, r7, [sp, #40]	; 0x28
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c0d2:	f7ff fe4d 	bl	800bd70 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c0d6:	4628      	mov	r0, r5
 800c0d8:	463a      	mov	r2, r7
 800c0da:	4621      	mov	r1, r4
 800c0dc:	f7ff ff52 	bl	800bf84 <I2C_WaitOnTXISFlagUntilTimeout>
 800c0e0:	b9e0      	cbnz	r0, 800c11c <I2C_RequestMemoryRead+0x64>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c0e2:	f1b8 0f01 	cmp.w	r8, #1
 800c0e6:	4606      	mov	r6, r0
 800c0e8:	d10d      	bne.n	800c106 <I2C_RequestMemoryRead+0x4e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c0ea:	fa5f f389 	uxtb.w	r3, r9
 800c0ee:	682a      	ldr	r2, [r5, #0]
 800c0f0:	6293      	str	r3, [r2, #40]	; 0x28
 800c0f2:	e001      	b.n	800c0f8 <I2C_RequestMemoryRead+0x40>
    if (Timeout != HAL_MAX_DELAY)
 800c0f4:	1c61      	adds	r1, r4, #1
 800c0f6:	d116      	bne.n	800c126 <I2C_RequestMemoryRead+0x6e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c0f8:	6993      	ldr	r3, [r2, #24]
 800c0fa:	065b      	lsls	r3, r3, #25
 800c0fc:	d5fa      	bpl.n	800c0f4 <I2C_RequestMemoryRead+0x3c>
}
 800c0fe:	4630      	mov	r0, r6
 800c100:	b003      	add	sp, #12
 800c102:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c106:	ea4f 2219 	mov.w	r2, r9, lsr #8
 800c10a:	682b      	ldr	r3, [r5, #0]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c10c:	4621      	mov	r1, r4
 800c10e:	4628      	mov	r0, r5
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c110:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c112:	463a      	mov	r2, r7
 800c114:	f7ff ff36 	bl	800bf84 <I2C_WaitOnTXISFlagUntilTimeout>
 800c118:	2800      	cmp	r0, #0
 800c11a:	d0e6      	beq.n	800c0ea <I2C_RequestMemoryRead+0x32>
    return HAL_ERROR;
 800c11c:	2601      	movs	r6, #1
}
 800c11e:	4630      	mov	r0, r6
 800c120:	b003      	add	sp, #12
 800c122:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c126:	f7fc f863 	bl	80081f0 <HAL_GetTick>
 800c12a:	1bc0      	subs	r0, r0, r7
 800c12c:	4284      	cmp	r4, r0
 800c12e:	d302      	bcc.n	800c136 <I2C_RequestMemoryRead+0x7e>
 800c130:	b10c      	cbz	r4, 800c136 <I2C_RequestMemoryRead+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c132:	682a      	ldr	r2, [r5, #0]
 800c134:	e7e0      	b.n	800c0f8 <I2C_RequestMemoryRead+0x40>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c136:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c138:	2120      	movs	r1, #32
    return HAL_ERROR;
 800c13a:	2601      	movs	r6, #1
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c13c:	2200      	movs	r2, #0
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c13e:	430b      	orrs	r3, r1
}
 800c140:	4630      	mov	r0, r6
        __HAL_UNLOCK(hi2c);
 800c142:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c146:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c148:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c14c:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 800c150:	b003      	add	sp, #12
 800c152:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c156:	bf00      	nop
 800c158:	80002000 	.word	0x80002000

0800c15c <HAL_I2C_Init>:
  if (hi2c == NULL)
 800c15c:	2800      	cmp	r0, #0
 800c15e:	f000 80c1 	beq.w	800c2e4 <HAL_I2C_Init+0x188>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800c162:	4b61      	ldr	r3, [pc, #388]	; (800c2e8 <HAL_I2C_Init+0x18c>)
 800c164:	6802      	ldr	r2, [r0, #0]
 800c166:	4961      	ldr	r1, [pc, #388]	; (800c2ec <HAL_I2C_Init+0x190>)
{
 800c168:	b510      	push	{r4, lr}
 800c16a:	4604      	mov	r4, r0
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800c16c:	4860      	ldr	r0, [pc, #384]	; (800c2f0 <HAL_I2C_Init+0x194>)
 800c16e:	429a      	cmp	r2, r3
 800c170:	bf18      	it	ne
 800c172:	4282      	cmpne	r2, r0
 800c174:	bf14      	ite	ne
 800c176:	2301      	movne	r3, #1
 800c178:	2300      	moveq	r3, #0
 800c17a:	428a      	cmp	r2, r1
 800c17c:	bf0c      	ite	eq
 800c17e:	2300      	moveq	r3, #0
 800c180:	f003 0301 	andne.w	r3, r3, #1
 800c184:	b11b      	cbz	r3, 800c18e <HAL_I2C_Init+0x32>
 800c186:	4b5b      	ldr	r3, [pc, #364]	; (800c2f4 <HAL_I2C_Init+0x198>)
 800c188:	429a      	cmp	r2, r3
 800c18a:	f040 80a5 	bne.w	800c2d8 <HAL_I2C_Init+0x17c>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800c18e:	68a3      	ldr	r3, [r4, #8]
 800c190:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c194:	f080 809a 	bcs.w	800c2cc <HAL_I2C_Init+0x170>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 800c198:	68e3      	ldr	r3, [r4, #12]
 800c19a:	3b01      	subs	r3, #1
 800c19c:	2b01      	cmp	r3, #1
 800c19e:	d855      	bhi.n	800c24c <HAL_I2C_Init+0xf0>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800c1a0:	6923      	ldr	r3, [r4, #16]
 800c1a2:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 800c1a6:	d15a      	bne.n	800c25e <HAL_I2C_Init+0x102>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800c1a8:	6963      	ldr	r3, [r4, #20]
 800c1aa:	2bff      	cmp	r3, #255	; 0xff
 800c1ac:	d85f      	bhi.n	800c26e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 800c1ae:	69a3      	ldr	r3, [r4, #24]
 800c1b0:	2b07      	cmp	r3, #7
 800c1b2:	d864      	bhi.n	800c27e <HAL_I2C_Init+0x122>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800c1b4:	69e3      	ldr	r3, [r4, #28]
 800c1b6:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 800c1ba:	d169      	bne.n	800c290 <HAL_I2C_Init+0x134>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800c1bc:	6a23      	ldr	r3, [r4, #32]
 800c1be:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 800c1c2:	d16e      	bne.n	800c2a2 <HAL_I2C_Init+0x146>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800c1c4:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800c1c8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d073      	beq.n	800c2b8 <HAL_I2C_Init+0x15c>
  __HAL_I2C_DISABLE(hi2c);
 800c1d0:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800c1d2:	2124      	movs	r1, #36	; 0x24
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800c1d4:	6862      	ldr	r2, [r4, #4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800c1d6:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 800c1da:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800c1dc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800c1e0:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 800c1e2:	f021 0101 	bic.w	r1, r1, #1
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800c1e6:	2801      	cmp	r0, #1
  __HAL_I2C_DISABLE(hi2c);
 800c1e8:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800c1ea:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800c1ec:	689a      	ldr	r2, [r3, #8]
 800c1ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c1f2:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800c1f4:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800c1f6:	d065      	beq.n	800c2c4 <HAL_I2C_Init+0x168>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800c1f8:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800c1fc:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800c1fe:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800c200:	d102      	bne.n	800c208 <HAL_I2C_Init+0xac>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800c202:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c206:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800c208:	6858      	ldr	r0, [r3, #4]
  hi2c->State = HAL_I2C_STATE_READY;
 800c20a:	f04f 0c20 	mov.w	ip, #32
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800c20e:	493a      	ldr	r1, [pc, #232]	; (800c2f8 <HAL_I2C_Init+0x19c>)
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c210:	6922      	ldr	r2, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800c212:	4301      	orrs	r1, r0
 800c214:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800c216:	68d9      	ldr	r1, [r3, #12]
 800c218:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 800c21c:	60d9      	str	r1, [r3, #12]
                          (hi2c->Init.OwnAddress2Masks << 8));
 800c21e:	e9d4 0105 	ldrd	r0, r1, [r4, #20]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c222:	4302      	orrs	r2, r0
 800c224:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800c228:	e9d4 1007 	ldrd	r1, r0, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c22c:	60da      	str	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c22e:	2200      	movs	r2, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800c230:	4301      	orrs	r1, r0
  return HAL_OK;
 800c232:	4610      	mov	r0, r2
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800c234:	6019      	str	r1, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800c236:	6819      	ldr	r1, [r3, #0]
 800c238:	f041 0101 	orr.w	r1, r1, #1
 800c23c:	6019      	str	r1, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c23e:	6462      	str	r2, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800c240:	f884 c041 	strb.w	ip, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800c244:	6322      	str	r2, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c246:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 800c24a:	bd10      	pop	{r4, pc}
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 800c24c:	f240 2117 	movw	r1, #535	; 0x217
 800c250:	482a      	ldr	r0, [pc, #168]	; (800c2fc <HAL_I2C_Init+0x1a0>)
 800c252:	f7f8 fecb 	bl	8004fec <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800c256:	6923      	ldr	r3, [r4, #16]
 800c258:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 800c25c:	d0a4      	beq.n	800c1a8 <HAL_I2C_Init+0x4c>
 800c25e:	f44f 7106 	mov.w	r1, #536	; 0x218
 800c262:	4826      	ldr	r0, [pc, #152]	; (800c2fc <HAL_I2C_Init+0x1a0>)
 800c264:	f7f8 fec2 	bl	8004fec <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800c268:	6963      	ldr	r3, [r4, #20]
 800c26a:	2bff      	cmp	r3, #255	; 0xff
 800c26c:	d99f      	bls.n	800c1ae <HAL_I2C_Init+0x52>
 800c26e:	f240 2119 	movw	r1, #537	; 0x219
 800c272:	4822      	ldr	r0, [pc, #136]	; (800c2fc <HAL_I2C_Init+0x1a0>)
 800c274:	f7f8 feba 	bl	8004fec <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 800c278:	69a3      	ldr	r3, [r4, #24]
 800c27a:	2b07      	cmp	r3, #7
 800c27c:	d99a      	bls.n	800c1b4 <HAL_I2C_Init+0x58>
 800c27e:	f240 211a 	movw	r1, #538	; 0x21a
 800c282:	481e      	ldr	r0, [pc, #120]	; (800c2fc <HAL_I2C_Init+0x1a0>)
 800c284:	f7f8 feb2 	bl	8004fec <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800c288:	69e3      	ldr	r3, [r4, #28]
 800c28a:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 800c28e:	d095      	beq.n	800c1bc <HAL_I2C_Init+0x60>
 800c290:	f240 211b 	movw	r1, #539	; 0x21b
 800c294:	4819      	ldr	r0, [pc, #100]	; (800c2fc <HAL_I2C_Init+0x1a0>)
 800c296:	f7f8 fea9 	bl	8004fec <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800c29a:	6a23      	ldr	r3, [r4, #32]
 800c29c:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 800c2a0:	d090      	beq.n	800c1c4 <HAL_I2C_Init+0x68>
 800c2a2:	f44f 7107 	mov.w	r1, #540	; 0x21c
 800c2a6:	4815      	ldr	r0, [pc, #84]	; (800c2fc <HAL_I2C_Init+0x1a0>)
 800c2a8:	f7f8 fea0 	bl	8004fec <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800c2ac:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800c2b0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d18b      	bne.n	800c1d0 <HAL_I2C_Init+0x74>
    HAL_I2C_MspInit(hi2c);
 800c2b8:	4620      	mov	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 800c2ba:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 800c2be:	f7fa f949 	bl	8006554 <HAL_I2C_MspInit>
 800c2c2:	e785      	b.n	800c1d0 <HAL_I2C_Init+0x74>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800c2c4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c2c8:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800c2ca:	e79d      	b.n	800c208 <HAL_I2C_Init+0xac>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800c2cc:	f240 2116 	movw	r1, #534	; 0x216
 800c2d0:	480a      	ldr	r0, [pc, #40]	; (800c2fc <HAL_I2C_Init+0x1a0>)
 800c2d2:	f7f8 fe8b 	bl	8004fec <assert_failed>
 800c2d6:	e75f      	b.n	800c198 <HAL_I2C_Init+0x3c>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800c2d8:	f240 2115 	movw	r1, #533	; 0x215
 800c2dc:	4807      	ldr	r0, [pc, #28]	; (800c2fc <HAL_I2C_Init+0x1a0>)
 800c2de:	f7f8 fe85 	bl	8004fec <assert_failed>
 800c2e2:	e754      	b.n	800c18e <HAL_I2C_Init+0x32>
    return HAL_ERROR;
 800c2e4:	2001      	movs	r0, #1
}
 800c2e6:	4770      	bx	lr
 800c2e8:	40005400 	.word	0x40005400
 800c2ec:	40005c00 	.word	0x40005c00
 800c2f0:	40005800 	.word	0x40005800
 800c2f4:	40006000 	.word	0x40006000
 800c2f8:	02008000 	.word	0x02008000
 800c2fc:	0802cac8 	.word	0x0802cac8

0800c300 <HAL_I2C_Master_Transmit>:
{
 800c300:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c304:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800c306:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800c30a:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 800c30c:	2b20      	cmp	r3, #32
{
 800c30e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 800c310:	d16d      	bne.n	800c3ee <HAL_I2C_Master_Transmit+0xee>
    __HAL_LOCK(hi2c);
 800c312:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800c316:	4604      	mov	r4, r0
 800c318:	2b01      	cmp	r3, #1
 800c31a:	d068      	beq.n	800c3ee <HAL_I2C_Master_Transmit+0xee>
 800c31c:	2301      	movs	r3, #1
 800c31e:	460f      	mov	r7, r1
 800c320:	4691      	mov	r9, r2
 800c322:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800c326:	f7fb ff63 	bl	80081f0 <HAL_GetTick>
 800c32a:	4606      	mov	r6, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c32c:	e004      	b.n	800c338 <HAL_I2C_Master_Transmit+0x38>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c32e:	f7fb ff5f 	bl	80081f0 <HAL_GetTick>
 800c332:	1b80      	subs	r0, r0, r6
 800c334:	2819      	cmp	r0, #25
 800c336:	d85e      	bhi.n	800c3f6 <HAL_I2C_Master_Transmit+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c338:	6823      	ldr	r3, [r4, #0]
 800c33a:	6999      	ldr	r1, [r3, #24]
 800c33c:	f411 4100 	ands.w	r1, r1, #32768	; 0x8000
 800c340:	d1f5      	bne.n	800c32e <HAL_I2C_Master_Transmit+0x2e>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c342:	2321      	movs	r3, #33	; 0x21
    hi2c->pBuffPtr  = pData;
 800c344:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 800c348:	6361      	str	r1, [r4, #52]	; 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c34a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800c34e:	2310      	movs	r3, #16
 800c350:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c354:	6461      	str	r1, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800c356:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c35a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800c35c:	b29b      	uxth	r3, r3
 800c35e:	2bff      	cmp	r3, #255	; 0xff
 800c360:	d86d      	bhi.n	800c43e <HAL_I2C_Master_Transmit+0x13e>
      hi2c->XferSize = hi2c->XferCount;
 800c362:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c364:	4639      	mov	r1, r7
 800c366:	4b48      	ldr	r3, [pc, #288]	; (800c488 <HAL_I2C_Master_Transmit+0x188>)
 800c368:	4620      	mov	r0, r4
      hi2c->XferSize = hi2c->XferCount;
 800c36a:	b292      	uxth	r2, r2
 800c36c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c36e:	b2d2      	uxtb	r2, r2
 800c370:	9300      	str	r3, [sp, #0]
 800c372:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c376:	f7ff fcfb 	bl	800bd70 <I2C_TransferConfig>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c37a:	f04f 0800 	mov.w	r8, #0
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c37e:	f04f 09ff 	mov.w	r9, #255	; 0xff
    while (hi2c->XferCount > 0U)
 800c382:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c384:	4632      	mov	r2, r6
 800c386:	4629      	mov	r1, r5
 800c388:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800c38a:	b29b      	uxth	r3, r3
 800c38c:	b1eb      	cbz	r3, 800c3ca <HAL_I2C_Master_Transmit+0xca>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c38e:	f7ff fdf9 	bl	800bf84 <I2C_WaitOnTXISFlagUntilTimeout>
 800c392:	2800      	cmp	r0, #0
 800c394:	d174      	bne.n	800c480 <HAL_I2C_Master_Transmit+0x180>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c396:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c398:	6821      	ldr	r1, [r4, #0]
 800c39a:	f810 2b01 	ldrb.w	r2, [r0], #1
      hi2c->XferSize--;
 800c39e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c3a0:	628a      	str	r2, [r1, #40]	; 0x28
      hi2c->XferCount--;
 800c3a2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800c3a4:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 800c3a6:	6260      	str	r0, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800c3a8:	3a01      	subs	r2, #1
      hi2c->XferSize--;
 800c3aa:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 800c3ac:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 800c3ae:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800c3b0:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c3b2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800c3b4:	b292      	uxth	r2, r2
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d1e3      	bne.n	800c382 <HAL_I2C_Master_Transmit+0x82>
 800c3ba:	bb6a      	cbnz	r2, 800c418 <HAL_I2C_Master_Transmit+0x118>
    while (hi2c->XferCount > 0U)
 800c3bc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c3be:	4632      	mov	r2, r6
 800c3c0:	4629      	mov	r1, r5
 800c3c2:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800c3c4:	b29b      	uxth	r3, r3
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d1e1      	bne.n	800c38e <HAL_I2C_Master_Transmit+0x8e>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c3ca:	f7ff fe05 	bl	800bfd8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c3ce:	2800      	cmp	r0, #0
 800c3d0:	d156      	bne.n	800c480 <HAL_I2C_Master_Transmit+0x180>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c3d2:	6823      	ldr	r3, [r4, #0]
 800c3d4:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 800c3d6:	4d2d      	ldr	r5, [pc, #180]	; (800c48c <HAL_I2C_Master_Transmit+0x18c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c3d8:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800c3da:	685a      	ldr	r2, [r3, #4]
 800c3dc:	402a      	ands	r2, r5
 800c3de:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800c3e0:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800c3e4:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c3e8:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800c3ec:	e000      	b.n	800c3f0 <HAL_I2C_Master_Transmit+0xf0>
    return HAL_BUSY;
 800c3ee:	2002      	movs	r0, #2
}
 800c3f0:	b003      	add	sp, #12
 800c3f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c3f6:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c3f8:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c3fa:	2200      	movs	r2, #0
          return HAL_ERROR;
 800c3fc:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c3fe:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 800c400:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c404:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c406:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c40a:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 800c40e:	b003      	add	sp, #12
 800c410:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 800c414:	1c6a      	adds	r2, r5, #1
 800c416:	d11d      	bne.n	800c454 <HAL_I2C_Master_Transmit+0x154>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c418:	698b      	ldr	r3, [r1, #24]
 800c41a:	061b      	lsls	r3, r3, #24
 800c41c:	d5fa      	bpl.n	800c414 <HAL_I2C_Master_Transmit+0x114>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c41e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800c420:	b29b      	uxth	r3, r3
 800c422:	2bff      	cmp	r3, #255	; 0xff
 800c424:	d91f      	bls.n	800c466 <HAL_I2C_Master_Transmit+0x166>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c426:	f8a4 9028 	strh.w	r9, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c42a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c42e:	22ff      	movs	r2, #255	; 0xff
 800c430:	4639      	mov	r1, r7
 800c432:	4620      	mov	r0, r4
 800c434:	f8cd 8000 	str.w	r8, [sp]
 800c438:	f7ff fc9a 	bl	800bd70 <I2C_TransferConfig>
 800c43c:	e7a1      	b.n	800c382 <HAL_I2C_Master_Transmit+0x82>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c43e:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c440:	4b11      	ldr	r3, [pc, #68]	; (800c488 <HAL_I2C_Master_Transmit+0x188>)
 800c442:	4639      	mov	r1, r7
 800c444:	4620      	mov	r0, r4
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c446:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c448:	9300      	str	r3, [sp, #0]
 800c44a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c44e:	f7ff fc8f 	bl	800bd70 <I2C_TransferConfig>
 800c452:	e792      	b.n	800c37a <HAL_I2C_Master_Transmit+0x7a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c454:	f7fb fecc 	bl	80081f0 <HAL_GetTick>
 800c458:	1b80      	subs	r0, r0, r6
 800c45a:	4285      	cmp	r5, r0
 800c45c:	d3cb      	bcc.n	800c3f6 <HAL_I2C_Master_Transmit+0xf6>
 800c45e:	2d00      	cmp	r5, #0
 800c460:	d0c9      	beq.n	800c3f6 <HAL_I2C_Master_Transmit+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c462:	6821      	ldr	r1, [r4, #0]
 800c464:	e7d8      	b.n	800c418 <HAL_I2C_Master_Transmit+0x118>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c466:	f8cd 8000 	str.w	r8, [sp]
 800c46a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
          hi2c->XferSize = hi2c->XferCount;
 800c46e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c470:	4639      	mov	r1, r7
 800c472:	4620      	mov	r0, r4
          hi2c->XferSize = hi2c->XferCount;
 800c474:	b292      	uxth	r2, r2
 800c476:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c478:	b2d2      	uxtb	r2, r2
 800c47a:	f7ff fc79 	bl	800bd70 <I2C_TransferConfig>
 800c47e:	e780      	b.n	800c382 <HAL_I2C_Master_Transmit+0x82>
        return HAL_ERROR;
 800c480:	2001      	movs	r0, #1
}
 800c482:	b003      	add	sp, #12
 800c484:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c488:	80002000 	.word	0x80002000
 800c48c:	fe00e800 	.word	0xfe00e800

0800c490 <HAL_I2C_Master_Receive>:
{
 800c490:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c494:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800c496:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800c49a:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_READY)
 800c49c:	2b20      	cmp	r3, #32
{
 800c49e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 800c4a0:	f040 8088 	bne.w	800c5b4 <HAL_I2C_Master_Receive+0x124>
    __HAL_LOCK(hi2c);
 800c4a4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800c4a8:	4604      	mov	r4, r0
 800c4aa:	2b01      	cmp	r3, #1
 800c4ac:	f000 8082 	beq.w	800c5b4 <HAL_I2C_Master_Receive+0x124>
 800c4b0:	2301      	movs	r3, #1
 800c4b2:	460f      	mov	r7, r1
 800c4b4:	4691      	mov	r9, r2
 800c4b6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800c4ba:	f7fb fe99 	bl	80081f0 <HAL_GetTick>
 800c4be:	4606      	mov	r6, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c4c0:	e004      	b.n	800c4cc <HAL_I2C_Master_Receive+0x3c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c4c2:	f7fb fe95 	bl	80081f0 <HAL_GetTick>
 800c4c6:	1b80      	subs	r0, r0, r6
 800c4c8:	2819      	cmp	r0, #25
 800c4ca:	d87e      	bhi.n	800c5ca <HAL_I2C_Master_Receive+0x13a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c4cc:	6823      	ldr	r3, [r4, #0]
 800c4ce:	6999      	ldr	r1, [r3, #24]
 800c4d0:	f411 4100 	ands.w	r1, r1, #32768	; 0x8000
 800c4d4:	d1f5      	bne.n	800c4c2 <HAL_I2C_Master_Receive+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c4d6:	2322      	movs	r3, #34	; 0x22
    hi2c->pBuffPtr  = pData;
 800c4d8:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 800c4dc:	6361      	str	r1, [r4, #52]	; 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c4de:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800c4e2:	2310      	movs	r3, #16
 800c4e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c4e8:	6461      	str	r1, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800c4ea:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c4ee:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800c4f0:	b29b      	uxth	r3, r3
 800c4f2:	2bff      	cmp	r3, #255	; 0xff
 800c4f4:	d878      	bhi.n	800c5e8 <HAL_I2C_Master_Receive+0x158>
      hi2c->XferSize = hi2c->XferCount;
 800c4f6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c4f8:	4639      	mov	r1, r7
 800c4fa:	4b49      	ldr	r3, [pc, #292]	; (800c620 <HAL_I2C_Master_Receive+0x190>)
 800c4fc:	4620      	mov	r0, r4
      hi2c->XferSize = hi2c->XferCount;
 800c4fe:	b292      	uxth	r2, r2
 800c500:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c502:	b2d2      	uxtb	r2, r2
 800c504:	9300      	str	r3, [sp, #0]
 800c506:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c50a:	f7ff fc31 	bl	800bd70 <I2C_TransferConfig>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c50e:	f04f 0800 	mov.w	r8, #0
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c512:	f04f 09ff 	mov.w	r9, #255	; 0xff
    while (hi2c->XferCount > 0U)
 800c516:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c518:	4632      	mov	r2, r6
 800c51a:	4629      	mov	r1, r5
 800c51c:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800c51e:	b29b      	uxth	r3, r3
 800c520:	2b00      	cmp	r3, #0
 800c522:	d035      	beq.n	800c590 <HAL_I2C_Master_Receive+0x100>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c524:	f7ff fd7e 	bl	800c024 <I2C_WaitOnRXNEFlagUntilTimeout>
 800c528:	2800      	cmp	r0, #0
 800c52a:	d175      	bne.n	800c618 <HAL_I2C_Master_Receive+0x188>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c52c:	6822      	ldr	r2, [r4, #0]
 800c52e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c530:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800c532:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800c534:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800c536:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800c538:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 800c53a:	6a61      	ldr	r1, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800c53c:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 800c53e:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 800c540:	3101      	adds	r1, #1
      hi2c->XferSize--;
 800c542:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 800c544:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c546:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 800c548:	6261      	str	r1, [r4, #36]	; 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c54a:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 800c54c:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d1e1      	bne.n	800c516 <HAL_I2C_Master_Receive+0x86>
 800c552:	2a00      	cmp	r2, #0
 800c554:	d0df      	beq.n	800c516 <HAL_I2C_Master_Receive+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c556:	6822      	ldr	r2, [r4, #0]
 800c558:	e001      	b.n	800c55e <HAL_I2C_Master_Receive+0xce>
    if (Timeout != HAL_MAX_DELAY)
 800c55a:	1c69      	adds	r1, r5, #1
 800c55c:	d12e      	bne.n	800c5bc <HAL_I2C_Master_Receive+0x12c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c55e:	6993      	ldr	r3, [r2, #24]
 800c560:	061b      	lsls	r3, r3, #24
 800c562:	d5fa      	bpl.n	800c55a <HAL_I2C_Master_Receive+0xca>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c564:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800c566:	b29b      	uxth	r3, r3
 800c568:	2bff      	cmp	r3, #255	; 0xff
 800c56a:	d948      	bls.n	800c5fe <HAL_I2C_Master_Receive+0x16e>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c56c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c570:	22ff      	movs	r2, #255	; 0xff
 800c572:	4639      	mov	r1, r7
 800c574:	4620      	mov	r0, r4
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c576:	f8a4 9028 	strh.w	r9, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c57a:	f8cd 8000 	str.w	r8, [sp]
 800c57e:	f7ff fbf7 	bl	800bd70 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800c582:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c584:	4632      	mov	r2, r6
 800c586:	4629      	mov	r1, r5
    while (hi2c->XferCount > 0U)
 800c588:	b29b      	uxth	r3, r3
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c58a:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d1c9      	bne.n	800c524 <HAL_I2C_Master_Receive+0x94>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c590:	f7ff fd22 	bl	800bfd8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c594:	2800      	cmp	r0, #0
 800c596:	d13f      	bne.n	800c618 <HAL_I2C_Master_Receive+0x188>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c598:	6823      	ldr	r3, [r4, #0]
 800c59a:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 800c59c:	4d21      	ldr	r5, [pc, #132]	; (800c624 <HAL_I2C_Master_Receive+0x194>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c59e:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800c5a0:	685a      	ldr	r2, [r3, #4]
 800c5a2:	402a      	ands	r2, r5
 800c5a4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800c5a6:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800c5aa:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c5ae:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800c5b2:	e000      	b.n	800c5b6 <HAL_I2C_Master_Receive+0x126>
    return HAL_BUSY;
 800c5b4:	2002      	movs	r0, #2
}
 800c5b6:	b003      	add	sp, #12
 800c5b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c5bc:	f7fb fe18 	bl	80081f0 <HAL_GetTick>
 800c5c0:	1b80      	subs	r0, r0, r6
 800c5c2:	4285      	cmp	r5, r0
 800c5c4:	d301      	bcc.n	800c5ca <HAL_I2C_Master_Receive+0x13a>
 800c5c6:	2d00      	cmp	r5, #0
 800c5c8:	d1c5      	bne.n	800c556 <HAL_I2C_Master_Receive+0xc6>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c5ca:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c5cc:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c5ce:	2200      	movs	r2, #0
          return HAL_ERROR;
 800c5d0:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c5d2:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 800c5d4:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c5d8:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c5da:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c5de:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 800c5e2:	b003      	add	sp, #12
 800c5e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c5e8:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c5ea:	4b0d      	ldr	r3, [pc, #52]	; (800c620 <HAL_I2C_Master_Receive+0x190>)
 800c5ec:	4639      	mov	r1, r7
 800c5ee:	4620      	mov	r0, r4
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c5f0:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c5f2:	9300      	str	r3, [sp, #0]
 800c5f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c5f8:	f7ff fbba 	bl	800bd70 <I2C_TransferConfig>
 800c5fc:	e787      	b.n	800c50e <HAL_I2C_Master_Receive+0x7e>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c5fe:	f8cd 8000 	str.w	r8, [sp]
 800c602:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
          hi2c->XferSize = hi2c->XferCount;
 800c606:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c608:	4639      	mov	r1, r7
 800c60a:	4620      	mov	r0, r4
          hi2c->XferSize = hi2c->XferCount;
 800c60c:	b292      	uxth	r2, r2
 800c60e:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c610:	b2d2      	uxtb	r2, r2
 800c612:	f7ff fbad 	bl	800bd70 <I2C_TransferConfig>
 800c616:	e77e      	b.n	800c516 <HAL_I2C_Master_Receive+0x86>
        return HAL_ERROR;
 800c618:	2001      	movs	r0, #1
}
 800c61a:	b003      	add	sp, #12
 800c61c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c620:	80002400 	.word	0x80002400
 800c624:	fe00e800 	.word	0xfe00e800

0800c628 <HAL_I2C_Mem_Read>:
{
 800c628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c62c:	461f      	mov	r7, r3
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800c62e:	3b01      	subs	r3, #1
{
 800c630:	b083      	sub	sp, #12
 800c632:	4605      	mov	r5, r0
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800c634:	2b01      	cmp	r3, #1
{
 800c636:	4688      	mov	r8, r1
 800c638:	4691      	mov	r9, r2
 800c63a:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 800c63e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800c640:	d904      	bls.n	800c64c <HAL_I2C_Mem_Read+0x24>
 800c642:	f640 11d4 	movw	r1, #2516	; 0x9d4
 800c646:	486e      	ldr	r0, [pc, #440]	; (800c800 <HAL_I2C_Mem_Read+0x1d8>)
 800c648:	f7f8 fcd0 	bl	8004fec <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_READY)
 800c64c:	f895 3041 	ldrb.w	r3, [r5, #65]	; 0x41
 800c650:	2b20      	cmp	r3, #32
 800c652:	d17f      	bne.n	800c754 <HAL_I2C_Mem_Read+0x12c>
    if ((pData == NULL) || (Size == 0U))
 800c654:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c656:	2b00      	cmp	r3, #0
 800c658:	d075      	beq.n	800c746 <HAL_I2C_Mem_Read+0x11e>
 800c65a:	f1ba 0f00 	cmp.w	sl, #0
 800c65e:	d072      	beq.n	800c746 <HAL_I2C_Mem_Read+0x11e>
    __HAL_LOCK(hi2c);
 800c660:	f895 3040 	ldrb.w	r3, [r5, #64]	; 0x40
 800c664:	2b01      	cmp	r3, #1
 800c666:	d075      	beq.n	800c754 <HAL_I2C_Mem_Read+0x12c>
 800c668:	2301      	movs	r3, #1
 800c66a:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
    tickstart = HAL_GetTick();
 800c66e:	f7fb fdbf 	bl	80081f0 <HAL_GetTick>
 800c672:	4606      	mov	r6, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c674:	e004      	b.n	800c680 <HAL_I2C_Mem_Read+0x58>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c676:	f7fb fdbb 	bl	80081f0 <HAL_GetTick>
 800c67a:	1b80      	subs	r0, r0, r6
 800c67c:	2819      	cmp	r0, #25
 800c67e:	d874      	bhi.n	800c76a <HAL_I2C_Mem_Read+0x142>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c680:	682b      	ldr	r3, [r5, #0]
 800c682:	699b      	ldr	r3, [r3, #24]
 800c684:	f413 4b00 	ands.w	fp, r3, #32768	; 0x8000
 800c688:	d1f5      	bne.n	800c676 <HAL_I2C_Mem_Read+0x4e>
    hi2c->pBuffPtr  = pData;
 800c68a:	990c      	ldr	r1, [sp, #48]	; 0x30
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c68c:	463b      	mov	r3, r7
    hi2c->XferISR   = NULL;
 800c68e:	f8c5 b034 	str.w	fp, [r5, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c692:	464a      	mov	r2, r9
    hi2c->pBuffPtr  = pData;
 800c694:	6269      	str	r1, [r5, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c696:	2122      	movs	r1, #34	; 0x22
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c698:	4628      	mov	r0, r5
 800c69a:	e9cd 4600 	strd	r4, r6, [sp]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c69e:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c6a2:	2140      	movs	r1, #64	; 0x40
 800c6a4:	f885 1042 	strb.w	r1, [r5, #66]	; 0x42
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c6a8:	4641      	mov	r1, r8
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c6aa:	f8c5 b044 	str.w	fp, [r5, #68]	; 0x44
    hi2c->XferCount = Size;
 800c6ae:	f8a5 a02a 	strh.w	sl, [r5, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c6b2:	f7ff fd01 	bl	800c0b8 <I2C_RequestMemoryRead>
 800c6b6:	2800      	cmp	r0, #0
 800c6b8:	f040 8083 	bne.w	800c7c2 <HAL_I2C_Mem_Read+0x19a>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c6bc:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 800c6be:	b29b      	uxth	r3, r3
 800c6c0:	2bff      	cmp	r3, #255	; 0xff
 800c6c2:	f240 808e 	bls.w	800c7e2 <HAL_I2C_Mem_Read+0x1ba>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c6c6:	4b4f      	ldr	r3, [pc, #316]	; (800c804 <HAL_I2C_Mem_Read+0x1dc>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c6c8:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c6ca:	4641      	mov	r1, r8
 800c6cc:	4628      	mov	r0, r5
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c6ce:	852a      	strh	r2, [r5, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c6d0:	9300      	str	r3, [sp, #0]
 800c6d2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c6d6:	f7ff fb4b 	bl	800bd70 <I2C_TransferConfig>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c6da:	2700      	movs	r7, #0
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c6dc:	f04f 09ff 	mov.w	r9, #255	; 0xff
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c6e0:	682a      	ldr	r2, [r5, #0]
 800c6e2:	e001      	b.n	800c6e8 <HAL_I2C_Mem_Read+0xc0>
    if (Timeout != HAL_MAX_DELAY)
 800c6e4:	1c63      	adds	r3, r4, #1
 800c6e6:	d139      	bne.n	800c75c <HAL_I2C_Mem_Read+0x134>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c6e8:	6993      	ldr	r3, [r2, #24]
 800c6ea:	0758      	lsls	r0, r3, #29
 800c6ec:	d5fa      	bpl.n	800c6e4 <HAL_I2C_Mem_Read+0xbc>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c6ee:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800c6f0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c6f2:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800c6f4:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
      hi2c->XferSize--;
 800c6f6:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
      hi2c->XferCount--;
 800c6f8:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 800c6fa:	6a69      	ldr	r1, [r5, #36]	; 0x24
      hi2c->XferSize--;
 800c6fc:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 800c6fe:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 800c700:	3101      	adds	r1, #1
      hi2c->XferSize--;
 800c702:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 800c704:	856a      	strh	r2, [r5, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c706:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
      hi2c->pBuffPtr++;
 800c708:	6269      	str	r1, [r5, #36]	; 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c70a:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 800c70c:	852b      	strh	r3, [r5, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c70e:	b90b      	cbnz	r3, 800c714 <HAL_I2C_Mem_Read+0xec>
 800c710:	2a00      	cmp	r2, #0
 800c712:	d140      	bne.n	800c796 <HAL_I2C_Mem_Read+0x16e>
    } while (hi2c->XferCount > 0U);
 800c714:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 800c716:	b29b      	uxth	r3, r3
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d1e1      	bne.n	800c6e0 <HAL_I2C_Mem_Read+0xb8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c71c:	4632      	mov	r2, r6
 800c71e:	4621      	mov	r1, r4
 800c720:	4628      	mov	r0, r5
 800c722:	f7ff fc59 	bl	800bfd8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c726:	2800      	cmp	r0, #0
 800c728:	d168      	bne.n	800c7fc <HAL_I2C_Mem_Read+0x1d4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c72a:	682b      	ldr	r3, [r5, #0]
 800c72c:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 800c72e:	4c36      	ldr	r4, [pc, #216]	; (800c808 <HAL_I2C_Mem_Read+0x1e0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c730:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800c732:	685a      	ldr	r2, [r3, #4]
 800c734:	4022      	ands	r2, r4
 800c736:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800c738:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800c73c:	f885 0040 	strb.w	r0, [r5, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c740:	f885 0042 	strb.w	r0, [r5, #66]	; 0x42
    return HAL_OK;
 800c744:	e003      	b.n	800c74e <HAL_I2C_Mem_Read+0x126>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c746:	f44f 7300 	mov.w	r3, #512	; 0x200
      return  HAL_ERROR;
 800c74a:	2001      	movs	r0, #1
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c74c:	646b      	str	r3, [r5, #68]	; 0x44
}
 800c74e:	b003      	add	sp, #12
 800c750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return HAL_BUSY;
 800c754:	2002      	movs	r0, #2
}
 800c756:	b003      	add	sp, #12
 800c758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c75c:	f7fb fd48 	bl	80081f0 <HAL_GetTick>
 800c760:	1b80      	subs	r0, r0, r6
 800c762:	4284      	cmp	r4, r0
 800c764:	d301      	bcc.n	800c76a <HAL_I2C_Mem_Read+0x142>
 800c766:	2c00      	cmp	r4, #0
 800c768:	d1ba      	bne.n	800c6e0 <HAL_I2C_Mem_Read+0xb8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c76a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c76c:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c76e:	2200      	movs	r2, #0
          return HAL_ERROR;
 800c770:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c772:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 800c774:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c778:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c77a:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c77e:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 800c782:	b003      	add	sp, #12
 800c784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c788:	f7fb fd32 	bl	80081f0 <HAL_GetTick>
 800c78c:	1b80      	subs	r0, r0, r6
 800c78e:	4284      	cmp	r4, r0
 800c790:	d3eb      	bcc.n	800c76a <HAL_I2C_Mem_Read+0x142>
 800c792:	2c00      	cmp	r4, #0
 800c794:	d0e9      	beq.n	800c76a <HAL_I2C_Mem_Read+0x142>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c796:	682a      	ldr	r2, [r5, #0]
 800c798:	e001      	b.n	800c79e <HAL_I2C_Mem_Read+0x176>
    if (Timeout != HAL_MAX_DELAY)
 800c79a:	1c61      	adds	r1, r4, #1
 800c79c:	d1f4      	bne.n	800c788 <HAL_I2C_Mem_Read+0x160>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c79e:	6993      	ldr	r3, [r2, #24]
 800c7a0:	061b      	lsls	r3, r3, #24
 800c7a2:	d5fa      	bpl.n	800c79a <HAL_I2C_Mem_Read+0x172>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c7a4:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 800c7a6:	b29b      	uxth	r3, r3
 800c7a8:	2bff      	cmp	r3, #255	; 0xff
 800c7aa:	d90e      	bls.n	800c7ca <HAL_I2C_Mem_Read+0x1a2>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c7ac:	f8a5 9028 	strh.w	r9, [r5, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800c7b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c7b4:	22ff      	movs	r2, #255	; 0xff
 800c7b6:	4641      	mov	r1, r8
 800c7b8:	4628      	mov	r0, r5
 800c7ba:	9700      	str	r7, [sp, #0]
 800c7bc:	f7ff fad8 	bl	800bd70 <I2C_TransferConfig>
 800c7c0:	e7a8      	b.n	800c714 <HAL_I2C_Mem_Read+0xec>
      return HAL_ERROR;
 800c7c2:	2001      	movs	r0, #1
      __HAL_UNLOCK(hi2c);
 800c7c4:	f885 b040 	strb.w	fp, [r5, #64]	; 0x40
      return HAL_ERROR;
 800c7c8:	e7c1      	b.n	800c74e <HAL_I2C_Mem_Read+0x126>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c7ca:	9700      	str	r7, [sp, #0]
 800c7cc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
          hi2c->XferSize = hi2c->XferCount;
 800c7d0:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c7d2:	4641      	mov	r1, r8
 800c7d4:	4628      	mov	r0, r5
          hi2c->XferSize = hi2c->XferCount;
 800c7d6:	b292      	uxth	r2, r2
 800c7d8:	852a      	strh	r2, [r5, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c7da:	b2d2      	uxtb	r2, r2
 800c7dc:	f7ff fac8 	bl	800bd70 <I2C_TransferConfig>
 800c7e0:	e798      	b.n	800c714 <HAL_I2C_Mem_Read+0xec>
      hi2c->XferSize = hi2c->XferCount;
 800c7e2:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c7e4:	4641      	mov	r1, r8
 800c7e6:	4b07      	ldr	r3, [pc, #28]	; (800c804 <HAL_I2C_Mem_Read+0x1dc>)
 800c7e8:	4628      	mov	r0, r5
      hi2c->XferSize = hi2c->XferCount;
 800c7ea:	b292      	uxth	r2, r2
 800c7ec:	852a      	strh	r2, [r5, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c7ee:	b2d2      	uxtb	r2, r2
 800c7f0:	9300      	str	r3, [sp, #0]
 800c7f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c7f6:	f7ff fabb 	bl	800bd70 <I2C_TransferConfig>
 800c7fa:	e76e      	b.n	800c6da <HAL_I2C_Mem_Read+0xb2>
      return HAL_ERROR;
 800c7fc:	2001      	movs	r0, #1
 800c7fe:	e7a6      	b.n	800c74e <HAL_I2C_Mem_Read+0x126>
 800c800:	0802cac8 	.word	0x0802cac8
 800c804:	80002400 	.word	0x80002400
 800c808:	fe00e800 	.word	0xfe00e800

0800c80c <HAL_I2CEx_ConfigAnalogFilter>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800c80c:	4b23      	ldr	r3, [pc, #140]	; (800c89c <HAL_I2CEx_ConfigAnalogFilter+0x90>)
 800c80e:	6802      	ldr	r2, [r0, #0]
{
 800c810:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800c812:	4d23      	ldr	r5, [pc, #140]	; (800c8a0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
{
 800c814:	4604      	mov	r4, r0
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800c816:	4e23      	ldr	r6, [pc, #140]	; (800c8a4 <HAL_I2CEx_ConfigAnalogFilter+0x98>)
 800c818:	429a      	cmp	r2, r3
 800c81a:	bf18      	it	ne
 800c81c:	42aa      	cmpne	r2, r5
{
 800c81e:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800c820:	bf14      	ite	ne
 800c822:	2301      	movne	r3, #1
 800c824:	2300      	moveq	r3, #0
 800c826:	42b2      	cmp	r2, r6
 800c828:	bf0c      	ite	eq
 800c82a:	2300      	moveq	r3, #0
 800c82c:	f003 0301 	andne.w	r3, r3, #1
 800c830:	b113      	cbz	r3, 800c838 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 800c832:	4b1d      	ldr	r3, [pc, #116]	; (800c8a8 <HAL_I2CEx_ConfigAnalogFilter+0x9c>)
 800c834:	429a      	cmp	r2, r3
 800c836:	d12c      	bne.n	800c892 <HAL_I2CEx_ConfigAnalogFilter+0x86>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 800c838:	f435 5380 	bics.w	r3, r5, #4096	; 0x1000
 800c83c:	d124      	bne.n	800c888 <HAL_I2CEx_ConfigAnalogFilter+0x7c>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c83e:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800c842:	2b20      	cmp	r3, #32
 800c844:	b2de      	uxtb	r6, r3
 800c846:	d11d      	bne.n	800c884 <HAL_I2CEx_ConfigAnalogFilter+0x78>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c848:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800c84c:	2b01      	cmp	r3, #1
 800c84e:	d019      	beq.n	800c884 <HAL_I2CEx_ConfigAnalogFilter+0x78>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c850:	6823      	ldr	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 800c852:	2224      	movs	r2, #36	; 0x24
 800c854:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 800c858:	681a      	ldr	r2, [r3, #0]
 800c85a:	f022 0201 	bic.w	r2, r2, #1
 800c85e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800c860:	681a      	ldr	r2, [r3, #0]
 800c862:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c866:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800c868:	6819      	ldr	r1, [r3, #0]
 800c86a:	430d      	orrs	r5, r1
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c86c:	2100      	movs	r1, #0
    hi2c->Instance->CR1 |= AnalogFilter;
 800c86e:	601d      	str	r5, [r3, #0]

    return HAL_OK;
 800c870:	4608      	mov	r0, r1
    __HAL_I2C_ENABLE(hi2c);
 800c872:	681a      	ldr	r2, [r3, #0]
 800c874:	f042 0201 	orr.w	r2, r2, #1
 800c878:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800c87a:	f884 6041 	strb.w	r6, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800c87e:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 800c882:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 800c884:	2002      	movs	r0, #2
}
 800c886:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 800c888:	215f      	movs	r1, #95	; 0x5f
 800c88a:	4808      	ldr	r0, [pc, #32]	; (800c8ac <HAL_I2CEx_ConfigAnalogFilter+0xa0>)
 800c88c:	f7f8 fbae 	bl	8004fec <assert_failed>
 800c890:	e7d5      	b.n	800c83e <HAL_I2CEx_ConfigAnalogFilter+0x32>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800c892:	215e      	movs	r1, #94	; 0x5e
 800c894:	4805      	ldr	r0, [pc, #20]	; (800c8ac <HAL_I2CEx_ConfigAnalogFilter+0xa0>)
 800c896:	f7f8 fba9 	bl	8004fec <assert_failed>
 800c89a:	e7cd      	b.n	800c838 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 800c89c:	40005400 	.word	0x40005400
 800c8a0:	40005800 	.word	0x40005800
 800c8a4:	40005c00 	.word	0x40005c00
 800c8a8:	40006000 	.word	0x40006000
 800c8ac:	0802cb00 	.word	0x0802cb00

0800c8b0 <HAL_I2CEx_ConfigDigitalFilter>:
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800c8b0:	4b22      	ldr	r3, [pc, #136]	; (800c93c <HAL_I2CEx_ConfigDigitalFilter+0x8c>)
 800c8b2:	6802      	ldr	r2, [r0, #0]
{
 800c8b4:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800c8b6:	4d22      	ldr	r5, [pc, #136]	; (800c940 <HAL_I2CEx_ConfigDigitalFilter+0x90>)
{
 800c8b8:	4604      	mov	r4, r0
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800c8ba:	4e22      	ldr	r6, [pc, #136]	; (800c944 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800c8bc:	429a      	cmp	r2, r3
 800c8be:	bf18      	it	ne
 800c8c0:	42aa      	cmpne	r2, r5
{
 800c8c2:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800c8c4:	bf14      	ite	ne
 800c8c6:	2301      	movne	r3, #1
 800c8c8:	2300      	moveq	r3, #0
 800c8ca:	42b2      	cmp	r2, r6
 800c8cc:	bf0c      	ite	eq
 800c8ce:	2300      	moveq	r3, #0
 800c8d0:	f003 0301 	andne.w	r3, r3, #1
 800c8d4:	b113      	cbz	r3, 800c8dc <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 800c8d6:	4b1c      	ldr	r3, [pc, #112]	; (800c948 <HAL_I2CEx_ConfigDigitalFilter+0x98>)
 800c8d8:	429a      	cmp	r2, r3
 800c8da:	d12a      	bne.n	800c932 <HAL_I2CEx_ConfigDigitalFilter+0x82>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 800c8dc:	2d0f      	cmp	r5, #15
 800c8de:	d823      	bhi.n	800c928 <HAL_I2CEx_ConfigDigitalFilter+0x78>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c8e0:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800c8e4:	2b20      	cmp	r3, #32
 800c8e6:	b2de      	uxtb	r6, r3
 800c8e8:	d11c      	bne.n	800c924 <HAL_I2CEx_ConfigDigitalFilter+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c8ea:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800c8ee:	2b01      	cmp	r3, #1
 800c8f0:	d018      	beq.n	800c924 <HAL_I2CEx_ConfigDigitalFilter+0x74>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c8f2:	6823      	ldr	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 800c8f4:	2224      	movs	r2, #36	; 0x24
 800c8f6:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 800c8fa:	681a      	ldr	r2, [r3, #0]
 800c8fc:	f022 0201 	bic.w	r2, r2, #1
 800c900:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c902:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c904:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c908:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c90c:	2100      	movs	r1, #0
    hi2c->Instance->CR1 = tmpreg;
 800c90e:	601d      	str	r5, [r3, #0]

    return HAL_OK;
 800c910:	4608      	mov	r0, r1
    __HAL_I2C_ENABLE(hi2c);
 800c912:	681a      	ldr	r2, [r3, #0]
 800c914:	f042 0201 	orr.w	r2, r2, #1
 800c918:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800c91a:	f884 6041 	strb.w	r6, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800c91e:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 800c922:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 800c924:	2002      	movs	r0, #2
}
 800c926:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 800c928:	218d      	movs	r1, #141	; 0x8d
 800c92a:	4808      	ldr	r0, [pc, #32]	; (800c94c <HAL_I2CEx_ConfigDigitalFilter+0x9c>)
 800c92c:	f7f8 fb5e 	bl	8004fec <assert_failed>
 800c930:	e7d6      	b.n	800c8e0 <HAL_I2CEx_ConfigDigitalFilter+0x30>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800c932:	218c      	movs	r1, #140	; 0x8c
 800c934:	4805      	ldr	r0, [pc, #20]	; (800c94c <HAL_I2CEx_ConfigDigitalFilter+0x9c>)
 800c936:	f7f8 fb59 	bl	8004fec <assert_failed>
 800c93a:	e7cf      	b.n	800c8dc <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 800c93c:	40005400 	.word	0x40005400
 800c940:	40005800 	.word	0x40005800
 800c944:	40005c00 	.word	0x40005c00
 800c948:	40006000 	.word	0x40006000
 800c94c:	0802cb00 	.word	0x0802cb00

0800c950 <HAL_IWDG_Init>:
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800c950:	2800      	cmp	r0, #0
 800c952:	d04c      	beq.n	800c9ee <HAL_IWDG_Init+0x9e>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
 800c954:	6802      	ldr	r2, [r0, #0]
{
 800c956:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
 800c958:	4b26      	ldr	r3, [pc, #152]	; (800c9f4 <HAL_IWDG_Init+0xa4>)
 800c95a:	4604      	mov	r4, r0
 800c95c:	429a      	cmp	r2, r3
 800c95e:	d003      	beq.n	800c968 <HAL_IWDG_Init+0x18>
 800c960:	21b5      	movs	r1, #181	; 0xb5
 800c962:	4825      	ldr	r0, [pc, #148]	; (800c9f8 <HAL_IWDG_Init+0xa8>)
 800c964:	f7f8 fb42 	bl	8004fec <assert_failed>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
 800c968:	6863      	ldr	r3, [r4, #4]
 800c96a:	2b06      	cmp	r3, #6
 800c96c:	d835      	bhi.n	800c9da <HAL_IWDG_Init+0x8a>
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
 800c96e:	68a3      	ldr	r3, [r4, #8]
 800c970:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c974:	d22c      	bcs.n	800c9d0 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));
 800c976:	68e3      	ldr	r3, [r4, #12]
 800c978:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c97c:	d223      	bcs.n	800c9c6 <HAL_IWDG_Init+0x76>

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800c97e:	f64c 40cc 	movw	r0, #52428	; 0xcccc
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800c982:	68a2      	ldr	r2, [r4, #8]
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800c984:	e9d4 3100 	ldrd	r3, r1, [r4]
  __HAL_IWDG_START(hiwdg);
 800c988:	6018      	str	r0, [r3, #0]
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800c98a:	f245 5055 	movw	r0, #21845	; 0x5555
 800c98e:	6018      	str	r0, [r3, #0]
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800c990:	6059      	str	r1, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800c992:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800c994:	f7fb fc2c 	bl	80081f0 <HAL_GetTick>

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800c998:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800c99a:	4605      	mov	r5, r0
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800c99c:	68da      	ldr	r2, [r3, #12]
 800c99e:	0751      	lsls	r1, r2, #29
 800c9a0:	d00a      	beq.n	800c9b8 <HAL_IWDG_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800c9a2:	f7fb fc25 	bl	80081f0 <HAL_GetTick>
 800c9a6:	1b43      	subs	r3, r0, r5
 800c9a8:	2b31      	cmp	r3, #49	; 0x31
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800c9aa:	6823      	ldr	r3, [r4, #0]
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800c9ac:	d9f6      	bls.n	800c99c <HAL_IWDG_Init+0x4c>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800c9ae:	68da      	ldr	r2, [r3, #12]
 800c9b0:	0752      	lsls	r2, r2, #29
 800c9b2:	d0f3      	beq.n	800c99c <HAL_IWDG_Init+0x4c>
      {
        return HAL_TIMEOUT;
 800c9b4:	2003      	movs	r0, #3
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
}
 800c9b6:	bd38      	pop	{r3, r4, r5, pc}
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800c9b8:	6919      	ldr	r1, [r3, #16]
 800c9ba:	68e2      	ldr	r2, [r4, #12]
 800c9bc:	4291      	cmp	r1, r2
 800c9be:	d011      	beq.n	800c9e4 <HAL_IWDG_Init+0x94>
  return HAL_OK;
 800c9c0:	2000      	movs	r0, #0
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800c9c2:	611a      	str	r2, [r3, #16]
}
 800c9c4:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));
 800c9c6:	21b8      	movs	r1, #184	; 0xb8
 800c9c8:	480b      	ldr	r0, [pc, #44]	; (800c9f8 <HAL_IWDG_Init+0xa8>)
 800c9ca:	f7f8 fb0f 	bl	8004fec <assert_failed>
 800c9ce:	e7d6      	b.n	800c97e <HAL_IWDG_Init+0x2e>
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
 800c9d0:	21b7      	movs	r1, #183	; 0xb7
 800c9d2:	4809      	ldr	r0, [pc, #36]	; (800c9f8 <HAL_IWDG_Init+0xa8>)
 800c9d4:	f7f8 fb0a 	bl	8004fec <assert_failed>
 800c9d8:	e7cd      	b.n	800c976 <HAL_IWDG_Init+0x26>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
 800c9da:	21b6      	movs	r1, #182	; 0xb6
 800c9dc:	4806      	ldr	r0, [pc, #24]	; (800c9f8 <HAL_IWDG_Init+0xa8>)
 800c9de:	f7f8 fb05 	bl	8004fec <assert_failed>
 800c9e2:	e7c4      	b.n	800c96e <HAL_IWDG_Init+0x1e>
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800c9e4:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
  return HAL_OK;
 800c9e8:	2000      	movs	r0, #0
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800c9ea:	601a      	str	r2, [r3, #0]
}
 800c9ec:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800c9ee:	2001      	movs	r0, #1
}
 800c9f0:	4770      	bx	lr
 800c9f2:	bf00      	nop
 800c9f4:	40003000 	.word	0x40003000
 800c9f8:	0802cb3c 	.word	0x0802cb3c

0800c9fc <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800c9fc:	4603      	mov	r3, r0
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800c9fe:	f64a 22aa 	movw	r2, #43690	; 0xaaaa

  /* Return function status */
  return HAL_OK;
}
 800ca02:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	601a      	str	r2, [r3, #0]
}
 800ca08:	4770      	bx	lr
 800ca0a:	bf00      	nop

0800ca0c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800ca0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca0e:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800ca10:	2800      	cmp	r0, #0
 800ca12:	f000 809d 	beq.w	800cb50 <HAL_PCD_Init+0x144>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 800ca16:	6804      	ldr	r4, [r0, #0]
 800ca18:	4605      	mov	r5, r0
 800ca1a:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 800ca1e:	d003      	beq.n	800ca28 <HAL_PCD_Init+0x1c>
 800ca20:	4b4f      	ldr	r3, [pc, #316]	; (800cb60 <HAL_PCD_Init+0x154>)
 800ca22:	429c      	cmp	r4, r3
 800ca24:	f040 8081 	bne.w	800cb2a <HAL_PCD_Init+0x11e>

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800ca28:	f895 33bd 	ldrb.w	r3, [r5, #957]	; 0x3bd
 800ca2c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	f000 8086 	beq.w	800cb42 <HAL_PCD_Init+0x136>
 800ca36:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800ca38:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800ca3a:	462e      	mov	r6, r5
 800ca3c:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 800ca3e:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800ca42:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800ca44:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800ca46:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 800ca4a:	bf08      	it	eq
 800ca4c:	612b      	streq	r3, [r5, #16]
  __HAL_PCD_DISABLE(hpcd);
 800ca4e:	f006 fe87 	bl	8013760 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800ca52:	f856 eb10 	ldr.w	lr, [r6], #16
 800ca56:	46b4      	mov	ip, r6
 800ca58:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ca5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ca5e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ca62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ca64:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800ca68:	e884 0003 	stmia.w	r4, {r0, r1}
 800ca6c:	4670      	mov	r0, lr
 800ca6e:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800ca72:	f006 fdb5 	bl	80135e0 <USB_CoreInit>
 800ca76:	4604      	mov	r4, r0
 800ca78:	b130      	cbz	r0, 800ca88 <HAL_PCD_Init+0x7c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 800ca7a:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 800ca7c:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 800ca7e:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 800ca80:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
}
 800ca84:	b00b      	add	sp, #44	; 0x2c
 800ca86:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800ca88:	4601      	mov	r1, r0
 800ca8a:	6828      	ldr	r0, [r5, #0]
 800ca8c:	f006 fe70 	bl	8013770 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ca90:	6868      	ldr	r0, [r5, #4]
 800ca92:	b358      	cbz	r0, 800caec <HAL_PCD_Init+0xe0>
 800ca94:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 800ca96:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800ca9a:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 800ca9c:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800caa0:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 800caa4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 800caa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 800caac:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cab0:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 800cab4:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cab8:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800caba:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 800cabe:	6519      	str	r1, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 800cac0:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cac4:	d3ea      	bcc.n	800ca9c <HAL_PCD_Init+0x90>
    hpcd->OUT_ep[i].is_in = 0U;
 800cac6:	2200      	movs	r2, #0
 800cac8:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cacc:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 800cace:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 800cad2:	f883 41fc 	strb.w	r4, [r3, #508]	; 0x1fc
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cad6:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 800cad8:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cadc:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800cade:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].xfer_len = 0U;
 800cae2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800cae6:	e9c3 2281 	strd	r2, r2, [r3, #516]	; 0x204
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800caea:	d3ed      	bcc.n	800cac8 <HAL_PCD_Init+0xbc>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800caec:	466c      	mov	r4, sp
 800caee:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800caf0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800caf2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800caf4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800caf6:	e896 0003 	ldmia.w	r6, {r0, r1}
 800cafa:	e884 0003 	stmia.w	r4, {r0, r1}
 800cafe:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800cb02:	6828      	ldr	r0, [r5, #0]
 800cb04:	f006 feb8 	bl	8013878 <USB_DevInit>
 800cb08:	4604      	mov	r4, r0
 800cb0a:	2800      	cmp	r0, #0
 800cb0c:	d1b5      	bne.n	800ca7a <HAL_PCD_Init+0x6e>
  hpcd->State = HAL_PCD_STATE_READY;
 800cb0e:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 800cb10:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 800cb12:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 800cb16:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 800cb18:	f885 23bd 	strb.w	r2, [r5, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 800cb1c:	d01c      	beq.n	800cb58 <HAL_PCD_Init+0x14c>
  (void)USB_DevDisconnect(hpcd->Instance);
 800cb1e:	6828      	ldr	r0, [r5, #0]
 800cb20:	f007 fa72 	bl	8014008 <USB_DevDisconnect>
}
 800cb24:	4620      	mov	r0, r4
 800cb26:	b00b      	add	sp, #44	; 0x2c
 800cb28:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 800cb2a:	2187      	movs	r1, #135	; 0x87
 800cb2c:	480d      	ldr	r0, [pc, #52]	; (800cb64 <HAL_PCD_Init+0x158>)
 800cb2e:	f7f8 fa5d 	bl	8004fec <assert_failed>
  if (hpcd->State == HAL_PCD_STATE_RESET)
 800cb32:	f895 33bd 	ldrb.w	r3, [r5, #957]	; 0x3bd
  USBx = hpcd->Instance;
 800cb36:	682c      	ldr	r4, [r5, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 800cb38:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	f47f af7a 	bne.w	800ca36 <HAL_PCD_Init+0x2a>
    HAL_PCD_MspInit(hpcd);
 800cb42:	4628      	mov	r0, r5
    hpcd->Lock = HAL_UNLOCKED;
 800cb44:	f885 23bc 	strb.w	r2, [r5, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 800cb48:	f017 f890 	bl	8023c6c <HAL_PCD_MspInit>
  __HAL_PCD_DISABLE(hpcd);
 800cb4c:	6828      	ldr	r0, [r5, #0]
 800cb4e:	e773      	b.n	800ca38 <HAL_PCD_Init+0x2c>
    return HAL_ERROR;
 800cb50:	2401      	movs	r4, #1
}
 800cb52:	4620      	mov	r0, r4
 800cb54:	b00b      	add	sp, #44	; 0x2c
 800cb56:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800cb58:	4628      	mov	r0, r5
 800cb5a:	f000 fcc7 	bl	800d4ec <HAL_PCDEx_ActivateLPM>
 800cb5e:	e7de      	b.n	800cb1e <HAL_PCD_Init+0x112>
 800cb60:	40040000 	.word	0x40040000
 800cb64:	0802cb78 	.word	0x0802cb78

0800cb68 <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 800cb68:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 800cb6c:	2b01      	cmp	r3, #1
 800cb6e:	d00f      	beq.n	800cb90 <HAL_PCD_Start+0x28>
 800cb70:	2301      	movs	r3, #1
{
 800cb72:	b510      	push	{r4, lr}
 800cb74:	4604      	mov	r4, r0
  __HAL_PCD_ENABLE(hpcd);
 800cb76:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 800cb78:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 800cb7c:	f006 fde8 	bl	8013750 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800cb80:	6820      	ldr	r0, [r4, #0]
 800cb82:	f007 fa31 	bl	8013fe8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800cb86:	2300      	movs	r3, #0

  return HAL_OK;
 800cb88:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800cb8a:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 800cb8e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800cb90:	2002      	movs	r0, #2
}
 800cb92:	4770      	bx	lr

0800cb94 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800cb94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cb98:	6807      	ldr	r7, [r0, #0]
{
 800cb9a:	b089      	sub	sp, #36	; 0x24
 800cb9c:	4604      	mov	r4, r0
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800cb9e:	4638      	mov	r0, r7
 800cba0:	f007 fa70 	bl	8014084 <USB_GetMode>
 800cba4:	b110      	cbz	r0, 800cbac <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
    }
  }
}
 800cba6:	b009      	add	sp, #36	; 0x24
 800cba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800cbac:	4683      	mov	fp, r0
 800cbae:	6820      	ldr	r0, [r4, #0]
 800cbb0:	f007 fa3a 	bl	8014028 <USB_ReadInterrupts>
 800cbb4:	2800      	cmp	r0, #0
 800cbb6:	d0f6      	beq.n	800cba6 <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800cbb8:	6820      	ldr	r0, [r4, #0]
 800cbba:	f007 fa35 	bl	8014028 <USB_ReadInterrupts>
 800cbbe:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800cbc2:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800cbc4:	d003      	beq.n	800cbce <HAL_PCD_IRQHandler+0x3a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800cbc6:	6943      	ldr	r3, [r0, #20]
 800cbc8:	f003 0302 	and.w	r3, r3, #2
 800cbcc:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800cbce:	f007 fa2b 	bl	8014028 <USB_ReadInterrupts>
 800cbd2:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800cbd6:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800cbd8:	d012      	beq.n	800cc00 <HAL_PCD_IRQHandler+0x6c>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800cbda:	6983      	ldr	r3, [r0, #24]
 800cbdc:	f023 0310 	bic.w	r3, r3, #16
 800cbe0:	6183      	str	r3, [r0, #24]
      temp = USBx->GRXSTSP;
 800cbe2:	6a3d      	ldr	r5, [r7, #32]
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800cbe4:	f3c5 4343 	ubfx	r3, r5, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800cbe8:	f005 060f 	and.w	r6, r5, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800cbec:	2b02      	cmp	r3, #2
 800cbee:	f000 8253 	beq.w	800d098 <HAL_PCD_IRQHandler+0x504>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800cbf2:	2b06      	cmp	r3, #6
 800cbf4:	f000 81b1 	beq.w	800cf5a <HAL_PCD_IRQHandler+0x3c6>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800cbf8:	6983      	ldr	r3, [r0, #24]
 800cbfa:	f043 0310 	orr.w	r3, r3, #16
 800cbfe:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800cc00:	f007 fa12 	bl	8014028 <USB_ReadInterrupts>
 800cc04:	f410 2f00 	tst.w	r0, #524288	; 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800cc08:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800cc0a:	f040 80cf 	bne.w	800cdac <HAL_PCD_IRQHandler+0x218>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800cc0e:	f007 fa0b 	bl	8014028 <USB_ReadInterrupts>
 800cc12:	f410 2f80 	tst.w	r0, #262144	; 0x40000
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800cc16:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800cc18:	d175      	bne.n	800cd06 <HAL_PCD_IRQHandler+0x172>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800cc1a:	f007 fa05 	bl	8014028 <USB_ReadInterrupts>
 800cc1e:	2800      	cmp	r0, #0
 800cc20:	db5d      	blt.n	800ccde <HAL_PCD_IRQHandler+0x14a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800cc22:	6820      	ldr	r0, [r4, #0]
 800cc24:	f007 fa00 	bl	8014028 <USB_ReadInterrupts>
 800cc28:	0500      	lsls	r0, r0, #20
 800cc2a:	d44d      	bmi.n	800ccc8 <HAL_PCD_IRQHandler+0x134>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800cc2c:	6820      	ldr	r0, [r4, #0]
 800cc2e:	f007 f9fb 	bl	8014028 <USB_ReadInterrupts>
 800cc32:	0102      	lsls	r2, r0, #4
 800cc34:	d514      	bpl.n	800cc60 <HAL_PCD_IRQHandler+0xcc>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800cc36:	6822      	ldr	r2, [r4, #0]
 800cc38:	6953      	ldr	r3, [r2, #20]
 800cc3a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cc3e:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 800cc40:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	f040 8172 	bne.w	800cf2e <HAL_PCD_IRQHandler+0x39a>
        hpcd->LPM_State = LPM_L1;
 800cc4a:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800cc4c:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L1;
 800cc4e:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800cc52:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800cc54:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800cc58:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800cc5c:	f017 f974 	bl	8023f48 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800cc60:	6820      	ldr	r0, [r4, #0]
 800cc62:	f007 f9e1 	bl	8014028 <USB_ReadInterrupts>
 800cc66:	04c3      	lsls	r3, r0, #19
 800cc68:	f100 8116 	bmi.w	800ce98 <HAL_PCD_IRQHandler+0x304>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800cc6c:	6820      	ldr	r0, [r4, #0]
 800cc6e:	f007 f9db 	bl	8014028 <USB_ReadInterrupts>
 800cc72:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 800cc76:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800cc78:	f040 80f7 	bne.w	800ce6a <HAL_PCD_IRQHandler+0x2d6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800cc7c:	f007 f9d4 	bl	8014028 <USB_ReadInterrupts>
 800cc80:	0707      	lsls	r7, r0, #28
 800cc82:	f100 80e9 	bmi.w	800ce58 <HAL_PCD_IRQHandler+0x2c4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800cc86:	6820      	ldr	r0, [r4, #0]
 800cc88:	f007 f9ce 	bl	8014028 <USB_ReadInterrupts>
 800cc8c:	02c6      	lsls	r6, r0, #11
 800cc8e:	f100 80d9 	bmi.w	800ce44 <HAL_PCD_IRQHandler+0x2b0>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800cc92:	6820      	ldr	r0, [r4, #0]
 800cc94:	f007 f9c8 	bl	8014028 <USB_ReadInterrupts>
 800cc98:	0285      	lsls	r5, r0, #10
 800cc9a:	f100 80c9 	bmi.w	800ce30 <HAL_PCD_IRQHandler+0x29c>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800cc9e:	6820      	ldr	r0, [r4, #0]
 800cca0:	f007 f9c2 	bl	8014028 <USB_ReadInterrupts>
 800cca4:	0040      	lsls	r0, r0, #1
 800cca6:	f100 80ba 	bmi.w	800ce1e <HAL_PCD_IRQHandler+0x28a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800ccaa:	6820      	ldr	r0, [r4, #0]
 800ccac:	f007 f9bc 	bl	8014028 <USB_ReadInterrupts>
 800ccb0:	0741      	lsls	r1, r0, #29
 800ccb2:	f57f af78 	bpl.w	800cba6 <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 800ccb6:	6823      	ldr	r3, [r4, #0]
 800ccb8:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800ccba:	076a      	lsls	r2, r5, #29
 800ccbc:	f100 820d 	bmi.w	800d0da <HAL_PCD_IRQHandler+0x546>
      hpcd->Instance->GOTGINT |= temp;
 800ccc0:	685a      	ldr	r2, [r3, #4]
 800ccc2:	432a      	orrs	r2, r5
 800ccc4:	605a      	str	r2, [r3, #4]
 800ccc6:	e76e      	b.n	800cba6 <HAL_PCD_IRQHandler+0x12>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800ccc8:	f8d7 3808 	ldr.w	r3, [r7, #2056]	; 0x808
 800cccc:	07d9      	lsls	r1, r3, #31
 800ccce:	f100 8200 	bmi.w	800d0d2 <HAL_PCD_IRQHandler+0x53e>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800ccd2:	6820      	ldr	r0, [r4, #0]
 800ccd4:	6943      	ldr	r3, [r0, #20]
 800ccd6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ccda:	6143      	str	r3, [r0, #20]
 800ccdc:	e7a7      	b.n	800cc2e <HAL_PCD_IRQHandler+0x9a>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800ccde:	f8d7 2804 	ldr.w	r2, [r7, #2052]	; 0x804
 800cce2:	f022 0201 	bic.w	r2, r2, #1
 800cce6:	f8c7 2804 	str.w	r2, [r7, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 800ccea:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 800ccee:	2b01      	cmp	r3, #1
 800ccf0:	f000 812c 	beq.w	800cf4c <HAL_PCD_IRQHandler+0x3b8>
        HAL_PCD_ResumeCallback(hpcd);
 800ccf4:	4620      	mov	r0, r4
 800ccf6:	f017 f855 	bl	8023da4 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800ccfa:	6820      	ldr	r0, [r4, #0]
 800ccfc:	6943      	ldr	r3, [r0, #20]
 800ccfe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cd02:	6143      	str	r3, [r0, #20]
 800cd04:	e78e      	b.n	800cc24 <HAL_PCD_IRQHandler+0x90>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800cd06:	f007 f99b 	bl	8014040 <USB_ReadDevAllInEpInterrupt>
      while (ep_intr != 0U)
 800cd0a:	4680      	mov	r8, r0
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800cd0c:	6820      	ldr	r0, [r4, #0]
      while (ep_intr != 0U)
 800cd0e:	f1b8 0f00 	cmp.w	r8, #0
 800cd12:	d082      	beq.n	800cc1a <HAL_PCD_IRQHandler+0x86>
 800cd14:	4626      	mov	r6, r4
 800cd16:	f507 6910 	add.w	r9, r7, #2304	; 0x900
      epnum = 0U;
 800cd1a:	f04f 0a00 	mov.w	sl, #0
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800cd1e:	e9cd 7b03 	strd	r7, fp, [sp, #12]
 800cd22:	e009      	b.n	800cd38 <HAL_PCD_IRQHandler+0x1a4>
      while (ep_intr != 0U)
 800cd24:	ea5f 0858 	movs.w	r8, r8, lsr #1
        epnum++;
 800cd28:	f10a 0a01 	add.w	sl, sl, #1
      while (ep_intr != 0U)
 800cd2c:	f106 061c 	add.w	r6, r6, #28
 800cd30:	f109 0920 	add.w	r9, r9, #32
 800cd34:	f000 8126 	beq.w	800cf84 <HAL_PCD_IRQHandler+0x3f0>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800cd38:	f018 0f01 	tst.w	r8, #1
 800cd3c:	d0f2      	beq.n	800cd24 <HAL_PCD_IRQHandler+0x190>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800cd3e:	fa5f f78a 	uxtb.w	r7, sl
 800cd42:	4639      	mov	r1, r7
 800cd44:	f007 f98e 	bl	8014064 <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800cd48:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800cd4a:	4605      	mov	r5, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800cd4c:	d515      	bpl.n	800cd7a <HAL_PCD_IRQHandler+0x1e6>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800cd4e:	9903      	ldr	r1, [sp, #12]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800cd50:	f00a 030f 	and.w	r3, sl, #15
 800cd54:	2201      	movs	r2, #1
 800cd56:	409a      	lsls	r2, r3
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800cd58:	f8d1 3834 	ldr.w	r3, [r1, #2100]	; 0x834
 800cd5c:	ea23 0302 	bic.w	r3, r3, r2
 800cd60:	f8c1 3834 	str.w	r3, [r1, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800cd64:	2301      	movs	r3, #1
            if (hpcd->Init.dma_enable == 1U)
 800cd66:	6921      	ldr	r1, [r4, #16]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800cd68:	f8c9 3008 	str.w	r3, [r9, #8]
            if (hpcd->Init.dma_enable == 1U)
 800cd6c:	4299      	cmp	r1, r3
 800cd6e:	f000 81b9 	beq.w	800d0e4 <HAL_PCD_IRQHandler+0x550>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800cd72:	4639      	mov	r1, r7
 800cd74:	4620      	mov	r0, r4
 800cd76:	f016 ffd9 	bl	8023d2c <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800cd7a:	0728      	lsls	r0, r5, #28
 800cd7c:	d502      	bpl.n	800cd84 <HAL_PCD_IRQHandler+0x1f0>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800cd7e:	2308      	movs	r3, #8
 800cd80:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800cd84:	06e9      	lsls	r1, r5, #27
 800cd86:	d502      	bpl.n	800cd8e <HAL_PCD_IRQHandler+0x1fa>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800cd88:	2310      	movs	r3, #16
 800cd8a:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800cd8e:	066a      	lsls	r2, r5, #25
 800cd90:	d502      	bpl.n	800cd98 <HAL_PCD_IRQHandler+0x204>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800cd92:	2340      	movs	r3, #64	; 0x40
 800cd94:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800cd98:	07ab      	lsls	r3, r5, #30
 800cd9a:	d502      	bpl.n	800cda2 <HAL_PCD_IRQHandler+0x20e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800cd9c:	2302      	movs	r3, #2
 800cd9e:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800cda2:	062d      	lsls	r5, r5, #24
 800cda4:	f100 80f1 	bmi.w	800cf8a <HAL_PCD_IRQHandler+0x3f6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800cda8:	6820      	ldr	r0, [r4, #0]
 800cdaa:	e7bb      	b.n	800cd24 <HAL_PCD_IRQHandler+0x190>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800cdac:	f007 f940 	bl	8014030 <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 800cdb0:	4605      	mov	r5, r0
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800cdb2:	6820      	ldr	r0, [r4, #0]
      while (ep_intr != 0U)
 800cdb4:	2d00      	cmp	r5, #0
 800cdb6:	f43f af2a 	beq.w	800cc0e <HAL_PCD_IRQHandler+0x7a>
 800cdba:	f507 6630 	add.w	r6, r7, #2816	; 0xb00
 800cdbe:	46a2      	mov	sl, r4
      epnum = 0U;
 800cdc0:	f04f 0800 	mov.w	r8, #0
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800cdc4:	9703      	str	r7, [sp, #12]
 800cdc6:	e008      	b.n	800cdda <HAL_PCD_IRQHandler+0x246>
      while (ep_intr != 0U)
 800cdc8:	086d      	lsrs	r5, r5, #1
        epnum++;
 800cdca:	f108 0801 	add.w	r8, r8, #1
      while (ep_intr != 0U)
 800cdce:	f106 0620 	add.w	r6, r6, #32
 800cdd2:	f10a 0a1c 	add.w	sl, sl, #28
 800cdd6:	f000 80d3 	beq.w	800cf80 <HAL_PCD_IRQHandler+0x3ec>
        if ((ep_intr & 0x1U) != 0U)
 800cdda:	07ef      	lsls	r7, r5, #31
 800cddc:	d5f4      	bpl.n	800cdc8 <HAL_PCD_IRQHandler+0x234>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800cdde:	fa5f f788 	uxtb.w	r7, r8
 800cde2:	4639      	mov	r1, r7
 800cde4:	f007 f934 	bl	8014050 <USB_ReadDevOutEPInterrupt>
 800cde8:	4681      	mov	r9, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cdea:	6820      	ldr	r0, [r4, #0]
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800cdec:	f019 0f01 	tst.w	r9, #1
 800cdf0:	f040 8135 	bne.w	800d05e <HAL_PCD_IRQHandler+0x4ca>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800cdf4:	f019 0f08 	tst.w	r9, #8
 800cdf8:	f040 8119 	bne.w	800d02e <HAL_PCD_IRQHandler+0x49a>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800cdfc:	f019 0f10 	tst.w	r9, #16
 800ce00:	d001      	beq.n	800ce06 <HAL_PCD_IRQHandler+0x272>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800ce02:	2310      	movs	r3, #16
 800ce04:	60b3      	str	r3, [r6, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800ce06:	f019 0f20 	tst.w	r9, #32
 800ce0a:	d001      	beq.n	800ce10 <HAL_PCD_IRQHandler+0x27c>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800ce0c:	2320      	movs	r3, #32
 800ce0e:	60b3      	str	r3, [r6, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800ce10:	f419 5f00 	tst.w	r9, #8192	; 0x2000
 800ce14:	d0d8      	beq.n	800cdc8 <HAL_PCD_IRQHandler+0x234>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800ce16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ce1a:	60b3      	str	r3, [r6, #8]
 800ce1c:	e7d4      	b.n	800cdc8 <HAL_PCD_IRQHandler+0x234>
      HAL_PCD_ConnectCallback(hpcd);
 800ce1e:	4620      	mov	r0, r4
 800ce20:	f016 ffcc 	bl	8023dbc <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800ce24:	6820      	ldr	r0, [r4, #0]
 800ce26:	6943      	ldr	r3, [r0, #20]
 800ce28:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ce2c:	6143      	str	r3, [r0, #20]
 800ce2e:	e73d      	b.n	800ccac <HAL_PCD_IRQHandler+0x118>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800ce30:	4620      	mov	r0, r4
 800ce32:	2100      	movs	r1, #0
 800ce34:	f016 ffba 	bl	8023dac <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800ce38:	6820      	ldr	r0, [r4, #0]
 800ce3a:	6943      	ldr	r3, [r0, #20]
 800ce3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ce40:	6143      	str	r3, [r0, #20]
 800ce42:	e72d      	b.n	800cca0 <HAL_PCD_IRQHandler+0x10c>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800ce44:	4620      	mov	r0, r4
 800ce46:	2100      	movs	r1, #0
 800ce48:	f016 ffb4 	bl	8023db4 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800ce4c:	6820      	ldr	r0, [r4, #0]
 800ce4e:	6943      	ldr	r3, [r0, #20]
 800ce50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ce54:	6143      	str	r3, [r0, #20]
 800ce56:	e71d      	b.n	800cc94 <HAL_PCD_IRQHandler+0x100>
      HAL_PCD_SOFCallback(hpcd);
 800ce58:	4620      	mov	r0, r4
 800ce5a:	f016 ff71 	bl	8023d40 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800ce5e:	6820      	ldr	r0, [r4, #0]
 800ce60:	6943      	ldr	r3, [r0, #20]
 800ce62:	f003 0308 	and.w	r3, r3, #8
 800ce66:	6143      	str	r3, [r0, #20]
 800ce68:	e70e      	b.n	800cc88 <HAL_PCD_IRQHandler+0xf4>
      (void)USB_ActivateSetup(hpcd->Instance);
 800ce6a:	f007 f90f 	bl	801408c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800ce6e:	6820      	ldr	r0, [r4, #0]
 800ce70:	f006 fdc0 	bl	80139f4 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800ce74:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800ce76:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800ce78:	f000 ff86 	bl	800dd88 <HAL_RCC_GetHCLKFreq>
 800ce7c:	7b22      	ldrb	r2, [r4, #12]
 800ce7e:	4601      	mov	r1, r0
 800ce80:	4628      	mov	r0, r5
 800ce82:	f006 fbeb 	bl	801365c <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 800ce86:	4620      	mov	r0, r4
 800ce88:	f016 ff5e 	bl	8023d48 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800ce8c:	6820      	ldr	r0, [r4, #0]
 800ce8e:	6943      	ldr	r3, [r0, #20]
 800ce90:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ce94:	6143      	str	r3, [r0, #20]
 800ce96:	e6f1      	b.n	800cc7c <HAL_PCD_IRQHandler+0xe8>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800ce98:	f8d7 3804 	ldr.w	r3, [r7, #2052]	; 0x804
 800ce9c:	f507 6500 	add.w	r5, r7, #2048	; 0x800
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800cea0:	2110      	movs	r1, #16
 800cea2:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800cea4:	f023 0301 	bic.w	r3, r3, #1
 800cea8:	606b      	str	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800ceaa:	f006 fc97 	bl	80137dc <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ceae:	6860      	ldr	r0, [r4, #4]
 800ceb0:	b1e0      	cbz	r0, 800ceec <HAL_PCD_IRQHandler+0x358>
 800ceb2:	f507 6310 	add.w	r3, r7, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800ceb6:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 800ceba:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cebc:	f10b 0b01 	add.w	fp, fp, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800cec0:	681a      	ldr	r2, [r3, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800cec2:	3320      	adds	r3, #32
 800cec4:	4583      	cmp	fp, r0
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800cec6:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800ceca:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800cece:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ced2:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800ced6:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800ceda:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800cede:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800cee2:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800cee6:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ceea:	d1e6      	bne.n	800ceba <HAL_PCD_IRQHandler+0x326>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800ceec:	69eb      	ldr	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800ceee:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800cef0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800cef4:	61eb      	str	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800cef6:	b9f2      	cbnz	r2, 800cf36 <HAL_PCD_IRQHandler+0x3a2>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800cef8:	696a      	ldr	r2, [r5, #20]
 800cefa:	f242 032b 	movw	r3, #8235	; 0x202b
 800cefe:	4313      	orrs	r3, r2
 800cf00:	616b      	str	r3, [r5, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800cf02:	692b      	ldr	r3, [r5, #16]
 800cf04:	f043 030b 	orr.w	r3, r3, #11
 800cf08:	612b      	str	r3, [r5, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800cf0a:	f8d7 3800 	ldr.w	r3, [r7, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800cf0e:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800cf12:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800cf14:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800cf18:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800cf1a:	f8c7 3800 	str.w	r3, [r7, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800cf1e:	f007 f8cb 	bl	80140b8 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800cf22:	6820      	ldr	r0, [r4, #0]
 800cf24:	6943      	ldr	r3, [r0, #20]
 800cf26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800cf2a:	6143      	str	r3, [r0, #20]
 800cf2c:	e69f      	b.n	800cc6e <HAL_PCD_IRQHandler+0xda>
        HAL_PCD_SuspendCallback(hpcd);
 800cf2e:	4620      	mov	r0, r4
 800cf30:	f016 ff20 	bl	8023d74 <HAL_PCD_SuspendCallback>
 800cf34:	e694      	b.n	800cc60 <HAL_PCD_IRQHandler+0xcc>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800cf36:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 800cf3a:	f043 030b 	orr.w	r3, r3, #11
 800cf3e:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800cf42:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800cf44:	f043 030b 	orr.w	r3, r3, #11
 800cf48:	646b      	str	r3, [r5, #68]	; 0x44
 800cf4a:	e7de      	b.n	800cf0a <HAL_PCD_IRQHandler+0x376>
        hpcd->LPM_State = LPM_L0;
 800cf4c:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800cf4e:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 800cf50:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800cf54:	f016 fff8 	bl	8023f48 <HAL_PCDEx_LPM_Callback>
 800cf58:	e6cf      	b.n	800ccfa <HAL_PCD_IRQHandler+0x166>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800cf5a:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800cf5e:	2208      	movs	r2, #8
 800cf60:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 800cf64:	4638      	mov	r0, r7
 800cf66:	f006 ffa9 	bl	8013ebc <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800cf6a:	f3c5 130a 	ubfx	r3, r5, #4, #11
 800cf6e:	eb04 0286 	add.w	r2, r4, r6, lsl #2
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800cf72:	6820      	ldr	r0, [r4, #0]
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800cf74:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 800cf78:	440b      	add	r3, r1
 800cf7a:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 800cf7e:	e63b      	b.n	800cbf8 <HAL_PCD_IRQHandler+0x64>
 800cf80:	9f03      	ldr	r7, [sp, #12]
 800cf82:	e644      	b.n	800cc0e <HAL_PCD_IRQHandler+0x7a>
 800cf84:	e9dd 7b03 	ldrd	r7, fp, [sp, #12]
 800cf88:	e647      	b.n	800cc1a <HAL_PCD_IRQHandler+0x86>
  if (ep->xfer_count > ep->xfer_len)
 800cf8a:	e9d6 5314 	ldrd	r5, r3, [r6, #80]	; 0x50
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cf8e:	f8d4 b000 	ldr.w	fp, [r4]
  if (ep->xfer_count > ep->xfer_len)
 800cf92:	42ab      	cmp	r3, r5
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cf94:	4658      	mov	r0, fp
  if (ep->xfer_count > ep->xfer_len)
 800cf96:	f63f aec5 	bhi.w	800cd24 <HAL_PCD_IRQHandler+0x190>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cf9a:	f50b 6210 	add.w	r2, fp, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 800cf9e:	6c71      	ldr	r1, [r6, #68]	; 0x44
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cfa0:	f8cd b01c 	str.w	fp, [sp, #28]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cfa4:	eb02 124a 	add.w	r2, r2, sl, lsl #5
 800cfa8:	9205      	str	r2, [sp, #20]
  len = ep->xfer_len - ep->xfer_count;
 800cfaa:	1aea      	subs	r2, r5, r3
  len32b = (len + 3U) / 4U;
 800cfac:	428a      	cmp	r2, r1
 800cfae:	bf28      	it	cs
 800cfb0:	460a      	movcs	r2, r1
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cfb2:	9905      	ldr	r1, [sp, #20]
 800cfb4:	6989      	ldr	r1, [r1, #24]
  len32b = (len + 3U) / 4U;
 800cfb6:	3203      	adds	r2, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cfb8:	b289      	uxth	r1, r1
 800cfba:	ebb1 0f92 	cmp.w	r1, r2, lsr #2
 800cfbe:	f0c0 80bc 	bcc.w	800d13a <HAL_PCD_IRQHandler+0x5a6>
 800cfc2:	f8cd 8018 	str.w	r8, [sp, #24]
 800cfc6:	46a0      	mov	r8, r4
 800cfc8:	9c05      	ldr	r4, [sp, #20]
 800cfca:	e01a      	b.n	800d002 <HAL_PCD_IRQHandler+0x46e>
 800cfcc:	6c73      	ldr	r3, [r6, #68]	; 0x44
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800cfce:	463a      	mov	r2, r7
 800cfd0:	6cb1      	ldr	r1, [r6, #72]	; 0x48
 800cfd2:	4658      	mov	r0, fp
 800cfd4:	429d      	cmp	r5, r3
 800cfd6:	bf28      	it	cs
 800cfd8:	461d      	movcs	r5, r3
 800cfda:	f898 3010 	ldrb.w	r3, [r8, #16]
 800cfde:	9300      	str	r3, [sp, #0]
 800cfe0:	b2ab      	uxth	r3, r5
 800cfe2:	f006 ff55 	bl	8013e90 <USB_WritePacket>
    ep->xfer_buff  += len;
 800cfe6:	6cb3      	ldr	r3, [r6, #72]	; 0x48
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cfe8:	69a1      	ldr	r1, [r4, #24]
    ep->xfer_buff  += len;
 800cfea:	442b      	add	r3, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cfec:	b289      	uxth	r1, r1
    ep->xfer_buff  += len;
 800cfee:	64b3      	str	r3, [r6, #72]	; 0x48
    ep->xfer_count += len;
 800cff0:	6d73      	ldr	r3, [r6, #84]	; 0x54
 800cff2:	442b      	add	r3, r5
    len32b = (len + 3U) / 4U;
 800cff4:	3503      	adds	r5, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cff6:	ebb1 0f95 	cmp.w	r1, r5, lsr #2
    ep->xfer_count += len;
 800cffa:	6573      	str	r3, [r6, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cffc:	f0c0 8096 	bcc.w	800d12c <HAL_PCD_IRQHandler+0x598>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800d000:	6d35      	ldr	r5, [r6, #80]	; 0x50
 800d002:	42ab      	cmp	r3, r5
    len = ep->xfer_len - ep->xfer_count;
 800d004:	eba5 0503 	sub.w	r5, r5, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800d008:	d3e0      	bcc.n	800cfcc <HAL_PCD_IRQHandler+0x438>
 800d00a:	4644      	mov	r4, r8
 800d00c:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800d010:	f8d4 b000 	ldr.w	fp, [r4]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800d014:	9b07      	ldr	r3, [sp, #28]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800d016:	2201      	movs	r2, #1
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800d018:	4658      	mov	r0, fp
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800d01a:	f503 6100 	add.w	r1, r3, #2048	; 0x800
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800d01e:	f00a 030f 	and.w	r3, sl, #15
 800d022:	409a      	lsls	r2, r3
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800d024:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800d026:	ea23 0302 	bic.w	r3, r3, r2
 800d02a:	634b      	str	r3, [r1, #52]	; 0x34
 800d02c:	e67a      	b.n	800cd24 <HAL_PCD_IRQHandler+0x190>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800d02e:	2208      	movs	r2, #8
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d030:	eb00 1348 	add.w	r3, r0, r8, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800d034:	60b2      	str	r2, [r6, #8]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d036:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d03a:	6c02      	ldr	r2, [r0, #64]	; 0x40

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d03c:	485f      	ldr	r0, [pc, #380]	; (800d1bc <HAL_PCD_IRQHandler+0x628>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d03e:	6899      	ldr	r1, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d040:	4282      	cmp	r2, r0
 800d042:	d961      	bls.n	800d108 <HAL_PCD_IRQHandler+0x574>
 800d044:	040a      	lsls	r2, r1, #16
 800d046:	d502      	bpl.n	800d04e <HAL_PCD_IRQHandler+0x4ba>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d048:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800d04c:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800d04e:	4620      	mov	r0, r4
 800d050:	f016 fe5c 	bl	8023d0c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800d054:	6921      	ldr	r1, [r4, #16]
 800d056:	2901      	cmp	r1, #1
 800d058:	d07f      	beq.n	800d15a <HAL_PCD_IRQHandler+0x5c6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800d05a:	6820      	ldr	r0, [r4, #0]
 800d05c:	e6ce      	b.n	800cdfc <HAL_PCD_IRQHandler+0x268>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800d05e:	2201      	movs	r2, #1
  if (hpcd->Init.dma_enable == 1U)
 800d060:	6921      	ldr	r1, [r4, #16]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800d062:	60b2      	str	r2, [r6, #8]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d064:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
  if (hpcd->Init.dma_enable == 1U)
 800d068:	2901      	cmp	r1, #1
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d06a:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d06e:	eb02 1248 	add.w	r2, r2, r8, lsl #5
 800d072:	6893      	ldr	r3, [r2, #8]
  if (hpcd->Init.dma_enable == 1U)
 800d074:	d04d      	beq.n	800d112 <HAL_PCD_IRQHandler+0x57e>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800d076:	4952      	ldr	r1, [pc, #328]	; (800d1c0 <HAL_PCD_IRQHandler+0x62c>)
 800d078:	458c      	cmp	ip, r1
 800d07a:	d062      	beq.n	800d142 <HAL_PCD_IRQHandler+0x5ae>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800d07c:	f1b8 0f00 	cmp.w	r8, #0
 800d080:	d104      	bne.n	800d08c <HAL_PCD_IRQHandler+0x4f8>
 800d082:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 800d086:	2a00      	cmp	r2, #0
 800d088:	f000 8092 	beq.w	800d1b0 <HAL_PCD_IRQHandler+0x61c>
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d08c:	4620      	mov	r0, r4
 800d08e:	4639      	mov	r1, r7
 800d090:	f016 fe42 	bl	8023d18 <HAL_PCD_DataOutStageCallback>
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d094:	6820      	ldr	r0, [r4, #0]
 800d096:	e6ad      	b.n	800cdf4 <HAL_PCD_IRQHandler+0x260>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800d098:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800d09c:	421d      	tst	r5, r3
 800d09e:	f43f adab 	beq.w	800cbf8 <HAL_PCD_IRQHandler+0x64>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800d0a2:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 800d0a6:	f3c5 120a 	ubfx	r2, r5, #4, #11
 800d0aa:	4638      	mov	r0, r7
 800d0ac:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800d0b0:	4615      	mov	r5, r2
 800d0b2:	f8d6 1208 	ldr.w	r1, [r6, #520]	; 0x208
 800d0b6:	f006 ff01 	bl	8013ebc <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800d0ba:	f8d6 3208 	ldr.w	r3, [r6, #520]	; 0x208
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800d0be:	6820      	ldr	r0, [r4, #0]
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800d0c0:	442b      	add	r3, r5
 800d0c2:	f8c6 3208 	str.w	r3, [r6, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800d0c6:	f8d6 3214 	ldr.w	r3, [r6, #532]	; 0x214
 800d0ca:	442b      	add	r3, r5
 800d0cc:	f8c6 3214 	str.w	r3, [r6, #532]	; 0x214
 800d0d0:	e592      	b.n	800cbf8 <HAL_PCD_IRQHandler+0x64>
        HAL_PCD_SuspendCallback(hpcd);
 800d0d2:	4620      	mov	r0, r4
 800d0d4:	f016 fe4e 	bl	8023d74 <HAL_PCD_SuspendCallback>
 800d0d8:	e5fb      	b.n	800ccd2 <HAL_PCD_IRQHandler+0x13e>
        HAL_PCD_DisconnectCallback(hpcd);
 800d0da:	4620      	mov	r0, r4
 800d0dc:	f016 fe72 	bl	8023dc4 <HAL_PCD_DisconnectCallback>
      hpcd->Instance->GOTGINT |= temp;
 800d0e0:	6823      	ldr	r3, [r4, #0]
 800d0e2:	e5ed      	b.n	800ccc0 <HAL_PCD_IRQHandler+0x12c>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800d0e4:	e9d6 2311 	ldrd	r2, r3, [r6, #68]	; 0x44
 800d0e8:	4413      	add	r3, r2
 800d0ea:	64b3      	str	r3, [r6, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800d0ec:	f1ba 0f00 	cmp.w	sl, #0
 800d0f0:	f47f ae3f 	bne.w	800cd72 <HAL_PCD_IRQHandler+0x1de>
 800d0f4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	f47f ae3b 	bne.w	800cd72 <HAL_PCD_IRQHandler+0x1de>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d0fc:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800d100:	6820      	ldr	r0, [r4, #0]
 800d102:	f006 ffd9 	bl	80140b8 <USB_EP0_OutStart>
 800d106:	e634      	b.n	800cd72 <HAL_PCD_IRQHandler+0x1de>
  HAL_PCD_SetupStageCallback(hpcd);
 800d108:	4620      	mov	r0, r4
 800d10a:	f016 fdff 	bl	8023d0c <HAL_PCD_SetupStageCallback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800d10e:	6820      	ldr	r0, [r4, #0]
 800d110:	e674      	b.n	800cdfc <HAL_PCD_IRQHandler+0x268>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800d112:	0719      	lsls	r1, r3, #28
 800d114:	d51c      	bpl.n	800d150 <HAL_PCD_IRQHandler+0x5bc>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d116:	4929      	ldr	r1, [pc, #164]	; (800d1bc <HAL_PCD_IRQHandler+0x628>)
 800d118:	458c      	cmp	ip, r1
 800d11a:	f67f ae6b 	bls.w	800cdf4 <HAL_PCD_IRQHandler+0x260>
 800d11e:	041f      	lsls	r7, r3, #16
 800d120:	f57f ae68 	bpl.w	800cdf4 <HAL_PCD_IRQHandler+0x260>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d124:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d128:	6093      	str	r3, [r2, #8]
 800d12a:	e663      	b.n	800cdf4 <HAL_PCD_IRQHandler+0x260>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800d12c:	4644      	mov	r4, r8
  if (ep->xfer_len <= ep->xfer_count)
 800d12e:	6d35      	ldr	r5, [r6, #80]	; 0x50
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800d130:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800d134:	f8d4 b000 	ldr.w	fp, [r4]
 800d138:	4658      	mov	r0, fp
  if (ep->xfer_len <= ep->xfer_count)
 800d13a:	42ab      	cmp	r3, r5
 800d13c:	f4ff adf2 	bcc.w	800cd24 <HAL_PCD_IRQHandler+0x190>
 800d140:	e768      	b.n	800d014 <HAL_PCD_IRQHandler+0x480>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800d142:	0419      	lsls	r1, r3, #16
 800d144:	d4ee      	bmi.n	800d124 <HAL_PCD_IRQHandler+0x590>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800d146:	0699      	lsls	r1, r3, #26
 800d148:	d5a0      	bpl.n	800d08c <HAL_PCD_IRQHandler+0x4f8>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800d14a:	2120      	movs	r1, #32
 800d14c:	6091      	str	r1, [r2, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d14e:	e79d      	b.n	800d08c <HAL_PCD_IRQHandler+0x4f8>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800d150:	0699      	lsls	r1, r3, #26
 800d152:	d508      	bpl.n	800d166 <HAL_PCD_IRQHandler+0x5d2>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800d154:	2320      	movs	r3, #32
 800d156:	6093      	str	r3, [r2, #8]
 800d158:	e64c      	b.n	800cdf4 <HAL_PCD_IRQHandler+0x260>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d15a:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800d15e:	6820      	ldr	r0, [r4, #0]
 800d160:	f006 ffaa 	bl	80140b8 <USB_EP0_OutStart>
 800d164:	e779      	b.n	800d05a <HAL_PCD_IRQHandler+0x4c6>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800d166:	f013 0f28 	tst.w	r3, #40	; 0x28
 800d16a:	f47f ae43 	bne.w	800cdf4 <HAL_PCD_IRQHandler+0x260>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d16e:	4913      	ldr	r1, [pc, #76]	; (800d1bc <HAL_PCD_IRQHandler+0x628>)
 800d170:	458c      	cmp	ip, r1
 800d172:	d901      	bls.n	800d178 <HAL_PCD_IRQHandler+0x5e4>
 800d174:	041b      	lsls	r3, r3, #16
 800d176:	d4d5      	bmi.n	800d124 <HAL_PCD_IRQHandler+0x590>
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800d178:	6912      	ldr	r2, [r2, #16]
          hpcd->OUT_ep[epnum].maxpacket -
 800d17a:	f8da 1204 	ldr.w	r1, [sl, #516]	; 0x204
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800d17e:	f3c2 0212 	ubfx	r2, r2, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800d182:	1a8a      	subs	r2, r1, r2
        hpcd->OUT_ep[epnum].xfer_count =
 800d184:	f8ca 2214 	str.w	r2, [sl, #532]	; 0x214
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800d188:	f8da 2208 	ldr.w	r2, [sl, #520]	; 0x208
 800d18c:	440a      	add	r2, r1
 800d18e:	f8ca 2208 	str.w	r2, [sl, #520]	; 0x208
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800d192:	f1b8 0f00 	cmp.w	r8, #0
 800d196:	f47f af79 	bne.w	800d08c <HAL_PCD_IRQHandler+0x4f8>
 800d19a:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 800d19e:	2a00      	cmp	r2, #0
 800d1a0:	f47f af74 	bne.w	800d08c <HAL_PCD_IRQHandler+0x4f8>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d1a4:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800d1a8:	2101      	movs	r1, #1
 800d1aa:	f006 ff85 	bl	80140b8 <USB_EP0_OutStart>
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d1ae:	e76d      	b.n	800d08c <HAL_PCD_IRQHandler+0x4f8>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800d1b0:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800d1b4:	4641      	mov	r1, r8
 800d1b6:	f006 ff7f 	bl	80140b8 <USB_EP0_OutStart>
 800d1ba:	e767      	b.n	800d08c <HAL_PCD_IRQHandler+0x4f8>
 800d1bc:	4f54300a 	.word	0x4f54300a
 800d1c0:	4f54310a 	.word	0x4f54310a

0800d1c4 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 800d1c4:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 800d1c8:	2a01      	cmp	r2, #1
 800d1ca:	d00e      	beq.n	800d1ea <HAL_PCD_SetAddress+0x26>
 800d1cc:	2201      	movs	r2, #1
{
 800d1ce:	b510      	push	{r4, lr}
 800d1d0:	4604      	mov	r4, r0
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800d1d2:	6800      	ldr	r0, [r0, #0]
  hpcd->USB_Address = address;
 800d1d4:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  __HAL_LOCK(hpcd);
 800d1d8:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800d1dc:	f006 fef2 	bl	8013fc4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800d1e0:	2300      	movs	r3, #0
  return HAL_OK;
 800d1e2:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800d1e4:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 800d1e8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800d1ea:	2002      	movs	r0, #2
}
 800d1ec:	4770      	bx	lr
 800d1ee:	bf00      	nop

0800d1f0 <HAL_PCD_EP_Open>:
{
 800d1f0:	b510      	push	{r4, lr}
 800d1f2:	f001 0e0f 	and.w	lr, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 800d1f6:	0609      	lsls	r1, r1, #24
{
 800d1f8:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 800d1fa:	d427      	bmi.n	800d24c <HAL_PCD_EP_Open+0x5c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d1fc:	f04f 0c1c 	mov.w	ip, #28
 800d200:	fb0c 0c0e 	mla	ip, ip, lr, r0
 800d204:	f50c 71fe 	add.w	r1, ip, #508	; 0x1fc
    ep->is_in = 0U;
 800d208:	ebce 0cce 	rsb	ip, lr, lr, lsl #3
 800d20c:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 800d210:	2000      	movs	r0, #0
 800d212:	f88c 01fd 	strb.w	r0, [ip, #509]	; 0x1fd
  ep->maxpacket = ep_mps;
 800d216:	608a      	str	r2, [r1, #8]
  if (ep->is_in != 0U)
 800d218:	784a      	ldrb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d21a:	f881 e000 	strb.w	lr, [r1]
  ep->type = ep_type;
 800d21e:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 800d220:	b10a      	cbz	r2, 800d226 <HAL_PCD_EP_Open+0x36>
    ep->tx_fifo_num = ep->num;
 800d222:	f8a1 e006 	strh.w	lr, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 800d226:	2b02      	cmp	r3, #2
 800d228:	d101      	bne.n	800d22e <HAL_PCD_EP_Open+0x3e>
    ep->data_pid_start = 0U;
 800d22a:	2300      	movs	r3, #0
 800d22c:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 800d22e:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800d232:	2b01      	cmp	r3, #1
 800d234:	d018      	beq.n	800d268 <HAL_PCD_EP_Open+0x78>
 800d236:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800d238:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800d23a:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800d23e:	f006 fbe5 	bl	8013a0c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800d242:	2300      	movs	r3, #0
  return ret;
 800d244:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800d246:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 800d24a:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d24c:	201c      	movs	r0, #28
    ep->is_in = 1U;
 800d24e:	f04f 0c01 	mov.w	ip, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d252:	fb00 400e 	mla	r0, r0, lr, r4
 800d256:	f100 013c 	add.w	r1, r0, #60	; 0x3c
    ep->is_in = 1U;
 800d25a:	ebce 00ce 	rsb	r0, lr, lr, lsl #3
 800d25e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800d262:	f880 c03d 	strb.w	ip, [r0, #61]	; 0x3d
 800d266:	e7d6      	b.n	800d216 <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 800d268:	2002      	movs	r0, #2
}
 800d26a:	bd10      	pop	{r4, pc}

0800d26c <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 800d26c:	f011 0f80 	tst.w	r1, #128	; 0x80
 800d270:	f001 030f 	and.w	r3, r1, #15
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d274:	f04f 011c 	mov.w	r1, #28
{
 800d278:	b510      	push	{r4, lr}
 800d27a:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 800d27c:	d11a      	bne.n	800d2b4 <HAL_PCD_EP_Close+0x48>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d27e:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 800d282:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 800d286:	2000      	movs	r0, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d288:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800d28c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800d290:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 800d294:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 800d296:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800d29a:	2b01      	cmp	r3, #1
 800d29c:	d019      	beq.n	800d2d2 <HAL_PCD_EP_Close+0x66>
 800d29e:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800d2a0:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800d2a2:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800d2a6:	f006 fbf9 	bl	8013a9c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800d2aa:	2300      	movs	r3, #0
  return HAL_OK;
 800d2ac:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800d2ae:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 800d2b2:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d2b4:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 800d2b8:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 800d2bc:	2001      	movs	r0, #1
 800d2be:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d2c2:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800d2c4:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 800d2c8:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 800d2ca:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800d2ce:	2b01      	cmp	r3, #1
 800d2d0:	d1e5      	bne.n	800d29e <HAL_PCD_EP_Close+0x32>
 800d2d2:	2002      	movs	r0, #2
}
 800d2d4:	bd10      	pop	{r4, pc}
 800d2d6:	bf00      	nop

0800d2d8 <HAL_PCD_EP_Receive>:
{
 800d2d8:	b510      	push	{r4, lr}
 800d2da:	f001 040f 	and.w	r4, r1, #15
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d2de:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 800d2e0:	ebc4 0cc4 	rsb	ip, r4, r4, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d2e4:	fb01 0104 	mla	r1, r1, r4, r0
  ep->xfer_buff = pBuf;
 800d2e8:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d2ec:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_len = len;
 800d2f0:	f8cc 3210 	str.w	r3, [ip, #528]	; 0x210
  ep->xfer_count = 0U;
 800d2f4:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 800d2f6:	f8cc 2208 	str.w	r2, [ip, #520]	; 0x208
  ep->num = ep_addr & EP_ADDR_MSK;
 800d2fa:	f88c 41fc 	strb.w	r4, [ip, #508]	; 0x1fc
  ep->xfer_count = 0U;
 800d2fe:	f8cc 3214 	str.w	r3, [ip, #532]	; 0x214
  ep->is_in = 0U;
 800d302:	f88c 31fd 	strb.w	r3, [ip, #509]	; 0x1fd
  if (hpcd->Init.dma_enable == 1U)
 800d306:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d308:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800d30a:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 800d30c:	bf08      	it	eq
 800d30e:	f8cc 220c 	streq.w	r2, [ip, #524]	; 0x20c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d312:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800d314:	b91c      	cbnz	r4, 800d31e <HAL_PCD_EP_Receive+0x46>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d316:	f006 fd37 	bl	8013d88 <USB_EP0StartXfer>
}
 800d31a:	2000      	movs	r0, #0
 800d31c:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d31e:	f006 fc1b 	bl	8013b58 <USB_EPStartXfer>
}
 800d322:	2000      	movs	r0, #0
 800d324:	bd10      	pop	{r4, pc}
 800d326:	bf00      	nop

0800d328 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800d328:	f001 010f 	and.w	r1, r1, #15
 800d32c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800d330:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 800d334:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 800d338:	4770      	bx	lr
 800d33a:	bf00      	nop

0800d33c <HAL_PCD_EP_Transmit>:
{
 800d33c:	b510      	push	{r4, lr}
 800d33e:	f001 040f 	and.w	r4, r1, #15
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d342:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 800d344:	ebc4 0cc4 	rsb	ip, r4, r4, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d348:	fb01 0104 	mla	r1, r1, r4, r0
  ep->xfer_buff = pBuf;
 800d34c:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d350:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_len = len;
 800d352:	f8cc 3050 	str.w	r3, [ip, #80]	; 0x50
  ep->xfer_count = 0U;
 800d356:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 800d358:	f8cc 2048 	str.w	r2, [ip, #72]	; 0x48
  ep->xfer_count = 0U;
 800d35c:	f8cc 3054 	str.w	r3, [ip, #84]	; 0x54
  ep->is_in = 1U;
 800d360:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800d362:	f88c 403c 	strb.w	r4, [ip, #60]	; 0x3c
  ep->is_in = 1U;
 800d366:	f88c 303d 	strb.w	r3, [ip, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 800d36a:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d36c:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800d36e:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 800d370:	bf08      	it	eq
 800d372:	f8cc 204c 	streq.w	r2, [ip, #76]	; 0x4c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d376:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800d378:	b91c      	cbnz	r4, 800d382 <HAL_PCD_EP_Transmit+0x46>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d37a:	f006 fd05 	bl	8013d88 <USB_EP0StartXfer>
}
 800d37e:	2000      	movs	r0, #0
 800d380:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d382:	f006 fbe9 	bl	8013b58 <USB_EPStartXfer>
}
 800d386:	2000      	movs	r0, #0
 800d388:	bd10      	pop	{r4, pc}
 800d38a:	bf00      	nop

0800d38c <HAL_PCD_EP_SetStall>:
{
 800d38c:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800d38e:	6843      	ldr	r3, [r0, #4]
 800d390:	f001 050f 	and.w	r5, r1, #15
 800d394:	429d      	cmp	r5, r3
 800d396:	d834      	bhi.n	800d402 <HAL_PCD_EP_SetStall+0x76>
  if ((0x80U & ep_addr) == 0x80U)
 800d398:	060b      	lsls	r3, r1, #24
 800d39a:	4604      	mov	r4, r0
 800d39c:	d41d      	bmi.n	800d3da <HAL_PCD_EP_SetStall+0x4e>
    ep = &hpcd->OUT_ep[ep_addr];
 800d39e:	221c      	movs	r2, #28
    ep->is_in = 0U;
 800d3a0:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 800d3a4:	fb02 0101 	mla	r1, r2, r1, r0
    ep->is_in = 0U;
 800d3a8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800d3ac:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 800d3ae:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800d3b2:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 800d3b6:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800d3b8:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 800d3ba:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 800d3bc:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 800d3c0:	429a      	cmp	r2, r3
 800d3c2:	d01c      	beq.n	800d3fe <HAL_PCD_EP_SetStall+0x72>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800d3c4:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800d3c6:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800d3ca:	f006 fd9b 	bl	8013f04 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800d3ce:	b1d5      	cbz	r5, 800d406 <HAL_PCD_EP_SetStall+0x7a>
  __HAL_UNLOCK(hpcd);
 800d3d0:	2300      	movs	r3, #0
  return HAL_OK;
 800d3d2:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800d3d4:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
}
 800d3d8:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d3da:	211c      	movs	r1, #28
    ep->is_in = 1U;
 800d3dc:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 800d3e0:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d3e2:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 800d3e6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d3ea:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800d3ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 800d3f0:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800d3f2:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 800d3f4:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 800d3f6:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 800d3fa:	429a      	cmp	r2, r3
 800d3fc:	d1e2      	bne.n	800d3c4 <HAL_PCD_EP_SetStall+0x38>
 800d3fe:	2002      	movs	r0, #2
}
 800d400:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800d402:	2001      	movs	r0, #1
}
 800d404:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800d406:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800d40a:	7c21      	ldrb	r1, [r4, #16]
 800d40c:	6820      	ldr	r0, [r4, #0]
 800d40e:	f006 fe53 	bl	80140b8 <USB_EP0_OutStart>
 800d412:	e7dd      	b.n	800d3d0 <HAL_PCD_EP_SetStall+0x44>

0800d414 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800d414:	6842      	ldr	r2, [r0, #4]
{
 800d416:	b538      	push	{r3, r4, r5, lr}
 800d418:	f001 030f 	and.w	r3, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800d41c:	4293      	cmp	r3, r2
 800d41e:	d832      	bhi.n	800d486 <HAL_PCD_EP_ClrStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 800d420:	f011 0f80 	tst.w	r1, #128	; 0x80
 800d424:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d426:	f04f 011c 	mov.w	r1, #28
    ep->is_in = 1U;
 800d42a:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 800d42e:	d119      	bne.n	800d464 <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d430:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 800d434:	2000      	movs	r0, #0
 800d436:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 800d43a:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d43c:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800d440:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 800d444:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 800d446:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 800d448:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800d44c:	2b01      	cmp	r3, #1
 800d44e:	d018      	beq.n	800d482 <HAL_PCD_EP_ClrStall+0x6e>
 800d450:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800d452:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800d454:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800d458:	f006 fd88 	bl	8013f6c <USB_EPClearStall>
  return HAL_OK;
 800d45c:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 800d45e:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
}
 800d462:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d464:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 800d468:	2001      	movs	r0, #1
 800d46a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 800d46e:	2500      	movs	r5, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d470:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800d472:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 800d476:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 800d478:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 800d47a:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800d47e:	2b01      	cmp	r3, #1
 800d480:	d1e6      	bne.n	800d450 <HAL_PCD_EP_ClrStall+0x3c>
 800d482:	2002      	movs	r0, #2
}
 800d484:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800d486:	2001      	movs	r0, #1
}
 800d488:	bd38      	pop	{r3, r4, r5, pc}
 800d48a:	bf00      	nop

0800d48c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800d48c:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800d48e:	6804      	ldr	r4, [r0, #0]
 800d490:	6a60      	ldr	r0, [r4, #36]	; 0x24

  if (fifo == 0U)
 800d492:	b931      	cbnz	r1, 800d4a2 <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800d494:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800d498:	62a0      	str	r0, [r4, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 800d49a:	2000      	movs	r0, #0
 800d49c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d4a0:	4770      	bx	lr
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800d4a2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 800d4a4:	f1b1 0c01 	subs.w	ip, r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800d4a8:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800d4ac:	d00b      	beq.n	800d4c6 <HAL_PCDEx_SetTxFiFo+0x3a>
 800d4ae:	2300      	movs	r3, #0
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800d4b0:	f103 0140 	add.w	r1, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 800d4b4:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800d4b6:	eb04 0181 	add.w	r1, r4, r1, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 800d4ba:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800d4bc:	6849      	ldr	r1, [r1, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 800d4be:	4563      	cmp	r3, ip
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800d4c0:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800d4c4:	d3f4      	bcc.n	800d4b0 <HAL_PCDEx_SetTxFiFo+0x24>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800d4c6:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 800d4ca:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800d4ce:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
}
 800d4d2:	f85d 4b04 	ldr.w	r4, [sp], #4
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800d4d6:	f8cc 0004 	str.w	r0, [ip, #4]
}
 800d4da:	2000      	movs	r0, #0
 800d4dc:	4770      	bx	lr
 800d4de:	bf00      	nop

0800d4e0 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800d4e0:	4603      	mov	r3, r0
  hpcd->Instance->GRXFSIZ = size;

  return HAL_OK;
}
 800d4e2:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	6259      	str	r1, [r3, #36]	; 0x24
}
 800d4e8:	4770      	bx	lr
 800d4ea:	bf00      	nop

0800d4ec <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800d4ec:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
 800d4ee:	f04f 0c00 	mov.w	ip, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800d4f2:	4909      	ldr	r1, [pc, #36]	; (800d518 <HAL_PCDEx_ActivateLPM+0x2c>)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d4f4:	681a      	ldr	r2, [r3, #0]

  return HAL_OK;
}
 800d4f6:	4660      	mov	r0, ip
{
 800d4f8:	b410      	push	{r4}
  hpcd->lpm_active = 1U;
 800d4fa:	2401      	movs	r4, #1
  hpcd->LPM_State = LPM_L0;
 800d4fc:	f883 c3f4 	strb.w	ip, [r3, #1012]	; 0x3f4
  hpcd->lpm_active = 1U;
 800d500:	f8c3 43fc 	str.w	r4, [r3, #1020]	; 0x3fc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800d504:	6993      	ldr	r3, [r2, #24]
}
 800d506:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800d50a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d50e:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800d510:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800d512:	4319      	orrs	r1, r3
 800d514:	6551      	str	r1, [r2, #84]	; 0x54
}
 800d516:	4770      	bx	lr
 800d518:	10000003 	.word	0x10000003

0800d51c <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d51c:	4a02      	ldr	r2, [pc, #8]	; (800d528 <HAL_PWR_EnableBkUpAccess+0xc>)
 800d51e:	6813      	ldr	r3, [r2, #0]
 800d520:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d524:	6013      	str	r3, [r2, #0]
}
 800d526:	4770      	bx	lr
 800d528:	40007000 	.word	0x40007000

0800d52c <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 800d52c:	4b1a      	ldr	r3, [pc, #104]	; (800d598 <HAL_PWREx_EnableOverDrive+0x6c>)
 800d52e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d530:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
{
 800d534:	b530      	push	{r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 800d536:	641a      	str	r2, [r3, #64]	; 0x40
{
 800d538:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 800d53a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800d53c:	4c17      	ldr	r4, [pc, #92]	; (800d59c <HAL_PWREx_EnableOverDrive+0x70>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800d53e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d542:	9301      	str	r3, [sp, #4]
 800d544:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 800d546:	6823      	ldr	r3, [r4, #0]
 800d548:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d54c:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800d54e:	f7fa fe4f 	bl	80081f0 <HAL_GetTick>
 800d552:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800d554:	e005      	b.n	800d562 <HAL_PWREx_EnableOverDrive+0x36>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800d556:	f7fa fe4b 	bl	80081f0 <HAL_GetTick>
 800d55a:	1b40      	subs	r0, r0, r5
 800d55c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800d560:	d817      	bhi.n	800d592 <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800d562:	6863      	ldr	r3, [r4, #4]
 800d564:	03da      	lsls	r2, r3, #15
 800d566:	d5f6      	bpl.n	800d556 <HAL_PWREx_EnableOverDrive+0x2a>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800d568:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800d56a:	4d0c      	ldr	r5, [pc, #48]	; (800d59c <HAL_PWREx_EnableOverDrive+0x70>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800d56c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d570:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800d572:	f7fa fe3d 	bl	80081f0 <HAL_GetTick>
 800d576:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800d578:	e005      	b.n	800d586 <HAL_PWREx_EnableOverDrive+0x5a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800d57a:	f7fa fe39 	bl	80081f0 <HAL_GetTick>
 800d57e:	1b00      	subs	r0, r0, r4
 800d580:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800d584:	d805      	bhi.n	800d592 <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800d586:	686b      	ldr	r3, [r5, #4]
 800d588:	039b      	lsls	r3, r3, #14
 800d58a:	d5f6      	bpl.n	800d57a <HAL_PWREx_EnableOverDrive+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 800d58c:	2000      	movs	r0, #0
}
 800d58e:	b003      	add	sp, #12
 800d590:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 800d592:	2003      	movs	r0, #3
}
 800d594:	b003      	add	sp, #12
 800d596:	bd30      	pop	{r4, r5, pc}
 800d598:	40023800 	.word	0x40023800
 800d59c:	40007000 	.word	0x40007000

0800d5a0 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d5a0:	2800      	cmp	r0, #0
 800d5a2:	f000 828c 	beq.w	800dabe <HAL_RCC_OscConfig+0x51e>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800d5a6:	6803      	ldr	r3, [r0, #0]
 800d5a8:	2b0f      	cmp	r3, #15
{
 800d5aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5ae:	4604      	mov	r4, r0
 800d5b0:	b082      	sub	sp, #8
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800d5b2:	f200 8123 	bhi.w	800d7fc <HAL_RCC_OscConfig+0x25c>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d5b6:	07dd      	lsls	r5, r3, #31
 800d5b8:	d534      	bpl.n	800d624 <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800d5ba:	6863      	ldr	r3, [r4, #4]
 800d5bc:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 800d5c0:	d003      	beq.n	800d5ca <HAL_RCC_OscConfig+0x2a>
 800d5c2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d5c6:	f040 8175 	bne.w	800d8b4 <HAL_RCC_OscConfig+0x314>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800d5ca:	4aa3      	ldr	r2, [pc, #652]	; (800d858 <HAL_RCC_OscConfig+0x2b8>)
 800d5cc:	6893      	ldr	r3, [r2, #8]
 800d5ce:	f003 030c 	and.w	r3, r3, #12
 800d5d2:	2b04      	cmp	r3, #4
 800d5d4:	d01d      	beq.n	800d612 <HAL_RCC_OscConfig+0x72>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d5d6:	6893      	ldr	r3, [r2, #8]
 800d5d8:	f003 030c 	and.w	r3, r3, #12
 800d5dc:	2b08      	cmp	r3, #8
 800d5de:	d015      	beq.n	800d60c <HAL_RCC_OscConfig+0x6c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d5e0:	6863      	ldr	r3, [r4, #4]
 800d5e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d5e6:	f000 816b 	beq.w	800d8c0 <HAL_RCC_OscConfig+0x320>
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	f000 819c 	beq.w	800d928 <HAL_RCC_OscConfig+0x388>
 800d5f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d5f4:	4b98      	ldr	r3, [pc, #608]	; (800d858 <HAL_RCC_OscConfig+0x2b8>)
 800d5f6:	681a      	ldr	r2, [r3, #0]
 800d5f8:	f000 822d 	beq.w	800da56 <HAL_RCC_OscConfig+0x4b6>
 800d5fc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800d600:	601a      	str	r2, [r3, #0]
 800d602:	681a      	ldr	r2, [r3, #0]
 800d604:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800d608:	601a      	str	r2, [r3, #0]
 800d60a:	e15e      	b.n	800d8ca <HAL_RCC_OscConfig+0x32a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d60c:	6853      	ldr	r3, [r2, #4]
 800d60e:	0258      	lsls	r0, r3, #9
 800d610:	d5e6      	bpl.n	800d5e0 <HAL_RCC_OscConfig+0x40>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d612:	4b91      	ldr	r3, [pc, #580]	; (800d858 <HAL_RCC_OscConfig+0x2b8>)
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	0399      	lsls	r1, r3, #14
 800d618:	d503      	bpl.n	800d622 <HAL_RCC_OscConfig+0x82>
 800d61a:	6863      	ldr	r3, [r4, #4]
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	f000 80ff 	beq.w	800d820 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d622:	6823      	ldr	r3, [r4, #0]
 800d624:	079f      	lsls	r7, r3, #30
 800d626:	d531      	bpl.n	800d68c <HAL_RCC_OscConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800d628:	68e3      	ldr	r3, [r4, #12]
 800d62a:	2b01      	cmp	r3, #1
 800d62c:	f200 80fc 	bhi.w	800d828 <HAL_RCC_OscConfig+0x288>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800d630:	6923      	ldr	r3, [r4, #16]
 800d632:	2b1f      	cmp	r3, #31
 800d634:	f200 8101 	bhi.w	800d83a <HAL_RCC_OscConfig+0x29a>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800d638:	4b87      	ldr	r3, [pc, #540]	; (800d858 <HAL_RCC_OscConfig+0x2b8>)
 800d63a:	689a      	ldr	r2, [r3, #8]
 800d63c:	f012 0f0c 	tst.w	r2, #12
 800d640:	f000 80e7 	beq.w	800d812 <HAL_RCC_OscConfig+0x272>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d644:	689a      	ldr	r2, [r3, #8]
 800d646:	f002 020c 	and.w	r2, r2, #12
 800d64a:	2a08      	cmp	r2, #8
 800d64c:	f000 80dd 	beq.w	800d80a <HAL_RCC_OscConfig+0x26a>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800d650:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d652:	4d81      	ldr	r5, [pc, #516]	; (800d858 <HAL_RCC_OscConfig+0x2b8>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800d654:	2b00      	cmp	r3, #0
 800d656:	f000 819d 	beq.w	800d994 <HAL_RCC_OscConfig+0x3f4>
        __HAL_RCC_HSI_ENABLE();
 800d65a:	682b      	ldr	r3, [r5, #0]
 800d65c:	f043 0301 	orr.w	r3, r3, #1
 800d660:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d662:	f7fa fdc5 	bl	80081f0 <HAL_GetTick>
 800d666:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d668:	e005      	b.n	800d676 <HAL_RCC_OscConfig+0xd6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d66a:	f7fa fdc1 	bl	80081f0 <HAL_GetTick>
 800d66e:	1b80      	subs	r0, r0, r6
 800d670:	2802      	cmp	r0, #2
 800d672:	f200 8155 	bhi.w	800d920 <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d676:	682b      	ldr	r3, [r5, #0]
 800d678:	0798      	lsls	r0, r3, #30
 800d67a:	d5f6      	bpl.n	800d66a <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d67c:	682b      	ldr	r3, [r5, #0]
 800d67e:	6922      	ldr	r2, [r4, #16]
 800d680:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800d684:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800d688:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d68a:	6823      	ldr	r3, [r4, #0]
 800d68c:	071a      	lsls	r2, r3, #28
 800d68e:	d42a      	bmi.n	800d6e6 <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d690:	075e      	lsls	r6, r3, #29
 800d692:	d544      	bpl.n	800d71e <HAL_RCC_OscConfig+0x17e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800d694:	68a3      	ldr	r3, [r4, #8]
 800d696:	2b01      	cmp	r3, #1
 800d698:	d906      	bls.n	800d6a8 <HAL_RCC_OscConfig+0x108>
 800d69a:	2b05      	cmp	r3, #5
 800d69c:	d004      	beq.n	800d6a8 <HAL_RCC_OscConfig+0x108>
 800d69e:	f240 2106 	movw	r1, #518	; 0x206
 800d6a2:	486e      	ldr	r0, [pc, #440]	; (800d85c <HAL_RCC_OscConfig+0x2bc>)
 800d6a4:	f7f7 fca2 	bl	8004fec <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d6a8:	4b6b      	ldr	r3, [pc, #428]	; (800d858 <HAL_RCC_OscConfig+0x2b8>)
 800d6aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d6ac:	00d5      	lsls	r5, r2, #3
 800d6ae:	f140 80ec 	bpl.w	800d88a <HAL_RCC_OscConfig+0x2ea>
  FlagStatus pwrclkchanged = RESET;
 800d6b2:	2500      	movs	r5, #0
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d6b4:	4e6a      	ldr	r6, [pc, #424]	; (800d860 <HAL_RCC_OscConfig+0x2c0>)
 800d6b6:	6833      	ldr	r3, [r6, #0]
 800d6b8:	05d8      	lsls	r0, r3, #23
 800d6ba:	f140 8121 	bpl.w	800d900 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d6be:	68a3      	ldr	r3, [r4, #8]
 800d6c0:	2b01      	cmp	r3, #1
 800d6c2:	f000 8179 	beq.w	800d9b8 <HAL_RCC_OscConfig+0x418>
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	f000 8144 	beq.w	800d954 <HAL_RCC_OscConfig+0x3b4>
 800d6cc:	2b05      	cmp	r3, #5
 800d6ce:	4b62      	ldr	r3, [pc, #392]	; (800d858 <HAL_RCC_OscConfig+0x2b8>)
 800d6d0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800d6d2:	f000 81c8 	beq.w	800da66 <HAL_RCC_OscConfig+0x4c6>
 800d6d6:	f022 0201 	bic.w	r2, r2, #1
 800d6da:	671a      	str	r2, [r3, #112]	; 0x70
 800d6dc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800d6de:	f022 0204 	bic.w	r2, r2, #4
 800d6e2:	671a      	str	r2, [r3, #112]	; 0x70
 800d6e4:	e16d      	b.n	800d9c2 <HAL_RCC_OscConfig+0x422>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800d6e6:	6963      	ldr	r3, [r4, #20]
 800d6e8:	2b01      	cmp	r3, #1
 800d6ea:	f200 80c4 	bhi.w	800d876 <HAL_RCC_OscConfig+0x2d6>
      __HAL_RCC_LSI_ENABLE();
 800d6ee:	4d5a      	ldr	r5, [pc, #360]	; (800d858 <HAL_RCC_OscConfig+0x2b8>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	f000 80a8 	beq.w	800d846 <HAL_RCC_OscConfig+0x2a6>
      __HAL_RCC_LSI_ENABLE();
 800d6f6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800d6f8:	f043 0301 	orr.w	r3, r3, #1
 800d6fc:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800d6fe:	f7fa fd77 	bl	80081f0 <HAL_GetTick>
 800d702:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d704:	e005      	b.n	800d712 <HAL_RCC_OscConfig+0x172>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d706:	f7fa fd73 	bl	80081f0 <HAL_GetTick>
 800d70a:	1b80      	subs	r0, r0, r6
 800d70c:	2802      	cmp	r0, #2
 800d70e:	f200 8107 	bhi.w	800d920 <HAL_RCC_OscConfig+0x380>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d712:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800d714:	079b      	lsls	r3, r3, #30
 800d716:	d5f6      	bpl.n	800d706 <HAL_RCC_OscConfig+0x166>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d718:	6823      	ldr	r3, [r4, #0]
 800d71a:	075e      	lsls	r6, r3, #29
 800d71c:	d4ba      	bmi.n	800d694 <HAL_RCC_OscConfig+0xf4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800d71e:	69a0      	ldr	r0, [r4, #24]
 800d720:	2802      	cmp	r0, #2
 800d722:	f200 80bd 	bhi.w	800d8a0 <HAL_RCC_OscConfig+0x300>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d726:	2800      	cmp	r0, #0
 800d728:	d064      	beq.n	800d7f4 <HAL_RCC_OscConfig+0x254>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800d72a:	4d4b      	ldr	r5, [pc, #300]	; (800d858 <HAL_RCC_OscConfig+0x2b8>)
 800d72c:	68ab      	ldr	r3, [r5, #8]
 800d72e:	f003 030c 	and.w	r3, r3, #12
 800d732:	2b08      	cmp	r3, #8
 800d734:	f000 8158 	beq.w	800d9e8 <HAL_RCC_OscConfig+0x448>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d738:	2802      	cmp	r0, #2
 800d73a:	f040 81ae 	bne.w	800da9a <HAL_RCC_OscConfig+0x4fa>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800d73e:	69e3      	ldr	r3, [r4, #28]
 800d740:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 800d744:	f040 81a3 	bne.w	800da8e <HAL_RCC_OscConfig+0x4ee>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800d748:	6a23      	ldr	r3, [r4, #32]
 800d74a:	3b02      	subs	r3, #2
 800d74c:	2b3d      	cmp	r3, #61	; 0x3d
 800d74e:	f200 8198 	bhi.w	800da82 <HAL_RCC_OscConfig+0x4e2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800d752:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d754:	3b32      	subs	r3, #50	; 0x32
 800d756:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800d75a:	f200 818c 	bhi.w	800da76 <HAL_RCC_OscConfig+0x4d6>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800d75e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d760:	2b08      	cmp	r3, #8
 800d762:	f200 8172 	bhi.w	800da4a <HAL_RCC_OscConfig+0x4aa>
 800d766:	f44f 72aa 	mov.w	r2, #340	; 0x154
 800d76a:	fa22 f303 	lsr.w	r3, r2, r3
 800d76e:	07d8      	lsls	r0, r3, #31
 800d770:	f140 816b 	bpl.w	800da4a <HAL_RCC_OscConfig+0x4aa>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800d774:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800d776:	3b02      	subs	r3, #2
 800d778:	2b0d      	cmp	r3, #13
 800d77a:	f200 81a8 	bhi.w	800dace <HAL_RCC_OscConfig+0x52e>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800d77e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800d780:	3b02      	subs	r3, #2
 800d782:	2b05      	cmp	r3, #5
 800d784:	f200 819d 	bhi.w	800dac2 <HAL_RCC_OscConfig+0x522>
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d788:	4d33      	ldr	r5, [pc, #204]	; (800d858 <HAL_RCC_OscConfig+0x2b8>)
 800d78a:	682b      	ldr	r3, [r5, #0]
 800d78c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d790:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d792:	f7fa fd2d 	bl	80081f0 <HAL_GetTick>
 800d796:	4606      	mov	r6, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d798:	e005      	b.n	800d7a6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d79a:	f7fa fd29 	bl	80081f0 <HAL_GetTick>
 800d79e:	1b80      	subs	r0, r0, r6
 800d7a0:	2802      	cmp	r0, #2
 800d7a2:	f200 80bd 	bhi.w	800d920 <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d7a6:	682b      	ldr	r3, [r5, #0]
 800d7a8:	0199      	lsls	r1, r3, #6
 800d7aa:	d4f6      	bmi.n	800d79a <HAL_RCC_OscConfig+0x1fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d7ac:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 800d7b0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800d7b2:	430b      	orrs	r3, r1
 800d7b4:	6b21      	ldr	r1, [r4, #48]	; 0x30

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d7b6:	4e28      	ldr	r6, [pc, #160]	; (800d858 <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d7b8:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800d7bc:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	; 0x28
 800d7c0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800d7c4:	0852      	lsrs	r2, r2, #1
 800d7c6:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800d7ca:	3a01      	subs	r2, #1
 800d7cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d7d0:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800d7d2:	682b      	ldr	r3, [r5, #0]
 800d7d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d7d8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800d7da:	f7fa fd09 	bl	80081f0 <HAL_GetTick>
 800d7de:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d7e0:	e005      	b.n	800d7ee <HAL_RCC_OscConfig+0x24e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d7e2:	f7fa fd05 	bl	80081f0 <HAL_GetTick>
 800d7e6:	1b00      	subs	r0, r0, r4
 800d7e8:	2802      	cmp	r0, #2
 800d7ea:	f200 8099 	bhi.w	800d920 <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d7ee:	6833      	ldr	r3, [r6, #0]
 800d7f0:	019a      	lsls	r2, r3, #6
 800d7f2:	d5f6      	bpl.n	800d7e2 <HAL_RCC_OscConfig+0x242>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 800d7f4:	2000      	movs	r0, #0
}
 800d7f6:	b002      	add	sp, #8
 800d7f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800d7fc:	f240 1163 	movw	r1, #355	; 0x163
 800d800:	4816      	ldr	r0, [pc, #88]	; (800d85c <HAL_RCC_OscConfig+0x2bc>)
 800d802:	f7f7 fbf3 	bl	8004fec <assert_failed>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d806:	6823      	ldr	r3, [r4, #0]
 800d808:	e6d5      	b.n	800d5b6 <HAL_RCC_OscConfig+0x16>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d80a:	685b      	ldr	r3, [r3, #4]
 800d80c:	025e      	lsls	r6, r3, #9
 800d80e:	f53f af1f 	bmi.w	800d650 <HAL_RCC_OscConfig+0xb0>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d812:	4b11      	ldr	r3, [pc, #68]	; (800d858 <HAL_RCC_OscConfig+0x2b8>)
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	079d      	lsls	r5, r3, #30
 800d818:	d565      	bpl.n	800d8e6 <HAL_RCC_OscConfig+0x346>
 800d81a:	68e3      	ldr	r3, [r4, #12]
 800d81c:	2b01      	cmp	r3, #1
 800d81e:	d062      	beq.n	800d8e6 <HAL_RCC_OscConfig+0x346>
        return HAL_ERROR;
 800d820:	2001      	movs	r0, #1
}
 800d822:	b002      	add	sp, #8
 800d824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800d828:	f240 119b 	movw	r1, #411	; 0x19b
 800d82c:	480b      	ldr	r0, [pc, #44]	; (800d85c <HAL_RCC_OscConfig+0x2bc>)
 800d82e:	f7f7 fbdd 	bl	8004fec <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800d832:	6923      	ldr	r3, [r4, #16]
 800d834:	2b1f      	cmp	r3, #31
 800d836:	f67f aeff 	bls.w	800d638 <HAL_RCC_OscConfig+0x98>
 800d83a:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 800d83e:	4807      	ldr	r0, [pc, #28]	; (800d85c <HAL_RCC_OscConfig+0x2bc>)
 800d840:	f7f7 fbd4 	bl	8004fec <assert_failed>
 800d844:	e6f8      	b.n	800d638 <HAL_RCC_OscConfig+0x98>
      __HAL_RCC_LSI_DISABLE();
 800d846:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800d848:	f023 0301 	bic.w	r3, r3, #1
 800d84c:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800d84e:	f7fa fccf 	bl	80081f0 <HAL_GetTick>
 800d852:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d854:	e00b      	b.n	800d86e <HAL_RCC_OscConfig+0x2ce>
 800d856:	bf00      	nop
 800d858:	40023800 	.word	0x40023800
 800d85c:	0802cbb0 	.word	0x0802cbb0
 800d860:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d864:	f7fa fcc4 	bl	80081f0 <HAL_GetTick>
 800d868:	1b80      	subs	r0, r0, r6
 800d86a:	2802      	cmp	r0, #2
 800d86c:	d858      	bhi.n	800d920 <HAL_RCC_OscConfig+0x380>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d86e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800d870:	079f      	lsls	r7, r3, #30
 800d872:	d4f7      	bmi.n	800d864 <HAL_RCC_OscConfig+0x2c4>
 800d874:	e750      	b.n	800d718 <HAL_RCC_OscConfig+0x178>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800d876:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 800d87a:	4898      	ldr	r0, [pc, #608]	; (800dadc <HAL_RCC_OscConfig+0x53c>)
 800d87c:	f7f7 fbb6 	bl	8004fec <assert_failed>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800d880:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 800d882:	4d97      	ldr	r5, [pc, #604]	; (800dae0 <HAL_RCC_OscConfig+0x540>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800d884:	2b00      	cmp	r3, #0
 800d886:	d0de      	beq.n	800d846 <HAL_RCC_OscConfig+0x2a6>
 800d888:	e735      	b.n	800d6f6 <HAL_RCC_OscConfig+0x156>
      __HAL_RCC_PWR_CLK_ENABLE();
 800d88a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 800d88c:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800d88e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800d892:	641a      	str	r2, [r3, #64]	; 0x40
 800d894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d89a:	9301      	str	r3, [sp, #4]
 800d89c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800d89e:	e709      	b.n	800d6b4 <HAL_RCC_OscConfig+0x114>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800d8a0:	488e      	ldr	r0, [pc, #568]	; (800dadc <HAL_RCC_OscConfig+0x53c>)
 800d8a2:	f240 214a 	movw	r1, #586	; 0x24a
 800d8a6:	f7f7 fba1 	bl	8004fec <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d8aa:	69a0      	ldr	r0, [r4, #24]
 800d8ac:	2800      	cmp	r0, #0
 800d8ae:	f47f af3c 	bne.w	800d72a <HAL_RCC_OscConfig+0x18a>
 800d8b2:	e79f      	b.n	800d7f4 <HAL_RCC_OscConfig+0x254>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800d8b4:	f240 1169 	movw	r1, #361	; 0x169
 800d8b8:	4888      	ldr	r0, [pc, #544]	; (800dadc <HAL_RCC_OscConfig+0x53c>)
 800d8ba:	f7f7 fb97 	bl	8004fec <assert_failed>
 800d8be:	e684      	b.n	800d5ca <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d8c0:	4a87      	ldr	r2, [pc, #540]	; (800dae0 <HAL_RCC_OscConfig+0x540>)
 800d8c2:	6813      	ldr	r3, [r2, #0]
 800d8c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d8c8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800d8ca:	f7fa fc91 	bl	80081f0 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d8ce:	4e84      	ldr	r6, [pc, #528]	; (800dae0 <HAL_RCC_OscConfig+0x540>)
        tickstart = HAL_GetTick();
 800d8d0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d8d2:	e004      	b.n	800d8de <HAL_RCC_OscConfig+0x33e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d8d4:	f7fa fc8c 	bl	80081f0 <HAL_GetTick>
 800d8d8:	1b40      	subs	r0, r0, r5
 800d8da:	2864      	cmp	r0, #100	; 0x64
 800d8dc:	d820      	bhi.n	800d920 <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d8de:	6833      	ldr	r3, [r6, #0]
 800d8e0:	039a      	lsls	r2, r3, #14
 800d8e2:	d5f7      	bpl.n	800d8d4 <HAL_RCC_OscConfig+0x334>
 800d8e4:	e69d      	b.n	800d622 <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d8e6:	4a7e      	ldr	r2, [pc, #504]	; (800dae0 <HAL_RCC_OscConfig+0x540>)
 800d8e8:	6921      	ldr	r1, [r4, #16]
 800d8ea:	6813      	ldr	r3, [r2, #0]
 800d8ec:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800d8f0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800d8f4:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d8f6:	6823      	ldr	r3, [r4, #0]
 800d8f8:	071a      	lsls	r2, r3, #28
 800d8fa:	f57f aec9 	bpl.w	800d690 <HAL_RCC_OscConfig+0xf0>
 800d8fe:	e6f2      	b.n	800d6e6 <HAL_RCC_OscConfig+0x146>
      PWR->CR1 |= PWR_CR1_DBP;
 800d900:	6833      	ldr	r3, [r6, #0]
 800d902:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d906:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800d908:	f7fa fc72 	bl	80081f0 <HAL_GetTick>
 800d90c:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d90e:	6833      	ldr	r3, [r6, #0]
 800d910:	05d9      	lsls	r1, r3, #23
 800d912:	f53f aed4 	bmi.w	800d6be <HAL_RCC_OscConfig+0x11e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d916:	f7fa fc6b 	bl	80081f0 <HAL_GetTick>
 800d91a:	1bc0      	subs	r0, r0, r7
 800d91c:	2864      	cmp	r0, #100	; 0x64
 800d91e:	d9f6      	bls.n	800d90e <HAL_RCC_OscConfig+0x36e>
            return HAL_TIMEOUT;
 800d920:	2003      	movs	r0, #3
}
 800d922:	b002      	add	sp, #8
 800d924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d928:	4d6d      	ldr	r5, [pc, #436]	; (800dae0 <HAL_RCC_OscConfig+0x540>)
 800d92a:	682b      	ldr	r3, [r5, #0]
 800d92c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d930:	602b      	str	r3, [r5, #0]
 800d932:	682b      	ldr	r3, [r5, #0]
 800d934:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d938:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800d93a:	f7fa fc59 	bl	80081f0 <HAL_GetTick>
 800d93e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d940:	e004      	b.n	800d94c <HAL_RCC_OscConfig+0x3ac>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d942:	f7fa fc55 	bl	80081f0 <HAL_GetTick>
 800d946:	1b80      	subs	r0, r0, r6
 800d948:	2864      	cmp	r0, #100	; 0x64
 800d94a:	d8e9      	bhi.n	800d920 <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d94c:	682b      	ldr	r3, [r5, #0]
 800d94e:	039b      	lsls	r3, r3, #14
 800d950:	d4f7      	bmi.n	800d942 <HAL_RCC_OscConfig+0x3a2>
 800d952:	e666      	b.n	800d622 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d954:	4e62      	ldr	r6, [pc, #392]	; (800dae0 <HAL_RCC_OscConfig+0x540>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d956:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d95a:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800d95c:	f023 0301 	bic.w	r3, r3, #1
 800d960:	6733      	str	r3, [r6, #112]	; 0x70
 800d962:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800d964:	f023 0304 	bic.w	r3, r3, #4
 800d968:	6733      	str	r3, [r6, #112]	; 0x70
      tickstart = HAL_GetTick();
 800d96a:	f7fa fc41 	bl	80081f0 <HAL_GetTick>
 800d96e:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d970:	e004      	b.n	800d97c <HAL_RCC_OscConfig+0x3dc>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d972:	f7fa fc3d 	bl	80081f0 <HAL_GetTick>
 800d976:	1bc0      	subs	r0, r0, r7
 800d978:	4540      	cmp	r0, r8
 800d97a:	d8d1      	bhi.n	800d920 <HAL_RCC_OscConfig+0x380>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d97c:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800d97e:	079b      	lsls	r3, r3, #30
 800d980:	d4f7      	bmi.n	800d972 <HAL_RCC_OscConfig+0x3d2>
    if (pwrclkchanged == SET)
 800d982:	2d00      	cmp	r5, #0
 800d984:	f43f aecb 	beq.w	800d71e <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_PWR_CLK_DISABLE();
 800d988:	4a55      	ldr	r2, [pc, #340]	; (800dae0 <HAL_RCC_OscConfig+0x540>)
 800d98a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800d98c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d990:	6413      	str	r3, [r2, #64]	; 0x40
 800d992:	e6c4      	b.n	800d71e <HAL_RCC_OscConfig+0x17e>
        __HAL_RCC_HSI_DISABLE();
 800d994:	682b      	ldr	r3, [r5, #0]
 800d996:	f023 0301 	bic.w	r3, r3, #1
 800d99a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800d99c:	f7fa fc28 	bl	80081f0 <HAL_GetTick>
 800d9a0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d9a2:	e004      	b.n	800d9ae <HAL_RCC_OscConfig+0x40e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d9a4:	f7fa fc24 	bl	80081f0 <HAL_GetTick>
 800d9a8:	1b80      	subs	r0, r0, r6
 800d9aa:	2802      	cmp	r0, #2
 800d9ac:	d8b8      	bhi.n	800d920 <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d9ae:	682b      	ldr	r3, [r5, #0]
 800d9b0:	0799      	lsls	r1, r3, #30
 800d9b2:	d4f7      	bmi.n	800d9a4 <HAL_RCC_OscConfig+0x404>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d9b4:	6823      	ldr	r3, [r4, #0]
 800d9b6:	e669      	b.n	800d68c <HAL_RCC_OscConfig+0xec>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d9b8:	4a49      	ldr	r2, [pc, #292]	; (800dae0 <HAL_RCC_OscConfig+0x540>)
 800d9ba:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800d9bc:	f043 0301 	orr.w	r3, r3, #1
 800d9c0:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 800d9c2:	f7fa fc15 	bl	80081f0 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d9c6:	4f46      	ldr	r7, [pc, #280]	; (800dae0 <HAL_RCC_OscConfig+0x540>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d9c8:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800d9cc:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d9ce:	e004      	b.n	800d9da <HAL_RCC_OscConfig+0x43a>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d9d0:	f7fa fc0e 	bl	80081f0 <HAL_GetTick>
 800d9d4:	1b80      	subs	r0, r0, r6
 800d9d6:	4540      	cmp	r0, r8
 800d9d8:	d8a2      	bhi.n	800d920 <HAL_RCC_OscConfig+0x380>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d9da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d9dc:	079a      	lsls	r2, r3, #30
 800d9de:	d5f7      	bpl.n	800d9d0 <HAL_RCC_OscConfig+0x430>
    if (pwrclkchanged == SET)
 800d9e0:	2d00      	cmp	r5, #0
 800d9e2:	f43f ae9c 	beq.w	800d71e <HAL_RCC_OscConfig+0x17e>
 800d9e6:	e7cf      	b.n	800d988 <HAL_RCC_OscConfig+0x3e8>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d9e8:	2801      	cmp	r0, #1
      pll_config = RCC->PLLCFGR;
 800d9ea:	686a      	ldr	r2, [r5, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d9ec:	f43f af03 	beq.w	800d7f6 <HAL_RCC_OscConfig+0x256>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d9f0:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d9f4:	69e1      	ldr	r1, [r4, #28]
 800d9f6:	428b      	cmp	r3, r1
 800d9f8:	f47f af12 	bne.w	800d820 <HAL_RCC_OscConfig+0x280>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d9fc:	f002 033f 	and.w	r3, r2, #63	; 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800da00:	6a21      	ldr	r1, [r4, #32]
 800da02:	428b      	cmp	r3, r1
 800da04:	f47f af0c 	bne.w	800d820 <HAL_RCC_OscConfig+0x280>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800da08:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800da0c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800da0e:	4013      	ands	r3, r2
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800da10:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 800da14:	f47f af04 	bne.w	800d820 <HAL_RCC_OscConfig+0x280>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800da18:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800da1a:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 800da1e:	085b      	lsrs	r3, r3, #1
 800da20:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800da22:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 800da26:	f47f aefb 	bne.w	800d820 <HAL_RCC_OscConfig+0x280>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800da2a:	f002 6370 	and.w	r3, r2, #251658240	; 0xf000000
 800da2e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800da30:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 800da34:	f47f aef4 	bne.w	800d820 <HAL_RCC_OscConfig+0x280>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800da38:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800da3a:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800da3e:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
  return HAL_OK;
 800da42:	bf14      	ite	ne
 800da44:	2001      	movne	r0, #1
 800da46:	2000      	moveq	r0, #0
 800da48:	e6d5      	b.n	800d7f6 <HAL_RCC_OscConfig+0x256>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800da4a:	f240 2156 	movw	r1, #598	; 0x256
 800da4e:	4823      	ldr	r0, [pc, #140]	; (800dadc <HAL_RCC_OscConfig+0x53c>)
 800da50:	f7f7 facc 	bl	8004fec <assert_failed>
 800da54:	e68e      	b.n	800d774 <HAL_RCC_OscConfig+0x1d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800da56:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800da5a:	601a      	str	r2, [r3, #0]
 800da5c:	681a      	ldr	r2, [r3, #0]
 800da5e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800da62:	601a      	str	r2, [r3, #0]
 800da64:	e731      	b.n	800d8ca <HAL_RCC_OscConfig+0x32a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800da66:	f042 0204 	orr.w	r2, r2, #4
 800da6a:	671a      	str	r2, [r3, #112]	; 0x70
 800da6c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800da6e:	f042 0201 	orr.w	r2, r2, #1
 800da72:	671a      	str	r2, [r3, #112]	; 0x70
 800da74:	e7a5      	b.n	800d9c2 <HAL_RCC_OscConfig+0x422>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800da76:	f240 2155 	movw	r1, #597	; 0x255
 800da7a:	4818      	ldr	r0, [pc, #96]	; (800dadc <HAL_RCC_OscConfig+0x53c>)
 800da7c:	f7f7 fab6 	bl	8004fec <assert_failed>
 800da80:	e66d      	b.n	800d75e <HAL_RCC_OscConfig+0x1be>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800da82:	f44f 7115 	mov.w	r1, #596	; 0x254
 800da86:	4815      	ldr	r0, [pc, #84]	; (800dadc <HAL_RCC_OscConfig+0x53c>)
 800da88:	f7f7 fab0 	bl	8004fec <assert_failed>
 800da8c:	e661      	b.n	800d752 <HAL_RCC_OscConfig+0x1b2>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800da8e:	f240 2153 	movw	r1, #595	; 0x253
 800da92:	4812      	ldr	r0, [pc, #72]	; (800dadc <HAL_RCC_OscConfig+0x53c>)
 800da94:	f7f7 faaa 	bl	8004fec <assert_failed>
 800da98:	e656      	b.n	800d748 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_PLL_DISABLE();
 800da9a:	682b      	ldr	r3, [r5, #0]
 800da9c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800daa0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800daa2:	f7fa fba5 	bl	80081f0 <HAL_GetTick>
 800daa6:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800daa8:	e005      	b.n	800dab6 <HAL_RCC_OscConfig+0x516>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800daaa:	f7fa fba1 	bl	80081f0 <HAL_GetTick>
 800daae:	1b00      	subs	r0, r0, r4
 800dab0:	2802      	cmp	r0, #2
 800dab2:	f63f af35 	bhi.w	800d920 <HAL_RCC_OscConfig+0x380>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800dab6:	682b      	ldr	r3, [r5, #0]
 800dab8:	019b      	lsls	r3, r3, #6
 800daba:	d4f6      	bmi.n	800daaa <HAL_RCC_OscConfig+0x50a>
 800dabc:	e69a      	b.n	800d7f4 <HAL_RCC_OscConfig+0x254>
    return HAL_ERROR;
 800dabe:	2001      	movs	r0, #1
}
 800dac0:	4770      	bx	lr
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800dac2:	f240 2159 	movw	r1, #601	; 0x259
 800dac6:	4805      	ldr	r0, [pc, #20]	; (800dadc <HAL_RCC_OscConfig+0x53c>)
 800dac8:	f7f7 fa90 	bl	8004fec <assert_failed>
 800dacc:	e65c      	b.n	800d788 <HAL_RCC_OscConfig+0x1e8>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800dace:	f240 2157 	movw	r1, #599	; 0x257
 800dad2:	4802      	ldr	r0, [pc, #8]	; (800dadc <HAL_RCC_OscConfig+0x53c>)
 800dad4:	f7f7 fa8a 	bl	8004fec <assert_failed>
 800dad8:	e651      	b.n	800d77e <HAL_RCC_OscConfig+0x1de>
 800dada:	bf00      	nop
 800dadc:	0802cbb0 	.word	0x0802cbb0
 800dae0:	40023800 	.word	0x40023800

0800dae4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800dae4:	4916      	ldr	r1, [pc, #88]	; (800db40 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 800dae6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800dae8:	688b      	ldr	r3, [r1, #8]
 800daea:	f003 030c 	and.w	r3, r3, #12
 800daee:	2b04      	cmp	r3, #4
 800daf0:	d01b      	beq.n	800db2a <HAL_RCC_GetSysClockFreq+0x46>
 800daf2:	2b08      	cmp	r3, #8
 800daf4:	d117      	bne.n	800db26 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800daf6:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800daf8:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800dafa:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800dafe:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800db00:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 800db04:	d113      	bne.n	800db2e <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800db06:	480f      	ldr	r0, [pc, #60]	; (800db44 <HAL_RCC_GetSysClockFreq+0x60>)
 800db08:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800db0c:	fba1 0100 	umull	r0, r1, r1, r0
 800db10:	f7f2 fc4e 	bl	80003b0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800db14:	4b0a      	ldr	r3, [pc, #40]	; (800db40 <HAL_RCC_GetSysClockFreq+0x5c>)
 800db16:	685b      	ldr	r3, [r3, #4]
 800db18:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800db1c:	3301      	adds	r3, #1
 800db1e:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 800db20:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800db24:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 800db26:	4807      	ldr	r0, [pc, #28]	; (800db44 <HAL_RCC_GetSysClockFreq+0x60>)
}
 800db28:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800db2a:	4807      	ldr	r0, [pc, #28]	; (800db48 <HAL_RCC_GetSysClockFreq+0x64>)
}
 800db2c:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800db2e:	4806      	ldr	r0, [pc, #24]	; (800db48 <HAL_RCC_GetSysClockFreq+0x64>)
 800db30:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800db34:	2300      	movs	r3, #0
 800db36:	fba1 0100 	umull	r0, r1, r1, r0
 800db3a:	f7f2 fc39 	bl	80003b0 <__aeabi_uldivmod>
 800db3e:	e7e9      	b.n	800db14 <HAL_RCC_GetSysClockFreq+0x30>
 800db40:	40023800 	.word	0x40023800
 800db44:	00f42400 	.word	0x00f42400
 800db48:	007a1200 	.word	0x007a1200

0800db4c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800db4c:	2800      	cmp	r0, #0
 800db4e:	f000 80f6 	beq.w	800dd3e <HAL_RCC_ClockConfig+0x1f2>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800db52:	6803      	ldr	r3, [r0, #0]
 800db54:	3b01      	subs	r3, #1
 800db56:	2b0e      	cmp	r3, #14
{
 800db58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db5c:	4604      	mov	r4, r0
 800db5e:	460d      	mov	r5, r1
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800db60:	f200 80d6 	bhi.w	800dd10 <HAL_RCC_ClockConfig+0x1c4>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800db64:	2d0f      	cmp	r5, #15
 800db66:	f200 80c3 	bhi.w	800dcf0 <HAL_RCC_ClockConfig+0x1a4>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800db6a:	4a81      	ldr	r2, [pc, #516]	; (800dd70 <HAL_RCC_ClockConfig+0x224>)
 800db6c:	6813      	ldr	r3, [r2, #0]
 800db6e:	f003 030f 	and.w	r3, r3, #15
 800db72:	42ab      	cmp	r3, r5
 800db74:	d36f      	bcc.n	800dc56 <HAL_RCC_ClockConfig+0x10a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800db76:	6823      	ldr	r3, [r4, #0]
 800db78:	0798      	lsls	r0, r3, #30
 800db7a:	d530      	bpl.n	800dbde <HAL_RCC_ClockConfig+0x92>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800db7c:	0759      	lsls	r1, r3, #29
 800db7e:	d504      	bpl.n	800db8a <HAL_RCC_ClockConfig+0x3e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800db80:	497c      	ldr	r1, [pc, #496]	; (800dd74 <HAL_RCC_ClockConfig+0x228>)
 800db82:	688a      	ldr	r2, [r1, #8]
 800db84:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800db88:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800db8a:	071a      	lsls	r2, r3, #28
 800db8c:	d504      	bpl.n	800db98 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800db8e:	4979      	ldr	r1, [pc, #484]	; (800dd74 <HAL_RCC_ClockConfig+0x228>)
 800db90:	688a      	ldr	r2, [r1, #8]
 800db92:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 800db96:	608a      	str	r2, [r1, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800db98:	68a1      	ldr	r1, [r4, #8]
 800db9a:	f021 0220 	bic.w	r2, r1, #32
 800db9e:	f021 0080 	bic.w	r0, r1, #128	; 0x80
 800dba2:	2a90      	cmp	r2, #144	; 0x90
 800dba4:	bf18      	it	ne
 800dba6:	2800      	cmpne	r0, #0
 800dba8:	f021 0040 	bic.w	r0, r1, #64	; 0x40
 800dbac:	bf14      	ite	ne
 800dbae:	2201      	movne	r2, #1
 800dbb0:	2200      	moveq	r2, #0
 800dbb2:	29f0      	cmp	r1, #240	; 0xf0
 800dbb4:	bf0c      	ite	eq
 800dbb6:	2200      	moveq	r2, #0
 800dbb8:	f002 0201 	andne.w	r2, r2, #1
 800dbbc:	28a0      	cmp	r0, #160	; 0xa0
 800dbbe:	bf0c      	ite	eq
 800dbc0:	2200      	moveq	r2, #0
 800dbc2:	f002 0201 	andne.w	r2, r2, #1
 800dbc6:	b122      	cbz	r2, 800dbd2 <HAL_RCC_ClockConfig+0x86>
 800dbc8:	f021 0210 	bic.w	r2, r1, #16
 800dbcc:	2ac0      	cmp	r2, #192	; 0xc0
 800dbce:	f040 80b8 	bne.w	800dd42 <HAL_RCC_ClockConfig+0x1f6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800dbd2:	4868      	ldr	r0, [pc, #416]	; (800dd74 <HAL_RCC_ClockConfig+0x228>)
 800dbd4:	6882      	ldr	r2, [r0, #8]
 800dbd6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800dbda:	4311      	orrs	r1, r2
 800dbdc:	6081      	str	r1, [r0, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800dbde:	07df      	lsls	r7, r3, #31
 800dbe0:	d526      	bpl.n	800dc30 <HAL_RCC_ClockConfig+0xe4>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800dbe2:	6863      	ldr	r3, [r4, #4]
 800dbe4:	2b02      	cmp	r3, #2
 800dbe6:	f200 80a1 	bhi.w	800dd2c <HAL_RCC_ClockConfig+0x1e0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dbea:	4a62      	ldr	r2, [pc, #392]	; (800dd74 <HAL_RCC_ClockConfig+0x228>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dbec:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dbee:	6812      	ldr	r2, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dbf0:	f000 8098 	beq.w	800dd24 <HAL_RCC_ClockConfig+0x1d8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800dbf4:	2b02      	cmp	r3, #2
 800dbf6:	f000 8091 	beq.w	800dd1c <HAL_RCC_ClockConfig+0x1d0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800dbfa:	0791      	lsls	r1, r2, #30
 800dbfc:	d528      	bpl.n	800dc50 <HAL_RCC_ClockConfig+0x104>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800dbfe:	4e5d      	ldr	r6, [pc, #372]	; (800dd74 <HAL_RCC_ClockConfig+0x228>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dc00:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800dc04:	68b2      	ldr	r2, [r6, #8]
 800dc06:	f022 0203 	bic.w	r2, r2, #3
 800dc0a:	4313      	orrs	r3, r2
 800dc0c:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800dc0e:	f7fa faef 	bl	80081f0 <HAL_GetTick>
 800dc12:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dc14:	e005      	b.n	800dc22 <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dc16:	f7fa faeb 	bl	80081f0 <HAL_GetTick>
 800dc1a:	1bc0      	subs	r0, r0, r7
 800dc1c:	4540      	cmp	r0, r8
 800dc1e:	f200 808c 	bhi.w	800dd3a <HAL_RCC_ClockConfig+0x1ee>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dc22:	68b3      	ldr	r3, [r6, #8]
 800dc24:	6862      	ldr	r2, [r4, #4]
 800dc26:	f003 030c 	and.w	r3, r3, #12
 800dc2a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800dc2e:	d1f2      	bne.n	800dc16 <HAL_RCC_ClockConfig+0xca>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800dc30:	4a4f      	ldr	r2, [pc, #316]	; (800dd70 <HAL_RCC_ClockConfig+0x224>)
 800dc32:	6813      	ldr	r3, [r2, #0]
 800dc34:	f003 030f 	and.w	r3, r3, #15
 800dc38:	42ab      	cmp	r3, r5
 800dc3a:	d91a      	bls.n	800dc72 <HAL_RCC_ClockConfig+0x126>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dc3c:	6813      	ldr	r3, [r2, #0]
 800dc3e:	f023 030f 	bic.w	r3, r3, #15
 800dc42:	432b      	orrs	r3, r5
 800dc44:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dc46:	6813      	ldr	r3, [r2, #0]
 800dc48:	f003 030f 	and.w	r3, r3, #15
 800dc4c:	42ab      	cmp	r3, r5
 800dc4e:	d010      	beq.n	800dc72 <HAL_RCC_ClockConfig+0x126>
    return HAL_ERROR;
 800dc50:	2001      	movs	r0, #1
}
 800dc52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dc56:	6813      	ldr	r3, [r2, #0]
 800dc58:	f023 030f 	bic.w	r3, r3, #15
 800dc5c:	432b      	orrs	r3, r5
 800dc5e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dc60:	6813      	ldr	r3, [r2, #0]
 800dc62:	f003 030f 	and.w	r3, r3, #15
 800dc66:	42ab      	cmp	r3, r5
 800dc68:	d1f2      	bne.n	800dc50 <HAL_RCC_ClockConfig+0x104>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dc6a:	6823      	ldr	r3, [r4, #0]
 800dc6c:	0798      	lsls	r0, r3, #30
 800dc6e:	d485      	bmi.n	800db7c <HAL_RCC_ClockConfig+0x30>
 800dc70:	e7b5      	b.n	800dbde <HAL_RCC_ClockConfig+0x92>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dc72:	6823      	ldr	r3, [r4, #0]
 800dc74:	075a      	lsls	r2, r3, #29
 800dc76:	d512      	bpl.n	800dc9e <HAL_RCC_ClockConfig+0x152>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800dc78:	68e1      	ldr	r1, [r4, #12]
 800dc7a:	f421 5280 	bic.w	r2, r1, #4096	; 0x1000
 800dc7e:	f421 6000 	bic.w	r0, r1, #2048	; 0x800
 800dc82:	f5b0 5fa0 	cmp.w	r0, #5120	; 0x1400
 800dc86:	bf18      	it	ne
 800dc88:	2a00      	cmpne	r2, #0
 800dc8a:	d002      	beq.n	800dc92 <HAL_RCC_ClockConfig+0x146>
 800dc8c:	f5b1 5fc0 	cmp.w	r1, #6144	; 0x1800
 800dc90:	d15f      	bne.n	800dd52 <HAL_RCC_ClockConfig+0x206>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800dc92:	4838      	ldr	r0, [pc, #224]	; (800dd74 <HAL_RCC_ClockConfig+0x228>)
 800dc94:	6882      	ldr	r2, [r0, #8]
 800dc96:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800dc9a:	430a      	orrs	r2, r1
 800dc9c:	6082      	str	r2, [r0, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dc9e:	071b      	lsls	r3, r3, #28
 800dca0:	d513      	bpl.n	800dcca <HAL_RCC_ClockConfig+0x17e>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800dca2:	6922      	ldr	r2, [r4, #16]
 800dca4:	f422 6100 	bic.w	r1, r2, #2048	; 0x800
 800dca8:	f422 5380 	bic.w	r3, r2, #4096	; 0x1000
 800dcac:	f5b1 5fa0 	cmp.w	r1, #5120	; 0x1400
 800dcb0:	bf18      	it	ne
 800dcb2:	2b00      	cmpne	r3, #0
 800dcb4:	d002      	beq.n	800dcbc <HAL_RCC_ClockConfig+0x170>
 800dcb6:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 800dcba:	d152      	bne.n	800dd62 <HAL_RCC_ClockConfig+0x216>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800dcbc:	492d      	ldr	r1, [pc, #180]	; (800dd74 <HAL_RCC_ClockConfig+0x228>)
 800dcbe:	688b      	ldr	r3, [r1, #8]
 800dcc0:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800dcc4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800dcc8:	608b      	str	r3, [r1, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800dcca:	f7ff ff0b 	bl	800dae4 <HAL_RCC_GetSysClockFreq>
 800dcce:	4a29      	ldr	r2, [pc, #164]	; (800dd74 <HAL_RCC_ClockConfig+0x228>)
 800dcd0:	4c29      	ldr	r4, [pc, #164]	; (800dd78 <HAL_RCC_ClockConfig+0x22c>)
 800dcd2:	4603      	mov	r3, r0
 800dcd4:	6892      	ldr	r2, [r2, #8]
  HAL_InitTick(uwTickPrio);
 800dcd6:	4829      	ldr	r0, [pc, #164]	; (800dd7c <HAL_RCC_ClockConfig+0x230>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800dcd8:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800dcdc:	4928      	ldr	r1, [pc, #160]	; (800dd80 <HAL_RCC_ClockConfig+0x234>)
  HAL_InitTick(uwTickPrio);
 800dcde:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800dce0:	5ca2      	ldrb	r2, [r4, r2]
 800dce2:	40d3      	lsrs	r3, r2
 800dce4:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 800dce6:	f7f9 fa65 	bl	80071b4 <HAL_InitTick>
  return HAL_OK;
 800dcea:	2000      	movs	r0, #0
}
 800dcec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_LATENCY(FLatency));
 800dcf0:	f240 21de 	movw	r1, #734	; 0x2de
 800dcf4:	4823      	ldr	r0, [pc, #140]	; (800dd84 <HAL_RCC_ClockConfig+0x238>)
 800dcf6:	f7f7 f979 	bl	8004fec <assert_failed>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800dcfa:	4b1d      	ldr	r3, [pc, #116]	; (800dd70 <HAL_RCC_ClockConfig+0x224>)
      return HAL_ERROR;
 800dcfc:	2001      	movs	r0, #1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800dcfe:	681a      	ldr	r2, [r3, #0]
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dd00:	6819      	ldr	r1, [r3, #0]
 800dd02:	f021 010f 	bic.w	r1, r1, #15
 800dd06:	430d      	orrs	r5, r1
 800dd08:	601d      	str	r5, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dd0a:	681b      	ldr	r3, [r3, #0]
}
 800dd0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800dd10:	f240 21dd 	movw	r1, #733	; 0x2dd
 800dd14:	481b      	ldr	r0, [pc, #108]	; (800dd84 <HAL_RCC_ClockConfig+0x238>)
 800dd16:	f7f7 f969 	bl	8004fec <assert_failed>
 800dd1a:	e723      	b.n	800db64 <HAL_RCC_ClockConfig+0x18>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dd1c:	0190      	lsls	r0, r2, #6
 800dd1e:	f53f af6e 	bmi.w	800dbfe <HAL_RCC_ClockConfig+0xb2>
 800dd22:	e795      	b.n	800dc50 <HAL_RCC_ClockConfig+0x104>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dd24:	0396      	lsls	r6, r2, #14
 800dd26:	f53f af6a 	bmi.w	800dbfe <HAL_RCC_ClockConfig+0xb2>
 800dd2a:	e791      	b.n	800dc50 <HAL_RCC_ClockConfig+0x104>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800dd2c:	f240 3109 	movw	r1, #777	; 0x309
 800dd30:	4814      	ldr	r0, [pc, #80]	; (800dd84 <HAL_RCC_ClockConfig+0x238>)
 800dd32:	f7f7 f95b 	bl	8004fec <assert_failed>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dd36:	6863      	ldr	r3, [r4, #4]
 800dd38:	e757      	b.n	800dbea <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 800dd3a:	2003      	movs	r0, #3
 800dd3c:	e789      	b.n	800dc52 <HAL_RCC_ClockConfig+0x106>
    return HAL_ERROR;
 800dd3e:	2001      	movs	r0, #1
}
 800dd40:	4770      	bx	lr
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800dd42:	f240 3102 	movw	r1, #770	; 0x302
 800dd46:	480f      	ldr	r0, [pc, #60]	; (800dd84 <HAL_RCC_ClockConfig+0x238>)
 800dd48:	f7f7 f950 	bl	8004fec <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800dd4c:	68a1      	ldr	r1, [r4, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800dd4e:	6823      	ldr	r3, [r4, #0]
 800dd50:	e73f      	b.n	800dbd2 <HAL_RCC_ClockConfig+0x86>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800dd52:	f240 3146 	movw	r1, #838	; 0x346
 800dd56:	480b      	ldr	r0, [pc, #44]	; (800dd84 <HAL_RCC_ClockConfig+0x238>)
 800dd58:	f7f7 f948 	bl	8004fec <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800dd5c:	68e1      	ldr	r1, [r4, #12]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dd5e:	6823      	ldr	r3, [r4, #0]
 800dd60:	e797      	b.n	800dc92 <HAL_RCC_ClockConfig+0x146>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800dd62:	f240 314d 	movw	r1, #845	; 0x34d
 800dd66:	4807      	ldr	r0, [pc, #28]	; (800dd84 <HAL_RCC_ClockConfig+0x238>)
 800dd68:	f7f7 f940 	bl	8004fec <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800dd6c:	6922      	ldr	r2, [r4, #16]
 800dd6e:	e7a5      	b.n	800dcbc <HAL_RCC_ClockConfig+0x170>
 800dd70:	40023c00 	.word	0x40023c00
 800dd74:	40023800 	.word	0x40023800
 800dd78:	0802c1d4 	.word	0x0802c1d4
 800dd7c:	200002e4 	.word	0x200002e4
 800dd80:	20000284 	.word	0x20000284
 800dd84:	0802cbb0 	.word	0x0802cbb0

0800dd88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 800dd88:	4b01      	ldr	r3, [pc, #4]	; (800dd90 <HAL_RCC_GetHCLKFreq+0x8>)
}
 800dd8a:	6818      	ldr	r0, [r3, #0]
 800dd8c:	4770      	bx	lr
 800dd8e:	bf00      	nop
 800dd90:	20000284 	.word	0x20000284

0800dd94 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800dd94:	4b04      	ldr	r3, [pc, #16]	; (800dda8 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 800dd96:	4905      	ldr	r1, [pc, #20]	; (800ddac <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800dd98:	689b      	ldr	r3, [r3, #8]
 800dd9a:	4a05      	ldr	r2, [pc, #20]	; (800ddb0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800dd9c:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800dda0:	6808      	ldr	r0, [r1, #0]
 800dda2:	5cd3      	ldrb	r3, [r2, r3]
}
 800dda4:	40d8      	lsrs	r0, r3
 800dda6:	4770      	bx	lr
 800dda8:	40023800 	.word	0x40023800
 800ddac:	20000284 	.word	0x20000284
 800ddb0:	0802c1e4 	.word	0x0802c1e4

0800ddb4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800ddb4:	4b04      	ldr	r3, [pc, #16]	; (800ddc8 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 800ddb6:	4905      	ldr	r1, [pc, #20]	; (800ddcc <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800ddb8:	689b      	ldr	r3, [r3, #8]
 800ddba:	4a05      	ldr	r2, [pc, #20]	; (800ddd0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800ddbc:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800ddc0:	6808      	ldr	r0, [r1, #0]
 800ddc2:	5cd3      	ldrb	r3, [r2, r3]
}
 800ddc4:	40d8      	lsrs	r0, r3
 800ddc6:	4770      	bx	lr
 800ddc8:	40023800 	.word	0x40023800
 800ddcc:	20000284 	.word	0x20000284
 800ddd0:	0802c1e4 	.word	0x0802c1e4

0800ddd4 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800ddd4:	4b0e      	ldr	r3, [pc, #56]	; (800de10 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800ddd6:	220f      	movs	r2, #15
 800ddd8:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800ddda:	689a      	ldr	r2, [r3, #8]
 800dddc:	f002 0203 	and.w	r2, r2, #3
 800dde0:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800dde2:	689a      	ldr	r2, [r3, #8]
 800dde4:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800dde8:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800ddea:	689a      	ldr	r2, [r3, #8]
 800ddec:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 800ddf0:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800ddf2:	689b      	ldr	r3, [r3, #8]
 800ddf4:	08db      	lsrs	r3, r3, #3
{
 800ddf6:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800ddf8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800ddfc:	4c05      	ldr	r4, [pc, #20]	; (800de14 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800ddfe:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800de00:	6823      	ldr	r3, [r4, #0]
}
 800de02:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800de06:	f003 030f 	and.w	r3, r3, #15
 800de0a:	600b      	str	r3, [r1, #0]
}
 800de0c:	4770      	bx	lr
 800de0e:	bf00      	nop
 800de10:	40023800 	.word	0x40023800
 800de14:	40023c00 	.word	0x40023c00

0800de18 <HAL_RCCEx_PeriphCLKConfig>:
  uint32_t tmpreg1 = 0;
  uint32_t plli2sused = 0;
  uint32_t pllsaiused = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800de18:	4a56      	ldr	r2, [pc, #344]	; (800df74 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800de1a:	6803      	ldr	r3, [r0, #0]
 800de1c:	401a      	ands	r2, r3
{
 800de1e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800de22:	4604      	mov	r4, r0
 800de24:	b083      	sub	sp, #12
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800de26:	2a00      	cmp	r2, #0
 800de28:	f000 833f 	beq.w	800e4aa <HAL_RCCEx_PeriphCLKConfig+0x692>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800de2c:	f013 0601 	ands.w	r6, r3, #1
 800de30:	d00f      	beq.n	800de52 <HAL_RCCEx_PeriphCLKConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 800de32:	6b66      	ldr	r6, [r4, #52]	; 0x34
 800de34:	f436 0200 	bics.w	r2, r6, #8388608	; 0x800000
 800de38:	f040 8342 	bne.w	800e4c0 <HAL_RCCEx_PeriphCLKConfig+0x6a8>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800de3c:	4a4e      	ldr	r2, [pc, #312]	; (800df78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800de3e:	6891      	ldr	r1, [r2, #8]
 800de40:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 800de44:	6091      	str	r1, [r2, #8]
 800de46:	6891      	ldr	r1, [r2, #8]
 800de48:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800de4a:	fab6 f686 	clz	r6, r6
 800de4e:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800de50:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800de52:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
 800de56:	d014      	beq.n	800de82 <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 800de58:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800de5a:	f435 1240 	bics.w	r2, r5, #3145728	; 0x300000
 800de5e:	f040 838d 	bne.w	800e57c <HAL_RCCEx_PeriphCLKConfig+0x764>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800de62:	4945      	ldr	r1, [pc, #276]	; (800df78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800de64:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800de68:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 800de6c:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800de70:	ea42 0205 	orr.w	r2, r2, r5
 800de74:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800de78:	f000 831f 	beq.w	800e4ba <HAL_RCCEx_PeriphCLKConfig+0x6a2>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800de7c:	fab5 f585 	clz	r5, r5
 800de80:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800de82:	02d9      	lsls	r1, r3, #11
 800de84:	d514      	bpl.n	800deb0 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 800de86:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800de88:	f431 0240 	bics.w	r2, r1, #12582912	; 0xc00000
 800de8c:	f040 837d 	bne.w	800e58a <HAL_RCCEx_PeriphCLKConfig+0x772>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800de90:	4839      	ldr	r0, [pc, #228]	; (800df78 <HAL_RCCEx_PeriphCLKConfig+0x160>)

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800de92:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800de96:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800de9a:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800de9e:	ea42 0201 	orr.w	r2, r2, r1
 800dea2:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800dea6:	f000 8306 	beq.w	800e4b6 <HAL_RCCEx_PeriphCLKConfig+0x69e>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 800deaa:	2900      	cmp	r1, #0
 800deac:	bf08      	it	eq
 800deae:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 800deb0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800deb4:	bf18      	it	ne
 800deb6:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800deb8:	069a      	lsls	r2, r3, #26
 800deba:	f140 8099 	bpl.w	800dff0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800debe:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800dec0:	482e      	ldr	r0, [pc, #184]	; (800df7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800dec2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800dec6:	bf18      	it	ne
 800dec8:	f5b2 7f00 	cmpne.w	r2, #512	; 0x200
 800decc:	f422 27a0 	bic.w	r7, r2, #327680	; 0x50000
 800ded0:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 800ded4:	bf14      	ite	ne
 800ded6:	2301      	movne	r3, #1
 800ded8:	2300      	moveq	r3, #0
 800deda:	4287      	cmp	r7, r0
 800dedc:	bf0c      	ite	eq
 800dede:	2300      	moveq	r3, #0
 800dee0:	f003 0301 	andne.w	r3, r3, #1
 800dee4:	f422 2710 	bic.w	r7, r2, #589824	; 0x90000
 800dee8:	f500 3000 	add.w	r0, r0, #131072	; 0x20000
 800deec:	4287      	cmp	r7, r0
 800deee:	bf0c      	ite	eq
 800def0:	2300      	moveq	r3, #0
 800def2:	f003 0301 	andne.w	r3, r3, #1
 800def6:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
 800defa:	f422 1788 	bic.w	r7, r2, #1114112	; 0x110000
 800defe:	4281      	cmp	r1, r0
 800df00:	bf0c      	ite	eq
 800df02:	2300      	moveq	r3, #0
 800df04:	f003 0301 	andne.w	r3, r3, #1
 800df08:	f500 20c0 	add.w	r0, r0, #393216	; 0x60000
 800df0c:	4287      	cmp	r7, r0
 800df0e:	bf0c      	ite	eq
 800df10:	2300      	moveq	r3, #0
 800df12:	f003 0301 	andne.w	r3, r3, #1
 800df16:	f500 3000 	add.w	r0, r0, #131072	; 0x20000
 800df1a:	4281      	cmp	r1, r0
 800df1c:	bf0c      	ite	eq
 800df1e:	2300      	moveq	r3, #0
 800df20:	f003 0301 	andne.w	r3, r3, #1
 800df24:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
 800df28:	4281      	cmp	r1, r0
 800df2a:	bf0c      	ite	eq
 800df2c:	2300      	moveq	r3, #0
 800df2e:	f003 0301 	andne.w	r3, r3, #1
 800df32:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
 800df36:	4281      	cmp	r1, r0
 800df38:	bf0c      	ite	eq
 800df3a:	2300      	moveq	r3, #0
 800df3c:	f003 0301 	andne.w	r3, r3, #1
 800df40:	b12b      	cbz	r3, 800df4e <HAL_RCCEx_PeriphCLKConfig+0x136>
 800df42:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800df46:	4b0e      	ldr	r3, [pc, #56]	; (800df80 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800df48:	429a      	cmp	r2, r3
 800df4a:	f040 8438 	bne.w	800e7be <HAL_RCCEx_PeriphCLKConfig+0x9a6>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800df4e:	4b0a      	ldr	r3, [pc, #40]	; (800df78 <HAL_RCCEx_PeriphCLKConfig+0x160>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800df50:	4f0c      	ldr	r7, [pc, #48]	; (800df84 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800df52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800df54:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800df58:	641a      	str	r2, [r3, #64]	; 0x40
 800df5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800df60:	9301      	str	r3, [sp, #4]
 800df62:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 800df64:	683b      	ldr	r3, [r7, #0]
 800df66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800df6a:	603b      	str	r3, [r7, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800df6c:	f7fa f940 	bl	80081f0 <HAL_GetTick>
 800df70:	4680      	mov	r8, r0

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800df72:	e010      	b.n	800df96 <HAL_RCCEx_PeriphCLKConfig+0x17e>
 800df74:	1dfffff9 	.word	0x1dfffff9
 800df78:	40023800 	.word	0x40023800
 800df7c:	00020300 	.word	0x00020300
 800df80:	001c0300 	.word	0x001c0300
 800df84:	40007000 	.word	0x40007000
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800df88:	f7fa f932 	bl	80081f0 <HAL_GetTick>
 800df8c:	eba0 0008 	sub.w	r0, r0, r8
 800df90:	2864      	cmp	r0, #100	; 0x64
 800df92:	f200 8286 	bhi.w	800e4a2 <HAL_RCCEx_PeriphCLKConfig+0x68a>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800df96:	683b      	ldr	r3, [r7, #0]
 800df98:	05db      	lsls	r3, r3, #23
 800df9a:	d5f5      	bpl.n	800df88 <HAL_RCCEx_PeriphCLKConfig+0x170>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800df9c:	4fb0      	ldr	r7, [pc, #704]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800df9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800dfa0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800dfa2:	f403 7140 	and.w	r1, r3, #768	; 0x300
 800dfa6:	f412 7240 	ands.w	r2, r2, #768	; 0x300
 800dfaa:	d011      	beq.n	800dfd0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800dfac:	4291      	cmp	r1, r2
 800dfae:	d00f      	beq.n	800dfd0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800dfb0:	6f3a      	ldr	r2, [r7, #112]	; 0x70

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800dfb2:	6f38      	ldr	r0, [r7, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800dfb4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 800dfb8:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 800dfbc:	6738      	str	r0, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800dfbe:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800dfc0:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800dfc4:	6738      	str	r0, [r7, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800dfc6:	673a      	str	r2, [r7, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800dfc8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800dfca:	07d0      	lsls	r0, r2, #31
 800dfcc:	f100 836c 	bmi.w	800e6a8 <HAL_RCCEx_PeriphCLKConfig+0x890>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800dfd0:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 800dfd4:	f000 82c9 	beq.w	800e56a <HAL_RCCEx_PeriphCLKConfig+0x752>
 800dfd8:	49a1      	ldr	r1, [pc, #644]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800dfda:	688a      	ldr	r2, [r1, #8]
 800dfdc:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800dfe0:	608a      	str	r2, [r1, #8]
 800dfe2:	4a9f      	ldr	r2, [pc, #636]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800dfe4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800dfe8:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800dfea:	430b      	orrs	r3, r1
 800dfec:	6713      	str	r3, [r2, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800dfee:	6823      	ldr	r3, [r4, #0]
 800dff0:	06da      	lsls	r2, r3, #27
 800dff2:	d510      	bpl.n	800e016 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800dff4:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 800dff6:	f037 7280 	bics.w	r2, r7, #16777216	; 0x1000000
 800dffa:	f040 82db 	bne.w	800e5b4 <HAL_RCCEx_PeriphCLKConfig+0x79c>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800dffe:	4a98      	ldr	r2, [pc, #608]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e000:	f8d2 008c 	ldr.w	r0, [r2, #140]	; 0x8c
 800e004:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 800e008:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 800e00c:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800e010:	4339      	orrs	r1, r7
 800e012:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e016:	045f      	lsls	r7, r3, #17
 800e018:	d50f      	bpl.n	800e03a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800e01a:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800e01c:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 800e020:	d003      	beq.n	800e02a <HAL_RCCEx_PeriphCLKConfig+0x212>
 800e022:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800e026:	f040 8299 	bne.w	800e55c <HAL_RCCEx_PeriphCLKConfig+0x744>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e02a:	488d      	ldr	r0, [pc, #564]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e02c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e030:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800e034:	430a      	orrs	r2, r1
 800e036:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e03a:	0418      	lsls	r0, r3, #16
 800e03c:	d50f      	bpl.n	800e05e <HAL_RCCEx_PeriphCLKConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800e03e:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800e040:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 800e044:	d003      	beq.n	800e04e <HAL_RCCEx_PeriphCLKConfig+0x236>
 800e046:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
 800e04a:	f040 826a 	bne.w	800e522 <HAL_RCCEx_PeriphCLKConfig+0x70a>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e04e:	4884      	ldr	r0, [pc, #528]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e050:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e054:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800e058:	430a      	orrs	r2, r1
 800e05a:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e05e:	03d9      	lsls	r1, r3, #15
 800e060:	d50f      	bpl.n	800e082 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800e062:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800e064:	f431 1280 	bics.w	r2, r1, #1048576	; 0x100000
 800e068:	d003      	beq.n	800e072 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 800e06a:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800e06e:	f040 8260 	bne.w	800e532 <HAL_RCCEx_PeriphCLKConfig+0x71a>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e072:	487b      	ldr	r0, [pc, #492]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e074:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e078:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800e07c:	430a      	orrs	r2, r1
 800e07e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800e082:	039a      	lsls	r2, r3, #14
 800e084:	d50f      	bpl.n	800e0a6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 800e086:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800e088:	f431 0280 	bics.w	r2, r1, #4194304	; 0x400000
 800e08c:	d003      	beq.n	800e096 <HAL_RCCEx_PeriphCLKConfig+0x27e>
 800e08e:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800e092:	f040 825b 	bne.w	800e54c <HAL_RCCEx_PeriphCLKConfig+0x734>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800e096:	4872      	ldr	r0, [pc, #456]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e098:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e09c:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800e0a0:	430a      	orrs	r2, r1
 800e0a2:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e0a6:	065f      	lsls	r7, r3, #25
 800e0a8:	d50b      	bpl.n	800e0c2 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800e0aa:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800e0ac:	2903      	cmp	r1, #3
 800e0ae:	f200 82b3 	bhi.w	800e618 <HAL_RCCEx_PeriphCLKConfig+0x800>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e0b2:	486b      	ldr	r0, [pc, #428]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e0b4:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e0b8:	f022 0203 	bic.w	r2, r2, #3
 800e0bc:	430a      	orrs	r2, r1
 800e0be:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e0c2:	0618      	lsls	r0, r3, #24
 800e0c4:	d50c      	bpl.n	800e0e0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800e0c6:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800e0c8:	f031 020c 	bics.w	r2, r1, #12
 800e0cc:	f040 82b4 	bne.w	800e638 <HAL_RCCEx_PeriphCLKConfig+0x820>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e0d0:	4863      	ldr	r0, [pc, #396]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e0d2:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e0d6:	f022 020c 	bic.w	r2, r2, #12
 800e0da:	430a      	orrs	r2, r1
 800e0dc:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e0e0:	05d9      	lsls	r1, r3, #23
 800e0e2:	d50c      	bpl.n	800e0fe <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800e0e4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800e0e6:	f031 0230 	bics.w	r2, r1, #48	; 0x30
 800e0ea:	f040 82ad 	bne.w	800e648 <HAL_RCCEx_PeriphCLKConfig+0x830>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e0ee:	485c      	ldr	r0, [pc, #368]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e0f0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e0f4:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800e0f8:	430a      	orrs	r2, r1
 800e0fa:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e0fe:	059a      	lsls	r2, r3, #22
 800e100:	d50c      	bpl.n	800e11c <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800e102:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800e104:	f031 02c0 	bics.w	r2, r1, #192	; 0xc0
 800e108:	f040 82a6 	bne.w	800e658 <HAL_RCCEx_PeriphCLKConfig+0x840>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e10c:	4854      	ldr	r0, [pc, #336]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e10e:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e112:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800e116:	430a      	orrs	r2, r1
 800e118:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800e11c:	055f      	lsls	r7, r3, #21
 800e11e:	d50c      	bpl.n	800e13a <HAL_RCCEx_PeriphCLKConfig+0x322>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800e120:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800e122:	f431 7240 	bics.w	r2, r1, #768	; 0x300
 800e126:	f040 829f 	bne.w	800e668 <HAL_RCCEx_PeriphCLKConfig+0x850>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800e12a:	484d      	ldr	r0, [pc, #308]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e12c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e130:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800e134:	430a      	orrs	r2, r1
 800e136:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800e13a:	0518      	lsls	r0, r3, #20
 800e13c:	d50c      	bpl.n	800e158 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 800e13e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800e140:	f431 6240 	bics.w	r2, r1, #3072	; 0xc00
 800e144:	f040 8298 	bne.w	800e678 <HAL_RCCEx_PeriphCLKConfig+0x860>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800e148:	4845      	ldr	r0, [pc, #276]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e14a:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e14e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800e152:	430a      	orrs	r2, r1
 800e154:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800e158:	04d9      	lsls	r1, r3, #19
 800e15a:	d50c      	bpl.n	800e176 <HAL_RCCEx_PeriphCLKConfig+0x35e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 800e15c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800e15e:	f431 5240 	bics.w	r2, r1, #12288	; 0x3000
 800e162:	f040 8291 	bne.w	800e688 <HAL_RCCEx_PeriphCLKConfig+0x870>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800e166:	483e      	ldr	r0, [pc, #248]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e168:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e16c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800e170:	430a      	orrs	r2, r1
 800e172:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800e176:	049a      	lsls	r2, r3, #18
 800e178:	d50c      	bpl.n	800e194 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 800e17a:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800e17c:	f431 4240 	bics.w	r2, r1, #49152	; 0xc000
 800e180:	f040 828a 	bne.w	800e698 <HAL_RCCEx_PeriphCLKConfig+0x880>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800e184:	4836      	ldr	r0, [pc, #216]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e186:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e18a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800e18e:	430a      	orrs	r2, r1
 800e190:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800e194:	025f      	lsls	r7, r3, #9
 800e196:	d50c      	bpl.n	800e1b2 <HAL_RCCEx_PeriphCLKConfig+0x39a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 800e198:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800e19a:	f031 6280 	bics.w	r2, r1, #67108864	; 0x4000000
 800e19e:	f040 8222 	bne.w	800e5e6 <HAL_RCCEx_PeriphCLKConfig+0x7ce>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800e1a2:	482f      	ldr	r0, [pc, #188]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e1a4:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e1a8:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800e1ac:	430a      	orrs	r2, r1
 800e1ae:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800e1b2:	0298      	lsls	r0, r3, #10
 800e1b4:	d510      	bpl.n	800e1d8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 800e1b6:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800e1b8:	f031 6200 	bics.w	r2, r1, #134217728	; 0x8000000
 800e1bc:	f040 821b 	bne.w	800e5f6 <HAL_RCCEx_PeriphCLKConfig+0x7de>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800e1c0:	4827      	ldr	r0, [pc, #156]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 800e1c2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800e1c6:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
      pllsaiused = 1;
 800e1ca:	bf08      	it	eq
 800e1cc:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800e1ce:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 800e1d2:	430a      	orrs	r2, r1
 800e1d4:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 800e1d8:	f013 0f08 	tst.w	r3, #8
 800e1dc:	bf18      	it	ne
 800e1de:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e1e0:	0359      	lsls	r1, r3, #13
 800e1e2:	d50c      	bpl.n	800e1fe <HAL_RCCEx_PeriphCLKConfig+0x3e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800e1e4:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800e1e6:	f031 7240 	bics.w	r2, r1, #50331648	; 0x3000000
 800e1ea:	f040 821d 	bne.w	800e628 <HAL_RCCEx_PeriphCLKConfig+0x810>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e1ee:	481c      	ldr	r0, [pc, #112]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e1f0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e1f4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800e1f8:	430a      	orrs	r2, r1
 800e1fa:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800e1fe:	021a      	lsls	r2, r3, #8
 800e200:	d50d      	bpl.n	800e21e <HAL_RCCEx_PeriphCLKConfig+0x406>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800e202:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800e206:	f031 5280 	bics.w	r2, r1, #268435456	; 0x10000000
 800e20a:	f040 81fc 	bne.w	800e606 <HAL_RCCEx_PeriphCLKConfig+0x7ee>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800e20e:	4814      	ldr	r0, [pc, #80]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e210:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e214:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800e218:	430a      	orrs	r2, r1
 800e21a:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800e21e:	015f      	lsls	r7, r3, #5
 800e220:	d50d      	bpl.n	800e23e <HAL_RCCEx_PeriphCLKConfig+0x426>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 800e222:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800e226:	f031 5200 	bics.w	r2, r1, #536870912	; 0x20000000
 800e22a:	f040 81ca 	bne.w	800e5c2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800e22e:	480c      	ldr	r0, [pc, #48]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e230:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e234:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800e238:	430a      	orrs	r2, r1
 800e23a:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800e23e:	0118      	lsls	r0, r3, #4
 800e240:	d510      	bpl.n	800e264 <HAL_RCCEx_PeriphCLKConfig+0x44c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800e242:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800e246:	f031 7200 	bics.w	r2, r1, #33554432	; 0x2000000
 800e24a:	f040 81c3 	bne.w	800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800e24e:	4804      	ldr	r0, [pc, #16]	; (800e260 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 800e250:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800e254:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 800e258:	430a      	orrs	r2, r1
 800e25a:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
 800e25e:	e001      	b.n	800e264 <HAL_RCCEx_PeriphCLKConfig+0x44c>
 800e260:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800e264:	00d9      	lsls	r1, r3, #3
 800e266:	d50d      	bpl.n	800e284 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 800e268:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800e26c:	f032 6380 	bics.w	r3, r2, #67108864	; 0x4000000
 800e270:	f040 8198 	bne.w	800e5a4 <HAL_RCCEx_PeriphCLKConfig+0x78c>

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800e274:	49b3      	ldr	r1, [pc, #716]	; (800e544 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 800e276:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 800e27a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800e27e:	4313      	orrs	r3, r2
 800e280:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800e284:	2e01      	cmp	r6, #1
 800e286:	d003      	beq.n	800e290 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800e288:	6823      	ldr	r3, [r4, #0]
 800e28a:	019a      	lsls	r2, r3, #6
 800e28c:	f140 8083 	bpl.w	800e396 <HAL_RCCEx_PeriphCLKConfig+0x57e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800e290:	4eac      	ldr	r6, [pc, #688]	; (800e544 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 800e292:	6833      	ldr	r3, [r6, #0]
 800e294:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800e298:	6033      	str	r3, [r6, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e29a:	f7f9 ffa9 	bl	80081f0 <HAL_GetTick>
 800e29e:	4607      	mov	r7, r0

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800e2a0:	e005      	b.n	800e2ae <HAL_RCCEx_PeriphCLKConfig+0x496>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800e2a2:	f7f9 ffa5 	bl	80081f0 <HAL_GetTick>
 800e2a6:	1bc0      	subs	r0, r0, r7
 800e2a8:	2864      	cmp	r0, #100	; 0x64
 800e2aa:	f200 80fa 	bhi.w	800e4a2 <HAL_RCCEx_PeriphCLKConfig+0x68a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800e2ae:	6833      	ldr	r3, [r6, #0]
 800e2b0:	011b      	lsls	r3, r3, #4
 800e2b2:	d4f6      	bmi.n	800e2a2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
        return HAL_TIMEOUT;
      }
    }

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 800e2b4:	6863      	ldr	r3, [r4, #4]
 800e2b6:	3b32      	subs	r3, #50	; 0x32
 800e2b8:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800e2bc:	f200 816c 	bhi.w	800e598 <HAL_RCCEx_PeriphCLKConfig+0x780>

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800e2c0:	6823      	ldr	r3, [r4, #0]
 800e2c2:	07df      	lsls	r7, r3, #31
 800e2c4:	d517      	bpl.n	800e2f6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800e2c6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800e2c8:	b9aa      	cbnz	r2, 800e2f6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800e2ca:	68a7      	ldr	r7, [r4, #8]
 800e2cc:	1eba      	subs	r2, r7, #2
 800e2ce:	2a05      	cmp	r2, #5
 800e2d0:	f200 820c 	bhi.w	800e6ec <HAL_RCCEx_PeriphCLKConfig+0x8d4>

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800e2d4:	499b      	ldr	r1, [pc, #620]	; (800e544 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800e2d6:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800e2d8:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800e2dc:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800e2e0:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800e2e4:	f006 6670 	and.w	r6, r6, #251658240	; 0xf000000
 800e2e8:	4332      	orrs	r2, r6
 800e2ea:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800e2ee:	ea42 7207 	orr.w	r2, r2, r7, lsl #28
 800e2f2:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800e2f6:	031e      	lsls	r6, r3, #12
 800e2f8:	f100 80e9 	bmi.w	800e4ce <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 800e2fc:	02d8      	lsls	r0, r3, #11
 800e2fe:	d504      	bpl.n	800e30a <HAL_RCCEx_PeriphCLKConfig+0x4f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800e300:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800e302:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800e306:	f000 80e7 	beq.w	800e4d8 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800e30a:	01d9      	lsls	r1, r3, #7
 800e30c:	d514      	bpl.n	800e338 <HAL_RCCEx_PeriphCLKConfig+0x520>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800e30e:	6927      	ldr	r7, [r4, #16]
 800e310:	2f03      	cmp	r7, #3
 800e312:	f200 81f9 	bhi.w	800e708 <HAL_RCCEx_PeriphCLKConfig+0x8f0>

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800e316:	498b      	ldr	r1, [pc, #556]	; (800e544 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800e318:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800e31a:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800e31e:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800e322:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800e326:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 800e32a:	4332      	orrs	r2, r6
 800e32c:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800e330:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800e334:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800e338:	019a      	lsls	r2, r3, #6
 800e33a:	d51a      	bpl.n	800e372 <HAL_RCCEx_PeriphCLKConfig+0x55a>
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800e33c:	6923      	ldr	r3, [r4, #16]
 800e33e:	2b03      	cmp	r3, #3
 800e340:	f200 81dc 	bhi.w	800e6fc <HAL_RCCEx_PeriphCLKConfig+0x8e4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800e344:	68a3      	ldr	r3, [r4, #8]
 800e346:	3b02      	subs	r3, #2
 800e348:	2b05      	cmp	r3, #5
 800e34a:	f200 81ec 	bhi.w	800e726 <HAL_RCCEx_PeriphCLKConfig+0x90e>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800e34e:	68e2      	ldr	r2, [r4, #12]
 800e350:	1e93      	subs	r3, r2, #2
 800e352:	2b0d      	cmp	r3, #13
 800e354:	f200 81e0 	bhi.w	800e718 <HAL_RCCEx_PeriphCLKConfig+0x900>

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800e358:	6923      	ldr	r3, [r4, #16]
 800e35a:	6861      	ldr	r1, [r4, #4]
 800e35c:	041b      	lsls	r3, r3, #16
 800e35e:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800e362:	68a1      	ldr	r1, [r4, #8]
 800e364:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800e368:	4976      	ldr	r1, [pc, #472]	; (800e544 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 800e36a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e36e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800e372:	4e74      	ldr	r6, [pc, #464]	; (800e544 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 800e374:	6833      	ldr	r3, [r6, #0]
 800e376:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800e37a:	6033      	str	r3, [r6, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e37c:	f7f9 ff38 	bl	80081f0 <HAL_GetTick>
 800e380:	4607      	mov	r7, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800e382:	e005      	b.n	800e390 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800e384:	f7f9 ff34 	bl	80081f0 <HAL_GetTick>
 800e388:	1bc0      	subs	r0, r0, r7
 800e38a:	2864      	cmp	r0, #100	; 0x64
 800e38c:	f200 8089 	bhi.w	800e4a2 <HAL_RCCEx_PeriphCLKConfig+0x68a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800e390:	6833      	ldr	r3, [r6, #0]
 800e392:	011b      	lsls	r3, r3, #4
 800e394:	d5f6      	bpl.n	800e384 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800e396:	2d01      	cmp	r5, #1
 800e398:	d003      	beq.n	800e3a2 <HAL_RCCEx_PeriphCLKConfig+0x58a>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800e39a:	2000      	movs	r0, #0
}
 800e39c:	b003      	add	sp, #12
 800e39e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 800e3a2:	4d68      	ldr	r5, [pc, #416]	; (800e544 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 800e3a4:	682b      	ldr	r3, [r5, #0]
 800e3a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e3aa:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800e3ac:	f7f9 ff20 	bl	80081f0 <HAL_GetTick>
 800e3b0:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800e3b2:	e004      	b.n	800e3be <HAL_RCCEx_PeriphCLKConfig+0x5a6>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800e3b4:	f7f9 ff1c 	bl	80081f0 <HAL_GetTick>
 800e3b8:	1b80      	subs	r0, r0, r6
 800e3ba:	2864      	cmp	r0, #100	; 0x64
 800e3bc:	d871      	bhi.n	800e4a2 <HAL_RCCEx_PeriphCLKConfig+0x68a>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800e3be:	682b      	ldr	r3, [r5, #0]
 800e3c0:	009f      	lsls	r7, r3, #2
 800e3c2:	d4f7      	bmi.n	800e3b4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 800e3c4:	6963      	ldr	r3, [r4, #20]
 800e3c6:	3b32      	subs	r3, #50	; 0x32
 800e3c8:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800e3cc:	f200 81b9 	bhi.w	800e742 <HAL_RCCEx_PeriphCLKConfig+0x92a>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800e3d0:	6823      	ldr	r3, [r4, #0]
 800e3d2:	031d      	lsls	r5, r3, #12
 800e3d4:	f140 81ad 	bpl.w	800e732 <HAL_RCCEx_PeriphCLKConfig+0x91a>
 800e3d8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800e3da:	2a00      	cmp	r2, #0
 800e3dc:	f040 81a9 	bne.w	800e732 <HAL_RCCEx_PeriphCLKConfig+0x91a>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 800e3e0:	69a3      	ldr	r3, [r4, #24]
 800e3e2:	3b02      	subs	r3, #2
 800e3e4:	2b0d      	cmp	r3, #13
 800e3e6:	f200 81d5 	bhi.w	800e794 <HAL_RCCEx_PeriphCLKConfig+0x97c>
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 800e3ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e3ec:	1e59      	subs	r1, r3, #1
 800e3ee:	291f      	cmp	r1, #31
 800e3f0:	f200 81c8 	bhi.w	800e784 <HAL_RCCEx_PeriphCLKConfig+0x96c>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800e3f4:	4a53      	ldr	r2, [pc, #332]	; (800e544 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 800e3f6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800e3fa:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800e3fe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800e402:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 800e406:	4303      	orrs	r3, r0
 800e408:	6960      	ldr	r0, [r4, #20]
 800e40a:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800e40e:	69a0      	ldr	r0, [r4, #24]
 800e410:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800e414:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800e418:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800e41c:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 800e420:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800e424:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800e428:	6823      	ldr	r3, [r4, #0]
 800e42a:	0299      	lsls	r1, r3, #10
 800e42c:	d504      	bpl.n	800e438 <HAL_RCCEx_PeriphCLKConfig+0x620>
 800e42e:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800e430:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 800e434:	f000 818b 	beq.w	800e74e <HAL_RCCEx_PeriphCLKConfig+0x936>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800e438:	071a      	lsls	r2, r3, #28
 800e43a:	d522      	bpl.n	800e482 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 800e43c:	69e3      	ldr	r3, [r4, #28]
 800e43e:	3b02      	subs	r3, #2
 800e440:	2b05      	cmp	r3, #5
 800e442:	f200 8199 	bhi.w	800e778 <HAL_RCCEx_PeriphCLKConfig+0x960>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 800e446:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800e448:	f430 3340 	bics.w	r3, r0, #196608	; 0x30000
 800e44c:	f040 81a8 	bne.w	800e7a0 <HAL_RCCEx_PeriphCLKConfig+0x988>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800e450:	4a3c      	ldr	r2, [pc, #240]	; (800e544 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800e452:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800e454:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800e458:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800e45c:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 800e460:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800e464:	430b      	orrs	r3, r1
 800e466:	69e1      	ldr	r1, [r4, #28]
 800e468:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800e46c:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800e470:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800e474:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800e478:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800e47c:	4303      	orrs	r3, r0
 800e47e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 800e482:	4c30      	ldr	r4, [pc, #192]	; (800e544 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 800e484:	6823      	ldr	r3, [r4, #0]
 800e486:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e48a:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 800e48c:	f7f9 feb0 	bl	80081f0 <HAL_GetTick>
 800e490:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800e492:	6823      	ldr	r3, [r4, #0]
 800e494:	009b      	lsls	r3, r3, #2
 800e496:	d480      	bmi.n	800e39a <HAL_RCCEx_PeriphCLKConfig+0x582>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800e498:	f7f9 feaa 	bl	80081f0 <HAL_GetTick>
 800e49c:	1b40      	subs	r0, r0, r5
 800e49e:	2864      	cmp	r0, #100	; 0x64
 800e4a0:	d9f7      	bls.n	800e492 <HAL_RCCEx_PeriphCLKConfig+0x67a>
        return HAL_TIMEOUT;
 800e4a2:	2003      	movs	r0, #3
}
 800e4a4:	b003      	add	sp, #12
 800e4a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800e4aa:	2172      	movs	r1, #114	; 0x72
 800e4ac:	4826      	ldr	r0, [pc, #152]	; (800e548 <HAL_RCCEx_PeriphCLKConfig+0x730>)
 800e4ae:	f7f6 fd9d 	bl	8004fec <assert_failed>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800e4b2:	6823      	ldr	r3, [r4, #0]
 800e4b4:	e4ba      	b.n	800de2c <HAL_RCCEx_PeriphCLKConfig+0x14>
      plli2sused = 1;
 800e4b6:	2601      	movs	r6, #1
 800e4b8:	e4fa      	b.n	800deb0 <HAL_RCCEx_PeriphCLKConfig+0x98>
  uint32_t pllsaiused = 0;
 800e4ba:	2500      	movs	r5, #0
      plli2sused = 1;
 800e4bc:	2601      	movs	r6, #1
 800e4be:	e4e0      	b.n	800de82 <HAL_RCCEx_PeriphCLKConfig+0x6a>
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 800e4c0:	2178      	movs	r1, #120	; 0x78
 800e4c2:	4821      	ldr	r0, [pc, #132]	; (800e548 <HAL_RCCEx_PeriphCLKConfig+0x730>)
 800e4c4:	f7f6 fd92 	bl	8004fec <assert_failed>
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e4c8:	6b66      	ldr	r6, [r4, #52]	; 0x34
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800e4ca:	6823      	ldr	r3, [r4, #0]
 800e4cc:	e4b6      	b.n	800de3c <HAL_RCCEx_PeriphCLKConfig+0x24>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800e4ce:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800e4d0:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800e4d4:	f47f af12 	bne.w	800e2fc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800e4d8:	68e3      	ldr	r3, [r4, #12]
 800e4da:	3b02      	subs	r3, #2
 800e4dc:	2b0d      	cmp	r3, #13
 800e4de:	f200 80f7 	bhi.w	800e6d0 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 800e4e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e4e4:	1e59      	subs	r1, r3, #1
 800e4e6:	291f      	cmp	r1, #31
 800e4e8:	f200 80f8 	bhi.w	800e6dc <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800e4ec:	4a15      	ldr	r2, [pc, #84]	; (800e544 <HAL_RCCEx_PeriphCLKConfig+0x72c>)
 800e4ee:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800e4f2:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800e4f6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800e4fa:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 800e4fe:	4303      	orrs	r3, r0
 800e500:	6860      	ldr	r0, [r4, #4]
 800e502:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800e506:	68e0      	ldr	r0, [r4, #12]
 800e508:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800e50c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800e510:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800e514:	f023 031f 	bic.w	r3, r3, #31
 800e518:	430b      	orrs	r3, r1
 800e51a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800e51e:	6823      	ldr	r3, [r4, #0]
 800e520:	e6f3      	b.n	800e30a <HAL_RCCEx_PeriphCLKConfig+0x4f2>
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800e522:	f240 1105 	movw	r1, #261	; 0x105
 800e526:	4808      	ldr	r0, [pc, #32]	; (800e548 <HAL_RCCEx_PeriphCLKConfig+0x730>)
 800e528:	f7f6 fd60 	bl	8004fec <assert_failed>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e52c:	6ea1      	ldr	r1, [r4, #104]	; 0x68
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e52e:	6823      	ldr	r3, [r4, #0]
 800e530:	e58d      	b.n	800e04e <HAL_RCCEx_PeriphCLKConfig+0x236>
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800e532:	f240 110f 	movw	r1, #271	; 0x10f
 800e536:	4804      	ldr	r0, [pc, #16]	; (800e548 <HAL_RCCEx_PeriphCLKConfig+0x730>)
 800e538:	f7f6 fd58 	bl	8004fec <assert_failed>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e53c:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800e53e:	6823      	ldr	r3, [r4, #0]
 800e540:	e597      	b.n	800e072 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 800e542:	bf00      	nop
 800e544:	40023800 	.word	0x40023800
 800e548:	0802cbe8 	.word	0x0802cbe8
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 800e54c:	f240 1119 	movw	r1, #281	; 0x119
 800e550:	489e      	ldr	r0, [pc, #632]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e552:	f7f6 fd4b 	bl	8004fec <assert_failed>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800e556:	6f21      	ldr	r1, [r4, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e558:	6823      	ldr	r3, [r4, #0]
 800e55a:	e59c      	b.n	800e096 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800e55c:	21fb      	movs	r1, #251	; 0xfb
 800e55e:	489b      	ldr	r0, [pc, #620]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e560:	f7f6 fd44 	bl	8004fec <assert_failed>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e564:	6e61      	ldr	r1, [r4, #100]	; 0x64
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e566:	6823      	ldr	r3, [r4, #0]
 800e568:	e55f      	b.n	800e02a <HAL_RCCEx_PeriphCLKConfig+0x212>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e56a:	4899      	ldr	r0, [pc, #612]	; (800e7d0 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800e56c:	4999      	ldr	r1, [pc, #612]	; (800e7d4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>)
 800e56e:	6882      	ldr	r2, [r0, #8]
 800e570:	4019      	ands	r1, r3
 800e572:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800e576:	430a      	orrs	r2, r1
 800e578:	6082      	str	r2, [r0, #8]
 800e57a:	e532      	b.n	800dfe2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 800e57c:	2188      	movs	r1, #136	; 0x88
 800e57e:	4893      	ldr	r0, [pc, #588]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e580:	f7f6 fd34 	bl	8004fec <assert_failed>
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e584:	6be5      	ldr	r5, [r4, #60]	; 0x3c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800e586:	6823      	ldr	r3, [r4, #0]
 800e588:	e46b      	b.n	800de62 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 800e58a:	219c      	movs	r1, #156	; 0x9c
 800e58c:	488f      	ldr	r0, [pc, #572]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e58e:	f7f6 fd2d 	bl	8004fec <assert_failed>
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800e592:	6c21      	ldr	r1, [r4, #64]	; 0x40
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800e594:	6823      	ldr	r3, [r4, #0]
 800e596:	e47b      	b.n	800de90 <HAL_RCCEx_PeriphCLKConfig+0x78>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 800e598:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 800e59c:	488b      	ldr	r0, [pc, #556]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e59e:	f7f6 fd25 	bl	8004fec <assert_failed>
 800e5a2:	e68d      	b.n	800e2c0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 800e5a4:	f44f 71df 	mov.w	r1, #446	; 0x1be
 800e5a8:	4888      	ldr	r0, [pc, #544]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e5aa:	f7f6 fd1f 	bl	8004fec <assert_failed>
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800e5ae:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800e5b2:	e65f      	b.n	800e274 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800e5b4:	21f1      	movs	r1, #241	; 0xf1
 800e5b6:	4885      	ldr	r0, [pc, #532]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e5b8:	f7f6 fd18 	bl	8004fec <assert_failed>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800e5bc:	6ba7      	ldr	r7, [r4, #56]	; 0x38
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e5be:	6823      	ldr	r3, [r4, #0]
 800e5c0:	e51d      	b.n	800dffe <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 800e5c2:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800e5c6:	4881      	ldr	r0, [pc, #516]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e5c8:	f7f6 fd10 	bl	8004fec <assert_failed>
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800e5cc:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800e5d0:	6823      	ldr	r3, [r4, #0]
 800e5d2:	e62c      	b.n	800e22e <HAL_RCCEx_PeriphCLKConfig+0x416>
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800e5d4:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 800e5d8:	487c      	ldr	r0, [pc, #496]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e5da:	f7f6 fd07 	bl	8004fec <assert_failed>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800e5de:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800e5e2:	6823      	ldr	r3, [r4, #0]
 800e5e4:	e633      	b.n	800e24e <HAL_RCCEx_PeriphCLKConfig+0x436>
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 800e5e6:	f240 1173 	movw	r1, #371	; 0x173
 800e5ea:	4878      	ldr	r0, [pc, #480]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e5ec:	f7f6 fcfe 	bl	8004fec <assert_failed>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800e5f0:	6fa1      	ldr	r1, [r4, #120]	; 0x78
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800e5f2:	6823      	ldr	r3, [r4, #0]
 800e5f4:	e5d5      	b.n	800e1a2 <HAL_RCCEx_PeriphCLKConfig+0x38a>
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 800e5f6:	f240 117d 	movw	r1, #381	; 0x17d
 800e5fa:	4874      	ldr	r0, [pc, #464]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e5fc:	f7f6 fcf6 	bl	8004fec <assert_failed>
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800e600:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800e602:	6823      	ldr	r3, [r4, #0]
 800e604:	e5dc      	b.n	800e1c0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800e606:	f240 119f 	movw	r1, #415	; 0x19f
 800e60a:	4870      	ldr	r0, [pc, #448]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e60c:	f7f6 fcee 	bl	8004fec <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800e610:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800e614:	6823      	ldr	r3, [r4, #0]
 800e616:	e5fa      	b.n	800e20e <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800e618:	f240 1123 	movw	r1, #291	; 0x123
 800e61c:	486b      	ldr	r0, [pc, #428]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e61e:	f7f6 fce5 	bl	8004fec <assert_failed>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e622:	6c61      	ldr	r1, [r4, #68]	; 0x44
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e624:	6823      	ldr	r3, [r4, #0]
 800e626:	e544      	b.n	800e0b2 <HAL_RCCEx_PeriphCLKConfig+0x29a>
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800e628:	f240 1195 	movw	r1, #405	; 0x195
 800e62c:	4867      	ldr	r0, [pc, #412]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e62e:	f7f6 fcdd 	bl	8004fec <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e632:	6f61      	ldr	r1, [r4, #116]	; 0x74
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800e634:	6823      	ldr	r3, [r4, #0]
 800e636:	e5da      	b.n	800e1ee <HAL_RCCEx_PeriphCLKConfig+0x3d6>
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800e638:	f240 112d 	movw	r1, #301	; 0x12d
 800e63c:	4863      	ldr	r0, [pc, #396]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e63e:	f7f6 fcd5 	bl	8004fec <assert_failed>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e642:	6ca1      	ldr	r1, [r4, #72]	; 0x48
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e644:	6823      	ldr	r3, [r4, #0]
 800e646:	e543      	b.n	800e0d0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800e648:	f240 1137 	movw	r1, #311	; 0x137
 800e64c:	485f      	ldr	r0, [pc, #380]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e64e:	f7f6 fccd 	bl	8004fec <assert_failed>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e652:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e654:	6823      	ldr	r3, [r4, #0]
 800e656:	e54a      	b.n	800e0ee <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800e658:	f240 1141 	movw	r1, #321	; 0x141
 800e65c:	485b      	ldr	r0, [pc, #364]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e65e:	f7f6 fcc5 	bl	8004fec <assert_failed>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e662:	6d21      	ldr	r1, [r4, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800e664:	6823      	ldr	r3, [r4, #0]
 800e666:	e551      	b.n	800e10c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800e668:	f240 114b 	movw	r1, #331	; 0x14b
 800e66c:	4857      	ldr	r0, [pc, #348]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e66e:	f7f6 fcbd 	bl	8004fec <assert_failed>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800e672:	6d61      	ldr	r1, [r4, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800e674:	6823      	ldr	r3, [r4, #0]
 800e676:	e558      	b.n	800e12a <HAL_RCCEx_PeriphCLKConfig+0x312>
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 800e678:	f240 1155 	movw	r1, #341	; 0x155
 800e67c:	4853      	ldr	r0, [pc, #332]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e67e:	f7f6 fcb5 	bl	8004fec <assert_failed>
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800e682:	6da1      	ldr	r1, [r4, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800e684:	6823      	ldr	r3, [r4, #0]
 800e686:	e55f      	b.n	800e148 <HAL_RCCEx_PeriphCLKConfig+0x330>
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 800e688:	f240 115f 	movw	r1, #351	; 0x15f
 800e68c:	484f      	ldr	r0, [pc, #316]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e68e:	f7f6 fcad 	bl	8004fec <assert_failed>
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800e692:	6de1      	ldr	r1, [r4, #92]	; 0x5c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800e694:	6823      	ldr	r3, [r4, #0]
 800e696:	e566      	b.n	800e166 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 800e698:	f240 1169 	movw	r1, #361	; 0x169
 800e69c:	484b      	ldr	r0, [pc, #300]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e69e:	f7f6 fca5 	bl	8004fec <assert_failed>
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800e6a2:	6e21      	ldr	r1, [r4, #96]	; 0x60
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800e6a4:	6823      	ldr	r3, [r4, #0]
 800e6a6:	e56d      	b.n	800e184 <HAL_RCCEx_PeriphCLKConfig+0x36c>
        tickstart = HAL_GetTick();
 800e6a8:	f7f9 fda2 	bl	80081f0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800e6ac:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800e6b0:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e6b2:	e006      	b.n	800e6c2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800e6b4:	f7f9 fd9c 	bl	80081f0 <HAL_GetTick>
 800e6b8:	eba0 0008 	sub.w	r0, r0, r8
 800e6bc:	4548      	cmp	r0, r9
 800e6be:	f63f aef0 	bhi.w	800e4a2 <HAL_RCCEx_PeriphCLKConfig+0x68a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e6c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e6c4:	0799      	lsls	r1, r3, #30
 800e6c6:	d5f5      	bpl.n	800e6b4 <HAL_RCCEx_PeriphCLKConfig+0x89c>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e6c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e6ca:	f403 7140 	and.w	r1, r3, #768	; 0x300
 800e6ce:	e47f      	b.n	800dfd0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800e6d0:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 800e6d4:	483d      	ldr	r0, [pc, #244]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e6d6:	f7f6 fc89 	bl	8004fec <assert_failed>
 800e6da:	e702      	b.n	800e4e2 <HAL_RCCEx_PeriphCLKConfig+0x6ca>
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 800e6dc:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 800e6e0:	483a      	ldr	r0, [pc, #232]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e6e2:	f7f6 fc83 	bl	8004fec <assert_failed>
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800e6e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e6e8:	1e59      	subs	r1, r3, #1
 800e6ea:	e6ff      	b.n	800e4ec <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800e6ec:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 800e6f0:	4836      	ldr	r0, [pc, #216]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e6f2:	f7f6 fc7b 	bl	8004fec <assert_failed>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800e6f6:	68a7      	ldr	r7, [r4, #8]
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800e6f8:	6823      	ldr	r3, [r4, #0]
 800e6fa:	e5eb      	b.n	800e2d4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800e6fc:	f44f 7105 	mov.w	r1, #532	; 0x214
 800e700:	4832      	ldr	r0, [pc, #200]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e702:	f7f6 fc73 	bl	8004fec <assert_failed>
 800e706:	e61d      	b.n	800e344 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800e708:	f240 2105 	movw	r1, #517	; 0x205
 800e70c:	482f      	ldr	r0, [pc, #188]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e70e:	f7f6 fc6d 	bl	8004fec <assert_failed>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800e712:	6927      	ldr	r7, [r4, #16]
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800e714:	6823      	ldr	r3, [r4, #0]
 800e716:	e5fe      	b.n	800e316 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800e718:	f240 2116 	movw	r1, #534	; 0x216
 800e71c:	482b      	ldr	r0, [pc, #172]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e71e:	f7f6 fc65 	bl	8004fec <assert_failed>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800e722:	68e2      	ldr	r2, [r4, #12]
 800e724:	e618      	b.n	800e358 <HAL_RCCEx_PeriphCLKConfig+0x540>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800e726:	f240 2115 	movw	r1, #533	; 0x215
 800e72a:	4828      	ldr	r0, [pc, #160]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e72c:	f7f6 fc5e 	bl	8004fec <assert_failed>
 800e730:	e60d      	b.n	800e34e <HAL_RCCEx_PeriphCLKConfig+0x536>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800e732:	02d8      	lsls	r0, r3, #11
 800e734:	f57f ae79 	bpl.w	800e42a <HAL_RCCEx_PeriphCLKConfig+0x612>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800e738:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800e73a:	2a00      	cmp	r2, #0
 800e73c:	f47f ae75 	bne.w	800e42a <HAL_RCCEx_PeriphCLKConfig+0x612>
 800e740:	e64e      	b.n	800e3e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 800e742:	f44f 7111 	mov.w	r1, #580	; 0x244
 800e746:	4821      	ldr	r0, [pc, #132]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e748:	f7f6 fc50 	bl	8004fec <assert_failed>
 800e74c:	e640      	b.n	800e3d0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 800e74e:	6a20      	ldr	r0, [r4, #32]
 800e750:	2803      	cmp	r0, #3
 800e752:	d82c      	bhi.n	800e7ae <HAL_RCCEx_PeriphCLKConfig+0x996>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800e754:	491e      	ldr	r1, [pc, #120]	; (800e7d0 <HAL_RCCEx_PeriphCLKConfig+0x9b8>)
 800e756:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800e75a:	f8d1 5088 	ldr.w	r5, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800e75e:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800e762:	f005 45e0 	and.w	r5, r5, #1879048192	; 0x70000000
 800e766:	432a      	orrs	r2, r5
 800e768:	6965      	ldr	r5, [r4, #20]
 800e76a:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 800e76e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800e772:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
 800e776:	e65f      	b.n	800e438 <HAL_RCCEx_PeriphCLKConfig+0x620>
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 800e778:	f240 216f 	movw	r1, #623	; 0x26f
 800e77c:	4813      	ldr	r0, [pc, #76]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e77e:	f7f6 fc35 	bl	8004fec <assert_failed>
 800e782:	e660      	b.n	800e446 <HAL_RCCEx_PeriphCLKConfig+0x62e>
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 800e784:	f240 214d 	movw	r1, #589	; 0x24d
 800e788:	4810      	ldr	r0, [pc, #64]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e78a:	f7f6 fc2f 	bl	8004fec <assert_failed>
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800e78e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e790:	1e59      	subs	r1, r3, #1
 800e792:	e62f      	b.n	800e3f4 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 800e794:	f240 214b 	movw	r1, #587	; 0x24b
 800e798:	480c      	ldr	r0, [pc, #48]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e79a:	f7f6 fc27 	bl	8004fec <assert_failed>
 800e79e:	e624      	b.n	800e3ea <HAL_RCCEx_PeriphCLKConfig+0x5d2>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 800e7a0:	480a      	ldr	r0, [pc, #40]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e7a2:	f44f 711c 	mov.w	r1, #624	; 0x270
 800e7a6:	f7f6 fc21 	bl	8004fec <assert_failed>
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800e7aa:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800e7ac:	e650      	b.n	800e450 <HAL_RCCEx_PeriphCLKConfig+0x638>
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 800e7ae:	4807      	ldr	r0, [pc, #28]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e7b0:	f44f 7118 	mov.w	r1, #608	; 0x260
 800e7b4:	f7f6 fc1a 	bl	8004fec <assert_failed>
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800e7b8:	6a20      	ldr	r0, [r4, #32]
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800e7ba:	6823      	ldr	r3, [r4, #0]
 800e7bc:	e7ca      	b.n	800e754 <HAL_RCCEx_PeriphCLKConfig+0x93c>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800e7be:	21b7      	movs	r1, #183	; 0xb7
 800e7c0:	4802      	ldr	r0, [pc, #8]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x9b4>)
 800e7c2:	f7f6 fc13 	bl	8004fec <assert_failed>
 800e7c6:	f7ff bbc2 	b.w	800df4e <HAL_RCCEx_PeriphCLKConfig+0x136>
 800e7ca:	bf00      	nop
 800e7cc:	0802cbe8 	.word	0x0802cbe8
 800e7d0:	40023800 	.word	0x40023800
 800e7d4:	0ffffcff 	.word	0x0ffffcff

0800e7d8 <HAL_RNG_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800e7d8:	b308      	cbz	r0, 800e81e <HAL_RNG_Init+0x46>
  {
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
 800e7da:	4b12      	ldr	r3, [pc, #72]	; (800e824 <HAL_RNG_Init+0x4c>)
 800e7dc:	6802      	ldr	r2, [r0, #0]
 800e7de:	429a      	cmp	r2, r3
{
 800e7e0:	b510      	push	{r4, lr}
 800e7e2:	4604      	mov	r4, r0
  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
 800e7e4:	d003      	beq.n	800e7ee <HAL_RNG_Init+0x16>
 800e7e6:	21a3      	movs	r1, #163	; 0xa3
 800e7e8:	480f      	ldr	r0, [pc, #60]	; (800e828 <HAL_RNG_Init+0x50>)
 800e7ea:	f7f6 fbff 	bl	8004fec <assert_failed>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800e7ee:	7963      	ldrb	r3, [r4, #5]
 800e7f0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800e7f4:	b173      	cbz	r3, 800e814 <HAL_RNG_Init+0x3c>
  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800e7f6:	6821      	ldr	r1, [r4, #0]
  hrng->State = HAL_RNG_STATE_BUSY;
 800e7f8:	2302      	movs	r3, #2

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800e7fa:	2200      	movs	r2, #0
  hrng->State = HAL_RNG_STATE_READY;
 800e7fc:	f04f 0c01 	mov.w	ip, #1
  hrng->State = HAL_RNG_STATE_BUSY;
 800e800:	7163      	strb	r3, [r4, #5]
  __HAL_RNG_ENABLE(hrng);
 800e802:	680b      	ldr	r3, [r1, #0]

  /* Return function status */
  return HAL_OK;
 800e804:	4610      	mov	r0, r2
  __HAL_RNG_ENABLE(hrng);
 800e806:	f043 0304 	orr.w	r3, r3, #4
 800e80a:	600b      	str	r3, [r1, #0]
  hrng->State = HAL_RNG_STATE_READY;
 800e80c:	f884 c005 	strb.w	ip, [r4, #5]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800e810:	60a2      	str	r2, [r4, #8]
}
 800e812:	bd10      	pop	{r4, pc}
    HAL_RNG_MspInit(hrng);
 800e814:	4620      	mov	r0, r4
    hrng->Lock = HAL_UNLOCKED;
 800e816:	7122      	strb	r2, [r4, #4]
    HAL_RNG_MspInit(hrng);
 800e818:	f7f7 ff4c 	bl	80066b4 <HAL_RNG_MspInit>
 800e81c:	e7eb      	b.n	800e7f6 <HAL_RNG_Init+0x1e>
    return HAL_ERROR;
 800e81e:	2001      	movs	r0, #1
}
 800e820:	4770      	bx	lr
 800e822:	bf00      	nop
 800e824:	50060800 	.word	0x50060800
 800e828:	0802cc24 	.word	0x0802cc24

0800e82c <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800e82c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e82e:	460c      	mov	r4, r1
 800e830:	4615      	mov	r5, r2
 800e832:	b083      	sub	sp, #12
 800e834:	4606      	mov	r6, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800e836:	4425      	add	r5, r4
 800e838:	f7f9 fcda 	bl	80081f0 <HAL_GetTick>
 800e83c:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 800e83e:	f7f9 fcd7 	bl	80081f0 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800e842:	4b25      	ldr	r3, [pc, #148]	; (800e8d8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xac>)
  tmp_tickstart = HAL_GetTick();
 800e844:	4607      	mov	r7, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 800e84c:	fb05 f303 	mul.w	r3, r5, r3
 800e850:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e852:	6832      	ldr	r2, [r6, #0]
 800e854:	e001      	b.n	800e85a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2e>
  {
    if (Timeout != HAL_MAX_DELAY)
 800e856:	1c63      	adds	r3, r4, #1
 800e858:	d106      	bne.n	800e868 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3c>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e85a:	6893      	ldr	r3, [r2, #8]
 800e85c:	f013 0380 	ands.w	r3, r3, #128	; 0x80
 800e860:	d1f9      	bne.n	800e856 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2a>
      }
      count--;
    }
  }

  return HAL_OK;
 800e862:	4618      	mov	r0, r3
}
 800e864:	b003      	add	sp, #12
 800e866:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e868:	f7f9 fcc2 	bl	80081f0 <HAL_GetTick>
 800e86c:	1bc0      	subs	r0, r0, r7
 800e86e:	42a8      	cmp	r0, r5
 800e870:	d208      	bcs.n	800e884 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x58>
      if (count == 0U)
 800e872:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 800e874:	2b00      	cmp	r3, #0
      count--;
 800e876:	9b01      	ldr	r3, [sp, #4]
 800e878:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 800e87c:	bf08      	it	eq
 800e87e:	2500      	moveq	r5, #0
      count--;
 800e880:	9301      	str	r3, [sp, #4]
 800e882:	e7e6      	b.n	800e852 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x26>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e884:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e888:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e88a:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e88e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e892:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e894:	d014      	beq.n	800e8c0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x94>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e896:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 800e898:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800e89c:	d007      	beq.n	800e8ae <SPI_WaitFlagStateUntilTimeout.constprop.0+0x82>
        hspi->State = HAL_SPI_STATE_READY;
 800e89e:	2101      	movs	r1, #1
        __HAL_UNLOCK(hspi);
 800e8a0:	2200      	movs	r2, #0
        return HAL_TIMEOUT;
 800e8a2:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 800e8a4:	f886 105d 	strb.w	r1, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800e8a8:	f886 205c 	strb.w	r2, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 800e8ac:	e7da      	b.n	800e864 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x38>
          SPI_RESET_CRC(hspi);
 800e8ae:	681a      	ldr	r2, [r3, #0]
 800e8b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e8b4:	601a      	str	r2, [r3, #0]
 800e8b6:	681a      	ldr	r2, [r3, #0]
 800e8b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e8bc:	601a      	str	r2, [r3, #0]
 800e8be:	e7ee      	b.n	800e89e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e8c0:	68b2      	ldr	r2, [r6, #8]
 800e8c2:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800e8c6:	d002      	beq.n	800e8ce <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa2>
 800e8c8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800e8cc:	d1e3      	bne.n	800e896 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
          __HAL_SPI_DISABLE(hspi);
 800e8ce:	681a      	ldr	r2, [r3, #0]
 800e8d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e8d4:	601a      	str	r2, [r3, #0]
 800e8d6:	e7de      	b.n	800e896 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
 800e8d8:	20000284 	.word	0x20000284

0800e8dc <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800e8dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e8e0:	4615      	mov	r5, r2
 800e8e2:	4698      	mov	r8, r3
 800e8e4:	b083      	sub	sp, #12
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800e8e6:	2300      	movs	r3, #0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800e8e8:	44a8      	add	r8, r5
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800e8ea:	4606      	mov	r6, r0
  __IO uint8_t  tmpreg8 = 0;
 800e8ec:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800e8f0:	460c      	mov	r4, r1
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800e8f2:	f7f9 fc7d 	bl	80081f0 <HAL_GetTick>
 800e8f6:	eba8 0700 	sub.w	r7, r8, r0
  tmp_tickstart = HAL_GetTick();
 800e8fa:	f7f9 fc79 	bl	80081f0 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800e8fe:	4b2e      	ldr	r3, [pc, #184]	; (800e9b8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xdc>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800e900:	f8d6 9000 	ldr.w	r9, [r6]
  tmp_tickstart = HAL_GetTick();
 800e904:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800e906:	681b      	ldr	r3, [r3, #0]

  while ((hspi->Instance->SR & Fifo) != State)
 800e908:	464a      	mov	r2, r9
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800e90a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800e90e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800e912:	0d1b      	lsrs	r3, r3, #20
 800e914:	fb07 f303 	mul.w	r3, r7, r3
 800e918:	9301      	str	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 800e91a:	e00b      	b.n	800e934 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800e91c:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 800e920:	d106      	bne.n	800e930 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800e922:	f899 300c 	ldrb.w	r3, [r9, #12]
 800e926:	b2db      	uxtb	r3, r3
 800e928:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800e92c:	f89d 3003 	ldrb.w	r3, [sp, #3]
    }

    if (Timeout != HAL_MAX_DELAY)
 800e930:	1c6b      	adds	r3, r5, #1
 800e932:	d106      	bne.n	800e942 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x66>
  while ((hspi->Instance->SR & Fifo) != State)
 800e934:	6893      	ldr	r3, [r2, #8]
 800e936:	4023      	ands	r3, r4
 800e938:	d1f0      	bne.n	800e91c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x40>
      }
      count--;
    }
  }

  return HAL_OK;
 800e93a:	4618      	mov	r0, r3
}
 800e93c:	b003      	add	sp, #12
 800e93e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e942:	f7f9 fc55 	bl	80081f0 <HAL_GetTick>
 800e946:	eba0 0008 	sub.w	r0, r0, r8
 800e94a:	42b8      	cmp	r0, r7
 800e94c:	d209      	bcs.n	800e962 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
      if (count == 0U)
 800e94e:	9b01      	ldr	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 800e950:	6832      	ldr	r2, [r6, #0]
        tmp_timeout = 0U;
 800e952:	2b00      	cmp	r3, #0
      count--;
 800e954:	9b01      	ldr	r3, [sp, #4]
 800e956:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 800e95a:	bf08      	it	eq
 800e95c:	2700      	moveq	r7, #0
      count--;
 800e95e:	9301      	str	r3, [sp, #4]
 800e960:	e7e8      	b.n	800e934 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e962:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e966:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e968:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e96c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e970:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e972:	d014      	beq.n	800e99e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc2>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e974:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 800e976:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800e97a:	d007      	beq.n	800e98c <SPI_WaitFifoStateUntilTimeout.constprop.0+0xb0>
        hspi->State = HAL_SPI_STATE_READY;
 800e97c:	2101      	movs	r1, #1
        __HAL_UNLOCK(hspi);
 800e97e:	2200      	movs	r2, #0
        return HAL_TIMEOUT;
 800e980:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 800e982:	f886 105d 	strb.w	r1, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800e986:	f886 205c 	strb.w	r2, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 800e98a:	e7d7      	b.n	800e93c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x60>
          SPI_RESET_CRC(hspi);
 800e98c:	681a      	ldr	r2, [r3, #0]
 800e98e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e992:	601a      	str	r2, [r3, #0]
 800e994:	681a      	ldr	r2, [r3, #0]
 800e996:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e99a:	601a      	str	r2, [r3, #0]
 800e99c:	e7ee      	b.n	800e97c <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa0>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e99e:	68b2      	ldr	r2, [r6, #8]
 800e9a0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800e9a4:	d002      	beq.n	800e9ac <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd0>
 800e9a6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800e9aa:	d1e3      	bne.n	800e974 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x98>
          __HAL_SPI_DISABLE(hspi);
 800e9ac:	681a      	ldr	r2, [r3, #0]
 800e9ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e9b2:	601a      	str	r2, [r3, #0]
 800e9b4:	e7de      	b.n	800e974 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x98>
 800e9b6:	bf00      	nop
 800e9b8:	20000284 	.word	0x20000284

0800e9bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800e9bc:	b570      	push	{r4, r5, r6, lr}
 800e9be:	b084      	sub	sp, #16
 800e9c0:	4613      	mov	r3, r2
 800e9c2:	460e      	mov	r6, r1
 800e9c4:	4605      	mov	r5, r0
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e9c6:	9201      	str	r2, [sp, #4]
 800e9c8:	460a      	mov	r2, r1
 800e9ca:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800e9ce:	f7ff ff85 	bl	800e8dc <SPI_WaitFifoStateUntilTimeout.constprop.0>
 800e9d2:	9b01      	ldr	r3, [sp, #4]
 800e9d4:	bb58      	cbnz	r0, 800ea2e <SPI_EndRxTxTransaction+0x72>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800e9d6:	4919      	ldr	r1, [pc, #100]	; (800ea3c <SPI_EndRxTxTransaction+0x80>)
 800e9d8:	4a19      	ldr	r2, [pc, #100]	; (800ea40 <SPI_EndRxTxTransaction+0x84>)
 800e9da:	6808      	ldr	r0, [r1, #0]
 800e9dc:	fba2 2000 	umull	r2, r0, r2, r0
 800e9e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800e9e4:	0d40      	lsrs	r0, r0, #21
 800e9e6:	fb02 f000 	mul.w	r0, r2, r0
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e9ea:	686a      	ldr	r2, [r5, #4]
 800e9ec:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800e9f0:	9003      	str	r0, [sp, #12]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e9f2:	d107      	bne.n	800ea04 <SPI_EndRxTxTransaction+0x48>
 800e9f4:	e012      	b.n	800ea1c <SPI_EndRxTxTransaction+0x60>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 800e9f6:	9c03      	ldr	r4, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800e9f8:	682a      	ldr	r2, [r5, #0]
      count--;
 800e9fa:	3c01      	subs	r4, #1
 800e9fc:	9403      	str	r4, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800e9fe:	6894      	ldr	r4, [r2, #8]
 800ea00:	0622      	lsls	r2, r4, #24
 800ea02:	d502      	bpl.n	800ea0a <SPI_EndRxTxTransaction+0x4e>
      if (count == 0U)
 800ea04:	9c03      	ldr	r4, [sp, #12]
 800ea06:	2c00      	cmp	r4, #0
 800ea08:	d1f5      	bne.n	800e9f6 <SPI_EndRxTxTransaction+0x3a>
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ea0a:	4632      	mov	r2, r6
 800ea0c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800ea10:	4628      	mov	r0, r5
 800ea12:	f7ff ff63 	bl	800e8dc <SPI_WaitFifoStateUntilTimeout.constprop.0>
 800ea16:	b950      	cbnz	r0, 800ea2e <SPI_EndRxTxTransaction+0x72>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 800ea18:	b004      	add	sp, #16
 800ea1a:	bd70      	pop	{r4, r5, r6, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ea1c:	461a      	mov	r2, r3
 800ea1e:	4631      	mov	r1, r6
 800ea20:	4628      	mov	r0, r5
 800ea22:	9301      	str	r3, [sp, #4]
 800ea24:	f7ff ff02 	bl	800e82c <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800ea28:	9b01      	ldr	r3, [sp, #4]
 800ea2a:	2800      	cmp	r0, #0
 800ea2c:	d0ed      	beq.n	800ea0a <SPI_EndRxTxTransaction+0x4e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ea2e:	6e2b      	ldr	r3, [r5, #96]	; 0x60
    return HAL_TIMEOUT;
 800ea30:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ea32:	f043 0320 	orr.w	r3, r3, #32
 800ea36:	662b      	str	r3, [r5, #96]	; 0x60
}
 800ea38:	b004      	add	sp, #16
 800ea3a:	bd70      	pop	{r4, r5, r6, pc}
 800ea3c:	20000284 	.word	0x20000284
 800ea40:	165e9f81 	.word	0x165e9f81

0800ea44 <HAL_SPI_Init>:
  if (hspi == NULL)
 800ea44:	2800      	cmp	r0, #0
 800ea46:	f000 8128 	beq.w	800ec9a <HAL_SPI_Init+0x256>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800ea4a:	6802      	ldr	r2, [r0, #0]
 800ea4c:	4ba7      	ldr	r3, [pc, #668]	; (800ecec <HAL_SPI_Init+0x2a8>)
 800ea4e:	49a8      	ldr	r1, [pc, #672]	; (800ecf0 <HAL_SPI_Init+0x2ac>)
{
 800ea50:	b570      	push	{r4, r5, r6, lr}
 800ea52:	4604      	mov	r4, r0
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800ea54:	48a7      	ldr	r0, [pc, #668]	; (800ecf4 <HAL_SPI_Init+0x2b0>)
 800ea56:	429a      	cmp	r2, r3
 800ea58:	bf18      	it	ne
 800ea5a:	4282      	cmpne	r2, r0
 800ea5c:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800ea60:	bf14      	ite	ne
 800ea62:	2301      	movne	r3, #1
 800ea64:	2300      	moveq	r3, #0
 800ea66:	428a      	cmp	r2, r1
 800ea68:	bf0c      	ite	eq
 800ea6a:	2300      	moveq	r3, #0
 800ea6c:	f003 0301 	andne.w	r3, r3, #1
 800ea70:	f501 318a 	add.w	r1, r1, #70656	; 0x11400
 800ea74:	4282      	cmp	r2, r0
 800ea76:	bf0c      	ite	eq
 800ea78:	2300      	moveq	r3, #0
 800ea7a:	f003 0301 	andne.w	r3, r3, #1
 800ea7e:	428a      	cmp	r2, r1
 800ea80:	bf0c      	ite	eq
 800ea82:	2300      	moveq	r3, #0
 800ea84:	f003 0301 	andne.w	r3, r3, #1
 800ea88:	b11b      	cbz	r3, 800ea92 <HAL_SPI_Init+0x4e>
 800ea8a:	4b9b      	ldr	r3, [pc, #620]	; (800ecf8 <HAL_SPI_Init+0x2b4>)
 800ea8c:	429a      	cmp	r2, r3
 800ea8e:	f040 80fe 	bne.w	800ec8e <HAL_SPI_Init+0x24a>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800ea92:	6863      	ldr	r3, [r4, #4]
 800ea94:	b11b      	cbz	r3, 800ea9e <HAL_SPI_Init+0x5a>
 800ea96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ea9a:	f040 80cd 	bne.w	800ec38 <HAL_SPI_Init+0x1f4>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800ea9e:	68a3      	ldr	r3, [r4, #8]
 800eaa0:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 800eaa4:	d003      	beq.n	800eaae <HAL_SPI_Init+0x6a>
 800eaa6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800eaaa:	f040 80db 	bne.w	800ec64 <HAL_SPI_Init+0x220>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800eaae:	68e2      	ldr	r2, [r4, #12]
 800eab0:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 800eab4:	f422 7040 	bic.w	r0, r2, #768	; 0x300
 800eab8:	f422 6110 	bic.w	r1, r2, #2304	; 0x900
 800eabc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800eac0:	bf18      	it	ne
 800eac2:	f5b0 6f00 	cmpne.w	r0, #2048	; 0x800
 800eac6:	bf14      	ite	ne
 800eac8:	2301      	movne	r3, #1
 800eaca:	2300      	moveq	r3, #0
 800eacc:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 800ead0:	bf0c      	ite	eq
 800ead2:	2300      	moveq	r3, #0
 800ead4:	f003 0301 	andne.w	r3, r3, #1
 800ead8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800eadc:	bf0c      	ite	eq
 800eade:	2300      	moveq	r3, #0
 800eae0:	f003 0301 	andne.w	r3, r3, #1
 800eae4:	b12b      	cbz	r3, 800eaf2 <HAL_SPI_Init+0xae>
 800eae6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800eaea:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800eaee:	f040 80f7 	bne.w	800ece0 <HAL_SPI_Init+0x29c>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800eaf2:	69a3      	ldr	r3, [r4, #24]
 800eaf4:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 800eaf8:	d003      	beq.n	800eb02 <HAL_SPI_Init+0xbe>
 800eafa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800eafe:	f040 80a1 	bne.w	800ec44 <HAL_SPI_Init+0x200>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800eb02:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800eb04:	f033 0308 	bics.w	r3, r3, #8
 800eb08:	f040 80a6 	bne.w	800ec58 <HAL_SPI_Init+0x214>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800eb0c:	69e3      	ldr	r3, [r4, #28]
 800eb0e:	f023 0318 	bic.w	r3, r3, #24
 800eb12:	2b20      	cmp	r3, #32
 800eb14:	d002      	beq.n	800eb1c <HAL_SPI_Init+0xd8>
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	f040 80d6 	bne.w	800ecc8 <HAL_SPI_Init+0x284>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800eb1c:	6a23      	ldr	r3, [r4, #32]
 800eb1e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800eb22:	f040 80a8 	bne.w	800ec76 <HAL_SPI_Init+0x232>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800eb26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eb28:	f033 0210 	bics.w	r2, r3, #16
 800eb2c:	d17b      	bne.n	800ec26 <HAL_SPI_Init+0x1e2>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d16e      	bne.n	800ec10 <HAL_SPI_Init+0x1cc>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800eb32:	6923      	ldr	r3, [r4, #16]
 800eb34:	f033 0302 	bics.w	r3, r3, #2
 800eb38:	f040 80c0 	bne.w	800ecbc <HAL_SPI_Init+0x278>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800eb3c:	6963      	ldr	r3, [r4, #20]
 800eb3e:	2b01      	cmp	r3, #1
 800eb40:	d904      	bls.n	800eb4c <HAL_SPI_Init+0x108>
 800eb42:	f44f 71a9 	mov.w	r1, #338	; 0x152
 800eb46:	486d      	ldr	r0, [pc, #436]	; (800ecfc <HAL_SPI_Init+0x2b8>)
 800eb48:	f7f6 fa50 	bl	8004fec <assert_failed>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800eb4c:	6863      	ldr	r3, [r4, #4]
 800eb4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800eb52:	f000 80a4 	beq.w	800ec9e <HAL_SPI_Init+0x25a>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800eb56:	2300      	movs	r3, #0
 800eb58:	61e3      	str	r3, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800eb5a:	2200      	movs	r2, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 800eb5c:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800eb60:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800eb62:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	f000 808b 	beq.w	800ec82 <HAL_SPI_Init+0x23e>
  __HAL_SPI_DISABLE(hspi);
 800eb6c:	6825      	ldr	r5, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 800eb6e:	2202      	movs	r2, #2
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800eb70:	68e3      	ldr	r3, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 800eb72:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 800eb76:	682a      	ldr	r2, [r5, #0]
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800eb78:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 800eb7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800eb80:	bf8c      	ite	hi
 800eb82:	f04f 0c00 	movhi.w	ip, #0
 800eb86:	f44f 5c80 	movls.w	ip, #4096	; 0x1000
  __HAL_SPI_DISABLE(hspi);
 800eb8a:	602a      	str	r2, [r5, #0]
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800eb8c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800eb90:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
 800eb94:	d16c      	bne.n	800ec70 <HAL_SPI_Init+0x22c>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800eb96:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800eb98:	f402 5000 	and.w	r0, r2, #8192	; 0x2000
 800eb9c:	6861      	ldr	r1, [r4, #4]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800eb9e:	f403 6e70 	and.w	lr, r3, #3840	; 0xf00
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800eba2:	6923      	ldr	r3, [r4, #16]
 800eba4:	f401 7282 	and.w	r2, r1, #260	; 0x104
 800eba8:	68a1      	ldr	r1, [r4, #8]
 800ebaa:	f003 0302 	and.w	r3, r3, #2
 800ebae:	69a6      	ldr	r6, [r4, #24]
 800ebb0:	f401 4104 	and.w	r1, r1, #33792	; 0x8400
 800ebb4:	430a      	orrs	r2, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ebb6:	6b61      	ldr	r1, [r4, #52]	; 0x34
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ebb8:	431a      	orrs	r2, r3
 800ebba:	6963      	ldr	r3, [r4, #20]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ebbc:	f001 0108 	and.w	r1, r1, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ebc0:	f003 0301 	and.w	r3, r3, #1
 800ebc4:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ebc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ebc8:	f003 0310 	and.w	r3, r3, #16
 800ebcc:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ebce:	69e1      	ldr	r1, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ebd0:	ea43 030e 	orr.w	r3, r3, lr
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ebd4:	f406 7e00 	and.w	lr, r6, #512	; 0x200
 800ebd8:	f001 0138 	and.w	r1, r1, #56	; 0x38
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ebdc:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ebde:	ea42 020e 	orr.w	r2, r2, lr
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ebe2:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ebe6:	430a      	orrs	r2, r1
 800ebe8:	6a21      	ldr	r1, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ebea:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ebec:	f001 0180 	and.w	r1, r1, #128	; 0x80
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ebf0:	ea43 030c 	orr.w	r3, r3, ip
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ebf4:	430a      	orrs	r2, r1
 800ebf6:	4302      	orrs	r2, r0
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ebf8:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ebfa:	602a      	str	r2, [r5, #0]
  hspi->State     = HAL_SPI_STATE_READY;
 800ebfc:	2201      	movs	r2, #1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ebfe:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ec00:	69eb      	ldr	r3, [r5, #28]
 800ec02:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ec06:	61eb      	str	r3, [r5, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ec08:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ec0a:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
}
 800ec0e:	bd70      	pop	{r4, r5, r6, pc}
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800ec10:	69e3      	ldr	r3, [r4, #28]
 800ec12:	f023 0318 	bic.w	r3, r3, #24
 800ec16:	2b20      	cmp	r3, #32
 800ec18:	d001      	beq.n	800ec1e <HAL_SPI_Init+0x1da>
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d15a      	bne.n	800ecd4 <HAL_SPI_Init+0x290>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ec1e:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ec20:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800ec24:	e799      	b.n	800eb5a <HAL_SPI_Init+0x116>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800ec26:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 800ec2a:	4834      	ldr	r0, [pc, #208]	; (800ecfc <HAL_SPI_Init+0x2b8>)
 800ec2c:	f7f6 f9de 	bl	8004fec <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ec30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d1ec      	bne.n	800ec10 <HAL_SPI_Init+0x1cc>
 800ec36:	e77c      	b.n	800eb32 <HAL_SPI_Init+0xee>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800ec38:	f240 1147 	movw	r1, #327	; 0x147
 800ec3c:	482f      	ldr	r0, [pc, #188]	; (800ecfc <HAL_SPI_Init+0x2b8>)
 800ec3e:	f7f6 f9d5 	bl	8004fec <assert_failed>
 800ec42:	e72c      	b.n	800ea9e <HAL_SPI_Init+0x5a>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800ec44:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 800ec48:	482c      	ldr	r0, [pc, #176]	; (800ecfc <HAL_SPI_Init+0x2b8>)
 800ec4a:	f7f6 f9cf 	bl	8004fec <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800ec4e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ec50:	f033 0308 	bics.w	r3, r3, #8
 800ec54:	f43f af5a 	beq.w	800eb0c <HAL_SPI_Init+0xc8>
 800ec58:	f240 114b 	movw	r1, #331	; 0x14b
 800ec5c:	4827      	ldr	r0, [pc, #156]	; (800ecfc <HAL_SPI_Init+0x2b8>)
 800ec5e:	f7f6 f9c5 	bl	8004fec <assert_failed>
 800ec62:	e753      	b.n	800eb0c <HAL_SPI_Init+0xc8>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800ec64:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800ec68:	4824      	ldr	r0, [pc, #144]	; (800ecfc <HAL_SPI_Init+0x2b8>)
 800ec6a:	f7f6 f9bf 	bl	8004fec <assert_failed>
 800ec6e:	e71e      	b.n	800eaae <HAL_SPI_Init+0x6a>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ec70:	2000      	movs	r0, #0
 800ec72:	62a0      	str	r0, [r4, #40]	; 0x28
 800ec74:	e792      	b.n	800eb9c <HAL_SPI_Init+0x158>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800ec76:	f240 114d 	movw	r1, #333	; 0x14d
 800ec7a:	4820      	ldr	r0, [pc, #128]	; (800ecfc <HAL_SPI_Init+0x2b8>)
 800ec7c:	f7f6 f9b6 	bl	8004fec <assert_failed>
 800ec80:	e751      	b.n	800eb26 <HAL_SPI_Init+0xe2>
    HAL_SPI_MspInit(hspi);
 800ec82:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 800ec84:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 800ec88:	f7f7 fd2a 	bl	80066e0 <HAL_SPI_MspInit>
 800ec8c:	e76e      	b.n	800eb6c <HAL_SPI_Init+0x128>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800ec8e:	f44f 71a3 	mov.w	r1, #326	; 0x146
 800ec92:	481a      	ldr	r0, [pc, #104]	; (800ecfc <HAL_SPI_Init+0x2b8>)
 800ec94:	f7f6 f9aa 	bl	8004fec <assert_failed>
 800ec98:	e6fb      	b.n	800ea92 <HAL_SPI_Init+0x4e>
    return HAL_ERROR;
 800ec9a:	2001      	movs	r0, #1
}
 800ec9c:	4770      	bx	lr
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800ec9e:	69e3      	ldr	r3, [r4, #28]
 800eca0:	f023 0318 	bic.w	r3, r3, #24
 800eca4:	2b20      	cmp	r3, #32
 800eca6:	f43f af58 	beq.w	800eb5a <HAL_SPI_Init+0x116>
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	f43f af55 	beq.w	800eb5a <HAL_SPI_Init+0x116>
 800ecb0:	f44f 71ab 	mov.w	r1, #342	; 0x156
 800ecb4:	4811      	ldr	r0, [pc, #68]	; (800ecfc <HAL_SPI_Init+0x2b8>)
 800ecb6:	f7f6 f999 	bl	8004fec <assert_failed>
 800ecba:	e74e      	b.n	800eb5a <HAL_SPI_Init+0x116>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800ecbc:	f240 1151 	movw	r1, #337	; 0x151
 800ecc0:	480e      	ldr	r0, [pc, #56]	; (800ecfc <HAL_SPI_Init+0x2b8>)
 800ecc2:	f7f6 f993 	bl	8004fec <assert_failed>
 800ecc6:	e739      	b.n	800eb3c <HAL_SPI_Init+0xf8>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800ecc8:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800eccc:	480b      	ldr	r0, [pc, #44]	; (800ecfc <HAL_SPI_Init+0x2b8>)
 800ecce:	f7f6 f98d 	bl	8004fec <assert_failed>
 800ecd2:	e723      	b.n	800eb1c <HAL_SPI_Init+0xd8>
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800ecd4:	f44f 71b0 	mov.w	r1, #352	; 0x160
 800ecd8:	4808      	ldr	r0, [pc, #32]	; (800ecfc <HAL_SPI_Init+0x2b8>)
 800ecda:	f7f6 f987 	bl	8004fec <assert_failed>
 800ecde:	e79e      	b.n	800ec1e <HAL_SPI_Init+0x1da>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800ece0:	f240 1149 	movw	r1, #329	; 0x149
 800ece4:	4805      	ldr	r0, [pc, #20]	; (800ecfc <HAL_SPI_Init+0x2b8>)
 800ece6:	f7f6 f981 	bl	8004fec <assert_failed>
 800ecea:	e702      	b.n	800eaf2 <HAL_SPI_Init+0xae>
 800ecec:	40013000 	.word	0x40013000
 800ecf0:	40003c00 	.word	0x40003c00
 800ecf4:	40003800 	.word	0x40003800
 800ecf8:	40015400 	.word	0x40015400
 800ecfc:	0802cc5c 	.word	0x0802cc5c

0800ed00 <HAL_SPI_Transmit>:
{
 800ed00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed04:	461d      	mov	r5, r3
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800ed06:	6883      	ldr	r3, [r0, #8]
{
 800ed08:	b082      	sub	sp, #8
 800ed0a:	4604      	mov	r4, r0
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800ed0c:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
{
 800ed10:	460f      	mov	r7, r1
 800ed12:	4690      	mov	r8, r2
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800ed14:	d171      	bne.n	800edfa <HAL_SPI_Transmit+0xfa>
  __HAL_LOCK(hspi);
 800ed16:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800ed1a:	2b01      	cmp	r3, #1
 800ed1c:	d076      	beq.n	800ee0c <HAL_SPI_Transmit+0x10c>
 800ed1e:	2301      	movs	r3, #1
 800ed20:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 800ed24:	f7f9 fa64 	bl	80081f0 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800ed28:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  tickstart = HAL_GetTick();
 800ed2c:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800ed2e:	2b01      	cmp	r3, #1
 800ed30:	b2d8      	uxtb	r0, r3
 800ed32:	d009      	beq.n	800ed48 <HAL_SPI_Transmit+0x48>
    errorcode = HAL_BUSY;
 800ed34:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800ed36:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800ed38:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800ed3a:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800ed3e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 800ed42:	b002      	add	sp, #8
 800ed44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 800ed48:	2f00      	cmp	r7, #0
 800ed4a:	d0f4      	beq.n	800ed36 <HAL_SPI_Transmit+0x36>
 800ed4c:	fab8 f388 	clz	r3, r8
 800ed50:	095b      	lsrs	r3, r3, #5
 800ed52:	f1b8 0f00 	cmp.w	r8, #0
 800ed56:	d0ee      	beq.n	800ed36 <HAL_SPI_Transmit+0x36>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ed58:	2203      	movs	r2, #3
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ed5a:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800ed5c:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ed60:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ed64:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->TxXferCount = Size;
 800ed66:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->RxXferCount = 0U;
 800ed6a:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800ed6e:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800ed70:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 800ed74:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ed78:	68a3      	ldr	r3, [r4, #8]
 800ed7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    __HAL_SPI_DISABLE(hspi);
 800ed7e:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ed80:	d07a      	beq.n	800ee78 <HAL_SPI_Transmit+0x178>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ed82:	681a      	ldr	r2, [r3, #0]
 800ed84:	0652      	lsls	r2, r2, #25
 800ed86:	d403      	bmi.n	800ed90 <HAL_SPI_Transmit+0x90>
    __HAL_SPI_ENABLE(hspi);
 800ed88:	681a      	ldr	r2, [r3, #0]
 800ed8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ed8e:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ed90:	68e2      	ldr	r2, [r4, #12]
 800ed92:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ed96:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ed98:	d93c      	bls.n	800ee14 <HAL_SPI_Transmit+0x114>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ed9a:	b112      	cbz	r2, 800eda2 <HAL_SPI_Transmit+0xa2>
 800ed9c:	f1b8 0f01 	cmp.w	r8, #1
 800eda0:	d107      	bne.n	800edb2 <HAL_SPI_Transmit+0xb2>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800eda2:	f837 2b02 	ldrh.w	r2, [r7], #2
 800eda6:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800eda8:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800edaa:	63a7      	str	r7, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 800edac:	3a01      	subs	r2, #1
 800edae:	b292      	uxth	r2, r2
 800edb0:	87e2      	strh	r2, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800edb2:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800edb4:	b292      	uxth	r2, r2
 800edb6:	b992      	cbnz	r2, 800edde <HAL_SPI_Transmit+0xde>
 800edb8:	e072      	b.n	800eea0 <HAL_SPI_Transmit+0x1a0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800edba:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800edbc:	f832 1b02 	ldrh.w	r1, [r2], #2
 800edc0:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount--;
 800edc2:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800edc6:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800edc8:	f10c 3cff 	add.w	ip, ip, #4294967295
 800edcc:	fa1f fc8c 	uxth.w	ip, ip
 800edd0:	f8a4 c03e 	strh.w	ip, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800edd4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800edd6:	b29b      	uxth	r3, r3
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d061      	beq.n	800eea0 <HAL_SPI_Transmit+0x1a0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800eddc:	6823      	ldr	r3, [r4, #0]
 800edde:	689a      	ldr	r2, [r3, #8]
 800ede0:	0797      	lsls	r7, r2, #30
 800ede2:	d4ea      	bmi.n	800edba <HAL_SPI_Transmit+0xba>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ede4:	f7f9 fa04 	bl	80081f0 <HAL_GetTick>
 800ede8:	1b80      	subs	r0, r0, r6
 800edea:	42a8      	cmp	r0, r5
 800edec:	d301      	bcc.n	800edf2 <HAL_SPI_Transmit+0xf2>
 800edee:	1c68      	adds	r0, r5, #1
 800edf0:	d101      	bne.n	800edf6 <HAL_SPI_Transmit+0xf6>
 800edf2:	2d00      	cmp	r5, #0
 800edf4:	d1ee      	bne.n	800edd4 <HAL_SPI_Transmit+0xd4>
          errorcode = HAL_TIMEOUT;
 800edf6:	2003      	movs	r0, #3
 800edf8:	e79d      	b.n	800ed36 <HAL_SPI_Transmit+0x36>
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800edfa:	f240 313d 	movw	r1, #829	; 0x33d
 800edfe:	4838      	ldr	r0, [pc, #224]	; (800eee0 <HAL_SPI_Transmit+0x1e0>)
 800ee00:	f7f6 f8f4 	bl	8004fec <assert_failed>
  __HAL_LOCK(hspi);
 800ee04:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800ee08:	2b01      	cmp	r3, #1
 800ee0a:	d188      	bne.n	800ed1e <HAL_SPI_Transmit+0x1e>
 800ee0c:	2002      	movs	r0, #2
}
 800ee0e:	b002      	add	sp, #8
 800ee10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ee14:	b112      	cbz	r2, 800ee1c <HAL_SPI_Transmit+0x11c>
 800ee16:	f1b8 0f01 	cmp.w	r8, #1
 800ee1a:	d10b      	bne.n	800ee34 <HAL_SPI_Transmit+0x134>
      if (hspi->TxXferCount > 1U)
 800ee1c:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800ee1e:	b292      	uxth	r2, r2
 800ee20:	2a01      	cmp	r2, #1
 800ee22:	d953      	bls.n	800eecc <HAL_SPI_Transmit+0x1cc>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ee24:	f837 2b02 	ldrh.w	r2, [r7], #2
 800ee28:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 800ee2a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ee2c:	63a7      	str	r7, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800ee2e:	3b02      	subs	r3, #2
 800ee30:	b29b      	uxth	r3, r3
 800ee32:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800ee34:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800ee36:	b29b      	uxth	r3, r3
 800ee38:	b983      	cbnz	r3, 800ee5c <HAL_SPI_Transmit+0x15c>
 800ee3a:	e031      	b.n	800eea0 <HAL_SPI_Transmit+0x1a0>
        if (hspi->TxXferCount > 1U)
 800ee3c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800ee3e:	b29b      	uxth	r3, r3
 800ee40:	2b01      	cmp	r3, #1
 800ee42:	d922      	bls.n	800ee8a <HAL_SPI_Transmit+0x18a>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ee44:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800ee46:	f831 3b02 	ldrh.w	r3, [r1], #2
 800ee4a:	60d3      	str	r3, [r2, #12]
          hspi->TxXferCount -= 2U;
 800ee4c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ee4e:	63a1      	str	r1, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800ee50:	3b02      	subs	r3, #2
 800ee52:	b29b      	uxth	r3, r3
 800ee54:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800ee56:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800ee58:	b289      	uxth	r1, r1
 800ee5a:	b309      	cbz	r1, 800eea0 <HAL_SPI_Transmit+0x1a0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ee5c:	6822      	ldr	r2, [r4, #0]
 800ee5e:	6893      	ldr	r3, [r2, #8]
 800ee60:	0799      	lsls	r1, r3, #30
 800ee62:	d4eb      	bmi.n	800ee3c <HAL_SPI_Transmit+0x13c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ee64:	f7f9 f9c4 	bl	80081f0 <HAL_GetTick>
 800ee68:	1b80      	subs	r0, r0, r6
 800ee6a:	42a8      	cmp	r0, r5
 800ee6c:	d301      	bcc.n	800ee72 <HAL_SPI_Transmit+0x172>
 800ee6e:	1c6b      	adds	r3, r5, #1
 800ee70:	d1c1      	bne.n	800edf6 <HAL_SPI_Transmit+0xf6>
 800ee72:	2d00      	cmp	r5, #0
 800ee74:	d1ef      	bne.n	800ee56 <HAL_SPI_Transmit+0x156>
 800ee76:	e7be      	b.n	800edf6 <HAL_SPI_Transmit+0xf6>
    __HAL_SPI_DISABLE(hspi);
 800ee78:	681a      	ldr	r2, [r3, #0]
 800ee7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ee7e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ee80:	681a      	ldr	r2, [r3, #0]
 800ee82:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ee86:	601a      	str	r2, [r3, #0]
 800ee88:	e77b      	b.n	800ed82 <HAL_SPI_Transmit+0x82>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ee8a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ee8c:	781b      	ldrb	r3, [r3, #0]
 800ee8e:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 800ee90:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 800ee92:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800ee94:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 800ee96:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 800ee98:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 800ee9a:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800ee9c:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800ee9e:	e7da      	b.n	800ee56 <HAL_SPI_Transmit+0x156>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800eea0:	4632      	mov	r2, r6
 800eea2:	4629      	mov	r1, r5
 800eea4:	4620      	mov	r0, r4
 800eea6:	f7ff fd89 	bl	800e9bc <SPI_EndRxTxTransaction>
 800eeaa:	b108      	cbz	r0, 800eeb0 <HAL_SPI_Transmit+0x1b0>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800eeac:	2320      	movs	r3, #32
 800eeae:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800eeb0:	68a3      	ldr	r3, [r4, #8]
 800eeb2:	b933      	cbnz	r3, 800eec2 <HAL_SPI_Transmit+0x1c2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800eeb4:	6822      	ldr	r2, [r4, #0]
 800eeb6:	9301      	str	r3, [sp, #4]
 800eeb8:	68d3      	ldr	r3, [r2, #12]
 800eeba:	9301      	str	r3, [sp, #4]
 800eebc:	6893      	ldr	r3, [r2, #8]
 800eebe:	9301      	str	r3, [sp, #4]
 800eec0:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800eec2:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 800eec4:	3800      	subs	r0, #0
 800eec6:	bf18      	it	ne
 800eec8:	2001      	movne	r0, #1
error:
 800eeca:	e734      	b.n	800ed36 <HAL_SPI_Transmit+0x36>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800eecc:	783a      	ldrb	r2, [r7, #0]
 800eece:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800eed0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr ++;
 800eed2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800eed4:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr ++;
 800eed6:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 800eed8:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr ++;
 800eeda:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800eedc:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800eede:	e7a9      	b.n	800ee34 <HAL_SPI_Transmit+0x134>
 800eee0:	0802cc5c 	.word	0x0802cc5c

0800eee4 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800eee4:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800eee6:	4a12      	ldr	r2, [pc, #72]	; (800ef30 <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800eee8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
{
 800eeec:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800eeee:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800eef0:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800eef2:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 800eef4:	6d45      	ldr	r5, [r0, #84]	; 0x54
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800eef6:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800eefa:	402a      	ands	r2, r5
  tmpccmrx |= OC_Config->OCMode;
 800eefc:	680d      	ldr	r5, [r1, #0]
 800eefe:	432a      	orrs	r2, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ef00:	688d      	ldr	r5, [r1, #8]
 800ef02:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ef06:	4d0b      	ldr	r5, [pc, #44]	; (800ef34 <TIM_OC5_SetConfig+0x50>)
 800ef08:	42a8      	cmp	r0, r5
 800ef0a:	d00a      	beq.n	800ef22 <TIM_OC5_SetConfig+0x3e>
 800ef0c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800ef10:	42a8      	cmp	r0, r5
 800ef12:	d006      	beq.n	800ef22 <TIM_OC5_SetConfig+0x3e>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ef14:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800ef16:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 800ef18:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800ef1a:	6581      	str	r1, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ef1c:	6203      	str	r3, [r0, #32]
}
 800ef1e:	bc30      	pop	{r4, r5}
 800ef20:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ef22:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ef26:	694d      	ldr	r5, [r1, #20]
 800ef28:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 800ef2c:	e7f2      	b.n	800ef14 <TIM_OC5_SetConfig+0x30>
 800ef2e:	bf00      	nop
 800ef30:	fffeff8f 	.word	0xfffeff8f
 800ef34:	40010000 	.word	0x40010000

0800ef38 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ef38:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ef3a:	4a12      	ldr	r2, [pc, #72]	; (800ef84 <TIM_OC6_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ef3c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
{
 800ef40:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ef42:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800ef44:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800ef46:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 800ef48:	6d45      	ldr	r5, [r0, #84]	; 0x54
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ef4a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ef4e:	402a      	ands	r2, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ef50:	680d      	ldr	r5, [r1, #0]
 800ef52:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ef56:	688d      	ldr	r5, [r1, #8]
 800ef58:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ef5c:	4d0a      	ldr	r5, [pc, #40]	; (800ef88 <TIM_OC6_SetConfig+0x50>)
 800ef5e:	42a8      	cmp	r0, r5
 800ef60:	d00a      	beq.n	800ef78 <TIM_OC6_SetConfig+0x40>
 800ef62:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800ef66:	42a8      	cmp	r0, r5
 800ef68:	d006      	beq.n	800ef78 <TIM_OC6_SetConfig+0x40>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ef6a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800ef6c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 800ef6e:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800ef70:	65c1      	str	r1, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ef72:	6203      	str	r3, [r0, #32]
}
 800ef74:	bc30      	pop	{r4, r5}
 800ef76:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ef78:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ef7c:	694d      	ldr	r5, [r1, #20]
 800ef7e:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 800ef82:	e7f2      	b.n	800ef6a <TIM_OC6_SetConfig+0x32>
 800ef84:	feff8fff 	.word	0xfeff8fff
 800ef88:	40010000 	.word	0x40010000

0800ef8c <TIM_OC1_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ef8c:	6a03      	ldr	r3, [r0, #32]
 800ef8e:	f023 0301 	bic.w	r3, r3, #1
{
 800ef92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ef96:	6203      	str	r3, [r0, #32]
{
 800ef98:	4604      	mov	r4, r0
  tmpccer = TIMx->CCER;
 800ef9a:	6a05      	ldr	r5, [r0, #32]
{
 800ef9c:	460e      	mov	r6, r1
  tmpcr2 =  TIMx->CR2;
 800ef9e:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800efa2:	4b27      	ldr	r3, [pc, #156]	; (800f040 <TIM_OC1_SetConfig+0xb4>)
  tmpccer &= ~TIM_CCER_CC1P;
 800efa4:	f025 0502 	bic.w	r5, r5, #2
  tmpccmrx = TIMx->CCMR1;
 800efa8:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= OC_Config->OCMode;
 800efaa:	680f      	ldr	r7, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800efac:	4013      	ands	r3, r2
  tmpccmrx |= OC_Config->OCMode;
 800efae:	431f      	orrs	r7, r3
  tmpccer |= OC_Config->OCPolarity;
 800efb0:	688b      	ldr	r3, [r1, #8]
 800efb2:	431d      	orrs	r5, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800efb4:	4b23      	ldr	r3, [pc, #140]	; (800f044 <TIM_OC1_SetConfig+0xb8>)
 800efb6:	4298      	cmp	r0, r3
 800efb8:	d00b      	beq.n	800efd2 <TIM_OC1_SetConfig+0x46>
 800efba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800efbe:	4298      	cmp	r0, r3
 800efc0:	d007      	beq.n	800efd2 <TIM_OC1_SetConfig+0x46>
  TIMx->CCR1 = OC_Config->Pulse;
 800efc2:	6872      	ldr	r2, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800efc4:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 800efc8:	61a7      	str	r7, [r4, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800efca:	6362      	str	r2, [r4, #52]	; 0x34
  TIMx->CCER = tmpccer;
 800efcc:	6225      	str	r5, [r4, #32]
}
 800efce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800efd2:	68f3      	ldr	r3, [r6, #12]
 800efd4:	f033 0208 	bics.w	r2, r3, #8
 800efd8:	d120      	bne.n	800f01c <TIM_OC1_SetConfig+0x90>
    tmpccer &= ~TIM_CCER_CC1NP;
 800efda:	f025 0508 	bic.w	r5, r5, #8
    tmpccer |= OC_Config->OCNPolarity;
 800efde:	431d      	orrs	r5, r3
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800efe0:	69b3      	ldr	r3, [r6, #24]
 800efe2:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC1NE;
 800efe6:	f025 0504 	bic.w	r5, r5, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800efea:	d11e      	bne.n	800f02a <TIM_OC1_SetConfig+0x9e>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800efec:	6973      	ldr	r3, [r6, #20]
 800efee:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800eff2:	d106      	bne.n	800f002 <TIM_OC1_SetConfig+0x76>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800eff4:	f428 7240 	bic.w	r2, r8, #768	; 0x300
 800eff8:	69b1      	ldr	r1, [r6, #24]
 800effa:	430a      	orrs	r2, r1
    tmpcr2 |= OC_Config->OCNIdleState;
 800effc:	ea42 0803 	orr.w	r8, r2, r3
 800f000:	e7df      	b.n	800efc2 <TIM_OC1_SetConfig+0x36>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800f002:	f641 316d 	movw	r1, #7021	; 0x1b6d
 800f006:	4810      	ldr	r0, [pc, #64]	; (800f048 <TIM_OC1_SetConfig+0xbc>)
 800f008:	f7f5 fff0 	bl	8004fec <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f00c:	f428 7240 	bic.w	r2, r8, #768	; 0x300
 800f010:	69b1      	ldr	r1, [r6, #24]
    tmpcr2 |= OC_Config->OCIdleState;
 800f012:	6973      	ldr	r3, [r6, #20]
    tmpcr2 |= OC_Config->OCNIdleState;
 800f014:	430a      	orrs	r2, r1
 800f016:	ea42 0803 	orr.w	r8, r2, r3
 800f01a:	e7d2      	b.n	800efc2 <TIM_OC1_SetConfig+0x36>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800f01c:	f641 315f 	movw	r1, #7007	; 0x1b5f
 800f020:	4809      	ldr	r0, [pc, #36]	; (800f048 <TIM_OC1_SetConfig+0xbc>)
 800f022:	f7f5 ffe3 	bl	8004fec <assert_failed>
    tmpccer |= OC_Config->OCNPolarity;
 800f026:	68f3      	ldr	r3, [r6, #12]
 800f028:	e7d7      	b.n	800efda <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800f02a:	f641 316c 	movw	r1, #7020	; 0x1b6c
 800f02e:	4806      	ldr	r0, [pc, #24]	; (800f048 <TIM_OC1_SetConfig+0xbc>)
 800f030:	f7f5 ffdc 	bl	8004fec <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800f034:	6973      	ldr	r3, [r6, #20]
 800f036:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800f03a:	d0db      	beq.n	800eff4 <TIM_OC1_SetConfig+0x68>
 800f03c:	e7e1      	b.n	800f002 <TIM_OC1_SetConfig+0x76>
 800f03e:	bf00      	nop
 800f040:	fffeff8c 	.word	0xfffeff8c
 800f044:	40010000 	.word	0x40010000
 800f048:	0802cc94 	.word	0x0802cc94

0800f04c <TIM_OC3_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f04c:	6a03      	ldr	r3, [r0, #32]
 800f04e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
{
 800f052:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f056:	6203      	str	r3, [r0, #32]
{
 800f058:	4604      	mov	r4, r0
  tmpccer = TIMx->CCER;
 800f05a:	6a05      	ldr	r5, [r0, #32]
{
 800f05c:	460e      	mov	r6, r1
  tmpcr2 =  TIMx->CR2;
 800f05e:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f062:	4b29      	ldr	r3, [pc, #164]	; (800f108 <TIM_OC3_SetConfig+0xbc>)
  tmpccer &= ~TIM_CCER_CC3P;
 800f064:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  tmpccmrx = TIMx->CCMR2;
 800f068:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx |= OC_Config->OCMode;
 800f06a:	680f      	ldr	r7, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f06c:	4013      	ands	r3, r2
  tmpccmrx |= OC_Config->OCMode;
 800f06e:	431f      	orrs	r7, r3
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f070:	688b      	ldr	r3, [r1, #8]
 800f072:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f076:	4b25      	ldr	r3, [pc, #148]	; (800f10c <TIM_OC3_SetConfig+0xc0>)
 800f078:	4298      	cmp	r0, r3
 800f07a:	d00b      	beq.n	800f094 <TIM_OC3_SetConfig+0x48>
 800f07c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800f080:	4298      	cmp	r0, r3
 800f082:	d007      	beq.n	800f094 <TIM_OC3_SetConfig+0x48>
  TIMx->CCR3 = OC_Config->Pulse;
 800f084:	6872      	ldr	r2, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800f086:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 800f08a:	61e7      	str	r7, [r4, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800f08c:	63e2      	str	r2, [r4, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 800f08e:	6225      	str	r5, [r4, #32]
}
 800f090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800f094:	68f3      	ldr	r3, [r6, #12]
 800f096:	f033 0208 	bics.w	r2, r3, #8
 800f09a:	d123      	bne.n	800f0e4 <TIM_OC3_SetConfig+0x98>
    tmpccer &= ~TIM_CCER_CC3NP;
 800f09c:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f0a0:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800f0a4:	69b3      	ldr	r3, [r6, #24]
 800f0a6:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC3NE;
 800f0aa:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800f0ae:	d120      	bne.n	800f0f2 <TIM_OC3_SetConfig+0xa6>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800f0b0:	6973      	ldr	r3, [r6, #20]
 800f0b2:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800f0b6:	d107      	bne.n	800f0c8 <TIM_OC3_SetConfig+0x7c>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f0b8:	f428 5240 	bic.w	r2, r8, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f0bc:	69b1      	ldr	r1, [r6, #24]
 800f0be:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 800f0c2:	ea42 1803 	orr.w	r8, r2, r3, lsl #4
 800f0c6:	e7dd      	b.n	800f084 <TIM_OC3_SetConfig+0x38>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800f0c8:	f641 4103 	movw	r1, #7171	; 0x1c03
 800f0cc:	4810      	ldr	r0, [pc, #64]	; (800f110 <TIM_OC3_SetConfig+0xc4>)
 800f0ce:	f7f5 ff8d 	bl	8004fec <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f0d2:	f428 5240 	bic.w	r2, r8, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f0d6:	69b1      	ldr	r1, [r6, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f0d8:	6973      	ldr	r3, [r6, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f0da:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 800f0de:	ea42 1803 	orr.w	r8, r2, r3, lsl #4
 800f0e2:	e7cf      	b.n	800f084 <TIM_OC3_SetConfig+0x38>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800f0e4:	f641 31f5 	movw	r1, #7157	; 0x1bf5
 800f0e8:	4809      	ldr	r0, [pc, #36]	; (800f110 <TIM_OC3_SetConfig+0xc4>)
 800f0ea:	f7f5 ff7f 	bl	8004fec <assert_failed>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f0ee:	68f3      	ldr	r3, [r6, #12]
 800f0f0:	e7d4      	b.n	800f09c <TIM_OC3_SetConfig+0x50>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800f0f2:	f641 4102 	movw	r1, #7170	; 0x1c02
 800f0f6:	4806      	ldr	r0, [pc, #24]	; (800f110 <TIM_OC3_SetConfig+0xc4>)
 800f0f8:	f7f5 ff78 	bl	8004fec <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800f0fc:	6973      	ldr	r3, [r6, #20]
 800f0fe:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800f102:	d0d9      	beq.n	800f0b8 <TIM_OC3_SetConfig+0x6c>
 800f104:	e7e0      	b.n	800f0c8 <TIM_OC3_SetConfig+0x7c>
 800f106:	bf00      	nop
 800f108:	fffeff8c 	.word	0xfffeff8c
 800f10c:	40010000 	.word	0x40010000
 800f110:	0802cc94 	.word	0x0802cc94

0800f114 <TIM_OC4_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f114:	6a03      	ldr	r3, [r0, #32]
 800f116:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
{
 800f11a:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f11c:	6203      	str	r3, [r0, #32]
{
 800f11e:	460d      	mov	r5, r1
  tmpccer = TIMx->CCER;
 800f120:	6a06      	ldr	r6, [r0, #32]
{
 800f122:	b083      	sub	sp, #12
  tmpcr2 =  TIMx->CR2;
 800f124:	6842      	ldr	r2, [r0, #4]
{
 800f126:	4604      	mov	r4, r0
  tmpccmrx = TIMx->CCMR2;
 800f128:	69c1      	ldr	r1, [r0, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 800f12a:	f426 5600 	bic.w	r6, r6, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f12e:	4b16      	ldr	r3, [pc, #88]	; (800f188 <TIM_OC4_SetConfig+0x74>)
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f130:	682f      	ldr	r7, [r5, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f132:	400b      	ands	r3, r1
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f134:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f138:	68ab      	ldr	r3, [r5, #8]
 800f13a:	ea46 3603 	orr.w	r6, r6, r3, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f13e:	4b13      	ldr	r3, [pc, #76]	; (800f18c <TIM_OC4_SetConfig+0x78>)
 800f140:	4298      	cmp	r0, r3
 800f142:	d00a      	beq.n	800f15a <TIM_OC4_SetConfig+0x46>
 800f144:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800f148:	4298      	cmp	r0, r3
 800f14a:	d006      	beq.n	800f15a <TIM_OC4_SetConfig+0x46>
  TIMx->CCR4 = OC_Config->Pulse;
 800f14c:	686b      	ldr	r3, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800f14e:	6062      	str	r2, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 800f150:	61e7      	str	r7, [r4, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800f152:	6423      	str	r3, [r4, #64]	; 0x40
  TIMx->CCER = tmpccer;
 800f154:	6226      	str	r6, [r4, #32]
}
 800f156:	b003      	add	sp, #12
 800f158:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800f15a:	696b      	ldr	r3, [r5, #20]
 800f15c:	f433 7180 	bics.w	r1, r3, #256	; 0x100
 800f160:	d104      	bne.n	800f16c <TIM_OC4_SetConfig+0x58>
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f162:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f166:	ea42 1283 	orr.w	r2, r2, r3, lsl #6
 800f16a:	e7ef      	b.n	800f14c <TIM_OC4_SetConfig+0x38>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800f16c:	f641 4141 	movw	r1, #7233	; 0x1c41
 800f170:	4807      	ldr	r0, [pc, #28]	; (800f190 <TIM_OC4_SetConfig+0x7c>)
 800f172:	9201      	str	r2, [sp, #4]
 800f174:	f7f5 ff3a 	bl	8004fec <assert_failed>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f178:	9a01      	ldr	r2, [sp, #4]
 800f17a:	696b      	ldr	r3, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f17c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f180:	ea42 1283 	orr.w	r2, r2, r3, lsl #6
 800f184:	e7e2      	b.n	800f14c <TIM_OC4_SetConfig+0x38>
 800f186:	bf00      	nop
 800f188:	feff8cff 	.word	0xfeff8cff
 800f18c:	40010000 	.word	0x40010000
 800f190:	0802cc94 	.word	0x0802cc94

0800f194 <TIM_SlaveTimer_SetConfig>:
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f194:	6803      	ldr	r3, [r0, #0]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800f196:	684a      	ldr	r2, [r1, #4]
{
 800f198:	b570      	push	{r4, r5, r6, lr}
 800f19a:	460c      	mov	r4, r1
  tmpsmcr = htim->Instance->SMCR;
 800f19c:	6899      	ldr	r1, [r3, #8]
{
 800f19e:	4605      	mov	r5, r0

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800f1a0:	2a50      	cmp	r2, #80	; 0x50
  tmpsmcr &= ~TIM_SMCR_TS;
 800f1a2:	f021 0c70 	bic.w	ip, r1, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_SMS;
 800f1a6:	4980      	ldr	r1, [pc, #512]	; (800f3a8 <TIM_SlaveTimer_SetConfig+0x214>)
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800f1a8:	6820      	ldr	r0, [r4, #0]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800f1aa:	ea42 0c0c 	orr.w	ip, r2, ip
  tmpsmcr &= ~TIM_SMCR_SMS;
 800f1ae:	ea0c 0101 	and.w	r1, ip, r1
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800f1b2:	ea41 0100 	orr.w	r1, r1, r0
  htim->Instance->SMCR = tmpsmcr;
 800f1b6:	6099      	str	r1, [r3, #8]
  switch (sSlaveConfig->InputTrigger)
 800f1b8:	f000 8104 	beq.w	800f3c4 <TIM_SlaveTimer_SetConfig+0x230>
 800f1bc:	d953      	bls.n	800f266 <TIM_SlaveTimer_SetConfig+0xd2>
 800f1be:	2a60      	cmp	r2, #96	; 0x60
 800f1c0:	f000 816b 	beq.w	800f49a <TIM_SlaveTimer_SetConfig+0x306>
 800f1c4:	2a70      	cmp	r2, #112	; 0x70
 800f1c6:	d151      	bne.n	800f26c <TIM_SlaveTimer_SetConfig+0xd8>
  {
    case TIM_TS_ETRF:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800f1c8:	4a78      	ldr	r2, [pc, #480]	; (800f3ac <TIM_SlaveTimer_SetConfig+0x218>)
 800f1ca:	4979      	ldr	r1, [pc, #484]	; (800f3b0 <TIM_SlaveTimer_SetConfig+0x21c>)
 800f1cc:	4293      	cmp	r3, r2
 800f1ce:	bf18      	it	ne
 800f1d0:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800f1d4:	bf14      	ite	ne
 800f1d6:	2201      	movne	r2, #1
 800f1d8:	2200      	moveq	r2, #0
 800f1da:	428b      	cmp	r3, r1
 800f1dc:	bf0c      	ite	eq
 800f1de:	2200      	moveq	r2, #0
 800f1e0:	f002 0201 	andne.w	r2, r2, #1
 800f1e4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f1e8:	428b      	cmp	r3, r1
 800f1ea:	bf0c      	ite	eq
 800f1ec:	2200      	moveq	r2, #0
 800f1ee:	f002 0201 	andne.w	r2, r2, #1
 800f1f2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f1f6:	428b      	cmp	r3, r1
 800f1f8:	bf0c      	ite	eq
 800f1fa:	2200      	moveq	r2, #0
 800f1fc:	f002 0201 	andne.w	r2, r2, #1
 800f200:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 800f204:	428b      	cmp	r3, r1
 800f206:	bf0c      	ite	eq
 800f208:	2200      	moveq	r2, #0
 800f20a:	f002 0201 	andne.w	r2, r2, #1
 800f20e:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 800f212:	428b      	cmp	r3, r1
 800f214:	bf0c      	ite	eq
 800f216:	2200      	moveq	r2, #0
 800f218:	f002 0201 	andne.w	r2, r2, #1
 800f21c:	b11a      	cbz	r2, 800f226 <TIM_SlaveTimer_SetConfig+0x92>
 800f21e:	4a65      	ldr	r2, [pc, #404]	; (800f3b4 <TIM_SlaveTimer_SetConfig+0x220>)
 800f220:	4293      	cmp	r3, r2
 800f222:	f040 81bb 	bne.w	800f59c <TIM_SlaveTimer_SetConfig+0x408>
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 800f226:	68e3      	ldr	r3, [r4, #12]
 800f228:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800f22c:	f040 819e 	bne.w	800f56c <TIM_SlaveTimer_SetConfig+0x3d8>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800f230:	68a3      	ldr	r3, [r4, #8]
 800f232:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f236:	bf18      	it	ne
 800f238:	2b0a      	cmpne	r3, #10
 800f23a:	d003      	beq.n	800f244 <TIM_SlaveTimer_SetConfig+0xb0>
 800f23c:	f033 0302 	bics.w	r3, r3, #2
 800f240:	f040 81a6 	bne.w	800f590 <TIM_SlaveTimer_SetConfig+0x3fc>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800f244:	6921      	ldr	r1, [r4, #16]
 800f246:	290f      	cmp	r1, #15
 800f248:	f200 8175 	bhi.w	800f536 <TIM_SlaveTimer_SetConfig+0x3a2>
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800f24c:	682d      	ldr	r5, [r5, #0]
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f24e:	e9d4 0302 	ldrd	r0, r3, [r4, #8]
 800f252:	68aa      	ldr	r2, [r5, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f254:	4303      	orrs	r3, r0
  HAL_StatusTypeDef status = HAL_OK;
 800f256:	2000      	movs	r0, #0
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f258:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800f25c:	4313      	orrs	r3, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f25e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f262:	60ab      	str	r3, [r5, #8]
}
 800f264:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 800f266:	2a40      	cmp	r2, #64	; 0x40
 800f268:	d03a      	beq.n	800f2e0 <TIM_SlaveTimer_SetConfig+0x14c>
 800f26a:	d901      	bls.n	800f270 <TIM_SlaveTimer_SetConfig+0xdc>
        return HAL_ERROR;
 800f26c:	2001      	movs	r0, #1
}
 800f26e:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 800f270:	2a20      	cmp	r2, #32
 800f272:	d002      	beq.n	800f27a <TIM_SlaveTimer_SetConfig+0xe6>
 800f274:	d930      	bls.n	800f2d8 <TIM_SlaveTimer_SetConfig+0x144>
 800f276:	2a30      	cmp	r2, #48	; 0x30
 800f278:	d1f8      	bne.n	800f26c <TIM_SlaveTimer_SetConfig+0xd8>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800f27a:	4a4c      	ldr	r2, [pc, #304]	; (800f3ac <TIM_SlaveTimer_SetConfig+0x218>)
 800f27c:	484c      	ldr	r0, [pc, #304]	; (800f3b0 <TIM_SlaveTimer_SetConfig+0x21c>)
 800f27e:	4293      	cmp	r3, r2
 800f280:	bf18      	it	ne
 800f282:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800f286:	494c      	ldr	r1, [pc, #304]	; (800f3b8 <TIM_SlaveTimer_SetConfig+0x224>)
 800f288:	4c4c      	ldr	r4, [pc, #304]	; (800f3bc <TIM_SlaveTimer_SetConfig+0x228>)
 800f28a:	bf14      	ite	ne
 800f28c:	2201      	movne	r2, #1
 800f28e:	2200      	moveq	r2, #0
 800f290:	4283      	cmp	r3, r0
 800f292:	bf0c      	ite	eq
 800f294:	2200      	moveq	r2, #0
 800f296:	f002 0201 	andne.w	r2, r2, #1
 800f29a:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 800f29e:	428b      	cmp	r3, r1
 800f2a0:	bf0c      	ite	eq
 800f2a2:	2200      	moveq	r2, #0
 800f2a4:	f002 0201 	andne.w	r2, r2, #1
 800f2a8:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 800f2ac:	42a3      	cmp	r3, r4
 800f2ae:	bf0c      	ite	eq
 800f2b0:	2200      	moveq	r2, #0
 800f2b2:	f002 0201 	andne.w	r2, r2, #1
 800f2b6:	4283      	cmp	r3, r0
 800f2b8:	bf0c      	ite	eq
 800f2ba:	2200      	moveq	r2, #0
 800f2bc:	f002 0201 	andne.w	r2, r2, #1
 800f2c0:	428b      	cmp	r3, r1
 800f2c2:	bf0c      	ite	eq
 800f2c4:	2200      	moveq	r2, #0
 800f2c6:	f002 0201 	andne.w	r2, r2, #1
 800f2ca:	b11a      	cbz	r2, 800f2d4 <TIM_SlaveTimer_SetConfig+0x140>
 800f2cc:	4a39      	ldr	r2, [pc, #228]	; (800f3b4 <TIM_SlaveTimer_SetConfig+0x220>)
 800f2ce:	4293      	cmp	r3, r2
 800f2d0:	f040 816a 	bne.w	800f5a8 <TIM_SlaveTimer_SetConfig+0x414>
  HAL_StatusTypeDef status = HAL_OK;
 800f2d4:	2000      	movs	r0, #0
}
 800f2d6:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 800f2d8:	f032 0210 	bics.w	r2, r2, #16
 800f2dc:	d1c6      	bne.n	800f26c <TIM_SlaveTimer_SetConfig+0xd8>
 800f2de:	e7cc      	b.n	800f27a <TIM_SlaveTimer_SetConfig+0xe6>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800f2e0:	4a32      	ldr	r2, [pc, #200]	; (800f3ac <TIM_SlaveTimer_SetConfig+0x218>)
 800f2e2:	4933      	ldr	r1, [pc, #204]	; (800f3b0 <TIM_SlaveTimer_SetConfig+0x21c>)
 800f2e4:	4293      	cmp	r3, r2
 800f2e6:	bf18      	it	ne
 800f2e8:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800f2ec:	bf14      	ite	ne
 800f2ee:	2201      	movne	r2, #1
 800f2f0:	2200      	moveq	r2, #0
 800f2f2:	428b      	cmp	r3, r1
 800f2f4:	bf0c      	ite	eq
 800f2f6:	2200      	moveq	r2, #0
 800f2f8:	f002 0201 	andne.w	r2, r2, #1
 800f2fc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f300:	428b      	cmp	r3, r1
 800f302:	bf0c      	ite	eq
 800f304:	2200      	moveq	r2, #0
 800f306:	f002 0201 	andne.w	r2, r2, #1
 800f30a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f30e:	428b      	cmp	r3, r1
 800f310:	bf0c      	ite	eq
 800f312:	2200      	moveq	r2, #0
 800f314:	f002 0201 	andne.w	r2, r2, #1
 800f318:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 800f31c:	428b      	cmp	r3, r1
 800f31e:	bf0c      	ite	eq
 800f320:	2200      	moveq	r2, #0
 800f322:	f002 0201 	andne.w	r2, r2, #1
 800f326:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 800f32a:	428b      	cmp	r3, r1
 800f32c:	bf0c      	ite	eq
 800f32e:	2200      	moveq	r2, #0
 800f330:	f002 0201 	andne.w	r2, r2, #1
 800f334:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f338:	428b      	cmp	r3, r1
 800f33a:	bf0c      	ite	eq
 800f33c:	2200      	moveq	r2, #0
 800f33e:	f002 0201 	andne.w	r2, r2, #1
 800f342:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f346:	428b      	cmp	r3, r1
 800f348:	bf0c      	ite	eq
 800f34a:	2200      	moveq	r2, #0
 800f34c:	f002 0201 	andne.w	r2, r2, #1
 800f350:	f5a1 3198 	sub.w	r1, r1, #77824	; 0x13000
 800f354:	428b      	cmp	r3, r1
 800f356:	bf0c      	ite	eq
 800f358:	2200      	moveq	r2, #0
 800f35a:	f002 0201 	andne.w	r2, r2, #1
 800f35e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f362:	428b      	cmp	r3, r1
 800f364:	bf0c      	ite	eq
 800f366:	2200      	moveq	r2, #0
 800f368:	f002 0201 	andne.w	r2, r2, #1
 800f36c:	b11a      	cbz	r2, 800f376 <TIM_SlaveTimer_SetConfig+0x1e2>
 800f36e:	4a14      	ldr	r2, [pc, #80]	; (800f3c0 <TIM_SlaveTimer_SetConfig+0x22c>)
 800f370:	4293      	cmp	r3, r2
 800f372:	f040 8126 	bne.w	800f5c2 <TIM_SlaveTimer_SetConfig+0x42e>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800f376:	6923      	ldr	r3, [r4, #16]
 800f378:	2b0f      	cmp	r3, #15
 800f37a:	f200 80ea 	bhi.w	800f552 <TIM_SlaveTimer_SetConfig+0x3be>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800f37e:	6823      	ldr	r3, [r4, #0]
 800f380:	2b05      	cmp	r3, #5
 800f382:	f43f af73 	beq.w	800f26c <TIM_SlaveTimer_SetConfig+0xd8>
      tmpccer = htim->Instance->CCER;
 800f386:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f388:	2000      	movs	r0, #0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800f38a:	6925      	ldr	r5, [r4, #16]
      tmpccer = htim->Instance->CCER;
 800f38c:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800f38e:	6a19      	ldr	r1, [r3, #32]
 800f390:	f021 0101 	bic.w	r1, r1, #1
 800f394:	6219      	str	r1, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800f396:	699a      	ldr	r2, [r3, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f398:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800f39c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 800f3a0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800f3a2:	621c      	str	r4, [r3, #32]
}
 800f3a4:	bd70      	pop	{r4, r5, r6, pc}
 800f3a6:	bf00      	nop
 800f3a8:	fffefff8 	.word	0xfffefff8
 800f3ac:	40010000 	.word	0x40010000
 800f3b0:	40000400 	.word	0x40000400
 800f3b4:	40001800 	.word	0x40001800
 800f3b8:	40000800 	.word	0x40000800
 800f3bc:	40000c00 	.word	0x40000c00
 800f3c0:	40002000 	.word	0x40002000
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800f3c4:	4a85      	ldr	r2, [pc, #532]	; (800f5dc <TIM_SlaveTimer_SetConfig+0x448>)
 800f3c6:	4986      	ldr	r1, [pc, #536]	; (800f5e0 <TIM_SlaveTimer_SetConfig+0x44c>)
 800f3c8:	4293      	cmp	r3, r2
 800f3ca:	bf18      	it	ne
 800f3cc:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800f3d0:	bf14      	ite	ne
 800f3d2:	2201      	movne	r2, #1
 800f3d4:	2200      	moveq	r2, #0
 800f3d6:	428b      	cmp	r3, r1
 800f3d8:	bf0c      	ite	eq
 800f3da:	2200      	moveq	r2, #0
 800f3dc:	f002 0201 	andne.w	r2, r2, #1
 800f3e0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f3e4:	428b      	cmp	r3, r1
 800f3e6:	bf0c      	ite	eq
 800f3e8:	2200      	moveq	r2, #0
 800f3ea:	f002 0201 	andne.w	r2, r2, #1
 800f3ee:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f3f2:	428b      	cmp	r3, r1
 800f3f4:	bf0c      	ite	eq
 800f3f6:	2200      	moveq	r2, #0
 800f3f8:	f002 0201 	andne.w	r2, r2, #1
 800f3fc:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 800f400:	428b      	cmp	r3, r1
 800f402:	bf0c      	ite	eq
 800f404:	2200      	moveq	r2, #0
 800f406:	f002 0201 	andne.w	r2, r2, #1
 800f40a:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 800f40e:	428b      	cmp	r3, r1
 800f410:	bf0c      	ite	eq
 800f412:	2200      	moveq	r2, #0
 800f414:	f002 0201 	andne.w	r2, r2, #1
 800f418:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f41c:	428b      	cmp	r3, r1
 800f41e:	bf0c      	ite	eq
 800f420:	2200      	moveq	r2, #0
 800f422:	f002 0201 	andne.w	r2, r2, #1
 800f426:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f42a:	428b      	cmp	r3, r1
 800f42c:	bf0c      	ite	eq
 800f42e:	2200      	moveq	r2, #0
 800f430:	f002 0201 	andne.w	r2, r2, #1
 800f434:	f5a1 3198 	sub.w	r1, r1, #77824	; 0x13000
 800f438:	428b      	cmp	r3, r1
 800f43a:	bf0c      	ite	eq
 800f43c:	2200      	moveq	r2, #0
 800f43e:	f002 0201 	andne.w	r2, r2, #1
 800f442:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f446:	428b      	cmp	r3, r1
 800f448:	bf0c      	ite	eq
 800f44a:	2200      	moveq	r2, #0
 800f44c:	f002 0201 	andne.w	r2, r2, #1
 800f450:	b11a      	cbz	r2, 800f45a <TIM_SlaveTimer_SetConfig+0x2c6>
 800f452:	4a64      	ldr	r2, [pc, #400]	; (800f5e4 <TIM_SlaveTimer_SetConfig+0x450>)
 800f454:	4293      	cmp	r3, r2
 800f456:	f040 80ba 	bne.w	800f5ce <TIM_SlaveTimer_SetConfig+0x43a>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800f45a:	68a3      	ldr	r3, [r4, #8]
 800f45c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f460:	bf18      	it	ne
 800f462:	2b0a      	cmpne	r3, #10
 800f464:	d003      	beq.n	800f46e <TIM_SlaveTimer_SetConfig+0x2da>
 800f466:	f033 0302 	bics.w	r3, r3, #2
 800f46a:	f040 808b 	bne.w	800f584 <TIM_SlaveTimer_SetConfig+0x3f0>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800f46e:	6926      	ldr	r6, [r4, #16]
 800f470:	2e0f      	cmp	r6, #15
 800f472:	d874      	bhi.n	800f55e <TIM_SlaveTimer_SetConfig+0x3ca>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f474:	682b      	ldr	r3, [r5, #0]
 800f476:	68a1      	ldr	r1, [r4, #8]
  tmpccer = TIMx->CCER;
 800f478:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f47a:	6a1c      	ldr	r4, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f47c:	f020 000a 	bic.w	r0, r0, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f480:	f024 0401 	bic.w	r4, r4, #1
  tmpccer |= TIM_ICPolarity;
 800f484:	4301      	orrs	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 800f486:	2000      	movs	r0, #0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f488:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f48a:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f48c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f490:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800f494:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f496:	6219      	str	r1, [r3, #32]
}
 800f498:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800f49a:	4a50      	ldr	r2, [pc, #320]	; (800f5dc <TIM_SlaveTimer_SetConfig+0x448>)
 800f49c:	4950      	ldr	r1, [pc, #320]	; (800f5e0 <TIM_SlaveTimer_SetConfig+0x44c>)
 800f49e:	4293      	cmp	r3, r2
 800f4a0:	bf18      	it	ne
 800f4a2:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800f4a6:	bf14      	ite	ne
 800f4a8:	2201      	movne	r2, #1
 800f4aa:	2200      	moveq	r2, #0
 800f4ac:	428b      	cmp	r3, r1
 800f4ae:	bf0c      	ite	eq
 800f4b0:	2200      	moveq	r2, #0
 800f4b2:	f002 0201 	andne.w	r2, r2, #1
 800f4b6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f4ba:	428b      	cmp	r3, r1
 800f4bc:	bf0c      	ite	eq
 800f4be:	2200      	moveq	r2, #0
 800f4c0:	f002 0201 	andne.w	r2, r2, #1
 800f4c4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f4c8:	428b      	cmp	r3, r1
 800f4ca:	bf0c      	ite	eq
 800f4cc:	2200      	moveq	r2, #0
 800f4ce:	f002 0201 	andne.w	r2, r2, #1
 800f4d2:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 800f4d6:	428b      	cmp	r3, r1
 800f4d8:	bf0c      	ite	eq
 800f4da:	2200      	moveq	r2, #0
 800f4dc:	f002 0201 	andne.w	r2, r2, #1
 800f4e0:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 800f4e4:	428b      	cmp	r3, r1
 800f4e6:	bf0c      	ite	eq
 800f4e8:	2200      	moveq	r2, #0
 800f4ea:	f002 0201 	andne.w	r2, r2, #1
 800f4ee:	b112      	cbz	r2, 800f4f6 <TIM_SlaveTimer_SetConfig+0x362>
 800f4f0:	4a3d      	ldr	r2, [pc, #244]	; (800f5e8 <TIM_SlaveTimer_SetConfig+0x454>)
 800f4f2:	4293      	cmp	r3, r2
 800f4f4:	d15f      	bne.n	800f5b6 <TIM_SlaveTimer_SetConfig+0x422>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800f4f6:	68a3      	ldr	r3, [r4, #8]
 800f4f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f4fc:	bf18      	it	ne
 800f4fe:	2b0a      	cmpne	r3, #10
 800f500:	d002      	beq.n	800f508 <TIM_SlaveTimer_SetConfig+0x374>
 800f502:	f033 0302 	bics.w	r3, r3, #2
 800f506:	d137      	bne.n	800f578 <TIM_SlaveTimer_SetConfig+0x3e4>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800f508:	6926      	ldr	r6, [r4, #16]
 800f50a:	2e0f      	cmp	r6, #15
 800f50c:	d81a      	bhi.n	800f544 <TIM_SlaveTimer_SetConfig+0x3b0>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f50e:	682b      	ldr	r3, [r5, #0]
 800f510:	68a4      	ldr	r4, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f512:	6a18      	ldr	r0, [r3, #32]
 800f514:	f020 0010 	bic.w	r0, r0, #16
 800f518:	6218      	str	r0, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800f51a:	2000      	movs	r0, #0
  tmpccmr1 = TIMx->CCMR1;
 800f51c:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800f51e:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f520:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f524:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f528:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 800f52c:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800f530:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800f532:	621a      	str	r2, [r3, #32]
}
 800f534:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800f536:	f641 41e9 	movw	r1, #7401	; 0x1ce9
 800f53a:	482c      	ldr	r0, [pc, #176]	; (800f5ec <TIM_SlaveTimer_SetConfig+0x458>)
 800f53c:	f7f5 fd56 	bl	8004fec <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 800f540:	6921      	ldr	r1, [r4, #16]
 800f542:	e683      	b.n	800f24c <TIM_SlaveTimer_SetConfig+0xb8>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800f544:	f641 511f 	movw	r1, #7455	; 0x1d1f
 800f548:	4828      	ldr	r0, [pc, #160]	; (800f5ec <TIM_SlaveTimer_SetConfig+0x458>)
 800f54a:	f7f5 fd4f 	bl	8004fec <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f54e:	6926      	ldr	r6, [r4, #16]
 800f550:	e7dd      	b.n	800f50e <TIM_SlaveTimer_SetConfig+0x37a>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800f552:	f641 41f6 	movw	r1, #7414	; 0x1cf6
 800f556:	4825      	ldr	r0, [pc, #148]	; (800f5ec <TIM_SlaveTimer_SetConfig+0x458>)
 800f558:	f7f5 fd48 	bl	8004fec <assert_failed>
 800f55c:	e70f      	b.n	800f37e <TIM_SlaveTimer_SetConfig+0x1ea>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800f55e:	f641 5111 	movw	r1, #7441	; 0x1d11
 800f562:	4822      	ldr	r0, [pc, #136]	; (800f5ec <TIM_SlaveTimer_SetConfig+0x458>)
 800f564:	f7f5 fd42 	bl	8004fec <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f568:	6926      	ldr	r6, [r4, #16]
 800f56a:	e783      	b.n	800f474 <TIM_SlaveTimer_SetConfig+0x2e0>
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 800f56c:	f641 41e7 	movw	r1, #7399	; 0x1ce7
 800f570:	481e      	ldr	r0, [pc, #120]	; (800f5ec <TIM_SlaveTimer_SetConfig+0x458>)
 800f572:	f7f5 fd3b 	bl	8004fec <assert_failed>
 800f576:	e65b      	b.n	800f230 <TIM_SlaveTimer_SetConfig+0x9c>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800f578:	f641 511e 	movw	r1, #7454	; 0x1d1e
 800f57c:	481b      	ldr	r0, [pc, #108]	; (800f5ec <TIM_SlaveTimer_SetConfig+0x458>)
 800f57e:	f7f5 fd35 	bl	8004fec <assert_failed>
 800f582:	e7c1      	b.n	800f508 <TIM_SlaveTimer_SetConfig+0x374>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800f584:	f641 5110 	movw	r1, #7440	; 0x1d10
 800f588:	4818      	ldr	r0, [pc, #96]	; (800f5ec <TIM_SlaveTimer_SetConfig+0x458>)
 800f58a:	f7f5 fd2f 	bl	8004fec <assert_failed>
 800f58e:	e76e      	b.n	800f46e <TIM_SlaveTimer_SetConfig+0x2da>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800f590:	f641 41e8 	movw	r1, #7400	; 0x1ce8
 800f594:	4815      	ldr	r0, [pc, #84]	; (800f5ec <TIM_SlaveTimer_SetConfig+0x458>)
 800f596:	f7f5 fd29 	bl	8004fec <assert_failed>
 800f59a:	e653      	b.n	800f244 <TIM_SlaveTimer_SetConfig+0xb0>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800f59c:	f641 41e6 	movw	r1, #7398	; 0x1ce6
 800f5a0:	4812      	ldr	r0, [pc, #72]	; (800f5ec <TIM_SlaveTimer_SetConfig+0x458>)
 800f5a2:	f7f5 fd23 	bl	8004fec <assert_failed>
 800f5a6:	e63e      	b.n	800f226 <TIM_SlaveTimer_SetConfig+0x92>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800f5a8:	f641 512e 	movw	r1, #7470	; 0x1d2e
 800f5ac:	480f      	ldr	r0, [pc, #60]	; (800f5ec <TIM_SlaveTimer_SetConfig+0x458>)
 800f5ae:	f7f5 fd1d 	bl	8004fec <assert_failed>
  HAL_StatusTypeDef status = HAL_OK;
 800f5b2:	2000      	movs	r0, #0
}
 800f5b4:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800f5b6:	f641 511d 	movw	r1, #7453	; 0x1d1d
 800f5ba:	480c      	ldr	r0, [pc, #48]	; (800f5ec <TIM_SlaveTimer_SetConfig+0x458>)
 800f5bc:	f7f5 fd16 	bl	8004fec <assert_failed>
 800f5c0:	e799      	b.n	800f4f6 <TIM_SlaveTimer_SetConfig+0x362>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800f5c2:	f641 41f5 	movw	r1, #7413	; 0x1cf5
 800f5c6:	4809      	ldr	r0, [pc, #36]	; (800f5ec <TIM_SlaveTimer_SetConfig+0x458>)
 800f5c8:	f7f5 fd10 	bl	8004fec <assert_failed>
 800f5cc:	e6d3      	b.n	800f376 <TIM_SlaveTimer_SetConfig+0x1e2>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800f5ce:	f641 510f 	movw	r1, #7439	; 0x1d0f
 800f5d2:	4806      	ldr	r0, [pc, #24]	; (800f5ec <TIM_SlaveTimer_SetConfig+0x458>)
 800f5d4:	f7f5 fd0a 	bl	8004fec <assert_failed>
 800f5d8:	e73f      	b.n	800f45a <TIM_SlaveTimer_SetConfig+0x2c6>
 800f5da:	bf00      	nop
 800f5dc:	40010000 	.word	0x40010000
 800f5e0:	40000400 	.word	0x40000400
 800f5e4:	40002000 	.word	0x40002000
 800f5e8:	40001800 	.word	0x40001800
 800f5ec:	0802cc94 	.word	0x0802cc94

0800f5f0 <HAL_TIM_Base_Start>:
{
 800f5f0:	b538      	push	{r3, r4, r5, lr}
 800f5f2:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800f5f4:	4b52      	ldr	r3, [pc, #328]	; (800f740 <HAL_TIM_Base_Start+0x150>)
 800f5f6:	4d53      	ldr	r5, [pc, #332]	; (800f744 <HAL_TIM_Base_Start+0x154>)
 800f5f8:	6822      	ldr	r2, [r4, #0]
 800f5fa:	4953      	ldr	r1, [pc, #332]	; (800f748 <HAL_TIM_Base_Start+0x158>)
 800f5fc:	429a      	cmp	r2, r3
 800f5fe:	bf18      	it	ne
 800f600:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800f604:	4851      	ldr	r0, [pc, #324]	; (800f74c <HAL_TIM_Base_Start+0x15c>)
 800f606:	bf14      	ite	ne
 800f608:	2301      	movne	r3, #1
 800f60a:	2300      	moveq	r3, #0
 800f60c:	42aa      	cmp	r2, r5
 800f60e:	bf0c      	ite	eq
 800f610:	2300      	moveq	r3, #0
 800f612:	f003 0301 	andne.w	r3, r3, #1
 800f616:	428a      	cmp	r2, r1
 800f618:	bf0c      	ite	eq
 800f61a:	2300      	moveq	r3, #0
 800f61c:	f003 0301 	andne.w	r3, r3, #1
 800f620:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f624:	4282      	cmp	r2, r0
 800f626:	bf0c      	ite	eq
 800f628:	2300      	moveq	r3, #0
 800f62a:	f003 0301 	andne.w	r3, r3, #1
 800f62e:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800f632:	428a      	cmp	r2, r1
 800f634:	bf0c      	ite	eq
 800f636:	2300      	moveq	r3, #0
 800f638:	f003 0301 	andne.w	r3, r3, #1
 800f63c:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 800f640:	4282      	cmp	r2, r0
 800f642:	bf0c      	ite	eq
 800f644:	2300      	moveq	r3, #0
 800f646:	f003 0301 	andne.w	r3, r3, #1
 800f64a:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 800f64e:	428a      	cmp	r2, r1
 800f650:	bf0c      	ite	eq
 800f652:	2300      	moveq	r3, #0
 800f654:	f003 0301 	andne.w	r3, r3, #1
 800f658:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 800f65c:	4282      	cmp	r2, r0
 800f65e:	bf0c      	ite	eq
 800f660:	2300      	moveq	r3, #0
 800f662:	f003 0301 	andne.w	r3, r3, #1
 800f666:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800f66a:	428a      	cmp	r2, r1
 800f66c:	bf0c      	ite	eq
 800f66e:	2300      	moveq	r3, #0
 800f670:	f003 0301 	andne.w	r3, r3, #1
 800f674:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800f678:	4282      	cmp	r2, r0
 800f67a:	bf0c      	ite	eq
 800f67c:	2300      	moveq	r3, #0
 800f67e:	f003 0301 	andne.w	r3, r3, #1
 800f682:	428a      	cmp	r2, r1
 800f684:	bf0c      	ite	eq
 800f686:	2300      	moveq	r3, #0
 800f688:	f003 0301 	andne.w	r3, r3, #1
 800f68c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f690:	428a      	cmp	r2, r1
 800f692:	bf0c      	ite	eq
 800f694:	2300      	moveq	r3, #0
 800f696:	f003 0301 	andne.w	r3, r3, #1
 800f69a:	b113      	cbz	r3, 800f6a2 <HAL_TIM_Base_Start+0xb2>
 800f69c:	4b2c      	ldr	r3, [pc, #176]	; (800f750 <HAL_TIM_Base_Start+0x160>)
 800f69e:	429a      	cmp	r2, r3
 800f6a0:	d143      	bne.n	800f72a <HAL_TIM_Base_Start+0x13a>
  if (htim->State != HAL_TIM_STATE_READY)
 800f6a2:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800f6a6:	2b01      	cmp	r3, #1
 800f6a8:	d13b      	bne.n	800f722 <HAL_TIM_Base_Start+0x132>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f6aa:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800f6ac:	2002      	movs	r0, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f6ae:	4b24      	ldr	r3, [pc, #144]	; (800f740 <HAL_TIM_Base_Start+0x150>)
 800f6b0:	4d24      	ldr	r5, [pc, #144]	; (800f744 <HAL_TIM_Base_Start+0x154>)
 800f6b2:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800f6b6:	bf18      	it	ne
 800f6b8:	429a      	cmpne	r2, r3
 800f6ba:	4923      	ldr	r1, [pc, #140]	; (800f748 <HAL_TIM_Base_Start+0x158>)
  htim->State = HAL_TIM_STATE_BUSY;
 800f6bc:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f6c0:	bf0c      	ite	eq
 800f6c2:	2301      	moveq	r3, #1
 800f6c4:	2300      	movne	r3, #0
 800f6c6:	4c21      	ldr	r4, [pc, #132]	; (800f74c <HAL_TIM_Base_Start+0x15c>)
 800f6c8:	42aa      	cmp	r2, r5
 800f6ca:	bf08      	it	eq
 800f6cc:	f043 0301 	orreq.w	r3, r3, #1
 800f6d0:	4820      	ldr	r0, [pc, #128]	; (800f754 <HAL_TIM_Base_Start+0x164>)
 800f6d2:	428a      	cmp	r2, r1
 800f6d4:	bf08      	it	eq
 800f6d6:	f043 0301 	orreq.w	r3, r3, #1
 800f6da:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 800f6de:	42a2      	cmp	r2, r4
 800f6e0:	bf08      	it	eq
 800f6e2:	f043 0301 	orreq.w	r3, r3, #1
 800f6e6:	4282      	cmp	r2, r0
 800f6e8:	bf08      	it	eq
 800f6ea:	f043 0301 	orreq.w	r3, r3, #1
 800f6ee:	428a      	cmp	r2, r1
 800f6f0:	bf08      	it	eq
 800f6f2:	f043 0301 	orreq.w	r3, r3, #1
 800f6f6:	b933      	cbnz	r3, 800f706 <HAL_TIM_Base_Start+0x116>
 800f6f8:	f5a0 406c 	sub.w	r0, r0, #60416	; 0xec00
 800f6fc:	1a10      	subs	r0, r2, r0
 800f6fe:	fab0 f080 	clz	r0, r0
 800f702:	0940      	lsrs	r0, r0, #5
 800f704:	b1b8      	cbz	r0, 800f736 <HAL_TIM_Base_Start+0x146>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f706:	6891      	ldr	r1, [r2, #8]
 800f708:	4b13      	ldr	r3, [pc, #76]	; (800f758 <HAL_TIM_Base_Start+0x168>)
 800f70a:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f70c:	2b06      	cmp	r3, #6
 800f70e:	d00a      	beq.n	800f726 <HAL_TIM_Base_Start+0x136>
 800f710:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f714:	d007      	beq.n	800f726 <HAL_TIM_Base_Start+0x136>
      __HAL_TIM_ENABLE(htim);
 800f716:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800f718:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800f71a:	f043 0301 	orr.w	r3, r3, #1
 800f71e:	6013      	str	r3, [r2, #0]
}
 800f720:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800f722:	2001      	movs	r0, #1
}
 800f724:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 800f726:	2000      	movs	r0, #0
}
 800f728:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800f72a:	f240 1197 	movw	r1, #407	; 0x197
 800f72e:	480b      	ldr	r0, [pc, #44]	; (800f75c <HAL_TIM_Base_Start+0x16c>)
 800f730:	f7f5 fc5c 	bl	8004fec <assert_failed>
 800f734:	e7b5      	b.n	800f6a2 <HAL_TIM_Base_Start+0xb2>
    __HAL_TIM_ENABLE(htim);
 800f736:	6813      	ldr	r3, [r2, #0]
 800f738:	f043 0301 	orr.w	r3, r3, #1
 800f73c:	6013      	str	r3, [r2, #0]
}
 800f73e:	bd38      	pop	{r3, r4, r5, pc}
 800f740:	40010000 	.word	0x40010000
 800f744:	40000400 	.word	0x40000400
 800f748:	40000800 	.word	0x40000800
 800f74c:	40000c00 	.word	0x40000c00
 800f750:	40002000 	.word	0x40002000
 800f754:	40010400 	.word	0x40010400
 800f758:	00010007 	.word	0x00010007
 800f75c:	0802cc94 	.word	0x0802cc94

0800f760 <HAL_TIM_Base_Start_IT>:
{
 800f760:	b538      	push	{r3, r4, r5, lr}
 800f762:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800f764:	4b54      	ldr	r3, [pc, #336]	; (800f8b8 <HAL_TIM_Base_Start_IT+0x158>)
 800f766:	4d55      	ldr	r5, [pc, #340]	; (800f8bc <HAL_TIM_Base_Start_IT+0x15c>)
 800f768:	6822      	ldr	r2, [r4, #0]
 800f76a:	4955      	ldr	r1, [pc, #340]	; (800f8c0 <HAL_TIM_Base_Start_IT+0x160>)
 800f76c:	429a      	cmp	r2, r3
 800f76e:	bf18      	it	ne
 800f770:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800f774:	4853      	ldr	r0, [pc, #332]	; (800f8c4 <HAL_TIM_Base_Start_IT+0x164>)
 800f776:	bf14      	ite	ne
 800f778:	2301      	movne	r3, #1
 800f77a:	2300      	moveq	r3, #0
 800f77c:	42aa      	cmp	r2, r5
 800f77e:	bf0c      	ite	eq
 800f780:	2300      	moveq	r3, #0
 800f782:	f003 0301 	andne.w	r3, r3, #1
 800f786:	428a      	cmp	r2, r1
 800f788:	bf0c      	ite	eq
 800f78a:	2300      	moveq	r3, #0
 800f78c:	f003 0301 	andne.w	r3, r3, #1
 800f790:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f794:	4282      	cmp	r2, r0
 800f796:	bf0c      	ite	eq
 800f798:	2300      	moveq	r3, #0
 800f79a:	f003 0301 	andne.w	r3, r3, #1
 800f79e:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800f7a2:	428a      	cmp	r2, r1
 800f7a4:	bf0c      	ite	eq
 800f7a6:	2300      	moveq	r3, #0
 800f7a8:	f003 0301 	andne.w	r3, r3, #1
 800f7ac:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 800f7b0:	4282      	cmp	r2, r0
 800f7b2:	bf0c      	ite	eq
 800f7b4:	2300      	moveq	r3, #0
 800f7b6:	f003 0301 	andne.w	r3, r3, #1
 800f7ba:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 800f7be:	428a      	cmp	r2, r1
 800f7c0:	bf0c      	ite	eq
 800f7c2:	2300      	moveq	r3, #0
 800f7c4:	f003 0301 	andne.w	r3, r3, #1
 800f7c8:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 800f7cc:	4282      	cmp	r2, r0
 800f7ce:	bf0c      	ite	eq
 800f7d0:	2300      	moveq	r3, #0
 800f7d2:	f003 0301 	andne.w	r3, r3, #1
 800f7d6:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800f7da:	428a      	cmp	r2, r1
 800f7dc:	bf0c      	ite	eq
 800f7de:	2300      	moveq	r3, #0
 800f7e0:	f003 0301 	andne.w	r3, r3, #1
 800f7e4:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800f7e8:	4282      	cmp	r2, r0
 800f7ea:	bf0c      	ite	eq
 800f7ec:	2300      	moveq	r3, #0
 800f7ee:	f003 0301 	andne.w	r3, r3, #1
 800f7f2:	428a      	cmp	r2, r1
 800f7f4:	bf0c      	ite	eq
 800f7f6:	2300      	moveq	r3, #0
 800f7f8:	f003 0301 	andne.w	r3, r3, #1
 800f7fc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f800:	428a      	cmp	r2, r1
 800f802:	bf0c      	ite	eq
 800f804:	2300      	moveq	r3, #0
 800f806:	f003 0301 	andne.w	r3, r3, #1
 800f80a:	b113      	cbz	r3, 800f812 <HAL_TIM_Base_Start_IT+0xb2>
 800f80c:	4b2e      	ldr	r3, [pc, #184]	; (800f8c8 <HAL_TIM_Base_Start_IT+0x168>)
 800f80e:	429a      	cmp	r2, r3
 800f810:	d147      	bne.n	800f8a2 <HAL_TIM_Base_Start_IT+0x142>
  if (htim->State != HAL_TIM_STATE_READY)
 800f812:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800f816:	2b01      	cmp	r3, #1
 800f818:	d13f      	bne.n	800f89a <HAL_TIM_Base_Start_IT+0x13a>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f81a:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800f81c:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f81e:	4b26      	ldr	r3, [pc, #152]	; (800f8b8 <HAL_TIM_Base_Start_IT+0x158>)
 800f820:	4d26      	ldr	r5, [pc, #152]	; (800f8bc <HAL_TIM_Base_Start_IT+0x15c>)
 800f822:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800f826:	bf18      	it	ne
 800f828:	429a      	cmpne	r2, r3
 800f82a:	4825      	ldr	r0, [pc, #148]	; (800f8c0 <HAL_TIM_Base_Start_IT+0x160>)
  htim->State = HAL_TIM_STATE_BUSY;
 800f82c:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f830:	bf0c      	ite	eq
 800f832:	2301      	moveq	r3, #1
 800f834:	2300      	movne	r3, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f836:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f838:	42aa      	cmp	r2, r5
 800f83a:	bf08      	it	eq
 800f83c:	f043 0301 	orreq.w	r3, r3, #1
 800f840:	4c20      	ldr	r4, [pc, #128]	; (800f8c4 <HAL_TIM_Base_Start_IT+0x164>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f842:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f846:	4282      	cmp	r2, r0
 800f848:	bf08      	it	eq
 800f84a:	f043 0301 	orreq.w	r3, r3, #1
 800f84e:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f852:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f854:	42a2      	cmp	r2, r4
 800f856:	bf08      	it	eq
 800f858:	f043 0301 	orreq.w	r3, r3, #1
 800f85c:	491b      	ldr	r1, [pc, #108]	; (800f8cc <HAL_TIM_Base_Start_IT+0x16c>)
 800f85e:	4282      	cmp	r2, r0
 800f860:	bf08      	it	eq
 800f862:	f043 0301 	orreq.w	r3, r3, #1
 800f866:	428a      	cmp	r2, r1
 800f868:	bf08      	it	eq
 800f86a:	f043 0301 	orreq.w	r3, r3, #1
 800f86e:	b933      	cbnz	r3, 800f87e <HAL_TIM_Base_Start_IT+0x11e>
 800f870:	f5a0 406c 	sub.w	r0, r0, #60416	; 0xec00
 800f874:	1a10      	subs	r0, r2, r0
 800f876:	fab0 f080 	clz	r0, r0
 800f87a:	0940      	lsrs	r0, r0, #5
 800f87c:	b1b8      	cbz	r0, 800f8ae <HAL_TIM_Base_Start_IT+0x14e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f87e:	6891      	ldr	r1, [r2, #8]
 800f880:	4b13      	ldr	r3, [pc, #76]	; (800f8d0 <HAL_TIM_Base_Start_IT+0x170>)
 800f882:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f884:	2b06      	cmp	r3, #6
 800f886:	d00a      	beq.n	800f89e <HAL_TIM_Base_Start_IT+0x13e>
 800f888:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f88c:	d007      	beq.n	800f89e <HAL_TIM_Base_Start_IT+0x13e>
      __HAL_TIM_ENABLE(htim);
 800f88e:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800f890:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800f892:	f043 0301 	orr.w	r3, r3, #1
 800f896:	6013      	str	r3, [r2, #0]
}
 800f898:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800f89a:	2001      	movs	r0, #1
}
 800f89c:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 800f89e:	2000      	movs	r0, #0
}
 800f8a0:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800f8a2:	f44f 71e9 	mov.w	r1, #466	; 0x1d2
 800f8a6:	480b      	ldr	r0, [pc, #44]	; (800f8d4 <HAL_TIM_Base_Start_IT+0x174>)
 800f8a8:	f7f5 fba0 	bl	8004fec <assert_failed>
 800f8ac:	e7b1      	b.n	800f812 <HAL_TIM_Base_Start_IT+0xb2>
    __HAL_TIM_ENABLE(htim);
 800f8ae:	6813      	ldr	r3, [r2, #0]
 800f8b0:	f043 0301 	orr.w	r3, r3, #1
 800f8b4:	6013      	str	r3, [r2, #0]
}
 800f8b6:	bd38      	pop	{r3, r4, r5, pc}
 800f8b8:	40010000 	.word	0x40010000
 800f8bc:	40000400 	.word	0x40000400
 800f8c0:	40000800 	.word	0x40000800
 800f8c4:	40000c00 	.word	0x40000c00
 800f8c8:	40002000 	.word	0x40002000
 800f8cc:	40014000 	.word	0x40014000
 800f8d0:	00010007 	.word	0x00010007
 800f8d4:	0802cc94 	.word	0x0802cc94

0800f8d8 <HAL_TIM_OC_MspInit>:
 800f8d8:	4770      	bx	lr
 800f8da:	bf00      	nop

0800f8dc <HAL_TIM_PWM_MspInit>:
 800f8dc:	4770      	bx	lr
 800f8de:	bf00      	nop

0800f8e0 <HAL_TIM_IC_MspInit>:
 800f8e0:	4770      	bx	lr
 800f8e2:	bf00      	nop

0800f8e4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800f8e4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800f8e8:	2b01      	cmp	r3, #1
 800f8ea:	f000 8151 	beq.w	800fb90 <HAL_TIM_ConfigClockSource+0x2ac>
 800f8ee:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800f8f0:	2302      	movs	r3, #2
{
 800f8f2:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 800f8f4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800f8f8:	460d      	mov	r5, r1
 800f8fa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800f8fe:	4604      	mov	r4, r0
 800f900:	680b      	ldr	r3, [r1, #0]
 800f902:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f906:	bf18      	it	ne
 800f908:	f5b3 5f00 	cmpne.w	r3, #8192	; 0x2000
 800f90c:	bf14      	ite	ne
 800f90e:	2201      	movne	r2, #1
 800f910:	2200      	moveq	r2, #0
 800f912:	f033 0130 	bics.w	r1, r3, #48	; 0x30
 800f916:	f002 0201 	and.w	r2, r2, #1
 800f91a:	bf08      	it	eq
 800f91c:	2200      	moveq	r2, #0
 800f91e:	b112      	cbz	r2, 800f926 <HAL_TIM_ConfigClockSource+0x42>
 800f920:	2940      	cmp	r1, #64	; 0x40
 800f922:	f040 8267 	bne.w	800fdf4 <HAL_TIM_ConfigClockSource+0x510>
  tmpsmcr = htim->Instance->SMCR;
 800f926:	6822      	ldr	r2, [r4, #0]
  switch (sClockSourceConfig->ClockSource)
 800f928:	2b60      	cmp	r3, #96	; 0x60
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f92a:	499a      	ldr	r1, [pc, #616]	; (800fb94 <HAL_TIM_ConfigClockSource+0x2b0>)
  tmpsmcr = htim->Instance->SMCR;
 800f92c:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f92e:	ea01 0100 	and.w	r1, r1, r0
  htim->Instance->SMCR = tmpsmcr;
 800f932:	6091      	str	r1, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800f934:	f000 8138 	beq.w	800fba8 <HAL_TIM_ConfigClockSource+0x2c4>
 800f938:	d84f      	bhi.n	800f9da <HAL_TIM_ConfigClockSource+0xf6>
 800f93a:	2b40      	cmp	r3, #64	; 0x40
 800f93c:	f000 81d7 	beq.w	800fcee <HAL_TIM_ConfigClockSource+0x40a>
 800f940:	f240 80a2 	bls.w	800fa88 <HAL_TIM_ConfigClockSource+0x1a4>
 800f944:	2b50      	cmp	r3, #80	; 0x50
 800f946:	f040 8097 	bne.w	800fa78 <HAL_TIM_ConfigClockSource+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800f94a:	4b93      	ldr	r3, [pc, #588]	; (800fb98 <HAL_TIM_ConfigClockSource+0x2b4>)
 800f94c:	4993      	ldr	r1, [pc, #588]	; (800fb9c <HAL_TIM_ConfigClockSource+0x2b8>)
 800f94e:	429a      	cmp	r2, r3
 800f950:	bf18      	it	ne
 800f952:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800f956:	bf14      	ite	ne
 800f958:	2301      	movne	r3, #1
 800f95a:	2300      	moveq	r3, #0
 800f95c:	428a      	cmp	r2, r1
 800f95e:	bf0c      	ite	eq
 800f960:	2300      	moveq	r3, #0
 800f962:	f003 0301 	andne.w	r3, r3, #1
 800f966:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f96a:	428a      	cmp	r2, r1
 800f96c:	bf0c      	ite	eq
 800f96e:	2300      	moveq	r3, #0
 800f970:	f003 0301 	andne.w	r3, r3, #1
 800f974:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800f978:	428a      	cmp	r2, r1
 800f97a:	bf0c      	ite	eq
 800f97c:	2300      	moveq	r3, #0
 800f97e:	f003 0301 	andne.w	r3, r3, #1
 800f982:	b11b      	cbz	r3, 800f98c <HAL_TIM_ConfigClockSource+0xa8>
 800f984:	4b86      	ldr	r3, [pc, #536]	; (800fba0 <HAL_TIM_ConfigClockSource+0x2bc>)
 800f986:	429a      	cmp	r2, r3
 800f988:	f040 8222 	bne.w	800fdd0 <HAL_TIM_ConfigClockSource+0x4ec>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800f98c:	686b      	ldr	r3, [r5, #4]
 800f98e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f992:	bf18      	it	ne
 800f994:	2b0a      	cmpne	r3, #10
 800f996:	d003      	beq.n	800f9a0 <HAL_TIM_ConfigClockSource+0xbc>
 800f998:	f033 0302 	bics.w	r3, r3, #2
 800f99c:	f040 81fe 	bne.w	800fd9c <HAL_TIM_ConfigClockSource+0x4b8>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800f9a0:	68ee      	ldr	r6, [r5, #12]
 800f9a2:	2e0f      	cmp	r6, #15
 800f9a4:	f200 8242 	bhi.w	800fe2c <HAL_TIM_ConfigClockSource+0x548>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f9a8:	6823      	ldr	r3, [r4, #0]
 800f9aa:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 800f9ac:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f9ae:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f9b0:	f020 000a 	bic.w	r0, r0, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f9b4:	f025 0501 	bic.w	r5, r5, #1
  tmpccer |= TIM_ICPolarity;
 800f9b8:	4301      	orrs	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 800f9ba:	2000      	movs	r0, #0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f9bc:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f9be:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f9c0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f9c4:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800f9c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f9ca:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800f9cc:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800f9ce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f9d2:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800f9d6:	609a      	str	r2, [r3, #8]
}
 800f9d8:	e04f      	b.n	800fa7a <HAL_TIM_ConfigClockSource+0x196>
  switch (sClockSourceConfig->ClockSource)
 800f9da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f9de:	f000 812c 	beq.w	800fc3a <HAL_TIM_ConfigClockSource+0x356>
 800f9e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f9e6:	d17e      	bne.n	800fae6 <HAL_TIM_ConfigClockSource+0x202>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800f9e8:	4b6b      	ldr	r3, [pc, #428]	; (800fb98 <HAL_TIM_ConfigClockSource+0x2b4>)
 800f9ea:	496c      	ldr	r1, [pc, #432]	; (800fb9c <HAL_TIM_ConfigClockSource+0x2b8>)
 800f9ec:	429a      	cmp	r2, r3
 800f9ee:	bf18      	it	ne
 800f9f0:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800f9f4:	bf14      	ite	ne
 800f9f6:	2301      	movne	r3, #1
 800f9f8:	2300      	moveq	r3, #0
 800f9fa:	428a      	cmp	r2, r1
 800f9fc:	bf0c      	ite	eq
 800f9fe:	2300      	moveq	r3, #0
 800fa00:	f003 0301 	andne.w	r3, r3, #1
 800fa04:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800fa08:	428a      	cmp	r2, r1
 800fa0a:	bf0c      	ite	eq
 800fa0c:	2300      	moveq	r3, #0
 800fa0e:	f003 0301 	andne.w	r3, r3, #1
 800fa12:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800fa16:	428a      	cmp	r2, r1
 800fa18:	bf0c      	ite	eq
 800fa1a:	2300      	moveq	r3, #0
 800fa1c:	f003 0301 	andne.w	r3, r3, #1
 800fa20:	b11b      	cbz	r3, 800fa2a <HAL_TIM_ConfigClockSource+0x146>
 800fa22:	4b5f      	ldr	r3, [pc, #380]	; (800fba0 <HAL_TIM_ConfigClockSource+0x2bc>)
 800fa24:	429a      	cmp	r2, r3
 800fa26:	f040 81c5 	bne.w	800fdb4 <HAL_TIM_ConfigClockSource+0x4d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800fa2a:	68ab      	ldr	r3, [r5, #8]
 800fa2c:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800fa30:	f040 8210 	bne.w	800fe54 <HAL_TIM_ConfigClockSource+0x570>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800fa34:	686b      	ldr	r3, [r5, #4]
 800fa36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fa3a:	bf18      	it	ne
 800fa3c:	2b0a      	cmpne	r3, #10
 800fa3e:	d003      	beq.n	800fa48 <HAL_TIM_ConfigClockSource+0x164>
 800fa40:	f033 0302 	bics.w	r3, r3, #2
 800fa44:	f040 81a4 	bne.w	800fd90 <HAL_TIM_ConfigClockSource+0x4ac>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800fa48:	68ee      	ldr	r6, [r5, #12]
 800fa4a:	2e0f      	cmp	r6, #15
 800fa4c:	f200 81d9 	bhi.w	800fe02 <HAL_TIM_ConfigClockSource+0x51e>
      TIM_ETR_SetConfig(htim->Instance,
 800fa50:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 800fa52:	e9d5 0301 	ldrd	r0, r3, [r5, #4]
 800fa56:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fa58:	4303      	orrs	r3, r0
  HAL_StatusTypeDef status = HAL_OK;
 800fa5a:	2000      	movs	r0, #0
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fa5c:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800fa60:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fa62:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  TIMx->SMCR = tmpsmcr;
 800fa66:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800fa68:	6893      	ldr	r3, [r2, #8]
 800fa6a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800fa6e:	6093      	str	r3, [r2, #8]
      break;
 800fa70:	e003      	b.n	800fa7a <HAL_TIM_ConfigClockSource+0x196>
  switch (sClockSourceConfig->ClockSource)
 800fa72:	f033 0110 	bics.w	r1, r3, #16
 800fa76:	d00c      	beq.n	800fa92 <HAL_TIM_ConfigClockSource+0x1ae>
 800fa78:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 800fa7a:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 800fa7c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800fa7e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800fa82:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800fa86:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800fa88:	2b20      	cmp	r3, #32
 800fa8a:	d002      	beq.n	800fa92 <HAL_TIM_ConfigClockSource+0x1ae>
 800fa8c:	d9f1      	bls.n	800fa72 <HAL_TIM_ConfigClockSource+0x18e>
 800fa8e:	2b30      	cmp	r3, #48	; 0x30
 800fa90:	d1f2      	bne.n	800fa78 <HAL_TIM_ConfigClockSource+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800fa92:	4941      	ldr	r1, [pc, #260]	; (800fb98 <HAL_TIM_ConfigClockSource+0x2b4>)
 800fa94:	4841      	ldr	r0, [pc, #260]	; (800fb9c <HAL_TIM_ConfigClockSource+0x2b8>)
 800fa96:	428a      	cmp	r2, r1
 800fa98:	bf18      	it	ne
 800fa9a:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800fa9e:	bf14      	ite	ne
 800faa0:	2101      	movne	r1, #1
 800faa2:	2100      	moveq	r1, #0
 800faa4:	4282      	cmp	r2, r0
 800faa6:	bf0c      	ite	eq
 800faa8:	2100      	moveq	r1, #0
 800faaa:	f001 0101 	andne.w	r1, r1, #1
 800faae:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800fab2:	4282      	cmp	r2, r0
 800fab4:	bf0c      	ite	eq
 800fab6:	2100      	moveq	r1, #0
 800fab8:	f001 0101 	andne.w	r1, r1, #1
 800fabc:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800fac0:	4282      	cmp	r2, r0
 800fac2:	bf0c      	ite	eq
 800fac4:	2100      	moveq	r1, #0
 800fac6:	f001 0101 	andne.w	r1, r1, #1
 800faca:	b119      	cbz	r1, 800fad4 <HAL_TIM_ConfigClockSource+0x1f0>
 800facc:	4934      	ldr	r1, [pc, #208]	; (800fba0 <HAL_TIM_ConfigClockSource+0x2bc>)
 800face:	428a      	cmp	r2, r1
 800fad0:	f040 8176 	bne.w	800fdc0 <HAL_TIM_ConfigClockSource+0x4dc>
  tmpsmcr = TIMx->SMCR;
 800fad4:	6891      	ldr	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800fad6:	2000      	movs	r0, #0
  tmpsmcr &= ~TIM_SMCR_TS;
 800fad8:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fadc:	430b      	orrs	r3, r1
 800fade:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 800fae2:	6093      	str	r3, [r2, #8]
}
 800fae4:	e7c9      	b.n	800fa7a <HAL_TIM_ConfigClockSource+0x196>
  switch (sClockSourceConfig->ClockSource)
 800fae6:	2b70      	cmp	r3, #112	; 0x70
 800fae8:	d1c6      	bne.n	800fa78 <HAL_TIM_ConfigClockSource+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800faea:	4b2b      	ldr	r3, [pc, #172]	; (800fb98 <HAL_TIM_ConfigClockSource+0x2b4>)
 800faec:	492b      	ldr	r1, [pc, #172]	; (800fb9c <HAL_TIM_ConfigClockSource+0x2b8>)
 800faee:	429a      	cmp	r2, r3
 800faf0:	bf18      	it	ne
 800faf2:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800faf6:	bf14      	ite	ne
 800faf8:	2301      	movne	r3, #1
 800fafa:	2300      	moveq	r3, #0
 800fafc:	428a      	cmp	r2, r1
 800fafe:	bf0c      	ite	eq
 800fb00:	2300      	moveq	r3, #0
 800fb02:	f003 0301 	andne.w	r3, r3, #1
 800fb06:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800fb0a:	428a      	cmp	r2, r1
 800fb0c:	bf0c      	ite	eq
 800fb0e:	2300      	moveq	r3, #0
 800fb10:	f003 0301 	andne.w	r3, r3, #1
 800fb14:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800fb18:	428a      	cmp	r2, r1
 800fb1a:	bf0c      	ite	eq
 800fb1c:	2300      	moveq	r3, #0
 800fb1e:	f003 0301 	andne.w	r3, r3, #1
 800fb22:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 800fb26:	428a      	cmp	r2, r1
 800fb28:	bf0c      	ite	eq
 800fb2a:	2300      	moveq	r3, #0
 800fb2c:	f003 0301 	andne.w	r3, r3, #1
 800fb30:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 800fb34:	428a      	cmp	r2, r1
 800fb36:	bf0c      	ite	eq
 800fb38:	2300      	moveq	r3, #0
 800fb3a:	f003 0301 	andne.w	r3, r3, #1
 800fb3e:	b11b      	cbz	r3, 800fb48 <HAL_TIM_ConfigClockSource+0x264>
 800fb40:	4b18      	ldr	r3, [pc, #96]	; (800fba4 <HAL_TIM_ConfigClockSource+0x2c0>)
 800fb42:	429a      	cmp	r2, r3
 800fb44:	f040 818c 	bne.w	800fe60 <HAL_TIM_ConfigClockSource+0x57c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800fb48:	68ab      	ldr	r3, [r5, #8]
 800fb4a:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800fb4e:	f040 817b 	bne.w	800fe48 <HAL_TIM_ConfigClockSource+0x564>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800fb52:	686b      	ldr	r3, [r5, #4]
 800fb54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fb58:	bf18      	it	ne
 800fb5a:	2b0a      	cmpne	r3, #10
 800fb5c:	d003      	beq.n	800fb66 <HAL_TIM_ConfigClockSource+0x282>
 800fb5e:	f033 0302 	bics.w	r3, r3, #2
 800fb62:	f040 8121 	bne.w	800fda8 <HAL_TIM_ConfigClockSource+0x4c4>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800fb66:	68ee      	ldr	r6, [r5, #12]
 800fb68:	2e0f      	cmp	r6, #15
 800fb6a:	f200 8166 	bhi.w	800fe3a <HAL_TIM_ConfigClockSource+0x556>
      TIM_ETR_SetConfig(htim->Instance,
 800fb6e:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 800fb70:	e9d5 0301 	ldrd	r0, r3, [r5, #4]
 800fb74:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fb76:	4303      	orrs	r3, r0
  HAL_StatusTypeDef status = HAL_OK;
 800fb78:	2000      	movs	r0, #0
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fb7a:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800fb7e:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fb80:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  TIMx->SMCR = tmpsmcr;
 800fb84:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 800fb86:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800fb88:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800fb8c:	6093      	str	r3, [r2, #8]
      break;
 800fb8e:	e774      	b.n	800fa7a <HAL_TIM_ConfigClockSource+0x196>
  __HAL_LOCK(htim);
 800fb90:	2002      	movs	r0, #2
}
 800fb92:	4770      	bx	lr
 800fb94:	fffe0088 	.word	0xfffe0088
 800fb98:	40010000 	.word	0x40010000
 800fb9c:	40000400 	.word	0x40000400
 800fba0:	40010400 	.word	0x40010400
 800fba4:	40001800 	.word	0x40001800
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800fba8:	4bb0      	ldr	r3, [pc, #704]	; (800fe6c <HAL_TIM_ConfigClockSource+0x588>)
 800fbaa:	49b1      	ldr	r1, [pc, #708]	; (800fe70 <HAL_TIM_ConfigClockSource+0x58c>)
 800fbac:	429a      	cmp	r2, r3
 800fbae:	bf18      	it	ne
 800fbb0:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800fbb4:	bf14      	ite	ne
 800fbb6:	2301      	movne	r3, #1
 800fbb8:	2300      	moveq	r3, #0
 800fbba:	428a      	cmp	r2, r1
 800fbbc:	bf0c      	ite	eq
 800fbbe:	2300      	moveq	r3, #0
 800fbc0:	f003 0301 	andne.w	r3, r3, #1
 800fbc4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800fbc8:	428a      	cmp	r2, r1
 800fbca:	bf0c      	ite	eq
 800fbcc:	2300      	moveq	r3, #0
 800fbce:	f003 0301 	andne.w	r3, r3, #1
 800fbd2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800fbd6:	428a      	cmp	r2, r1
 800fbd8:	bf0c      	ite	eq
 800fbda:	2300      	moveq	r3, #0
 800fbdc:	f003 0301 	andne.w	r3, r3, #1
 800fbe0:	b11b      	cbz	r3, 800fbea <HAL_TIM_ConfigClockSource+0x306>
 800fbe2:	4ba4      	ldr	r3, [pc, #656]	; (800fe74 <HAL_TIM_ConfigClockSource+0x590>)
 800fbe4:	429a      	cmp	r2, r3
 800fbe6:	f040 80ff 	bne.w	800fde8 <HAL_TIM_ConfigClockSource+0x504>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800fbea:	686b      	ldr	r3, [r5, #4]
 800fbec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fbf0:	bf18      	it	ne
 800fbf2:	2b0a      	cmpne	r3, #10
 800fbf4:	d003      	beq.n	800fbfe <HAL_TIM_ConfigClockSource+0x31a>
 800fbf6:	f033 0302 	bics.w	r3, r3, #2
 800fbfa:	f040 80c3 	bne.w	800fd84 <HAL_TIM_ConfigClockSource+0x4a0>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800fbfe:	68ee      	ldr	r6, [r5, #12]
 800fc00:	2e0f      	cmp	r6, #15
 800fc02:	f200 810c 	bhi.w	800fe1e <HAL_TIM_ConfigClockSource+0x53a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800fc06:	6823      	ldr	r3, [r4, #0]
 800fc08:	686d      	ldr	r5, [r5, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fc0a:	6a18      	ldr	r0, [r3, #32]
 800fc0c:	f020 0010 	bic.w	r0, r0, #16
 800fc10:	6218      	str	r0, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800fc12:	2000      	movs	r0, #0
  tmpccmr1 = TIMx->CCMR1;
 800fc14:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800fc16:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fc18:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fc1c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fc20:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 800fc24:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800fc28:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800fc2a:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800fc2c:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800fc2e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fc32:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800fc36:	609a      	str	r2, [r3, #8]
}
 800fc38:	e71f      	b.n	800fa7a <HAL_TIM_ConfigClockSource+0x196>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800fc3a:	4b8c      	ldr	r3, [pc, #560]	; (800fe6c <HAL_TIM_ConfigClockSource+0x588>)
 800fc3c:	488c      	ldr	r0, [pc, #560]	; (800fe70 <HAL_TIM_ConfigClockSource+0x58c>)
 800fc3e:	429a      	cmp	r2, r3
 800fc40:	bf18      	it	ne
 800fc42:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800fc46:	498c      	ldr	r1, [pc, #560]	; (800fe78 <HAL_TIM_ConfigClockSource+0x594>)
 800fc48:	bf14      	ite	ne
 800fc4a:	2301      	movne	r3, #1
 800fc4c:	2300      	moveq	r3, #0
 800fc4e:	4282      	cmp	r2, r0
 800fc50:	bf0c      	ite	eq
 800fc52:	2300      	moveq	r3, #0
 800fc54:	f003 0301 	andne.w	r3, r3, #1
 800fc58:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800fc5c:	428a      	cmp	r2, r1
 800fc5e:	bf0c      	ite	eq
 800fc60:	2300      	moveq	r3, #0
 800fc62:	f003 0301 	andne.w	r3, r3, #1
 800fc66:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fc6a:	4282      	cmp	r2, r0
 800fc6c:	bf0c      	ite	eq
 800fc6e:	2300      	moveq	r3, #0
 800fc70:	f003 0301 	andne.w	r3, r3, #1
 800fc74:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800fc78:	428a      	cmp	r2, r1
 800fc7a:	bf0c      	ite	eq
 800fc7c:	2300      	moveq	r3, #0
 800fc7e:	f003 0301 	andne.w	r3, r3, #1
 800fc82:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 800fc86:	4282      	cmp	r2, r0
 800fc88:	bf0c      	ite	eq
 800fc8a:	2300      	moveq	r3, #0
 800fc8c:	f003 0301 	andne.w	r3, r3, #1
 800fc90:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 800fc94:	428a      	cmp	r2, r1
 800fc96:	bf0c      	ite	eq
 800fc98:	2300      	moveq	r3, #0
 800fc9a:	f003 0301 	andne.w	r3, r3, #1
 800fc9e:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 800fca2:	4282      	cmp	r2, r0
 800fca4:	bf0c      	ite	eq
 800fca6:	2300      	moveq	r3, #0
 800fca8:	f003 0301 	andne.w	r3, r3, #1
 800fcac:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800fcb0:	428a      	cmp	r2, r1
 800fcb2:	bf0c      	ite	eq
 800fcb4:	2300      	moveq	r3, #0
 800fcb6:	f003 0301 	andne.w	r3, r3, #1
 800fcba:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800fcbe:	4282      	cmp	r2, r0
 800fcc0:	bf0c      	ite	eq
 800fcc2:	2300      	moveq	r3, #0
 800fcc4:	f003 0301 	andne.w	r3, r3, #1
 800fcc8:	428a      	cmp	r2, r1
 800fcca:	bf0c      	ite	eq
 800fccc:	2300      	moveq	r3, #0
 800fcce:	f003 0301 	andne.w	r3, r3, #1
 800fcd2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800fcd6:	428a      	cmp	r2, r1
 800fcd8:	bf0c      	ite	eq
 800fcda:	2300      	moveq	r3, #0
 800fcdc:	f003 0301 	andne.w	r3, r3, #1
 800fce0:	b11b      	cbz	r3, 800fcea <HAL_TIM_ConfigClockSource+0x406>
 800fce2:	4b66      	ldr	r3, [pc, #408]	; (800fe7c <HAL_TIM_ConfigClockSource+0x598>)
 800fce4:	429a      	cmp	r2, r3
 800fce6:	f040 80cd 	bne.w	800fe84 <HAL_TIM_ConfigClockSource+0x5a0>
  HAL_StatusTypeDef status = HAL_OK;
 800fcea:	2000      	movs	r0, #0
 800fcec:	e6c5      	b.n	800fa7a <HAL_TIM_ConfigClockSource+0x196>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800fcee:	4b5f      	ldr	r3, [pc, #380]	; (800fe6c <HAL_TIM_ConfigClockSource+0x588>)
 800fcf0:	495f      	ldr	r1, [pc, #380]	; (800fe70 <HAL_TIM_ConfigClockSource+0x58c>)
 800fcf2:	429a      	cmp	r2, r3
 800fcf4:	bf18      	it	ne
 800fcf6:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800fcfa:	bf14      	ite	ne
 800fcfc:	2301      	movne	r3, #1
 800fcfe:	2300      	moveq	r3, #0
 800fd00:	428a      	cmp	r2, r1
 800fd02:	bf0c      	ite	eq
 800fd04:	2300      	moveq	r3, #0
 800fd06:	f003 0301 	andne.w	r3, r3, #1
 800fd0a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800fd0e:	428a      	cmp	r2, r1
 800fd10:	bf0c      	ite	eq
 800fd12:	2300      	moveq	r3, #0
 800fd14:	f003 0301 	andne.w	r3, r3, #1
 800fd18:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800fd1c:	428a      	cmp	r2, r1
 800fd1e:	bf0c      	ite	eq
 800fd20:	2300      	moveq	r3, #0
 800fd22:	f003 0301 	andne.w	r3, r3, #1
 800fd26:	b113      	cbz	r3, 800fd2e <HAL_TIM_ConfigClockSource+0x44a>
 800fd28:	4b52      	ldr	r3, [pc, #328]	; (800fe74 <HAL_TIM_ConfigClockSource+0x590>)
 800fd2a:	429a      	cmp	r2, r3
 800fd2c:	d156      	bne.n	800fddc <HAL_TIM_ConfigClockSource+0x4f8>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800fd2e:	686b      	ldr	r3, [r5, #4]
 800fd30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fd34:	bf18      	it	ne
 800fd36:	2b0a      	cmpne	r3, #10
 800fd38:	d002      	beq.n	800fd40 <HAL_TIM_ConfigClockSource+0x45c>
 800fd3a:	f033 0302 	bics.w	r3, r3, #2
 800fd3e:	d11b      	bne.n	800fd78 <HAL_TIM_ConfigClockSource+0x494>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800fd40:	68ee      	ldr	r6, [r5, #12]
 800fd42:	2e0f      	cmp	r6, #15
 800fd44:	d864      	bhi.n	800fe10 <HAL_TIM_ConfigClockSource+0x52c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fd46:	6823      	ldr	r3, [r4, #0]
 800fd48:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 800fd4a:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fd4c:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fd4e:	f020 000a 	bic.w	r0, r0, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fd52:	f025 0501 	bic.w	r5, r5, #1
  tmpccer |= TIM_ICPolarity;
 800fd56:	4301      	orrs	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 800fd58:	2000      	movs	r0, #0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fd5a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fd5c:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fd5e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800fd62:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800fd66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fd68:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800fd6a:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800fd6c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fd70:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800fd74:	609a      	str	r2, [r3, #8]
}
 800fd76:	e680      	b.n	800fa7a <HAL_TIM_ConfigClockSource+0x196>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800fd78:	f241 51a6 	movw	r1, #5542	; 0x15a6
 800fd7c:	4840      	ldr	r0, [pc, #256]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fd7e:	f7f5 f935 	bl	8004fec <assert_failed>
 800fd82:	e7dd      	b.n	800fd40 <HAL_TIM_ConfigClockSource+0x45c>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800fd84:	f241 5196 	movw	r1, #5526	; 0x1596
 800fd88:	483d      	ldr	r0, [pc, #244]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fd8a:	f7f5 f92f 	bl	8004fec <assert_failed>
 800fd8e:	e736      	b.n	800fbfe <HAL_TIM_ConfigClockSource+0x31a>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800fd90:	f241 5173 	movw	r1, #5491	; 0x1573
 800fd94:	483a      	ldr	r0, [pc, #232]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fd96:	f7f5 f929 	bl	8004fec <assert_failed>
 800fd9a:	e655      	b.n	800fa48 <HAL_TIM_ConfigClockSource+0x164>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800fd9c:	f241 5186 	movw	r1, #5510	; 0x1586
 800fda0:	4837      	ldr	r0, [pc, #220]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fda2:	f7f5 f923 	bl	8004fec <assert_failed>
 800fda6:	e5fb      	b.n	800f9a0 <HAL_TIM_ConfigClockSource+0xbc>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800fda8:	f241 515b 	movw	r1, #5467	; 0x155b
 800fdac:	4834      	ldr	r0, [pc, #208]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fdae:	f7f5 f91d 	bl	8004fec <assert_failed>
 800fdb2:	e6d8      	b.n	800fb66 <HAL_TIM_ConfigClockSource+0x282>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800fdb4:	f241 516f 	movw	r1, #5487	; 0x156f
 800fdb8:	4831      	ldr	r0, [pc, #196]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fdba:	f7f5 f917 	bl	8004fec <assert_failed>
 800fdbe:	e634      	b.n	800fa2a <HAL_TIM_ConfigClockSource+0x146>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800fdc0:	f241 51b6 	movw	r1, #5558	; 0x15b6
 800fdc4:	482e      	ldr	r0, [pc, #184]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fdc6:	f7f5 f911 	bl	8004fec <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800fdca:	6822      	ldr	r2, [r4, #0]
 800fdcc:	682b      	ldr	r3, [r5, #0]
 800fdce:	e681      	b.n	800fad4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800fdd0:	f241 5183 	movw	r1, #5507	; 0x1583
 800fdd4:	482a      	ldr	r0, [pc, #168]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fdd6:	f7f5 f909 	bl	8004fec <assert_failed>
 800fdda:	e5d7      	b.n	800f98c <HAL_TIM_ConfigClockSource+0xa8>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800fddc:	f241 51a3 	movw	r1, #5539	; 0x15a3
 800fde0:	4827      	ldr	r0, [pc, #156]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fde2:	f7f5 f903 	bl	8004fec <assert_failed>
 800fde6:	e7a2      	b.n	800fd2e <HAL_TIM_ConfigClockSource+0x44a>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800fde8:	f241 5193 	movw	r1, #5523	; 0x1593
 800fdec:	4824      	ldr	r0, [pc, #144]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fdee:	f7f5 f8fd 	bl	8004fec <assert_failed>
 800fdf2:	e6fa      	b.n	800fbea <HAL_TIM_ConfigClockSource+0x306>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800fdf4:	f241 5144 	movw	r1, #5444	; 0x1544
 800fdf8:	4821      	ldr	r0, [pc, #132]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fdfa:	f7f5 f8f7 	bl	8004fec <assert_failed>
  switch (sClockSourceConfig->ClockSource)
 800fdfe:	682b      	ldr	r3, [r5, #0]
 800fe00:	e591      	b.n	800f926 <HAL_TIM_ConfigClockSource+0x42>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800fe02:	f241 5174 	movw	r1, #5492	; 0x1574
 800fe06:	481e      	ldr	r0, [pc, #120]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fe08:	f7f5 f8f0 	bl	8004fec <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 800fe0c:	68ee      	ldr	r6, [r5, #12]
 800fe0e:	e61f      	b.n	800fa50 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800fe10:	f241 51a7 	movw	r1, #5543	; 0x15a7
 800fe14:	481a      	ldr	r0, [pc, #104]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fe16:	f7f5 f8e9 	bl	8004fec <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fe1a:	68ee      	ldr	r6, [r5, #12]
 800fe1c:	e793      	b.n	800fd46 <HAL_TIM_ConfigClockSource+0x462>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800fe1e:	f241 5197 	movw	r1, #5527	; 0x1597
 800fe22:	4817      	ldr	r0, [pc, #92]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fe24:	f7f5 f8e2 	bl	8004fec <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800fe28:	68ee      	ldr	r6, [r5, #12]
 800fe2a:	e6ec      	b.n	800fc06 <HAL_TIM_ConfigClockSource+0x322>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800fe2c:	f241 5187 	movw	r1, #5511	; 0x1587
 800fe30:	4813      	ldr	r0, [pc, #76]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fe32:	f7f5 f8db 	bl	8004fec <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fe36:	68ee      	ldr	r6, [r5, #12]
 800fe38:	e5b6      	b.n	800f9a8 <HAL_TIM_ConfigClockSource+0xc4>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800fe3a:	f241 515c 	movw	r1, #5468	; 0x155c
 800fe3e:	4810      	ldr	r0, [pc, #64]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fe40:	f7f5 f8d4 	bl	8004fec <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 800fe44:	68ee      	ldr	r6, [r5, #12]
 800fe46:	e692      	b.n	800fb6e <HAL_TIM_ConfigClockSource+0x28a>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800fe48:	f241 515a 	movw	r1, #5466	; 0x155a
 800fe4c:	480c      	ldr	r0, [pc, #48]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fe4e:	f7f5 f8cd 	bl	8004fec <assert_failed>
 800fe52:	e67e      	b.n	800fb52 <HAL_TIM_ConfigClockSource+0x26e>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800fe54:	f241 5172 	movw	r1, #5490	; 0x1572
 800fe58:	4809      	ldr	r0, [pc, #36]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fe5a:	f7f5 f8c7 	bl	8004fec <assert_failed>
 800fe5e:	e5e9      	b.n	800fa34 <HAL_TIM_ConfigClockSource+0x150>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800fe60:	f241 5157 	movw	r1, #5463	; 0x1557
 800fe64:	4806      	ldr	r0, [pc, #24]	; (800fe80 <HAL_TIM_ConfigClockSource+0x59c>)
 800fe66:	f7f5 f8c1 	bl	8004fec <assert_failed>
 800fe6a:	e66d      	b.n	800fb48 <HAL_TIM_ConfigClockSource+0x264>
 800fe6c:	40010000 	.word	0x40010000
 800fe70:	40000400 	.word	0x40000400
 800fe74:	40010400 	.word	0x40010400
 800fe78:	40000800 	.word	0x40000800
 800fe7c:	40002000 	.word	0x40002000
 800fe80:	0802cc94 	.word	0x0802cc94
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800fe84:	4803      	ldr	r0, [pc, #12]	; (800fe94 <HAL_TIM_ConfigClockSource+0x5b0>)
 800fe86:	f241 5150 	movw	r1, #5456	; 0x1550
 800fe8a:	f7f5 f8af 	bl	8004fec <assert_failed>
  HAL_StatusTypeDef status = HAL_OK;
 800fe8e:	2000      	movs	r0, #0
 800fe90:	e5f3      	b.n	800fa7a <HAL_TIM_ConfigClockSource+0x196>
 800fe92:	bf00      	nop
 800fe94:	0802cc94 	.word	0x0802cc94

0800fe98 <HAL_TIM_SlaveConfigSynchro>:
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800fe98:	6802      	ldr	r2, [r0, #0]
{
 800fe9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800fe9c:	4b39      	ldr	r3, [pc, #228]	; (800ff84 <HAL_TIM_SlaveConfigSynchro+0xec>)
{
 800fe9e:	460d      	mov	r5, r1
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800fea0:	4f39      	ldr	r7, [pc, #228]	; (800ff88 <HAL_TIM_SlaveConfigSynchro+0xf0>)
{
 800fea2:	4604      	mov	r4, r0
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800fea4:	429a      	cmp	r2, r3
 800fea6:	bf18      	it	ne
 800fea8:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800feac:	4e37      	ldr	r6, [pc, #220]	; (800ff8c <HAL_TIM_SlaveConfigSynchro+0xf4>)
 800feae:	4938      	ldr	r1, [pc, #224]	; (800ff90 <HAL_TIM_SlaveConfigSynchro+0xf8>)
 800feb0:	bf14      	ite	ne
 800feb2:	2301      	movne	r3, #1
 800feb4:	2300      	moveq	r3, #0
 800feb6:	42ba      	cmp	r2, r7
 800feb8:	bf0c      	ite	eq
 800feba:	2300      	moveq	r3, #0
 800febc:	f003 0301 	andne.w	r3, r3, #1
 800fec0:	42b2      	cmp	r2, r6
 800fec2:	bf0c      	ite	eq
 800fec4:	2300      	moveq	r3, #0
 800fec6:	f003 0301 	andne.w	r3, r3, #1
 800feca:	428a      	cmp	r2, r1
 800fecc:	bf0c      	ite	eq
 800fece:	2300      	moveq	r3, #0
 800fed0:	f003 0301 	andne.w	r3, r3, #1
 800fed4:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 800fed8:	428a      	cmp	r2, r1
 800feda:	bf0c      	ite	eq
 800fedc:	2300      	moveq	r3, #0
 800fede:	f003 0301 	andne.w	r3, r3, #1
 800fee2:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 800fee6:	428a      	cmp	r2, r1
 800fee8:	bf0c      	ite	eq
 800feea:	2300      	moveq	r3, #0
 800feec:	f003 0301 	andne.w	r3, r3, #1
 800fef0:	b113      	cbz	r3, 800fef8 <HAL_TIM_SlaveConfigSynchro+0x60>
 800fef2:	4b28      	ldr	r3, [pc, #160]	; (800ff94 <HAL_TIM_SlaveConfigSynchro+0xfc>)
 800fef4:	429a      	cmp	r2, r3
 800fef6:	d138      	bne.n	800ff6a <HAL_TIM_SlaveConfigSynchro+0xd2>
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 800fef8:	682b      	ldr	r3, [r5, #0]
 800fefa:	1f1a      	subs	r2, r3, #4
 800fefc:	2a03      	cmp	r2, #3
 800fefe:	d902      	bls.n	800ff06 <HAL_TIM_SlaveConfigSynchro+0x6e>
 800ff00:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 800ff04:	d12b      	bne.n	800ff5e <HAL_TIM_SlaveConfigSynchro+0xc6>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 800ff06:	686b      	ldr	r3, [r5, #4]
 800ff08:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800ff0c:	2b40      	cmp	r3, #64	; 0x40
 800ff0e:	d000      	beq.n	800ff12 <HAL_TIM_SlaveConfigSynchro+0x7a>
 800ff10:	bb8b      	cbnz	r3, 800ff76 <HAL_TIM_SlaveConfigSynchro+0xde>
  __HAL_LOCK(htim);
 800ff12:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800ff16:	2b01      	cmp	r3, #1
 800ff18:	d01f      	beq.n	800ff5a <HAL_TIM_SlaveConfigSynchro+0xc2>
 800ff1a:	2601      	movs	r6, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800ff1c:	2302      	movs	r3, #2
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800ff1e:	4629      	mov	r1, r5
 800ff20:	4620      	mov	r0, r4
  __HAL_LOCK(htim);
 800ff22:	f884 603c 	strb.w	r6, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800ff26:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800ff2a:	f7ff f933 	bl	800f194 <TIM_SlaveTimer_SetConfig>
 800ff2e:	b968      	cbnz	r0, 800ff4c <HAL_TIM_SlaveConfigSynchro+0xb4>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800ff30:	6823      	ldr	r3, [r4, #0]
 800ff32:	68da      	ldr	r2, [r3, #12]
 800ff34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ff38:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800ff3a:	68da      	ldr	r2, [r3, #12]
 800ff3c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ff40:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 800ff42:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800ff46:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800ff4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UNLOCK(htim);
 800ff4c:	2300      	movs	r3, #0
    return HAL_ERROR;
 800ff4e:	4630      	mov	r0, r6
    htim->State = HAL_TIM_STATE_READY;
 800ff50:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800ff54:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800ff58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 800ff5a:	2002      	movs	r0, #2
}
 800ff5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 800ff5e:	f241 51f7 	movw	r1, #5623	; 0x15f7
 800ff62:	480d      	ldr	r0, [pc, #52]	; (800ff98 <HAL_TIM_SlaveConfigSynchro+0x100>)
 800ff64:	f7f5 f842 	bl	8004fec <assert_failed>
 800ff68:	e7cd      	b.n	800ff06 <HAL_TIM_SlaveConfigSynchro+0x6e>
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800ff6a:	f241 51f6 	movw	r1, #5622	; 0x15f6
 800ff6e:	480a      	ldr	r0, [pc, #40]	; (800ff98 <HAL_TIM_SlaveConfigSynchro+0x100>)
 800ff70:	f7f5 f83c 	bl	8004fec <assert_failed>
 800ff74:	e7c0      	b.n	800fef8 <HAL_TIM_SlaveConfigSynchro+0x60>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 800ff76:	f241 51f8 	movw	r1, #5624	; 0x15f8
 800ff7a:	4807      	ldr	r0, [pc, #28]	; (800ff98 <HAL_TIM_SlaveConfigSynchro+0x100>)
 800ff7c:	f7f5 f836 	bl	8004fec <assert_failed>
 800ff80:	e7c7      	b.n	800ff12 <HAL_TIM_SlaveConfigSynchro+0x7a>
 800ff82:	bf00      	nop
 800ff84:	40010000 	.word	0x40010000
 800ff88:	40000400 	.word	0x40000400
 800ff8c:	40000800 	.word	0x40000800
 800ff90:	40000c00 	.word	0x40000c00
 800ff94:	40001800 	.word	0x40001800
 800ff98:	0802cc94 	.word	0x0802cc94

0800ff9c <HAL_TIM_OC_DelayElapsedCallback>:
 800ff9c:	4770      	bx	lr
 800ff9e:	bf00      	nop

0800ffa0 <TIM_DMACaptureCplt>:
{
 800ffa0:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ffa2:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ffa4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ffa6:	4283      	cmp	r3, r0
 800ffa8:	d01e      	beq.n	800ffe8 <TIM_DMACaptureCplt+0x48>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ffaa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ffac:	4283      	cmp	r3, r0
 800ffae:	d00b      	beq.n	800ffc8 <TIM_DMACaptureCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ffb0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800ffb2:	4283      	cmp	r3, r0
 800ffb4:	d027      	beq.n	8010006 <TIM_DMACaptureCplt+0x66>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ffb6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800ffb8:	4283      	cmp	r3, r0
 800ffba:	d02f      	beq.n	801001c <TIM_DMACaptureCplt+0x7c>
  HAL_TIM_IC_CaptureCallback(htim);
 800ffbc:	4620      	mov	r0, r4
 800ffbe:	f7f3 fef1 	bl	8003da4 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ffc2:	2300      	movs	r3, #0
 800ffc4:	7723      	strb	r3, [r4, #28]
}
 800ffc6:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ffc8:	2202      	movs	r2, #2
 800ffca:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800ffcc:	69db      	ldr	r3, [r3, #28]
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	d1f4      	bne.n	800ffbc <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ffd2:	2301      	movs	r3, #1
  HAL_TIM_IC_CaptureCallback(htim);
 800ffd4:	4620      	mov	r0, r4
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ffd6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ffda:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  HAL_TIM_IC_CaptureCallback(htim);
 800ffde:	f7f3 fee1 	bl	8003da4 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ffe2:	2300      	movs	r3, #0
 800ffe4:	7723      	strb	r3, [r4, #28]
}
 800ffe6:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ffe8:	2201      	movs	r2, #1
 800ffea:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800ffec:	69db      	ldr	r3, [r3, #28]
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d1e4      	bne.n	800ffbc <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800fff2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
  HAL_TIM_IC_CaptureCallback(htim);
 800fff6:	4620      	mov	r0, r4
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800fff8:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
  HAL_TIM_IC_CaptureCallback(htim);
 800fffc:	f7f3 fed2 	bl	8003da4 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010000:	2300      	movs	r3, #0
 8010002:	7723      	strb	r3, [r4, #28]
}
 8010004:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010006:	2204      	movs	r2, #4
 8010008:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 801000a:	69db      	ldr	r3, [r3, #28]
 801000c:	2b00      	cmp	r3, #0
 801000e:	d1d5      	bne.n	800ffbc <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8010010:	2301      	movs	r3, #1
 8010012:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8010016:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 801001a:	e7cf      	b.n	800ffbc <TIM_DMACaptureCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801001c:	2208      	movs	r2, #8
 801001e:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8010020:	69db      	ldr	r3, [r3, #28]
 8010022:	2b00      	cmp	r3, #0
 8010024:	d1ca      	bne.n	800ffbc <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8010026:	2301      	movs	r3, #1
 8010028:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 801002c:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
 8010030:	e7c4      	b.n	800ffbc <TIM_DMACaptureCplt+0x1c>
 8010032:	bf00      	nop

08010034 <HAL_TIM_IC_CaptureHalfCpltCallback>:
 8010034:	4770      	bx	lr
 8010036:	bf00      	nop

08010038 <TIM_DMACaptureHalfCplt>:
{
 8010038:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801003a:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 801003c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801003e:	4283      	cmp	r3, r0
 8010040:	d016      	beq.n	8010070 <TIM_DMACaptureHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8010042:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8010044:	4283      	cmp	r3, r0
 8010046:	d00b      	beq.n	8010060 <TIM_DMACaptureHalfCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8010048:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 801004a:	4283      	cmp	r3, r0
 801004c:	d018      	beq.n	8010080 <TIM_DMACaptureHalfCplt+0x48>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801004e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8010050:	4283      	cmp	r3, r0
 8010052:	d01d      	beq.n	8010090 <TIM_DMACaptureHalfCplt+0x58>
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8010054:	4620      	mov	r0, r4
 8010056:	f7ff ffed 	bl	8010034 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801005a:	2300      	movs	r3, #0
 801005c:	7723      	strb	r3, [r4, #28]
}
 801005e:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010060:	2302      	movs	r3, #2
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8010062:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010064:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8010066:	f7ff ffe5 	bl	8010034 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801006a:	2300      	movs	r3, #0
 801006c:	7723      	strb	r3, [r4, #28]
}
 801006e:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010070:	2301      	movs	r3, #1
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8010072:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010074:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8010076:	f7ff ffdd 	bl	8010034 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801007a:	2300      	movs	r3, #0
 801007c:	7723      	strb	r3, [r4, #28]
}
 801007e:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010080:	2304      	movs	r3, #4
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8010082:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010084:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8010086:	f7ff ffd5 	bl	8010034 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801008a:	2300      	movs	r3, #0
 801008c:	7723      	strb	r3, [r4, #28]
}
 801008e:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010090:	2308      	movs	r3, #8
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8010092:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010094:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8010096:	f7ff ffcd 	bl	8010034 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801009a:	2300      	movs	r3, #0
 801009c:	7723      	strb	r3, [r4, #28]
}
 801009e:	bd10      	pop	{r4, pc}

080100a0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80100a0:	4770      	bx	lr
 80100a2:	bf00      	nop

080100a4 <HAL_TIM_TriggerCallback>:
 80100a4:	4770      	bx	lr
 80100a6:	bf00      	nop

080100a8 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80100a8:	6803      	ldr	r3, [r0, #0]
 80100aa:	691a      	ldr	r2, [r3, #16]
 80100ac:	0791      	lsls	r1, r2, #30
{
 80100ae:	b510      	push	{r4, lr}
 80100b0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80100b2:	d502      	bpl.n	80100ba <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80100b4:	68da      	ldr	r2, [r3, #12]
 80100b6:	0792      	lsls	r2, r2, #30
 80100b8:	d468      	bmi.n	801018c <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80100ba:	691a      	ldr	r2, [r3, #16]
 80100bc:	0752      	lsls	r2, r2, #29
 80100be:	d502      	bpl.n	80100c6 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80100c0:	68da      	ldr	r2, [r3, #12]
 80100c2:	0750      	lsls	r0, r2, #29
 80100c4:	d44f      	bmi.n	8010166 <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80100c6:	691a      	ldr	r2, [r3, #16]
 80100c8:	0711      	lsls	r1, r2, #28
 80100ca:	d502      	bpl.n	80100d2 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80100cc:	68da      	ldr	r2, [r3, #12]
 80100ce:	0712      	lsls	r2, r2, #28
 80100d0:	d437      	bmi.n	8010142 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80100d2:	691a      	ldr	r2, [r3, #16]
 80100d4:	06d0      	lsls	r0, r2, #27
 80100d6:	d502      	bpl.n	80100de <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80100d8:	68da      	ldr	r2, [r3, #12]
 80100da:	06d1      	lsls	r1, r2, #27
 80100dc:	d41e      	bmi.n	801011c <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80100de:	691a      	ldr	r2, [r3, #16]
 80100e0:	07d2      	lsls	r2, r2, #31
 80100e2:	d502      	bpl.n	80100ea <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80100e4:	68da      	ldr	r2, [r3, #12]
 80100e6:	07d0      	lsls	r0, r2, #31
 80100e8:	d469      	bmi.n	80101be <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80100ea:	691a      	ldr	r2, [r3, #16]
 80100ec:	0611      	lsls	r1, r2, #24
 80100ee:	d502      	bpl.n	80100f6 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80100f0:	68da      	ldr	r2, [r3, #12]
 80100f2:	0612      	lsls	r2, r2, #24
 80100f4:	d46b      	bmi.n	80101ce <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80100f6:	691a      	ldr	r2, [r3, #16]
 80100f8:	05d0      	lsls	r0, r2, #23
 80100fa:	d502      	bpl.n	8010102 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80100fc:	68da      	ldr	r2, [r3, #12]
 80100fe:	0611      	lsls	r1, r2, #24
 8010100:	d46d      	bmi.n	80101de <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8010102:	691a      	ldr	r2, [r3, #16]
 8010104:	0652      	lsls	r2, r2, #25
 8010106:	d502      	bpl.n	801010e <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8010108:	68da      	ldr	r2, [r3, #12]
 801010a:	0650      	lsls	r0, r2, #25
 801010c:	d46f      	bmi.n	80101ee <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 801010e:	691a      	ldr	r2, [r3, #16]
 8010110:	0691      	lsls	r1, r2, #26
 8010112:	d502      	bpl.n	801011a <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8010114:	68da      	ldr	r2, [r3, #12]
 8010116:	0692      	lsls	r2, r2, #26
 8010118:	d449      	bmi.n	80101ae <HAL_TIM_IRQHandler+0x106>
}
 801011a:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 801011c:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010120:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 8010122:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8010124:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010126:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010128:	69db      	ldr	r3, [r3, #28]
 801012a:	f413 7f40 	tst.w	r3, #768	; 0x300
 801012e:	d16f      	bne.n	8010210 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010130:	f7ff ff34 	bl	800ff9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010134:	4620      	mov	r0, r4
 8010136:	f7ff ffb3 	bl	80100a0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801013a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 801013c:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801013e:	7722      	strb	r2, [r4, #28]
 8010140:	e7cd      	b.n	80100de <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8010142:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010146:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8010148:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 801014a:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801014c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 801014e:	69db      	ldr	r3, [r3, #28]
 8010150:	079b      	lsls	r3, r3, #30
 8010152:	d15a      	bne.n	801020a <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010154:	f7ff ff22 	bl	800ff9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010158:	4620      	mov	r0, r4
 801015a:	f7ff ffa1 	bl	80100a0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801015e:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8010160:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010162:	7722      	strb	r2, [r4, #28]
 8010164:	e7b5      	b.n	80100d2 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8010166:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801016a:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 801016c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 801016e:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010170:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8010172:	699b      	ldr	r3, [r3, #24]
 8010174:	f413 7f40 	tst.w	r3, #768	; 0x300
 8010178:	d144      	bne.n	8010204 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801017a:	f7ff ff0f 	bl	800ff9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801017e:	4620      	mov	r0, r4
 8010180:	f7ff ff8e 	bl	80100a0 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010184:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8010186:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010188:	7722      	strb	r2, [r4, #28]
 801018a:	e79c      	b.n	80100c6 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 801018c:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010190:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8010192:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010194:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010196:	699b      	ldr	r3, [r3, #24]
 8010198:	0799      	lsls	r1, r3, #30
 801019a:	d130      	bne.n	80101fe <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801019c:	f7ff fefe 	bl	800ff9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80101a0:	4620      	mov	r0, r4
 80101a2:	f7ff ff7d 	bl	80100a0 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80101a6:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80101a8:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80101aa:	7722      	strb	r2, [r4, #28]
 80101ac:	e785      	b.n	80100ba <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80101ae:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80101b2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80101b4:	611a      	str	r2, [r3, #16]
}
 80101b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80101ba:	f001 be53 	b.w	8011e64 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80101be:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80101c2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80101c4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80101c6:	f7f3 fe63 	bl	8003e90 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80101ca:	6823      	ldr	r3, [r4, #0]
 80101cc:	e78d      	b.n	80100ea <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80101ce:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80101d2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80101d4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80101d6:	f001 fe47 	bl	8011e68 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80101da:	6823      	ldr	r3, [r4, #0]
 80101dc:	e78b      	b.n	80100f6 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80101de:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 80101e2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80101e4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80101e6:	f001 fe41 	bl	8011e6c <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80101ea:	6823      	ldr	r3, [r4, #0]
 80101ec:	e789      	b.n	8010102 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80101ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80101f2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80101f4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80101f6:	f7ff ff55 	bl	80100a4 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80101fa:	6823      	ldr	r3, [r4, #0]
 80101fc:	e787      	b.n	801010e <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 80101fe:	f7f3 fdd1 	bl	8003da4 <HAL_TIM_IC_CaptureCallback>
 8010202:	e7d0      	b.n	80101a6 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 8010204:	f7f3 fdce 	bl	8003da4 <HAL_TIM_IC_CaptureCallback>
 8010208:	e7bc      	b.n	8010184 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 801020a:	f7f3 fdcb 	bl	8003da4 <HAL_TIM_IC_CaptureCallback>
 801020e:	e7a6      	b.n	801015e <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 8010210:	f7f3 fdc8 	bl	8003da4 <HAL_TIM_IC_CaptureCallback>
 8010214:	e791      	b.n	801013a <HAL_TIM_IRQHandler+0x92>
 8010216:	bf00      	nop

08010218 <HAL_TIM_ErrorCallback>:
 8010218:	4770      	bx	lr
 801021a:	bf00      	nop

0801021c <TIM_DMAError>:
{
 801021c:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801021e:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8010220:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010222:	4283      	cmp	r3, r0
 8010224:	d01c      	beq.n	8010260 <TIM_DMAError+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8010226:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8010228:	4283      	cmp	r3, r0
 801022a:	d00e      	beq.n	801024a <TIM_DMAError+0x2e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 801022c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 801022e:	4283      	cmp	r3, r0
 8010230:	d020      	beq.n	8010274 <TIM_DMAError+0x58>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8010232:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8010234:	4283      	cmp	r3, r0
 8010236:	d028      	beq.n	801028a <TIM_DMAError+0x6e>
    htim->State = HAL_TIM_STATE_READY;
 8010238:	2301      	movs	r3, #1
  HAL_TIM_ErrorCallback(htim);
 801023a:	4620      	mov	r0, r4
    htim->State = HAL_TIM_STATE_READY;
 801023c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  HAL_TIM_ErrorCallback(htim);
 8010240:	f7ff ffea 	bl	8010218 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010244:	2300      	movs	r3, #0
 8010246:	7723      	strb	r3, [r4, #28]
}
 8010248:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 801024a:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801024c:	2202      	movs	r2, #2
  HAL_TIM_ErrorCallback(htim);
 801024e:	4620      	mov	r0, r4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8010250:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010254:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 8010256:	f7ff ffdf 	bl	8010218 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801025a:	2300      	movs	r3, #0
 801025c:	7723      	strb	r3, [r4, #28]
}
 801025e:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010260:	2301      	movs	r3, #1
  HAL_TIM_ErrorCallback(htim);
 8010262:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010264:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8010266:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_ErrorCallback(htim);
 801026a:	f7ff ffd5 	bl	8010218 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801026e:	2300      	movs	r3, #0
 8010270:	7723      	strb	r3, [r4, #28]
}
 8010272:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8010274:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010276:	2204      	movs	r2, #4
  HAL_TIM_ErrorCallback(htim);
 8010278:	4620      	mov	r0, r4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 801027a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801027e:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 8010280:	f7ff ffca 	bl	8010218 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010284:	2300      	movs	r3, #0
 8010286:	7723      	strb	r3, [r4, #28]
}
 8010288:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 801028a:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801028c:	2208      	movs	r2, #8
  HAL_TIM_ErrorCallback(htim);
 801028e:	4620      	mov	r0, r4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8010290:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010294:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 8010296:	f7ff ffbf 	bl	8010218 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801029a:	2300      	movs	r3, #0
 801029c:	7723      	strb	r3, [r4, #28]
}
 801029e:	bd10      	pop	{r4, pc}

080102a0 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80102a0:	4a3c      	ldr	r2, [pc, #240]	; (8010394 <TIM_Base_SetConfig+0xf4>)
 80102a2:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  tmpcr1 = TIMx->CR1;
 80102a6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80102a8:	eba0 0202 	sub.w	r2, r0, r2
 80102ac:	fab2 f282 	clz	r2, r2
{
 80102b0:	b470      	push	{r4, r5, r6}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80102b2:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80102b6:	d010      	beq.n	80102da <TIM_Base_SetConfig+0x3a>
 80102b8:	b97a      	cbnz	r2, 80102da <TIM_Base_SetConfig+0x3a>
 80102ba:	4d37      	ldr	r5, [pc, #220]	; (8010398 <TIM_Base_SetConfig+0xf8>)
 80102bc:	4c37      	ldr	r4, [pc, #220]	; (801039c <TIM_Base_SetConfig+0xfc>)
 80102be:	42a0      	cmp	r0, r4
 80102c0:	bf18      	it	ne
 80102c2:	42a8      	cmpne	r0, r5
 80102c4:	d12b      	bne.n	801031e <TIM_Base_SetConfig+0x7e>
 80102c6:	4c36      	ldr	r4, [pc, #216]	; (80103a0 <TIM_Base_SetConfig+0x100>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80102c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80102cc:	684d      	ldr	r5, [r1, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80102ce:	1b04      	subs	r4, r0, r4
    tmpcr1 |= Structure->CounterMode;
 80102d0:	432b      	orrs	r3, r5
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80102d2:	fab4 f484 	clz	r4, r4
 80102d6:	0964      	lsrs	r4, r4, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80102d8:	e008      	b.n	80102ec <TIM_Base_SetConfig+0x4c>
    tmpcr1 |= Structure->CounterMode;
 80102da:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80102dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80102e0:	4323      	orrs	r3, r4
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80102e2:	4c2f      	ldr	r4, [pc, #188]	; (80103a0 <TIM_Base_SetConfig+0x100>)
 80102e4:	1b04      	subs	r4, r0, r4
 80102e6:	fab4 f484 	clz	r4, r4
 80102ea:	0964      	lsrs	r4, r4, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80102ec:	68cd      	ldr	r5, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80102ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80102f2:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80102f4:	694d      	ldr	r5, [r1, #20]
 80102f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80102fa:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80102fc:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80102fe:	688b      	ldr	r3, [r1, #8]
 8010300:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8010302:	680b      	ldr	r3, [r1, #0]
 8010304:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010306:	b922      	cbnz	r2, 8010312 <TIM_Base_SetConfig+0x72>
 8010308:	b91c      	cbnz	r4, 8010312 <TIM_Base_SetConfig+0x72>
  TIMx->EGR = TIM_EGR_UG;
 801030a:	2301      	movs	r3, #1
}
 801030c:	bc70      	pop	{r4, r5, r6}
  TIMx->EGR = TIM_EGR_UG;
 801030e:	6143      	str	r3, [r0, #20]
}
 8010310:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8010312:	690b      	ldr	r3, [r1, #16]
 8010314:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8010316:	2301      	movs	r3, #1
}
 8010318:	bc70      	pop	{r4, r5, r6}
  TIMx->EGR = TIM_EGR_UG;
 801031a:	6143      	str	r3, [r0, #20]
}
 801031c:	4770      	bx	lr
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801031e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8010322:	42a0      	cmp	r0, r4
 8010324:	d024      	beq.n	8010370 <TIM_Base_SetConfig+0xd0>
 8010326:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 801032a:	42a0      	cmp	r0, r4
 801032c:	d020      	beq.n	8010370 <TIM_Base_SetConfig+0xd0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801032e:	4c1d      	ldr	r4, [pc, #116]	; (80103a4 <TIM_Base_SetConfig+0x104>)
 8010330:	4d1d      	ldr	r5, [pc, #116]	; (80103a8 <TIM_Base_SetConfig+0x108>)
 8010332:	42a0      	cmp	r0, r4
 8010334:	bf18      	it	ne
 8010336:	42a8      	cmpne	r0, r5
 8010338:	bf0c      	ite	eq
 801033a:	2401      	moveq	r4, #1
 801033c:	2400      	movne	r4, #0
 801033e:	d027      	beq.n	8010390 <TIM_Base_SetConfig+0xf0>
 8010340:	4e1a      	ldr	r6, [pc, #104]	; (80103ac <TIM_Base_SetConfig+0x10c>)
 8010342:	f5a5 3594 	sub.w	r5, r5, #75776	; 0x12800
 8010346:	42a8      	cmp	r0, r5
 8010348:	bf18      	it	ne
 801034a:	42b0      	cmpne	r0, r6
 801034c:	d0ce      	beq.n	80102ec <TIM_Base_SetConfig+0x4c>
 801034e:	4c18      	ldr	r4, [pc, #96]	; (80103b0 <TIM_Base_SetConfig+0x110>)
 8010350:	42a0      	cmp	r0, r4
 8010352:	d01d      	beq.n	8010390 <TIM_Base_SetConfig+0xf0>
 8010354:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8010358:	42a0      	cmp	r0, r4
 801035a:	d019      	beq.n	8010390 <TIM_Base_SetConfig+0xf0>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801035c:	694d      	ldr	r5, [r1, #20]
 801035e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010362:	688c      	ldr	r4, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 8010364:	680a      	ldr	r2, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010366:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8010368:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 801036a:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 801036c:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801036e:	e7cc      	b.n	801030a <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 8010370:	684d      	ldr	r5, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8010372:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010376:	4c0a      	ldr	r4, [pc, #40]	; (80103a0 <TIM_Base_SetConfig+0x100>)
    tmpcr1 |= Structure->CounterMode;
 8010378:	432b      	orrs	r3, r5
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801037a:	4d0e      	ldr	r5, [pc, #56]	; (80103b4 <TIM_Base_SetConfig+0x114>)
 801037c:	1b04      	subs	r4, r0, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801037e:	42a8      	cmp	r0, r5
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010380:	fab4 f484 	clz	r4, r4
 8010384:	ea4f 1454 	mov.w	r4, r4, lsr #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8010388:	d0b0      	beq.n	80102ec <TIM_Base_SetConfig+0x4c>
 801038a:	2c00      	cmp	r4, #0
 801038c:	d1ae      	bne.n	80102ec <TIM_Base_SetConfig+0x4c>
 801038e:	e7ce      	b.n	801032e <TIM_Base_SetConfig+0x8e>
 8010390:	2400      	movs	r4, #0
 8010392:	e7ab      	b.n	80102ec <TIM_Base_SetConfig+0x4c>
 8010394:	40010000 	.word	0x40010000
 8010398:	40000400 	.word	0x40000400
 801039c:	40000800 	.word	0x40000800
 80103a0:	40010400 	.word	0x40010400
 80103a4:	40014400 	.word	0x40014400
 80103a8:	40014000 	.word	0x40014000
 80103ac:	40014800 	.word	0x40014800
 80103b0:	40001c00 	.word	0x40001c00
 80103b4:	40000c00 	.word	0x40000c00

080103b8 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80103b8:	2800      	cmp	r0, #0
 80103ba:	f000 80b8 	beq.w	801052e <HAL_TIM_Base_Init+0x176>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80103be:	6802      	ldr	r2, [r0, #0]
 80103c0:	4b5f      	ldr	r3, [pc, #380]	; (8010540 <HAL_TIM_Base_Init+0x188>)
 80103c2:	4960      	ldr	r1, [pc, #384]	; (8010544 <HAL_TIM_Base_Init+0x18c>)
 80103c4:	429a      	cmp	r2, r3
 80103c6:	bf18      	it	ne
 80103c8:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
{
 80103cc:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80103ce:	bf14      	ite	ne
 80103d0:	2301      	movne	r3, #1
 80103d2:	2300      	moveq	r3, #0
 80103d4:	4604      	mov	r4, r0
 80103d6:	485c      	ldr	r0, [pc, #368]	; (8010548 <HAL_TIM_Base_Init+0x190>)
 80103d8:	4282      	cmp	r2, r0
 80103da:	bf0c      	ite	eq
 80103dc:	2300      	moveq	r3, #0
 80103de:	f003 0301 	andne.w	r3, r3, #1
 80103e2:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 80103e6:	428a      	cmp	r2, r1
 80103e8:	bf0c      	ite	eq
 80103ea:	2300      	moveq	r3, #0
 80103ec:	f003 0301 	andne.w	r3, r3, #1
 80103f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80103f4:	4282      	cmp	r2, r0
 80103f6:	bf0c      	ite	eq
 80103f8:	2300      	moveq	r3, #0
 80103fa:	f003 0301 	andne.w	r3, r3, #1
 80103fe:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8010402:	428a      	cmp	r2, r1
 8010404:	bf0c      	ite	eq
 8010406:	2300      	moveq	r3, #0
 8010408:	f003 0301 	andne.w	r3, r3, #1
 801040c:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 8010410:	4282      	cmp	r2, r0
 8010412:	bf0c      	ite	eq
 8010414:	2300      	moveq	r3, #0
 8010416:	f003 0301 	andne.w	r3, r3, #1
 801041a:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 801041e:	428a      	cmp	r2, r1
 8010420:	bf0c      	ite	eq
 8010422:	2300      	moveq	r3, #0
 8010424:	f003 0301 	andne.w	r3, r3, #1
 8010428:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 801042c:	4282      	cmp	r2, r0
 801042e:	bf0c      	ite	eq
 8010430:	2300      	moveq	r3, #0
 8010432:	f003 0301 	andne.w	r3, r3, #1
 8010436:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 801043a:	428a      	cmp	r2, r1
 801043c:	bf0c      	ite	eq
 801043e:	2300      	moveq	r3, #0
 8010440:	f003 0301 	andne.w	r3, r3, #1
 8010444:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 8010448:	4282      	cmp	r2, r0
 801044a:	bf0c      	ite	eq
 801044c:	2300      	moveq	r3, #0
 801044e:	f003 0301 	andne.w	r3, r3, #1
 8010452:	428a      	cmp	r2, r1
 8010454:	bf0c      	ite	eq
 8010456:	2300      	moveq	r3, #0
 8010458:	f003 0301 	andne.w	r3, r3, #1
 801045c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010460:	428a      	cmp	r2, r1
 8010462:	bf0c      	ite	eq
 8010464:	2300      	moveq	r3, #0
 8010466:	f003 0301 	andne.w	r3, r3, #1
 801046a:	b113      	cbz	r3, 8010472 <HAL_TIM_Base_Init+0xba>
 801046c:	4b37      	ldr	r3, [pc, #220]	; (801054c <HAL_TIM_Base_Init+0x194>)
 801046e:	429a      	cmp	r2, r3
 8010470:	d15f      	bne.n	8010532 <HAL_TIM_Base_Init+0x17a>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8010472:	68a3      	ldr	r3, [r4, #8]
 8010474:	f023 0210 	bic.w	r2, r3, #16
 8010478:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 801047c:	2920      	cmp	r1, #32
 801047e:	bf18      	it	ne
 8010480:	2a00      	cmpne	r2, #0
 8010482:	d001      	beq.n	8010488 <HAL_TIM_Base_Init+0xd0>
 8010484:	2b40      	cmp	r3, #64	; 0x40
 8010486:	d14c      	bne.n	8010522 <HAL_TIM_Base_Init+0x16a>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8010488:	6923      	ldr	r3, [r4, #16]
 801048a:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 801048e:	d002      	beq.n	8010496 <HAL_TIM_Base_Init+0xde>
 8010490:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010494:	d12b      	bne.n	80104ee <HAL_TIM_Base_Init+0x136>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8010496:	69a3      	ldr	r3, [r4, #24]
 8010498:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 801049c:	d130      	bne.n	8010500 <HAL_TIM_Base_Init+0x148>
  if (htim->State == HAL_TIM_STATE_RESET)
 801049e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80104a2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80104a6:	b3b3      	cbz	r3, 8010516 <HAL_TIM_Base_Init+0x15e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80104a8:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 80104aa:	2302      	movs	r3, #2
 80104ac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80104b0:	f851 0b04 	ldr.w	r0, [r1], #4
 80104b4:	f7ff fef4 	bl	80102a0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80104b8:	2301      	movs	r3, #1
  return HAL_OK;
 80104ba:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80104bc:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80104c0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80104c4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80104c8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80104cc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80104d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80104d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80104d8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80104dc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80104e0:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80104e4:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80104e8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80104ec:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80104ee:	f44f 718c 	mov.w	r1, #280	; 0x118
 80104f2:	4817      	ldr	r0, [pc, #92]	; (8010550 <HAL_TIM_Base_Init+0x198>)
 80104f4:	f7f4 fd7a 	bl	8004fec <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80104f8:	69a3      	ldr	r3, [r4, #24]
 80104fa:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80104fe:	d0ce      	beq.n	801049e <HAL_TIM_Base_Init+0xe6>
 8010500:	f240 1119 	movw	r1, #281	; 0x119
 8010504:	4812      	ldr	r0, [pc, #72]	; (8010550 <HAL_TIM_Base_Init+0x198>)
 8010506:	f7f4 fd71 	bl	8004fec <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 801050a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 801050e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8010512:	2b00      	cmp	r3, #0
 8010514:	d1c8      	bne.n	80104a8 <HAL_TIM_Base_Init+0xf0>
    HAL_TIM_Base_MspInit(htim);
 8010516:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8010518:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 801051c:	f7f6 f996 	bl	800684c <HAL_TIM_Base_MspInit>
 8010520:	e7c2      	b.n	80104a8 <HAL_TIM_Base_Init+0xf0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8010522:	f240 1117 	movw	r1, #279	; 0x117
 8010526:	480a      	ldr	r0, [pc, #40]	; (8010550 <HAL_TIM_Base_Init+0x198>)
 8010528:	f7f4 fd60 	bl	8004fec <assert_failed>
 801052c:	e7ac      	b.n	8010488 <HAL_TIM_Base_Init+0xd0>
    return HAL_ERROR;
 801052e:	2001      	movs	r0, #1
}
 8010530:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8010532:	f44f 718b 	mov.w	r1, #278	; 0x116
 8010536:	4806      	ldr	r0, [pc, #24]	; (8010550 <HAL_TIM_Base_Init+0x198>)
 8010538:	f7f4 fd58 	bl	8004fec <assert_failed>
 801053c:	e799      	b.n	8010472 <HAL_TIM_Base_Init+0xba>
 801053e:	bf00      	nop
 8010540:	40010000 	.word	0x40010000
 8010544:	40000800 	.word	0x40000800
 8010548:	40000400 	.word	0x40000400
 801054c:	40002000 	.word	0x40002000
 8010550:	0802cc94 	.word	0x0802cc94

08010554 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8010554:	2800      	cmp	r0, #0
 8010556:	f000 80b8 	beq.w	80106ca <HAL_TIM_OC_Init+0x176>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 801055a:	6802      	ldr	r2, [r0, #0]
 801055c:	4b5f      	ldr	r3, [pc, #380]	; (80106dc <HAL_TIM_OC_Init+0x188>)
 801055e:	4960      	ldr	r1, [pc, #384]	; (80106e0 <HAL_TIM_OC_Init+0x18c>)
 8010560:	429a      	cmp	r2, r3
 8010562:	bf18      	it	ne
 8010564:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
{
 8010568:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 801056a:	bf14      	ite	ne
 801056c:	2301      	movne	r3, #1
 801056e:	2300      	moveq	r3, #0
 8010570:	4604      	mov	r4, r0
 8010572:	485c      	ldr	r0, [pc, #368]	; (80106e4 <HAL_TIM_OC_Init+0x190>)
 8010574:	4282      	cmp	r2, r0
 8010576:	bf0c      	ite	eq
 8010578:	2300      	moveq	r3, #0
 801057a:	f003 0301 	andne.w	r3, r3, #1
 801057e:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8010582:	428a      	cmp	r2, r1
 8010584:	bf0c      	ite	eq
 8010586:	2300      	moveq	r3, #0
 8010588:	f003 0301 	andne.w	r3, r3, #1
 801058c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010590:	4282      	cmp	r2, r0
 8010592:	bf0c      	ite	eq
 8010594:	2300      	moveq	r3, #0
 8010596:	f003 0301 	andne.w	r3, r3, #1
 801059a:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 801059e:	428a      	cmp	r2, r1
 80105a0:	bf0c      	ite	eq
 80105a2:	2300      	moveq	r3, #0
 80105a4:	f003 0301 	andne.w	r3, r3, #1
 80105a8:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 80105ac:	4282      	cmp	r2, r0
 80105ae:	bf0c      	ite	eq
 80105b0:	2300      	moveq	r3, #0
 80105b2:	f003 0301 	andne.w	r3, r3, #1
 80105b6:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 80105ba:	428a      	cmp	r2, r1
 80105bc:	bf0c      	ite	eq
 80105be:	2300      	moveq	r3, #0
 80105c0:	f003 0301 	andne.w	r3, r3, #1
 80105c4:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 80105c8:	4282      	cmp	r2, r0
 80105ca:	bf0c      	ite	eq
 80105cc:	2300      	moveq	r3, #0
 80105ce:	f003 0301 	andne.w	r3, r3, #1
 80105d2:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 80105d6:	428a      	cmp	r2, r1
 80105d8:	bf0c      	ite	eq
 80105da:	2300      	moveq	r3, #0
 80105dc:	f003 0301 	andne.w	r3, r3, #1
 80105e0:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 80105e4:	4282      	cmp	r2, r0
 80105e6:	bf0c      	ite	eq
 80105e8:	2300      	moveq	r3, #0
 80105ea:	f003 0301 	andne.w	r3, r3, #1
 80105ee:	428a      	cmp	r2, r1
 80105f0:	bf0c      	ite	eq
 80105f2:	2300      	moveq	r3, #0
 80105f4:	f003 0301 	andne.w	r3, r3, #1
 80105f8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80105fc:	428a      	cmp	r2, r1
 80105fe:	bf0c      	ite	eq
 8010600:	2300      	moveq	r3, #0
 8010602:	f003 0301 	andne.w	r3, r3, #1
 8010606:	b113      	cbz	r3, 801060e <HAL_TIM_OC_Init+0xba>
 8010608:	4b37      	ldr	r3, [pc, #220]	; (80106e8 <HAL_TIM_OC_Init+0x194>)
 801060a:	429a      	cmp	r2, r3
 801060c:	d15f      	bne.n	80106ce <HAL_TIM_OC_Init+0x17a>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 801060e:	68a3      	ldr	r3, [r4, #8]
 8010610:	f023 0210 	bic.w	r2, r3, #16
 8010614:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8010618:	2920      	cmp	r1, #32
 801061a:	bf18      	it	ne
 801061c:	2a00      	cmpne	r2, #0
 801061e:	d001      	beq.n	8010624 <HAL_TIM_OC_Init+0xd0>
 8010620:	2b40      	cmp	r3, #64	; 0x40
 8010622:	d14c      	bne.n	80106be <HAL_TIM_OC_Init+0x16a>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8010624:	6923      	ldr	r3, [r4, #16]
 8010626:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 801062a:	d002      	beq.n	8010632 <HAL_TIM_OC_Init+0xde>
 801062c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010630:	d12b      	bne.n	801068a <HAL_TIM_OC_Init+0x136>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8010632:	69a3      	ldr	r3, [r4, #24]
 8010634:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8010638:	d130      	bne.n	801069c <HAL_TIM_OC_Init+0x148>
  if (htim->State == HAL_TIM_STATE_RESET)
 801063a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 801063e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8010642:	b3b3      	cbz	r3, 80106b2 <HAL_TIM_OC_Init+0x15e>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8010644:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8010646:	2302      	movs	r3, #2
 8010648:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 801064c:	f851 0b04 	ldr.w	r0, [r1], #4
 8010650:	f7ff fe26 	bl	80102a0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010654:	2301      	movs	r3, #1
  return HAL_OK;
 8010656:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010658:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801065c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8010660:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8010664:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8010668:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 801066c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010670:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010674:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8010678:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801067c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8010680:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8010684:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8010688:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 801068a:	f240 2197 	movw	r1, #663	; 0x297
 801068e:	4817      	ldr	r0, [pc, #92]	; (80106ec <HAL_TIM_OC_Init+0x198>)
 8010690:	f7f4 fcac 	bl	8004fec <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8010694:	69a3      	ldr	r3, [r4, #24]
 8010696:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 801069a:	d0ce      	beq.n	801063a <HAL_TIM_OC_Init+0xe6>
 801069c:	f44f 7126 	mov.w	r1, #664	; 0x298
 80106a0:	4812      	ldr	r0, [pc, #72]	; (80106ec <HAL_TIM_OC_Init+0x198>)
 80106a2:	f7f4 fca3 	bl	8004fec <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 80106a6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80106aa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d1c8      	bne.n	8010644 <HAL_TIM_OC_Init+0xf0>
    HAL_TIM_OC_MspInit(htim);
 80106b2:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80106b4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 80106b8:	f7ff f90e 	bl	800f8d8 <HAL_TIM_OC_MspInit>
 80106bc:	e7c2      	b.n	8010644 <HAL_TIM_OC_Init+0xf0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80106be:	f240 2196 	movw	r1, #662	; 0x296
 80106c2:	480a      	ldr	r0, [pc, #40]	; (80106ec <HAL_TIM_OC_Init+0x198>)
 80106c4:	f7f4 fc92 	bl	8004fec <assert_failed>
 80106c8:	e7ac      	b.n	8010624 <HAL_TIM_OC_Init+0xd0>
    return HAL_ERROR;
 80106ca:	2001      	movs	r0, #1
}
 80106cc:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80106ce:	f240 2195 	movw	r1, #661	; 0x295
 80106d2:	4806      	ldr	r0, [pc, #24]	; (80106ec <HAL_TIM_OC_Init+0x198>)
 80106d4:	f7f4 fc8a 	bl	8004fec <assert_failed>
 80106d8:	e799      	b.n	801060e <HAL_TIM_OC_Init+0xba>
 80106da:	bf00      	nop
 80106dc:	40010000 	.word	0x40010000
 80106e0:	40000800 	.word	0x40000800
 80106e4:	40000400 	.word	0x40000400
 80106e8:	40002000 	.word	0x40002000
 80106ec:	0802cc94 	.word	0x0802cc94

080106f0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80106f0:	2800      	cmp	r0, #0
 80106f2:	f000 80b8 	beq.w	8010866 <HAL_TIM_PWM_Init+0x176>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80106f6:	6802      	ldr	r2, [r0, #0]
 80106f8:	4b5f      	ldr	r3, [pc, #380]	; (8010878 <HAL_TIM_PWM_Init+0x188>)
 80106fa:	4960      	ldr	r1, [pc, #384]	; (801087c <HAL_TIM_PWM_Init+0x18c>)
 80106fc:	429a      	cmp	r2, r3
 80106fe:	bf18      	it	ne
 8010700:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
{
 8010704:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8010706:	bf14      	ite	ne
 8010708:	2301      	movne	r3, #1
 801070a:	2300      	moveq	r3, #0
 801070c:	4604      	mov	r4, r0
 801070e:	485c      	ldr	r0, [pc, #368]	; (8010880 <HAL_TIM_PWM_Init+0x190>)
 8010710:	4282      	cmp	r2, r0
 8010712:	bf0c      	ite	eq
 8010714:	2300      	moveq	r3, #0
 8010716:	f003 0301 	andne.w	r3, r3, #1
 801071a:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 801071e:	428a      	cmp	r2, r1
 8010720:	bf0c      	ite	eq
 8010722:	2300      	moveq	r3, #0
 8010724:	f003 0301 	andne.w	r3, r3, #1
 8010728:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801072c:	4282      	cmp	r2, r0
 801072e:	bf0c      	ite	eq
 8010730:	2300      	moveq	r3, #0
 8010732:	f003 0301 	andne.w	r3, r3, #1
 8010736:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 801073a:	428a      	cmp	r2, r1
 801073c:	bf0c      	ite	eq
 801073e:	2300      	moveq	r3, #0
 8010740:	f003 0301 	andne.w	r3, r3, #1
 8010744:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 8010748:	4282      	cmp	r2, r0
 801074a:	bf0c      	ite	eq
 801074c:	2300      	moveq	r3, #0
 801074e:	f003 0301 	andne.w	r3, r3, #1
 8010752:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 8010756:	428a      	cmp	r2, r1
 8010758:	bf0c      	ite	eq
 801075a:	2300      	moveq	r3, #0
 801075c:	f003 0301 	andne.w	r3, r3, #1
 8010760:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 8010764:	4282      	cmp	r2, r0
 8010766:	bf0c      	ite	eq
 8010768:	2300      	moveq	r3, #0
 801076a:	f003 0301 	andne.w	r3, r3, #1
 801076e:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8010772:	428a      	cmp	r2, r1
 8010774:	bf0c      	ite	eq
 8010776:	2300      	moveq	r3, #0
 8010778:	f003 0301 	andne.w	r3, r3, #1
 801077c:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 8010780:	4282      	cmp	r2, r0
 8010782:	bf0c      	ite	eq
 8010784:	2300      	moveq	r3, #0
 8010786:	f003 0301 	andne.w	r3, r3, #1
 801078a:	428a      	cmp	r2, r1
 801078c:	bf0c      	ite	eq
 801078e:	2300      	moveq	r3, #0
 8010790:	f003 0301 	andne.w	r3, r3, #1
 8010794:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010798:	428a      	cmp	r2, r1
 801079a:	bf0c      	ite	eq
 801079c:	2300      	moveq	r3, #0
 801079e:	f003 0301 	andne.w	r3, r3, #1
 80107a2:	b113      	cbz	r3, 80107aa <HAL_TIM_PWM_Init+0xba>
 80107a4:	4b37      	ldr	r3, [pc, #220]	; (8010884 <HAL_TIM_PWM_Init+0x194>)
 80107a6:	429a      	cmp	r2, r3
 80107a8:	d15f      	bne.n	801086a <HAL_TIM_PWM_Init+0x17a>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80107aa:	68a3      	ldr	r3, [r4, #8]
 80107ac:	f023 0210 	bic.w	r2, r3, #16
 80107b0:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 80107b4:	2920      	cmp	r1, #32
 80107b6:	bf18      	it	ne
 80107b8:	2a00      	cmpne	r2, #0
 80107ba:	d001      	beq.n	80107c0 <HAL_TIM_PWM_Init+0xd0>
 80107bc:	2b40      	cmp	r3, #64	; 0x40
 80107be:	d14c      	bne.n	801085a <HAL_TIM_PWM_Init+0x16a>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80107c0:	6923      	ldr	r3, [r4, #16]
 80107c2:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80107c6:	d002      	beq.n	80107ce <HAL_TIM_PWM_Init+0xde>
 80107c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80107cc:	d12b      	bne.n	8010826 <HAL_TIM_PWM_Init+0x136>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80107ce:	69a3      	ldr	r3, [r4, #24]
 80107d0:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80107d4:	d130      	bne.n	8010838 <HAL_TIM_PWM_Init+0x148>
  if (htim->State == HAL_TIM_STATE_RESET)
 80107d6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80107da:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80107de:	b3b3      	cbz	r3, 801084e <HAL_TIM_PWM_Init+0x15e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80107e0:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 80107e2:	2302      	movs	r3, #2
 80107e4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80107e8:	f851 0b04 	ldr.w	r0, [r1], #4
 80107ec:	f7ff fd58 	bl	80102a0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80107f0:	2301      	movs	r3, #1
  return HAL_OK;
 80107f2:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80107f4:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80107f8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80107fc:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8010800:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8010804:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8010808:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801080c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010810:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8010814:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010818:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 801081c:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8010820:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8010824:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8010826:	f240 5132 	movw	r1, #1330	; 0x532
 801082a:	4817      	ldr	r0, [pc, #92]	; (8010888 <HAL_TIM_PWM_Init+0x198>)
 801082c:	f7f4 fbde 	bl	8004fec <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8010830:	69a3      	ldr	r3, [r4, #24]
 8010832:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8010836:	d0ce      	beq.n	80107d6 <HAL_TIM_PWM_Init+0xe6>
 8010838:	f240 5133 	movw	r1, #1331	; 0x533
 801083c:	4812      	ldr	r0, [pc, #72]	; (8010888 <HAL_TIM_PWM_Init+0x198>)
 801083e:	f7f4 fbd5 	bl	8004fec <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 8010842:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8010846:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 801084a:	2b00      	cmp	r3, #0
 801084c:	d1c8      	bne.n	80107e0 <HAL_TIM_PWM_Init+0xf0>
    HAL_TIM_PWM_MspInit(htim);
 801084e:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8010850:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8010854:	f7ff f842 	bl	800f8dc <HAL_TIM_PWM_MspInit>
 8010858:	e7c2      	b.n	80107e0 <HAL_TIM_PWM_Init+0xf0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 801085a:	f240 5131 	movw	r1, #1329	; 0x531
 801085e:	480a      	ldr	r0, [pc, #40]	; (8010888 <HAL_TIM_PWM_Init+0x198>)
 8010860:	f7f4 fbc4 	bl	8004fec <assert_failed>
 8010864:	e7ac      	b.n	80107c0 <HAL_TIM_PWM_Init+0xd0>
    return HAL_ERROR;
 8010866:	2001      	movs	r0, #1
}
 8010868:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 801086a:	f44f 61a6 	mov.w	r1, #1328	; 0x530
 801086e:	4806      	ldr	r0, [pc, #24]	; (8010888 <HAL_TIM_PWM_Init+0x198>)
 8010870:	f7f4 fbbc 	bl	8004fec <assert_failed>
 8010874:	e799      	b.n	80107aa <HAL_TIM_PWM_Init+0xba>
 8010876:	bf00      	nop
 8010878:	40010000 	.word	0x40010000
 801087c:	40000800 	.word	0x40000800
 8010880:	40000400 	.word	0x40000400
 8010884:	40002000 	.word	0x40002000
 8010888:	0802cc94 	.word	0x0802cc94

0801088c <HAL_TIM_IC_Init>:
  if (htim == NULL)
 801088c:	2800      	cmp	r0, #0
 801088e:	f000 80b8 	beq.w	8010a02 <HAL_TIM_IC_Init+0x176>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8010892:	6802      	ldr	r2, [r0, #0]
 8010894:	4b5f      	ldr	r3, [pc, #380]	; (8010a14 <HAL_TIM_IC_Init+0x188>)
 8010896:	4960      	ldr	r1, [pc, #384]	; (8010a18 <HAL_TIM_IC_Init+0x18c>)
 8010898:	429a      	cmp	r2, r3
 801089a:	bf18      	it	ne
 801089c:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
{
 80108a0:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80108a2:	bf14      	ite	ne
 80108a4:	2301      	movne	r3, #1
 80108a6:	2300      	moveq	r3, #0
 80108a8:	4604      	mov	r4, r0
 80108aa:	485c      	ldr	r0, [pc, #368]	; (8010a1c <HAL_TIM_IC_Init+0x190>)
 80108ac:	4282      	cmp	r2, r0
 80108ae:	bf0c      	ite	eq
 80108b0:	2300      	moveq	r3, #0
 80108b2:	f003 0301 	andne.w	r3, r3, #1
 80108b6:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 80108ba:	428a      	cmp	r2, r1
 80108bc:	bf0c      	ite	eq
 80108be:	2300      	moveq	r3, #0
 80108c0:	f003 0301 	andne.w	r3, r3, #1
 80108c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80108c8:	4282      	cmp	r2, r0
 80108ca:	bf0c      	ite	eq
 80108cc:	2300      	moveq	r3, #0
 80108ce:	f003 0301 	andne.w	r3, r3, #1
 80108d2:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 80108d6:	428a      	cmp	r2, r1
 80108d8:	bf0c      	ite	eq
 80108da:	2300      	moveq	r3, #0
 80108dc:	f003 0301 	andne.w	r3, r3, #1
 80108e0:	f501 4174 	add.w	r1, r1, #62464	; 0xf400
 80108e4:	4282      	cmp	r2, r0
 80108e6:	bf0c      	ite	eq
 80108e8:	2300      	moveq	r3, #0
 80108ea:	f003 0301 	andne.w	r3, r3, #1
 80108ee:	f500 3096 	add.w	r0, r0, #76800	; 0x12c00
 80108f2:	428a      	cmp	r2, r1
 80108f4:	bf0c      	ite	eq
 80108f6:	2300      	moveq	r3, #0
 80108f8:	f003 0301 	andne.w	r3, r3, #1
 80108fc:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 8010900:	4282      	cmp	r2, r0
 8010902:	bf0c      	ite	eq
 8010904:	2300      	moveq	r3, #0
 8010906:	f003 0301 	andne.w	r3, r3, #1
 801090a:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 801090e:	428a      	cmp	r2, r1
 8010910:	bf0c      	ite	eq
 8010912:	2300      	moveq	r3, #0
 8010914:	f003 0301 	andne.w	r3, r3, #1
 8010918:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 801091c:	4282      	cmp	r2, r0
 801091e:	bf0c      	ite	eq
 8010920:	2300      	moveq	r3, #0
 8010922:	f003 0301 	andne.w	r3, r3, #1
 8010926:	428a      	cmp	r2, r1
 8010928:	bf0c      	ite	eq
 801092a:	2300      	moveq	r3, #0
 801092c:	f003 0301 	andne.w	r3, r3, #1
 8010930:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8010934:	428a      	cmp	r2, r1
 8010936:	bf0c      	ite	eq
 8010938:	2300      	moveq	r3, #0
 801093a:	f003 0301 	andne.w	r3, r3, #1
 801093e:	b113      	cbz	r3, 8010946 <HAL_TIM_IC_Init+0xba>
 8010940:	4b37      	ldr	r3, [pc, #220]	; (8010a20 <HAL_TIM_IC_Init+0x194>)
 8010942:	429a      	cmp	r2, r3
 8010944:	d15f      	bne.n	8010a06 <HAL_TIM_IC_Init+0x17a>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8010946:	68a3      	ldr	r3, [r4, #8]
 8010948:	f023 0210 	bic.w	r2, r3, #16
 801094c:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8010950:	2920      	cmp	r1, #32
 8010952:	bf18      	it	ne
 8010954:	2a00      	cmpne	r2, #0
 8010956:	d001      	beq.n	801095c <HAL_TIM_IC_Init+0xd0>
 8010958:	2b40      	cmp	r3, #64	; 0x40
 801095a:	d14c      	bne.n	80109f6 <HAL_TIM_IC_Init+0x16a>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 801095c:	6923      	ldr	r3, [r4, #16]
 801095e:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8010962:	d002      	beq.n	801096a <HAL_TIM_IC_Init+0xde>
 8010964:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010968:	d12b      	bne.n	80109c2 <HAL_TIM_IC_Init+0x136>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 801096a:	69a3      	ldr	r3, [r4, #24]
 801096c:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8010970:	d130      	bne.n	80109d4 <HAL_TIM_IC_Init+0x148>
  if (htim->State == HAL_TIM_STATE_RESET)
 8010972:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8010976:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 801097a:	b3b3      	cbz	r3, 80109ea <HAL_TIM_IC_Init+0x15e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801097c:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 801097e:	2302      	movs	r3, #2
 8010980:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010984:	f851 0b04 	ldr.w	r0, [r1], #4
 8010988:	f7ff fc8a 	bl	80102a0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801098c:	2301      	movs	r3, #1
  return HAL_OK;
 801098e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010990:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010994:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8010998:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 801099c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80109a0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80109a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80109a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80109ac:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80109b0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80109b4:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80109b8:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80109bc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80109c0:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80109c2:	f240 71cc 	movw	r1, #1996	; 0x7cc
 80109c6:	4817      	ldr	r0, [pc, #92]	; (8010a24 <HAL_TIM_IC_Init+0x198>)
 80109c8:	f7f4 fb10 	bl	8004fec <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80109cc:	69a3      	ldr	r3, [r4, #24]
 80109ce:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80109d2:	d0ce      	beq.n	8010972 <HAL_TIM_IC_Init+0xe6>
 80109d4:	f240 71cd 	movw	r1, #1997	; 0x7cd
 80109d8:	4812      	ldr	r0, [pc, #72]	; (8010a24 <HAL_TIM_IC_Init+0x198>)
 80109da:	f7f4 fb07 	bl	8004fec <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 80109de:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80109e2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d1c8      	bne.n	801097c <HAL_TIM_IC_Init+0xf0>
    HAL_TIM_IC_MspInit(htim);
 80109ea:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80109ec:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 80109f0:	f7fe ff76 	bl	800f8e0 <HAL_TIM_IC_MspInit>
 80109f4:	e7c2      	b.n	801097c <HAL_TIM_IC_Init+0xf0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80109f6:	f240 71cb 	movw	r1, #1995	; 0x7cb
 80109fa:	480a      	ldr	r0, [pc, #40]	; (8010a24 <HAL_TIM_IC_Init+0x198>)
 80109fc:	f7f4 faf6 	bl	8004fec <assert_failed>
 8010a00:	e7ac      	b.n	801095c <HAL_TIM_IC_Init+0xd0>
    return HAL_ERROR;
 8010a02:	2001      	movs	r0, #1
}
 8010a04:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8010a06:	f240 71ca 	movw	r1, #1994	; 0x7ca
 8010a0a:	4806      	ldr	r0, [pc, #24]	; (8010a24 <HAL_TIM_IC_Init+0x198>)
 8010a0c:	f7f4 faee 	bl	8004fec <assert_failed>
 8010a10:	e799      	b.n	8010946 <HAL_TIM_IC_Init+0xba>
 8010a12:	bf00      	nop
 8010a14:	40010000 	.word	0x40010000
 8010a18:	40000800 	.word	0x40000800
 8010a1c:	40000400 	.word	0x40000400
 8010a20:	40002000 	.word	0x40002000
 8010a24:	0802cc94 	.word	0x0802cc94

08010a28 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010a28:	6a03      	ldr	r3, [r0, #32]
 8010a2a:	f023 0310 	bic.w	r3, r3, #16
{
 8010a2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010a32:	6203      	str	r3, [r0, #32]
{
 8010a34:	4604      	mov	r4, r0
  tmpccer = TIMx->CCER;
 8010a36:	6a05      	ldr	r5, [r0, #32]
{
 8010a38:	460e      	mov	r6, r1
  tmpcr2 =  TIMx->CR2;
 8010a3a:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8010a3e:	4b29      	ldr	r3, [pc, #164]	; (8010ae4 <TIM_OC2_SetConfig+0xbc>)
  tmpccer &= ~TIM_CCER_CC2P;
 8010a40:	f025 0520 	bic.w	r5, r5, #32
  tmpccmrx = TIMx->CCMR1;
 8010a44:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010a46:	680f      	ldr	r7, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8010a48:	4013      	ands	r3, r2
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010a4a:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8010a4e:	688b      	ldr	r3, [r1, #8]
 8010a50:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010a54:	4b24      	ldr	r3, [pc, #144]	; (8010ae8 <TIM_OC2_SetConfig+0xc0>)
 8010a56:	4298      	cmp	r0, r3
 8010a58:	d00b      	beq.n	8010a72 <TIM_OC2_SetConfig+0x4a>
 8010a5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8010a5e:	4298      	cmp	r0, r3
 8010a60:	d007      	beq.n	8010a72 <TIM_OC2_SetConfig+0x4a>
  TIMx->CCR2 = OC_Config->Pulse;
 8010a62:	6872      	ldr	r2, [r6, #4]
  TIMx->CR2 = tmpcr2;
 8010a64:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 8010a68:	61a7      	str	r7, [r4, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8010a6a:	63a2      	str	r2, [r4, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8010a6c:	6225      	str	r5, [r4, #32]
}
 8010a6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8010a72:	68f3      	ldr	r3, [r6, #12]
 8010a74:	f033 0208 	bics.w	r2, r3, #8
 8010a78:	d123      	bne.n	8010ac2 <TIM_OC2_SetConfig+0x9a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8010a7a:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8010a7e:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8010a82:	69b3      	ldr	r3, [r6, #24]
 8010a84:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC2NE;
 8010a88:	f025 0540 	bic.w	r5, r5, #64	; 0x40
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8010a8c:	d120      	bne.n	8010ad0 <TIM_OC2_SetConfig+0xa8>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8010a8e:	6973      	ldr	r3, [r6, #20]
 8010a90:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8010a94:	d107      	bne.n	8010aa6 <TIM_OC2_SetConfig+0x7e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8010a96:	f428 6240 	bic.w	r2, r8, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8010a9a:	69b1      	ldr	r1, [r6, #24]
 8010a9c:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 8010aa0:	ea42 0883 	orr.w	r8, r2, r3, lsl #2
 8010aa4:	e7dd      	b.n	8010a62 <TIM_OC2_SetConfig+0x3a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8010aa6:	f641 31b9 	movw	r1, #7097	; 0x1bb9
 8010aaa:	4810      	ldr	r0, [pc, #64]	; (8010aec <TIM_OC2_SetConfig+0xc4>)
 8010aac:	f7f4 fa9e 	bl	8004fec <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8010ab0:	f428 6240 	bic.w	r2, r8, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8010ab4:	69b1      	ldr	r1, [r6, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8010ab6:	6973      	ldr	r3, [r6, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8010ab8:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 8010abc:	ea42 0883 	orr.w	r8, r2, r3, lsl #2
 8010ac0:	e7cf      	b.n	8010a62 <TIM_OC2_SetConfig+0x3a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8010ac2:	f641 31aa 	movw	r1, #7082	; 0x1baa
 8010ac6:	4809      	ldr	r0, [pc, #36]	; (8010aec <TIM_OC2_SetConfig+0xc4>)
 8010ac8:	f7f4 fa90 	bl	8004fec <assert_failed>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8010acc:	68f3      	ldr	r3, [r6, #12]
 8010ace:	e7d4      	b.n	8010a7a <TIM_OC2_SetConfig+0x52>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8010ad0:	f641 31b8 	movw	r1, #7096	; 0x1bb8
 8010ad4:	4805      	ldr	r0, [pc, #20]	; (8010aec <TIM_OC2_SetConfig+0xc4>)
 8010ad6:	f7f4 fa89 	bl	8004fec <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8010ada:	6973      	ldr	r3, [r6, #20]
 8010adc:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8010ae0:	d0d9      	beq.n	8010a96 <TIM_OC2_SetConfig+0x6e>
 8010ae2:	e7e0      	b.n	8010aa6 <TIM_OC2_SetConfig+0x7e>
 8010ae4:	feff8cff 	.word	0xfeff8cff
 8010ae8:	40010000 	.word	0x40010000
 8010aec:	0802cc94 	.word	0x0802cc94

08010af0 <HAL_TIM_OC_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 8010af0:	2a14      	cmp	r2, #20
{
 8010af2:	b570      	push	{r4, r5, r6, lr}
 8010af4:	4614      	mov	r4, r2
 8010af6:	4605      	mov	r5, r0
 8010af8:	460e      	mov	r6, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 8010afa:	d937      	bls.n	8010b6c <HAL_TIM_OC_ConfigChannel+0x7c>
 8010afc:	2a3c      	cmp	r2, #60	; 0x3c
 8010afe:	d139      	bne.n	8010b74 <HAL_TIM_OC_ConfigChannel+0x84>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 8010b00:	6833      	ldr	r3, [r6, #0]
 8010b02:	f023 0210 	bic.w	r2, r3, #16
 8010b06:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8010b0a:	2a40      	cmp	r2, #64	; 0x40
 8010b0c:	bf18      	it	ne
 8010b0e:	2b00      	cmpne	r3, #0
 8010b10:	d003      	beq.n	8010b1a <HAL_TIM_OC_ConfigChannel+0x2a>
 8010b12:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8010b16:	f040 8138 	bne.w	8010d8a <HAL_TIM_OC_ConfigChannel+0x29a>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8010b1a:	68b3      	ldr	r3, [r6, #8]
 8010b1c:	f033 0302 	bics.w	r3, r3, #2
 8010b20:	d12e      	bne.n	8010b80 <HAL_TIM_OC_ConfigChannel+0x90>
  __HAL_LOCK(htim);
 8010b22:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8010b26:	2b01      	cmp	r3, #1
 8010b28:	d033      	beq.n	8010b92 <HAL_TIM_OC_ConfigChannel+0xa2>
 8010b2a:	2301      	movs	r3, #1
 8010b2c:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  switch (Channel)
 8010b30:	2c14      	cmp	r4, #20
 8010b32:	d816      	bhi.n	8010b62 <HAL_TIM_OC_ConfigChannel+0x72>
 8010b34:	e8df f014 	tbh	[pc, r4, lsl #1]
 8010b38:	0015002f 	.word	0x0015002f
 8010b3c:	00150015 	.word	0x00150015
 8010b40:	00150080 	.word	0x00150080
 8010b44:	00150015 	.word	0x00150015
 8010b48:	001500b5 	.word	0x001500b5
 8010b4c:	00150015 	.word	0x00150015
 8010b50:	001500db 	.word	0x001500db
 8010b54:	00150015 	.word	0x00150015
 8010b58:	00150101 	.word	0x00150101
 8010b5c:	00150015 	.word	0x00150015
 8010b60:	010e      	.short	0x010e
 8010b62:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8010b64:	2300      	movs	r3, #0
 8010b66:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8010b6a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 8010b6c:	4b98      	ldr	r3, [pc, #608]	; (8010dd0 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 8010b6e:	40d3      	lsrs	r3, r2
 8010b70:	07db      	lsls	r3, r3, #31
 8010b72:	d4c5      	bmi.n	8010b00 <HAL_TIM_OC_ConfigChannel+0x10>
 8010b74:	f640 71df 	movw	r1, #4063	; 0xfdf
 8010b78:	4896      	ldr	r0, [pc, #600]	; (8010dd4 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8010b7a:	f7f4 fa37 	bl	8004fec <assert_failed>
 8010b7e:	e7bf      	b.n	8010b00 <HAL_TIM_OC_ConfigChannel+0x10>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8010b80:	f640 71e1 	movw	r1, #4065	; 0xfe1
 8010b84:	4893      	ldr	r0, [pc, #588]	; (8010dd4 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8010b86:	f7f4 fa31 	bl	8004fec <assert_failed>
  __HAL_LOCK(htim);
 8010b8a:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8010b8e:	2b01      	cmp	r3, #1
 8010b90:	d1cb      	bne.n	8010b2a <HAL_TIM_OC_ConfigChannel+0x3a>
 8010b92:	2002      	movs	r0, #2
}
 8010b94:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8010b96:	6828      	ldr	r0, [r5, #0]
 8010b98:	4b8f      	ldr	r3, [pc, #572]	; (8010dd8 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8010b9a:	4a90      	ldr	r2, [pc, #576]	; (8010ddc <HAL_TIM_OC_ConfigChannel+0x2ec>)
 8010b9c:	4298      	cmp	r0, r3
 8010b9e:	bf18      	it	ne
 8010ba0:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8010ba4:	bf14      	ite	ne
 8010ba6:	2301      	movne	r3, #1
 8010ba8:	2300      	moveq	r3, #0
 8010baa:	4290      	cmp	r0, r2
 8010bac:	bf0c      	ite	eq
 8010bae:	2300      	moveq	r3, #0
 8010bb0:	f003 0301 	andne.w	r3, r3, #1
 8010bb4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010bb8:	4290      	cmp	r0, r2
 8010bba:	bf0c      	ite	eq
 8010bbc:	2300      	moveq	r3, #0
 8010bbe:	f003 0301 	andne.w	r3, r3, #1
 8010bc2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010bc6:	4290      	cmp	r0, r2
 8010bc8:	bf0c      	ite	eq
 8010bca:	2300      	moveq	r3, #0
 8010bcc:	f003 0301 	andne.w	r3, r3, #1
 8010bd0:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8010bd4:	4290      	cmp	r0, r2
 8010bd6:	bf0c      	ite	eq
 8010bd8:	2300      	moveq	r3, #0
 8010bda:	f003 0301 	andne.w	r3, r3, #1
 8010bde:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8010be2:	4290      	cmp	r0, r2
 8010be4:	bf0c      	ite	eq
 8010be6:	2300      	moveq	r3, #0
 8010be8:	f003 0301 	andne.w	r3, r3, #1
 8010bec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010bf0:	4290      	cmp	r0, r2
 8010bf2:	bf0c      	ite	eq
 8010bf4:	2300      	moveq	r3, #0
 8010bf6:	f003 0301 	andne.w	r3, r3, #1
 8010bfa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010bfe:	4290      	cmp	r0, r2
 8010c00:	bf0c      	ite	eq
 8010c02:	2300      	moveq	r3, #0
 8010c04:	f003 0301 	andne.w	r3, r3, #1
 8010c08:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8010c0c:	4290      	cmp	r0, r2
 8010c0e:	bf0c      	ite	eq
 8010c10:	2300      	moveq	r3, #0
 8010c12:	f003 0301 	andne.w	r3, r3, #1
 8010c16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010c1a:	4290      	cmp	r0, r2
 8010c1c:	bf0c      	ite	eq
 8010c1e:	2300      	moveq	r3, #0
 8010c20:	f003 0301 	andne.w	r3, r3, #1
 8010c24:	b11b      	cbz	r3, 8010c2e <HAL_TIM_OC_ConfigChannel+0x13e>
 8010c26:	4b6e      	ldr	r3, [pc, #440]	; (8010de0 <HAL_TIM_OC_ConfigChannel+0x2f0>)
 8010c28:	4298      	cmp	r0, r3
 8010c2a:	f040 80c9 	bne.w	8010dc0 <HAL_TIM_OC_ConfigChannel+0x2d0>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8010c2e:	4631      	mov	r1, r6
 8010c30:	f7fe f9ac 	bl	800ef8c <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8010c34:	2000      	movs	r0, #0
      break;
 8010c36:	e795      	b.n	8010b64 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8010c38:	6828      	ldr	r0, [r5, #0]
 8010c3a:	4b67      	ldr	r3, [pc, #412]	; (8010dd8 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8010c3c:	4a67      	ldr	r2, [pc, #412]	; (8010ddc <HAL_TIM_OC_ConfigChannel+0x2ec>)
 8010c3e:	4298      	cmp	r0, r3
 8010c40:	bf18      	it	ne
 8010c42:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8010c46:	bf14      	ite	ne
 8010c48:	2301      	movne	r3, #1
 8010c4a:	2300      	moveq	r3, #0
 8010c4c:	4290      	cmp	r0, r2
 8010c4e:	bf0c      	ite	eq
 8010c50:	2300      	moveq	r3, #0
 8010c52:	f003 0301 	andne.w	r3, r3, #1
 8010c56:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010c5a:	4290      	cmp	r0, r2
 8010c5c:	bf0c      	ite	eq
 8010c5e:	2300      	moveq	r3, #0
 8010c60:	f003 0301 	andne.w	r3, r3, #1
 8010c64:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010c68:	4290      	cmp	r0, r2
 8010c6a:	bf0c      	ite	eq
 8010c6c:	2300      	moveq	r3, #0
 8010c6e:	f003 0301 	andne.w	r3, r3, #1
 8010c72:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8010c76:	4290      	cmp	r0, r2
 8010c78:	bf0c      	ite	eq
 8010c7a:	2300      	moveq	r3, #0
 8010c7c:	f003 0301 	andne.w	r3, r3, #1
 8010c80:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8010c84:	4290      	cmp	r0, r2
 8010c86:	bf0c      	ite	eq
 8010c88:	2300      	moveq	r3, #0
 8010c8a:	f003 0301 	andne.w	r3, r3, #1
 8010c8e:	b11b      	cbz	r3, 8010c98 <HAL_TIM_OC_ConfigChannel+0x1a8>
 8010c90:	4b54      	ldr	r3, [pc, #336]	; (8010de4 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 8010c92:	4298      	cmp	r0, r3
 8010c94:	f040 808d 	bne.w	8010db2 <HAL_TIM_OC_ConfigChannel+0x2c2>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8010c98:	4631      	mov	r1, r6
 8010c9a:	f7ff fec5 	bl	8010a28 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8010c9e:	2000      	movs	r0, #0
      break;
 8010ca0:	e760      	b.n	8010b64 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8010ca2:	6828      	ldr	r0, [r5, #0]
 8010ca4:	4b4c      	ldr	r3, [pc, #304]	; (8010dd8 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8010ca6:	4a4d      	ldr	r2, [pc, #308]	; (8010ddc <HAL_TIM_OC_ConfigChannel+0x2ec>)
 8010ca8:	4298      	cmp	r0, r3
 8010caa:	bf18      	it	ne
 8010cac:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8010cb0:	bf14      	ite	ne
 8010cb2:	2301      	movne	r3, #1
 8010cb4:	2300      	moveq	r3, #0
 8010cb6:	4290      	cmp	r0, r2
 8010cb8:	bf0c      	ite	eq
 8010cba:	2300      	moveq	r3, #0
 8010cbc:	f003 0301 	andne.w	r3, r3, #1
 8010cc0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010cc4:	4290      	cmp	r0, r2
 8010cc6:	bf0c      	ite	eq
 8010cc8:	2300      	moveq	r3, #0
 8010cca:	f003 0301 	andne.w	r3, r3, #1
 8010cce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010cd2:	4290      	cmp	r0, r2
 8010cd4:	bf0c      	ite	eq
 8010cd6:	2300      	moveq	r3, #0
 8010cd8:	f003 0301 	andne.w	r3, r3, #1
 8010cdc:	b113      	cbz	r3, 8010ce4 <HAL_TIM_OC_ConfigChannel+0x1f4>
 8010cde:	4b42      	ldr	r3, [pc, #264]	; (8010de8 <HAL_TIM_OC_ConfigChannel+0x2f8>)
 8010ce0:	4298      	cmp	r0, r3
 8010ce2:	d15f      	bne.n	8010da4 <HAL_TIM_OC_ConfigChannel+0x2b4>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8010ce4:	4631      	mov	r1, r6
 8010ce6:	f7fe f9b1 	bl	800f04c <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8010cea:	2000      	movs	r0, #0
      break;
 8010cec:	e73a      	b.n	8010b64 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8010cee:	6828      	ldr	r0, [r5, #0]
 8010cf0:	4b39      	ldr	r3, [pc, #228]	; (8010dd8 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8010cf2:	4a3a      	ldr	r2, [pc, #232]	; (8010ddc <HAL_TIM_OC_ConfigChannel+0x2ec>)
 8010cf4:	4298      	cmp	r0, r3
 8010cf6:	bf18      	it	ne
 8010cf8:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8010cfc:	bf14      	ite	ne
 8010cfe:	2301      	movne	r3, #1
 8010d00:	2300      	moveq	r3, #0
 8010d02:	4290      	cmp	r0, r2
 8010d04:	bf0c      	ite	eq
 8010d06:	2300      	moveq	r3, #0
 8010d08:	f003 0301 	andne.w	r3, r3, #1
 8010d0c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010d10:	4290      	cmp	r0, r2
 8010d12:	bf0c      	ite	eq
 8010d14:	2300      	moveq	r3, #0
 8010d16:	f003 0301 	andne.w	r3, r3, #1
 8010d1a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010d1e:	4290      	cmp	r0, r2
 8010d20:	bf0c      	ite	eq
 8010d22:	2300      	moveq	r3, #0
 8010d24:	f003 0301 	andne.w	r3, r3, #1
 8010d28:	b113      	cbz	r3, 8010d30 <HAL_TIM_OC_ConfigChannel+0x240>
 8010d2a:	4b2f      	ldr	r3, [pc, #188]	; (8010de8 <HAL_TIM_OC_ConfigChannel+0x2f8>)
 8010d2c:	4298      	cmp	r0, r3
 8010d2e:	d132      	bne.n	8010d96 <HAL_TIM_OC_ConfigChannel+0x2a6>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8010d30:	4631      	mov	r1, r6
 8010d32:	f7fe f9ef 	bl	800f114 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8010d36:	2000      	movs	r0, #0
      break;
 8010d38:	e714      	b.n	8010b64 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 8010d3a:	6828      	ldr	r0, [r5, #0]
 8010d3c:	4b26      	ldr	r3, [pc, #152]	; (8010dd8 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8010d3e:	4298      	cmp	r0, r3
 8010d40:	d003      	beq.n	8010d4a <HAL_TIM_OC_ConfigChannel+0x25a>
 8010d42:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8010d46:	4298      	cmp	r0, r3
 8010d48:	d118      	bne.n	8010d7c <HAL_TIM_OC_ConfigChannel+0x28c>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8010d4a:	4631      	mov	r1, r6
 8010d4c:	f7fe f8ca 	bl	800eee4 <TIM_OC5_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8010d50:	2000      	movs	r0, #0
      break;
 8010d52:	e707      	b.n	8010b64 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8010d54:	6828      	ldr	r0, [r5, #0]
 8010d56:	4b20      	ldr	r3, [pc, #128]	; (8010dd8 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 8010d58:	4298      	cmp	r0, r3
 8010d5a:	d003      	beq.n	8010d64 <HAL_TIM_OC_ConfigChannel+0x274>
 8010d5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8010d60:	4298      	cmp	r0, r3
 8010d62:	d104      	bne.n	8010d6e <HAL_TIM_OC_ConfigChannel+0x27e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8010d64:	4631      	mov	r1, r6
 8010d66:	f7fe f8e7 	bl	800ef38 <TIM_OC6_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8010d6a:	2000      	movs	r0, #0
      break;
 8010d6c:	e6fa      	b.n	8010b64 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8010d6e:	4819      	ldr	r0, [pc, #100]	; (8010dd4 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8010d70:	f241 011d 	movw	r1, #4125	; 0x101d
 8010d74:	f7f4 f93a 	bl	8004fec <assert_failed>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8010d78:	6828      	ldr	r0, [r5, #0]
 8010d7a:	e7f3      	b.n	8010d64 <HAL_TIM_OC_ConfigChannel+0x274>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 8010d7c:	4815      	ldr	r0, [pc, #84]	; (8010dd4 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8010d7e:	f241 0113 	movw	r1, #4115	; 0x1013
 8010d82:	f7f4 f933 	bl	8004fec <assert_failed>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8010d86:	6828      	ldr	r0, [r5, #0]
 8010d88:	e7df      	b.n	8010d4a <HAL_TIM_OC_ConfigChannel+0x25a>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 8010d8a:	f44f 617e 	mov.w	r1, #4064	; 0xfe0
 8010d8e:	4811      	ldr	r0, [pc, #68]	; (8010dd4 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8010d90:	f7f4 f92c 	bl	8004fec <assert_failed>
 8010d94:	e6c1      	b.n	8010b1a <HAL_TIM_OC_ConfigChannel+0x2a>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8010d96:	480f      	ldr	r0, [pc, #60]	; (8010dd4 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8010d98:	f241 0109 	movw	r1, #4105	; 0x1009
 8010d9c:	f7f4 f926 	bl	8004fec <assert_failed>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8010da0:	6828      	ldr	r0, [r5, #0]
 8010da2:	e7c5      	b.n	8010d30 <HAL_TIM_OC_ConfigChannel+0x240>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8010da4:	480b      	ldr	r0, [pc, #44]	; (8010dd4 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8010da6:	f640 71ff 	movw	r1, #4095	; 0xfff
 8010daa:	f7f4 f91f 	bl	8004fec <assert_failed>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8010dae:	6828      	ldr	r0, [r5, #0]
 8010db0:	e798      	b.n	8010ce4 <HAL_TIM_OC_ConfigChannel+0x1f4>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8010db2:	4808      	ldr	r0, [pc, #32]	; (8010dd4 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8010db4:	f640 71f5 	movw	r1, #4085	; 0xff5
 8010db8:	f7f4 f918 	bl	8004fec <assert_failed>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8010dbc:	6828      	ldr	r0, [r5, #0]
 8010dbe:	e76b      	b.n	8010c98 <HAL_TIM_OC_ConfigChannel+0x1a8>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8010dc0:	4804      	ldr	r0, [pc, #16]	; (8010dd4 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 8010dc2:	f640 71eb 	movw	r1, #4075	; 0xfeb
 8010dc6:	f7f4 f911 	bl	8004fec <assert_failed>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8010dca:	6828      	ldr	r0, [r5, #0]
 8010dcc:	e72f      	b.n	8010c2e <HAL_TIM_OC_ConfigChannel+0x13e>
 8010dce:	bf00      	nop
 8010dd0:	00111111 	.word	0x00111111
 8010dd4:	0802cc94 	.word	0x0802cc94
 8010dd8:	40010000 	.word	0x40010000
 8010ddc:	40000400 	.word	0x40000400
 8010de0:	40002000 	.word	0x40002000
 8010de4:	40001800 	.word	0x40001800
 8010de8:	40010400 	.word	0x40010400

08010dec <HAL_TIM_PWM_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 8010dec:	2a14      	cmp	r2, #20
{
 8010dee:	b570      	push	{r4, r5, r6, lr}
 8010df0:	4616      	mov	r6, r2
 8010df2:	4605      	mov	r5, r0
 8010df4:	460c      	mov	r4, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 8010df6:	d933      	bls.n	8010e60 <HAL_TIM_PWM_ConfigChannel+0x74>
 8010df8:	2a3c      	cmp	r2, #60	; 0x3c
 8010dfa:	d135      	bne.n	8010e68 <HAL_TIM_PWM_ConfigChannel+0x7c>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8010dfc:	6822      	ldr	r2, [r4, #0]
 8010dfe:	4b90      	ldr	r3, [pc, #576]	; (8011040 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8010e00:	4013      	ands	r3, r2
 8010e02:	2b60      	cmp	r3, #96	; 0x60
 8010e04:	d004      	beq.n	8010e10 <HAL_TIM_PWM_ConfigChannel+0x24>
 8010e06:	f022 0210 	bic.w	r2, r2, #16
 8010e0a:	4b8e      	ldr	r3, [pc, #568]	; (8011044 <HAL_TIM_PWM_ConfigChannel+0x258>)
 8010e0c:	429a      	cmp	r2, r3
 8010e0e:	d147      	bne.n	8010ea0 <HAL_TIM_PWM_ConfigChannel+0xb4>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8010e10:	68a3      	ldr	r3, [r4, #8]
 8010e12:	f033 0302 	bics.w	r3, r3, #2
 8010e16:	d13d      	bne.n	8010e94 <HAL_TIM_PWM_ConfigChannel+0xa8>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8010e18:	6923      	ldr	r3, [r4, #16]
 8010e1a:	f033 0304 	bics.w	r3, r3, #4
 8010e1e:	d12e      	bne.n	8010e7e <HAL_TIM_PWM_ConfigChannel+0x92>
  __HAL_LOCK(htim);
 8010e20:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8010e24:	2b01      	cmp	r3, #1
 8010e26:	d033      	beq.n	8010e90 <HAL_TIM_PWM_ConfigChannel+0xa4>
 8010e28:	2301      	movs	r3, #1
 8010e2a:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  switch (Channel)
 8010e2e:	2e14      	cmp	r6, #20
 8010e30:	d820      	bhi.n	8010e74 <HAL_TIM_PWM_ConfigChannel+0x88>
 8010e32:	e8df f016 	tbh	[pc, r6, lsl #1]
 8010e36:	00a7      	.short	0x00a7
 8010e38:	001f001f 	.word	0x001f001f
 8010e3c:	0115001f 	.word	0x0115001f
 8010e40:	001f001f 	.word	0x001f001f
 8010e44:	0157001f 	.word	0x0157001f
 8010e48:	001f001f 	.word	0x001f001f
 8010e4c:	0057001f 	.word	0x0057001f
 8010e50:	001f001f 	.word	0x001f001f
 8010e54:	008c001f 	.word	0x008c001f
 8010e58:	001f001f 	.word	0x001f001f
 8010e5c:	003b001f 	.word	0x003b001f
  assert_param(IS_TIM_CHANNELS(Channel));
 8010e60:	4b79      	ldr	r3, [pc, #484]	; (8011048 <HAL_TIM_PWM_ConfigChannel+0x25c>)
 8010e62:	40d3      	lsrs	r3, r2
 8010e64:	07db      	lsls	r3, r3, #31
 8010e66:	d4c9      	bmi.n	8010dfc <HAL_TIM_PWM_ConfigChannel+0x10>
 8010e68:	f241 01a7 	movw	r1, #4263	; 0x10a7
 8010e6c:	4877      	ldr	r0, [pc, #476]	; (801104c <HAL_TIM_PWM_ConfigChannel+0x260>)
 8010e6e:	f7f4 f8bd 	bl	8004fec <assert_failed>
 8010e72:	e7c3      	b.n	8010dfc <HAL_TIM_PWM_ConfigChannel+0x10>
  switch (Channel)
 8010e74:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8010e76:	2300      	movs	r3, #0
 8010e78:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8010e7c:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8010e7e:	f241 01aa 	movw	r1, #4266	; 0x10aa
 8010e82:	4872      	ldr	r0, [pc, #456]	; (801104c <HAL_TIM_PWM_ConfigChannel+0x260>)
 8010e84:	f7f4 f8b2 	bl	8004fec <assert_failed>
  __HAL_LOCK(htim);
 8010e88:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8010e8c:	2b01      	cmp	r3, #1
 8010e8e:	d1cb      	bne.n	8010e28 <HAL_TIM_PWM_ConfigChannel+0x3c>
 8010e90:	2002      	movs	r0, #2
}
 8010e92:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8010e94:	f241 01a9 	movw	r1, #4265	; 0x10a9
 8010e98:	486c      	ldr	r0, [pc, #432]	; (801104c <HAL_TIM_PWM_ConfigChannel+0x260>)
 8010e9a:	f7f4 f8a7 	bl	8004fec <assert_failed>
 8010e9e:	e7bb      	b.n	8010e18 <HAL_TIM_PWM_ConfigChannel+0x2c>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8010ea0:	f241 01a8 	movw	r1, #4264	; 0x10a8
 8010ea4:	4869      	ldr	r0, [pc, #420]	; (801104c <HAL_TIM_PWM_ConfigChannel+0x260>)
 8010ea6:	f7f4 f8a1 	bl	8004fec <assert_failed>
 8010eaa:	e7b1      	b.n	8010e10 <HAL_TIM_PWM_ConfigChannel+0x24>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8010eac:	6828      	ldr	r0, [r5, #0]
 8010eae:	4b68      	ldr	r3, [pc, #416]	; (8011050 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8010eb0:	4298      	cmp	r0, r3
 8010eb2:	d004      	beq.n	8010ebe <HAL_TIM_PWM_ConfigChannel+0xd2>
 8010eb4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8010eb8:	4298      	cmp	r0, r3
 8010eba:	f040 814d 	bne.w	8011158 <HAL_TIM_PWM_ConfigChannel+0x36c>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8010ebe:	4621      	mov	r1, r4
 8010ec0:	f7fe f83a 	bl	800ef38 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8010ec4:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8010ec6:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8010ec8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8010eca:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8010ece:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8010ed0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8010ed2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8010ed6:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8010ed8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010eda:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  HAL_StatusTypeDef status = HAL_OK;
 8010ede:	2000      	movs	r0, #0
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8010ee0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8010ee2:	e7c8      	b.n	8010e76 <HAL_TIM_PWM_ConfigChannel+0x8a>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8010ee4:	6828      	ldr	r0, [r5, #0]
 8010ee6:	4b5a      	ldr	r3, [pc, #360]	; (8011050 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8010ee8:	4a5a      	ldr	r2, [pc, #360]	; (8011054 <HAL_TIM_PWM_ConfigChannel+0x268>)
 8010eea:	4298      	cmp	r0, r3
 8010eec:	bf18      	it	ne
 8010eee:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8010ef2:	bf14      	ite	ne
 8010ef4:	2301      	movne	r3, #1
 8010ef6:	2300      	moveq	r3, #0
 8010ef8:	4290      	cmp	r0, r2
 8010efa:	bf0c      	ite	eq
 8010efc:	2300      	moveq	r3, #0
 8010efe:	f003 0301 	andne.w	r3, r3, #1
 8010f02:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010f06:	4290      	cmp	r0, r2
 8010f08:	bf0c      	ite	eq
 8010f0a:	2300      	moveq	r3, #0
 8010f0c:	f003 0301 	andne.w	r3, r3, #1
 8010f10:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010f14:	4290      	cmp	r0, r2
 8010f16:	bf0c      	ite	eq
 8010f18:	2300      	moveq	r3, #0
 8010f1a:	f003 0301 	andne.w	r3, r3, #1
 8010f1e:	b11b      	cbz	r3, 8010f28 <HAL_TIM_PWM_ConfigChannel+0x13c>
 8010f20:	4b4d      	ldr	r3, [pc, #308]	; (8011058 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8010f22:	4298      	cmp	r0, r3
 8010f24:	f040 811f 	bne.w	8011166 <HAL_TIM_PWM_ConfigChannel+0x37a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8010f28:	4621      	mov	r1, r4
 8010f2a:	f7fe f8f3 	bl	800f114 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8010f2e:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8010f30:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8010f32:	69d9      	ldr	r1, [r3, #28]
 8010f34:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8010f38:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8010f3a:	69d9      	ldr	r1, [r3, #28]
 8010f3c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8010f40:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8010f42:	69da      	ldr	r2, [r3, #28]
 8010f44:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  HAL_StatusTypeDef status = HAL_OK;
 8010f48:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8010f4a:	61da      	str	r2, [r3, #28]
      break;
 8010f4c:	e793      	b.n	8010e76 <HAL_TIM_PWM_ConfigChannel+0x8a>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 8010f4e:	6828      	ldr	r0, [r5, #0]
 8010f50:	4b3f      	ldr	r3, [pc, #252]	; (8011050 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8010f52:	4298      	cmp	r0, r3
 8010f54:	d004      	beq.n	8010f60 <HAL_TIM_PWM_ConfigChannel+0x174>
 8010f56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8010f5a:	4298      	cmp	r0, r3
 8010f5c:	f040 80f5 	bne.w	801114a <HAL_TIM_PWM_ConfigChannel+0x35e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8010f60:	4621      	mov	r1, r4
 8010f62:	f7fd ffbf 	bl	800eee4 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8010f66:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8010f68:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8010f6a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8010f6c:	f041 0108 	orr.w	r1, r1, #8
 8010f70:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8010f72:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8010f74:	f021 0104 	bic.w	r1, r1, #4
 8010f78:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8010f7a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010f7c:	4302      	orrs	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
 8010f7e:	2000      	movs	r0, #0
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8010f80:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8010f82:	e778      	b.n	8010e76 <HAL_TIM_PWM_ConfigChannel+0x8a>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8010f84:	6828      	ldr	r0, [r5, #0]
 8010f86:	4b32      	ldr	r3, [pc, #200]	; (8011050 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8010f88:	4a32      	ldr	r2, [pc, #200]	; (8011054 <HAL_TIM_PWM_ConfigChannel+0x268>)
 8010f8a:	4298      	cmp	r0, r3
 8010f8c:	bf18      	it	ne
 8010f8e:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8010f92:	bf14      	ite	ne
 8010f94:	2301      	movne	r3, #1
 8010f96:	2300      	moveq	r3, #0
 8010f98:	4290      	cmp	r0, r2
 8010f9a:	bf0c      	ite	eq
 8010f9c:	2300      	moveq	r3, #0
 8010f9e:	f003 0301 	andne.w	r3, r3, #1
 8010fa2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010fa6:	4290      	cmp	r0, r2
 8010fa8:	bf0c      	ite	eq
 8010faa:	2300      	moveq	r3, #0
 8010fac:	f003 0301 	andne.w	r3, r3, #1
 8010fb0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010fb4:	4290      	cmp	r0, r2
 8010fb6:	bf0c      	ite	eq
 8010fb8:	2300      	moveq	r3, #0
 8010fba:	f003 0301 	andne.w	r3, r3, #1
 8010fbe:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8010fc2:	4290      	cmp	r0, r2
 8010fc4:	bf0c      	ite	eq
 8010fc6:	2300      	moveq	r3, #0
 8010fc8:	f003 0301 	andne.w	r3, r3, #1
 8010fcc:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8010fd0:	4290      	cmp	r0, r2
 8010fd2:	bf0c      	ite	eq
 8010fd4:	2300      	moveq	r3, #0
 8010fd6:	f003 0301 	andne.w	r3, r3, #1
 8010fda:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010fde:	4290      	cmp	r0, r2
 8010fe0:	bf0c      	ite	eq
 8010fe2:	2300      	moveq	r3, #0
 8010fe4:	f003 0301 	andne.w	r3, r3, #1
 8010fe8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010fec:	4290      	cmp	r0, r2
 8010fee:	bf0c      	ite	eq
 8010ff0:	2300      	moveq	r3, #0
 8010ff2:	f003 0301 	andne.w	r3, r3, #1
 8010ff6:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8010ffa:	4290      	cmp	r0, r2
 8010ffc:	bf0c      	ite	eq
 8010ffe:	2300      	moveq	r3, #0
 8011000:	f003 0301 	andne.w	r3, r3, #1
 8011004:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011008:	4290      	cmp	r0, r2
 801100a:	bf0c      	ite	eq
 801100c:	2300      	moveq	r3, #0
 801100e:	f003 0301 	andne.w	r3, r3, #1
 8011012:	b11b      	cbz	r3, 801101c <HAL_TIM_PWM_ConfigChannel+0x230>
 8011014:	4b11      	ldr	r3, [pc, #68]	; (801105c <HAL_TIM_PWM_ConfigChannel+0x270>)
 8011016:	4298      	cmp	r0, r3
 8011018:	f040 80ba 	bne.w	8011190 <HAL_TIM_PWM_ConfigChannel+0x3a4>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 801101c:	4621      	mov	r1, r4
 801101e:	f7fd ffb5 	bl	800ef8c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8011022:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8011024:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8011026:	6999      	ldr	r1, [r3, #24]
 8011028:	f041 0108 	orr.w	r1, r1, #8
 801102c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 801102e:	6999      	ldr	r1, [r3, #24]
 8011030:	f021 0104 	bic.w	r1, r1, #4
 8011034:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8011036:	699a      	ldr	r2, [r3, #24]
 8011038:	4302      	orrs	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
 801103a:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 801103c:	619a      	str	r2, [r3, #24]
      break;
 801103e:	e71a      	b.n	8010e76 <HAL_TIM_PWM_ConfigChannel+0x8a>
 8011040:	fffeffef 	.word	0xfffeffef
 8011044:	00010040 	.word	0x00010040
 8011048:	00111111 	.word	0x00111111
 801104c:	0802cc94 	.word	0x0802cc94
 8011050:	40010000 	.word	0x40010000
 8011054:	40000400 	.word	0x40000400
 8011058:	40010400 	.word	0x40010400
 801105c:	40002000 	.word	0x40002000
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8011060:	6828      	ldr	r0, [r5, #0]
 8011062:	4b4f      	ldr	r3, [pc, #316]	; (80111a0 <HAL_TIM_PWM_ConfigChannel+0x3b4>)
 8011064:	4a4f      	ldr	r2, [pc, #316]	; (80111a4 <HAL_TIM_PWM_ConfigChannel+0x3b8>)
 8011066:	4298      	cmp	r0, r3
 8011068:	bf18      	it	ne
 801106a:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 801106e:	bf14      	ite	ne
 8011070:	2301      	movne	r3, #1
 8011072:	2300      	moveq	r3, #0
 8011074:	4290      	cmp	r0, r2
 8011076:	bf0c      	ite	eq
 8011078:	2300      	moveq	r3, #0
 801107a:	f003 0301 	andne.w	r3, r3, #1
 801107e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011082:	4290      	cmp	r0, r2
 8011084:	bf0c      	ite	eq
 8011086:	2300      	moveq	r3, #0
 8011088:	f003 0301 	andne.w	r3, r3, #1
 801108c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011090:	4290      	cmp	r0, r2
 8011092:	bf0c      	ite	eq
 8011094:	2300      	moveq	r3, #0
 8011096:	f003 0301 	andne.w	r3, r3, #1
 801109a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 801109e:	4290      	cmp	r0, r2
 80110a0:	bf0c      	ite	eq
 80110a2:	2300      	moveq	r3, #0
 80110a4:	f003 0301 	andne.w	r3, r3, #1
 80110a8:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 80110ac:	4290      	cmp	r0, r2
 80110ae:	bf0c      	ite	eq
 80110b0:	2300      	moveq	r3, #0
 80110b2:	f003 0301 	andne.w	r3, r3, #1
 80110b6:	b113      	cbz	r3, 80110be <HAL_TIM_PWM_ConfigChannel+0x2d2>
 80110b8:	4b3b      	ldr	r3, [pc, #236]	; (80111a8 <HAL_TIM_PWM_ConfigChannel+0x3bc>)
 80110ba:	4298      	cmp	r0, r3
 80110bc:	d161      	bne.n	8011182 <HAL_TIM_PWM_ConfigChannel+0x396>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80110be:	4621      	mov	r1, r4
 80110c0:	f7ff fcb2 	bl	8010a28 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80110c4:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80110c6:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80110c8:	6999      	ldr	r1, [r3, #24]
 80110ca:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80110ce:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80110d0:	6999      	ldr	r1, [r3, #24]
 80110d2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80110d6:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80110d8:	699a      	ldr	r2, [r3, #24]
 80110da:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  HAL_StatusTypeDef status = HAL_OK;
 80110de:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80110e0:	619a      	str	r2, [r3, #24]
      break;
 80110e2:	e6c8      	b.n	8010e76 <HAL_TIM_PWM_ConfigChannel+0x8a>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 80110e4:	6828      	ldr	r0, [r5, #0]
 80110e6:	4b2e      	ldr	r3, [pc, #184]	; (80111a0 <HAL_TIM_PWM_ConfigChannel+0x3b4>)
 80110e8:	4a2e      	ldr	r2, [pc, #184]	; (80111a4 <HAL_TIM_PWM_ConfigChannel+0x3b8>)
 80110ea:	4298      	cmp	r0, r3
 80110ec:	bf18      	it	ne
 80110ee:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 80110f2:	bf14      	ite	ne
 80110f4:	2301      	movne	r3, #1
 80110f6:	2300      	moveq	r3, #0
 80110f8:	4290      	cmp	r0, r2
 80110fa:	bf0c      	ite	eq
 80110fc:	2300      	moveq	r3, #0
 80110fe:	f003 0301 	andne.w	r3, r3, #1
 8011102:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011106:	4290      	cmp	r0, r2
 8011108:	bf0c      	ite	eq
 801110a:	2300      	moveq	r3, #0
 801110c:	f003 0301 	andne.w	r3, r3, #1
 8011110:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011114:	4290      	cmp	r0, r2
 8011116:	bf0c      	ite	eq
 8011118:	2300      	moveq	r3, #0
 801111a:	f003 0301 	andne.w	r3, r3, #1
 801111e:	b113      	cbz	r3, 8011126 <HAL_TIM_PWM_ConfigChannel+0x33a>
 8011120:	4b22      	ldr	r3, [pc, #136]	; (80111ac <HAL_TIM_PWM_ConfigChannel+0x3c0>)
 8011122:	4298      	cmp	r0, r3
 8011124:	d126      	bne.n	8011174 <HAL_TIM_PWM_ConfigChannel+0x388>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8011126:	4621      	mov	r1, r4
 8011128:	f7fd ff90 	bl	800f04c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 801112c:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801112e:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8011130:	69d9      	ldr	r1, [r3, #28]
 8011132:	f041 0108 	orr.w	r1, r1, #8
 8011136:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8011138:	69d9      	ldr	r1, [r3, #28]
 801113a:	f021 0104 	bic.w	r1, r1, #4
 801113e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8011140:	69da      	ldr	r2, [r3, #28]
 8011142:	4302      	orrs	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
 8011144:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8011146:	61da      	str	r2, [r3, #28]
      break;
 8011148:	e695      	b.n	8010e76 <HAL_TIM_PWM_ConfigChannel+0x8a>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 801114a:	4819      	ldr	r0, [pc, #100]	; (80111b0 <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 801114c:	f241 01f8 	movw	r1, #4344	; 0x10f8
 8011150:	f7f3 ff4c 	bl	8004fec <assert_failed>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8011154:	6828      	ldr	r0, [r5, #0]
 8011156:	e703      	b.n	8010f60 <HAL_TIM_PWM_ConfigChannel+0x174>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8011158:	4815      	ldr	r0, [pc, #84]	; (80111b0 <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 801115a:	f241 1109 	movw	r1, #4361	; 0x1109
 801115e:	f7f3 ff45 	bl	8004fec <assert_failed>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8011162:	6828      	ldr	r0, [r5, #0]
 8011164:	e6ab      	b.n	8010ebe <HAL_TIM_PWM_ConfigChannel+0xd2>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8011166:	4812      	ldr	r0, [pc, #72]	; (80111b0 <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 8011168:	f241 01e7 	movw	r1, #4327	; 0x10e7
 801116c:	f7f3 ff3e 	bl	8004fec <assert_failed>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8011170:	6828      	ldr	r0, [r5, #0]
 8011172:	e6d9      	b.n	8010f28 <HAL_TIM_PWM_ConfigChannel+0x13c>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8011174:	480e      	ldr	r0, [pc, #56]	; (80111b0 <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 8011176:	f241 01d6 	movw	r1, #4310	; 0x10d6
 801117a:	f7f3 ff37 	bl	8004fec <assert_failed>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801117e:	6828      	ldr	r0, [r5, #0]
 8011180:	e7d1      	b.n	8011126 <HAL_TIM_PWM_ConfigChannel+0x33a>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8011182:	480b      	ldr	r0, [pc, #44]	; (80111b0 <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 8011184:	f241 01c5 	movw	r1, #4293	; 0x10c5
 8011188:	f7f3 ff30 	bl	8004fec <assert_failed>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 801118c:	6828      	ldr	r0, [r5, #0]
 801118e:	e796      	b.n	80110be <HAL_TIM_PWM_ConfigChannel+0x2d2>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8011190:	4807      	ldr	r0, [pc, #28]	; (80111b0 <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 8011192:	f241 01b4 	movw	r1, #4276	; 0x10b4
 8011196:	f7f3 ff29 	bl	8004fec <assert_failed>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 801119a:	6828      	ldr	r0, [r5, #0]
 801119c:	e73e      	b.n	801101c <HAL_TIM_PWM_ConfigChannel+0x230>
 801119e:	bf00      	nop
 80111a0:	40010000 	.word	0x40010000
 80111a4:	40000400 	.word	0x40000400
 80111a8:	40001800 	.word	0x40001800
 80111ac:	40010400 	.word	0x40010400
 80111b0:	0802cc94 	.word	0x0802cc94

080111b4 <TIM_TI1_SetConfig>:
{
 80111b4:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80111b6:	6a04      	ldr	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80111b8:	4e1b      	ldr	r6, [pc, #108]	; (8011228 <TIM_TI1_SetConfig+0x74>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80111ba:	f024 0401 	bic.w	r4, r4, #1
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80111be:	42b0      	cmp	r0, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80111c0:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80111c2:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80111c4:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80111c6:	d01d      	beq.n	8011204 <TIM_TI1_SetConfig+0x50>
 80111c8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80111cc:	d01a      	beq.n	8011204 <TIM_TI1_SetConfig+0x50>
 80111ce:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 80111d2:	42b0      	cmp	r0, r6
 80111d4:	d016      	beq.n	8011204 <TIM_TI1_SetConfig+0x50>
 80111d6:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80111da:	42b0      	cmp	r0, r6
 80111dc:	d012      	beq.n	8011204 <TIM_TI1_SetConfig+0x50>
 80111de:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80111e2:	42b0      	cmp	r0, r6
 80111e4:	d00e      	beq.n	8011204 <TIM_TI1_SetConfig+0x50>
 80111e6:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 80111ea:	42b0      	cmp	r0, r6
 80111ec:	d00a      	beq.n	8011204 <TIM_TI1_SetConfig+0x50>
 80111ee:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 80111f2:	42b0      	cmp	r0, r6
 80111f4:	d006      	beq.n	8011204 <TIM_TI1_SetConfig+0x50>
 80111f6:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 80111fa:	42b0      	cmp	r0, r6
 80111fc:	d002      	beq.n	8011204 <TIM_TI1_SetConfig+0x50>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80111fe:	f044 0201 	orr.w	r2, r4, #1
 8011202:	e002      	b.n	801120a <TIM_TI1_SetConfig+0x56>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8011204:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8011208:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 801120a:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801120c:	f025 040a 	bic.w	r4, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8011210:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8011214:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8011218:	b2db      	uxtb	r3, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 801121a:	4321      	orrs	r1, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 801121c:	4313      	orrs	r3, r2
}
 801121e:	bc70      	pop	{r4, r5, r6}
  TIMx->CCMR1 = tmpccmr1;
 8011220:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8011222:	6201      	str	r1, [r0, #32]
}
 8011224:	4770      	bx	lr
 8011226:	bf00      	nop
 8011228:	40010000 	.word	0x40010000

0801122c <HAL_TIM_IC_ConfigChannel>:
{
 801122c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 801122e:	4ba8      	ldr	r3, [pc, #672]	; (80114d0 <HAL_TIM_IC_ConfigChannel+0x2a4>)
{
 8011230:	460c      	mov	r4, r1
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8011232:	6801      	ldr	r1, [r0, #0]
{
 8011234:	4616      	mov	r6, r2
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8011236:	4fa7      	ldr	r7, [pc, #668]	; (80114d4 <HAL_TIM_IC_ConfigChannel+0x2a8>)
{
 8011238:	4605      	mov	r5, r0
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 801123a:	4299      	cmp	r1, r3
 801123c:	bf18      	it	ne
 801123e:	f1b1 4f80 	cmpne.w	r1, #1073741824	; 0x40000000
 8011242:	4aa5      	ldr	r2, [pc, #660]	; (80114d8 <HAL_TIM_IC_ConfigChannel+0x2ac>)
 8011244:	bf14      	ite	ne
 8011246:	2301      	movne	r3, #1
 8011248:	2300      	moveq	r3, #0
 801124a:	42b9      	cmp	r1, r7
 801124c:	bf0c      	ite	eq
 801124e:	2300      	moveq	r3, #0
 8011250:	f003 0301 	andne.w	r3, r3, #1
 8011254:	4291      	cmp	r1, r2
 8011256:	bf0c      	ite	eq
 8011258:	2300      	moveq	r3, #0
 801125a:	f003 0301 	andne.w	r3, r3, #1
 801125e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011262:	4291      	cmp	r1, r2
 8011264:	bf0c      	ite	eq
 8011266:	2300      	moveq	r3, #0
 8011268:	f003 0301 	andne.w	r3, r3, #1
 801126c:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8011270:	4291      	cmp	r1, r2
 8011272:	bf0c      	ite	eq
 8011274:	2300      	moveq	r3, #0
 8011276:	f003 0301 	andne.w	r3, r3, #1
 801127a:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 801127e:	4291      	cmp	r1, r2
 8011280:	bf0c      	ite	eq
 8011282:	2300      	moveq	r3, #0
 8011284:	f003 0301 	andne.w	r3, r3, #1
 8011288:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801128c:	4291      	cmp	r1, r2
 801128e:	bf0c      	ite	eq
 8011290:	2300      	moveq	r3, #0
 8011292:	f003 0301 	andne.w	r3, r3, #1
 8011296:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801129a:	4291      	cmp	r1, r2
 801129c:	bf0c      	ite	eq
 801129e:	2300      	moveq	r3, #0
 80112a0:	f003 0301 	andne.w	r3, r3, #1
 80112a4:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80112a8:	4291      	cmp	r1, r2
 80112aa:	bf0c      	ite	eq
 80112ac:	2300      	moveq	r3, #0
 80112ae:	f003 0301 	andne.w	r3, r3, #1
 80112b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80112b6:	4291      	cmp	r1, r2
 80112b8:	bf0c      	ite	eq
 80112ba:	2300      	moveq	r3, #0
 80112bc:	f003 0301 	andne.w	r3, r3, #1
 80112c0:	b11b      	cbz	r3, 80112ca <HAL_TIM_IC_ConfigChannel+0x9e>
 80112c2:	4b86      	ldr	r3, [pc, #536]	; (80114dc <HAL_TIM_IC_ConfigChannel+0x2b0>)
 80112c4:	4299      	cmp	r1, r3
 80112c6:	f040 8158 	bne.w	801157a <HAL_TIM_IC_ConfigChannel+0x34e>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 80112ca:	6823      	ldr	r3, [r4, #0]
 80112cc:	f033 0202 	bics.w	r2, r3, #2
 80112d0:	d001      	beq.n	80112d6 <HAL_TIM_IC_ConfigChannel+0xaa>
 80112d2:	2b0a      	cmp	r3, #10
 80112d4:	d11e      	bne.n	8011314 <HAL_TIM_IC_ConfigChannel+0xe8>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 80112d6:	6863      	ldr	r3, [r4, #4]
 80112d8:	3b01      	subs	r3, #1
 80112da:	2b02      	cmp	r3, #2
 80112dc:	d823      	bhi.n	8011326 <HAL_TIM_IC_ConfigChannel+0xfa>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 80112de:	68a3      	ldr	r3, [r4, #8]
 80112e0:	f033 030c 	bics.w	r3, r3, #12
 80112e4:	d128      	bne.n	8011338 <HAL_TIM_IC_ConfigChannel+0x10c>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 80112e6:	68e3      	ldr	r3, [r4, #12]
 80112e8:	2b0f      	cmp	r3, #15
 80112ea:	d82d      	bhi.n	8011348 <HAL_TIM_IC_ConfigChannel+0x11c>
  __HAL_LOCK(htim);
 80112ec:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 80112f0:	2b01      	cmp	r3, #1
 80112f2:	d032      	beq.n	801135a <HAL_TIM_IC_ConfigChannel+0x12e>
 80112f4:	2001      	movs	r0, #1
 80112f6:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 80112fa:	b386      	cbz	r6, 801135e <HAL_TIM_IC_ConfigChannel+0x132>
  else if (Channel == TIM_CHANNEL_2)
 80112fc:	2e04      	cmp	r6, #4
 80112fe:	d042      	beq.n	8011386 <HAL_TIM_IC_ConfigChannel+0x15a>
  else if (Channel == TIM_CHANNEL_3)
 8011300:	2e08      	cmp	r6, #8
 8011302:	f000 80f3 	beq.w	80114ec <HAL_TIM_IC_ConfigChannel+0x2c0>
  else if (Channel == TIM_CHANNEL_4)
 8011306:	2e0c      	cmp	r6, #12
 8011308:	f000 8095 	beq.w	8011436 <HAL_TIM_IC_ConfigChannel+0x20a>
  __HAL_UNLOCK(htim);
 801130c:	2300      	movs	r3, #0
 801130e:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8011312:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 8011314:	f241 0141 	movw	r1, #4161	; 0x1041
 8011318:	4871      	ldr	r0, [pc, #452]	; (80114e0 <HAL_TIM_IC_ConfigChannel+0x2b4>)
 801131a:	f7f3 fe67 	bl	8004fec <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 801131e:	6863      	ldr	r3, [r4, #4]
 8011320:	3b01      	subs	r3, #1
 8011322:	2b02      	cmp	r3, #2
 8011324:	d9db      	bls.n	80112de <HAL_TIM_IC_ConfigChannel+0xb2>
 8011326:	f241 0142 	movw	r1, #4162	; 0x1042
 801132a:	486d      	ldr	r0, [pc, #436]	; (80114e0 <HAL_TIM_IC_ConfigChannel+0x2b4>)
 801132c:	f7f3 fe5e 	bl	8004fec <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 8011330:	68a3      	ldr	r3, [r4, #8]
 8011332:	f033 030c 	bics.w	r3, r3, #12
 8011336:	d0d6      	beq.n	80112e6 <HAL_TIM_IC_ConfigChannel+0xba>
 8011338:	f241 0143 	movw	r1, #4163	; 0x1043
 801133c:	4868      	ldr	r0, [pc, #416]	; (80114e0 <HAL_TIM_IC_ConfigChannel+0x2b4>)
 801133e:	f7f3 fe55 	bl	8004fec <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 8011342:	68e3      	ldr	r3, [r4, #12]
 8011344:	2b0f      	cmp	r3, #15
 8011346:	d9d1      	bls.n	80112ec <HAL_TIM_IC_ConfigChannel+0xc0>
 8011348:	f241 0144 	movw	r1, #4164	; 0x1044
 801134c:	4864      	ldr	r0, [pc, #400]	; (80114e0 <HAL_TIM_IC_ConfigChannel+0x2b4>)
 801134e:	f7f3 fe4d 	bl	8004fec <assert_failed>
  __HAL_LOCK(htim);
 8011352:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8011356:	2b01      	cmp	r3, #1
 8011358:	d1cc      	bne.n	80112f4 <HAL_TIM_IC_ConfigChannel+0xc8>
 801135a:	2002      	movs	r0, #2
}
 801135c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIM_TI1_SetConfig(htim->Instance,
 801135e:	e9d4 1200 	ldrd	r1, r2, [r4]
 8011362:	68e3      	ldr	r3, [r4, #12]
 8011364:	6828      	ldr	r0, [r5, #0]
 8011366:	f7ff ff25 	bl	80111b4 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 801136a:	682b      	ldr	r3, [r5, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 801136c:	68a4      	ldr	r4, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 801136e:	4630      	mov	r0, r6
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8011370:	6999      	ldr	r1, [r3, #24]
 8011372:	f021 010c 	bic.w	r1, r1, #12
 8011376:	6199      	str	r1, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8011378:	699a      	ldr	r2, [r3, #24]
 801137a:	4322      	orrs	r2, r4
 801137c:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 801137e:	2300      	movs	r3, #0
 8011380:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return status;
 8011384:	e7c5      	b.n	8011312 <HAL_TIM_IC_ConfigChannel+0xe6>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8011386:	682a      	ldr	r2, [r5, #0]
 8011388:	4b51      	ldr	r3, [pc, #324]	; (80114d0 <HAL_TIM_IC_ConfigChannel+0x2a4>)
 801138a:	4952      	ldr	r1, [pc, #328]	; (80114d4 <HAL_TIM_IC_ConfigChannel+0x2a8>)
 801138c:	429a      	cmp	r2, r3
 801138e:	bf18      	it	ne
 8011390:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8011394:	bf14      	ite	ne
 8011396:	2301      	movne	r3, #1
 8011398:	2300      	moveq	r3, #0
 801139a:	428a      	cmp	r2, r1
 801139c:	bf0c      	ite	eq
 801139e:	2300      	moveq	r3, #0
 80113a0:	f003 0301 	andne.w	r3, r3, #1
 80113a4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80113a8:	428a      	cmp	r2, r1
 80113aa:	bf0c      	ite	eq
 80113ac:	2300      	moveq	r3, #0
 80113ae:	f003 0301 	andne.w	r3, r3, #1
 80113b2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80113b6:	428a      	cmp	r2, r1
 80113b8:	bf0c      	ite	eq
 80113ba:	2300      	moveq	r3, #0
 80113bc:	f003 0301 	andne.w	r3, r3, #1
 80113c0:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 80113c4:	428a      	cmp	r2, r1
 80113c6:	bf0c      	ite	eq
 80113c8:	2300      	moveq	r3, #0
 80113ca:	f003 0301 	andne.w	r3, r3, #1
 80113ce:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 80113d2:	428a      	cmp	r2, r1
 80113d4:	bf0c      	ite	eq
 80113d6:	2300      	moveq	r3, #0
 80113d8:	f003 0301 	andne.w	r3, r3, #1
 80113dc:	b11b      	cbz	r3, 80113e6 <HAL_TIM_IC_ConfigChannel+0x1ba>
 80113de:	4b41      	ldr	r3, [pc, #260]	; (80114e4 <HAL_TIM_IC_ConfigChannel+0x2b8>)
 80113e0:	429a      	cmp	r2, r3
 80113e2:	f040 80d7 	bne.w	8011594 <HAL_TIM_IC_ConfigChannel+0x368>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80113e6:	6a16      	ldr	r6, [r2, #32]
    TIM_TI2_SetConfig(htim->Instance,
 80113e8:	68e3      	ldr	r3, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80113ea:	f026 0610 	bic.w	r6, r6, #16
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80113ee:	031b      	lsls	r3, r3, #12
    TIM_TI2_SetConfig(htim->Instance,
 80113f0:	e9d4 0700 	ldrd	r0, r7, [r4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80113f4:	6216      	str	r6, [r2, #32]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80113f6:	b29b      	uxth	r3, r3
  tmpccmr1 = TIMx->CCMR1;
 80113f8:	6991      	ldr	r1, [r2, #24]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80113fa:	0100      	lsls	r0, r0, #4
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80113fc:	68a4      	ldr	r4, [r4, #8]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80113fe:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8011402:	f000 00a0 	and.w	r0, r0, #160	; 0xa0
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8011406:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801140a:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 801140e:	430b      	orrs	r3, r1
  tmpccer = TIMx->CCER;
 8011410:	6a11      	ldr	r1, [r2, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8011412:	6193      	str	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8011414:	f021 03a0 	bic.w	r3, r1, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8011418:	4303      	orrs	r3, r0
  HAL_StatusTypeDef status = HAL_OK;
 801141a:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer;
 801141c:	6213      	str	r3, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 801141e:	6991      	ldr	r1, [r2, #24]
 8011420:	f421 6140 	bic.w	r1, r1, #3072	; 0xc00
 8011424:	6191      	str	r1, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8011426:	6993      	ldr	r3, [r2, #24]
 8011428:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 801142c:	6193      	str	r3, [r2, #24]
  __HAL_UNLOCK(htim);
 801142e:	2300      	movs	r3, #0
 8011430:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return status;
 8011434:	e76d      	b.n	8011312 <HAL_TIM_IC_ConfigChannel+0xe6>
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8011436:	682b      	ldr	r3, [r5, #0]
 8011438:	4a25      	ldr	r2, [pc, #148]	; (80114d0 <HAL_TIM_IC_ConfigChannel+0x2a4>)
 801143a:	4926      	ldr	r1, [pc, #152]	; (80114d4 <HAL_TIM_IC_ConfigChannel+0x2a8>)
 801143c:	4293      	cmp	r3, r2
 801143e:	bf18      	it	ne
 8011440:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 8011444:	bf14      	ite	ne
 8011446:	2201      	movne	r2, #1
 8011448:	2200      	moveq	r2, #0
 801144a:	428b      	cmp	r3, r1
 801144c:	bf0c      	ite	eq
 801144e:	2200      	moveq	r2, #0
 8011450:	f002 0201 	andne.w	r2, r2, #1
 8011454:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8011458:	428b      	cmp	r3, r1
 801145a:	bf0c      	ite	eq
 801145c:	2200      	moveq	r2, #0
 801145e:	f002 0201 	andne.w	r2, r2, #1
 8011462:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8011466:	428b      	cmp	r3, r1
 8011468:	bf0c      	ite	eq
 801146a:	2200      	moveq	r2, #0
 801146c:	f002 0201 	andne.w	r2, r2, #1
 8011470:	b142      	cbz	r2, 8011484 <HAL_TIM_IC_ConfigChannel+0x258>
 8011472:	4a1d      	ldr	r2, [pc, #116]	; (80114e8 <HAL_TIM_IC_ConfigChannel+0x2bc>)
 8011474:	4293      	cmp	r3, r2
 8011476:	d005      	beq.n	8011484 <HAL_TIM_IC_ConfigChannel+0x258>
 8011478:	f241 017a 	movw	r1, #4218	; 0x107a
 801147c:	4818      	ldr	r0, [pc, #96]	; (80114e0 <HAL_TIM_IC_ConfigChannel+0x2b4>)
 801147e:	f7f3 fdb5 	bl	8004fec <assert_failed>
    TIM_TI4_SetConfig(htim->Instance,
 8011482:	682b      	ldr	r3, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8011484:	6a1e      	ldr	r6, [r3, #32]
    TIM_TI4_SetConfig(htim->Instance,
 8011486:	68e2      	ldr	r2, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8011488:	f426 5680 	bic.w	r6, r6, #4096	; 0x1000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 801148c:	0312      	lsls	r2, r2, #12
    TIM_TI4_SetConfig(htim->Instance,
 801148e:	e9d4 0700 	ldrd	r0, r7, [r4]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8011492:	621e      	str	r6, [r3, #32]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8011494:	b292      	uxth	r2, r2
  tmpccmr2 = TIMx->CCMR2;
 8011496:	69d9      	ldr	r1, [r3, #28]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8011498:	0300      	lsls	r0, r0, #12
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 801149a:	68a4      	ldr	r4, [r4, #8]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 801149c:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80114a0:	f400 4020 	and.w	r0, r0, #40960	; 0xa000
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80114a4:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80114a8:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80114ac:	430a      	orrs	r2, r1
  tmpccer = TIMx->CCER;
 80114ae:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCMR2 = tmpccmr2;
 80114b0:	61da      	str	r2, [r3, #28]
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80114b2:	f421 4220 	bic.w	r2, r1, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80114b6:	4302      	orrs	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
 80114b8:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer ;
 80114ba:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80114bc:	69d9      	ldr	r1, [r3, #28]
 80114be:	f421 6140 	bic.w	r1, r1, #3072	; 0xc00
 80114c2:	61d9      	str	r1, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80114c4:	69da      	ldr	r2, [r3, #28]
 80114c6:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 80114ca:	61da      	str	r2, [r3, #28]
 80114cc:	e71e      	b.n	801130c <HAL_TIM_IC_ConfigChannel+0xe0>
 80114ce:	bf00      	nop
 80114d0:	40010000 	.word	0x40010000
 80114d4:	40000400 	.word	0x40000400
 80114d8:	40000800 	.word	0x40000800
 80114dc:	40002000 	.word	0x40002000
 80114e0:	0802cc94 	.word	0x0802cc94
 80114e4:	40001800 	.word	0x40001800
 80114e8:	40010400 	.word	0x40010400
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 80114ec:	682b      	ldr	r3, [r5, #0]
 80114ee:	4a2d      	ldr	r2, [pc, #180]	; (80115a4 <HAL_TIM_IC_ConfigChannel+0x378>)
 80114f0:	492d      	ldr	r1, [pc, #180]	; (80115a8 <HAL_TIM_IC_ConfigChannel+0x37c>)
 80114f2:	4293      	cmp	r3, r2
 80114f4:	bf18      	it	ne
 80114f6:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 80114fa:	bf14      	ite	ne
 80114fc:	2201      	movne	r2, #1
 80114fe:	2200      	moveq	r2, #0
 8011500:	428b      	cmp	r3, r1
 8011502:	bf0c      	ite	eq
 8011504:	2200      	moveq	r2, #0
 8011506:	f002 0201 	andne.w	r2, r2, #1
 801150a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 801150e:	428b      	cmp	r3, r1
 8011510:	bf0c      	ite	eq
 8011512:	2200      	moveq	r2, #0
 8011514:	f002 0201 	andne.w	r2, r2, #1
 8011518:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 801151c:	428b      	cmp	r3, r1
 801151e:	bf0c      	ite	eq
 8011520:	2200      	moveq	r2, #0
 8011522:	f002 0201 	andne.w	r2, r2, #1
 8011526:	b112      	cbz	r2, 801152e <HAL_TIM_IC_ConfigChannel+0x302>
 8011528:	4a20      	ldr	r2, [pc, #128]	; (80115ac <HAL_TIM_IC_ConfigChannel+0x380>)
 801152a:	4293      	cmp	r3, r2
 801152c:	d12b      	bne.n	8011586 <HAL_TIM_IC_ConfigChannel+0x35a>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801152e:	6a1e      	ldr	r6, [r3, #32]
    TIM_TI3_SetConfig(htim->Instance,
 8011530:	68e2      	ldr	r2, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8011532:	f426 7680 	bic.w	r6, r6, #256	; 0x100
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8011536:	0112      	lsls	r2, r2, #4
    TIM_TI3_SetConfig(htim->Instance,
 8011538:	e9d4 0100 	ldrd	r0, r1, [r4]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801153c:	621e      	str	r6, [r3, #32]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 801153e:	b2d2      	uxtb	r2, r2
  tmpccmr2 = TIMx->CCMR2;
 8011540:	69de      	ldr	r6, [r3, #28]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8011542:	0200      	lsls	r0, r0, #8
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8011544:	68a4      	ldr	r4, [r4, #8]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8011546:	f026 0603 	bic.w	r6, r6, #3
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 801154a:	f400 6020 	and.w	r0, r0, #2560	; 0xa00
  tmpccmr2 |= TIM_ICSelection;
 801154e:	4331      	orrs	r1, r6
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8011550:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8011554:	430a      	orrs	r2, r1
  tmpccer = TIMx->CCER;
 8011556:	6a19      	ldr	r1, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8011558:	f421 6120 	bic.w	r1, r1, #2560	; 0xa00
  TIMx->CCMR2 = tmpccmr2;
 801155c:	61da      	str	r2, [r3, #28]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 801155e:	4301      	orrs	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 8011560:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer;
 8011562:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8011564:	69d9      	ldr	r1, [r3, #28]
 8011566:	f021 010c 	bic.w	r1, r1, #12
 801156a:	61d9      	str	r1, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 801156c:	69da      	ldr	r2, [r3, #28]
 801156e:	4322      	orrs	r2, r4
 8011570:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8011572:	2300      	movs	r3, #0
 8011574:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return status;
 8011578:	e6cb      	b.n	8011312 <HAL_TIM_IC_ConfigChannel+0xe6>
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 801157a:	f44f 5182 	mov.w	r1, #4160	; 0x1040
 801157e:	480c      	ldr	r0, [pc, #48]	; (80115b0 <HAL_TIM_IC_ConfigChannel+0x384>)
 8011580:	f7f3 fd34 	bl	8004fec <assert_failed>
 8011584:	e6a1      	b.n	80112ca <HAL_TIM_IC_ConfigChannel+0x9e>
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8011586:	f241 016a 	movw	r1, #4202	; 0x106a
 801158a:	4809      	ldr	r0, [pc, #36]	; (80115b0 <HAL_TIM_IC_ConfigChannel+0x384>)
 801158c:	f7f3 fd2e 	bl	8004fec <assert_failed>
    TIM_TI3_SetConfig(htim->Instance,
 8011590:	682b      	ldr	r3, [r5, #0]
 8011592:	e7cc      	b.n	801152e <HAL_TIM_IC_ConfigChannel+0x302>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8011594:	f241 015a 	movw	r1, #4186	; 0x105a
 8011598:	4805      	ldr	r0, [pc, #20]	; (80115b0 <HAL_TIM_IC_ConfigChannel+0x384>)
 801159a:	f7f3 fd27 	bl	8004fec <assert_failed>
    TIM_TI2_SetConfig(htim->Instance,
 801159e:	682a      	ldr	r2, [r5, #0]
 80115a0:	e721      	b.n	80113e6 <HAL_TIM_IC_ConfigChannel+0x1ba>
 80115a2:	bf00      	nop
 80115a4:	40010000 	.word	0x40010000
 80115a8:	40000400 	.word	0x40000400
 80115ac:	40010400 	.word	0x40010400
 80115b0:	0802cc94 	.word	0x0802cc94

080115b4 <TIM_CCxChannelCmd>:
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 80115b4:	4b2b      	ldr	r3, [pc, #172]	; (8011664 <TIM_CCxChannelCmd+0xb0>)
 80115b6:	4298      	cmp	r0, r3
{
 80115b8:	b530      	push	{r4, r5, lr}
 80115ba:	4604      	mov	r4, r0
 80115bc:	b083      	sub	sp, #12
 80115be:	460d      	mov	r5, r1
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 80115c0:	d031      	beq.n	8011626 <TIM_CCxChannelCmd+0x72>
 80115c2:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80115c6:	d02e      	beq.n	8011626 <TIM_CCxChannelCmd+0x72>
 80115c8:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 80115cc:	4298      	cmp	r0, r3
 80115ce:	d02a      	beq.n	8011626 <TIM_CCxChannelCmd+0x72>
 80115d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80115d4:	4298      	cmp	r0, r3
 80115d6:	d026      	beq.n	8011626 <TIM_CCxChannelCmd+0x72>
 80115d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80115dc:	4298      	cmp	r0, r3
 80115de:	d022      	beq.n	8011626 <TIM_CCxChannelCmd+0x72>
 80115e0:	f503 4378 	add.w	r3, r3, #63488	; 0xf800
 80115e4:	4298      	cmp	r0, r3
 80115e6:	d01e      	beq.n	8011626 <TIM_CCxChannelCmd+0x72>
 80115e8:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 80115ec:	4298      	cmp	r0, r3
 80115ee:	d01a      	beq.n	8011626 <TIM_CCxChannelCmd+0x72>
 80115f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80115f4:	4298      	cmp	r0, r3
 80115f6:	d016      	beq.n	8011626 <TIM_CCxChannelCmd+0x72>
 80115f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80115fc:	4298      	cmp	r0, r3
 80115fe:	d012      	beq.n	8011626 <TIM_CCxChannelCmd+0x72>
 8011600:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 8011604:	4298      	cmp	r0, r3
 8011606:	d00e      	beq.n	8011626 <TIM_CCxChannelCmd+0x72>
 8011608:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 801160c:	4298      	cmp	r0, r3
 801160e:	d00a      	beq.n	8011626 <TIM_CCxChannelCmd+0x72>
 8011610:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8011614:	4298      	cmp	r0, r3
 8011616:	d006      	beq.n	8011626 <TIM_CCxChannelCmd+0x72>
 8011618:	f641 6199 	movw	r1, #7833	; 0x1e99
 801161c:	4812      	ldr	r0, [pc, #72]	; (8011668 <TIM_CCxChannelCmd+0xb4>)
 801161e:	9201      	str	r2, [sp, #4]
 8011620:	f7f3 fce4 	bl	8004fec <assert_failed>
 8011624:	9a01      	ldr	r2, [sp, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
 8011626:	2d14      	cmp	r5, #20
 8011628:	d90f      	bls.n	801164a <TIM_CCxChannelCmd+0x96>
 801162a:	2d3c      	cmp	r5, #60	; 0x3c
 801162c:	d111      	bne.n	8011652 <TIM_CCxChannelCmd+0x9e>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801162e:	f005 051f 	and.w	r5, r5, #31
 8011632:	2101      	movs	r1, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8011634:	6a23      	ldr	r3, [r4, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8011636:	40a9      	lsls	r1, r5

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8011638:	40aa      	lsls	r2, r5
  TIMx->CCER &= ~tmp;
 801163a:	ea23 0301 	bic.w	r3, r3, r1
 801163e:	6223      	str	r3, [r4, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8011640:	6a25      	ldr	r5, [r4, #32]
 8011642:	4315      	orrs	r5, r2
 8011644:	6225      	str	r5, [r4, #32]
}
 8011646:	b003      	add	sp, #12
 8011648:	bd30      	pop	{r4, r5, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 801164a:	4b08      	ldr	r3, [pc, #32]	; (801166c <TIM_CCxChannelCmd+0xb8>)
 801164c:	40eb      	lsrs	r3, r5
 801164e:	07db      	lsls	r3, r3, #31
 8011650:	d4ed      	bmi.n	801162e <TIM_CCxChannelCmd+0x7a>
 8011652:	f641 619a 	movw	r1, #7834	; 0x1e9a
 8011656:	4804      	ldr	r0, [pc, #16]	; (8011668 <TIM_CCxChannelCmd+0xb4>)
 8011658:	9201      	str	r2, [sp, #4]
 801165a:	f7f3 fcc7 	bl	8004fec <assert_failed>
 801165e:	9a01      	ldr	r2, [sp, #4]
 8011660:	e7e5      	b.n	801162e <TIM_CCxChannelCmd+0x7a>
 8011662:	bf00      	nop
 8011664:	40010000 	.word	0x40010000
 8011668:	0802cc94 	.word	0x0802cc94
 801166c:	00111111 	.word	0x00111111

08011670 <HAL_TIM_IC_Start_DMA>:
{
 8011670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011674:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8011676:	460d      	mov	r5, r1
{
 8011678:	4617      	mov	r7, r2
 801167a:	4698      	mov	r8, r3
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 801167c:	2900      	cmp	r1, #0
 801167e:	f040 8087 	bne.w	8011790 <HAL_TIM_IC_Start_DMA+0x120>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8011682:	6803      	ldr	r3, [r0, #0]
 8011684:	4aa4      	ldr	r2, [pc, #656]	; (8011918 <HAL_TIM_IC_Start_DMA+0x2a8>)
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8011686:	f890 603e 	ldrb.w	r6, [r0, #62]	; 0x3e
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 801168a:	4293      	cmp	r3, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 801168c:	f890 9044 	ldrb.w	r9, [r0, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8011690:	b2f6      	uxtb	r6, r6
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8011692:	fa5f f989 	uxtb.w	r9, r9
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8011696:	d037      	beq.n	8011708 <HAL_TIM_IC_Start_DMA+0x98>
 8011698:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801169c:	d034      	beq.n	8011708 <HAL_TIM_IC_Start_DMA+0x98>
 801169e:	4a9f      	ldr	r2, [pc, #636]	; (801191c <HAL_TIM_IC_Start_DMA+0x2ac>)
 80116a0:	4293      	cmp	r3, r2
 80116a2:	d031      	beq.n	8011708 <HAL_TIM_IC_Start_DMA+0x98>
 80116a4:	4a9e      	ldr	r2, [pc, #632]	; (8011920 <HAL_TIM_IC_Start_DMA+0x2b0>)
 80116a6:	4293      	cmp	r3, r2
 80116a8:	d066      	beq.n	8011778 <HAL_TIM_IC_Start_DMA+0x108>
 80116aa:	4a9e      	ldr	r2, [pc, #632]	; (8011924 <HAL_TIM_IC_Start_DMA+0x2b4>)
 80116ac:	4293      	cmp	r3, r2
 80116ae:	d063      	beq.n	8011778 <HAL_TIM_IC_Start_DMA+0x108>
 80116b0:	4a9d      	ldr	r2, [pc, #628]	; (8011928 <HAL_TIM_IC_Start_DMA+0x2b8>)
 80116b2:	4293      	cmp	r3, r2
 80116b4:	f040 80f7 	bne.w	80118a6 <HAL_TIM_IC_Start_DMA+0x236>
 80116b8:	2d14      	cmp	r5, #20
 80116ba:	d862      	bhi.n	8011782 <HAL_TIM_IC_Start_DMA+0x112>
 80116bc:	4a9b      	ldr	r2, [pc, #620]	; (801192c <HAL_TIM_IC_Start_DMA+0x2bc>)
 80116be:	40ea      	lsrs	r2, r5
 80116c0:	07d2      	lsls	r2, r2, #31
 80116c2:	d55e      	bpl.n	8011782 <HAL_TIM_IC_Start_DMA+0x112>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 80116c4:	4994      	ldr	r1, [pc, #592]	; (8011918 <HAL_TIM_IC_Start_DMA+0x2a8>)
 80116c6:	4a95      	ldr	r2, [pc, #596]	; (801191c <HAL_TIM_IC_Start_DMA+0x2ac>)
 80116c8:	428b      	cmp	r3, r1
 80116ca:	bf18      	it	ne
 80116cc:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 80116d0:	bf14      	ite	ne
 80116d2:	2101      	movne	r1, #1
 80116d4:	2100      	moveq	r1, #0
 80116d6:	4293      	cmp	r3, r2
 80116d8:	bf0c      	ite	eq
 80116da:	2100      	moveq	r1, #0
 80116dc:	f001 0101 	andne.w	r1, r1, #1
 80116e0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80116e4:	4293      	cmp	r3, r2
 80116e6:	bf0c      	ite	eq
 80116e8:	2100      	moveq	r1, #0
 80116ea:	f001 0101 	andne.w	r1, r1, #1
 80116ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80116f2:	4293      	cmp	r3, r2
 80116f4:	bf0c      	ite	eq
 80116f6:	2100      	moveq	r1, #0
 80116f8:	f001 0101 	andne.w	r1, r1, #1
 80116fc:	b121      	cbz	r1, 8011708 <HAL_TIM_IC_Start_DMA+0x98>
 80116fe:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8011702:	4293      	cmp	r3, r2
 8011704:	f040 80c5 	bne.w	8011892 <HAL_TIM_IC_Start_DMA+0x222>
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8011708:	2e02      	cmp	r6, #2
 801170a:	d06a      	beq.n	80117e2 <HAL_TIM_IC_Start_DMA+0x172>
 801170c:	f1b9 0f02 	cmp.w	r9, #2
 8011710:	d067      	beq.n	80117e2 <HAL_TIM_IC_Start_DMA+0x172>
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 8011712:	2e01      	cmp	r6, #1
 8011714:	d106      	bne.n	8011724 <HAL_TIM_IC_Start_DMA+0xb4>
 8011716:	f1b9 0f01 	cmp.w	r9, #1
 801171a:	d103      	bne.n	8011724 <HAL_TIM_IC_Start_DMA+0xb4>
    if ((pData == NULL) && (Length > 0U))
 801171c:	b92f      	cbnz	r7, 801172a <HAL_TIM_IC_Start_DMA+0xba>
 801171e:	f1b8 0f00 	cmp.w	r8, #0
 8011722:	d002      	beq.n	801172a <HAL_TIM_IC_Start_DMA+0xba>
    return HAL_ERROR;
 8011724:	2001      	movs	r0, #1
}
 8011726:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801172a:	2302      	movs	r3, #2
 801172c:	2d00      	cmp	r5, #0
 801172e:	d05b      	beq.n	80117e8 <HAL_TIM_IC_Start_DMA+0x178>
 8011730:	2d04      	cmp	r5, #4
 8011732:	f000 8119 	beq.w	8011968 <HAL_TIM_IC_Start_DMA+0x2f8>
 8011736:	2d08      	cmp	r5, #8
 8011738:	f000 8141 	beq.w	80119be <HAL_TIM_IC_Start_DMA+0x34e>
 801173c:	2d0c      	cmp	r5, #12
 801173e:	f000 815d 	beq.w	80119fc <HAL_TIM_IC_Start_DMA+0x38c>
 8011742:	2d10      	cmp	r5, #16
 8011744:	f000 812f 	beq.w	80119a6 <HAL_TIM_IC_Start_DMA+0x336>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011748:	4629      	mov	r1, r5
  switch (Channel)
 801174a:	3d04      	subs	r5, #4
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801174c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011750:	2201      	movs	r2, #1
 8011752:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011754:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011758:	f7ff ff2c 	bl	80115b4 <TIM_CCxChannelCmd>
  switch (Channel)
 801175c:	2d08      	cmp	r5, #8
 801175e:	f200 812b 	bhi.w	80119b8 <HAL_TIM_IC_Start_DMA+0x348>
 8011762:	e8df f015 	tbh	[pc, r5, lsl #1]
 8011766:	010a      	.short	0x010a
 8011768:	01290129 	.word	0x01290129
 801176c:	01350129 	.word	0x01350129
 8011770:	01290129 	.word	0x01290129
 8011774:	01540129 	.word	0x01540129
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8011778:	f035 0204 	bics.w	r2, r5, #4
 801177c:	d0a2      	beq.n	80116c4 <HAL_TIM_IC_Start_DMA+0x54>
 801177e:	2a08      	cmp	r2, #8
 8011780:	d0a0      	beq.n	80116c4 <HAL_TIM_IC_Start_DMA+0x54>
 8011782:	f640 114a 	movw	r1, #2378	; 0x94a
 8011786:	486a      	ldr	r0, [pc, #424]	; (8011930 <HAL_TIM_IC_Start_DMA+0x2c0>)
 8011788:	f7f3 fc30 	bl	8004fec <assert_failed>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 801178c:	6823      	ldr	r3, [r4, #0]
 801178e:	e799      	b.n	80116c4 <HAL_TIM_IC_Start_DMA+0x54>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8011790:	2904      	cmp	r1, #4
 8011792:	f000 8090 	beq.w	80118b6 <HAL_TIM_IC_Start_DMA+0x246>
 8011796:	2908      	cmp	r1, #8
 8011798:	f000 80e0 	beq.w	801195c <HAL_TIM_IC_Start_DMA+0x2ec>
 801179c:	290c      	cmp	r1, #12
 801179e:	d07e      	beq.n	801189e <HAL_TIM_IC_Start_DMA+0x22e>
 80117a0:	2910      	cmp	r1, #16
 80117a2:	f000 814a 	beq.w	8011a3a <HAL_TIM_IC_Start_DMA+0x3ca>
 80117a6:	f890 6043 	ldrb.w	r6, [r0, #67]	; 0x43
 80117aa:	b2f6      	uxtb	r6, r6
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80117ac:	6823      	ldr	r3, [r4, #0]
 80117ae:	4a5a      	ldr	r2, [pc, #360]	; (8011918 <HAL_TIM_IC_Start_DMA+0x2a8>)
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80117b0:	f894 9047 	ldrb.w	r9, [r4, #71]	; 0x47
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80117b4:	4293      	cmp	r3, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80117b6:	fa5f f989 	uxtb.w	r9, r9
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80117ba:	f000 8098 	beq.w	80118ee <HAL_TIM_IC_Start_DMA+0x27e>
 80117be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80117c2:	f000 8088 	beq.w	80118d6 <HAL_TIM_IC_Start_DMA+0x266>
 80117c6:	4a55      	ldr	r2, [pc, #340]	; (801191c <HAL_TIM_IC_Start_DMA+0x2ac>)
 80117c8:	4293      	cmp	r3, r2
 80117ca:	f47f af6b 	bne.w	80116a4 <HAL_TIM_IC_Start_DMA+0x34>
 80117ce:	f035 020c 	bics.w	r2, r5, #12
 80117d2:	d099      	beq.n	8011708 <HAL_TIM_IC_Start_DMA+0x98>
 80117d4:	4a57      	ldr	r2, [pc, #348]	; (8011934 <HAL_TIM_IC_Start_DMA+0x2c4>)
 80117d6:	4293      	cmp	r3, r2
 80117d8:	d1d3      	bne.n	8011782 <HAL_TIM_IC_Start_DMA+0x112>
 80117da:	2d00      	cmp	r5, #0
 80117dc:	f43f af72 	beq.w	80116c4 <HAL_TIM_IC_Start_DMA+0x54>
 80117e0:	e7cf      	b.n	8011782 <HAL_TIM_IC_Start_DMA+0x112>
    return HAL_BUSY;
 80117e2:	2002      	movs	r0, #2
}
 80117e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80117e8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80117ec:	4629      	mov	r1, r5
 80117ee:	2201      	movs	r2, #1
 80117f0:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80117f2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80117f6:	f7ff fedd 	bl	80115b4 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 80117fa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80117fc:	494e      	ldr	r1, [pc, #312]	; (8011938 <HAL_TIM_IC_Start_DMA+0x2c8>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 80117fe:	4643      	mov	r3, r8
 8011800:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8011802:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8011804:	494d      	ldr	r1, [pc, #308]	; (801193c <HAL_TIM_IC_Start_DMA+0x2cc>)
 8011806:	6401      	str	r1, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8011808:	494d      	ldr	r1, [pc, #308]	; (8011940 <HAL_TIM_IC_Start_DMA+0x2d0>)
 801180a:	64c1      	str	r1, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 801180c:	6821      	ldr	r1, [r4, #0]
 801180e:	3134      	adds	r1, #52	; 0x34
 8011810:	f7f7 feb8 	bl	8009584 <HAL_DMA_Start_IT>
 8011814:	2800      	cmp	r0, #0
 8011816:	d185      	bne.n	8011724 <HAL_TIM_IC_Start_DMA+0xb4>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8011818:	6822      	ldr	r2, [r4, #0]
 801181a:	68d3      	ldr	r3, [r2, #12]
 801181c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8011820:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011822:	4b3d      	ldr	r3, [pc, #244]	; (8011918 <HAL_TIM_IC_Start_DMA+0x2a8>)
 8011824:	4c3d      	ldr	r4, [pc, #244]	; (801191c <HAL_TIM_IC_Start_DMA+0x2ac>)
 8011826:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 801182a:	bf18      	it	ne
 801182c:	429a      	cmpne	r2, r3
 801182e:	493c      	ldr	r1, [pc, #240]	; (8011920 <HAL_TIM_IC_Start_DMA+0x2b0>)
 8011830:	bf0c      	ite	eq
 8011832:	2301      	moveq	r3, #1
 8011834:	2300      	movne	r3, #0
 8011836:	42a2      	cmp	r2, r4
 8011838:	bf08      	it	eq
 801183a:	f043 0301 	orreq.w	r3, r3, #1
 801183e:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8011842:	428a      	cmp	r2, r1
 8011844:	bf08      	it	eq
 8011846:	f043 0301 	orreq.w	r3, r3, #1
 801184a:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 801184e:	42a2      	cmp	r2, r4
 8011850:	bf08      	it	eq
 8011852:	f043 0301 	orreq.w	r3, r3, #1
 8011856:	428a      	cmp	r2, r1
 8011858:	bf08      	it	eq
 801185a:	f043 0301 	orreq.w	r3, r3, #1
 801185e:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 8011862:	428a      	cmp	r2, r1
 8011864:	bf08      	it	eq
 8011866:	f043 0301 	orreq.w	r3, r3, #1
 801186a:	b913      	cbnz	r3, 8011872 <HAL_TIM_IC_Start_DMA+0x202>
 801186c:	4b35      	ldr	r3, [pc, #212]	; (8011944 <HAL_TIM_IC_Start_DMA+0x2d4>)
 801186e:	429a      	cmp	r2, r3
 8011870:	d109      	bne.n	8011886 <HAL_TIM_IC_Start_DMA+0x216>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011872:	6891      	ldr	r1, [r2, #8]
 8011874:	4b34      	ldr	r3, [pc, #208]	; (8011948 <HAL_TIM_IC_Start_DMA+0x2d8>)
 8011876:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011878:	2b06      	cmp	r3, #6
 801187a:	f43f af54 	beq.w	8011726 <HAL_TIM_IC_Start_DMA+0xb6>
 801187e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011882:	f43f af50 	beq.w	8011726 <HAL_TIM_IC_Start_DMA+0xb6>
    __HAL_TIM_ENABLE(htim);
 8011886:	6813      	ldr	r3, [r2, #0]
 8011888:	f043 0301 	orr.w	r3, r3, #1
 801188c:	6013      	str	r3, [r2, #0]
}
 801188e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 8011892:	f640 114b 	movw	r1, #2379	; 0x94b
 8011896:	4826      	ldr	r0, [pc, #152]	; (8011930 <HAL_TIM_IC_Start_DMA+0x2c0>)
 8011898:	f7f3 fba8 	bl	8004fec <assert_failed>
 801189c:	e734      	b.n	8011708 <HAL_TIM_IC_Start_DMA+0x98>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 801189e:	f890 6041 	ldrb.w	r6, [r0, #65]	; 0x41
 80118a2:	b2f6      	uxtb	r6, r6
 80118a4:	e782      	b.n	80117ac <HAL_TIM_IC_Start_DMA+0x13c>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80118a6:	4a29      	ldr	r2, [pc, #164]	; (801194c <HAL_TIM_IC_Start_DMA+0x2dc>)
 80118a8:	4293      	cmp	r3, r2
 80118aa:	d128      	bne.n	80118fe <HAL_TIM_IC_Start_DMA+0x28e>
 80118ac:	f035 0204 	bics.w	r2, r5, #4
 80118b0:	f47f af67 	bne.w	8011782 <HAL_TIM_IC_Start_DMA+0x112>
 80118b4:	e706      	b.n	80116c4 <HAL_TIM_IC_Start_DMA+0x54>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80118b6:	f890 603f 	ldrb.w	r6, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80118ba:	f890 9045 	ldrb.w	r9, [r0, #69]	; 0x45
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80118be:	b2f6      	uxtb	r6, r6
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80118c0:	6823      	ldr	r3, [r4, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80118c2:	fa5f f989 	uxtb.w	r9, r9
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80118c6:	4a14      	ldr	r2, [pc, #80]	; (8011918 <HAL_TIM_IC_Start_DMA+0x2a8>)
 80118c8:	4293      	cmp	r3, r2
 80118ca:	f43f af1d 	beq.w	8011708 <HAL_TIM_IC_Start_DMA+0x98>
 80118ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80118d2:	f47f af78 	bne.w	80117c6 <HAL_TIM_IC_Start_DMA+0x156>
 80118d6:	f035 020c 	bics.w	r2, r5, #12
 80118da:	f43f af15 	beq.w	8011708 <HAL_TIM_IC_Start_DMA+0x98>
 80118de:	4a1c      	ldr	r2, [pc, #112]	; (8011950 <HAL_TIM_IC_Start_DMA+0x2e0>)
 80118e0:	4293      	cmp	r3, r2
 80118e2:	f47f af77 	bne.w	80117d4 <HAL_TIM_IC_Start_DMA+0x164>
 80118e6:	2d00      	cmp	r5, #0
 80118e8:	f43f aeec 	beq.w	80116c4 <HAL_TIM_IC_Start_DMA+0x54>
 80118ec:	e749      	b.n	8011782 <HAL_TIM_IC_Start_DMA+0x112>
 80118ee:	f025 0204 	bic.w	r2, r5, #4
 80118f2:	2a08      	cmp	r2, #8
 80118f4:	f43f af08 	beq.w	8011708 <HAL_TIM_IC_Start_DMA+0x98>
 80118f8:	2a10      	cmp	r2, #16
 80118fa:	f43f af05 	beq.w	8011708 <HAL_TIM_IC_Start_DMA+0x98>
 80118fe:	4a15      	ldr	r2, [pc, #84]	; (8011954 <HAL_TIM_IC_Start_DMA+0x2e4>)
 8011900:	4293      	cmp	r3, r2
 8011902:	f43f af6a 	beq.w	80117da <HAL_TIM_IC_Start_DMA+0x16a>
 8011906:	4a14      	ldr	r2, [pc, #80]	; (8011958 <HAL_TIM_IC_Start_DMA+0x2e8>)
 8011908:	4293      	cmp	r3, r2
 801190a:	f43f af66 	beq.w	80117da <HAL_TIM_IC_Start_DMA+0x16a>
 801190e:	4a0d      	ldr	r2, [pc, #52]	; (8011944 <HAL_TIM_IC_Start_DMA+0x2d4>)
 8011910:	4293      	cmp	r3, r2
 8011912:	d0cb      	beq.n	80118ac <HAL_TIM_IC_Start_DMA+0x23c>
 8011914:	e7e3      	b.n	80118de <HAL_TIM_IC_Start_DMA+0x26e>
 8011916:	bf00      	nop
 8011918:	40010000 	.word	0x40010000
 801191c:	40000400 	.word	0x40000400
 8011920:	40000800 	.word	0x40000800
 8011924:	40000c00 	.word	0x40000c00
 8011928:	40010400 	.word	0x40010400
 801192c:	00111111 	.word	0x00111111
 8011930:	0802cc94 	.word	0x0802cc94
 8011934:	40002000 	.word	0x40002000
 8011938:	0800ffa1 	.word	0x0800ffa1
 801193c:	08010039 	.word	0x08010039
 8011940:	0801021d 	.word	0x0801021d
 8011944:	40001800 	.word	0x40001800
 8011948:	00010007 	.word	0x00010007
 801194c:	40014000 	.word	0x40014000
 8011950:	40001c00 	.word	0x40001c00
 8011954:	40014400 	.word	0x40014400
 8011958:	40014800 	.word	0x40014800
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 801195c:	f890 6040 	ldrb.w	r6, [r0, #64]	; 0x40
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8011960:	f890 9046 	ldrb.w	r9, [r0, #70]	; 0x46
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8011964:	b2f6      	uxtb	r6, r6
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8011966:	e7ab      	b.n	80118c0 <HAL_TIM_IC_Start_DMA+0x250>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011968:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801196c:	4629      	mov	r1, r5
 801196e:	2201      	movs	r2, #1
 8011970:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011972:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011976:	f7ff fe1d 	bl	80115b4 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 801197a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 801197c:	4643      	mov	r3, r8
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 801197e:	4931      	ldr	r1, [pc, #196]	; (8011a44 <HAL_TIM_IC_Start_DMA+0x3d4>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 8011980:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8011982:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8011984:	4930      	ldr	r1, [pc, #192]	; (8011a48 <HAL_TIM_IC_Start_DMA+0x3d8>)
 8011986:	6401      	str	r1, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8011988:	4930      	ldr	r1, [pc, #192]	; (8011a4c <HAL_TIM_IC_Start_DMA+0x3dc>)
 801198a:	64c1      	str	r1, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 801198c:	6821      	ldr	r1, [r4, #0]
 801198e:	3138      	adds	r1, #56	; 0x38
 8011990:	f7f7 fdf8 	bl	8009584 <HAL_DMA_Start_IT>
 8011994:	2800      	cmp	r0, #0
 8011996:	f47f aec5 	bne.w	8011724 <HAL_TIM_IC_Start_DMA+0xb4>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 801199a:	6822      	ldr	r2, [r4, #0]
 801199c:	68d3      	ldr	r3, [r2, #12]
 801199e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80119a2:	60d3      	str	r3, [r2, #12]
      break;
 80119a4:	e73d      	b.n	8011822 <HAL_TIM_IC_Start_DMA+0x1b2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80119a6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80119aa:	2201      	movs	r2, #1
 80119ac:	4629      	mov	r1, r5
 80119ae:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80119b0:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80119b4:	f7ff fdfe 	bl	80115b4 <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80119b8:	6822      	ldr	r2, [r4, #0]
      status = HAL_ERROR;
 80119ba:	2001      	movs	r0, #1
 80119bc:	e731      	b.n	8011822 <HAL_TIM_IC_Start_DMA+0x1b2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80119be:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80119c2:	4629      	mov	r1, r5
 80119c4:	2201      	movs	r2, #1
 80119c6:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80119c8:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80119cc:	f7ff fdf2 	bl	80115b4 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 80119d0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 80119d2:	4643      	mov	r3, r8
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 80119d4:	491b      	ldr	r1, [pc, #108]	; (8011a44 <HAL_TIM_IC_Start_DMA+0x3d4>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 80119d6:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 80119d8:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80119da:	491b      	ldr	r1, [pc, #108]	; (8011a48 <HAL_TIM_IC_Start_DMA+0x3d8>)
 80119dc:	6401      	str	r1, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80119de:	491b      	ldr	r1, [pc, #108]	; (8011a4c <HAL_TIM_IC_Start_DMA+0x3dc>)
 80119e0:	64c1      	str	r1, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 80119e2:	6821      	ldr	r1, [r4, #0]
 80119e4:	313c      	adds	r1, #60	; 0x3c
 80119e6:	f7f7 fdcd 	bl	8009584 <HAL_DMA_Start_IT>
 80119ea:	2800      	cmp	r0, #0
 80119ec:	f47f ae9a 	bne.w	8011724 <HAL_TIM_IC_Start_DMA+0xb4>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80119f0:	6822      	ldr	r2, [r4, #0]
 80119f2:	68d3      	ldr	r3, [r2, #12]
 80119f4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80119f8:	60d3      	str	r3, [r2, #12]
      break;
 80119fa:	e712      	b.n	8011822 <HAL_TIM_IC_Start_DMA+0x1b2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80119fc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011a00:	4629      	mov	r1, r5
 8011a02:	2201      	movs	r2, #1
 8011a04:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011a06:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011a0a:	f7ff fdd3 	bl	80115b4 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8011a0e:	6b20      	ldr	r0, [r4, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8011a10:	4643      	mov	r3, r8
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8011a12:	490c      	ldr	r1, [pc, #48]	; (8011a44 <HAL_TIM_IC_Start_DMA+0x3d4>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8011a14:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8011a16:	63c1      	str	r1, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8011a18:	490b      	ldr	r1, [pc, #44]	; (8011a48 <HAL_TIM_IC_Start_DMA+0x3d8>)
 8011a1a:	6401      	str	r1, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8011a1c:	490b      	ldr	r1, [pc, #44]	; (8011a4c <HAL_TIM_IC_Start_DMA+0x3dc>)
 8011a1e:	64c1      	str	r1, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8011a20:	6821      	ldr	r1, [r4, #0]
 8011a22:	3140      	adds	r1, #64	; 0x40
 8011a24:	f7f7 fdae 	bl	8009584 <HAL_DMA_Start_IT>
 8011a28:	2800      	cmp	r0, #0
 8011a2a:	f47f ae7b 	bne.w	8011724 <HAL_TIM_IC_Start_DMA+0xb4>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8011a2e:	6822      	ldr	r2, [r4, #0]
 8011a30:	68d3      	ldr	r3, [r2, #12]
 8011a32:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8011a36:	60d3      	str	r3, [r2, #12]
      break;
 8011a38:	e6f3      	b.n	8011822 <HAL_TIM_IC_Start_DMA+0x1b2>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8011a3a:	f890 6042 	ldrb.w	r6, [r0, #66]	; 0x42
 8011a3e:	b2f6      	uxtb	r6, r6
 8011a40:	e6b4      	b.n	80117ac <HAL_TIM_IC_Start_DMA+0x13c>
 8011a42:	bf00      	nop
 8011a44:	0800ffa1 	.word	0x0800ffa1
 8011a48:	08010039 	.word	0x08010039
 8011a4c:	0801021d 	.word	0x0801021d

08011a50 <HAL_TIM_IC_Stop_DMA>:
{
 8011a50:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8011a52:	4b82      	ldr	r3, [pc, #520]	; (8011c5c <HAL_TIM_IC_Stop_DMA+0x20c>)
{
 8011a54:	4604      	mov	r4, r0
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8011a56:	6800      	ldr	r0, [r0, #0]
{
 8011a58:	460d      	mov	r5, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8011a5a:	4298      	cmp	r0, r3
 8011a5c:	f000 80cc 	beq.w	8011bf8 <HAL_TIM_IC_Stop_DMA+0x1a8>
 8011a60:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8011a64:	d056      	beq.n	8011b14 <HAL_TIM_IC_Stop_DMA+0xc4>
 8011a66:	4b7e      	ldr	r3, [pc, #504]	; (8011c60 <HAL_TIM_IC_Stop_DMA+0x210>)
 8011a68:	4298      	cmp	r0, r3
 8011a6a:	d053      	beq.n	8011b14 <HAL_TIM_IC_Stop_DMA+0xc4>
 8011a6c:	4b7d      	ldr	r3, [pc, #500]	; (8011c64 <HAL_TIM_IC_Stop_DMA+0x214>)
 8011a6e:	4298      	cmp	r0, r3
 8011a70:	d050      	beq.n	8011b14 <HAL_TIM_IC_Stop_DMA+0xc4>
 8011a72:	4b7d      	ldr	r3, [pc, #500]	; (8011c68 <HAL_TIM_IC_Stop_DMA+0x218>)
 8011a74:	4298      	cmp	r0, r3
 8011a76:	d04d      	beq.n	8011b14 <HAL_TIM_IC_Stop_DMA+0xc4>
 8011a78:	4b7c      	ldr	r3, [pc, #496]	; (8011c6c <HAL_TIM_IC_Stop_DMA+0x21c>)
 8011a7a:	4298      	cmp	r0, r3
 8011a7c:	f000 80bc 	beq.w	8011bf8 <HAL_TIM_IC_Stop_DMA+0x1a8>
 8011a80:	4b7b      	ldr	r3, [pc, #492]	; (8011c70 <HAL_TIM_IC_Stop_DMA+0x220>)
 8011a82:	4298      	cmp	r0, r3
 8011a84:	d00c      	beq.n	8011aa0 <HAL_TIM_IC_Stop_DMA+0x50>
 8011a86:	4b7b      	ldr	r3, [pc, #492]	; (8011c74 <HAL_TIM_IC_Stop_DMA+0x224>)
 8011a88:	4298      	cmp	r0, r3
 8011a8a:	f000 80d9 	beq.w	8011c40 <HAL_TIM_IC_Stop_DMA+0x1f0>
 8011a8e:	4b7a      	ldr	r3, [pc, #488]	; (8011c78 <HAL_TIM_IC_Stop_DMA+0x228>)
 8011a90:	4298      	cmp	r0, r3
 8011a92:	f000 80d5 	beq.w	8011c40 <HAL_TIM_IC_Stop_DMA+0x1f0>
 8011a96:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 8011a9a:	4298      	cmp	r0, r3
 8011a9c:	f040 80c9 	bne.w	8011c32 <HAL_TIM_IC_Stop_DMA+0x1e2>
 8011aa0:	f035 0304 	bics.w	r3, r5, #4
 8011aa4:	f000 80cf 	beq.w	8011c46 <HAL_TIM_IC_Stop_DMA+0x1f6>
 8011aa8:	4874      	ldr	r0, [pc, #464]	; (8011c7c <HAL_TIM_IC_Stop_DMA+0x22c>)
 8011aaa:	f640 11e5 	movw	r1, #2533	; 0x9e5
 8011aae:	f7f3 fa9d 	bl	8004fec <assert_failed>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 8011ab2:	6820      	ldr	r0, [r4, #0]
 8011ab4:	4b69      	ldr	r3, [pc, #420]	; (8011c5c <HAL_TIM_IC_Stop_DMA+0x20c>)
 8011ab6:	4a6a      	ldr	r2, [pc, #424]	; (8011c60 <HAL_TIM_IC_Stop_DMA+0x210>)
 8011ab8:	4298      	cmp	r0, r3
 8011aba:	bf18      	it	ne
 8011abc:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 8011ac0:	bf14      	ite	ne
 8011ac2:	2301      	movne	r3, #1
 8011ac4:	2300      	moveq	r3, #0
 8011ac6:	4290      	cmp	r0, r2
 8011ac8:	bf0c      	ite	eq
 8011aca:	2300      	moveq	r3, #0
 8011acc:	f003 0301 	andne.w	r3, r3, #1
 8011ad0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011ad4:	4290      	cmp	r0, r2
 8011ad6:	bf0c      	ite	eq
 8011ad8:	2300      	moveq	r3, #0
 8011ada:	f003 0301 	andne.w	r3, r3, #1
 8011ade:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011ae2:	4290      	cmp	r0, r2
 8011ae4:	bf0c      	ite	eq
 8011ae6:	2300      	moveq	r3, #0
 8011ae8:	f003 0301 	andne.w	r3, r3, #1
 8011aec:	b11b      	cbz	r3, 8011af6 <HAL_TIM_IC_Stop_DMA+0xa6>
 8011aee:	4b5f      	ldr	r3, [pc, #380]	; (8011c6c <HAL_TIM_IC_Stop_DMA+0x21c>)
 8011af0:	4298      	cmp	r0, r3
 8011af2:	f040 80a8 	bne.w	8011c46 <HAL_TIM_IC_Stop_DMA+0x1f6>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8011af6:	2200      	movs	r2, #0
 8011af8:	4629      	mov	r1, r5
 8011afa:	f7ff fd5b 	bl	80115b4 <TIM_CCxChannelCmd>
  switch (Channel)
 8011afe:	2d0c      	cmp	r5, #12
 8011b00:	d80c      	bhi.n	8011b1c <HAL_TIM_IC_Stop_DMA+0xcc>
 8011b02:	e8df f005 	tbb	[pc, r5]
 8011b06:	0b0d      	.short	0x0b0d
 8011b08:	0b640b0b 	.word	0x0b640b0b
 8011b0c:	0b4a0b0b 	.word	0x0b4a0b0b
 8011b10:	0b0b      	.short	0x0b0b
 8011b12:	22          	.byte	0x22
 8011b13:	00          	.byte	0x00
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8011b14:	f035 030c 	bics.w	r3, r5, #12
 8011b18:	d1c6      	bne.n	8011aa8 <HAL_TIM_IC_Stop_DMA+0x58>
 8011b1a:	e7ec      	b.n	8011af6 <HAL_TIM_IC_Stop_DMA+0xa6>
  switch (Channel)
 8011b1c:	2001      	movs	r0, #1
}
 8011b1e:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8011b20:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8011b22:	6a60      	ldr	r0, [r4, #36]	; 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8011b24:	68d3      	ldr	r3, [r2, #12]
 8011b26:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8011b2a:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8011b2c:	f7f7 fdce 	bl	80096cc <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 8011b30:	6823      	ldr	r3, [r4, #0]
 8011b32:	f241 1211 	movw	r2, #4369	; 0x1111
 8011b36:	6a19      	ldr	r1, [r3, #32]
 8011b38:	4211      	tst	r1, r2
 8011b3a:	d06c      	beq.n	8011c16 <HAL_TIM_IC_Stop_DMA+0x1c6>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011b3c:	2301      	movs	r3, #1
 8011b3e:	2000      	movs	r0, #0
 8011b40:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011b44:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 8011b48:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8011b4a:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8011b4c:	6b20      	ldr	r0, [r4, #48]	; 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8011b4e:	68d3      	ldr	r3, [r2, #12]
 8011b50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011b54:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8011b56:	f7f7 fdb9 	bl	80096cc <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 8011b5a:	6823      	ldr	r3, [r4, #0]
 8011b5c:	f241 1211 	movw	r2, #4369	; 0x1111
 8011b60:	6a19      	ldr	r1, [r3, #32]
 8011b62:	4211      	tst	r1, r2
 8011b64:	d161      	bne.n	8011c2a <HAL_TIM_IC_Stop_DMA+0x1da>
 8011b66:	6a19      	ldr	r1, [r3, #32]
 8011b68:	f240 4244 	movw	r2, #1092	; 0x444
 8011b6c:	4211      	tst	r1, r2
 8011b6e:	d15c      	bne.n	8011c2a <HAL_TIM_IC_Stop_DMA+0x1da>
 8011b70:	681a      	ldr	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011b72:	2d04      	cmp	r5, #4
    __HAL_TIM_DISABLE(htim);
 8011b74:	f022 0201 	bic.w	r2, r2, #1
 8011b78:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011b7a:	d036      	beq.n	8011bea <HAL_TIM_IC_Stop_DMA+0x19a>
 8011b7c:	2d08      	cmp	r5, #8
 8011b7e:	d01f      	beq.n	8011bc0 <HAL_TIM_IC_Stop_DMA+0x170>
 8011b80:	2d0c      	cmp	r5, #12
 8011b82:	d052      	beq.n	8011c2a <HAL_TIM_IC_Stop_DMA+0x1da>
 8011b84:	2d10      	cmp	r5, #16
 8011b86:	f04f 0301 	mov.w	r3, #1
 8011b8a:	d063      	beq.n	8011c54 <HAL_TIM_IC_Stop_DMA+0x204>
 8011b8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011b90:	2301      	movs	r3, #1
 8011b92:	2000      	movs	r0, #0
 8011b94:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
}
 8011b98:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8011b9a:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8011b9c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8011b9e:	68d3      	ldr	r3, [r2, #12]
 8011ba0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8011ba4:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8011ba6:	f7f7 fd91 	bl	80096cc <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 8011baa:	6823      	ldr	r3, [r4, #0]
 8011bac:	f241 1211 	movw	r2, #4369	; 0x1111
 8011bb0:	6a19      	ldr	r1, [r3, #32]
 8011bb2:	4211      	tst	r1, r2
 8011bb4:	d104      	bne.n	8011bc0 <HAL_TIM_IC_Stop_DMA+0x170>
 8011bb6:	6a19      	ldr	r1, [r3, #32]
 8011bb8:	f240 4244 	movw	r2, #1092	; 0x444
 8011bbc:	4211      	tst	r1, r2
 8011bbe:	d0d7      	beq.n	8011b70 <HAL_TIM_IC_Stop_DMA+0x120>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011bc0:	2301      	movs	r3, #1
 8011bc2:	2000      	movs	r0, #0
 8011bc4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011bc8:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
}
 8011bcc:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8011bce:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8011bd0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8011bd2:	68d3      	ldr	r3, [r2, #12]
 8011bd4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8011bd8:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8011bda:	f7f7 fd77 	bl	80096cc <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 8011bde:	6823      	ldr	r3, [r4, #0]
 8011be0:	f241 1211 	movw	r2, #4369	; 0x1111
 8011be4:	6a19      	ldr	r1, [r3, #32]
 8011be6:	4211      	tst	r1, r2
 8011be8:	d00f      	beq.n	8011c0a <HAL_TIM_IC_Stop_DMA+0x1ba>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011bea:	2301      	movs	r3, #1
 8011bec:	2000      	movs	r0, #0
 8011bee:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011bf2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8011bf6:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8011bf8:	2d14      	cmp	r5, #20
 8011bfa:	f63f af55 	bhi.w	8011aa8 <HAL_TIM_IC_Stop_DMA+0x58>
 8011bfe:	4b20      	ldr	r3, [pc, #128]	; (8011c80 <HAL_TIM_IC_Stop_DMA+0x230>)
 8011c00:	40eb      	lsrs	r3, r5
 8011c02:	07db      	lsls	r3, r3, #31
 8011c04:	f53f af77 	bmi.w	8011af6 <HAL_TIM_IC_Stop_DMA+0xa6>
 8011c08:	e74e      	b.n	8011aa8 <HAL_TIM_IC_Stop_DMA+0x58>
    __HAL_TIM_DISABLE(htim);
 8011c0a:	6a19      	ldr	r1, [r3, #32]
 8011c0c:	f240 4244 	movw	r2, #1092	; 0x444
 8011c10:	4211      	tst	r1, r2
 8011c12:	d0ad      	beq.n	8011b70 <HAL_TIM_IC_Stop_DMA+0x120>
 8011c14:	e7e9      	b.n	8011bea <HAL_TIM_IC_Stop_DMA+0x19a>
 8011c16:	6a19      	ldr	r1, [r3, #32]
 8011c18:	f240 4244 	movw	r2, #1092	; 0x444
 8011c1c:	4211      	tst	r1, r2
 8011c1e:	d18d      	bne.n	8011b3c <HAL_TIM_IC_Stop_DMA+0xec>
 8011c20:	681a      	ldr	r2, [r3, #0]
 8011c22:	f022 0201 	bic.w	r2, r2, #1
 8011c26:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011c28:	e788      	b.n	8011b3c <HAL_TIM_IC_Stop_DMA+0xec>
 8011c2a:	2301      	movs	r3, #1
 8011c2c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8011c30:	e7ae      	b.n	8011b90 <HAL_TIM_IC_Stop_DMA+0x140>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8011c32:	4b14      	ldr	r3, [pc, #80]	; (8011c84 <HAL_TIM_IC_Stop_DMA+0x234>)
 8011c34:	4298      	cmp	r0, r3
 8011c36:	d003      	beq.n	8011c40 <HAL_TIM_IC_Stop_DMA+0x1f0>
 8011c38:	4b13      	ldr	r3, [pc, #76]	; (8011c88 <HAL_TIM_IC_Stop_DMA+0x238>)
 8011c3a:	4298      	cmp	r0, r3
 8011c3c:	f47f af34 	bne.w	8011aa8 <HAL_TIM_IC_Stop_DMA+0x58>
 8011c40:	2d00      	cmp	r5, #0
 8011c42:	f47f af31 	bne.w	8011aa8 <HAL_TIM_IC_Stop_DMA+0x58>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 8011c46:	480d      	ldr	r0, [pc, #52]	; (8011c7c <HAL_TIM_IC_Stop_DMA+0x22c>)
 8011c48:	f640 11e6 	movw	r1, #2534	; 0x9e6
 8011c4c:	f7f3 f9ce 	bl	8004fec <assert_failed>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8011c50:	6820      	ldr	r0, [r4, #0]
 8011c52:	e750      	b.n	8011af6 <HAL_TIM_IC_Stop_DMA+0xa6>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011c54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011c58:	e79a      	b.n	8011b90 <HAL_TIM_IC_Stop_DMA+0x140>
 8011c5a:	bf00      	nop
 8011c5c:	40010000 	.word	0x40010000
 8011c60:	40000400 	.word	0x40000400
 8011c64:	40000800 	.word	0x40000800
 8011c68:	40000c00 	.word	0x40000c00
 8011c6c:	40010400 	.word	0x40010400
 8011c70:	40014000 	.word	0x40014000
 8011c74:	40014400 	.word	0x40014400
 8011c78:	40014800 	.word	0x40014800
 8011c7c:	0802cc94 	.word	0x0802cc94
 8011c80:	00111111 	.word	0x00111111
 8011c84:	40001c00 	.word	0x40001c00
 8011c88:	40002000 	.word	0x40002000

08011c8c <HAL_TIMEx_MasterConfigSynchronization>:
{
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8011c8c:	6802      	ldr	r2, [r0, #0]
{
 8011c8e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8011c92:	4b6d      	ldr	r3, [pc, #436]	; (8011e48 <HAL_TIMEx_MasterConfigSynchronization+0x1bc>)
{
 8011c94:	460d      	mov	r5, r1
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8011c96:	4f6d      	ldr	r7, [pc, #436]	; (8011e4c <HAL_TIMEx_MasterConfigSynchronization+0x1c0>)
{
 8011c98:	4604      	mov	r4, r0
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8011c9a:	429a      	cmp	r2, r3
 8011c9c:	bf18      	it	ne
 8011c9e:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 8011ca2:	4e6b      	ldr	r6, [pc, #428]	; (8011e50 <HAL_TIMEx_MasterConfigSynchronization+0x1c4>)
 8011ca4:	496b      	ldr	r1, [pc, #428]	; (8011e54 <HAL_TIMEx_MasterConfigSynchronization+0x1c8>)
 8011ca6:	bf14      	ite	ne
 8011ca8:	2301      	movne	r3, #1
 8011caa:	2300      	moveq	r3, #0
 8011cac:	42ba      	cmp	r2, r7
 8011cae:	bf0c      	ite	eq
 8011cb0:	2300      	moveq	r3, #0
 8011cb2:	f003 0301 	andne.w	r3, r3, #1
 8011cb6:	42b2      	cmp	r2, r6
 8011cb8:	bf0c      	ite	eq
 8011cba:	2300      	moveq	r3, #0
 8011cbc:	f003 0301 	andne.w	r3, r3, #1
 8011cc0:	428a      	cmp	r2, r1
 8011cc2:	bf0c      	ite	eq
 8011cc4:	2300      	moveq	r3, #0
 8011cc6:	f003 0301 	andne.w	r3, r3, #1
 8011cca:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8011cce:	428a      	cmp	r2, r1
 8011cd0:	bf0c      	ite	eq
 8011cd2:	2300      	moveq	r3, #0
 8011cd4:	f003 0301 	andne.w	r3, r3, #1
 8011cd8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8011cdc:	428a      	cmp	r2, r1
 8011cde:	bf0c      	ite	eq
 8011ce0:	2300      	moveq	r3, #0
 8011ce2:	f003 0301 	andne.w	r3, r3, #1
 8011ce6:	b11b      	cbz	r3, 8011cf0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8011ce8:	4b5b      	ldr	r3, [pc, #364]	; (8011e58 <HAL_TIMEx_MasterConfigSynchronization+0x1cc>)
 8011cea:	429a      	cmp	r2, r3
 8011cec:	f040 808c 	bne.w	8011e08 <HAL_TIMEx_MasterConfigSynchronization+0x17c>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8011cf0:	682b      	ldr	r3, [r5, #0]
 8011cf2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8011cf6:	2b40      	cmp	r3, #64	; 0x40
 8011cf8:	d002      	beq.n	8011d00 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	f040 808a 	bne.w	8011e14 <HAL_TIMEx_MasterConfigSynchronization+0x188>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8011d00:	68ab      	ldr	r3, [r5, #8]
 8011d02:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8011d06:	d173      	bne.n	8011df0 <HAL_TIMEx_MasterConfigSynchronization+0x164>

  /* Check input state */
  __HAL_LOCK(htim);
 8011d08:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8011d0c:	2b01      	cmp	r3, #1
 8011d0e:	d078      	beq.n	8011e02 <HAL_TIMEx_MasterConfigSynchronization+0x176>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8011d10:	6822      	ldr	r2, [r4, #0]
  __HAL_LOCK(htim);
 8011d12:	2101      	movs	r1, #1

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011d14:	f8df 9130 	ldr.w	r9, [pc, #304]	; 8011e48 <HAL_TIMEx_MasterConfigSynchronization+0x1bc>
  htim->State = HAL_TIM_STATE_BUSY;
 8011d18:	2302      	movs	r3, #2
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011d1a:	f8df 813c 	ldr.w	r8, [pc, #316]	; 8011e58 <HAL_TIMEx_MasterConfigSynchronization+0x1cc>
  __HAL_LOCK(htim);
 8011d1e:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011d22:	eba2 0009 	sub.w	r0, r2, r9
 8011d26:	eba2 0108 	sub.w	r1, r2, r8
  htim->State = HAL_TIM_STATE_BUSY;
 8011d2a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011d2e:	fab0 f080 	clz	r0, r0
  tmpcr2 = htim->Instance->CR2;
 8011d32:	6857      	ldr	r7, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011d34:	fab1 f181 	clz	r1, r1
  tmpsmcr = htim->Instance->SMCR;
 8011d38:	6896      	ldr	r6, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011d3a:	0940      	lsrs	r0, r0, #5
 8011d3c:	0949      	lsrs	r1, r1, #5
 8011d3e:	ea50 0301 	orrs.w	r3, r0, r1
 8011d42:	d135      	bne.n	8011db0 <HAL_TIMEx_MasterConfigSynchronization+0x124>
 8011d44:	4619      	mov	r1, r3
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011d46:	430b      	orrs	r3, r1
 8011d48:	4940      	ldr	r1, [pc, #256]	; (8011e4c <HAL_TIMEx_MasterConfigSynchronization+0x1c0>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8011d4a:	f027 0770 	bic.w	r7, r7, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011d4e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8011d52:	bf08      	it	eq
 8011d54:	f043 0301 	orreq.w	r3, r3, #1
 8011d58:	428a      	cmp	r2, r1
 8011d5a:	bf08      	it	eq
 8011d5c:	f043 0301 	orreq.w	r3, r3, #1
 8011d60:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8011d64:	428a      	cmp	r2, r1
 8011d66:	bf08      	it	eq
 8011d68:	f043 0301 	orreq.w	r3, r3, #1
 8011d6c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8011d70:	428a      	cmp	r2, r1
 8011d72:	bf08      	it	eq
 8011d74:	f043 0301 	orreq.w	r3, r3, #1
 8011d78:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8011d7c:	428a      	cmp	r2, r1
 8011d7e:	bf08      	it	eq
 8011d80:	f043 0301 	orreq.w	r3, r3, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8011d84:	6829      	ldr	r1, [r5, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011d86:	b2db      	uxtb	r3, r3
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8011d88:	430f      	orrs	r7, r1
  htim->Instance->CR2 = tmpcr2;
 8011d8a:	6057      	str	r7, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011d8c:	b913      	cbnz	r3, 8011d94 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8011d8e:	4b33      	ldr	r3, [pc, #204]	; (8011e5c <HAL_TIMEx_MasterConfigSynchronization+0x1d0>)
 8011d90:	429a      	cmp	r2, r3
 8011d92:	d104      	bne.n	8011d9e <HAL_TIMEx_MasterConfigSynchronization+0x112>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8011d94:	68ab      	ldr	r3, [r5, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8011d96:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8011d9a:	431e      	orrs	r6, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8011d9c:	6096      	str	r6, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8011d9e:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8011da0:	2201      	movs	r2, #1

  return HAL_OK;
 8011da2:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 8011da4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8011da8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8011dac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8011db0:	f8d5 e004 	ldr.w	lr, [r5, #4]
 8011db4:	f42e 1340 	bic.w	r3, lr, #3145728	; 0x300000
 8011db8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8011dbc:	bf18      	it	ne
 8011dbe:	2b00      	cmpne	r3, #0
 8011dc0:	bf14      	ite	ne
 8011dc2:	f04f 0c01 	movne.w	ip, #1
 8011dc6:	f04f 0c00 	moveq.w	ip, #0
 8011dca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8011dce:	bf0c      	ite	eq
 8011dd0:	f04f 0c00 	moveq.w	ip, #0
 8011dd4:	f00c 0c01 	andne.w	ip, ip, #1
 8011dd8:	f1bc 0f00 	cmp.w	ip, #0
 8011ddc:	d002      	beq.n	8011de4 <HAL_TIMEx_MasterConfigSynchronization+0x158>
 8011dde:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8011de2:	d11d      	bne.n	8011e20 <HAL_TIMEx_MasterConfigSynchronization+0x194>
    tmpcr2 &= ~TIM_CR2_MMS2;
 8011de4:	f427 0770 	bic.w	r7, r7, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8011de8:	4603      	mov	r3, r0
 8011dea:	ea47 070e 	orr.w	r7, r7, lr
 8011dee:	e7aa      	b.n	8011d46 <HAL_TIMEx_MasterConfigSynchronization+0xba>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8011df0:	f240 71b5 	movw	r1, #1973	; 0x7b5
 8011df4:	481a      	ldr	r0, [pc, #104]	; (8011e60 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 8011df6:	f7f3 f8f9 	bl	8004fec <assert_failed>
  __HAL_LOCK(htim);
 8011dfa:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8011dfe:	2b01      	cmp	r3, #1
 8011e00:	d186      	bne.n	8011d10 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8011e02:	2002      	movs	r0, #2
}
 8011e04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8011e08:	f240 71b3 	movw	r1, #1971	; 0x7b3
 8011e0c:	4814      	ldr	r0, [pc, #80]	; (8011e60 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 8011e0e:	f7f3 f8ed 	bl	8004fec <assert_failed>
 8011e12:	e76d      	b.n	8011cf0 <HAL_TIMEx_MasterConfigSynchronization+0x64>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8011e14:	f240 71b4 	movw	r1, #1972	; 0x7b4
 8011e18:	4811      	ldr	r0, [pc, #68]	; (8011e60 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 8011e1a:	f7f3 f8e7 	bl	8004fec <assert_failed>
 8011e1e:	e76f      	b.n	8011d00 <HAL_TIMEx_MasterConfigSynchronization+0x74>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8011e20:	f240 71c7 	movw	r1, #1991	; 0x7c7
 8011e24:	480e      	ldr	r0, [pc, #56]	; (8011e60 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 8011e26:	f7f3 f8e1 	bl	8004fec <assert_failed>
  htim->Instance->CR2 = tmpcr2;
 8011e2a:	6822      	ldr	r2, [r4, #0]
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8011e2c:	f8d5 e004 	ldr.w	lr, [r5, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011e30:	eba2 0309 	sub.w	r3, r2, r9
 8011e34:	eba2 0c08 	sub.w	ip, r2, r8
 8011e38:	4258      	negs	r0, r3
 8011e3a:	4158      	adcs	r0, r3
 8011e3c:	f1dc 0100 	rsbs	r1, ip, #0
 8011e40:	eb41 010c 	adc.w	r1, r1, ip
 8011e44:	e7ce      	b.n	8011de4 <HAL_TIMEx_MasterConfigSynchronization+0x158>
 8011e46:	bf00      	nop
 8011e48:	40010000 	.word	0x40010000
 8011e4c:	40000400 	.word	0x40000400
 8011e50:	40000800 	.word	0x40000800
 8011e54:	40000c00 	.word	0x40000c00
 8011e58:	40010400 	.word	0x40010400
 8011e5c:	40001800 	.word	0x40001800
 8011e60:	0802cccc 	.word	0x0802cccc

08011e64 <HAL_TIMEx_CommutCallback>:
 8011e64:	4770      	bx	lr
 8011e66:	bf00      	nop

08011e68 <HAL_TIMEx_BreakCallback>:
 8011e68:	4770      	bx	lr
 8011e6a:	bf00      	nop

08011e6c <HAL_TIMEx_Break2Callback>:
 8011e6c:	4770      	bx	lr
 8011e6e:	bf00      	nop

08011e70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011e70:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e72:	e852 3f00 	ldrex	r3, [r2]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8011e76:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e7a:	e842 3100 	strex	r1, r3, [r2]
 8011e7e:	2900      	cmp	r1, #0
 8011e80:	d1f7      	bne.n	8011e72 <UART_EndRxTransfer+0x2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e82:	f102 0308 	add.w	r3, r2, #8
 8011e86:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011e8a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e8e:	f102 0c08 	add.w	ip, r2, #8
 8011e92:	e84c 3100 	strex	r1, r3, [ip]
 8011e96:	2900      	cmp	r1, #0
 8011e98:	d1f3      	bne.n	8011e82 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011e9a:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8011e9c:	2b01      	cmp	r3, #1
 8011e9e:	d005      	beq.n	8011eac <UART_EndRxTransfer+0x3c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011ea0:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8011ea2:	2220      	movs	r2, #32

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011ea4:	6643      	str	r3, [r0, #100]	; 0x64
  huart->RxState = HAL_UART_STATE_READY;
 8011ea6:	67c2      	str	r2, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011ea8:	6603      	str	r3, [r0, #96]	; 0x60
}
 8011eaa:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011eac:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011eb0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011eb4:	e842 3100 	strex	r1, r3, [r2]
 8011eb8:	2900      	cmp	r1, #0
 8011eba:	d0f1      	beq.n	8011ea0 <UART_EndRxTransfer+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ebc:	e852 3f00 	ldrex	r3, [r2]
 8011ec0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ec4:	e842 3100 	strex	r1, r3, [r2]
 8011ec8:	2900      	cmp	r1, #0
 8011eca:	d1ef      	bne.n	8011eac <UART_EndRxTransfer+0x3c>
 8011ecc:	e7e8      	b.n	8011ea0 <UART_EndRxTransfer+0x30>
 8011ece:	bf00      	nop

08011ed0 <HAL_UART_DeInit>:
  if (huart == NULL)
 8011ed0:	2800      	cmp	r0, #0
 8011ed2:	d046      	beq.n	8011f62 <HAL_UART_DeInit+0x92>
  assert_param(IS_UART_INSTANCE(huart->Instance));
 8011ed4:	6802      	ldr	r2, [r0, #0]
 8011ed6:	4927      	ldr	r1, [pc, #156]	; (8011f74 <HAL_UART_DeInit+0xa4>)
{
 8011ed8:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_INSTANCE(huart->Instance));
 8011eda:	4b27      	ldr	r3, [pc, #156]	; (8011f78 <HAL_UART_DeInit+0xa8>)
 8011edc:	4604      	mov	r4, r0
 8011ede:	4827      	ldr	r0, [pc, #156]	; (8011f7c <HAL_UART_DeInit+0xac>)
 8011ee0:	429a      	cmp	r2, r3
 8011ee2:	bf18      	it	ne
 8011ee4:	4282      	cmpne	r2, r0
 8011ee6:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8011eea:	bf14      	ite	ne
 8011eec:	2301      	movne	r3, #1
 8011eee:	2300      	moveq	r3, #0
 8011ef0:	428a      	cmp	r2, r1
 8011ef2:	bf0c      	ite	eq
 8011ef4:	2300      	moveq	r3, #0
 8011ef6:	f003 0301 	andne.w	r3, r3, #1
 8011efa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011efe:	4282      	cmp	r2, r0
 8011f00:	bf0c      	ite	eq
 8011f02:	2300      	moveq	r3, #0
 8011f04:	f003 0301 	andne.w	r3, r3, #1
 8011f08:	f500 4048 	add.w	r0, r0, #51200	; 0xc800
 8011f0c:	428a      	cmp	r2, r1
 8011f0e:	bf0c      	ite	eq
 8011f10:	2300      	moveq	r3, #0
 8011f12:	f003 0301 	andne.w	r3, r3, #1
 8011f16:	f501 5120 	add.w	r1, r1, #10240	; 0x2800
 8011f1a:	4282      	cmp	r2, r0
 8011f1c:	bf0c      	ite	eq
 8011f1e:	2300      	moveq	r3, #0
 8011f20:	f003 0301 	andne.w	r3, r3, #1
 8011f24:	428a      	cmp	r2, r1
 8011f26:	bf0c      	ite	eq
 8011f28:	2300      	moveq	r3, #0
 8011f2a:	f003 0301 	andne.w	r3, r3, #1
 8011f2e:	b113      	cbz	r3, 8011f36 <HAL_UART_DeInit+0x66>
 8011f30:	4b13      	ldr	r3, [pc, #76]	; (8011f80 <HAL_UART_DeInit+0xb0>)
 8011f32:	429a      	cmp	r2, r3
 8011f34:	d117      	bne.n	8011f66 <HAL_UART_DeInit+0x96>
  huart->gState = HAL_UART_STATE_BUSY;
 8011f36:	2324      	movs	r3, #36	; 0x24
  huart->Instance->CR1 = 0x0U;
 8011f38:	2500      	movs	r5, #0
  HAL_UART_MspDeInit(huart);
 8011f3a:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8011f3c:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8011f3e:	6813      	ldr	r3, [r2, #0]
 8011f40:	f023 0301 	bic.w	r3, r3, #1
 8011f44:	6013      	str	r3, [r2, #0]
  huart->Instance->CR1 = 0x0U;
 8011f46:	6015      	str	r5, [r2, #0]
  huart->Instance->CR2 = 0x0U;
 8011f48:	6055      	str	r5, [r2, #4]
  huart->Instance->CR3 = 0x0U;
 8011f4a:	6095      	str	r5, [r2, #8]
  HAL_UART_MspDeInit(huart);
 8011f4c:	f7f5 f876 	bl	800703c <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011f50:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  return HAL_OK;
 8011f54:	4628      	mov	r0, r5
  huart->gState = HAL_UART_STATE_RESET;
 8011f56:	67a5      	str	r5, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8011f58:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 8011f5c:	67e5      	str	r5, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011f5e:	6625      	str	r5, [r4, #96]	; 0x60
}
 8011f60:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8011f62:	2001      	movs	r0, #1
}
 8011f64:	4770      	bx	lr
  assert_param(IS_UART_INSTANCE(huart->Instance));
 8011f66:	f240 2167 	movw	r1, #615	; 0x267
 8011f6a:	4806      	ldr	r0, [pc, #24]	; (8011f84 <HAL_UART_DeInit+0xb4>)
 8011f6c:	f7f3 f83e 	bl	8004fec <assert_failed>
  __HAL_UART_DISABLE(huart);
 8011f70:	6822      	ldr	r2, [r4, #0]
 8011f72:	e7e0      	b.n	8011f36 <HAL_UART_DeInit+0x66>
 8011f74:	40004800 	.word	0x40004800
 8011f78:	40011000 	.word	0x40011000
 8011f7c:	40004400 	.word	0x40004400
 8011f80:	40007c00 	.word	0x40007c00
 8011f84:	0802cd08 	.word	0x0802cd08

08011f88 <HAL_UART_Transmit_DMA>:
{
 8011f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 8011f8a:	6f87      	ldr	r7, [r0, #120]	; 0x78
 8011f8c:	2f20      	cmp	r7, #32
 8011f8e:	d141      	bne.n	8012014 <HAL_UART_Transmit_DMA+0x8c>
    if ((pData == NULL) || (Size == 0U))
 8011f90:	2900      	cmp	r1, #0
 8011f92:	d03d      	beq.n	8012010 <HAL_UART_Transmit_DMA+0x88>
 8011f94:	fab2 f682 	clz	r6, r2
 8011f98:	0976      	lsrs	r6, r6, #5
 8011f9a:	2a00      	cmp	r2, #0
 8011f9c:	d038      	beq.n	8012010 <HAL_UART_Transmit_DMA+0x88>
 8011f9e:	4604      	mov	r4, r0
    __HAL_LOCK(huart);
 8011fa0:	f890 0074 	ldrb.w	r0, [r0, #116]	; 0x74
 8011fa4:	2801      	cmp	r0, #1
 8011fa6:	d035      	beq.n	8012014 <HAL_UART_Transmit_DMA+0x8c>
 8011fa8:	2501      	movs	r5, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8011faa:	2321      	movs	r3, #33	; 0x21
    if (huart->hdmatx != NULL)
 8011fac:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    huart->TxXferCount = Size;
 8011fae:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    huart->pTxBuffPtr  = pData;
 8011fb2:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011fb4:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
    huart->TxXferSize  = Size;
 8011fb8:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    __HAL_LOCK(huart);
 8011fbc:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8011fc0:	67a3      	str	r3, [r4, #120]	; 0x78
    if (huart->hdmatx != NULL)
 8011fc2:	b190      	cbz	r0, 8011fea <HAL_UART_Transmit_DMA+0x62>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8011fc4:	f8df c060 	ldr.w	ip, [pc, #96]	; 8012028 <HAL_UART_Transmit_DMA+0xa0>
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8011fc8:	4613      	mov	r3, r2
 8011fca:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8011fcc:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8011fd0:	f8df c058 	ldr.w	ip, [pc, #88]	; 801202c <HAL_UART_Transmit_DMA+0xa4>
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8011fd4:	3228      	adds	r2, #40	; 0x28
      huart->hdmatx->XferAbortCallback = NULL;
 8011fd6:	6506      	str	r6, [r0, #80]	; 0x50
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8011fd8:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8011fdc:	f8df c050 	ldr.w	ip, [pc, #80]	; 8012030 <HAL_UART_Transmit_DMA+0xa8>
 8011fe0:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8011fe4:	f7f7 face 	bl	8009584 <HAL_DMA_Start_IT>
 8011fe8:	b9b0      	cbnz	r0, 8012018 <HAL_UART_Transmit_DMA+0x90>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8011fea:	6822      	ldr	r2, [r4, #0]
 8011fec:	2140      	movs	r1, #64	; 0x40
    __HAL_UNLOCK(huart);
 8011fee:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8011ff0:	6211      	str	r1, [r2, #32]
    __HAL_UNLOCK(huart);
 8011ff2:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ff6:	f102 0308 	add.w	r3, r2, #8
 8011ffa:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011ffe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012002:	f102 0108 	add.w	r1, r2, #8
 8012006:	e841 3000 	strex	r0, r3, [r1]
 801200a:	2800      	cmp	r0, #0
 801200c:	d1f3      	bne.n	8011ff6 <HAL_UART_Transmit_DMA+0x6e>
}
 801200e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8012010:	2001      	movs	r0, #1
}
 8012012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8012014:	2002      	movs	r0, #2
}
 8012016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8012018:	2310      	movs	r3, #16
        return HAL_ERROR;
 801201a:	4628      	mov	r0, r5
        __HAL_UNLOCK(huart);
 801201c:	f884 6074 	strb.w	r6, [r4, #116]	; 0x74
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8012020:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 8012024:	67a7      	str	r7, [r4, #120]	; 0x78
}
 8012026:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012028:	08012139 	.word	0x08012139
 801202c:	08012181 	.word	0x08012181
 8012030:	08012191 	.word	0x08012191

08012034 <HAL_UART_Abort>:
{
 8012034:	b538      	push	{r3, r4, r5, lr}
 8012036:	4604      	mov	r4, r0
 8012038:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801203a:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 801203e:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012042:	e843 2100 	strex	r1, r2, [r3]
 8012046:	2900      	cmp	r1, #0
 8012048:	d1f7      	bne.n	801203a <HAL_UART_Abort+0x6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801204a:	f103 0208 	add.w	r2, r3, #8
 801204e:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012052:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012056:	f103 0008 	add.w	r0, r3, #8
 801205a:	e840 2100 	strex	r1, r2, [r0]
 801205e:	2900      	cmp	r1, #0
 8012060:	d1f3      	bne.n	801204a <HAL_UART_Abort+0x16>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012062:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8012064:	2a01      	cmp	r2, #1
 8012066:	d043      	beq.n	80120f0 <HAL_UART_Abort+0xbc>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8012068:	6899      	ldr	r1, [r3, #8]
 801206a:	461a      	mov	r2, r3
 801206c:	0608      	lsls	r0, r1, #24
 801206e:	d42a      	bmi.n	80120c6 <HAL_UART_Abort+0x92>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012070:	6899      	ldr	r1, [r3, #8]
 8012072:	0649      	lsls	r1, r1, #25
 8012074:	d514      	bpl.n	80120a0 <HAL_UART_Abort+0x6c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012076:	f103 0208 	add.w	r2, r3, #8
 801207a:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801207e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012082:	f103 0008 	add.w	r0, r3, #8
 8012086:	e840 2100 	strex	r1, r2, [r0]
 801208a:	2900      	cmp	r1, #0
 801208c:	d1f3      	bne.n	8012076 <HAL_UART_Abort+0x42>
    if (huart->hdmarx != NULL)
 801208e:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8012090:	2800      	cmp	r0, #0
 8012092:	d03e      	beq.n	8012112 <HAL_UART_Abort+0xde>
      huart->hdmarx->XferAbortCallback = NULL;
 8012094:	6501      	str	r1, [r0, #80]	; 0x50
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8012096:	f7f7 fad1 	bl	800963c <HAL_DMA_Abort>
 801209a:	2800      	cmp	r0, #0
 801209c:	d145      	bne.n	801212a <HAL_UART_Abort+0xf6>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801209e:	6822      	ldr	r2, [r4, #0]
  huart->TxXferCount = 0U;
 80120a0:	2300      	movs	r3, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80120a2:	210f      	movs	r1, #15
  huart->gState  = HAL_UART_STATE_READY;
 80120a4:	2520      	movs	r5, #32
  huart->TxXferCount = 0U;
 80120a6:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
  return HAL_OK;
 80120aa:	4618      	mov	r0, r3
  huart->RxXferCount = 0U;
 80120ac:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80120b0:	6211      	str	r1, [r2, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80120b2:	6991      	ldr	r1, [r2, #24]
 80120b4:	f041 0108 	orr.w	r1, r1, #8
 80120b8:	6191      	str	r1, [r2, #24]
  huart->gState  = HAL_UART_STATE_READY;
 80120ba:	67a5      	str	r5, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80120bc:	67e5      	str	r5, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80120be:	6623      	str	r3, [r4, #96]	; 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80120c0:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
}
 80120c4:	bd38      	pop	{r3, r4, r5, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80120c6:	f103 0208 	add.w	r2, r3, #8
 80120ca:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80120ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80120d2:	f103 0008 	add.w	r0, r3, #8
 80120d6:	e840 2100 	strex	r1, r2, [r0]
 80120da:	2900      	cmp	r1, #0
 80120dc:	d1f3      	bne.n	80120c6 <HAL_UART_Abort+0x92>
    if (huart->hdmatx != NULL)
 80120de:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80120e0:	b120      	cbz	r0, 80120ec <HAL_UART_Abort+0xb8>
      huart->hdmatx->XferAbortCallback = NULL;
 80120e2:	6501      	str	r1, [r0, #80]	; 0x50
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80120e4:	f7f7 faaa 	bl	800963c <HAL_DMA_Abort>
 80120e8:	b9a8      	cbnz	r0, 8012116 <HAL_UART_Abort+0xe2>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80120ea:	6823      	ldr	r3, [r4, #0]
 80120ec:	461a      	mov	r2, r3
 80120ee:	e7bf      	b.n	8012070 <HAL_UART_Abort+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80120f0:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80120f4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80120f8:	e843 2100 	strex	r1, r2, [r3]
 80120fc:	2900      	cmp	r1, #0
 80120fe:	d0b3      	beq.n	8012068 <HAL_UART_Abort+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012100:	e853 2f00 	ldrex	r2, [r3]
 8012104:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012108:	e843 2100 	strex	r1, r2, [r3]
 801210c:	2900      	cmp	r1, #0
 801210e:	d1ef      	bne.n	80120f0 <HAL_UART_Abort+0xbc>
 8012110:	e7aa      	b.n	8012068 <HAL_UART_Abort+0x34>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8012112:	461a      	mov	r2, r3
 8012114:	e7c4      	b.n	80120a0 <HAL_UART_Abort+0x6c>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8012116:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8012118:	f7f7 fbdc 	bl	80098d4 <HAL_DMA_GetError>
 801211c:	2820      	cmp	r0, #32
 801211e:	d1e4      	bne.n	80120ea <HAL_UART_Abort+0xb6>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8012120:	2310      	movs	r3, #16
          return HAL_TIMEOUT;
 8012122:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8012124:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
}
 8012128:	bd38      	pop	{r3, r4, r5, pc}
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 801212a:	6f20      	ldr	r0, [r4, #112]	; 0x70
 801212c:	f7f7 fbd2 	bl	80098d4 <HAL_DMA_GetError>
 8012130:	2820      	cmp	r0, #32
 8012132:	d1b4      	bne.n	801209e <HAL_UART_Abort+0x6a>
 8012134:	e7f4      	b.n	8012120 <HAL_UART_Abort+0xec>
 8012136:	bf00      	nop

08012138 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8012138:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 801213a:	69c3      	ldr	r3, [r0, #28]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801213c:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 801213e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012142:	d018      	beq.n	8012176 <UART_DMATransmitCplt+0x3e>
  {
    huart->TxXferCount = 0U;
 8012144:	2300      	movs	r3, #0
 8012146:	6802      	ldr	r2, [r0, #0]
 8012148:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801214c:	f102 0308 	add.w	r3, r2, #8
 8012150:	e853 3f00 	ldrex	r3, [r3]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8012154:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012158:	f102 0008 	add.w	r0, r2, #8
 801215c:	e840 3100 	strex	r1, r3, [r0]
 8012160:	2900      	cmp	r1, #0
 8012162:	d1f3      	bne.n	801214c <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012164:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8012168:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801216c:	e842 3100 	strex	r1, r3, [r2]
 8012170:	2900      	cmp	r1, #0
 8012172:	d1f7      	bne.n	8012164 <UART_DMATransmitCplt+0x2c>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8012174:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8012176:	f7ef ff05 	bl	8001f84 <HAL_UART_TxCpltCallback>
}
 801217a:	bd08      	pop	{r3, pc}

0801217c <HAL_UART_TxHalfCpltCallback>:
 801217c:	4770      	bx	lr
 801217e:	bf00      	nop

08012180 <UART_DMATxHalfCplt>:
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8012180:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8012182:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8012184:	f7ff fffa 	bl	801217c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8012188:	bd08      	pop	{r3, pc}
 801218a:	bf00      	nop

0801218c <HAL_UART_RxHalfCpltCallback>:
 801218c:	4770      	bx	lr
 801218e:	bf00      	nop

08012190 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012190:	6b80      	ldr	r0, [r0, #56]	; 0x38

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8012192:	6802      	ldr	r2, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8012194:	6f81      	ldr	r1, [r0, #120]	; 0x78
{
 8012196:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8012198:	6fc4      	ldr	r4, [r0, #124]	; 0x7c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801219a:	6893      	ldr	r3, [r2, #8]
 801219c:	061b      	lsls	r3, r3, #24
 801219e:	d501      	bpl.n	80121a4 <UART_DMAError+0x14>
 80121a0:	2921      	cmp	r1, #33	; 0x21
 80121a2:	d00d      	beq.n	80121c0 <UART_DMAError+0x30>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80121a4:	6893      	ldr	r3, [r2, #8]
 80121a6:	065b      	lsls	r3, r3, #25
 80121a8:	d501      	bpl.n	80121ae <UART_DMAError+0x1e>
 80121aa:	2c22      	cmp	r4, #34	; 0x22
 80121ac:	d016      	beq.n	80121dc <UART_DMAError+0x4c>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80121ae:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 80121b2:	f043 0310 	orr.w	r3, r3, #16
 80121b6:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80121ba:	f7f3 f9f5 	bl	80055a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80121be:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 80121c0:	2300      	movs	r3, #0
 80121c2:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80121c6:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80121ca:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80121ce:	e842 3100 	strex	r1, r3, [r2]
 80121d2:	2900      	cmp	r1, #0
 80121d4:	d1f7      	bne.n	80121c6 <UART_DMAError+0x36>
  huart->gState = HAL_UART_STATE_READY;
 80121d6:	2320      	movs	r3, #32
 80121d8:	6783      	str	r3, [r0, #120]	; 0x78
}
 80121da:	e7e3      	b.n	80121a4 <UART_DMAError+0x14>
    huart->RxXferCount = 0U;
 80121dc:	2300      	movs	r3, #0
 80121de:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 80121e2:	f7ff fe45 	bl	8011e70 <UART_EndRxTransfer>
 80121e6:	e7e2      	b.n	80121ae <UART_DMAError+0x1e>

080121e8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80121e8:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80121ea:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 80121ec:	2300      	movs	r3, #0
 80121ee:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80121f2:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80121f6:	f7f3 f9d7 	bl	80055a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80121fa:	bd08      	pop	{r3, pc}

080121fc <HAL_UART_AbortCpltCallback>:
 80121fc:	4770      	bx	lr
 80121fe:	bf00      	nop

08012200 <HAL_UART_Abort_IT>:
{
 8012200:	b570      	push	{r4, r5, r6, lr}
 8012202:	6803      	ldr	r3, [r0, #0]
 8012204:	4605      	mov	r5, r0
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012206:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 801220a:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801220e:	e843 2100 	strex	r1, r2, [r3]
 8012212:	2900      	cmp	r1, #0
 8012214:	d1f7      	bne.n	8012206 <HAL_UART_Abort_IT+0x6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012216:	f103 0208 	add.w	r2, r3, #8
 801221a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801221e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012222:	f103 0008 	add.w	r0, r3, #8
 8012226:	e840 2100 	strex	r1, r2, [r0]
 801222a:	2900      	cmp	r1, #0
 801222c:	d1f3      	bne.n	8012216 <HAL_UART_Abort_IT+0x16>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801222e:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8012230:	2a01      	cmp	r2, #1
 8012232:	d05e      	beq.n	80122f2 <HAL_UART_Abort_IT+0xf2>
  if (huart->hdmatx != NULL)
 8012234:	6ee8      	ldr	r0, [r5, #108]	; 0x6c
 8012236:	2800      	cmp	r0, #0
 8012238:	d071      	beq.n	801231e <HAL_UART_Abort_IT+0x11e>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 801223a:	689a      	ldr	r2, [r3, #8]
 801223c:	461c      	mov	r4, r3
 801223e:	f012 0280 	ands.w	r2, r2, #128	; 0x80
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8012242:	bf18      	it	ne
 8012244:	4a3b      	ldrne	r2, [pc, #236]	; (8012334 <HAL_UART_Abort_IT+0x134>)
      huart->hdmatx->XferAbortCallback = NULL;
 8012246:	6502      	str	r2, [r0, #80]	; 0x50
  if (huart->hdmarx != NULL)
 8012248:	6f29      	ldr	r1, [r5, #112]	; 0x70
 801224a:	b129      	cbz	r1, 8012258 <HAL_UART_Abort_IT+0x58>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801224c:	689a      	ldr	r2, [r3, #8]
 801224e:	f012 0240 	ands.w	r2, r2, #64	; 0x40
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8012252:	bf18      	it	ne
 8012254:	4a38      	ldrne	r2, [pc, #224]	; (8012338 <HAL_UART_Abort_IT+0x138>)
      huart->hdmarx->XferAbortCallback = NULL;
 8012256:	650a      	str	r2, [r1, #80]	; 0x50
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8012258:	689a      	ldr	r2, [r3, #8]
 801225a:	0612      	lsls	r2, r2, #24
 801225c:	d430      	bmi.n	80122c0 <HAL_UART_Abort_IT+0xc0>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801225e:	689a      	ldr	r2, [r3, #8]
 8012260:	0656      	lsls	r6, r2, #25
 8012262:	d515      	bpl.n	8012290 <HAL_UART_Abort_IT+0x90>
  uint32_t abortcplt = 1U;
 8012264:	2401      	movs	r4, #1
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012266:	f103 0208 	add.w	r2, r3, #8
 801226a:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801226e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012272:	f103 0008 	add.w	r0, r3, #8
 8012276:	e840 2600 	strex	r6, r2, [r0]
 801227a:	2e00      	cmp	r6, #0
 801227c:	d1f3      	bne.n	8012266 <HAL_UART_Abort_IT+0x66>
    if (huart->hdmarx != NULL)
 801227e:	2900      	cmp	r1, #0
 8012280:	d04f      	beq.n	8012322 <HAL_UART_Abort_IT+0x122>
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8012282:	4608      	mov	r0, r1
 8012284:	f7f7 fa22 	bl	80096cc <HAL_DMA_Abort_IT>
 8012288:	b1c0      	cbz	r0, 80122bc <HAL_UART_Abort_IT+0xbc>
        huart->hdmarx->XferAbortCallback = NULL;
 801228a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801228c:	682c      	ldr	r4, [r5, #0]
        huart->hdmarx->XferAbortCallback = NULL;
 801228e:	651e      	str	r6, [r3, #80]	; 0x50
    huart->TxXferCount = 0U;
 8012290:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8012292:	220f      	movs	r2, #15
    huart->gState  = HAL_UART_STATE_READY;
 8012294:	2120      	movs	r1, #32
    HAL_UART_AbortCpltCallback(huart);
 8012296:	4628      	mov	r0, r5
    huart->TxXferCount = 0U;
 8012298:	f8a5 3052 	strh.w	r3, [r5, #82]	; 0x52
    huart->RxISR = NULL;
 801229c:	666b      	str	r3, [r5, #100]	; 0x64
    huart->RxXferCount = 0U;
 801229e:	f8a5 305a 	strh.w	r3, [r5, #90]	; 0x5a
    huart->TxISR = NULL;
 80122a2:	66ab      	str	r3, [r5, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80122a4:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80122a8:	6222      	str	r2, [r4, #32]
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80122aa:	69a2      	ldr	r2, [r4, #24]
 80122ac:	f042 0208 	orr.w	r2, r2, #8
 80122b0:	61a2      	str	r2, [r4, #24]
    huart->gState  = HAL_UART_STATE_READY;
 80122b2:	67a9      	str	r1, [r5, #120]	; 0x78
    huart->RxState = HAL_UART_STATE_READY;
 80122b4:	67e9      	str	r1, [r5, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80122b6:	662b      	str	r3, [r5, #96]	; 0x60
    HAL_UART_AbortCpltCallback(huart);
 80122b8:	f7ff ffa0 	bl	80121fc <HAL_UART_AbortCpltCallback>
}
 80122bc:	2000      	movs	r0, #0
 80122be:	bd70      	pop	{r4, r5, r6, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80122c0:	f103 0208 	add.w	r2, r3, #8
 80122c4:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80122c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80122cc:	f103 0608 	add.w	r6, r3, #8
 80122d0:	e846 2400 	strex	r4, r2, [r6]
 80122d4:	2c00      	cmp	r4, #0
 80122d6:	d1f3      	bne.n	80122c0 <HAL_UART_Abort_IT+0xc0>
    if (huart->hdmatx != NULL)
 80122d8:	b1e0      	cbz	r0, 8012314 <HAL_UART_Abort_IT+0x114>
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 80122da:	f7f7 f9f7 	bl	80096cc <HAL_DMA_Abort_IT>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80122de:	682b      	ldr	r3, [r5, #0]
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 80122e0:	b318      	cbz	r0, 801232a <HAL_UART_Abort_IT+0x12a>
        huart->hdmatx->XferAbortCallback = NULL;
 80122e2:	6ee9      	ldr	r1, [r5, #108]	; 0x6c
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80122e4:	689a      	ldr	r2, [r3, #8]
        huart->hdmatx->XferAbortCallback = NULL;
 80122e6:	650c      	str	r4, [r1, #80]	; 0x50
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80122e8:	461c      	mov	r4, r3
 80122ea:	0651      	lsls	r1, r2, #25
 80122ec:	d5d0      	bpl.n	8012290 <HAL_UART_Abort_IT+0x90>
  uint32_t abortcplt = 1U;
 80122ee:	2401      	movs	r4, #1
 80122f0:	e01e      	b.n	8012330 <HAL_UART_Abort_IT+0x130>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80122f2:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80122f6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80122fa:	e843 2100 	strex	r1, r2, [r3]
 80122fe:	2900      	cmp	r1, #0
 8012300:	d098      	beq.n	8012234 <HAL_UART_Abort_IT+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012302:	e853 2f00 	ldrex	r2, [r3]
 8012306:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801230a:	e843 2100 	strex	r1, r2, [r3]
 801230e:	2900      	cmp	r1, #0
 8012310:	d1ef      	bne.n	80122f2 <HAL_UART_Abort_IT+0xf2>
 8012312:	e78f      	b.n	8012234 <HAL_UART_Abort_IT+0x34>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012314:	689a      	ldr	r2, [r3, #8]
 8012316:	461c      	mov	r4, r3
 8012318:	0652      	lsls	r2, r2, #25
 801231a:	d5b9      	bpl.n	8012290 <HAL_UART_Abort_IT+0x90>
 801231c:	e7a2      	b.n	8012264 <HAL_UART_Abort_IT+0x64>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 801231e:	461c      	mov	r4, r3
 8012320:	e792      	b.n	8012248 <HAL_UART_Abort_IT+0x48>
  if (abortcplt == 1U)
 8012322:	2c01      	cmp	r4, #1
 8012324:	d1ca      	bne.n	80122bc <HAL_UART_Abort_IT+0xbc>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8012326:	461c      	mov	r4, r3
 8012328:	e7b2      	b.n	8012290 <HAL_UART_Abort_IT+0x90>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801232a:	689a      	ldr	r2, [r3, #8]
 801232c:	0650      	lsls	r0, r2, #25
 801232e:	d5c5      	bpl.n	80122bc <HAL_UART_Abort_IT+0xbc>
 8012330:	6f29      	ldr	r1, [r5, #112]	; 0x70
 8012332:	e798      	b.n	8012266 <HAL_UART_Abort_IT+0x66>
 8012334:	0801237d 	.word	0x0801237d
 8012338:	0801233d 	.word	0x0801233d

0801233c <UART_DMARxAbortCallback>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801233c:	6b80      	ldr	r0, [r0, #56]	; 0x38

  huart->hdmarx->XferAbortCallback = NULL;
 801233e:	2100      	movs	r1, #0

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 8012340:	e9d0 321b 	ldrd	r3, r2, [r0, #108]	; 0x6c
  huart->hdmarx->XferAbortCallback = NULL;
 8012344:	6511      	str	r1, [r2, #80]	; 0x50
  if (huart->hdmatx != NULL)
 8012346:	b113      	cbz	r3, 801234e <UART_DMARxAbortCallback+0x12>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 8012348:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801234a:	b103      	cbz	r3, 801234e <UART_DMARxAbortCallback+0x12>
 801234c:	4770      	bx	lr
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
 801234e:	2300      	movs	r3, #0

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8012350:	6802      	ldr	r2, [r0, #0]
 8012352:	210f      	movs	r1, #15
{
 8012354:	b510      	push	{r4, lr}
  huart->TxXferCount = 0U;
 8012356:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 801235a:	2420      	movs	r4, #32
  huart->RxXferCount = 0U;
 801235c:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012360:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8012364:	6211      	str	r1, [r2, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012366:	6991      	ldr	r1, [r2, #24]
 8012368:	f041 0108 	orr.w	r1, r1, #8
 801236c:	6191      	str	r1, [r2, #24]
  huart->gState  = HAL_UART_STATE_READY;
 801236e:	6784      	str	r4, [r0, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8012370:	67c4      	str	r4, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012372:	6603      	str	r3, [r0, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8012374:	f7ff ff42 	bl	80121fc <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8012378:	bd10      	pop	{r4, pc}
 801237a:	bf00      	nop

0801237c <UART_DMATxAbortCallback>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801237c:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmatx->XferAbortCallback = NULL;
 801237e:	2100      	movs	r1, #0
  if (huart->hdmarx != NULL)
 8012380:	e9d0 231b 	ldrd	r2, r3, [r0, #108]	; 0x6c
  huart->hdmatx->XferAbortCallback = NULL;
 8012384:	6511      	str	r1, [r2, #80]	; 0x50
  if (huart->hdmarx != NULL)
 8012386:	b113      	cbz	r3, 801238e <UART_DMATxAbortCallback+0x12>
    if (huart->hdmarx->XferAbortCallback != NULL)
 8012388:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801238a:	b103      	cbz	r3, 801238e <UART_DMATxAbortCallback+0x12>
 801238c:	4770      	bx	lr
{
 801238e:	b510      	push	{r4, lr}
  huart->TxXferCount = 0U;
 8012390:	2300      	movs	r3, #0
  huart->gState  = HAL_UART_STATE_READY;
 8012392:	2220      	movs	r2, #32
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8012394:	6801      	ldr	r1, [r0, #0]
 8012396:	240f      	movs	r4, #15
  huart->TxXferCount = 0U;
 8012398:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  huart->RxXferCount = 0U;
 801239c:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80123a0:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80123a4:	620c      	str	r4, [r1, #32]
  huart->gState  = HAL_UART_STATE_READY;
 80123a6:	6782      	str	r2, [r0, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80123a8:	67c2      	str	r2, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80123aa:	6603      	str	r3, [r0, #96]	; 0x60
  HAL_UART_AbortCpltCallback(huart);
 80123ac:	f7ff ff26 	bl	80121fc <HAL_UART_AbortCpltCallback>
}
 80123b0:	bd10      	pop	{r4, pc}
 80123b2:	bf00      	nop

080123b4 <HAL_UARTEx_RxEventCallback>:
}
 80123b4:	4770      	bx	lr
 80123b6:	bf00      	nop

080123b8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80123b8:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80123ba:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80123bc:	2b22      	cmp	r3, #34	; 0x22
 80123be:	d005      	beq.n	80123cc <UART_RxISR_8BIT+0x14>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80123c0:	6802      	ldr	r2, [r0, #0]
 80123c2:	6993      	ldr	r3, [r2, #24]
 80123c4:	f043 0308 	orr.w	r3, r3, #8
 80123c8:	6193      	str	r3, [r2, #24]
  }
}
 80123ca:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80123cc:	6803      	ldr	r3, [r0, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80123ce:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80123d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80123d4:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80123d6:	400b      	ands	r3, r1
 80123d8:	7013      	strb	r3, [r2, #0]
    huart->RxXferCount--;
 80123da:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
    huart->pRxBuffPtr++;
 80123de:	6d42      	ldr	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80123e0:	3b01      	subs	r3, #1
    huart->pRxBuffPtr++;
 80123e2:	3201      	adds	r2, #1
    huart->RxXferCount--;
 80123e4:	b29b      	uxth	r3, r3
    huart->pRxBuffPtr++;
 80123e6:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80123e8:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 80123ec:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 80123f0:	b29b      	uxth	r3, r3
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d1e9      	bne.n	80123ca <UART_RxISR_8BIT+0x12>
 80123f6:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80123f8:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80123fc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012400:	e843 2100 	strex	r1, r2, [r3]
 8012404:	2900      	cmp	r1, #0
 8012406:	d1f7      	bne.n	80123f8 <UART_RxISR_8BIT+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012408:	f103 0208 	add.w	r2, r3, #8
 801240c:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012410:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012414:	f103 0c08 	add.w	ip, r3, #8
 8012418:	e84c 2100 	strex	r1, r2, [ip]
 801241c:	2900      	cmp	r1, #0
 801241e:	d1f3      	bne.n	8012408 <UART_RxISR_8BIT+0x50>
      huart->RxState = HAL_UART_STATE_READY;
 8012420:	2220      	movs	r2, #32
      huart->RxISR = NULL;
 8012422:	6641      	str	r1, [r0, #100]	; 0x64
      huart->RxState = HAL_UART_STATE_READY;
 8012424:	67c2      	str	r2, [r0, #124]	; 0x7c
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012426:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8012428:	2a01      	cmp	r2, #1
 801242a:	d112      	bne.n	8012452 <UART_RxISR_8BIT+0x9a>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801242c:	6601      	str	r1, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801242e:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012432:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012436:	e843 2100 	strex	r1, r2, [r3]
 801243a:	2900      	cmp	r1, #0
 801243c:	d1f7      	bne.n	801242e <UART_RxISR_8BIT+0x76>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801243e:	69da      	ldr	r2, [r3, #28]
 8012440:	06d2      	lsls	r2, r2, #27
 8012442:	d501      	bpl.n	8012448 <UART_RxISR_8BIT+0x90>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8012444:	2210      	movs	r2, #16
 8012446:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8012448:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 801244c:	f7ff ffb2 	bl	80123b4 <HAL_UARTEx_RxEventCallback>
}
 8012450:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 8012452:	f7f3 f833 	bl	80054bc <HAL_UART_RxCpltCallback>
}
 8012456:	bd08      	pop	{r3, pc}

08012458 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8012458:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801245a:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 801245c:	2b22      	cmp	r3, #34	; 0x22
 801245e:	d005      	beq.n	801246c <UART_RxISR_16BIT+0x14>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012460:	6802      	ldr	r2, [r0, #0]
 8012462:	6993      	ldr	r3, [r2, #24]
 8012464:	f043 0308 	orr.w	r3, r3, #8
 8012468:	6193      	str	r3, [r2, #24]
  }
}
 801246a:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801246c:	6803      	ldr	r3, [r0, #0]
    *tmp = (uint16_t)(uhdata & uhMask);
 801246e:	f8b0 c05c 	ldrh.w	ip, [r0, #92]	; 0x5c
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8012472:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8012474:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8012476:	ea02 020c 	and.w	r2, r2, ip
 801247a:	f821 2b02 	strh.w	r2, [r1], #2
    huart->RxXferCount--;
 801247e:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr += 2U;
 8012482:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8012484:	3a01      	subs	r2, #1
 8012486:	b292      	uxth	r2, r2
 8012488:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 801248c:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8012490:	b292      	uxth	r2, r2
 8012492:	2a00      	cmp	r2, #0
 8012494:	d1e9      	bne.n	801246a <UART_RxISR_16BIT+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012496:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801249a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801249e:	e843 2100 	strex	r1, r2, [r3]
 80124a2:	2900      	cmp	r1, #0
 80124a4:	d1f7      	bne.n	8012496 <UART_RxISR_16BIT+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80124a6:	f103 0208 	add.w	r2, r3, #8
 80124aa:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80124ae:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80124b2:	f103 0c08 	add.w	ip, r3, #8
 80124b6:	e84c 2100 	strex	r1, r2, [ip]
 80124ba:	2900      	cmp	r1, #0
 80124bc:	d1f3      	bne.n	80124a6 <UART_RxISR_16BIT+0x4e>
      huart->RxState = HAL_UART_STATE_READY;
 80124be:	2220      	movs	r2, #32
      huart->RxISR = NULL;
 80124c0:	6641      	str	r1, [r0, #100]	; 0x64
      huart->RxState = HAL_UART_STATE_READY;
 80124c2:	67c2      	str	r2, [r0, #124]	; 0x7c
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80124c4:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80124c6:	2a01      	cmp	r2, #1
 80124c8:	d112      	bne.n	80124f0 <UART_RxISR_16BIT+0x98>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80124ca:	6601      	str	r1, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80124cc:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80124d0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80124d4:	e843 2100 	strex	r1, r2, [r3]
 80124d8:	2900      	cmp	r1, #0
 80124da:	d1f7      	bne.n	80124cc <UART_RxISR_16BIT+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80124dc:	69da      	ldr	r2, [r3, #28]
 80124de:	06d2      	lsls	r2, r2, #27
 80124e0:	d501      	bpl.n	80124e6 <UART_RxISR_16BIT+0x8e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80124e2:	2210      	movs	r2, #16
 80124e4:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80124e6:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 80124ea:	f7ff ff63 	bl	80123b4 <HAL_UARTEx_RxEventCallback>
}
 80124ee:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 80124f0:	f7f2 ffe4 	bl	80054bc <HAL_UART_RxCpltCallback>
}
 80124f4:	bd08      	pop	{r3, pc}
 80124f6:	bf00      	nop

080124f8 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80124f8:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80124fa:	b508      	push	{r3, lr}
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80124fc:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80124fe:	2b01      	cmp	r3, #1
 8012500:	d002      	beq.n	8012508 <UART_DMARxHalfCplt+0x10>
    HAL_UART_RxHalfCpltCallback(huart);
 8012502:	f7ff fe43 	bl	801218c <HAL_UART_RxHalfCpltCallback>
}
 8012506:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8012508:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 801250c:	0849      	lsrs	r1, r1, #1
 801250e:	f7ff ff51 	bl	80123b4 <HAL_UARTEx_RxEventCallback>
}
 8012512:	bd08      	pop	{r3, pc}

08012514 <UART_DMAReceiveCplt>:
{
 8012514:	b508      	push	{r3, lr}
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8012516:	69c3      	ldr	r3, [r0, #28]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8012518:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 801251a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801251e:	d028      	beq.n	8012572 <UART_DMAReceiveCplt+0x5e>
    huart->RxXferCount = 0U;
 8012520:	2200      	movs	r2, #0
 8012522:	6803      	ldr	r3, [r0, #0]
 8012524:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012528:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801252c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012530:	e843 2100 	strex	r1, r2, [r3]
 8012534:	2900      	cmp	r1, #0
 8012536:	d1f7      	bne.n	8012528 <UART_DMAReceiveCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012538:	f103 0208 	add.w	r2, r3, #8
 801253c:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012540:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012544:	f103 0c08 	add.w	ip, r3, #8
 8012548:	e84c 2100 	strex	r1, r2, [ip]
 801254c:	2900      	cmp	r1, #0
 801254e:	d1f3      	bne.n	8012538 <UART_DMAReceiveCplt+0x24>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012550:	f103 0208 	add.w	r2, r3, #8
 8012554:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012558:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801255c:	f103 0c08 	add.w	ip, r3, #8
 8012560:	e84c 2100 	strex	r1, r2, [ip]
 8012564:	2900      	cmp	r1, #0
 8012566:	d1f3      	bne.n	8012550 <UART_DMAReceiveCplt+0x3c>
    huart->RxState = HAL_UART_STATE_READY;
 8012568:	2220      	movs	r2, #32
 801256a:	67c2      	str	r2, [r0, #124]	; 0x7c
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801256c:	6e02      	ldr	r2, [r0, #96]	; 0x60
 801256e:	2a01      	cmp	r2, #1
 8012570:	d005      	beq.n	801257e <UART_DMAReceiveCplt+0x6a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012572:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8012574:	2b01      	cmp	r3, #1
 8012576:	d013      	beq.n	80125a0 <UART_DMAReceiveCplt+0x8c>
    HAL_UART_RxCpltCallback(huart);
 8012578:	f7f2 ffa0 	bl	80054bc <HAL_UART_RxCpltCallback>
}
 801257c:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801257e:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012582:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012586:	e843 2100 	strex	r1, r2, [r3]
 801258a:	2900      	cmp	r1, #0
 801258c:	d0f1      	beq.n	8012572 <UART_DMAReceiveCplt+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801258e:	e853 2f00 	ldrex	r2, [r3]
 8012592:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012596:	e843 2100 	strex	r1, r2, [r3]
 801259a:	2900      	cmp	r1, #0
 801259c:	d1ef      	bne.n	801257e <UART_DMAReceiveCplt+0x6a>
 801259e:	e7e8      	b.n	8012572 <UART_DMAReceiveCplt+0x5e>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80125a0:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 80125a4:	f7ff ff06 	bl	80123b4 <HAL_UARTEx_RxEventCallback>
}
 80125a8:	bd08      	pop	{r3, pc}
 80125aa:	bf00      	nop

080125ac <HAL_UARTEx_WakeupCallback>:
}
 80125ac:	4770      	bx	lr
 80125ae:	bf00      	nop

080125b0 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80125b0:	6803      	ldr	r3, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80125b2:	f640 0c0f 	movw	ip, #2063	; 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80125b6:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80125b8:	6819      	ldr	r1, [r3, #0]
  if (errorflags == 0U)
 80125ba:	ea12 0f0c 	tst.w	r2, ip
{
 80125be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125c2:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80125c4:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 80125c6:	d17d      	bne.n	80126c4 <HAL_UART_IRQHandler+0x114>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80125c8:	0697      	lsls	r7, r2, #26
 80125ca:	d502      	bpl.n	80125d2 <HAL_UART_IRQHandler+0x22>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80125cc:	068e      	lsls	r6, r1, #26
 80125ce:	f100 80f4 	bmi.w	80127ba <HAL_UART_IRQHandler+0x20a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80125d2:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80125d4:	2801      	cmp	r0, #1
 80125d6:	d024      	beq.n	8012622 <HAL_UART_IRQHandler+0x72>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80125d8:	02d0      	lsls	r0, r2, #11
 80125da:	d502      	bpl.n	80125e2 <HAL_UART_IRQHandler+0x32>
 80125dc:	026f      	lsls	r7, r5, #9
 80125de:	f100 80f1 	bmi.w	80127c4 <HAL_UART_IRQHandler+0x214>
  if (((isrflags & USART_ISR_TXE) != 0U)
 80125e2:	0616      	lsls	r6, r2, #24
 80125e4:	d414      	bmi.n	8012610 <HAL_UART_IRQHandler+0x60>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80125e6:	0650      	lsls	r0, r2, #25
 80125e8:	d501      	bpl.n	80125ee <HAL_UART_IRQHandler+0x3e>
 80125ea:	064a      	lsls	r2, r1, #25
 80125ec:	d401      	bmi.n	80125f2 <HAL_UART_IRQHandler+0x42>
}
 80125ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80125f2:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80125f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80125fa:	e843 2100 	strex	r1, r2, [r3]
 80125fe:	2900      	cmp	r1, #0
 8012600:	d1f7      	bne.n	80125f2 <HAL_UART_IRQHandler+0x42>
  huart->gState = HAL_UART_STATE_READY;
 8012602:	2320      	movs	r3, #32
  HAL_UART_TxCpltCallback(huart);
 8012604:	4620      	mov	r0, r4
  huart->TxISR = NULL;
 8012606:	66a1      	str	r1, [r4, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 8012608:	67a3      	str	r3, [r4, #120]	; 0x78
  HAL_UART_TxCpltCallback(huart);
 801260a:	f7ef fcbb 	bl	8001f84 <HAL_UART_TxCpltCallback>
}
 801260e:	e7ee      	b.n	80125ee <HAL_UART_IRQHandler+0x3e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8012610:	060d      	lsls	r5, r1, #24
 8012612:	d5e8      	bpl.n	80125e6 <HAL_UART_IRQHandler+0x36>
    if (huart->TxISR != NULL)
 8012614:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8012616:	2b00      	cmp	r3, #0
 8012618:	d0e9      	beq.n	80125ee <HAL_UART_IRQHandler+0x3e>
      huart->TxISR(huart);
 801261a:	4620      	mov	r0, r4
}
 801261c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 8012620:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8012622:	06d7      	lsls	r7, r2, #27
 8012624:	d5d8      	bpl.n	80125d8 <HAL_UART_IRQHandler+0x28>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8012626:	06ce      	lsls	r6, r1, #27
 8012628:	d5d6      	bpl.n	80125d8 <HAL_UART_IRQHandler+0x28>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801262a:	2210      	movs	r2, #16
 801262c:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801262e:	689a      	ldr	r2, [r3, #8]
 8012630:	0655      	lsls	r5, r2, #25
 8012632:	f140 80d9 	bpl.w	80127e8 <HAL_UART_IRQHandler+0x238>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8012636:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8012638:	6802      	ldr	r2, [r0, #0]
 801263a:	6852      	ldr	r2, [r2, #4]
 801263c:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 801263e:	2a00      	cmp	r2, #0
 8012640:	d0d5      	beq.n	80125ee <HAL_UART_IRQHandler+0x3e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8012642:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8012646:	4291      	cmp	r1, r2
 8012648:	d9d1      	bls.n	80125ee <HAL_UART_IRQHandler+0x3e>
        huart->RxXferCount = nb_remaining_rx_data;
 801264a:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 801264e:	69c2      	ldr	r2, [r0, #28]
 8012650:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8012654:	d02e      	beq.n	80126b4 <HAL_UART_IRQHandler+0x104>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012656:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801265a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801265e:	e843 2100 	strex	r1, r2, [r3]
 8012662:	2900      	cmp	r1, #0
 8012664:	d1f7      	bne.n	8012656 <HAL_UART_IRQHandler+0xa6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012666:	f103 0208 	add.w	r2, r3, #8
 801266a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801266e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012672:	f103 0508 	add.w	r5, r3, #8
 8012676:	e845 2100 	strex	r1, r2, [r5]
 801267a:	2900      	cmp	r1, #0
 801267c:	d1f3      	bne.n	8012666 <HAL_UART_IRQHandler+0xb6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801267e:	f103 0208 	add.w	r2, r3, #8
 8012682:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012686:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801268a:	f103 0508 	add.w	r5, r3, #8
 801268e:	e845 2100 	strex	r1, r2, [r5]
 8012692:	2900      	cmp	r1, #0
 8012694:	d1f3      	bne.n	801267e <HAL_UART_IRQHandler+0xce>
          huart->RxState = HAL_UART_STATE_READY;
 8012696:	2220      	movs	r2, #32
 8012698:	67e2      	str	r2, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801269a:	6621      	str	r1, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801269c:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80126a0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80126a4:	e843 2100 	strex	r1, r2, [r3]
 80126a8:	2900      	cmp	r1, #0
 80126aa:	d1f7      	bne.n	801269c <HAL_UART_IRQHandler+0xec>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80126ac:	f7f6 ffc6 	bl	800963c <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80126b0:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 80126b4:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 80126b8:	4620      	mov	r0, r4
 80126ba:	1ac9      	subs	r1, r1, r3
 80126bc:	b289      	uxth	r1, r1
 80126be:	f7ff fe79 	bl	80123b4 <HAL_UARTEx_RxEventCallback>
 80126c2:	e794      	b.n	80125ee <HAL_UART_IRQHandler+0x3e>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80126c4:	4864      	ldr	r0, [pc, #400]	; (8012858 <HAL_UART_IRQHandler+0x2a8>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 80126c6:	f005 0601 	and.w	r6, r5, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80126ca:	4008      	ands	r0, r1
 80126cc:	4330      	orrs	r0, r6
 80126ce:	d080      	beq.n	80125d2 <HAL_UART_IRQHandler+0x22>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80126d0:	07d5      	lsls	r5, r2, #31
 80126d2:	461f      	mov	r7, r3
 80126d4:	d509      	bpl.n	80126ea <HAL_UART_IRQHandler+0x13a>
 80126d6:	05c8      	lsls	r0, r1, #23
 80126d8:	d507      	bpl.n	80126ea <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80126da:	2001      	movs	r0, #1
 80126dc:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80126de:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80126e2:	f040 0001 	orr.w	r0, r0, #1
 80126e6:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80126ea:	0795      	lsls	r5, r2, #30
 80126ec:	d560      	bpl.n	80127b0 <HAL_UART_IRQHandler+0x200>
 80126ee:	b18e      	cbz	r6, 8012714 <HAL_UART_IRQHandler+0x164>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80126f0:	2002      	movs	r0, #2
 80126f2:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80126f4:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80126f8:	f040 0004 	orr.w	r0, r0, #4
 80126fc:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8012700:	0750      	lsls	r0, r2, #29
 8012702:	d507      	bpl.n	8012714 <HAL_UART_IRQHandler+0x164>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8012704:	2004      	movs	r0, #4
 8012706:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8012708:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 801270c:	f040 0002 	orr.w	r0, r0, #2
 8012710:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_ORE) != 0U)
 8012714:	0710      	lsls	r0, r2, #28
 8012716:	d50b      	bpl.n	8012730 <HAL_UART_IRQHandler+0x180>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8012718:	f001 0020 	and.w	r0, r1, #32
 801271c:	4330      	orrs	r0, r6
 801271e:	d007      	beq.n	8012730 <HAL_UART_IRQHandler+0x180>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8012720:	2008      	movs	r0, #8
 8012722:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8012724:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8012728:	f040 0008 	orr.w	r0, r0, #8
 801272c:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8012730:	0516      	lsls	r6, r2, #20
 8012732:	d50a      	bpl.n	801274a <HAL_UART_IRQHandler+0x19a>
 8012734:	014d      	lsls	r5, r1, #5
 8012736:	d508      	bpl.n	801274a <HAL_UART_IRQHandler+0x19a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012738:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801273c:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801273e:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8012742:	f043 0320 	orr.w	r3, r3, #32
 8012746:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801274a:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 801274e:	2b00      	cmp	r3, #0
 8012750:	f43f af4d 	beq.w	80125ee <HAL_UART_IRQHandler+0x3e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8012754:	0690      	lsls	r0, r2, #26
 8012756:	d501      	bpl.n	801275c <HAL_UART_IRQHandler+0x1ac>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8012758:	0689      	lsls	r1, r1, #26
 801275a:	d43e      	bmi.n	80127da <HAL_UART_IRQHandler+0x22a>
      errorcode = huart->ErrorCode;
 801275c:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
        UART_EndRxTransfer(huart);
 8012760:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8012762:	68bb      	ldr	r3, [r7, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8012764:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8012768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801276c:	431d      	orrs	r5, r3
 801276e:	d06e      	beq.n	801284e <HAL_UART_IRQHandler+0x29e>
        UART_EndRxTransfer(huart);
 8012770:	f7ff fb7e 	bl	8011e70 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012774:	6823      	ldr	r3, [r4, #0]
 8012776:	689a      	ldr	r2, [r3, #8]
 8012778:	0652      	lsls	r2, r2, #25
 801277a:	d52a      	bpl.n	80127d2 <HAL_UART_IRQHandler+0x222>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801277c:	f103 0208 	add.w	r2, r3, #8
 8012780:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012784:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012788:	f103 0008 	add.w	r0, r3, #8
 801278c:	e840 2100 	strex	r1, r2, [r0]
 8012790:	2900      	cmp	r1, #0
 8012792:	d1f3      	bne.n	801277c <HAL_UART_IRQHandler+0x1cc>
          if (huart->hdmarx != NULL)
 8012794:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8012796:	b1e0      	cbz	r0, 80127d2 <HAL_UART_IRQHandler+0x222>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8012798:	4b30      	ldr	r3, [pc, #192]	; (801285c <HAL_UART_IRQHandler+0x2ac>)
 801279a:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801279c:	f7f6 ff96 	bl	80096cc <HAL_DMA_Abort_IT>
 80127a0:	2800      	cmp	r0, #0
 80127a2:	f43f af24 	beq.w	80125ee <HAL_UART_IRQHandler+0x3e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80127a6:	6f20      	ldr	r0, [r4, #112]	; 0x70
}
 80127a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80127ac:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80127ae:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80127b0:	0755      	lsls	r5, r2, #29
 80127b2:	d5af      	bpl.n	8012714 <HAL_UART_IRQHandler+0x164>
 80127b4:	2e00      	cmp	r6, #0
 80127b6:	d1a5      	bne.n	8012704 <HAL_UART_IRQHandler+0x154>
 80127b8:	e7ac      	b.n	8012714 <HAL_UART_IRQHandler+0x164>
      if (huart->RxISR != NULL)
 80127ba:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80127bc:	2b00      	cmp	r3, #0
 80127be:	f47f af2d 	bne.w	801261c <HAL_UART_IRQHandler+0x6c>
 80127c2:	e714      	b.n	80125ee <HAL_UART_IRQHandler+0x3e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80127c4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 80127c8:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80127ca:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 80127cc:	f7ff feee 	bl	80125ac <HAL_UARTEx_WakeupCallback>
    return;
 80127d0:	e70d      	b.n	80125ee <HAL_UART_IRQHandler+0x3e>
            HAL_UART_ErrorCallback(huart);
 80127d2:	4620      	mov	r0, r4
 80127d4:	f7f2 fee8 	bl	80055a8 <HAL_UART_ErrorCallback>
 80127d8:	e709      	b.n	80125ee <HAL_UART_IRQHandler+0x3e>
        if (huart->RxISR != NULL)
 80127da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80127dc:	2b00      	cmp	r3, #0
 80127de:	d0bd      	beq.n	801275c <HAL_UART_IRQHandler+0x1ac>
          huart->RxISR(huart);
 80127e0:	4620      	mov	r0, r4
 80127e2:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80127e4:	6827      	ldr	r7, [r4, #0]
 80127e6:	e7b9      	b.n	801275c <HAL_UART_IRQHandler+0x1ac>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80127e8:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 80127ec:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
      if ((huart->RxXferCount > 0U)
 80127f0:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80127f4:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 80127f6:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80127f8:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80127fa:	2900      	cmp	r1, #0
 80127fc:	f43f aef7 	beq.w	80125ee <HAL_UART_IRQHandler+0x3e>
 8012800:	2a00      	cmp	r2, #0
 8012802:	f43f aef4 	beq.w	80125ee <HAL_UART_IRQHandler+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012806:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801280a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801280e:	e843 2000 	strex	r0, r2, [r3]
 8012812:	2800      	cmp	r0, #0
 8012814:	d1f7      	bne.n	8012806 <HAL_UART_IRQHandler+0x256>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012816:	f103 0208 	add.w	r2, r3, #8
 801281a:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801281e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012822:	f103 0508 	add.w	r5, r3, #8
 8012826:	e845 2000 	strex	r0, r2, [r5]
 801282a:	2800      	cmp	r0, #0
 801282c:	d1f3      	bne.n	8012816 <HAL_UART_IRQHandler+0x266>
        huart->RxState = HAL_UART_STATE_READY;
 801282e:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 8012830:	6660      	str	r0, [r4, #100]	; 0x64
        huart->RxState = HAL_UART_STATE_READY;
 8012832:	67e2      	str	r2, [r4, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012834:	6620      	str	r0, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012836:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801283a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801283e:	e843 2000 	strex	r0, r2, [r3]
 8012842:	2800      	cmp	r0, #0
 8012844:	d1f7      	bne.n	8012836 <HAL_UART_IRQHandler+0x286>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8012846:	4620      	mov	r0, r4
 8012848:	f7ff fdb4 	bl	80123b4 <HAL_UARTEx_RxEventCallback>
 801284c:	e6cf      	b.n	80125ee <HAL_UART_IRQHandler+0x3e>
        HAL_UART_ErrorCallback(huart);
 801284e:	f7f2 feab 	bl	80055a8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012852:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 8012856:	e6ca      	b.n	80125ee <HAL_UART_IRQHandler+0x3e>
 8012858:	04000120 	.word	0x04000120
 801285c:	080121e9 	.word	0x080121e9

08012860 <UART_SetConfig>:
{
 8012860:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8012862:	6842      	ldr	r2, [r0, #4]
{
 8012864:	4604      	mov	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8012866:	4bac      	ldr	r3, [pc, #688]	; (8012b18 <UART_SetConfig+0x2b8>)
 8012868:	429a      	cmp	r2, r3
 801286a:	f200 80bb 	bhi.w	80129e4 <UART_SetConfig+0x184>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 801286e:	68a3      	ldr	r3, [r4, #8]
 8012870:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 8012874:	d002      	beq.n	801287c <UART_SetConfig+0x1c>
 8012876:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 801287a:	d179      	bne.n	8012970 <UART_SetConfig+0x110>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 801287c:	68e3      	ldr	r3, [r4, #12]
 801287e:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8012882:	d17e      	bne.n	8012982 <UART_SetConfig+0x122>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8012884:	6a23      	ldr	r3, [r4, #32]
 8012886:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 801288a:	f040 8084 	bne.w	8012996 <UART_SetConfig+0x136>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 801288e:	6923      	ldr	r3, [r4, #16]
 8012890:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8012894:	d002      	beq.n	801289c <UART_SetConfig+0x3c>
 8012896:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 801289a:	d163      	bne.n	8012964 <UART_SetConfig+0x104>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 801289c:	6963      	ldr	r3, [r4, #20]
 801289e:	f033 020c 	bics.w	r2, r3, #12
 80128a2:	d146      	bne.n	8012932 <UART_SetConfig+0xd2>
 80128a4:	2b00      	cmp	r3, #0
 80128a6:	d044      	beq.n	8012932 <UART_SetConfig+0xd2>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 80128a8:	69a3      	ldr	r3, [r4, #24]
 80128aa:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 80128ae:	d149      	bne.n	8012944 <UART_SetConfig+0xe4>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 80128b0:	69e0      	ldr	r0, [r4, #28]
 80128b2:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 80128b6:	d14e      	bne.n	8012956 <UART_SetConfig+0xf6>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80128b8:	6921      	ldr	r1, [r4, #16]
 80128ba:	68a2      	ldr	r2, [r4, #8]
 80128bc:	6823      	ldr	r3, [r4, #0]
 80128be:	430a      	orrs	r2, r1
 80128c0:	6961      	ldr	r1, [r4, #20]
 80128c2:	681d      	ldr	r5, [r3, #0]
 80128c4:	430a      	orrs	r2, r1
 80128c6:	4995      	ldr	r1, [pc, #596]	; (8012b1c <UART_SetConfig+0x2bc>)
 80128c8:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80128ca:	68e5      	ldr	r5, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80128cc:	430a      	orrs	r2, r1
 80128ce:	4302      	orrs	r2, r0
 80128d0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80128d2:	6859      	ldr	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80128d4:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80128d6:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 80128da:	4329      	orrs	r1, r5
 80128dc:	6059      	str	r1, [r3, #4]
  tmpreg |= huart->Init.OneBitSampling;
 80128de:	6a21      	ldr	r1, [r4, #32]
 80128e0:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80128e2:	6899      	ldr	r1, [r3, #8]
 80128e4:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 80128e8:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 80128ea:	498d      	ldr	r1, [pc, #564]	; (8012b20 <UART_SetConfig+0x2c0>)
 80128ec:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80128ee:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80128f0:	d07e      	beq.n	80129f0 <UART_SetConfig+0x190>
 80128f2:	4a8c      	ldr	r2, [pc, #560]	; (8012b24 <UART_SetConfig+0x2c4>)
 80128f4:	4293      	cmp	r3, r2
 80128f6:	d054      	beq.n	80129a2 <UART_SetConfig+0x142>
 80128f8:	4a8b      	ldr	r2, [pc, #556]	; (8012b28 <UART_SetConfig+0x2c8>)
 80128fa:	4293      	cmp	r3, r2
 80128fc:	f000 812a 	beq.w	8012b54 <UART_SetConfig+0x2f4>
 8012900:	4a8a      	ldr	r2, [pc, #552]	; (8012b2c <UART_SetConfig+0x2cc>)
 8012902:	4293      	cmp	r3, r2
 8012904:	f000 8137 	beq.w	8012b76 <UART_SetConfig+0x316>
 8012908:	4a89      	ldr	r2, [pc, #548]	; (8012b30 <UART_SetConfig+0x2d0>)
 801290a:	4293      	cmp	r3, r2
 801290c:	f000 809e 	beq.w	8012a4c <UART_SetConfig+0x1ec>
 8012910:	4a88      	ldr	r2, [pc, #544]	; (8012b34 <UART_SetConfig+0x2d4>)
 8012912:	4293      	cmp	r3, r2
 8012914:	f000 80d1 	beq.w	8012aba <UART_SetConfig+0x25a>
 8012918:	4a87      	ldr	r2, [pc, #540]	; (8012b38 <UART_SetConfig+0x2d8>)
 801291a:	4293      	cmp	r3, r2
 801291c:	f000 8151 	beq.w	8012bc2 <UART_SetConfig+0x362>
 8012920:	4a86      	ldr	r2, [pc, #536]	; (8012b3c <UART_SetConfig+0x2dc>)
 8012922:	4293      	cmp	r3, r2
 8012924:	f000 8164 	beq.w	8012bf0 <UART_SetConfig+0x390>
    switch (clocksource)
 8012928:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 801292a:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 801292c:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 8012930:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8012932:	f640 3176 	movw	r1, #2934	; 0xb76
 8012936:	4882      	ldr	r0, [pc, #520]	; (8012b40 <UART_SetConfig+0x2e0>)
 8012938:	f7f2 fb58 	bl	8004fec <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 801293c:	69a3      	ldr	r3, [r4, #24]
 801293e:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8012942:	d0b5      	beq.n	80128b0 <UART_SetConfig+0x50>
 8012944:	487e      	ldr	r0, [pc, #504]	; (8012b40 <UART_SetConfig+0x2e0>)
 8012946:	f640 3177 	movw	r1, #2935	; 0xb77
 801294a:	f7f2 fb4f 	bl	8004fec <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 801294e:	69e0      	ldr	r0, [r4, #28]
 8012950:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 8012954:	d0b0      	beq.n	80128b8 <UART_SetConfig+0x58>
 8012956:	487a      	ldr	r0, [pc, #488]	; (8012b40 <UART_SetConfig+0x2e0>)
 8012958:	f640 3178 	movw	r1, #2936	; 0xb78
 801295c:	f7f2 fb46 	bl	8004fec <assert_failed>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8012960:	69e0      	ldr	r0, [r4, #28]
 8012962:	e7a9      	b.n	80128b8 <UART_SetConfig+0x58>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8012964:	f640 3175 	movw	r1, #2933	; 0xb75
 8012968:	4875      	ldr	r0, [pc, #468]	; (8012b40 <UART_SetConfig+0x2e0>)
 801296a:	f7f2 fb3f 	bl	8004fec <assert_failed>
 801296e:	e795      	b.n	801289c <UART_SetConfig+0x3c>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8012970:	f640 3171 	movw	r1, #2929	; 0xb71
 8012974:	4872      	ldr	r0, [pc, #456]	; (8012b40 <UART_SetConfig+0x2e0>)
 8012976:	f7f2 fb39 	bl	8004fec <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 801297a:	68e3      	ldr	r3, [r4, #12]
 801297c:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8012980:	d080      	beq.n	8012884 <UART_SetConfig+0x24>
 8012982:	f640 3172 	movw	r1, #2930	; 0xb72
 8012986:	486e      	ldr	r0, [pc, #440]	; (8012b40 <UART_SetConfig+0x2e0>)
 8012988:	f7f2 fb30 	bl	8004fec <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 801298c:	6a23      	ldr	r3, [r4, #32]
 801298e:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8012992:	f43f af7c 	beq.w	801288e <UART_SetConfig+0x2e>
 8012996:	f640 3173 	movw	r1, #2931	; 0xb73
 801299a:	4869      	ldr	r0, [pc, #420]	; (8012b40 <UART_SetConfig+0x2e0>)
 801299c:	f7f2 fb26 	bl	8004fec <assert_failed>
 80129a0:	e775      	b.n	801288e <UART_SetConfig+0x2e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80129a2:	4b68      	ldr	r3, [pc, #416]	; (8012b44 <UART_SetConfig+0x2e4>)
 80129a4:	4a68      	ldr	r2, [pc, #416]	; (8012b48 <UART_SetConfig+0x2e8>)
 80129a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80129aa:	f003 030c 	and.w	r3, r3, #12
 80129ae:	5cd3      	ldrb	r3, [r2, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80129b0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80129b4:	d033      	beq.n	8012a1e <UART_SetConfig+0x1be>
    switch (clocksource)
 80129b6:	2b08      	cmp	r3, #8
 80129b8:	d8b6      	bhi.n	8012928 <UART_SetConfig+0xc8>
 80129ba:	a201      	add	r2, pc, #4	; (adr r2, 80129c0 <UART_SetConfig+0x160>)
 80129bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80129c0:	08012a7b 	.word	0x08012a7b
 80129c4:	08012a07 	.word	0x08012a07
 80129c8:	08012ad1 	.word	0x08012ad1
 80129cc:	08012929 	.word	0x08012929
 80129d0:	08012a6f 	.word	0x08012a6f
 80129d4:	08012929 	.word	0x08012929
 80129d8:	08012929 	.word	0x08012929
 80129dc:	08012929 	.word	0x08012929
 80129e0:	08012a91 	.word	0x08012a91
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80129e4:	f44f 6137 	mov.w	r1, #2928	; 0xb70
 80129e8:	4855      	ldr	r0, [pc, #340]	; (8012b40 <UART_SetConfig+0x2e0>)
 80129ea:	f7f2 faff 	bl	8004fec <assert_failed>
 80129ee:	e73e      	b.n	801286e <UART_SetConfig+0xe>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80129f0:	4b54      	ldr	r3, [pc, #336]	; (8012b44 <UART_SetConfig+0x2e4>)
 80129f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80129f6:	f003 0303 	and.w	r3, r3, #3
 80129fa:	3b01      	subs	r3, #1
 80129fc:	2b02      	cmp	r3, #2
 80129fe:	d90b      	bls.n	8012a18 <UART_SetConfig+0x1b8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012a00:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8012a04:	d066      	beq.n	8012ad4 <UART_SetConfig+0x274>
        pclk = HAL_RCC_GetPCLK2Freq();
 8012a06:	f7fb f9d5 	bl	800ddb4 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8012a0a:	2800      	cmp	r0, #0
 8012a0c:	d142      	bne.n	8012a94 <UART_SetConfig+0x234>
  huart->RxISR = NULL;
 8012a0e:	2300      	movs	r3, #0
 8012a10:	2000      	movs	r0, #0
  huart->TxISR = NULL;
 8012a12:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 8012a16:	bd38      	pop	{r3, r4, r5, pc}
 8012a18:	4a4c      	ldr	r2, [pc, #304]	; (8012b4c <UART_SetConfig+0x2ec>)
 8012a1a:	5cd3      	ldrb	r3, [r2, r3]
 8012a1c:	e7c8      	b.n	80129b0 <UART_SetConfig+0x150>
    switch (clocksource)
 8012a1e:	2b08      	cmp	r3, #8
 8012a20:	d882      	bhi.n	8012928 <UART_SetConfig+0xc8>
 8012a22:	a201      	add	r2, pc, #4	; (adr r2, 8012a28 <UART_SetConfig+0x1c8>)
 8012a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a28:	08012b11 	.word	0x08012b11
 8012a2c:	08012ad5 	.word	0x08012ad5
 8012a30:	08012bb9 	.word	0x08012bb9
 8012a34:	08012929 	.word	0x08012929
 8012a38:	08012b0b 	.word	0x08012b0b
 8012a3c:	08012929 	.word	0x08012929
 8012a40:	08012929 	.word	0x08012929
 8012a44:	08012929 	.word	0x08012929
 8012a48:	08012bbd 	.word	0x08012bbd
  UART_GETCLOCKSOURCE(huart, clocksource);
 8012a4c:	4b3d      	ldr	r3, [pc, #244]	; (8012b44 <UART_SetConfig+0x2e4>)
 8012a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012a52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8012a56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012a5a:	d036      	beq.n	8012aca <UART_SetConfig+0x26a>
 8012a5c:	d810      	bhi.n	8012a80 <UART_SetConfig+0x220>
 8012a5e:	b14b      	cbz	r3, 8012a74 <UART_SetConfig+0x214>
 8012a60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012a64:	f47f af60 	bne.w	8012928 <UART_SetConfig+0xc8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012a68:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8012a6c:	d04d      	beq.n	8012b0a <UART_SetConfig+0x2aa>
        pclk = HAL_RCC_GetSysClockFreq();
 8012a6e:	f7fb f839 	bl	800dae4 <HAL_RCC_GetSysClockFreq>
        break;
 8012a72:	e7ca      	b.n	8012a0a <UART_SetConfig+0x1aa>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012a74:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8012a78:	d04a      	beq.n	8012b10 <UART_SetConfig+0x2b0>
        pclk = HAL_RCC_GetPCLK1Freq();
 8012a7a:	f7fb f98b 	bl	800dd94 <HAL_RCC_GetPCLK1Freq>
        break;
 8012a7e:	e7c4      	b.n	8012a0a <UART_SetConfig+0x1aa>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8012a80:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8012a84:	f47f af50 	bne.w	8012928 <UART_SetConfig+0xc8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012a88:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8012a8c:	f000 8096 	beq.w	8012bbc <UART_SetConfig+0x35c>
        pclk = (uint32_t) LSE_VALUE;
 8012a90:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8012a94:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012a96:	f64f 72ef 	movw	r2, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8012a9a:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8012a9e:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012aa2:	f1a3 0110 	sub.w	r1, r3, #16
 8012aa6:	4291      	cmp	r1, r2
 8012aa8:	f63f af3e 	bhi.w	8012928 <UART_SetConfig+0xc8>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8012aac:	6822      	ldr	r2, [r4, #0]
 8012aae:	2000      	movs	r0, #0
 8012ab0:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 8012ab2:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8012ab4:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 8012ab8:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8012aba:	4b22      	ldr	r3, [pc, #136]	; (8012b44 <UART_SetConfig+0x2e4>)
 8012abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012ac0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8012ac4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012ac8:	d168      	bne.n	8012b9c <UART_SetConfig+0x33c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012aca:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8012ace:	d073      	beq.n	8012bb8 <UART_SetConfig+0x358>
    switch (clocksource)
 8012ad0:	481f      	ldr	r0, [pc, #124]	; (8012b50 <UART_SetConfig+0x2f0>)
 8012ad2:	e7df      	b.n	8012a94 <UART_SetConfig+0x234>
        pclk = HAL_RCC_GetPCLK2Freq();
 8012ad4:	f7fb f96e 	bl	800ddb4 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8012ad8:	2800      	cmp	r0, #0
 8012ada:	d098      	beq.n	8012a0e <UART_SetConfig+0x1ae>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8012adc:	0043      	lsls	r3, r0, #1
 8012ade:	6862      	ldr	r2, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012ae0:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8012ae4:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8012ae8:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012aec:	f1a3 0210 	sub.w	r2, r3, #16
 8012af0:	428a      	cmp	r2, r1
 8012af2:	f63f af19 	bhi.w	8012928 <UART_SetConfig+0xc8>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8012af6:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8012afa:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8012afe:	6821      	ldr	r1, [r4, #0]
 8012b00:	2000      	movs	r0, #0
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8012b02:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 8012b04:	4313      	orrs	r3, r2
 8012b06:	60cb      	str	r3, [r1, #12]
 8012b08:	e70f      	b.n	801292a <UART_SetConfig+0xca>
        pclk = HAL_RCC_GetSysClockFreq();
 8012b0a:	f7fa ffeb 	bl	800dae4 <HAL_RCC_GetSysClockFreq>
        break;
 8012b0e:	e7e3      	b.n	8012ad8 <UART_SetConfig+0x278>
        pclk = HAL_RCC_GetPCLK1Freq();
 8012b10:	f7fb f940 	bl	800dd94 <HAL_RCC_GetPCLK1Freq>
        break;
 8012b14:	e7e0      	b.n	8012ad8 <UART_SetConfig+0x278>
 8012b16:	bf00      	nop
 8012b18:	019bfcc0 	.word	0x019bfcc0
 8012b1c:	efff69f3 	.word	0xefff69f3
 8012b20:	40011000 	.word	0x40011000
 8012b24:	40004400 	.word	0x40004400
 8012b28:	40004800 	.word	0x40004800
 8012b2c:	40004c00 	.word	0x40004c00
 8012b30:	40005000 	.word	0x40005000
 8012b34:	40011400 	.word	0x40011400
 8012b38:	40007800 	.word	0x40007800
 8012b3c:	40007c00 	.word	0x40007c00
 8012b40:	0802cd08 	.word	0x0802cd08
 8012b44:	40023800 	.word	0x40023800
 8012b48:	0802cd48 	.word	0x0802cd48
 8012b4c:	0802cd44 	.word	0x0802cd44
 8012b50:	00f42400 	.word	0x00f42400
  UART_GETCLOCKSOURCE(huart, clocksource);
 8012b54:	4b32      	ldr	r3, [pc, #200]	; (8012c20 <UART_SetConfig+0x3c0>)
 8012b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012b5a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8012b5e:	2b20      	cmp	r3, #32
 8012b60:	d0b3      	beq.n	8012aca <UART_SetConfig+0x26a>
 8012b62:	d805      	bhi.n	8012b70 <UART_SetConfig+0x310>
 8012b64:	2b00      	cmp	r3, #0
 8012b66:	d085      	beq.n	8012a74 <UART_SetConfig+0x214>
 8012b68:	2b10      	cmp	r3, #16
 8012b6a:	f43f af7d 	beq.w	8012a68 <UART_SetConfig+0x208>
 8012b6e:	e6db      	b.n	8012928 <UART_SetConfig+0xc8>
 8012b70:	2b30      	cmp	r3, #48	; 0x30
 8012b72:	d089      	beq.n	8012a88 <UART_SetConfig+0x228>
 8012b74:	e6d8      	b.n	8012928 <UART_SetConfig+0xc8>
 8012b76:	4b2a      	ldr	r3, [pc, #168]	; (8012c20 <UART_SetConfig+0x3c0>)
 8012b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012b7c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8012b80:	2b80      	cmp	r3, #128	; 0x80
 8012b82:	d0a2      	beq.n	8012aca <UART_SetConfig+0x26a>
 8012b84:	d806      	bhi.n	8012b94 <UART_SetConfig+0x334>
 8012b86:	2b00      	cmp	r3, #0
 8012b88:	f43f af74 	beq.w	8012a74 <UART_SetConfig+0x214>
 8012b8c:	2b40      	cmp	r3, #64	; 0x40
 8012b8e:	f43f af6b 	beq.w	8012a68 <UART_SetConfig+0x208>
 8012b92:	e6c9      	b.n	8012928 <UART_SetConfig+0xc8>
 8012b94:	2bc0      	cmp	r3, #192	; 0xc0
 8012b96:	f43f af77 	beq.w	8012a88 <UART_SetConfig+0x228>
 8012b9a:	e6c5      	b.n	8012928 <UART_SetConfig+0xc8>
 8012b9c:	d807      	bhi.n	8012bae <UART_SetConfig+0x34e>
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	f43f af2e 	beq.w	8012a00 <UART_SetConfig+0x1a0>
 8012ba4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012ba8:	f43f af5e 	beq.w	8012a68 <UART_SetConfig+0x208>
 8012bac:	e6bc      	b.n	8012928 <UART_SetConfig+0xc8>
 8012bae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8012bb2:	f43f af69 	beq.w	8012a88 <UART_SetConfig+0x228>
 8012bb6:	e6b7      	b.n	8012928 <UART_SetConfig+0xc8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012bb8:	4b1a      	ldr	r3, [pc, #104]	; (8012c24 <UART_SetConfig+0x3c4>)
 8012bba:	e790      	b.n	8012ade <UART_SetConfig+0x27e>
    switch (clocksource)
 8012bbc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8012bc0:	e78d      	b.n	8012ade <UART_SetConfig+0x27e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8012bc2:	4b17      	ldr	r3, [pc, #92]	; (8012c20 <UART_SetConfig+0x3c0>)
 8012bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012bc8:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8012bcc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8012bd0:	f43f af7b 	beq.w	8012aca <UART_SetConfig+0x26a>
 8012bd4:	d807      	bhi.n	8012be6 <UART_SetConfig+0x386>
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	f43f af4c 	beq.w	8012a74 <UART_SetConfig+0x214>
 8012bdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012be0:	f43f af42 	beq.w	8012a68 <UART_SetConfig+0x208>
 8012be4:	e6a0      	b.n	8012928 <UART_SetConfig+0xc8>
 8012be6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8012bea:	f43f af4d 	beq.w	8012a88 <UART_SetConfig+0x228>
 8012bee:	e69b      	b.n	8012928 <UART_SetConfig+0xc8>
 8012bf0:	4b0b      	ldr	r3, [pc, #44]	; (8012c20 <UART_SetConfig+0x3c0>)
 8012bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012bf6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8012bfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012bfe:	f43f af64 	beq.w	8012aca <UART_SetConfig+0x26a>
 8012c02:	d807      	bhi.n	8012c14 <UART_SetConfig+0x3b4>
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	f43f af35 	beq.w	8012a74 <UART_SetConfig+0x214>
 8012c0a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8012c0e:	f43f af2b 	beq.w	8012a68 <UART_SetConfig+0x208>
 8012c12:	e689      	b.n	8012928 <UART_SetConfig+0xc8>
 8012c14:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8012c18:	f43f af36 	beq.w	8012a88 <UART_SetConfig+0x228>
 8012c1c:	e684      	b.n	8012928 <UART_SetConfig+0xc8>
 8012c1e:	bf00      	nop
 8012c20:	40023800 	.word	0x40023800
 8012c24:	01e84800 	.word	0x01e84800

08012c28 <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8012c28:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8012c2a:	2bff      	cmp	r3, #255	; 0xff
{
 8012c2c:	b510      	push	{r4, lr}
 8012c2e:	4604      	mov	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8012c30:	d87b      	bhi.n	8012d2a <UART_AdvFeatureConfig+0x102>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8012c32:	07da      	lsls	r2, r3, #31
 8012c34:	d50a      	bpl.n	8012c4c <UART_AdvFeatureConfig+0x24>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8012c36:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8012c38:	f431 3200 	bics.w	r2, r1, #131072	; 0x20000
 8012c3c:	f040 808e 	bne.w	8012d5c <UART_AdvFeatureConfig+0x134>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8012c40:	6820      	ldr	r0, [r4, #0]
 8012c42:	6842      	ldr	r2, [r0, #4]
 8012c44:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8012c48:	430a      	orrs	r2, r1
 8012c4a:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8012c4c:	0798      	lsls	r0, r3, #30
 8012c4e:	d50a      	bpl.n	8012c66 <UART_AdvFeatureConfig+0x3e>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8012c50:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8012c52:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 8012c56:	f040 8089 	bne.w	8012d6c <UART_AdvFeatureConfig+0x144>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8012c5a:	6820      	ldr	r0, [r4, #0]
 8012c5c:	6842      	ldr	r2, [r0, #4]
 8012c5e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8012c62:	430a      	orrs	r2, r1
 8012c64:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8012c66:	0759      	lsls	r1, r3, #29
 8012c68:	d50a      	bpl.n	8012c80 <UART_AdvFeatureConfig+0x58>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8012c6a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8012c6c:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 8012c70:	f040 8084 	bne.w	8012d7c <UART_AdvFeatureConfig+0x154>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8012c74:	6820      	ldr	r0, [r4, #0]
 8012c76:	6842      	ldr	r2, [r0, #4]
 8012c78:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8012c7c:	430a      	orrs	r2, r1
 8012c7e:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8012c80:	071a      	lsls	r2, r3, #28
 8012c82:	d509      	bpl.n	8012c98 <UART_AdvFeatureConfig+0x70>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8012c84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012c86:	f431 4200 	bics.w	r2, r1, #32768	; 0x8000
 8012c8a:	d17f      	bne.n	8012d8c <UART_AdvFeatureConfig+0x164>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8012c8c:	6820      	ldr	r0, [r4, #0]
 8012c8e:	6842      	ldr	r2, [r0, #4]
 8012c90:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8012c94:	430a      	orrs	r2, r1
 8012c96:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8012c98:	06d8      	lsls	r0, r3, #27
 8012c9a:	d509      	bpl.n	8012cb0 <UART_AdvFeatureConfig+0x88>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8012c9c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8012c9e:	f431 5280 	bics.w	r2, r1, #4096	; 0x1000
 8012ca2:	d17b      	bne.n	8012d9c <UART_AdvFeatureConfig+0x174>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8012ca4:	6820      	ldr	r0, [r4, #0]
 8012ca6:	6882      	ldr	r2, [r0, #8]
 8012ca8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8012cac:	430a      	orrs	r2, r1
 8012cae:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8012cb0:	0699      	lsls	r1, r3, #26
 8012cb2:	d509      	bpl.n	8012cc8 <UART_AdvFeatureConfig+0xa0>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8012cb4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8012cb6:	f431 5200 	bics.w	r2, r1, #8192	; 0x2000
 8012cba:	d177      	bne.n	8012dac <UART_AdvFeatureConfig+0x184>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8012cbc:	6820      	ldr	r0, [r4, #0]
 8012cbe:	6882      	ldr	r2, [r0, #8]
 8012cc0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8012cc4:	430a      	orrs	r2, r1
 8012cc6:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8012cc8:	065a      	lsls	r2, r3, #25
 8012cca:	d521      	bpl.n	8012d10 <UART_AdvFeatureConfig+0xe8>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8012ccc:	4b46      	ldr	r3, [pc, #280]	; (8012de8 <UART_AdvFeatureConfig+0x1c0>)
 8012cce:	6822      	ldr	r2, [r4, #0]
 8012cd0:	4846      	ldr	r0, [pc, #280]	; (8012dec <UART_AdvFeatureConfig+0x1c4>)
 8012cd2:	4947      	ldr	r1, [pc, #284]	; (8012df0 <UART_AdvFeatureConfig+0x1c8>)
 8012cd4:	429a      	cmp	r2, r3
 8012cd6:	bf18      	it	ne
 8012cd8:	4282      	cmpne	r2, r0
 8012cda:	bf14      	ite	ne
 8012cdc:	2301      	movne	r3, #1
 8012cde:	2300      	moveq	r3, #0
 8012ce0:	428a      	cmp	r2, r1
 8012ce2:	bf0c      	ite	eq
 8012ce4:	2300      	moveq	r3, #0
 8012ce6:	f003 0301 	andne.w	r3, r3, #1
 8012cea:	b113      	cbz	r3, 8012cf2 <UART_AdvFeatureConfig+0xca>
 8012cec:	4b41      	ldr	r3, [pc, #260]	; (8012df4 <UART_AdvFeatureConfig+0x1cc>)
 8012cee:	429a      	cmp	r2, r3
 8012cf0:	d16b      	bne.n	8012dca <UART_AdvFeatureConfig+0x1a2>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8012cf2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8012cf4:	f432 1380 	bics.w	r3, r2, #1048576	; 0x100000
 8012cf8:	d160      	bne.n	8012dbc <UART_AdvFeatureConfig+0x194>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8012cfa:	6821      	ldr	r1, [r4, #0]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8012cfc:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8012d00:	684b      	ldr	r3, [r1, #4]
 8012d02:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8012d06:	ea43 0302 	orr.w	r3, r3, r2
 8012d0a:	604b      	str	r3, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8012d0c:	d014      	beq.n	8012d38 <UART_AdvFeatureConfig+0x110>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8012d0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012d10:	061b      	lsls	r3, r3, #24
 8012d12:	d509      	bpl.n	8012d28 <UART_AdvFeatureConfig+0x100>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8012d14:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8012d16:	f432 2300 	bics.w	r3, r2, #524288	; 0x80000
 8012d1a:	d118      	bne.n	8012d4e <UART_AdvFeatureConfig+0x126>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8012d1c:	6821      	ldr	r1, [r4, #0]
 8012d1e:	684b      	ldr	r3, [r1, #4]
 8012d20:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8012d24:	4313      	orrs	r3, r2
 8012d26:	604b      	str	r3, [r1, #4]
}
 8012d28:	bd10      	pop	{r4, pc}
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8012d2a:	f640 31f9 	movw	r1, #3065	; 0xbf9
 8012d2e:	4832      	ldr	r0, [pc, #200]	; (8012df8 <UART_AdvFeatureConfig+0x1d0>)
 8012d30:	f7f2 f95c 	bl	8004fec <assert_failed>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8012d34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012d36:	e77c      	b.n	8012c32 <UART_AdvFeatureConfig+0xa>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8012d38:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8012d3a:	f430 03c0 	bics.w	r3, r0, #6291456	; 0x600000
 8012d3e:	d14a      	bne.n	8012dd6 <UART_AdvFeatureConfig+0x1ae>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8012d40:	684a      	ldr	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8012d42:	6a63      	ldr	r3, [r4, #36]	; 0x24
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8012d44:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8012d48:	4302      	orrs	r2, r0
 8012d4a:	604a      	str	r2, [r1, #4]
 8012d4c:	e7e0      	b.n	8012d10 <UART_AdvFeatureConfig+0xe8>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8012d4e:	f640 4136 	movw	r1, #3126	; 0xc36
 8012d52:	4829      	ldr	r0, [pc, #164]	; (8012df8 <UART_AdvFeatureConfig+0x1d0>)
 8012d54:	f7f2 f94a 	bl	8004fec <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8012d58:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8012d5a:	e7df      	b.n	8012d1c <UART_AdvFeatureConfig+0xf4>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8012d5c:	f640 31fe 	movw	r1, #3070	; 0xbfe
 8012d60:	4825      	ldr	r0, [pc, #148]	; (8012df8 <UART_AdvFeatureConfig+0x1d0>)
 8012d62:	f7f2 f943 	bl	8004fec <assert_failed>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8012d66:	e9d4 3109 	ldrd	r3, r1, [r4, #36]	; 0x24
 8012d6a:	e769      	b.n	8012c40 <UART_AdvFeatureConfig+0x18>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8012d6c:	f640 4105 	movw	r1, #3077	; 0xc05
 8012d70:	4821      	ldr	r0, [pc, #132]	; (8012df8 <UART_AdvFeatureConfig+0x1d0>)
 8012d72:	f7f2 f93b 	bl	8004fec <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8012d76:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8012d78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012d7a:	e76e      	b.n	8012c5a <UART_AdvFeatureConfig+0x32>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8012d7c:	f640 410c 	movw	r1, #3084	; 0xc0c
 8012d80:	481d      	ldr	r0, [pc, #116]	; (8012df8 <UART_AdvFeatureConfig+0x1d0>)
 8012d82:	f7f2 f933 	bl	8004fec <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8012d86:	6b21      	ldr	r1, [r4, #48]	; 0x30
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8012d88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012d8a:	e773      	b.n	8012c74 <UART_AdvFeatureConfig+0x4c>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8012d8c:	f640 4113 	movw	r1, #3091	; 0xc13
 8012d90:	4819      	ldr	r0, [pc, #100]	; (8012df8 <UART_AdvFeatureConfig+0x1d0>)
 8012d92:	f7f2 f92b 	bl	8004fec <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8012d96:	6b61      	ldr	r1, [r4, #52]	; 0x34
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8012d98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012d9a:	e777      	b.n	8012c8c <UART_AdvFeatureConfig+0x64>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8012d9c:	f640 411a 	movw	r1, #3098	; 0xc1a
 8012da0:	4815      	ldr	r0, [pc, #84]	; (8012df8 <UART_AdvFeatureConfig+0x1d0>)
 8012da2:	f7f2 f923 	bl	8004fec <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8012da6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8012da8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012daa:	e77b      	b.n	8012ca4 <UART_AdvFeatureConfig+0x7c>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8012dac:	f640 4121 	movw	r1, #3105	; 0xc21
 8012db0:	4811      	ldr	r0, [pc, #68]	; (8012df8 <UART_AdvFeatureConfig+0x1d0>)
 8012db2:	f7f2 f91b 	bl	8004fec <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8012db6:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8012db8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012dba:	e77f      	b.n	8012cbc <UART_AdvFeatureConfig+0x94>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8012dbc:	f640 4129 	movw	r1, #3113	; 0xc29
 8012dc0:	480d      	ldr	r0, [pc, #52]	; (8012df8 <UART_AdvFeatureConfig+0x1d0>)
 8012dc2:	f7f2 f913 	bl	8004fec <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8012dc6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8012dc8:	e797      	b.n	8012cfa <UART_AdvFeatureConfig+0xd2>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8012dca:	f640 4128 	movw	r1, #3112	; 0xc28
 8012dce:	480a      	ldr	r0, [pc, #40]	; (8012df8 <UART_AdvFeatureConfig+0x1d0>)
 8012dd0:	f7f2 f90c 	bl	8004fec <assert_failed>
 8012dd4:	e78d      	b.n	8012cf2 <UART_AdvFeatureConfig+0xca>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8012dd6:	f640 412e 	movw	r1, #3118	; 0xc2e
 8012dda:	4807      	ldr	r0, [pc, #28]	; (8012df8 <UART_AdvFeatureConfig+0x1d0>)
 8012ddc:	f7f2 f906 	bl	8004fec <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8012de0:	6821      	ldr	r1, [r4, #0]
 8012de2:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8012de4:	e7ac      	b.n	8012d40 <UART_AdvFeatureConfig+0x118>
 8012de6:	bf00      	nop
 8012de8:	40011000 	.word	0x40011000
 8012dec:	40004400 	.word	0x40004400
 8012df0:	40004800 	.word	0x40004800
 8012df4:	40011400 	.word	0x40011400
 8012df8:	0802cd08 	.word	0x0802cd08

08012dfc <UART_WaitOnFlagUntilTimeout>:
{
 8012dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012e00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012e04:	4681      	mov	r9, r0
 8012e06:	460f      	mov	r7, r1
 8012e08:	4616      	mov	r6, r2
 8012e0a:	469a      	mov	sl, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012e0c:	6805      	ldr	r5, [r0, #0]
 8012e0e:	e002      	b.n	8012e16 <UART_WaitOnFlagUntilTimeout+0x1a>
    if (Timeout != HAL_MAX_DELAY)
 8012e10:	f1b8 3fff 	cmp.w	r8, #4294967295
 8012e14:	d10c      	bne.n	8012e30 <UART_WaitOnFlagUntilTimeout+0x34>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012e16:	69ec      	ldr	r4, [r5, #28]
 8012e18:	ea37 0304 	bics.w	r3, r7, r4
 8012e1c:	bf0c      	ite	eq
 8012e1e:	f04f 0c01 	moveq.w	ip, #1
 8012e22:	f04f 0c00 	movne.w	ip, #0
 8012e26:	45b4      	cmp	ip, r6
 8012e28:	d0f2      	beq.n	8012e10 <UART_WaitOnFlagUntilTimeout+0x14>
  return HAL_OK;
 8012e2a:	2000      	movs	r0, #0
}
 8012e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012e30:	f7f5 f9de 	bl	80081f0 <HAL_GetTick>
 8012e34:	eba0 000a 	sub.w	r0, r0, sl
 8012e38:	4540      	cmp	r0, r8
 8012e3a:	d82d      	bhi.n	8012e98 <UART_WaitOnFlagUntilTimeout+0x9c>
 8012e3c:	f1b8 0f00 	cmp.w	r8, #0
 8012e40:	d02a      	beq.n	8012e98 <UART_WaitOnFlagUntilTimeout+0x9c>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8012e42:	f8d9 5000 	ldr.w	r5, [r9]
 8012e46:	682b      	ldr	r3, [r5, #0]
 8012e48:	462a      	mov	r2, r5
 8012e4a:	0759      	lsls	r1, r3, #29
 8012e4c:	d5e3      	bpl.n	8012e16 <UART_WaitOnFlagUntilTimeout+0x1a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8012e4e:	69eb      	ldr	r3, [r5, #28]
 8012e50:	051b      	lsls	r3, r3, #20
 8012e52:	d5e0      	bpl.n	8012e16 <UART_WaitOnFlagUntilTimeout+0x1a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012e54:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012e58:	622b      	str	r3, [r5, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e5a:	e852 3f00 	ldrex	r3, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8012e5e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e62:	e842 3100 	strex	r1, r3, [r2]
 8012e66:	2900      	cmp	r1, #0
 8012e68:	d1f7      	bne.n	8012e5a <UART_WaitOnFlagUntilTimeout+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e6a:	f102 0308 	add.w	r3, r2, #8
 8012e6e:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012e72:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e76:	f102 0008 	add.w	r0, r2, #8
 8012e7a:	e840 3100 	strex	r1, r3, [r0]
 8012e7e:	2900      	cmp	r1, #0
 8012e80:	d1f3      	bne.n	8012e6a <UART_WaitOnFlagUntilTimeout+0x6e>
          huart->gState = HAL_UART_STATE_READY;
 8012e82:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 8012e84:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8012e86:	f889 1074 	strb.w	r1, [r9, #116]	; 0x74
          huart->gState = HAL_UART_STATE_READY;
 8012e8a:	f8c9 3078 	str.w	r3, [r9, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8012e8e:	f8c9 307c 	str.w	r3, [r9, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8012e92:	f8c9 3080 	str.w	r3, [r9, #128]	; 0x80
          return HAL_TIMEOUT;
 8012e96:	e7c9      	b.n	8012e2c <UART_WaitOnFlagUntilTimeout+0x30>
 8012e98:	f8d9 2000 	ldr.w	r2, [r9]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e9c:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8012ea0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012ea4:	e842 3100 	strex	r1, r3, [r2]
 8012ea8:	2900      	cmp	r1, #0
 8012eaa:	d1f7      	bne.n	8012e9c <UART_WaitOnFlagUntilTimeout+0xa0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012eac:	f102 0308 	add.w	r3, r2, #8
 8012eb0:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012eb4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012eb8:	f102 0008 	add.w	r0, r2, #8
 8012ebc:	e840 3100 	strex	r1, r3, [r0]
 8012ec0:	2900      	cmp	r1, #0
 8012ec2:	d1f3      	bne.n	8012eac <UART_WaitOnFlagUntilTimeout+0xb0>
        huart->gState = HAL_UART_STATE_READY;
 8012ec4:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8012ec6:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 8012ec8:	f889 1074 	strb.w	r1, [r9, #116]	; 0x74
        huart->gState = HAL_UART_STATE_READY;
 8012ecc:	f8c9 3078 	str.w	r3, [r9, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8012ed0:	f8c9 307c 	str.w	r3, [r9, #124]	; 0x7c
        return HAL_TIMEOUT;
 8012ed4:	e7aa      	b.n	8012e2c <UART_WaitOnFlagUntilTimeout+0x30>
 8012ed6:	bf00      	nop

08012ed8 <HAL_UART_Transmit>:
{
 8012ed8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012edc:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8012ede:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 8012ee0:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8012ee2:	2b20      	cmp	r3, #32
 8012ee4:	d14b      	bne.n	8012f7e <HAL_UART_Transmit+0xa6>
    if ((pData == NULL) || (Size == 0U))
 8012ee6:	460d      	mov	r5, r1
 8012ee8:	2900      	cmp	r1, #0
 8012eea:	d044      	beq.n	8012f76 <HAL_UART_Transmit+0x9e>
 8012eec:	fab2 f982 	clz	r9, r2
 8012ef0:	4617      	mov	r7, r2
 8012ef2:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8012ef6:	2a00      	cmp	r2, #0
 8012ef8:	d03d      	beq.n	8012f76 <HAL_UART_Transmit+0x9e>
    __HAL_LOCK(huart);
 8012efa:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 8012efe:	4604      	mov	r4, r0
 8012f00:	2b01      	cmp	r3, #1
 8012f02:	d03c      	beq.n	8012f7e <HAL_UART_Transmit+0xa6>
 8012f04:	2301      	movs	r3, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012f06:	f8c0 9080 	str.w	r9, [r0, #128]	; 0x80
    __HAL_LOCK(huart);
 8012f0a:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8012f0e:	2321      	movs	r3, #33	; 0x21
 8012f10:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 8012f12:	f7f5 f96d 	bl	80081f0 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012f16:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8012f18:	4680      	mov	r8, r0
    huart->TxXferSize  = Size;
 8012f1a:	f8a4 7050 	strh.w	r7, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012f1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferCount = Size;
 8012f22:	f8a4 7052 	strh.w	r7, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012f26:	d040      	beq.n	8012faa <HAL_UART_Transmit+0xd2>
    while (huart->TxXferCount > 0U)
 8012f28:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
    __HAL_UNLOCK(huart);
 8012f2c:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 8012f2e:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 8012f30:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
    while (huart->TxXferCount > 0U)
 8012f34:	b973      	cbnz	r3, 8012f54 <HAL_UART_Transmit+0x7c>
 8012f36:	e02a      	b.n	8012f8e <HAL_UART_Transmit+0xb6>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8012f38:	f815 2b01 	ldrb.w	r2, [r5], #1
 8012f3c:	6823      	ldr	r3, [r4, #0]
 8012f3e:	629a      	str	r2, [r3, #40]	; 0x28
      huart->TxXferCount--;
 8012f40:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8012f44:	3a01      	subs	r2, #1
 8012f46:	b292      	uxth	r2, r2
 8012f48:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8012f4c:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8012f50:	b292      	uxth	r2, r2
 8012f52:	b1e2      	cbz	r2, 8012f8e <HAL_UART_Transmit+0xb6>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8012f54:	4643      	mov	r3, r8
 8012f56:	2200      	movs	r2, #0
 8012f58:	2180      	movs	r1, #128	; 0x80
 8012f5a:	4620      	mov	r0, r4
 8012f5c:	9600      	str	r6, [sp, #0]
 8012f5e:	f7ff ff4d 	bl	8012dfc <UART_WaitOnFlagUntilTimeout>
 8012f62:	b980      	cbnz	r0, 8012f86 <HAL_UART_Transmit+0xae>
      if (pdata8bits == NULL)
 8012f64:	2d00      	cmp	r5, #0
 8012f66:	d1e7      	bne.n	8012f38 <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8012f68:	f839 3b02 	ldrh.w	r3, [r9], #2
 8012f6c:	6822      	ldr	r2, [r4, #0]
 8012f6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012f72:	6293      	str	r3, [r2, #40]	; 0x28
        pdata16bits++;
 8012f74:	e7e4      	b.n	8012f40 <HAL_UART_Transmit+0x68>
      return  HAL_ERROR;
 8012f76:	2001      	movs	r0, #1
}
 8012f78:	b003      	add	sp, #12
 8012f7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8012f7e:	2002      	movs	r0, #2
}
 8012f80:	b003      	add	sp, #12
 8012f82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8012f86:	2003      	movs	r0, #3
}
 8012f88:	b003      	add	sp, #12
 8012f8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8012f8e:	4643      	mov	r3, r8
 8012f90:	2200      	movs	r2, #0
 8012f92:	2140      	movs	r1, #64	; 0x40
 8012f94:	4620      	mov	r0, r4
 8012f96:	9600      	str	r6, [sp, #0]
 8012f98:	f7ff ff30 	bl	8012dfc <UART_WaitOnFlagUntilTimeout>
 8012f9c:	2800      	cmp	r0, #0
 8012f9e:	d1f2      	bne.n	8012f86 <HAL_UART_Transmit+0xae>
    huart->gState = HAL_UART_STATE_READY;
 8012fa0:	2320      	movs	r3, #32
 8012fa2:	67a3      	str	r3, [r4, #120]	; 0x78
}
 8012fa4:	b003      	add	sp, #12
 8012fa6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012faa:	6923      	ldr	r3, [r4, #16]
 8012fac:	2b00      	cmp	r3, #0
 8012fae:	d1bb      	bne.n	8012f28 <HAL_UART_Transmit+0x50>
 8012fb0:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 8012fb2:	461d      	mov	r5, r3
 8012fb4:	e7b8      	b.n	8012f28 <HAL_UART_Transmit+0x50>
 8012fb6:	bf00      	nop

08012fb8 <UART_CheckIdleState>:
{
 8012fb8:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012fba:	2600      	movs	r6, #0
{
 8012fbc:	4604      	mov	r4, r0
 8012fbe:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012fc0:	f8c0 6080 	str.w	r6, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 8012fc4:	f7f5 f914 	bl	80081f0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8012fc8:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8012fca:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8012fcc:	681a      	ldr	r2, [r3, #0]
 8012fce:	0712      	lsls	r2, r2, #28
 8012fd0:	d40c      	bmi.n	8012fec <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012fd2:	681b      	ldr	r3, [r3, #0]
 8012fd4:	075b      	lsls	r3, r3, #29
 8012fd6:	d418      	bmi.n	801300a <UART_CheckIdleState+0x52>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012fd8:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8012fda:	2220      	movs	r2, #32
  return HAL_OK;
 8012fdc:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8012fde:	67a2      	str	r2, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8012fe0:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8012fe4:	67e2      	str	r2, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012fe6:	6623      	str	r3, [r4, #96]	; 0x60
}
 8012fe8:	b002      	add	sp, #8
 8012fea:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012fec:	f06f 417e 	mvn.w	r1, #4261412864	; 0xfe000000
 8012ff0:	4603      	mov	r3, r0
 8012ff2:	4632      	mov	r2, r6
 8012ff4:	4620      	mov	r0, r4
 8012ff6:	9100      	str	r1, [sp, #0]
 8012ff8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8012ffc:	f7ff fefe 	bl	8012dfc <UART_WaitOnFlagUntilTimeout>
 8013000:	b978      	cbnz	r0, 8013022 <UART_CheckIdleState+0x6a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8013002:	6823      	ldr	r3, [r4, #0]
 8013004:	681b      	ldr	r3, [r3, #0]
 8013006:	075b      	lsls	r3, r3, #29
 8013008:	d5e6      	bpl.n	8012fd8 <UART_CheckIdleState+0x20>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801300a:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 801300e:	462b      	mov	r3, r5
 8013010:	2200      	movs	r2, #0
 8013012:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8013016:	9000      	str	r0, [sp, #0]
 8013018:	4620      	mov	r0, r4
 801301a:	f7ff feef 	bl	8012dfc <UART_WaitOnFlagUntilTimeout>
 801301e:	2800      	cmp	r0, #0
 8013020:	d0da      	beq.n	8012fd8 <UART_CheckIdleState+0x20>
      return HAL_TIMEOUT;
 8013022:	2003      	movs	r0, #3
}
 8013024:	b002      	add	sp, #8
 8013026:	bd70      	pop	{r4, r5, r6, pc}

08013028 <HAL_UART_Init>:
  if (huart == NULL)
 8013028:	2800      	cmp	r0, #0
 801302a:	f000 8099 	beq.w	8013160 <HAL_UART_Init+0x138>
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 801302e:	6983      	ldr	r3, [r0, #24]
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8013030:	6802      	ldr	r2, [r0, #0]
{
 8013032:	b510      	push	{r4, lr}
 8013034:	4604      	mov	r4, r0
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8013036:	2b00      	cmp	r3, #0
 8013038:	d051      	beq.n	80130de <HAL_UART_Init+0xb6>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 801303a:	4b4d      	ldr	r3, [pc, #308]	; (8013170 <HAL_UART_Init+0x148>)
 801303c:	484d      	ldr	r0, [pc, #308]	; (8013174 <HAL_UART_Init+0x14c>)
 801303e:	494e      	ldr	r1, [pc, #312]	; (8013178 <HAL_UART_Init+0x150>)
 8013040:	429a      	cmp	r2, r3
 8013042:	bf18      	it	ne
 8013044:	4282      	cmpne	r2, r0
 8013046:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 801304a:	bf14      	ite	ne
 801304c:	2301      	movne	r3, #1
 801304e:	2300      	moveq	r3, #0
 8013050:	428a      	cmp	r2, r1
 8013052:	bf0c      	ite	eq
 8013054:	2300      	moveq	r3, #0
 8013056:	f003 0301 	andne.w	r3, r3, #1
 801305a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801305e:	4282      	cmp	r2, r0
 8013060:	bf0c      	ite	eq
 8013062:	2300      	moveq	r3, #0
 8013064:	f003 0301 	andne.w	r3, r3, #1
 8013068:	f500 4048 	add.w	r0, r0, #51200	; 0xc800
 801306c:	428a      	cmp	r2, r1
 801306e:	bf0c      	ite	eq
 8013070:	2300      	moveq	r3, #0
 8013072:	f003 0301 	andne.w	r3, r3, #1
 8013076:	f501 5120 	add.w	r1, r1, #10240	; 0x2800
 801307a:	4282      	cmp	r2, r0
 801307c:	bf0c      	ite	eq
 801307e:	2300      	moveq	r3, #0
 8013080:	f003 0301 	andne.w	r3, r3, #1
 8013084:	428a      	cmp	r2, r1
 8013086:	bf0c      	ite	eq
 8013088:	2300      	moveq	r3, #0
 801308a:	f003 0301 	andne.w	r3, r3, #1
 801308e:	b113      	cbz	r3, 8013096 <HAL_UART_Init+0x6e>
 8013090:	4b3a      	ldr	r3, [pc, #232]	; (801317c <HAL_UART_Init+0x154>)
 8013092:	429a      	cmp	r2, r3
 8013094:	d166      	bne.n	8013164 <HAL_UART_Init+0x13c>
  if (huart->gState == HAL_UART_STATE_RESET)
 8013096:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8013098:	2b00      	cmp	r3, #0
 801309a:	d057      	beq.n	801314c <HAL_UART_Init+0x124>
  __HAL_UART_DISABLE(huart);
 801309c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 801309e:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 80130a0:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 80130a2:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 80130a4:	6813      	ldr	r3, [r2, #0]
 80130a6:	f023 0301 	bic.w	r3, r3, #1
 80130aa:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80130ac:	f7ff fbd8 	bl	8012860 <UART_SetConfig>
 80130b0:	2801      	cmp	r0, #1
 80130b2:	d049      	beq.n	8013148 <HAL_UART_Init+0x120>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80130b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80130b6:	2b00      	cmp	r3, #0
 80130b8:	d14e      	bne.n	8013158 <HAL_UART_Init+0x130>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80130ba:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 80130bc:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80130be:	685a      	ldr	r2, [r3, #4]
 80130c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80130c4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80130c6:	689a      	ldr	r2, [r3, #8]
 80130c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80130cc:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80130ce:	681a      	ldr	r2, [r3, #0]
 80130d0:	f042 0201 	orr.w	r2, r2, #1
}
 80130d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 80130d8:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80130da:	f7ff bf6d 	b.w	8012fb8 <UART_CheckIdleState>
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80130de:	4b24      	ldr	r3, [pc, #144]	; (8013170 <HAL_UART_Init+0x148>)
 80130e0:	4824      	ldr	r0, [pc, #144]	; (8013174 <HAL_UART_Init+0x14c>)
 80130e2:	4925      	ldr	r1, [pc, #148]	; (8013178 <HAL_UART_Init+0x150>)
 80130e4:	429a      	cmp	r2, r3
 80130e6:	bf18      	it	ne
 80130e8:	4282      	cmpne	r2, r0
 80130ea:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 80130ee:	bf14      	ite	ne
 80130f0:	2301      	movne	r3, #1
 80130f2:	2300      	moveq	r3, #0
 80130f4:	428a      	cmp	r2, r1
 80130f6:	bf0c      	ite	eq
 80130f8:	2300      	moveq	r3, #0
 80130fa:	f003 0301 	andne.w	r3, r3, #1
 80130fe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013102:	4282      	cmp	r2, r0
 8013104:	bf0c      	ite	eq
 8013106:	2300      	moveq	r3, #0
 8013108:	f003 0301 	andne.w	r3, r3, #1
 801310c:	f500 4048 	add.w	r0, r0, #51200	; 0xc800
 8013110:	428a      	cmp	r2, r1
 8013112:	bf0c      	ite	eq
 8013114:	2300      	moveq	r3, #0
 8013116:	f003 0301 	andne.w	r3, r3, #1
 801311a:	f501 5120 	add.w	r1, r1, #10240	; 0x2800
 801311e:	4282      	cmp	r2, r0
 8013120:	bf0c      	ite	eq
 8013122:	2300      	moveq	r3, #0
 8013124:	f003 0301 	andne.w	r3, r3, #1
 8013128:	428a      	cmp	r2, r1
 801312a:	bf0c      	ite	eq
 801312c:	2300      	moveq	r3, #0
 801312e:	f003 0301 	andne.w	r3, r3, #1
 8013132:	2b00      	cmp	r3, #0
 8013134:	d0af      	beq.n	8013096 <HAL_UART_Init+0x6e>
 8013136:	4b11      	ldr	r3, [pc, #68]	; (801317c <HAL_UART_Init+0x154>)
 8013138:	429a      	cmp	r2, r3
 801313a:	d0ac      	beq.n	8013096 <HAL_UART_Init+0x6e>
 801313c:	f240 1131 	movw	r1, #305	; 0x131
 8013140:	480f      	ldr	r0, [pc, #60]	; (8013180 <HAL_UART_Init+0x158>)
 8013142:	f7f1 ff53 	bl	8004fec <assert_failed>
 8013146:	e7a6      	b.n	8013096 <HAL_UART_Init+0x6e>
}
 8013148:	2001      	movs	r0, #1
 801314a:	bd10      	pop	{r4, pc}
    HAL_UART_MspInit(huart);
 801314c:	4620      	mov	r0, r4
    huart->Lock = HAL_UNLOCKED;
 801314e:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    HAL_UART_MspInit(huart);
 8013152:	f7f3 fcc1 	bl	8006ad8 <HAL_UART_MspInit>
 8013156:	e7a1      	b.n	801309c <HAL_UART_Init+0x74>
    UART_AdvFeatureConfig(huart);
 8013158:	4620      	mov	r0, r4
 801315a:	f7ff fd65 	bl	8012c28 <UART_AdvFeatureConfig>
 801315e:	e7ac      	b.n	80130ba <HAL_UART_Init+0x92>
}
 8013160:	2001      	movs	r0, #1
 8013162:	4770      	bx	lr
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8013164:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8013168:	4805      	ldr	r0, [pc, #20]	; (8013180 <HAL_UART_Init+0x158>)
 801316a:	f7f1 ff3f 	bl	8004fec <assert_failed>
 801316e:	e792      	b.n	8013096 <HAL_UART_Init+0x6e>
 8013170:	40011000 	.word	0x40011000
 8013174:	40004400 	.word	0x40004400
 8013178:	40004800 	.word	0x40004800
 801317c:	40007c00 	.word	0x40007c00
 8013180:	0802cd08 	.word	0x0802cd08

08013184 <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 8013184:	2800      	cmp	r0, #0
 8013186:	d04a      	beq.n	801321e <HAL_MultiProcessor_Init+0x9a>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 8013188:	f432 6300 	bics.w	r3, r2, #2048	; 0x800
{
 801318c:	b570      	push	{r4, r5, r6, lr}
 801318e:	460e      	mov	r6, r1
 8013190:	4604      	mov	r4, r0
 8013192:	4615      	mov	r5, r2
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 8013194:	d13d      	bne.n	8013212 <HAL_MultiProcessor_Init+0x8e>
  if (huart->gState == HAL_UART_STATE_RESET)
 8013196:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8013198:	2b00      	cmp	r3, #0
 801319a:	d034      	beq.n	8013206 <HAL_MultiProcessor_Init+0x82>
  __HAL_UART_DISABLE(huart);
 801319c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 801319e:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 80131a0:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 80131a2:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 80131a4:	6813      	ldr	r3, [r2, #0]
 80131a6:	f023 0301 	bic.w	r3, r3, #1
 80131aa:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80131ac:	f7ff fb58 	bl	8012860 <UART_SetConfig>
 80131b0:	2801      	cmp	r0, #1
 80131b2:	d026      	beq.n	8013202 <HAL_MultiProcessor_Init+0x7e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80131b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80131b6:	bb03      	cbnz	r3, 80131fa <HAL_MultiProcessor_Init+0x76>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80131b8:	6823      	ldr	r3, [r4, #0]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 80131ba:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80131be:	685a      	ldr	r2, [r3, #4]
 80131c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80131c4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80131c6:	689a      	ldr	r2, [r3, #8]
 80131c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80131cc:	609a      	str	r2, [r3, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 80131ce:	d00d      	beq.n	80131ec <HAL_MultiProcessor_Init+0x68>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 80131d0:	681a      	ldr	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80131d2:	4620      	mov	r0, r4
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 80131d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80131d8:	4315      	orrs	r5, r2
 80131da:	601d      	str	r5, [r3, #0]
  __HAL_UART_ENABLE(huart);
 80131dc:	681a      	ldr	r2, [r3, #0]
 80131de:	f042 0201 	orr.w	r2, r2, #1
}
 80131e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  __HAL_UART_ENABLE(huart);
 80131e6:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80131e8:	f7ff bee6 	b.w	8012fb8 <UART_CheckIdleState>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 80131ec:	6859      	ldr	r1, [r3, #4]
 80131ee:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80131f2:	ea41 6606 	orr.w	r6, r1, r6, lsl #24
 80131f6:	605e      	str	r6, [r3, #4]
 80131f8:	e7ea      	b.n	80131d0 <HAL_MultiProcessor_Init+0x4c>
    UART_AdvFeatureConfig(huart);
 80131fa:	4620      	mov	r0, r4
 80131fc:	f7ff fd14 	bl	8012c28 <UART_AdvFeatureConfig>
 8013200:	e7da      	b.n	80131b8 <HAL_MultiProcessor_Init+0x34>
}
 8013202:	2001      	movs	r0, #1
 8013204:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UART_MspInit(huart);
 8013206:	4620      	mov	r0, r4
    huart->Lock = HAL_UNLOCKED;
 8013208:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    HAL_UART_MspInit(huart);
 801320c:	f7f3 fc64 	bl	8006ad8 <HAL_UART_MspInit>
 8013210:	e7c4      	b.n	801319c <HAL_MultiProcessor_Init+0x18>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 8013212:	f240 211d 	movw	r1, #541	; 0x21d
 8013216:	4803      	ldr	r0, [pc, #12]	; (8013224 <HAL_MultiProcessor_Init+0xa0>)
 8013218:	f7f1 fee8 	bl	8004fec <assert_failed>
 801321c:	e7bb      	b.n	8013196 <HAL_MultiProcessor_Init+0x12>
}
 801321e:	2001      	movs	r0, #1
 8013220:	4770      	bx	lr
 8013222:	bf00      	nop
 8013224:	0802cd08 	.word	0x0802cd08

08013228 <UART_Start_Receive_IT>:
  UART_MASK_COMPUTATION(huart);
 8013228:	6883      	ldr	r3, [r0, #8]
{
 801322a:	b410      	push	{r4}
  UART_MASK_COMPUTATION(huart);
 801322c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  huart->RxISR       = NULL;
 8013230:	f04f 0400 	mov.w	r4, #0
  huart->pRxBuffPtr  = pData;
 8013234:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxXferSize  = Size;
 8013236:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxXferCount = Size;
 801323a:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  huart->RxISR       = NULL;
 801323e:	6644      	str	r4, [r0, #100]	; 0x64
  UART_MASK_COMPUTATION(huart);
 8013240:	d04f      	beq.n	80132e2 <UART_Start_Receive_IT+0xba>
 8013242:	2b00      	cmp	r3, #0
 8013244:	d043      	beq.n	80132ce <UART_Start_Receive_IT+0xa6>
 8013246:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 801324a:	d057      	beq.n	80132fc <UART_Start_Receive_IT+0xd4>
 801324c:	f8a0 405c 	strh.w	r4, [r0, #92]	; 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013250:	2100      	movs	r1, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8013252:	2322      	movs	r3, #34	; 0x22
 8013254:	6802      	ldr	r2, [r0, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013256:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801325a:	67c3      	str	r3, [r0, #124]	; 0x7c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801325c:	f102 0308 	add.w	r3, r2, #8
 8013260:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013264:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013268:	f102 0408 	add.w	r4, r2, #8
 801326c:	e844 3100 	strex	r1, r3, [r4]
 8013270:	2900      	cmp	r1, #0
 8013272:	d1f3      	bne.n	801325c <UART_Start_Receive_IT+0x34>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013274:	6883      	ldr	r3, [r0, #8]
 8013276:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801327a:	d011      	beq.n	80132a0 <UART_Start_Receive_IT+0x78>
 801327c:	4c23      	ldr	r4, [pc, #140]	; (801330c <UART_Start_Receive_IT+0xe4>)
 801327e:	6903      	ldr	r3, [r0, #16]
  __HAL_UNLOCK(huart);
 8013280:	f880 1074 	strb.w	r1, [r0, #116]	; 0x74
 8013284:	6644      	str	r4, [r0, #100]	; 0x64
  if (huart->Init.Parity != UART_PARITY_NONE)
 8013286:	b18b      	cbz	r3, 80132ac <UART_Start_Receive_IT+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013288:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 801328c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013290:	e842 3100 	strex	r1, r3, [r2]
 8013294:	2900      	cmp	r1, #0
 8013296:	d1f7      	bne.n	8013288 <UART_Start_Receive_IT+0x60>
}
 8013298:	2000      	movs	r0, #0
 801329a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801329e:	4770      	bx	lr
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80132a0:	6903      	ldr	r3, [r0, #16]
 80132a2:	bb33      	cbnz	r3, 80132f2 <UART_Start_Receive_IT+0xca>
 80132a4:	491a      	ldr	r1, [pc, #104]	; (8013310 <UART_Start_Receive_IT+0xe8>)
  __HAL_UNLOCK(huart);
 80132a6:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
 80132aa:	6641      	str	r1, [r0, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80132ac:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80132b0:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80132b4:	e842 3100 	strex	r1, r3, [r2]
 80132b8:	2900      	cmp	r1, #0
 80132ba:	d0ed      	beq.n	8013298 <UART_Start_Receive_IT+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80132bc:	e852 3f00 	ldrex	r3, [r2]
 80132c0:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80132c4:	e842 3100 	strex	r1, r3, [r2]
 80132c8:	2900      	cmp	r1, #0
 80132ca:	d1ef      	bne.n	80132ac <UART_Start_Receive_IT+0x84>
 80132cc:	e7e4      	b.n	8013298 <UART_Start_Receive_IT+0x70>
  UART_MASK_COMPUTATION(huart);
 80132ce:	6903      	ldr	r3, [r0, #16]
 80132d0:	b91b      	cbnz	r3, 80132da <UART_Start_Receive_IT+0xb2>
 80132d2:	23ff      	movs	r3, #255	; 0xff
 80132d4:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 80132d8:	e7ba      	b.n	8013250 <UART_Start_Receive_IT+0x28>
 80132da:	237f      	movs	r3, #127	; 0x7f
 80132dc:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 80132e0:	e7b6      	b.n	8013250 <UART_Start_Receive_IT+0x28>
 80132e2:	6903      	ldr	r3, [r0, #16]
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	d1f4      	bne.n	80132d2 <UART_Start_Receive_IT+0xaa>
 80132e8:	f240 13ff 	movw	r3, #511	; 0x1ff
 80132ec:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 80132f0:	e7ae      	b.n	8013250 <UART_Start_Receive_IT+0x28>
    huart->RxISR = UART_RxISR_8BIT;
 80132f2:	4b06      	ldr	r3, [pc, #24]	; (801330c <UART_Start_Receive_IT+0xe4>)
  __HAL_UNLOCK(huart);
 80132f4:	f880 1074 	strb.w	r1, [r0, #116]	; 0x74
 80132f8:	6643      	str	r3, [r0, #100]	; 0x64
  if (huart->Init.Parity != UART_PARITY_NONE)
 80132fa:	e7c5      	b.n	8013288 <UART_Start_Receive_IT+0x60>
  UART_MASK_COMPUTATION(huart);
 80132fc:	6903      	ldr	r3, [r0, #16]
 80132fe:	2b00      	cmp	r3, #0
 8013300:	d0eb      	beq.n	80132da <UART_Start_Receive_IT+0xb2>
 8013302:	233f      	movs	r3, #63	; 0x3f
 8013304:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8013308:	e7a2      	b.n	8013250 <UART_Start_Receive_IT+0x28>
 801330a:	bf00      	nop
 801330c:	080123b9 	.word	0x080123b9
 8013310:	08012459 	.word	0x08012459

08013314 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8013314:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8013316:	2b20      	cmp	r3, #32
 8013318:	d11e      	bne.n	8013358 <HAL_UART_Receive_IT+0x44>
    if ((pData == NULL) || (Size == 0U))
 801331a:	b1d9      	cbz	r1, 8013354 <HAL_UART_Receive_IT+0x40>
 801331c:	fab2 f382 	clz	r3, r2
 8013320:	095b      	lsrs	r3, r3, #5
 8013322:	b1ba      	cbz	r2, 8013354 <HAL_UART_Receive_IT+0x40>
{
 8013324:	b430      	push	{r4, r5}
    __HAL_LOCK(huart);
 8013326:	f890 4074 	ldrb.w	r4, [r0, #116]	; 0x74
 801332a:	2c01      	cmp	r4, #1
 801332c:	d016      	beq.n	801335c <HAL_UART_Receive_IT+0x48>
 801332e:	2501      	movs	r5, #1
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013330:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013332:	6603      	str	r3, [r0, #96]	; 0x60
    __HAL_LOCK(huart);
 8013334:	f880 5074 	strb.w	r5, [r0, #116]	; 0x74
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013338:	6863      	ldr	r3, [r4, #4]
 801333a:	021b      	lsls	r3, r3, #8
 801333c:	d507      	bpl.n	801334e <HAL_UART_Receive_IT+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801333e:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013342:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013346:	e844 3500 	strex	r5, r3, [r4]
 801334a:	2d00      	cmp	r5, #0
 801334c:	d1f7      	bne.n	801333e <HAL_UART_Receive_IT+0x2a>
}
 801334e:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 8013350:	f7ff bf6a 	b.w	8013228 <UART_Start_Receive_IT>
      return HAL_ERROR;
 8013354:	2001      	movs	r0, #1
}
 8013356:	4770      	bx	lr
    return HAL_BUSY;
 8013358:	2002      	movs	r0, #2
 801335a:	4770      	bx	lr
 801335c:	2002      	movs	r0, #2
}
 801335e:	bc30      	pop	{r4, r5}
 8013360:	4770      	bx	lr
 8013362:	bf00      	nop

08013364 <UART_Start_Receive_DMA>:
{
 8013364:	b570      	push	{r4, r5, r6, lr}
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8013366:	2322      	movs	r3, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013368:	2500      	movs	r5, #0
{
 801336a:	4604      	mov	r4, r0
  huart->pRxBuffPtr = pData;
 801336c:	6541      	str	r1, [r0, #84]	; 0x54
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801336e:	f8c0 5080 	str.w	r5, [r0, #128]	; 0x80
  huart->RxXferSize = Size;
 8013372:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8013376:	67c3      	str	r3, [r0, #124]	; 0x7c
  if (huart->hdmarx != NULL)
 8013378:	6f00      	ldr	r0, [r0, #112]	; 0x70
 801337a:	b168      	cbz	r0, 8013398 <UART_Start_Receive_DMA+0x34>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 801337c:	4e1f      	ldr	r6, [pc, #124]	; (80133fc <UART_Start_Receive_DMA+0x98>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 801337e:	4613      	mov	r3, r2
 8013380:	460a      	mov	r2, r1
 8013382:	6821      	ldr	r1, [r4, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8013384:	63c6      	str	r6, [r0, #60]	; 0x3c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8013386:	4e1e      	ldr	r6, [pc, #120]	; (8013400 <UART_Start_Receive_DMA+0x9c>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8013388:	3124      	adds	r1, #36	; 0x24
    huart->hdmarx->XferAbortCallback = NULL;
 801338a:	6505      	str	r5, [r0, #80]	; 0x50
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 801338c:	6406      	str	r6, [r0, #64]	; 0x40
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 801338e:	4e1d      	ldr	r6, [pc, #116]	; (8013404 <UART_Start_Receive_DMA+0xa0>)
 8013390:	64c6      	str	r6, [r0, #76]	; 0x4c
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8013392:	f7f6 f8f7 	bl	8009584 <HAL_DMA_Start_IT>
 8013396:	bb40      	cbnz	r0, 80133ea <UART_Start_Receive_DMA+0x86>
  __HAL_UNLOCK(huart);
 8013398:	2200      	movs	r2, #0
  if (huart->Init.Parity != UART_PARITY_NONE)
 801339a:	6923      	ldr	r3, [r4, #16]
  __HAL_UNLOCK(huart);
 801339c:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
  if (huart->Init.Parity != UART_PARITY_NONE)
 80133a0:	b14b      	cbz	r3, 80133b6 <UART_Start_Receive_DMA+0x52>
 80133a2:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80133a4:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80133a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80133ac:	e843 2100 	strex	r1, r2, [r3]
 80133b0:	2900      	cmp	r1, #0
 80133b2:	d1f7      	bne.n	80133a4 <UART_Start_Receive_DMA+0x40>
 80133b4:	e000      	b.n	80133b8 <UART_Start_Receive_DMA+0x54>
 80133b6:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80133b8:	f103 0208 	add.w	r2, r3, #8
 80133bc:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80133c0:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80133c4:	f103 0008 	add.w	r0, r3, #8
 80133c8:	e840 2100 	strex	r1, r2, [r0]
 80133cc:	2900      	cmp	r1, #0
 80133ce:	d1f3      	bne.n	80133b8 <UART_Start_Receive_DMA+0x54>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80133d0:	f103 0208 	add.w	r2, r3, #8
 80133d4:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80133d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80133dc:	f103 0108 	add.w	r1, r3, #8
 80133e0:	e841 2000 	strex	r0, r2, [r1]
 80133e4:	2800      	cmp	r0, #0
 80133e6:	d1f3      	bne.n	80133d0 <UART_Start_Receive_DMA+0x6c>
}
 80133e8:	bd70      	pop	{r4, r5, r6, pc}
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80133ea:	2210      	movs	r2, #16
      huart->RxState = HAL_UART_STATE_READY;
 80133ec:	2320      	movs	r3, #32
      return HAL_ERROR;
 80133ee:	2001      	movs	r0, #1
      __HAL_UNLOCK(huart);
 80133f0:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80133f4:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
      huart->RxState = HAL_UART_STATE_READY;
 80133f8:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 80133fa:	bd70      	pop	{r4, r5, r6, pc}
 80133fc:	08012515 	.word	0x08012515
 8013400:	080124f9 	.word	0x080124f9
 8013404:	08012191 	.word	0x08012191

08013408 <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8013408:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 801340a:	2b20      	cmp	r3, #32
 801340c:	d11e      	bne.n	801344c <HAL_UART_Receive_DMA+0x44>
    if ((pData == NULL) || (Size == 0U))
 801340e:	b1d9      	cbz	r1, 8013448 <HAL_UART_Receive_DMA+0x40>
 8013410:	fab2 f382 	clz	r3, r2
 8013414:	095b      	lsrs	r3, r3, #5
 8013416:	b1ba      	cbz	r2, 8013448 <HAL_UART_Receive_DMA+0x40>
{
 8013418:	b430      	push	{r4, r5}
    __HAL_LOCK(huart);
 801341a:	f890 4074 	ldrb.w	r4, [r0, #116]	; 0x74
 801341e:	2c01      	cmp	r4, #1
 8013420:	d016      	beq.n	8013450 <HAL_UART_Receive_DMA+0x48>
 8013422:	2501      	movs	r5, #1
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013424:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013426:	6603      	str	r3, [r0, #96]	; 0x60
    __HAL_LOCK(huart);
 8013428:	f880 5074 	strb.w	r5, [r0, #116]	; 0x74
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801342c:	6863      	ldr	r3, [r4, #4]
 801342e:	021b      	lsls	r3, r3, #8
 8013430:	d507      	bpl.n	8013442 <HAL_UART_Receive_DMA+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013432:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013436:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801343a:	e844 3500 	strex	r5, r3, [r4]
 801343e:	2d00      	cmp	r5, #0
 8013440:	d1f7      	bne.n	8013432 <HAL_UART_Receive_DMA+0x2a>
}
 8013442:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8013444:	f7ff bf8e 	b.w	8013364 <UART_Start_Receive_DMA>
      return HAL_ERROR;
 8013448:	2001      	movs	r0, #1
}
 801344a:	4770      	bx	lr
    return HAL_BUSY;
 801344c:	2002      	movs	r0, #2
 801344e:	4770      	bx	lr
 8013450:	2002      	movs	r0, #2
}
 8013452:	bc30      	pop	{r4, r5}
 8013454:	4770      	bx	lr
 8013456:	bf00      	nop

08013458 <HAL_RS485Ex_Init>:
                                   uint32_t DeassertionTime)
{
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8013458:	2800      	cmp	r0, #0
 801345a:	f000 808a 	beq.w	8013572 <HAL_RS485Ex_Init+0x11a>
{
 801345e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    return HAL_ERROR;
  }
  /* Check the Driver Enable UART instance */
  assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 8013462:	4c47      	ldr	r4, [pc, #284]	; (8013580 <HAL_RS485Ex_Init+0x128>)
 8013464:	4617      	mov	r7, r2
 8013466:	461d      	mov	r5, r3
 8013468:	4a46      	ldr	r2, [pc, #280]	; (8013584 <HAL_RS485Ex_Init+0x12c>)
 801346a:	6803      	ldr	r3, [r0, #0]
 801346c:	460e      	mov	r6, r1
 801346e:	4680      	mov	r8, r0
 8013470:	42a3      	cmp	r3, r4
 8013472:	bf18      	it	ne
 8013474:	4293      	cmpne	r3, r2
 8013476:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801347a:	bf14      	ite	ne
 801347c:	2401      	movne	r4, #1
 801347e:	2400      	moveq	r4, #0
 8013480:	4293      	cmp	r3, r2
 8013482:	bf0c      	ite	eq
 8013484:	2400      	moveq	r4, #0
 8013486:	f004 0401 	andne.w	r4, r4, #1
 801348a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801348e:	4293      	cmp	r3, r2
 8013490:	bf0c      	ite	eq
 8013492:	2400      	moveq	r4, #0
 8013494:	f004 0401 	andne.w	r4, r4, #1
 8013498:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801349c:	4293      	cmp	r3, r2
 801349e:	bf0c      	ite	eq
 80134a0:	2400      	moveq	r4, #0
 80134a2:	f004 0401 	andne.w	r4, r4, #1
 80134a6:	f502 4244 	add.w	r2, r2, #50176	; 0xc400
 80134aa:	4293      	cmp	r3, r2
 80134ac:	bf0c      	ite	eq
 80134ae:	2400      	moveq	r4, #0
 80134b0:	f004 0401 	andne.w	r4, r4, #1
 80134b4:	f5a2 421c 	sub.w	r2, r2, #39936	; 0x9c00
 80134b8:	4293      	cmp	r3, r2
 80134ba:	bf0c      	ite	eq
 80134bc:	2400      	moveq	r4, #0
 80134be:	f004 0401 	andne.w	r4, r4, #1
 80134c2:	b11c      	cbz	r4, 80134cc <HAL_RS485Ex_Init+0x74>
 80134c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80134c8:	4293      	cmp	r3, r2
 80134ca:	d154      	bne.n	8013576 <HAL_RS485Ex_Init+0x11e>

  /* Check the Driver Enable polarity */
  assert_param(IS_UART_DE_POLARITY(Polarity));
 80134cc:	f436 4300 	bics.w	r3, r6, #32768	; 0x8000
 80134d0:	d14a      	bne.n	8013568 <HAL_RS485Ex_Init+0x110>

  /* Check the Driver Enable assertion time */
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 80134d2:	2f1f      	cmp	r7, #31
 80134d4:	d843      	bhi.n	801355e <HAL_RS485Ex_Init+0x106>

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 80134d6:	2d1f      	cmp	r5, #31
 80134d8:	d83c      	bhi.n	8013554 <HAL_RS485Ex_Init+0xfc>

  if (huart->gState == HAL_UART_STATE_RESET)
 80134da:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 80134de:	b39b      	cbz	r3, 8013548 <HAL_RS485Ex_Init+0xf0>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80134e0:	f8d8 2000 	ldr.w	r2, [r8]
  huart->gState = HAL_UART_STATE_BUSY;
 80134e4:	2324      	movs	r3, #36	; 0x24

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80134e6:	4640      	mov	r0, r8
  huart->gState = HAL_UART_STATE_BUSY;
 80134e8:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 80134ec:	6813      	ldr	r3, [r2, #0]
 80134ee:	f023 0301 	bic.w	r3, r3, #1
 80134f2:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80134f4:	f7ff f9b4 	bl	8012860 <UART_SetConfig>
 80134f8:	2801      	cmp	r0, #1
 80134fa:	d022      	beq.n	8013542 <HAL_RS485Ex_Init+0xea>
  {
    return HAL_ERROR;
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80134fc:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 8013500:	b9db      	cbnz	r3, 801353a <HAL_RS485Ex_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8013502:	f8d8 3000 	ldr.w	r3, [r8]
  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8013506:	042d      	lsls	r5, r5, #16

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8013508:	4640      	mov	r0, r8
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 801350a:	689a      	ldr	r2, [r3, #8]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 801350c:	ea45 5747 	orr.w	r7, r5, r7, lsl #21
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8013510:	4d1d      	ldr	r5, [pc, #116]	; (8013588 <HAL_RS485Ex_Init+0x130>)
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8013512:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8013516:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8013518:	6899      	ldr	r1, [r3, #8]
 801351a:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 801351e:	430e      	orrs	r6, r1
 8013520:	609e      	str	r6, [r3, #8]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8013522:	681a      	ldr	r2, [r3, #0]
 8013524:	4015      	ands	r5, r2
 8013526:	432f      	orrs	r7, r5
 8013528:	601f      	str	r7, [r3, #0]
  __HAL_UART_ENABLE(huart);
 801352a:	681a      	ldr	r2, [r3, #0]
 801352c:	f042 0201 	orr.w	r2, r2, #1
}
 8013530:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_UART_ENABLE(huart);
 8013534:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8013536:	f7ff bd3f 	b.w	8012fb8 <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 801353a:	4640      	mov	r0, r8
 801353c:	f7ff fb74 	bl	8012c28 <UART_AdvFeatureConfig>
 8013540:	e7df      	b.n	8013502 <HAL_RS485Ex_Init+0xaa>
}
 8013542:	2001      	movs	r0, #1
 8013544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    HAL_UART_MspInit(huart);
 8013548:	4640      	mov	r0, r8
    huart->Lock = HAL_UNLOCKED;
 801354a:	f888 3074 	strb.w	r3, [r8, #116]	; 0x74
    HAL_UART_MspInit(huart);
 801354e:	f7f3 fac3 	bl	8006ad8 <HAL_UART_MspInit>
 8013552:	e7c5      	b.n	80134e0 <HAL_RS485Ex_Init+0x88>
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 8013554:	21aa      	movs	r1, #170	; 0xaa
 8013556:	480d      	ldr	r0, [pc, #52]	; (801358c <HAL_RS485Ex_Init+0x134>)
 8013558:	f7f1 fd48 	bl	8004fec <assert_failed>
 801355c:	e7bd      	b.n	80134da <HAL_RS485Ex_Init+0x82>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 801355e:	21a7      	movs	r1, #167	; 0xa7
 8013560:	480a      	ldr	r0, [pc, #40]	; (801358c <HAL_RS485Ex_Init+0x134>)
 8013562:	f7f1 fd43 	bl	8004fec <assert_failed>
 8013566:	e7b6      	b.n	80134d6 <HAL_RS485Ex_Init+0x7e>
  assert_param(IS_UART_DE_POLARITY(Polarity));
 8013568:	21a4      	movs	r1, #164	; 0xa4
 801356a:	4808      	ldr	r0, [pc, #32]	; (801358c <HAL_RS485Ex_Init+0x134>)
 801356c:	f7f1 fd3e 	bl	8004fec <assert_failed>
 8013570:	e7af      	b.n	80134d2 <HAL_RS485Ex_Init+0x7a>
}
 8013572:	2001      	movs	r0, #1
 8013574:	4770      	bx	lr
  assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 8013576:	21a1      	movs	r1, #161	; 0xa1
 8013578:	4804      	ldr	r0, [pc, #16]	; (801358c <HAL_RS485Ex_Init+0x134>)
 801357a:	f7f1 fd37 	bl	8004fec <assert_failed>
 801357e:	e7a5      	b.n	80134cc <HAL_RS485Ex_Init+0x74>
 8013580:	40011000 	.word	0x40011000
 8013584:	40004400 	.word	0x40004400
 8013588:	fc00ffff 	.word	0xfc00ffff
 801358c:	0802cd58 	.word	0x0802cd58

08013590 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8013590:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8013592:	2300      	movs	r3, #0

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8013594:	4a11      	ldr	r2, [pc, #68]	; (80135dc <USB_CoreReset+0x4c>)
  __IO uint32_t count = 0U;
 8013596:	9301      	str	r3, [sp, #4]
 8013598:	e002      	b.n	80135a0 <USB_CoreReset+0x10>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801359a:	6903      	ldr	r3, [r0, #16]
 801359c:	2b00      	cmp	r3, #0
 801359e:	db07      	blt.n	80135b0 <USB_CoreReset+0x20>
    if (++count > 200000U)
 80135a0:	9b01      	ldr	r3, [sp, #4]
 80135a2:	3301      	adds	r3, #1
 80135a4:	4293      	cmp	r3, r2
 80135a6:	9301      	str	r3, [sp, #4]
 80135a8:	d9f7      	bls.n	801359a <USB_CoreReset+0xa>
      return HAL_TIMEOUT;
 80135aa:	2003      	movs	r0, #3
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);

  return HAL_OK;
}
 80135ac:	b002      	add	sp, #8
 80135ae:	4770      	bx	lr
  count = 0U;
 80135b0:	2300      	movs	r3, #0
    if (++count > 200000U)
 80135b2:	4a0a      	ldr	r2, [pc, #40]	; (80135dc <USB_CoreReset+0x4c>)
  count = 0U;
 80135b4:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80135b6:	6903      	ldr	r3, [r0, #16]
 80135b8:	f043 0301 	orr.w	r3, r3, #1
 80135bc:	6103      	str	r3, [r0, #16]
 80135be:	e003      	b.n	80135c8 <USB_CoreReset+0x38>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80135c0:	6903      	ldr	r3, [r0, #16]
 80135c2:	f013 0301 	ands.w	r3, r3, #1
 80135c6:	d005      	beq.n	80135d4 <USB_CoreReset+0x44>
    if (++count > 200000U)
 80135c8:	9b01      	ldr	r3, [sp, #4]
 80135ca:	3301      	adds	r3, #1
 80135cc:	4293      	cmp	r3, r2
 80135ce:	9301      	str	r3, [sp, #4]
 80135d0:	d9f6      	bls.n	80135c0 <USB_CoreReset+0x30>
 80135d2:	e7ea      	b.n	80135aa <USB_CoreReset+0x1a>
  return HAL_OK;
 80135d4:	4618      	mov	r0, r3
}
 80135d6:	b002      	add	sp, #8
 80135d8:	4770      	bx	lr
 80135da:	bf00      	nop
 80135dc:	00030d40 	.word	0x00030d40

080135e0 <USB_CoreInit>:
{
 80135e0:	b084      	sub	sp, #16
 80135e2:	b510      	push	{r4, lr}
 80135e4:	f10d 0c0c 	add.w	ip, sp, #12
 80135e8:	4604      	mov	r4, r0
 80135ea:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80135ee:	9b08      	ldr	r3, [sp, #32]
 80135f0:	2b01      	cmp	r3, #1
 80135f2:	d122      	bne.n	801363a <USB_CoreInit+0x5a>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80135f4:	6b82      	ldr	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80135f6:	f1a3 1342 	sub.w	r3, r3, #4325442	; 0x420042
    if (cfg.use_external_vbus == 1U)
 80135fa:	990f      	ldr	r1, [sp, #60]	; 0x3c
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80135fc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if (cfg.use_external_vbus == 1U)
 8013600:	2901      	cmp	r1, #1
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013602:	6382      	str	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8013604:	68c2      	ldr	r2, [r0, #12]
 8013606:	ea03 0302 	and.w	r3, r3, r2
 801360a:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 801360c:	68c3      	ldr	r3, [r0, #12]
 801360e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8013612:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 8013614:	d01c      	beq.n	8013650 <USB_CoreInit+0x70>
    ret = USB_CoreReset(USBx);
 8013616:	4620      	mov	r0, r4
 8013618:	f7ff ffba 	bl	8013590 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 801361c:	9b06      	ldr	r3, [sp, #24]
 801361e:	2b01      	cmp	r3, #1
 8013620:	d107      	bne.n	8013632 <USB_CoreInit+0x52>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8013622:	68a3      	ldr	r3, [r4, #8]
 8013624:	f043 0306 	orr.w	r3, r3, #6
 8013628:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 801362a:	68a3      	ldr	r3, [r4, #8]
 801362c:	f043 0320 	orr.w	r3, r3, #32
 8013630:	60a3      	str	r3, [r4, #8]
}
 8013632:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013636:	b004      	add	sp, #16
 8013638:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 801363a:	68c3      	ldr	r3, [r0, #12]
 801363c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013640:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 8013642:	f7ff ffa5 	bl	8013590 <USB_CoreReset>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8013646:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8013648:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801364c:	63a3      	str	r3, [r4, #56]	; 0x38
 801364e:	e7e5      	b.n	801361c <USB_CoreInit+0x3c>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8013650:	68c3      	ldr	r3, [r0, #12]
 8013652:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013656:	60c3      	str	r3, [r0, #12]
 8013658:	e7dd      	b.n	8013616 <USB_CoreInit+0x36>
 801365a:	bf00      	nop

0801365c <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 801365c:	2a02      	cmp	r2, #2
{
 801365e:	4603      	mov	r3, r0
  if (speed == USBD_FS_SPEED)
 8013660:	d00b      	beq.n	801367a <USB_SetTurnaroundTime+0x1e>
 8013662:	f44f 5c10 	mov.w	ip, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8013666:	68d9      	ldr	r1, [r3, #12]
}
 8013668:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 801366a:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 801366e:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8013670:	68da      	ldr	r2, [r3, #12]
 8013672:	ea42 020c 	orr.w	r2, r2, ip
 8013676:	60da      	str	r2, [r3, #12]
}
 8013678:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 801367a:	4a23      	ldr	r2, [pc, #140]	; (8013708 <USB_SetTurnaroundTime+0xac>)
 801367c:	4823      	ldr	r0, [pc, #140]	; (801370c <USB_SetTurnaroundTime+0xb0>)
 801367e:	440a      	add	r2, r1
 8013680:	4282      	cmp	r2, r0
 8013682:	d92c      	bls.n	80136de <USB_SetTurnaroundTime+0x82>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8013684:	4a22      	ldr	r2, [pc, #136]	; (8013710 <USB_SetTurnaroundTime+0xb4>)
 8013686:	4823      	ldr	r0, [pc, #140]	; (8013714 <USB_SetTurnaroundTime+0xb8>)
 8013688:	440a      	add	r2, r1
 801368a:	4282      	cmp	r2, r0
 801368c:	d92a      	bls.n	80136e4 <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 801368e:	4a22      	ldr	r2, [pc, #136]	; (8013718 <USB_SetTurnaroundTime+0xbc>)
 8013690:	4822      	ldr	r0, [pc, #136]	; (801371c <USB_SetTurnaroundTime+0xc0>)
 8013692:	440a      	add	r2, r1
 8013694:	4282      	cmp	r2, r0
 8013696:	d928      	bls.n	80136ea <USB_SetTurnaroundTime+0x8e>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8013698:	4a21      	ldr	r2, [pc, #132]	; (8013720 <USB_SetTurnaroundTime+0xc4>)
 801369a:	4822      	ldr	r0, [pc, #136]	; (8013724 <USB_SetTurnaroundTime+0xc8>)
 801369c:	440a      	add	r2, r1
 801369e:	4282      	cmp	r2, r0
 80136a0:	d326      	bcc.n	80136f0 <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80136a2:	4a21      	ldr	r2, [pc, #132]	; (8013728 <USB_SetTurnaroundTime+0xcc>)
 80136a4:	4821      	ldr	r0, [pc, #132]	; (801372c <USB_SetTurnaroundTime+0xd0>)
 80136a6:	440a      	add	r2, r1
 80136a8:	4282      	cmp	r2, r0
 80136aa:	d924      	bls.n	80136f6 <USB_SetTurnaroundTime+0x9a>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80136ac:	4a20      	ldr	r2, [pc, #128]	; (8013730 <USB_SetTurnaroundTime+0xd4>)
 80136ae:	4821      	ldr	r0, [pc, #132]	; (8013734 <USB_SetTurnaroundTime+0xd8>)
 80136b0:	440a      	add	r2, r1
 80136b2:	4282      	cmp	r2, r0
 80136b4:	d322      	bcc.n	80136fc <USB_SetTurnaroundTime+0xa0>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80136b6:	4a20      	ldr	r2, [pc, #128]	; (8013738 <USB_SetTurnaroundTime+0xdc>)
 80136b8:	4820      	ldr	r0, [pc, #128]	; (801373c <USB_SetTurnaroundTime+0xe0>)
 80136ba:	440a      	add	r2, r1
 80136bc:	4282      	cmp	r2, r0
 80136be:	d3d0      	bcc.n	8013662 <USB_SetTurnaroundTime+0x6>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80136c0:	4a1f      	ldr	r2, [pc, #124]	; (8013740 <USB_SetTurnaroundTime+0xe4>)
 80136c2:	4820      	ldr	r0, [pc, #128]	; (8013744 <USB_SetTurnaroundTime+0xe8>)
 80136c4:	440a      	add	r2, r1
 80136c6:	4282      	cmp	r2, r0
 80136c8:	d31b      	bcc.n	8013702 <USB_SetTurnaroundTime+0xa6>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80136ca:	4a1f      	ldr	r2, [pc, #124]	; (8013748 <USB_SetTurnaroundTime+0xec>)
 80136cc:	481f      	ldr	r0, [pc, #124]	; (801374c <USB_SetTurnaroundTime+0xf0>)
 80136ce:	440a      	add	r2, r1
 80136d0:	4282      	cmp	r2, r0
 80136d2:	bf34      	ite	cc
 80136d4:	f44f 5ce0 	movcc.w	ip, #7168	; 0x1c00
 80136d8:	f44f 5cc0 	movcs.w	ip, #6144	; 0x1800
 80136dc:	e7c3      	b.n	8013666 <USB_SetTurnaroundTime+0xa>
 80136de:	f44f 5c70 	mov.w	ip, #15360	; 0x3c00
 80136e2:	e7c0      	b.n	8013666 <USB_SetTurnaroundTime+0xa>
 80136e4:	f44f 5c60 	mov.w	ip, #14336	; 0x3800
 80136e8:	e7bd      	b.n	8013666 <USB_SetTurnaroundTime+0xa>
 80136ea:	f44f 5c50 	mov.w	ip, #13312	; 0x3400
 80136ee:	e7ba      	b.n	8013666 <USB_SetTurnaroundTime+0xa>
 80136f0:	f44f 5c40 	mov.w	ip, #12288	; 0x3000
 80136f4:	e7b7      	b.n	8013666 <USB_SetTurnaroundTime+0xa>
 80136f6:	f44f 5c30 	mov.w	ip, #11264	; 0x2c00
 80136fa:	e7b4      	b.n	8013666 <USB_SetTurnaroundTime+0xa>
 80136fc:	f44f 5c20 	mov.w	ip, #10240	; 0x2800
 8013700:	e7b1      	b.n	8013666 <USB_SetTurnaroundTime+0xa>
 8013702:	f44f 5c00 	mov.w	ip, #8192	; 0x2000
 8013706:	e7ae      	b.n	8013666 <USB_SetTurnaroundTime+0xa>
 8013708:	ff275340 	.word	0xff275340
 801370c:	000c34ff 	.word	0x000c34ff
 8013710:	ff1b1e40 	.word	0xff1b1e40
 8013714:	000f423f 	.word	0x000f423f
 8013718:	ff0bdc00 	.word	0xff0bdc00
 801371c:	00124f7f 	.word	0x00124f7f
 8013720:	fef98c80 	.word	0xfef98c80
 8013724:	0013d620 	.word	0x0013d620
 8013728:	fee5b660 	.word	0xfee5b660
 801372c:	0016e35f 	.word	0x0016e35f
 8013730:	feced300 	.word	0xfeced300
 8013734:	001b7740 	.word	0x001b7740
 8013738:	feb35bc0 	.word	0xfeb35bc0
 801373c:	002191c0 	.word	0x002191c0
 8013740:	fe91ca00 	.word	0xfe91ca00
 8013744:	00387520 	.word	0x00387520
 8013748:	fe5954e0 	.word	0xfe5954e0
 801374c:	00419ce0 	.word	0x00419ce0

08013750 <USB_EnableGlobalInt>:
{
 8013750:	4603      	mov	r3, r0
}
 8013752:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8013754:	689a      	ldr	r2, [r3, #8]
 8013756:	f042 0201 	orr.w	r2, r2, #1
 801375a:	609a      	str	r2, [r3, #8]
}
 801375c:	4770      	bx	lr
 801375e:	bf00      	nop

08013760 <USB_DisableGlobalInt>:
{
 8013760:	4603      	mov	r3, r0
}
 8013762:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8013764:	689a      	ldr	r2, [r3, #8]
 8013766:	f022 0201 	bic.w	r2, r2, #1
 801376a:	609a      	str	r2, [r3, #8]
}
 801376c:	4770      	bx	lr
 801376e:	bf00      	nop

08013770 <USB_SetCurrentMode>:
{
 8013770:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8013772:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8013774:	2901      	cmp	r1, #1
{
 8013776:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8013778:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 801377c:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 801377e:	d017      	beq.n	80137b0 <USB_SetCurrentMode+0x40>
  else if (mode == USB_DEVICE_MODE)
 8013780:	b9a1      	cbnz	r1, 80137ac <USB_SetCurrentMode+0x3c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8013782:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 8013784:	460c      	mov	r4, r1
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8013786:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801378a:	60c3      	str	r3, [r0, #12]
 801378c:	e001      	b.n	8013792 <USB_SetCurrentMode+0x22>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 801378e:	2c32      	cmp	r4, #50	; 0x32
 8013790:	d00c      	beq.n	80137ac <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 8013792:	2001      	movs	r0, #1
      ms++;
 8013794:	4404      	add	r4, r0
      HAL_Delay(1U);
 8013796:	f7f4 fd31 	bl	80081fc <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 801379a:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 801379c:	07db      	lsls	r3, r3, #31
 801379e:	d4f6      	bmi.n	801378e <USB_SetCurrentMode+0x1e>
    return HAL_ERROR;
 80137a0:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 80137a4:	fab0 f080 	clz	r0, r0
 80137a8:	0940      	lsrs	r0, r0, #5
}
 80137aa:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80137ac:	2001      	movs	r0, #1
}
 80137ae:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80137b0:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 80137b2:	2400      	movs	r4, #0
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80137b4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80137b8:	60c3      	str	r3, [r0, #12]
 80137ba:	e001      	b.n	80137c0 <USB_SetCurrentMode+0x50>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80137bc:	2c32      	cmp	r4, #50	; 0x32
 80137be:	d0f5      	beq.n	80137ac <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 80137c0:	2001      	movs	r0, #1
      ms++;
 80137c2:	4404      	add	r4, r0
      HAL_Delay(1U);
 80137c4:	f7f4 fd1a 	bl	80081fc <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 80137c8:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80137ca:	07da      	lsls	r2, r3, #31
 80137cc:	d5f6      	bpl.n	80137bc <USB_SetCurrentMode+0x4c>
    return HAL_ERROR;
 80137ce:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 80137d2:	fab0 f080 	clz	r0, r0
 80137d6:	0940      	lsrs	r0, r0, #5
 80137d8:	e7e7      	b.n	80137aa <USB_SetCurrentMode+0x3a>
 80137da:	bf00      	nop

080137dc <USB_FlushTxFifo>:
{
 80137dc:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 80137de:	2300      	movs	r3, #0
    if (++count > 200000U)
 80137e0:	4a11      	ldr	r2, [pc, #68]	; (8013828 <USB_FlushTxFifo+0x4c>)
  __IO uint32_t count = 0U;
 80137e2:	9301      	str	r3, [sp, #4]
 80137e4:	e002      	b.n	80137ec <USB_FlushTxFifo+0x10>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80137e6:	6903      	ldr	r3, [r0, #16]
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	db07      	blt.n	80137fc <USB_FlushTxFifo+0x20>
    if (++count > 200000U)
 80137ec:	9b01      	ldr	r3, [sp, #4]
 80137ee:	3301      	adds	r3, #1
 80137f0:	4293      	cmp	r3, r2
 80137f2:	9301      	str	r3, [sp, #4]
 80137f4:	d9f7      	bls.n	80137e6 <USB_FlushTxFifo+0xa>
      return HAL_TIMEOUT;
 80137f6:	2003      	movs	r0, #3
}
 80137f8:	b002      	add	sp, #8
 80137fa:	4770      	bx	lr
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80137fc:	0189      	lsls	r1, r1, #6
  count = 0U;
 80137fe:	2300      	movs	r3, #0
    if (++count > 200000U)
 8013800:	4a09      	ldr	r2, [pc, #36]	; (8013828 <USB_FlushTxFifo+0x4c>)
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8013802:	f041 0120 	orr.w	r1, r1, #32
  count = 0U;
 8013806:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8013808:	6101      	str	r1, [r0, #16]
 801380a:	e003      	b.n	8013814 <USB_FlushTxFifo+0x38>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801380c:	6903      	ldr	r3, [r0, #16]
 801380e:	f013 0320 	ands.w	r3, r3, #32
 8013812:	d005      	beq.n	8013820 <USB_FlushTxFifo+0x44>
    if (++count > 200000U)
 8013814:	9b01      	ldr	r3, [sp, #4]
 8013816:	3301      	adds	r3, #1
 8013818:	4293      	cmp	r3, r2
 801381a:	9301      	str	r3, [sp, #4]
 801381c:	d9f6      	bls.n	801380c <USB_FlushTxFifo+0x30>
 801381e:	e7ea      	b.n	80137f6 <USB_FlushTxFifo+0x1a>
  return HAL_OK;
 8013820:	4618      	mov	r0, r3
}
 8013822:	b002      	add	sp, #8
 8013824:	4770      	bx	lr
 8013826:	bf00      	nop
 8013828:	00030d40 	.word	0x00030d40

0801382c <USB_FlushRxFifo>:
{
 801382c:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 801382e:	2300      	movs	r3, #0
    if (++count > 200000U)
 8013830:	4a10      	ldr	r2, [pc, #64]	; (8013874 <USB_FlushRxFifo+0x48>)
  __IO uint32_t count = 0U;
 8013832:	9301      	str	r3, [sp, #4]
 8013834:	e002      	b.n	801383c <USB_FlushRxFifo+0x10>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013836:	6903      	ldr	r3, [r0, #16]
 8013838:	2b00      	cmp	r3, #0
 801383a:	db07      	blt.n	801384c <USB_FlushRxFifo+0x20>
    if (++count > 200000U)
 801383c:	9b01      	ldr	r3, [sp, #4]
 801383e:	3301      	adds	r3, #1
 8013840:	4293      	cmp	r3, r2
 8013842:	9301      	str	r3, [sp, #4]
 8013844:	d9f7      	bls.n	8013836 <USB_FlushRxFifo+0xa>
      return HAL_TIMEOUT;
 8013846:	2003      	movs	r0, #3
}
 8013848:	b002      	add	sp, #8
 801384a:	4770      	bx	lr
  count = 0U;
 801384c:	2100      	movs	r1, #0
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 801384e:	2310      	movs	r3, #16
    if (++count > 200000U)
 8013850:	4a08      	ldr	r2, [pc, #32]	; (8013874 <USB_FlushRxFifo+0x48>)
  count = 0U;
 8013852:	9101      	str	r1, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8013854:	6103      	str	r3, [r0, #16]
 8013856:	e003      	b.n	8013860 <USB_FlushRxFifo+0x34>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8013858:	6903      	ldr	r3, [r0, #16]
 801385a:	f013 0310 	ands.w	r3, r3, #16
 801385e:	d005      	beq.n	801386c <USB_FlushRxFifo+0x40>
    if (++count > 200000U)
 8013860:	9b01      	ldr	r3, [sp, #4]
 8013862:	3301      	adds	r3, #1
 8013864:	4293      	cmp	r3, r2
 8013866:	9301      	str	r3, [sp, #4]
 8013868:	d9f6      	bls.n	8013858 <USB_FlushRxFifo+0x2c>
 801386a:	e7ec      	b.n	8013846 <USB_FlushRxFifo+0x1a>
  return HAL_OK;
 801386c:	4618      	mov	r0, r3
}
 801386e:	b002      	add	sp, #8
 8013870:	4770      	bx	lr
 8013872:	bf00      	nop
 8013874:	00030d40 	.word	0x00030d40

08013878 <USB_DevInit>:
{
 8013878:	b084      	sub	sp, #16
 801387a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801387e:	ad09      	add	r5, sp, #36	; 0x24
 8013880:	4604      	mov	r4, r0
 8013882:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 8013884:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 8013888:	2300      	movs	r3, #0
 801388a:	460d      	mov	r5, r1
    USBx->DIEPTXF[i] = 0U;
 801388c:	4619      	mov	r1, r3
 801388e:	f103 0240 	add.w	r2, r3, #64	; 0x40
  for (i = 0U; i < 15U; i++)
 8013892:	3301      	adds	r3, #1
    USBx->DIEPTXF[i] = 0U;
 8013894:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  for (i = 0U; i < 15U; i++)
 8013898:	2b0f      	cmp	r3, #15
    USBx->DIEPTXF[i] = 0U;
 801389a:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 801389c:	d1f7      	bne.n	801388e <USB_DevInit+0x16>
  if (cfg.vbus_sensing_enable == 0U)
 801389e:	2e00      	cmp	r6, #0
 80138a0:	f040 8092 	bne.w	80139c8 <USB_DevInit+0x150>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80138a4:	f8d4 3804 	ldr.w	r3, [r4, #2052]	; 0x804
 80138a8:	f504 6700 	add.w	r7, r4, #2048	; 0x800
 80138ac:	f043 0302 	orr.w	r3, r3, #2
 80138b0:	607b      	str	r3, [r7, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80138b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80138b4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80138b8:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80138ba:	6823      	ldr	r3, [r4, #0]
 80138bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80138c0:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80138c2:	6823      	ldr	r3, [r4, #0]
 80138c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80138c8:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 80138ca:	2300      	movs	r3, #0
 80138cc:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80138d0:	683b      	ldr	r3, [r7, #0]
 80138d2:	603b      	str	r3, [r7, #0]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80138d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80138d6:	2b01      	cmp	r3, #1
 80138d8:	d07d      	beq.n	80139d6 <USB_DevInit+0x15e>
  USBx_DEVICE->DCFG |= speed;
 80138da:	683b      	ldr	r3, [r7, #0]
 80138dc:	f043 0303 	orr.w	r3, r3, #3
 80138e0:	603b      	str	r3, [r7, #0]
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80138e2:	2110      	movs	r1, #16
 80138e4:	4620      	mov	r0, r4
 80138e6:	f7ff ff79 	bl	80137dc <USB_FlushTxFifo>
 80138ea:	4680      	mov	r8, r0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80138ec:	4620      	mov	r0, r4
 80138ee:	f7ff ff9d 	bl	801382c <USB_FlushRxFifo>
 80138f2:	ea48 0000 	orr.w	r0, r8, r0
  USBx_DEVICE->DIEPMSK = 0U;
 80138f6:	2200      	movs	r2, #0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80138f8:	b2c0      	uxtb	r0, r0
  USBx_DEVICE->DIEPMSK = 0U;
 80138fa:	613a      	str	r2, [r7, #16]
    ret = HAL_ERROR;
 80138fc:	3800      	subs	r0, #0
  USBx_DEVICE->DOEPMSK = 0U;
 80138fe:	617a      	str	r2, [r7, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8013900:	61fa      	str	r2, [r7, #28]
    ret = HAL_ERROR;
 8013902:	bf18      	it	ne
 8013904:	2001      	movne	r0, #1
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013906:	b1ed      	cbz	r5, 8013944 <USB_DevInit+0xcc>
 8013908:	f504 6310 	add.w	r3, r4, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 801390c:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8013910:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 8013914:	4694      	mov	ip, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8013916:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 801391a:	e009      	b.n	8013930 <USB_DevInit+0xb8>
      USBx_INEP(i)->DIEPCTL = 0U;
 801391c:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013920:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8013922:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8013926:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801392a:	3320      	adds	r3, #32
 801392c:	4295      	cmp	r5, r2
 801392e:	d02c      	beq.n	801398a <USB_DevInit+0x112>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8013930:	6819      	ldr	r1, [r3, #0]
 8013932:	2900      	cmp	r1, #0
 8013934:	daf2      	bge.n	801391c <USB_DevInit+0xa4>
      if (i == 0U)
 8013936:	b112      	cbz	r2, 801393e <USB_DevInit+0xc6>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8013938:	f8c3 8000 	str.w	r8, [r3]
 801393c:	e7f0      	b.n	8013920 <USB_DevInit+0xa8>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 801393e:	f8c3 9000 	str.w	r9, [r3]
 8013942:	e7ed      	b.n	8013920 <USB_DevInit+0xa8>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8013944:	693b      	ldr	r3, [r7, #16]
  USBx->GINTMSK = 0U;
 8013946:	2200      	movs	r2, #0
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8013948:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801394c:	613b      	str	r3, [r7, #16]
  USBx->GINTSTS = 0xBFFFFFFFU;
 801394e:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
  USBx->GINTMSK = 0U;
 8013952:	61a2      	str	r2, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8013954:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 8013956:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013958:	b91b      	cbnz	r3, 8013962 <USB_DevInit+0xea>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 801395a:	69a3      	ldr	r3, [r4, #24]
 801395c:	f043 0310 	orr.w	r3, r3, #16
 8013960:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8013962:	69a2      	ldr	r2, [r4, #24]
 8013964:	4b21      	ldr	r3, [pc, #132]	; (80139ec <USB_DevInit+0x174>)
 8013966:	4313      	orrs	r3, r2
  if (cfg.Sof_enable != 0U)
 8013968:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 801396a:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 801396c:	b11a      	cbz	r2, 8013976 <USB_DevInit+0xfe>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 801396e:	69a3      	ldr	r3, [r4, #24]
 8013970:	f043 0308 	orr.w	r3, r3, #8
 8013974:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8013976:	2e01      	cmp	r6, #1
 8013978:	d103      	bne.n	8013982 <USB_DevInit+0x10a>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 801397a:	69a2      	ldr	r2, [r4, #24]
 801397c:	4b1c      	ldr	r3, [pc, #112]	; (80139f0 <USB_DevInit+0x178>)
 801397e:	4313      	orrs	r3, r2
 8013980:	61a3      	str	r3, [r4, #24]
}
 8013982:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013986:	b004      	add	sp, #16
 8013988:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801398a:	2200      	movs	r2, #0
 801398c:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8013990:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8013994:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8013998:	4694      	mov	ip, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 801399a:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 801399e:	e009      	b.n	80139b4 <USB_DevInit+0x13c>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80139a0:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80139a4:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80139a6:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80139aa:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80139ae:	3320      	adds	r3, #32
 80139b0:	4295      	cmp	r5, r2
 80139b2:	d0c7      	beq.n	8013944 <USB_DevInit+0xcc>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80139b4:	6819      	ldr	r1, [r3, #0]
 80139b6:	2900      	cmp	r1, #0
 80139b8:	daf2      	bge.n	80139a0 <USB_DevInit+0x128>
      if (i == 0U)
 80139ba:	b112      	cbz	r2, 80139c2 <USB_DevInit+0x14a>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80139bc:	f8c3 8000 	str.w	r8, [r3]
 80139c0:	e7f0      	b.n	80139a4 <USB_DevInit+0x12c>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80139c2:	f8c3 9000 	str.w	r9, [r3]
 80139c6:	e7ed      	b.n	80139a4 <USB_DevInit+0x12c>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80139c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80139ca:	f504 6700 	add.w	r7, r4, #2048	; 0x800
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80139ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80139d2:	63a3      	str	r3, [r4, #56]	; 0x38
 80139d4:	e779      	b.n	80138ca <USB_DevInit+0x52>
    if (cfg.speed == USBD_HS_SPEED)
 80139d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80139d8:	b913      	cbnz	r3, 80139e0 <USB_DevInit+0x168>
  USBx_DEVICE->DCFG |= speed;
 80139da:	683b      	ldr	r3, [r7, #0]
 80139dc:	603b      	str	r3, [r7, #0]
  return HAL_OK;
 80139de:	e780      	b.n	80138e2 <USB_DevInit+0x6a>
  USBx_DEVICE->DCFG |= speed;
 80139e0:	683b      	ldr	r3, [r7, #0]
 80139e2:	f043 0301 	orr.w	r3, r3, #1
 80139e6:	603b      	str	r3, [r7, #0]
  return HAL_OK;
 80139e8:	e77b      	b.n	80138e2 <USB_DevInit+0x6a>
 80139ea:	bf00      	nop
 80139ec:	803c3800 	.word	0x803c3800
 80139f0:	40000004 	.word	0x40000004

080139f4 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80139f4:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80139f8:	f013 0006 	ands.w	r0, r3, #6
 80139fc:	d004      	beq.n	8013a08 <USB_GetDevSpeed+0x14>
    speed = 0xFU;
 80139fe:	f013 0f02 	tst.w	r3, #2
 8013a02:	bf14      	ite	ne
 8013a04:	2002      	movne	r0, #2
 8013a06:	200f      	moveq	r0, #15
}
 8013a08:	4770      	bx	lr
 8013a0a:	bf00      	nop

08013a0c <USB_ActivateEndpoint>:
{
 8013a0c:	b430      	push	{r4, r5}
  if (ep->is_in == 1U)
 8013a0e:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8013a10:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 8013a12:	2b01      	cmp	r3, #1
 8013a14:	d020      	beq.n	8013a58 <USB_ActivateEndpoint+0x4c>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8013a16:	f002 0c0f 	and.w	ip, r2, #15
 8013a1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8013a1e:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8013a22:	eb00 1242 	add.w	r2, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8013a26:	fa03 f30c 	lsl.w	r3, r3, ip
 8013a2a:	4323      	orrs	r3, r4
 8013a2c:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8013a30:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8013a34:	041b      	lsls	r3, r3, #16
 8013a36:	d40c      	bmi.n	8013a52 <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8013a38:	688b      	ldr	r3, [r1, #8]
 8013a3a:	f8d2 4b00 	ldr.w	r4, [r2, #2816]	; 0xb00
 8013a3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8013a42:	78c8      	ldrb	r0, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8013a44:	4914      	ldr	r1, [pc, #80]	; (8013a98 <USB_ActivateEndpoint+0x8c>)
 8013a46:	4323      	orrs	r3, r4
 8013a48:	ea43 4380 	orr.w	r3, r3, r0, lsl #18
 8013a4c:	4319      	orrs	r1, r3
 8013a4e:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
}
 8013a52:	2000      	movs	r0, #0
 8013a54:	bc30      	pop	{r4, r5}
 8013a56:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8013a58:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 8013a5c:	f002 050f 	and.w	r5, r2, #15
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8013a60:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8013a64:	40ab      	lsls	r3, r5
 8013a66:	69e5      	ldr	r5, [r4, #28]
 8013a68:	432b      	orrs	r3, r5
 8013a6a:	61e3      	str	r3, [r4, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8013a6c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8013a70:	041c      	lsls	r4, r3, #16
 8013a72:	d4ee      	bmi.n	8013a52 <USB_ActivateEndpoint+0x46>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8013a74:	688b      	ldr	r3, [r1, #8]
 8013a76:	f8d0 5900 	ldr.w	r5, [r0, #2304]	; 0x900
 8013a7a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8013a7e:	78cc      	ldrb	r4, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8013a80:	4905      	ldr	r1, [pc, #20]	; (8013a98 <USB_ActivateEndpoint+0x8c>)
 8013a82:	432b      	orrs	r3, r5
 8013a84:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 8013a88:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 8013a8c:	4311      	orrs	r1, r2
}
 8013a8e:	bc30      	pop	{r4, r5}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8013a90:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
}
 8013a94:	2000      	movs	r0, #0
 8013a96:	4770      	bx	lr
 8013a98:	10008000 	.word	0x10008000

08013a9c <USB_DeactivateEndpoint>:
  if (ep->is_in == 1U)
 8013a9c:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8013a9e:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8013aa0:	2a01      	cmp	r2, #1
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8013aa2:	eb00 1c43 	add.w	ip, r0, r3, lsl #5
  if (ep->is_in == 1U)
 8013aa6:	d02a      	beq.n	8013afe <USB_DeactivateEndpoint+0x62>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013aa8:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 8013aac:	2a00      	cmp	r2, #0
 8013aae:	db19      	blt.n	8013ae4 <USB_DeactivateEndpoint+0x48>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8013ab0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8013ab4:	f003 030f 	and.w	r3, r3, #15
 8013ab8:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 8013abc:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8013ac0:	4a23      	ldr	r2, [pc, #140]	; (8013b50 <USB_DeactivateEndpoint+0xb4>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8013ac2:	ea21 0103 	bic.w	r1, r1, r3
 8013ac6:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8013aca:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 8013ace:	ea21 0303 	bic.w	r3, r1, r3
 8013ad2:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8013ad6:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8013ad8:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 8013adc:	401a      	ands	r2, r3
 8013ade:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
}
 8013ae2:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8013ae4:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 8013ae8:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8013aec:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8013af0:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 8013af4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8013af8:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
 8013afc:	e7d8      	b.n	8013ab0 <USB_DeactivateEndpoint+0x14>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8013afe:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 8013b02:	2a00      	cmp	r2, #0
 8013b04:	da0b      	bge.n	8013b1e <USB_DeactivateEndpoint+0x82>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8013b06:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 8013b0a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8013b0e:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8013b12:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 8013b16:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8013b1a:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8013b1e:	f003 020f 	and.w	r2, r3, #15
 8013b22:	2301      	movs	r3, #1
 8013b24:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 8013b28:	4093      	lsls	r3, r2
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8013b2a:	4a0a      	ldr	r2, [pc, #40]	; (8013b54 <USB_DeactivateEndpoint+0xb8>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8013b2c:	ea21 0103 	bic.w	r1, r1, r3
 8013b30:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8013b34:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 8013b38:	ea21 0303 	bic.w	r3, r1, r3
 8013b3c:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8013b40:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8013b42:	f8dc 3900 	ldr.w	r3, [ip, #2304]	; 0x900
 8013b46:	401a      	ands	r2, r3
 8013b48:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
}
 8013b4c:	4770      	bx	lr
 8013b4e:	bf00      	nop
 8013b50:	eff37800 	.word	0xeff37800
 8013b54:	ec337800 	.word	0xec337800

08013b58 <USB_EPStartXfer>:
{
 8013b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (ep->is_in == 1U)
 8013b5c:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8013b5e:	f891 c000 	ldrb.w	ip, [r1]
  if (ep->is_in == 1U)
 8013b62:	2b01      	cmp	r3, #1
 8013b64:	d051      	beq.n	8013c0a <USB_EPStartXfer+0xb2>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8013b66:	eb00 1c4c 	add.w	ip, r0, ip, lsl #5
 8013b6a:	4c84      	ldr	r4, [pc, #528]	; (8013d7c <USB_EPStartXfer+0x224>)
 8013b6c:	f8dc 5b10 	ldr.w	r5, [ip, #2832]	; 0xb10
 8013b70:	f50c 6330 	add.w	r3, ip, #2816	; 0xb00
 8013b74:	402c      	ands	r4, r5
 8013b76:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8013b78:	4c81      	ldr	r4, [pc, #516]	; (8013d80 <USB_EPStartXfer+0x228>)
 8013b7a:	691d      	ldr	r5, [r3, #16]
 8013b7c:	402c      	ands	r4, r5
 8013b7e:	611c      	str	r4, [r3, #16]
    if (ep->xfer_len == 0U)
 8013b80:	694c      	ldr	r4, [r1, #20]
 8013b82:	b384      	cbz	r4, 8013be6 <USB_EPStartXfer+0x8e>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8013b84:	688d      	ldr	r5, [r1, #8]
    if (dma == 1U)
 8013b86:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8013b88:	4e7e      	ldr	r6, [pc, #504]	; (8013d84 <USB_EPStartXfer+0x22c>)
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8013b8a:	442c      	add	r4, r5
 8013b8c:	f104 34ff 	add.w	r4, r4, #4294967295
 8013b90:	fbb4 f4f5 	udiv	r4, r4, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8013b94:	ea06 4ec4 	and.w	lr, r6, r4, lsl #19
 8013b98:	b2a4      	uxth	r4, r4
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8013b9a:	fb05 f404 	mul.w	r4, r5, r4
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8013b9e:	691d      	ldr	r5, [r3, #16]
 8013ba0:	ea4e 0505 	orr.w	r5, lr, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8013ba4:	f3c4 0412 	ubfx	r4, r4, #0, #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8013ba8:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8013baa:	691d      	ldr	r5, [r3, #16]
 8013bac:	ea44 0405 	orr.w	r4, r4, r5
 8013bb0:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8013bb2:	d025      	beq.n	8013c00 <USB_EPStartXfer+0xa8>
    if (ep->type == EP_TYPE_ISOC)
 8013bb4:	78cb      	ldrb	r3, [r1, #3]
 8013bb6:	2b01      	cmp	r3, #1
 8013bb8:	d10c      	bne.n	8013bd4 <USB_EPStartXfer+0x7c>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8013bba:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8013bbe:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8013bc2:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 8013bc6:	bf0c      	ite	eq
 8013bc8:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8013bcc:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 8013bd0:	f8cc 3b00 	str.w	r3, [ip, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8013bd4:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 8013bd8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8013bdc:	f8cc 3b00 	str.w	r3, [ip, #2816]	; 0xb00
}
 8013be0:	2000      	movs	r0, #0
 8013be2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8013be6:	688c      	ldr	r4, [r1, #8]
    if (dma == 1U)
 8013be8:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8013bea:	691d      	ldr	r5, [r3, #16]
 8013bec:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8013bf0:	ea44 0405 	orr.w	r4, r4, r5
 8013bf4:	611c      	str	r4, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8013bf6:	691c      	ldr	r4, [r3, #16]
 8013bf8:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8013bfc:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8013bfe:	d1d9      	bne.n	8013bb4 <USB_EPStartXfer+0x5c>
      if ((uint32_t)ep->xfer_buff != 0U)
 8013c00:	68ca      	ldr	r2, [r1, #12]
 8013c02:	2a00      	cmp	r2, #0
 8013c04:	d0d6      	beq.n	8013bb4 <USB_EPStartXfer+0x5c>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8013c06:	615a      	str	r2, [r3, #20]
 8013c08:	e7d4      	b.n	8013bb4 <USB_EPStartXfer+0x5c>
    if (ep->xfer_len == 0U)
 8013c0a:	694d      	ldr	r5, [r1, #20]
 8013c0c:	2d00      	cmp	r5, #0
 8013c0e:	d03d      	beq.n	8013c8c <USB_EPStartXfer+0x134>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8013c10:	eb00 144c 	add.w	r4, r0, ip, lsl #5
 8013c14:	4e59      	ldr	r6, [pc, #356]	; (8013d7c <USB_EPStartXfer+0x224>)
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8013c16:	f8d1 e008 	ldr.w	lr, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8013c1a:	f8d4 8910 	ldr.w	r8, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8013c1e:	4f58      	ldr	r7, [pc, #352]	; (8013d80 <USB_EPStartXfer+0x228>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8013c20:	ea08 0606 	and.w	r6, r8, r6
 8013c24:	f8c4 6910 	str.w	r6, [r4, #2320]	; 0x910
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8013c28:	eb05 060e 	add.w	r6, r5, lr
 8013c2c:	3e01      	subs	r6, #1
 8013c2e:	fbb6 fefe 	udiv	lr, r6, lr
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8013c32:	f8d4 6910 	ldr.w	r6, [r4, #2320]	; 0x910
 8013c36:	4037      	ands	r7, r6
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8013c38:	4e52      	ldr	r6, [pc, #328]	; (8013d84 <USB_EPStartXfer+0x22c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8013c3a:	f8c4 7910 	str.w	r7, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8013c3e:	ea06 46ce 	and.w	r6, r6, lr, lsl #19
 8013c42:	f8d4 7910 	ldr.w	r7, [r4, #2320]	; 0x910
 8013c46:	433e      	orrs	r6, r7
 8013c48:	f8c4 6910 	str.w	r6, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8013c4c:	f3c5 0612 	ubfx	r6, r5, #0, #19
 8013c50:	f8d4 7910 	ldr.w	r7, [r4, #2320]	; 0x910
 8013c54:	433e      	orrs	r6, r7
 8013c56:	f8c4 6910 	str.w	r6, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8013c5a:	f504 6610 	add.w	r6, r4, #2304	; 0x900
      if (ep->type == EP_TYPE_ISOC)
 8013c5e:	f891 e003 	ldrb.w	lr, [r1, #3]
 8013c62:	f1be 0f01 	cmp.w	lr, #1
 8013c66:	d057      	beq.n	8013d18 <USB_EPStartXfer+0x1c0>
    if (dma == 1U)
 8013c68:	2a01      	cmp	r2, #1
 8013c6a:	d072      	beq.n	8013d52 <USB_EPStartXfer+0x1fa>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8013c6c:	f8d4 2900 	ldr.w	r2, [r4, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8013c70:	f00c 0c0f 	and.w	ip, ip, #15
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8013c74:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8013c78:	fa03 f30c 	lsl.w	r3, r3, ip
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8013c7c:	f8c4 2900 	str.w	r2, [r4, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8013c80:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 8013c84:	4313      	orrs	r3, r2
 8013c86:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
  return HAL_OK;
 8013c8a:	e7a9      	b.n	8013be0 <USB_EPStartXfer+0x88>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8013c8c:	eb00 134c 	add.w	r3, r0, ip, lsl #5
 8013c90:	4e3b      	ldr	r6, [pc, #236]	; (8013d80 <USB_EPStartXfer+0x228>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8013c92:	4c3a      	ldr	r4, [pc, #232]	; (8013d7c <USB_EPStartXfer+0x224>)
    if (dma == 1U)
 8013c94:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8013c96:	f8d3 7910 	ldr.w	r7, [r3, #2320]	; 0x910
 8013c9a:	ea06 0607 	and.w	r6, r6, r7
 8013c9e:	f8c3 6910 	str.w	r6, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8013ca2:	f8d3 6910 	ldr.w	r6, [r3, #2320]	; 0x910
 8013ca6:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 8013caa:	f8c3 6910 	str.w	r6, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8013cae:	f8d3 6910 	ldr.w	r6, [r3, #2320]	; 0x910
 8013cb2:	ea04 0406 	and.w	r4, r4, r6
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8013cb6:	f503 6610 	add.w	r6, r3, #2304	; 0x900
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8013cba:	f8c3 4910 	str.w	r4, [r3, #2320]	; 0x910
      if (ep->type == EP_TYPE_ISOC)
 8013cbe:	f891 e003 	ldrb.w	lr, [r1, #3]
    if (dma == 1U)
 8013cc2:	d03a      	beq.n	8013d3a <USB_EPStartXfer+0x1e2>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8013cc4:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8013cc8:	f1be 0f01 	cmp.w	lr, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8013ccc:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8013cd0:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8013cd4:	d184      	bne.n	8013be0 <USB_EPStartXfer+0x88>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8013cd6:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8013cda:	f413 7f80 	tst.w	r3, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8013cde:	6833      	ldr	r3, [r6, #0]
 8013ce0:	bf0c      	ite	eq
 8013ce2:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8013ce6:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 8013cea:	6033      	str	r3, [r6, #0]
  if (dma == 0U)
 8013cec:	2a00      	cmp	r2, #0
 8013cee:	f47f af77 	bne.w	8013be0 <USB_EPStartXfer+0x88>
    count32b = ((uint32_t)len + 3U) / 4U;
 8013cf2:	b2ad      	uxth	r5, r5
 8013cf4:	3503      	adds	r5, #3
    for (i = 0U; i < count32b; i++)
 8013cf6:	08ad      	lsrs	r5, r5, #2
 8013cf8:	f43f af72 	beq.w	8013be0 <USB_EPStartXfer+0x88>
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8013cfc:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8013cfe:	eb00 3c0c 	add.w	ip, r0, ip, lsl #12
 8013d02:	eb03 0185 	add.w	r1, r3, r5, lsl #2
 8013d06:	f50c 5c80 	add.w	ip, ip, #4096	; 0x1000
 8013d0a:	f853 2b04 	ldr.w	r2, [r3], #4
    for (i = 0U; i < count32b; i++)
 8013d0e:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8013d10:	f8cc 2000 	str.w	r2, [ip]
    for (i = 0U; i < count32b; i++)
 8013d14:	d1f9      	bne.n	8013d0a <USB_EPStartXfer+0x1b2>
 8013d16:	e763      	b.n	8013be0 <USB_EPStartXfer+0x88>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8013d18:	6933      	ldr	r3, [r6, #16]
    if (dma == 1U)
 8013d1a:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8013d1c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8013d20:	6133      	str	r3, [r6, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8013d22:	6933      	ldr	r3, [r6, #16]
 8013d24:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8013d28:	6133      	str	r3, [r6, #16]
    if (dma == 1U)
 8013d2a:	d017      	beq.n	8013d5c <USB_EPStartXfer+0x204>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8013d2c:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 8013d30:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8013d34:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8013d38:	e7cd      	b.n	8013cd6 <USB_EPStartXfer+0x17e>
      if ((uint32_t)ep->dma_addr != 0U)
 8013d3a:	690b      	ldr	r3, [r1, #16]
 8013d3c:	b963      	cbnz	r3, 8013d58 <USB_EPStartXfer+0x200>
      if (ep->type == EP_TYPE_ISOC)
 8013d3e:	f1be 0f01 	cmp.w	lr, #1
 8013d42:	d00e      	beq.n	8013d62 <USB_EPStartXfer+0x20a>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8013d44:	6833      	ldr	r3, [r6, #0]
}
 8013d46:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8013d48:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8013d4c:	6033      	str	r3, [r6, #0]
}
 8013d4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 8013d52:	690b      	ldr	r3, [r1, #16]
 8013d54:	2b00      	cmp	r3, #0
 8013d56:	d0f5      	beq.n	8013d44 <USB_EPStartXfer+0x1ec>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8013d58:	6173      	str	r3, [r6, #20]
 8013d5a:	e7f0      	b.n	8013d3e <USB_EPStartXfer+0x1e6>
      if ((uint32_t)ep->dma_addr != 0U)
 8013d5c:	690b      	ldr	r3, [r1, #16]
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d1fa      	bne.n	8013d58 <USB_EPStartXfer+0x200>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8013d62:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8013d66:	f413 7f80 	tst.w	r3, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8013d6a:	6833      	ldr	r3, [r6, #0]
 8013d6c:	bf0c      	ite	eq
 8013d6e:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8013d72:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 8013d76:	6033      	str	r3, [r6, #0]
 8013d78:	e7e4      	b.n	8013d44 <USB_EPStartXfer+0x1ec>
 8013d7a:	bf00      	nop
 8013d7c:	fff80000 	.word	0xfff80000
 8013d80:	e007ffff 	.word	0xe007ffff
 8013d84:	1ff80000 	.word	0x1ff80000

08013d88 <USB_EP0StartXfer>:
{
 8013d88:	b4f0      	push	{r4, r5, r6, r7}
  if (ep->is_in == 1U)
 8013d8a:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8013d8c:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 8013d8e:	2b01      	cmp	r3, #1
 8013d90:	d027      	beq.n	8013de2 <USB_EP0StartXfer+0x5a>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8013d92:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8013d96:	4c3c      	ldr	r4, [pc, #240]	; (8013e88 <USB_EP0StartXfer+0x100>)
 8013d98:	f8d0 5b10 	ldr.w	r5, [r0, #2832]	; 0xb10
 8013d9c:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 8013da0:	402c      	ands	r4, r5
 8013da2:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8013da4:	4c39      	ldr	r4, [pc, #228]	; (8013e8c <USB_EP0StartXfer+0x104>)
 8013da6:	691d      	ldr	r5, [r3, #16]
 8013da8:	402c      	ands	r4, r5
 8013daa:	611c      	str	r4, [r3, #16]
    if (ep->xfer_len > 0U)
 8013dac:	694c      	ldr	r4, [r1, #20]
 8013dae:	b9ac      	cbnz	r4, 8013ddc <USB_EP0StartXfer+0x54>
      if (ep->xfer_len > ep->maxpacket)
 8013db0:	688c      	ldr	r4, [r1, #8]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8013db2:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8013db4:	f3c4 0412 	ubfx	r4, r4, #0, #19
    if (dma == 1U)
 8013db8:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8013dba:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8013dbe:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8013dc0:	691d      	ldr	r5, [r3, #16]
 8013dc2:	ea44 0405 	orr.w	r4, r4, r5
 8013dc6:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8013dc8:	d03e      	beq.n	8013e48 <USB_EP0StartXfer+0xc0>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8013dca:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8013dce:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8013dd2:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8013dd6:	2000      	movs	r0, #0
 8013dd8:	bcf0      	pop	{r4, r5, r6, r7}
 8013dda:	4770      	bx	lr
      ep->xfer_len = ep->maxpacket;
 8013ddc:	688c      	ldr	r4, [r1, #8]
 8013dde:	614c      	str	r4, [r1, #20]
 8013de0:	e7e7      	b.n	8013db2 <USB_EP0StartXfer+0x2a>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8013de2:	eb00 1344 	add.w	r3, r0, r4, lsl #5
    if (ep->xfer_len == 0U)
 8013de6:	694d      	ldr	r5, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8013de8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
    if (ep->xfer_len == 0U)
 8013dec:	2d00      	cmp	r5, #0
 8013dee:	d030      	beq.n	8013e52 <USB_EP0StartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8013df0:	691f      	ldr	r7, [r3, #16]
 8013df2:	4e25      	ldr	r6, [pc, #148]	; (8013e88 <USB_EP0StartXfer+0x100>)
 8013df4:	403e      	ands	r6, r7
 8013df6:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8013df8:	4e24      	ldr	r6, [pc, #144]	; (8013e8c <USB_EP0StartXfer+0x104>)
 8013dfa:	691f      	ldr	r7, [r3, #16]
 8013dfc:	403e      	ands	r6, r7
 8013dfe:	611e      	str	r6, [r3, #16]
      if (ep->xfer_len > ep->maxpacket)
 8013e00:	688e      	ldr	r6, [r1, #8]
 8013e02:	42b5      	cmp	r5, r6
 8013e04:	d901      	bls.n	8013e0a <USB_EP0StartXfer+0x82>
        ep->xfer_len = ep->maxpacket;
 8013e06:	4635      	mov	r5, r6
 8013e08:	614e      	str	r6, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8013e0a:	691e      	ldr	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8013e0c:	f3c5 0512 	ubfx	r5, r5, #0, #19
    if (dma == 1U)
 8013e10:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8013e12:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 8013e16:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8013e18:	691e      	ldr	r6, [r3, #16]
 8013e1a:	ea45 0506 	orr.w	r5, r5, r6
 8013e1e:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 8013e20:	d027      	beq.n	8013e72 <USB_EP0StartXfer+0xea>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8013e22:	681a      	ldr	r2, [r3, #0]
      if (ep->xfer_len > 0U)
 8013e24:	6949      	ldr	r1, [r1, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8013e26:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8013e2a:	601a      	str	r2, [r3, #0]
      if (ep->xfer_len > 0U)
 8013e2c:	2900      	cmp	r1, #0
 8013e2e:	d0d2      	beq.n	8013dd6 <USB_EP0StartXfer+0x4e>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8013e30:	f004 020f 	and.w	r2, r4, #15
 8013e34:	2401      	movs	r4, #1
 8013e36:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
 8013e3a:	4094      	lsls	r4, r2
 8013e3c:	431c      	orrs	r4, r3
 8013e3e:	f8c0 4834 	str.w	r4, [r0, #2100]	; 0x834
}
 8013e42:	2000      	movs	r0, #0
 8013e44:	bcf0      	pop	{r4, r5, r6, r7}
 8013e46:	4770      	bx	lr
      if ((uint32_t)ep->xfer_buff != 0U)
 8013e48:	68ca      	ldr	r2, [r1, #12]
 8013e4a:	2a00      	cmp	r2, #0
 8013e4c:	d0bd      	beq.n	8013dca <USB_EP0StartXfer+0x42>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8013e4e:	615a      	str	r2, [r3, #20]
 8013e50:	e7bb      	b.n	8013dca <USB_EP0StartXfer+0x42>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8013e52:	691e      	ldr	r6, [r3, #16]
    if (dma == 1U)
 8013e54:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8013e56:	4d0d      	ldr	r5, [pc, #52]	; (8013e8c <USB_EP0StartXfer+0x104>)
 8013e58:	ea05 0506 	and.w	r5, r5, r6
 8013e5c:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8013e5e:	691d      	ldr	r5, [r3, #16]
 8013e60:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8013e64:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8013e66:	4d08      	ldr	r5, [pc, #32]	; (8013e88 <USB_EP0StartXfer+0x100>)
 8013e68:	691e      	ldr	r6, [r3, #16]
 8013e6a:	ea05 0506 	and.w	r5, r5, r6
 8013e6e:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 8013e70:	d1d7      	bne.n	8013e22 <USB_EP0StartXfer+0x9a>
      if ((uint32_t)ep->dma_addr != 0U)
 8013e72:	690a      	ldr	r2, [r1, #16]
 8013e74:	b102      	cbz	r2, 8013e78 <USB_EP0StartXfer+0xf0>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8013e76:	615a      	str	r2, [r3, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8013e78:	681a      	ldr	r2, [r3, #0]
}
 8013e7a:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8013e7c:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
}
 8013e80:	bcf0      	pop	{r4, r5, r6, r7}
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8013e82:	601a      	str	r2, [r3, #0]
}
 8013e84:	4770      	bx	lr
 8013e86:	bf00      	nop
 8013e88:	fff80000 	.word	0xfff80000
 8013e8c:	e007ffff 	.word	0xe007ffff

08013e90 <USB_WritePacket>:
{
 8013e90:	b410      	push	{r4}
 8013e92:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 8013e96:	b964      	cbnz	r4, 8013eb2 <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 8013e98:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 8013e9a:	089b      	lsrs	r3, r3, #2
 8013e9c:	d009      	beq.n	8013eb2 <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8013e9e:	3201      	adds	r2, #1
 8013ea0:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8013ea4:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 8013ea8:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 8013eac:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8013eae:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 8013eb0:	d1fa      	bne.n	8013ea8 <USB_WritePacket+0x18>
}
 8013eb2:	2000      	movs	r0, #0
 8013eb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013eb8:	4770      	bx	lr
 8013eba:	bf00      	nop

08013ebc <USB_ReadPacket>:
  for (i = 0U; i < count32b; i++)
 8013ebc:	ea5f 0c92 	movs.w	ip, r2, lsr #2
{
 8013ec0:	b570      	push	{r4, r5, r6, lr}
 8013ec2:	4605      	mov	r5, r0
  uint16_t remaining_bytes = len % 4U;
 8013ec4:	f002 0603 	and.w	r6, r2, #3
  for (i = 0U; i < count32b; i++)
 8013ec8:	d01a      	beq.n	8013f00 <USB_ReadPacket+0x44>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8013eca:	f500 5e80 	add.w	lr, r0, #4096	; 0x1000
  uint8_t *pDest = dest;
 8013ece:	460a      	mov	r2, r1
  for (i = 0U; i < count32b; i++)
 8013ed0:	2300      	movs	r3, #0
 8013ed2:	3301      	adds	r3, #1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8013ed4:	f8de 4000 	ldr.w	r4, [lr]
  for (i = 0U; i < count32b; i++)
 8013ed8:	459c      	cmp	ip, r3
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8013eda:	f842 4b04 	str.w	r4, [r2], #4
  for (i = 0U; i < count32b; i++)
 8013ede:	d1f8      	bne.n	8013ed2 <USB_ReadPacket+0x16>
    pDest++;
 8013ee0:	eb01 008c 	add.w	r0, r1, ip, lsl #2
  if (remaining_bytes != 0U)
 8013ee4:	b15e      	cbz	r6, 8013efe <USB_ReadPacket+0x42>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8013ee6:	f505 5580 	add.w	r5, r5, #4096	; 0x1000
 8013eea:	4406      	add	r6, r0
 8013eec:	2200      	movs	r2, #0
 8013eee:	6829      	ldr	r1, [r5, #0]
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8013ef0:	fa21 f302 	lsr.w	r3, r1, r2
 8013ef4:	3208      	adds	r2, #8
 8013ef6:	f800 3b01 	strb.w	r3, [r0], #1
    } while (remaining_bytes != 0U);
 8013efa:	42b0      	cmp	r0, r6
 8013efc:	d1f8      	bne.n	8013ef0 <USB_ReadPacket+0x34>
}
 8013efe:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t *pDest = dest;
 8013f00:	4608      	mov	r0, r1
 8013f02:	e7ef      	b.n	8013ee4 <USB_ReadPacket+0x28>

08013f04 <USB_EPSetStall>:
  if (ep->is_in == 1U)
 8013f04:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8013f06:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8013f08:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8013f0a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 8013f0e:	d00c      	beq.n	8013f2a <USB_EPSetStall+0x26>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8013f10:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 8013f14:	b10b      	cbz	r3, 8013f1a <USB_EPSetStall+0x16>
 8013f16:	2a00      	cmp	r2, #0
 8013f18:	da14      	bge.n	8013f44 <USB_EPSetStall+0x40>
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8013f1a:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8013f1e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8013f22:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8013f26:	2000      	movs	r0, #0
 8013f28:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8013f2a:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8013f2e:	2a00      	cmp	r2, #0
 8013f30:	db00      	blt.n	8013f34 <USB_EPSetStall+0x30>
 8013f32:	b973      	cbnz	r3, 8013f52 <USB_EPSetStall+0x4e>
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8013f34:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8013f38:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8013f3c:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 8013f40:	2000      	movs	r0, #0
 8013f42:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8013f44:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8013f48:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8013f4c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 8013f50:	e7e3      	b.n	8013f1a <USB_EPSetStall+0x16>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8013f52:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8013f56:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8013f5a:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8013f5e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8013f62:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8013f66:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8013f6a:	e7e9      	b.n	8013f40 <USB_EPSetStall+0x3c>

08013f6c <USB_EPClearStall>:
  if (ep->is_in == 1U)
 8013f6c:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8013f6e:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8013f70:	2a01      	cmp	r2, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8013f72:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 8013f76:	d013      	beq.n	8013fa0 <USB_EPClearStall+0x34>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8013f78:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8013f7c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8013f80:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8013f84:	78cb      	ldrb	r3, [r1, #3]
 8013f86:	3b02      	subs	r3, #2
 8013f88:	2b01      	cmp	r3, #1
 8013f8a:	d901      	bls.n	8013f90 <USB_EPClearStall+0x24>
}
 8013f8c:	2000      	movs	r0, #0
 8013f8e:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8013f90:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8013f94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013f98:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8013f9c:	2000      	movs	r0, #0
 8013f9e:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8013fa0:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8013fa4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8013fa8:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8013fac:	78cb      	ldrb	r3, [r1, #3]
 8013fae:	3b02      	subs	r3, #2
 8013fb0:	2b01      	cmp	r3, #1
 8013fb2:	d8eb      	bhi.n	8013f8c <USB_EPClearStall+0x20>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8013fb4:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8013fb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013fbc:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 8013fc0:	2000      	movs	r0, #0
 8013fc2:	4770      	bx	lr

08013fc4 <USB_SetDevAddress>:
{
 8013fc4:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8013fc6:	0109      	lsls	r1, r1, #4
}
 8013fc8:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8013fca:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8013fce:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8013fd2:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 8013fd6:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8013fda:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 8013fde:	4311      	orrs	r1, r2
 8013fe0:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 8013fe4:	4770      	bx	lr
 8013fe6:	bf00      	nop

08013fe8 <USB_DevConnect>:
{
 8013fe8:	4603      	mov	r3, r0
}
 8013fea:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8013fec:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8013ff0:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8013ff4:	f022 0203 	bic.w	r2, r2, #3
 8013ff8:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8013ffc:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8014000:	f023 0302 	bic.w	r3, r3, #2
 8014004:	604b      	str	r3, [r1, #4]
}
 8014006:	4770      	bx	lr

08014008 <USB_DevDisconnect>:
{
 8014008:	4603      	mov	r3, r0
}
 801400a:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801400c:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014010:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014014:	f022 0203 	bic.w	r2, r2, #3
 8014018:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801401c:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8014020:	f043 0302 	orr.w	r3, r3, #2
 8014024:	604b      	str	r3, [r1, #4]
}
 8014026:	4770      	bx	lr

08014028 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8014028:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 801402a:	6980      	ldr	r0, [r0, #24]
}
 801402c:	4010      	ands	r0, r2
 801402e:	4770      	bx	lr

08014030 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8014030:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8014034:	f8d0 081c 	ldr.w	r0, [r0, #2076]	; 0x81c
 8014038:	4018      	ands	r0, r3
}
 801403a:	0c00      	lsrs	r0, r0, #16
 801403c:	4770      	bx	lr
 801403e:	bf00      	nop

08014040 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8014040:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8014044:	f8d0 081c 	ldr.w	r0, [r0, #2076]	; 0x81c
 8014048:	4018      	ands	r0, r3
}
 801404a:	b280      	uxth	r0, r0
 801404c:	4770      	bx	lr
 801404e:	bf00      	nop

08014050 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8014050:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8014054:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8014058:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801405c:	6940      	ldr	r0, [r0, #20]
}
 801405e:	4010      	ands	r0, r2
 8014060:	4770      	bx	lr
 8014062:	bf00      	nop

08014064 <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 8014064:	f8d0 2810 	ldr.w	r2, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8014068:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 801406c:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8014070:	f001 010f 	and.w	r1, r1, #15
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8014074:	f8d0 0908 	ldr.w	r0, [r0, #2312]	; 0x908
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8014078:	40cb      	lsrs	r3, r1
 801407a:	01db      	lsls	r3, r3, #7
 801407c:	b2db      	uxtb	r3, r3
 801407e:	4313      	orrs	r3, r2
}
 8014080:	4018      	ands	r0, r3
 8014082:	4770      	bx	lr

08014084 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8014084:	6940      	ldr	r0, [r0, #20]
}
 8014086:	f000 0001 	and.w	r0, r0, #1
 801408a:	4770      	bx	lr

0801408c <USB_ActivateSetup>:
{
 801408c:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801408e:	4a09      	ldr	r2, [pc, #36]	; (80140b4 <USB_ActivateSetup+0x28>)
}
 8014090:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8014092:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 8014096:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8014098:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 801409c:	4022      	ands	r2, r4
}
 801409e:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80140a2:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80140a6:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80140aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80140ae:	604b      	str	r3, [r1, #4]
}
 80140b0:	4770      	bx	lr
 80140b2:	bf00      	nop
 80140b4:	fffff800 	.word	0xfffff800

080140b8 <USB_EP0_OutStart>:
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80140b8:	4b14      	ldr	r3, [pc, #80]	; (801410c <USB_EP0_OutStart+0x54>)
{
 80140ba:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80140bc:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80140be:	429c      	cmp	r4, r3
 80140c0:	d81a      	bhi.n	80140f8 <USB_EP0_OutStart+0x40>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80140c2:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80140c6:	2300      	movs	r3, #0
  if (dma == 1U)
 80140c8:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80140ca:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80140cc:	6903      	ldr	r3, [r0, #16]
 80140ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80140d2:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80140d4:	6903      	ldr	r3, [r0, #16]
 80140d6:	f043 0318 	orr.w	r3, r3, #24
 80140da:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80140dc:	6903      	ldr	r3, [r0, #16]
 80140de:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80140e2:	6103      	str	r3, [r0, #16]
  if (dma == 1U)
 80140e4:	d104      	bne.n	80140f0 <USB_EP0_OutStart+0x38>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80140e6:	6142      	str	r2, [r0, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80140e8:	6803      	ldr	r3, [r0, #0]
 80140ea:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80140ee:	6003      	str	r3, [r0, #0]
}
 80140f0:	2000      	movs	r0, #0
 80140f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80140f6:	4770      	bx	lr
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80140f8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80140fc:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 8014100:	2b00      	cmp	r3, #0
 8014102:	dae0      	bge.n	80140c6 <USB_EP0_OutStart+0xe>
}
 8014104:	2000      	movs	r0, #0
 8014106:	f85d 4b04 	ldr.w	r4, [sp], #4
 801410a:	4770      	bx	lr
 801410c:	4f54300a 	.word	0x4f54300a

08014110 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8014110:	b508      	push	{r3, lr}
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8014112:	4903      	ldr	r1, [pc, #12]	; (8014120 <MX_FATFS_Init+0x10>)
 8014114:	4803      	ldr	r0, [pc, #12]	; (8014124 <MX_FATFS_Init+0x14>)
 8014116:	f001 f96f 	bl	80153f8 <FATFS_LinkDriver>
 801411a:	4b03      	ldr	r3, [pc, #12]	; (8014128 <MX_FATFS_Init+0x18>)
 801411c:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 801411e:	bd08      	pop	{r3, pc}
 8014120:	200031b8 	.word	0x200031b8
 8014124:	200002ec 	.word	0x200002ec
 8014128:	200031bc 	.word	0x200031bc

0801412c <USER_initialize>:
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 801412c:	4b02      	ldr	r3, [pc, #8]	; (8014138 <USER_initialize+0xc>)
 801412e:	2201      	movs	r2, #1
 8014130:	701a      	strb	r2, [r3, #0]
    return Stat;
 8014132:	7818      	ldrb	r0, [r3, #0]
  /* USER CODE END INIT */
}
 8014134:	4770      	bx	lr
 8014136:	bf00      	nop
 8014138:	200002e8 	.word	0x200002e8

0801413c <USER_read>:
)
{
  /* USER CODE BEGIN READ */
    return RES_OK;
  /* USER CODE END READ */
}
 801413c:	2000      	movs	r0, #0
 801413e:	4770      	bx	lr

08014140 <USER_ioctl>:
{
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
    return res;
  /* USER CODE END IOCTL */
}
 8014140:	2001      	movs	r0, #1
 8014142:	4770      	bx	lr

08014144 <USER_write>:
 8014144:	2000      	movs	r0, #0
 8014146:	4770      	bx	lr

08014148 <USER_status>:
 8014148:	4b02      	ldr	r3, [pc, #8]	; (8014154 <USER_status+0xc>)
 801414a:	2201      	movs	r2, #1
 801414c:	701a      	strb	r2, [r3, #0]
 801414e:	7818      	ldrb	r0, [r3, #0]
 8014150:	4770      	bx	lr
 8014152:	bf00      	nop
 8014154:	200002e8 	.word	0x200002e8

08014158 <MX_LWIP_Init>:
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8014158:	2100      	movs	r1, #0
{
 801415a:	b570      	push	{r4, r5, r6, lr}
  tcpip_init( NULL, NULL );
 801415c:	4608      	mov	r0, r1
{
 801415e:	b08e      	sub	sp, #56	; 0x38
  tcpip_init( NULL, NULL );
 8014160:	f003 fe68 	bl	8017e34 <tcpip_init>

  /* IP addresses initialization with DHCP (IPv4) */
  ipaddr.addr = 0;
 8014164:	2000      	movs	r0, #0
  netmask.addr = 0;
  gw.addr = 0;
 8014166:	4b1f      	ldr	r3, [pc, #124]	; (80141e4 <MX_LWIP_Init+0x8c>)
  ipaddr.addr = 0;
 8014168:	491f      	ldr	r1, [pc, #124]	; (80141e8 <MX_LWIP_Init+0x90>)
  netmask.addr = 0;
 801416a:	4a20      	ldr	r2, [pc, #128]	; (80141ec <MX_LWIP_Init+0x94>)

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 801416c:	9000      	str	r0, [sp, #0]
  gw.addr = 0;
 801416e:	6018      	str	r0, [r3, #0]
  ipaddr.addr = 0;
 8014170:	6008      	str	r0, [r1, #0]
  netmask.addr = 0;
 8014172:	6010      	str	r0, [r2, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8014174:	481e      	ldr	r0, [pc, #120]	; (80141f0 <MX_LWIP_Init+0x98>)
 8014176:	4d1f      	ldr	r5, [pc, #124]	; (80141f4 <MX_LWIP_Init+0x9c>)
 8014178:	9002      	str	r0, [sp, #8]
 801417a:	481f      	ldr	r0, [pc, #124]	; (80141f8 <MX_LWIP_Init+0xa0>)
 801417c:	9001      	str	r0, [sp, #4]
 801417e:	4628      	mov	r0, r5
 8014180:	f006 fc06 	bl	801a990 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8014184:	4628      	mov	r0, r5
 8014186:	f006 fcb1 	bl	801aaec <netif_set_default>

  if (netif_is_link_up(&gnetif))
 801418a:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 801418e:	4628      	mov	r0, r5
  if (netif_is_link_up(&gnetif))
 8014190:	075b      	lsls	r3, r3, #29
 8014192:	d524      	bpl.n	80141de <MX_LWIP_Init+0x86>
    netif_set_up(&gnetif);
 8014194:	f006 fcb0 	bl	801aaf8 <netif_set_up>
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 8014198:	4918      	ldr	r1, [pc, #96]	; (80141fc <MX_LWIP_Init+0xa4>)
 801419a:	4816      	ldr	r0, [pc, #88]	; (80141f4 <MX_LWIP_Init+0x9c>)
 801419c:	f006 fd36 	bl	801ac0c <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(Netif_SEM);
 80141a0:	2300      	movs	r3, #0
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 80141a2:	2101      	movs	r1, #1
 80141a4:	a805      	add	r0, sp, #20

  link_arg.netif = &gnetif;
 80141a6:	4e16      	ldr	r6, [pc, #88]	; (8014200 <MX_LWIP_Init+0xa8>)
  link_arg.semaphore = Netif_LinkSemaphore;
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 80141a8:	4c16      	ldr	r4, [pc, #88]	; (8014204 <MX_LWIP_Init+0xac>)
  osSemaphoreDef(Netif_SEM);
 80141aa:	e9cd 3305 	strd	r3, r3, [sp, #20]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 80141ae:	f001 fa0d 	bl	80155cc <osSemaphoreCreate>
 80141b2:	4b15      	ldr	r3, [pc, #84]	; (8014208 <MX_LWIP_Init+0xb0>)
  link_arg.semaphore = Netif_LinkSemaphore;
 80141b4:	6070      	str	r0, [r6, #4]
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 80141b6:	f10d 0c1c 	add.w	ip, sp, #28
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 80141ba:	6018      	str	r0, [r3, #0]
  link_arg.netif = &gnetif;
 80141bc:	6035      	str	r5, [r6, #0]
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 80141be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80141c0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80141c4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80141c8:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
  osThreadCreate (osThread(LinkThr), &link_arg);
 80141cc:	4631      	mov	r1, r6
 80141ce:	a807      	add	r0, sp, #28
 80141d0:	f001 f944 	bl	801545c <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 80141d4:	4807      	ldr	r0, [pc, #28]	; (80141f4 <MX_LWIP_Init+0x9c>)
 80141d6:	f00d fca3 	bl	8021b20 <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 80141da:	b00e      	add	sp, #56	; 0x38
 80141dc:	bd70      	pop	{r4, r5, r6, pc}
    netif_set_down(&gnetif);
 80141de:	f006 fcad 	bl	801ab3c <netif_set_down>
 80141e2:	e7d9      	b.n	8014198 <MX_LWIP_Init+0x40>
 80141e4:	20003200 	.word	0x20003200
 80141e8:	20003204 	.word	0x20003204
 80141ec:	20003210 	.word	0x20003210
 80141f0:	08017dad 	.word	0x08017dad
 80141f4:	200031c4 	.word	0x200031c4
 80141f8:	08014509 	.word	0x08014509
 80141fc:	080146e9 	.word	0x080146e9
 8014200:	20003208 	.word	0x20003208
 8014204:	080295f8 	.word	0x080295f8
 8014208:	200031c0 	.word	0x200031c0

0801420c <low_level_output>:

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 801420c:	4b2c      	ldr	r3, [pc, #176]	; (80142c0 <low_level_output+0xb4>)
{
 801420e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8014212:	6adc      	ldr	r4, [r3, #44]	; 0x2c
{
 8014214:	b083      	sub	sp, #12
  uint32_t payloadoffset = 0;
  DmaTxDesc = heth.TxDesc;
  bufferoffset = 0;

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8014216:	468b      	mov	fp, r1
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8014218:	68a3      	ldr	r3, [r4, #8]
  for(q = p; q != NULL; q = q->next)
 801421a:	2900      	cmp	r1, #0
 801421c:	d04d      	beq.n	80142ba <low_level_output+0xae>
  bufferoffset = 0;
 801421e:	2600      	movs	r6, #0
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
      payloadoffset = 0;

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8014220:	f240 59f4 	movw	r9, #1524	; 0x5f4
  uint32_t framelength = 0;
 8014224:	46b0      	mov	r8, r6
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8014226:	6822      	ldr	r2, [r4, #0]
 8014228:	2a00      	cmp	r2, #0
 801422a:	db1b      	blt.n	8014264 <low_level_output+0x58>
      byteslefttocopy = q->len;
 801422c:	f8bb 200a 	ldrh.w	r2, [fp, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8014230:	1995      	adds	r5, r2, r6
 8014232:	454d      	cmp	r5, r9
 8014234:	d93c      	bls.n	80142b0 <low_level_output+0xa4>
      payloadoffset = 0;
 8014236:	2700      	movs	r7, #0
 8014238:	e002      	b.n	8014240 <low_level_output+0x34>
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 801423a:	454d      	cmp	r5, r9
        {
          errval = ERR_USE;
          goto error;
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 801423c:	68a3      	ldr	r3, [r4, #8]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 801423e:	d921      	bls.n	8014284 <low_level_output+0x78>
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 8014240:	eba9 0a06 	sub.w	sl, r9, r6
 8014244:	f8db 1004 	ldr.w	r1, [fp, #4]
 8014248:	1998      	adds	r0, r3, r6

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
        bufferoffset = 0;
 801424a:	2600      	movs	r6, #0
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 801424c:	4439      	add	r1, r7
 801424e:	4652      	mov	r2, sl
 8014250:	f010 f90a 	bl	8024468 <memcpy>
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 8014254:	68e4      	ldr	r4, [r4, #12]
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 8014256:	f2a5 55f4 	subw	r5, r5, #1524	; 0x5f4
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 801425a:	4457      	add	r7, sl
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 801425c:	6823      	ldr	r3, [r4, #0]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 801425e:	44d0      	add	r8, sl
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8014260:	42b3      	cmp	r3, r6
 8014262:	daea      	bge.n	801423a <low_level_output+0x2e>
        errval = ERR_USE;
 8014264:	f06f 0007 	mvn.w	r0, #7
  errval = ERR_OK;

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8014268:	4b15      	ldr	r3, [pc, #84]	; (80142c0 <low_level_output+0xb4>)
 801426a:	681b      	ldr	r3, [r3, #0]
 801426c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8014270:	695a      	ldr	r2, [r3, #20]
 8014272:	0692      	lsls	r2, r2, #26
 8014274:	d503      	bpl.n	801427e <low_level_output+0x72>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8014276:	2120      	movs	r1, #32

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 8014278:	2200      	movs	r2, #0
    heth.Instance->DMASR = ETH_DMASR_TUS;
 801427a:	6159      	str	r1, [r3, #20]
    heth.Instance->DMATPDR = 0;
 801427c:	605a      	str	r2, [r3, #4]
  }
  return errval;
}
 801427e:	b003      	add	sp, #12
 8014280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014284:	4618      	mov	r0, r3
 8014286:	462e      	mov	r6, r5
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8014288:	f8db 1004 	ldr.w	r1, [fp, #4]
 801428c:	462a      	mov	r2, r5
 801428e:	9301      	str	r3, [sp, #4]
      framelength = framelength + byteslefttocopy;
 8014290:	44a8      	add	r8, r5
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8014292:	4439      	add	r1, r7
 8014294:	f010 f8e8 	bl	8024468 <memcpy>
  for(q = p; q != NULL; q = q->next)
 8014298:	f8db b000 	ldr.w	fp, [fp]
 801429c:	9b01      	ldr	r3, [sp, #4]
 801429e:	f1bb 0f00 	cmp.w	fp, #0
 80142a2:	d1c0      	bne.n	8014226 <low_level_output+0x1a>
  HAL_ETH_TransmitFrame(&heth, framelength);
 80142a4:	4641      	mov	r1, r8
 80142a6:	4806      	ldr	r0, [pc, #24]	; (80142c0 <low_level_output+0xb4>)
 80142a8:	f7f6 f8d0 	bl	800a44c <HAL_ETH_TransmitFrame>
  errval = ERR_OK;
 80142ac:	2000      	movs	r0, #0
 80142ae:	e7db      	b.n	8014268 <low_level_output+0x5c>
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 80142b0:	1998      	adds	r0, r3, r6
      payloadoffset = 0;
 80142b2:	2700      	movs	r7, #0
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 80142b4:	462e      	mov	r6, r5
      byteslefttocopy = q->len;
 80142b6:	4615      	mov	r5, r2
 80142b8:	e7e6      	b.n	8014288 <low_level_output+0x7c>
  uint32_t framelength = 0;
 80142ba:	4688      	mov	r8, r1
 80142bc:	e7f2      	b.n	80142a4 <low_level_output+0x98>
 80142be:	bf00      	nop
 80142c0:	200062b4 	.word	0x200062b4

080142c4 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 80142c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142c8:	f8df 9110 	ldr.w	r9, [pc, #272]	; 80143dc <ethernetif_input+0x118>
 80142cc:	b083      	sub	sp, #12
 80142ce:	9001      	str	r0, [sp, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80142d0:	4b40      	ldr	r3, [pc, #256]	; (80143d4 <ethernetif_input+0x110>)
 80142d2:	f04f 31ff 	mov.w	r1, #4294967295
 80142d6:	6818      	ldr	r0, [r3, #0]
 80142d8:	f001 f99e 	bl	8015618 <osSemaphoreWait>
 80142dc:	2800      	cmp	r0, #0
 80142de:	d1f7      	bne.n	80142d0 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 80142e0:	483d      	ldr	r0, [pc, #244]	; (80143d8 <ethernetif_input+0x114>)
 80142e2:	f00f fbb1 	bl	8023a48 <sys_mutex_lock>
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 80142e6:	483d      	ldr	r0, [pc, #244]	; (80143dc <ethernetif_input+0x118>)
 80142e8:	f7f6 f934 	bl	800a554 <HAL_ETH_GetReceivedFrame_IT>
 80142ec:	4604      	mov	r4, r0
 80142ee:	2800      	cmp	r0, #0
 80142f0:	d168      	bne.n	80143c4 <ethernetif_input+0x100>
  len = heth.RxFrameInfos.length;
 80142f2:	f8b9 103c 	ldrh.w	r1, [r9, #60]	; 0x3c
  if (len > 0)
 80142f6:	bb51      	cbnz	r1, 801434e <ethernetif_input+0x8a>
  struct pbuf *p = NULL;
 80142f8:	f04f 0a00 	mov.w	sl, #0
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80142fc:	f8d9 0038 	ldr.w	r0, [r9, #56]	; 0x38
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8014300:	f8d9 3030 	ldr.w	r3, [r9, #48]	; 0x30
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8014304:	b140      	cbz	r0, 8014318 <ethernetif_input+0x54>
 8014306:	2100      	movs	r1, #0
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8014308:	681a      	ldr	r2, [r3, #0]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 801430a:	3101      	adds	r1, #1
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 801430c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8014310:	4281      	cmp	r1, r0
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8014312:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8014314:	68db      	ldr	r3, [r3, #12]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8014316:	d1f7      	bne.n	8014308 <ethernetif_input+0x44>
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 8014318:	f8d9 3000 	ldr.w	r3, [r9]
    heth.RxFrameInfos.SegCount =0;
 801431c:	2200      	movs	r2, #0
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 801431e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
    heth.RxFrameInfos.SegCount =0;
 8014322:	f8c9 2038 	str.w	r2, [r9, #56]	; 0x38
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 8014326:	695a      	ldr	r2, [r3, #20]
 8014328:	0612      	lsls	r2, r2, #24
 801432a:	d503      	bpl.n	8014334 <ethernetif_input+0x70>
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 801432c:	2280      	movs	r2, #128	; 0x80
 801432e:	615a      	str	r2, [r3, #20]
    heth.Instance->DMARPDR = 0;
 8014330:	2200      	movs	r2, #0
 8014332:	609a      	str	r2, [r3, #8]
        p = low_level_input( netif );
        if   (p != NULL)
 8014334:	f1ba 0f00 	cmp.w	sl, #0
 8014338:	d044      	beq.n	80143c4 <ethernetif_input+0x100>
        {
          if (netif->input( p, netif) != ERR_OK )
 801433a:	9901      	ldr	r1, [sp, #4]
 801433c:	4650      	mov	r0, sl
 801433e:	690b      	ldr	r3, [r1, #16]
 8014340:	4798      	blx	r3
 8014342:	2800      	cmp	r0, #0
 8014344:	d142      	bne.n	80143cc <ethernetif_input+0x108>
          {
            pbuf_free(p);
          }
        }
        UNLOCK_TCPIP_CORE();
 8014346:	4824      	ldr	r0, [pc, #144]	; (80143d8 <ethernetif_input+0x114>)
 8014348:	f00f fb84 	bl	8023a54 <sys_mutex_unlock>
      } while(p!=NULL);
 801434c:	e7c8      	b.n	80142e0 <ethernetif_input+0x1c>
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 801434e:	f44f 72c1 	mov.w	r2, #386	; 0x182
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 8014352:	f8d9 7040 	ldr.w	r7, [r9, #64]	; 0x40
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 8014356:	f006 fdb1 	bl	801aebc <pbuf_alloc>
  if (p != NULL)
 801435a:	4682      	mov	sl, r0
 801435c:	2800      	cmp	r0, #0
 801435e:	d0cb      	beq.n	80142f8 <ethernetif_input+0x34>
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8014360:	4683      	mov	fp, r0
    bufferoffset = 0;
 8014362:	4621      	mov	r1, r4
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8014364:	f240 58f4 	movw	r8, #1524	; 0x5f4
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8014368:	f8d9 6030 	ldr.w	r6, [r9, #48]	; 0x30
      byteslefttocopy = q->len;
 801436c:	f8bb 200a 	ldrh.w	r2, [fp, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8014370:	1854      	adds	r4, r2, r1
 8014372:	4544      	cmp	r4, r8
 8014374:	d923      	bls.n	80143be <ethernetif_input+0xfa>
      payloadoffset = 0;
 8014376:	2500      	movs	r5, #0
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8014378:	f8db 0004 	ldr.w	r0, [fp, #4]
 801437c:	eba8 0201 	sub.w	r2, r8, r1
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8014380:	f2a4 54f4 	subw	r4, r4, #1524	; 0x5f4
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8014384:	4439      	add	r1, r7
 8014386:	4428      	add	r0, r5
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8014388:	4415      	add	r5, r2
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 801438a:	f010 f86d 	bl	8024468 <memcpy>
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 801438e:	68f6      	ldr	r6, [r6, #12]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8014390:	4544      	cmp	r4, r8
        bufferoffset = 0;
 8014392:	f04f 0100 	mov.w	r1, #0
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8014396:	68b7      	ldr	r7, [r6, #8]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8014398:	d8ee      	bhi.n	8014378 <ethernetif_input+0xb4>
 801439a:	4639      	mov	r1, r7
 801439c:	4622      	mov	r2, r4
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 801439e:	f8db 0004 	ldr.w	r0, [fp, #4]
 80143a2:	4428      	add	r0, r5
 80143a4:	f010 f860 	bl	8024468 <memcpy>
    for(q = p; q != NULL; q = q->next)
 80143a8:	f8db b000 	ldr.w	fp, [fp]
 80143ac:	f1bb 0f00 	cmp.w	fp, #0
 80143b0:	d0a4      	beq.n	80142fc <ethernetif_input+0x38>
 80143b2:	4621      	mov	r1, r4
      byteslefttocopy = q->len;
 80143b4:	f8bb 200a 	ldrh.w	r2, [fp, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 80143b8:	1854      	adds	r4, r2, r1
 80143ba:	4544      	cmp	r4, r8
 80143bc:	d8db      	bhi.n	8014376 <ethernetif_input+0xb2>
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 80143be:	4439      	add	r1, r7
      payloadoffset = 0;
 80143c0:	2500      	movs	r5, #0
 80143c2:	e7ec      	b.n	801439e <ethernetif_input+0xda>
        UNLOCK_TCPIP_CORE();
 80143c4:	4804      	ldr	r0, [pc, #16]	; (80143d8 <ethernetif_input+0x114>)
 80143c6:	f00f fb45 	bl	8023a54 <sys_mutex_unlock>
      } while(p!=NULL);
 80143ca:	e781      	b.n	80142d0 <ethernetif_input+0xc>
            pbuf_free(p);
 80143cc:	4650      	mov	r0, sl
 80143ce:	f006 ff47 	bl	801b260 <pbuf_free>
 80143d2:	e7b8      	b.n	8014346 <ethernetif_input+0x82>
 80143d4:	200062fc 	.word	0x200062fc
 80143d8:	2001e5bc 	.word	0x2001e5bc
 80143dc:	200062b4 	.word	0x200062b4

080143e0 <HAL_ETH_MspInit>:
  if(ethHandle->Instance==ETH)
 80143e0:	4b41      	ldr	r3, [pc, #260]	; (80144e8 <HAL_ETH_MspInit+0x108>)
 80143e2:	6802      	ldr	r2, [r0, #0]
{
 80143e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(ethHandle->Instance==ETH)
 80143e6:	429a      	cmp	r2, r3
{
 80143e8:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80143ea:	f04f 0400 	mov.w	r4, #0
 80143ee:	e9cd 4407 	strd	r4, r4, [sp, #28]
 80143f2:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 80143f6:	940b      	str	r4, [sp, #44]	; 0x2c
  if(ethHandle->Instance==ETH)
 80143f8:	d001      	beq.n	80143fe <HAL_ETH_MspInit+0x1e>
}
 80143fa:	b00d      	add	sp, #52	; 0x34
 80143fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ETH_CLK_ENABLE();
 80143fe:	f5a3 4390 	sub.w	r3, r3, #18432	; 0x4800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014402:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8014404:	2132      	movs	r1, #50	; 0x32
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014406:	2603      	movs	r6, #3
    __HAL_RCC_ETH_CLK_ENABLE();
 8014408:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 801440a:	250b      	movs	r5, #11
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801440c:	4837      	ldr	r0, [pc, #220]	; (80144ec <HAL_ETH_MspInit+0x10c>)
    __HAL_RCC_ETH_CLK_ENABLE();
 801440e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8014412:	631a      	str	r2, [r3, #48]	; 0x30
 8014414:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014416:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 801441a:	9200      	str	r2, [sp, #0]
 801441c:	9a00      	ldr	r2, [sp, #0]
 801441e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014420:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8014424:	631a      	str	r2, [r3, #48]	; 0x30
 8014426:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014428:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 801442c:	9201      	str	r2, [sp, #4]
 801442e:	9a01      	ldr	r2, [sp, #4]
 8014430:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014432:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8014436:	631a      	str	r2, [r3, #48]	; 0x30
 8014438:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801443a:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 801443e:	9202      	str	r2, [sp, #8]
 8014440:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8014442:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014444:	f042 0204 	orr.w	r2, r2, #4
 8014448:	631a      	str	r2, [r3, #48]	; 0x30
 801444a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801444c:	f002 0204 	and.w	r2, r2, #4
 8014450:	9203      	str	r2, [sp, #12]
 8014452:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8014454:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014456:	f042 0201 	orr.w	r2, r2, #1
 801445a:	631a      	str	r2, [r3, #48]	; 0x30
 801445c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801445e:	f002 0201 	and.w	r2, r2, #1
 8014462:	9204      	str	r2, [sp, #16]
 8014464:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8014466:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014468:	433a      	orrs	r2, r7
 801446a:	631a      	str	r2, [r3, #48]	; 0x30
 801446c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801446e:	403a      	ands	r2, r7
 8014470:	9205      	str	r2, [sp, #20]
 8014472:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8014474:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014476:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801447a:	631a      	str	r2, [r3, #48]	; 0x30
 801447c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801447e:	960a      	str	r6, [sp, #40]	; 0x28
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8014480:	f003 0340 	and.w	r3, r3, #64	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8014484:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014486:	e9cd 1707 	strd	r1, r7, [sp, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 801448a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801448c:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOG_CLK_ENABLE();
 801448e:	9b06      	ldr	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8014490:	f7f7 f984 	bl	800b79c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8014494:	2386      	movs	r3, #134	; 0x86
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014496:	a907      	add	r1, sp, #28
 8014498:	4815      	ldr	r0, [pc, #84]	; (80144f0 <HAL_ETH_MspInit+0x110>)
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 801449a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801449c:	e9cd 7408 	strd	r7, r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80144a0:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80144a4:	f7f7 f97a 	bl	800b79c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80144a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80144ac:	a907      	add	r1, sp, #28
 80144ae:	4811      	ldr	r0, [pc, #68]	; (80144f4 <HAL_ETH_MspInit+0x114>)
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80144b0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80144b2:	e9cd 7408 	strd	r7, r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80144b6:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80144ba:	f7f7 f96f 	bl	800b79c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80144be:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80144c2:	a907      	add	r1, sp, #28
 80144c4:	480c      	ldr	r0, [pc, #48]	; (80144f8 <HAL_ETH_MspInit+0x118>)
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80144c6:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80144c8:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80144ca:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80144cc:	e9cd 4609 	strd	r4, r6, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80144d0:	f7f7 f964 	bl	800b79c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ETH_IRQn, 6, 0);
 80144d4:	4622      	mov	r2, r4
 80144d6:	2106      	movs	r1, #6
 80144d8:	203d      	movs	r0, #61	; 0x3d
 80144da:	f7f4 fae1 	bl	8008aa0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 80144de:	203d      	movs	r0, #61	; 0x3d
 80144e0:	f7f4 fb28 	bl	8008b34 <HAL_NVIC_EnableIRQ>
}
 80144e4:	b00d      	add	sp, #52	; 0x34
 80144e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80144e8:	40028000 	.word	0x40028000
 80144ec:	40020800 	.word	0x40020800
 80144f0:	40020000 	.word	0x40020000
 80144f4:	40020400 	.word	0x40020400
 80144f8:	40021800 	.word	0x40021800

080144fc <HAL_ETH_RxCpltCallback>:
  osSemaphoreRelease(s_xSemaphore);
 80144fc:	4b01      	ldr	r3, [pc, #4]	; (8014504 <HAL_ETH_RxCpltCallback+0x8>)
 80144fe:	6818      	ldr	r0, [r3, #0]
 8014500:	f001 b8b6 	b.w	8015670 <osSemaphoreRelease>
 8014504:	200062fc 	.word	0x200062fc

08014508 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8014508:	b5f0      	push	{r4, r5, r6, r7, lr}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 801450a:	4604      	mov	r4, r0
{
 801450c:	b08d      	sub	sp, #52	; 0x34
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 801450e:	2800      	cmp	r0, #0
 8014510:	f000 809e 	beq.w	8014650 <ethernetif_init+0x148>
  heth.Instance = ETH;
 8014514:	4d52      	ldr	r5, [pc, #328]	; (8014660 <ethernetif_init+0x158>)
  uint32_t regvalue = 0;
 8014516:	2200      	movs	r2, #0
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8014518:	f247 4173 	movw	r1, #29811	; 0x7473
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 801451c:	4b51      	ldr	r3, [pc, #324]	; (8014664 <ethernetif_init+0x15c>)
  uint32_t regvalue = 0;
 801451e:	9200      	str	r2, [sp, #0]
  MACAddr[1] = 0x80;
 8014520:	2080      	movs	r0, #128	; 0x80
  MACAddr[0] = 0x00;
 8014522:	f88d 2004 	strb.w	r2, [sp, #4]
  MACAddr[3] = 0x00;
 8014526:	f88d 2007 	strb.w	r2, [sp, #7]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 801452a:	822a      	strh	r2, [r5, #16]
  MACAddr[2] = 0xE1;
 801452c:	22e1      	movs	r2, #225	; 0xe1
  netif->name[0] = IFNAME0;
 801452e:	86e1      	strh	r1, [r4, #54]	; 0x36
  MACAddr[2] = 0xE1;
 8014530:	f88d 2006 	strb.w	r2, [sp, #6]
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8014534:	494c      	ldr	r1, [pc, #304]	; (8014668 <ethernetif_init+0x160>)
  heth.Instance = ETH;
 8014536:	4a4d      	ldr	r2, [pc, #308]	; (801466c <ethernetif_init+0x164>)
  netif->output = etharp_output;
 8014538:	6161      	str	r1, [r4, #20]
  heth.Instance = ETH;
 801453a:	602a      	str	r2, [r5, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 801453c:	2201      	movs	r2, #1

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 801453e:	494c      	ldr	r1, [pc, #304]	; (8014670 <ethernetif_init+0x168>)
  MACAddr[1] = 0x80;
 8014540:	f88d 0005 	strb.w	r0, [sp, #5]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8014544:	606a      	str	r2, [r5, #4]
  netif->linkoutput = low_level_output;
 8014546:	61a1      	str	r1, [r4, #24]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8014548:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_SOFTWARE;
 801454c:	e9c5 2206 	strd	r2, r2, [r5, #24]
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 8014550:	f8d3 0424 	ldr.w	r0, [r3, #1060]	; 0x424
 8014554:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8014558:	6229      	str	r1, [r5, #32]
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 801455a:	4042      	eors	r2, r0
 801455c:	f8d3 1428 	ldr.w	r1, [r3, #1064]	; 0x428
 8014560:	404a      	eors	r2, r1
 8014562:	f88d 2009 	strb.w	r2, [sp, #9]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 8014566:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 801456a:	f8d3 0424 	ldr.w	r0, [r3, #1060]	; 0x424
 801456e:	f8d3 1428 	ldr.w	r1, [r3, #1064]	; 0x428
 8014572:	ea82 0300 	eor.w	r3, r2, r0
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8014576:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hal_eth_init_status = HAL_ETH_Init(&heth);
 801457a:	4628      	mov	r0, r5
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 801457c:	404b      	eors	r3, r1
 801457e:	f88d 3008 	strb.w	r3, [sp, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8014582:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8014586:	e9c5 2302 	strd	r2, r3, [r5, #8]
  heth.Init.MACAddr = &MACAddr[0];
 801458a:	ab01      	add	r3, sp, #4
 801458c:	616b      	str	r3, [r5, #20]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 801458e:	f7f6 f905 	bl	800a79c <HAL_ETH_Init>
  if (hal_eth_init_status == HAL_OK)
 8014592:	b928      	cbnz	r0, 80145a0 <ethernetif_init+0x98>
    netif->flags |= NETIF_FLAG_LINK_UP;
 8014594:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8014598:	f043 0304 	orr.w	r3, r3, #4
 801459c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 80145a0:	2304      	movs	r3, #4
 80145a2:	4a34      	ldr	r2, [pc, #208]	; (8014674 <ethernetif_init+0x16c>)
 80145a4:	4934      	ldr	r1, [pc, #208]	; (8014678 <ethernetif_init+0x170>)
  osSemaphoreDef(SEM);
 80145a6:	2700      	movs	r7, #0
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 80145a8:	482d      	ldr	r0, [pc, #180]	; (8014660 <ethernetif_init+0x158>)
 80145aa:	f7f5 fecb 	bl	800a344 <HAL_ETH_DMATxDescListInit>
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 80145ae:	2304      	movs	r3, #4
 80145b0:	4a32      	ldr	r2, [pc, #200]	; (801467c <ethernetif_init+0x174>)
 80145b2:	4933      	ldr	r1, [pc, #204]	; (8014680 <ethernetif_init+0x178>)
 80145b4:	482a      	ldr	r0, [pc, #168]	; (8014660 <ethernetif_init+0x158>)
 80145b6:	f7f5 ff0b 	bl	800a3d0 <HAL_ETH_DMARxDescListInit>
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 80145ba:	696b      	ldr	r3, [r5, #20]
  netif->hwaddr_len = ETH_HWADDR_LEN;
 80145bc:	2006      	movs	r0, #6
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80145be:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
  netif->mtu = 1500;
 80145c2:	f240 51dc 	movw	r1, #1500	; 0x5dc
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 80145c6:	4e2f      	ldr	r6, [pc, #188]	; (8014684 <ethernetif_init+0x17c>)
  netif->hwaddr_len = ETH_HWADDR_LEN;
 80145c8:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80145cc:	f042 020a 	orr.w	r2, r2, #10
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 80145d0:	7818      	ldrb	r0, [r3, #0]
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 80145d2:	ad05      	add	r5, sp, #20
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 80145d4:	f884 002e 	strb.w	r0, [r4, #46]	; 0x2e
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 80145d8:	7858      	ldrb	r0, [r3, #1]
 80145da:	f884 002f 	strb.w	r0, [r4, #47]	; 0x2f
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 80145de:	7898      	ldrb	r0, [r3, #2]
 80145e0:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 80145e4:	78d8      	ldrb	r0, [r3, #3]
 80145e6:	f884 0031 	strb.w	r0, [r4, #49]	; 0x31
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 80145ea:	7918      	ldrb	r0, [r3, #4]
 80145ec:	f884 0032 	strb.w	r0, [r4, #50]	; 0x32
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 80145f0:	a803      	add	r0, sp, #12
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 80145f2:	795b      	ldrb	r3, [r3, #5]
  netif->mtu = 1500;
 80145f4:	85a1      	strh	r1, [r4, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 80145f6:	2101      	movs	r1, #1
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 80145f8:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80145fc:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  osSemaphoreDef(SEM);
 8014600:	e9cd 7703 	strd	r7, r7, [sp, #12]
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8014604:	f000 ffe2 	bl	80155cc <osSemaphoreCreate>
 8014608:	4b1f      	ldr	r3, [pc, #124]	; (8014688 <ethernetif_init+0x180>)
 801460a:	6018      	str	r0, [r3, #0]
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 801460c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 801460e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014610:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8014614:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8014618:	4621      	mov	r1, r4
 801461a:	a805      	add	r0, sp, #20
 801461c:	f000 ff1e 	bl	801545c <osThreadCreate>
  HAL_ETH_Start(&heth);
 8014620:	480f      	ldr	r0, [pc, #60]	; (8014660 <ethernetif_init+0x158>)
 8014622:	f7f6 fa11 	bl	800aa48 <HAL_ETH_Start>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 8014626:	466a      	mov	r2, sp
 8014628:	211d      	movs	r1, #29
 801462a:	480d      	ldr	r0, [pc, #52]	; (8014660 <ethernetif_init+0x158>)
 801462c:	f7f6 f824 	bl	800a678 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 8014630:	9a00      	ldr	r2, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8014632:	211d      	movs	r1, #29
 8014634:	480a      	ldr	r0, [pc, #40]	; (8014660 <ethernetif_init+0x158>)
  regvalue |= (PHY_ISFR_INT4);
 8014636:	f042 020b 	orr.w	r2, r2, #11
 801463a:	9200      	str	r2, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 801463c:	f7f6 f866 	bl	800a70c <HAL_ETH_WritePHYRegister>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 8014640:	466a      	mov	r2, sp
 8014642:	211d      	movs	r1, #29
 8014644:	4806      	ldr	r0, [pc, #24]	; (8014660 <ethernetif_init+0x158>)
 8014646:	f7f6 f817 	bl	800a678 <HAL_ETH_ReadPHYRegister>

  /* initialize the hardware */
  low_level_init(netif);

  return ERR_OK;
}
 801464a:	4638      	mov	r0, r7
 801464c:	b00d      	add	sp, #52	; 0x34
 801464e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8014650:	4b0e      	ldr	r3, [pc, #56]	; (801468c <ethernetif_init+0x184>)
 8014652:	f240 223a 	movw	r2, #570	; 0x23a
 8014656:	490e      	ldr	r1, [pc, #56]	; (8014690 <ethernetif_init+0x188>)
 8014658:	480e      	ldr	r0, [pc, #56]	; (8014694 <ethernetif_init+0x18c>)
 801465a:	f010 fecb 	bl	80253f4 <iprintf>
 801465e:	e759      	b.n	8014514 <ethernetif_init+0xc>
 8014660:	200062b4 	.word	0x200062b4
 8014664:	1ff0f000 	.word	0x1ff0f000
 8014668:	080226a1 	.word	0x080226a1
 801466c:	40028000 	.word	0x40028000
 8014670:	0801420d 	.word	0x0801420d
 8014674:	20004ae4 	.word	0x20004ae4
 8014678:	20003294 	.word	0x20003294
 801467c:	20003314 	.word	0x20003314
 8014680:	20003214 	.word	0x20003214
 8014684:	08029614 	.word	0x08029614
 8014688:	200062fc 	.word	0x200062fc
 801468c:	0802cda4 	.word	0x0802cda4
 8014690:	0802cdc0 	.word	0x0802cdc0
 8014694:	0802a048 	.word	0x0802a048

08014698 <sys_now>:
 8014698:	f7f3 bdaa 	b.w	80081f0 <HAL_GetTick>

0801469c <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void const *argument)

{
 801469c:	b530      	push	{r4, r5, lr}
  uint32_t regvalue = 0;
 801469e:	2300      	movs	r3, #0
{
 80146a0:	b083      	sub	sp, #12
  struct link_str *link_arg = (struct link_str *)argument;

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 80146a2:	4d0f      	ldr	r5, [pc, #60]	; (80146e0 <ethernetif_set_link+0x44>)
{
 80146a4:	4604      	mov	r4, r0
  uint32_t regvalue = 0;
 80146a6:	9301      	str	r3, [sp, #4]
  struct link_str *link_arg = (struct link_str *)argument;
 80146a8:	e003      	b.n	80146b2 <ethernetif_set_link+0x16>
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 80146aa:	b1b3      	cbz	r3, 80146da <ethernetif_set_link+0x3e>
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 80146ac:	20c8      	movs	r0, #200	; 0xc8
 80146ae:	f000 ff07 	bl	80154c0 <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 80146b2:	aa01      	add	r2, sp, #4
 80146b4:	2101      	movs	r1, #1
 80146b6:	4628      	mov	r0, r5
 80146b8:	f7f5 ffde 	bl	800a678 <HAL_ETH_ReadPHYRegister>
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 80146bc:	6820      	ldr	r0, [r4, #0]
    regvalue &= PHY_LINKED_STATUS;
 80146be:	9b01      	ldr	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 80146c0:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
    regvalue &= PHY_LINKED_STATUS;
 80146c4:	f003 0304 	and.w	r3, r3, #4
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 80146c8:	0751      	lsls	r1, r2, #29
    regvalue &= PHY_LINKED_STATUS;
 80146ca:	9301      	str	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 80146cc:	d4ed      	bmi.n	80146aa <ethernetif_set_link+0xe>
 80146ce:	b113      	cbz	r3, 80146d6 <ethernetif_set_link+0x3a>
      netif_set_link_up(link_arg->netif);
 80146d0:	f006 fa5c 	bl	801ab8c <netif_set_link_up>
 80146d4:	e7ea      	b.n	80146ac <ethernetif_set_link+0x10>
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 80146d6:	0753      	lsls	r3, r2, #29
 80146d8:	d5e8      	bpl.n	80146ac <ethernetif_set_link+0x10>
      netif_set_link_down(link_arg->netif);
 80146da:	f006 fa7d 	bl	801abd8 <netif_set_link_down>
 80146de:	e7e5      	b.n	80146ac <ethernetif_set_link+0x10>
 80146e0:	200062b4 	.word	0x200062b4

080146e4 <ethernetif_notify_conn_changed>:
{
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 80146e4:	4770      	bx	lr
 80146e6:	bf00      	nop

080146e8 <ethernetif_update_config>:
{
 80146e8:	b530      	push	{r4, r5, lr}
  if(netif_is_link_up(netif))
 80146ea:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
{
 80146ee:	b083      	sub	sp, #12
  __IO uint32_t tickstart = 0;
 80146f0:	2100      	movs	r1, #0
{
 80146f2:	4605      	mov	r5, r0
  if(netif_is_link_up(netif))
 80146f4:	0758      	lsls	r0, r3, #29
  __IO uint32_t tickstart = 0;
 80146f6:	9100      	str	r1, [sp, #0]
  uint32_t regvalue = 0;
 80146f8:	9101      	str	r1, [sp, #4]
  if(netif_is_link_up(netif))
 80146fa:	d538      	bpl.n	801476e <ethernetif_update_config+0x86>
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80146fc:	4c32      	ldr	r4, [pc, #200]	; (80147c8 <ethernetif_update_config+0xe0>)
 80146fe:	6863      	ldr	r3, [r4, #4]
 8014700:	b9e3      	cbnz	r3, 801473c <ethernetif_update_config+0x54>
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
 8014702:	68a3      	ldr	r3, [r4, #8]
 8014704:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8014708:	d140      	bne.n	801478c <ethernetif_update_config+0xa4>
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 801470a:	68e2      	ldr	r2, [r4, #12]
 801470c:	f432 6300 	bics.w	r3, r2, #2048	; 0x800
 8014710:	d135      	bne.n	801477e <ethernetif_update_config+0x96>
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 8014712:	68a3      	ldr	r3, [r4, #8]
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8014714:	08d2      	lsrs	r2, r2, #3
 8014716:	2100      	movs	r1, #0
 8014718:	482b      	ldr	r0, [pc, #172]	; (80147c8 <ethernetif_update_config+0xe0>)
 801471a:	ea42 0253 	orr.w	r2, r2, r3, lsr #1
 801471e:	b292      	uxth	r2, r2
 8014720:	f7f5 fff4 	bl	800a70c <HAL_ETH_WritePHYRegister>
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 8014724:	2100      	movs	r1, #0
 8014726:	4828      	ldr	r0, [pc, #160]	; (80147c8 <ethernetif_update_config+0xe0>)
 8014728:	f7f6 fa28 	bl	800ab7c <HAL_ETH_ConfigMAC>
    HAL_ETH_Start(&heth);
 801472c:	4826      	ldr	r0, [pc, #152]	; (80147c8 <ethernetif_update_config+0xe0>)
 801472e:	f7f6 f98b 	bl	800aa48 <HAL_ETH_Start>
  ethernetif_notify_conn_changed(netif);
 8014732:	4628      	mov	r0, r5
 8014734:	f7ff ffd6 	bl	80146e4 <ethernetif_notify_conn_changed>
}
 8014738:	b003      	add	sp, #12
 801473a:	bd30      	pop	{r4, r5, pc}
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 801473c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8014740:	4620      	mov	r0, r4
 8014742:	f7f5 ffe3 	bl	800a70c <HAL_ETH_WritePHYRegister>
      tickstart = HAL_GetTick();
 8014746:	f7f3 fd53 	bl	80081f0 <HAL_GetTick>
 801474a:	9000      	str	r0, [sp, #0]
 801474c:	e002      	b.n	8014754 <ethernetif_update_config+0x6c>
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 801474e:	9b01      	ldr	r3, [sp, #4]
 8014750:	069a      	lsls	r2, r3, #26
 8014752:	d425      	bmi.n	80147a0 <ethernetif_update_config+0xb8>
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8014754:	aa01      	add	r2, sp, #4
 8014756:	2101      	movs	r1, #1
 8014758:	4620      	mov	r0, r4
 801475a:	f7f5 ff8d 	bl	800a678 <HAL_ETH_ReadPHYRegister>
        if((HAL_GetTick() - tickstart ) > 1000)
 801475e:	f7f3 fd47 	bl	80081f0 <HAL_GetTick>
 8014762:	9b00      	ldr	r3, [sp, #0]
 8014764:	1ac3      	subs	r3, r0, r3
 8014766:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801476a:	d9f0      	bls.n	801474e <ethernetif_update_config+0x66>
 801476c:	e7c9      	b.n	8014702 <ethernetif_update_config+0x1a>
    HAL_ETH_Stop(&heth);
 801476e:	4816      	ldr	r0, [pc, #88]	; (80147c8 <ethernetif_update_config+0xe0>)
 8014770:	f7f6 f9b6 	bl	800aae0 <HAL_ETH_Stop>
  ethernetif_notify_conn_changed(netif);
 8014774:	4628      	mov	r0, r5
 8014776:	f7ff ffb5 	bl	80146e4 <ethernetif_notify_conn_changed>
}
 801477a:	b003      	add	sp, #12
 801477c:	bd30      	pop	{r4, r5, pc}
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 801477e:	f240 21e3 	movw	r1, #739	; 0x2e3
 8014782:	4812      	ldr	r0, [pc, #72]	; (80147cc <ethernetif_update_config+0xe4>)
 8014784:	f7f0 fc32 	bl	8004fec <assert_failed>
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8014788:	68e2      	ldr	r2, [r4, #12]
 801478a:	e7c2      	b.n	8014712 <ethernetif_update_config+0x2a>
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
 801478c:	f240 21e2 	movw	r1, #738	; 0x2e2
 8014790:	480e      	ldr	r0, [pc, #56]	; (80147cc <ethernetif_update_config+0xe4>)
 8014792:	f7f0 fc2b 	bl	8004fec <assert_failed>
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 8014796:	68e2      	ldr	r2, [r4, #12]
 8014798:	f432 6300 	bics.w	r3, r2, #2048	; 0x800
 801479c:	d0b9      	beq.n	8014712 <ethernetif_update_config+0x2a>
 801479e:	e7ee      	b.n	801477e <ethernetif_update_config+0x96>
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 80147a0:	aa01      	add	r2, sp, #4
 80147a2:	2110      	movs	r1, #16
 80147a4:	4808      	ldr	r0, [pc, #32]	; (80147c8 <ethernetif_update_config+0xe0>)
 80147a6:	f7f5 ff67 	bl	800a678 <HAL_ETH_ReadPHYRegister>
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80147aa:	9b01      	ldr	r3, [sp, #4]
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 80147ac:	f013 0204 	ands.w	r2, r3, #4
 80147b0:	bf18      	it	ne
 80147b2:	f44f 6200 	movne.w	r2, #2048	; 0x800
      if(regvalue & PHY_SPEED_STATUS)
 80147b6:	079b      	lsls	r3, r3, #30
        heth.Init.Speed = ETH_SPEED_10M;
 80147b8:	bf4c      	ite	mi
 80147ba:	2300      	movmi	r3, #0
        heth.Init.Speed = ETH_SPEED_100M;
 80147bc:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
 80147c0:	60e2      	str	r2, [r4, #12]
 80147c2:	60a3      	str	r3, [r4, #8]
 80147c4:	e7ae      	b.n	8014724 <ethernetif_update_config+0x3c>
 80147c6:	bf00      	nop
 80147c8:	200062b4 	.word	0x200062b4
 80147cc:	0802cda4 	.word	0x0802cda4

080147d0 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80147d0:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 80147d4:	b183      	cbz	r3, 80147f8 <USBD_CDC_EP0_RxReady+0x28>
{
 80147d6:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80147d8:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80147dc:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 80147e0:	28ff      	cmp	r0, #255	; 0xff
 80147e2:	d007      	beq.n	80147f4 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80147e4:	689b      	ldr	r3, [r3, #8]
 80147e6:	4621      	mov	r1, r4
 80147e8:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 80147ec:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 80147ee:	23ff      	movs	r3, #255	; 0xff
 80147f0:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
}
 80147f4:	2000      	movs	r0, #0
 80147f6:	bd10      	pop	{r4, pc}
 80147f8:	2000      	movs	r0, #0
 80147fa:	4770      	bx	lr

080147fc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80147fc:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80147fe:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgFSDesc;
}
 8014800:	4801      	ldr	r0, [pc, #4]	; (8014808 <USBD_CDC_GetFSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8014802:	801a      	strh	r2, [r3, #0]
}
 8014804:	4770      	bx	lr
 8014806:	bf00      	nop
 8014808:	20000338 	.word	0x20000338

0801480c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801480c:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 801480e:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgHSDesc;
}
 8014810:	4801      	ldr	r0, [pc, #4]	; (8014818 <USBD_CDC_GetHSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8014812:	801a      	strh	r2, [r3, #0]
}
 8014814:	4770      	bx	lr
 8014816:	bf00      	nop
 8014818:	2000037c 	.word	0x2000037c

0801481c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801481c:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 801481e:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_OtherSpeedCfgDesc;
}
 8014820:	4801      	ldr	r0, [pc, #4]	; (8014828 <USBD_CDC_GetOtherSpeedCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8014822:	801a      	strh	r2, [r3, #0]
}
 8014824:	4770      	bx	lr
 8014826:	bf00      	nop
 8014828:	200003cc 	.word	0x200003cc

0801482c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801482c:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 801482e:	220a      	movs	r2, #10

  return USBD_CDC_DeviceQualifierDesc;
}
 8014830:	4801      	ldr	r0, [pc, #4]	; (8014838 <USBD_CDC_GetDeviceQualifierDescriptor+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8014832:	801a      	strh	r2, [r3, #0]
}
 8014834:	4770      	bx	lr
 8014836:	bf00      	nop
 8014838:	200003c0 	.word	0x200003c0

0801483c <USBD_CDC_DataOut>:
{
 801483c:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801483e:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 8014842:	b17d      	cbz	r5, 8014864 <USBD_CDC_DataOut+0x28>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8014844:	4604      	mov	r4, r0
 8014846:	f00f fb7b 	bl	8023f40 <USBD_LL_GetRxDataSize>
 801484a:	4602      	mov	r2, r0
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801484c:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 8014850:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8014854:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 8014858:	68db      	ldr	r3, [r3, #12]
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 801485a:	f8c5 220c 	str.w	r2, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801485e:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8014860:	2000      	movs	r0, #0
}
 8014862:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 8014864:	2003      	movs	r0, #3
}
 8014866:	bd38      	pop	{r3, r4, r5, pc}

08014868 <USBD_CDC_DataIn>:
{
 8014868:	b570      	push	{r4, r5, r6, lr}
  if (pdev->pClassData == NULL)
 801486a:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
 801486e:	b34d      	cbz	r5, 80148c4 <USBD_CDC_DataIn+0x5c>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8014870:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 8014874:	4686      	mov	lr, r0
 8014876:	460a      	mov	r2, r1
 8014878:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 801487c:	f8dc 3018 	ldr.w	r3, [ip, #24]
 8014880:	b15b      	cbz	r3, 801489a <USBD_CDC_DataIn+0x32>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8014882:	ebc1 06c1 	rsb	r6, r1, r1, lsl #3
 8014886:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 801488a:	eb04 0486 	add.w	r4, r4, r6, lsl #2
 801488e:	6c64      	ldr	r4, [r4, #68]	; 0x44
 8014890:	fbb3 f6f4 	udiv	r6, r3, r4
 8014894:	fb04 3416 	mls	r4, r4, r6, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8014898:	b164      	cbz	r4, 80148b4 <USBD_CDC_DataIn+0x4c>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801489a:	f8de 32c0 	ldr.w	r3, [lr, #704]	; 0x2c0
    hcdc->TxState = 0U;
 801489e:	2400      	movs	r4, #0
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80148a0:	f505 7104 	add.w	r1, r5, #528	; 0x210
 80148a4:	f8d5 0208 	ldr.w	r0, [r5, #520]	; 0x208
 80148a8:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 80148aa:	f8c5 4214 	str.w	r4, [r5, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80148ae:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 80148b0:	4620      	mov	r0, r4
}
 80148b2:	bd70      	pop	{r4, r5, r6, pc}
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80148b4:	4623      	mov	r3, r4
 80148b6:	4622      	mov	r2, r4
    pdev->ep_in[epnum].total_length = 0U;
 80148b8:	f8cc 4018 	str.w	r4, [ip, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80148bc:	f00f fb24 	bl	8023f08 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 80148c0:	4620      	mov	r0, r4
}
 80148c2:	bd70      	pop	{r4, r5, r6, pc}
    return (uint8_t)USBD_FAIL;
 80148c4:	2003      	movs	r0, #3
}
 80148c6:	bd70      	pop	{r4, r5, r6, pc}

080148c8 <USBD_CDC_Setup>:
{
 80148c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80148ca:	f891 c000 	ldrb.w	ip, [r1]
{
 80148ce:	b083      	sub	sp, #12
  uint8_t ifalt = 0U;
 80148d0:	2300      	movs	r3, #0
{
 80148d2:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80148d4:	f01c 0660 	ands.w	r6, ip, #96	; 0x60
{
 80148d8:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80148da:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 80148de:	f88d 3005 	strb.w	r3, [sp, #5]
  uint16_t status_info = 0U;
 80148e2:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80148e6:	d01c      	beq.n	8014922 <USBD_CDC_Setup+0x5a>
 80148e8:	2e20      	cmp	r6, #32
 80148ea:	d112      	bne.n	8014912 <USBD_CDC_Setup+0x4a>
    if (req->wLength != 0U)
 80148ec:	88ca      	ldrh	r2, [r1, #6]
 80148ee:	2a00      	cmp	r2, #0
 80148f0:	d036      	beq.n	8014960 <USBD_CDC_Setup+0x98>
      if ((req->bmRequest & 0x80U) != 0U)
 80148f2:	f01c 0f80 	tst.w	ip, #128	; 0x80
 80148f6:	d055      	beq.n	80149a4 <USBD_CDC_Setup+0xdc>
  USBD_StatusTypeDef ret = USBD_OK;
 80148f8:	461e      	mov	r6, r3
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80148fa:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 80148fe:	4639      	mov	r1, r7
 8014900:	7860      	ldrb	r0, [r4, #1]
 8014902:	689b      	ldr	r3, [r3, #8]
 8014904:	4798      	blx	r3
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8014906:	88e2      	ldrh	r2, [r4, #6]
 8014908:	4639      	mov	r1, r7
 801490a:	4628      	mov	r0, r5
 801490c:	f000 fd2c 	bl	8015368 <USBD_CtlSendData>
 8014910:	e004      	b.n	801491c <USBD_CDC_Setup+0x54>
      USBD_CtlError(pdev, req);
 8014912:	4621      	mov	r1, r4
 8014914:	4628      	mov	r0, r5
      ret = USBD_FAIL;
 8014916:	2603      	movs	r6, #3
      USBD_CtlError(pdev, req);
 8014918:	f000 fcf0 	bl	80152fc <USBD_CtlError>
}
 801491c:	4630      	mov	r0, r6
 801491e:	b003      	add	sp, #12
 8014920:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (req->bRequest)
 8014922:	784b      	ldrb	r3, [r1, #1]
 8014924:	2b0b      	cmp	r3, #11
 8014926:	d8f4      	bhi.n	8014912 <USBD_CDC_Setup+0x4a>
 8014928:	a201      	add	r2, pc, #4	; (adr r2, 8014930 <USBD_CDC_Setup+0x68>)
 801492a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801492e:	bf00      	nop
 8014930:	08014973 	.word	0x08014973
 8014934:	0801491d 	.word	0x0801491d
 8014938:	08014913 	.word	0x08014913
 801493c:	08014913 	.word	0x08014913
 8014940:	08014913 	.word	0x08014913
 8014944:	08014913 	.word	0x08014913
 8014948:	08014913 	.word	0x08014913
 801494c:	08014913 	.word	0x08014913
 8014950:	08014913 	.word	0x08014913
 8014954:	08014913 	.word	0x08014913
 8014958:	08014991 	.word	0x08014991
 801495c:	08014987 	.word	0x08014987
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8014960:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  USBD_StatusTypeDef ret = USBD_OK;
 8014964:	4616      	mov	r6, r2
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8014966:	7848      	ldrb	r0, [r1, #1]
 8014968:	689b      	ldr	r3, [r3, #8]
 801496a:	4798      	blx	r3
}
 801496c:	4630      	mov	r0, r6
 801496e:	b003      	add	sp, #12
 8014970:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014972:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8014976:	2a03      	cmp	r2, #3
 8014978:	d01e      	beq.n	80149b8 <USBD_CDC_Setup+0xf0>
        USBD_CtlError(pdev, req);
 801497a:	4621      	mov	r1, r4
 801497c:	4628      	mov	r0, r5
        ret = USBD_FAIL;
 801497e:	2603      	movs	r6, #3
        USBD_CtlError(pdev, req);
 8014980:	f000 fcbc 	bl	80152fc <USBD_CtlError>
        ret = USBD_FAIL;
 8014984:	e7ca      	b.n	801491c <USBD_CDC_Setup+0x54>
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8014986:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 801498a:	2b03      	cmp	r3, #3
 801498c:	d0c6      	beq.n	801491c <USBD_CDC_Setup+0x54>
 801498e:	e7f4      	b.n	801497a <USBD_CDC_Setup+0xb2>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014990:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8014994:	2b03      	cmp	r3, #3
 8014996:	d1f0      	bne.n	801497a <USBD_CDC_Setup+0xb2>
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8014998:	2201      	movs	r2, #1
 801499a:	f10d 0105 	add.w	r1, sp, #5
 801499e:	f000 fce3 	bl	8015368 <USBD_CtlSendData>
 80149a2:	e7bb      	b.n	801491c <USBD_CDC_Setup+0x54>
        hcdc->CmdOpCode = req->bRequest;
 80149a4:	7849      	ldrb	r1, [r1, #1]
  USBD_StatusTypeDef ret = USBD_OK;
 80149a6:	461e      	mov	r6, r3
        hcdc->CmdLength = (uint8_t)req->wLength;
 80149a8:	f887 2201 	strb.w	r2, [r7, #513]	; 0x201
        hcdc->CmdOpCode = req->bRequest;
 80149ac:	f887 1200 	strb.w	r1, [r7, #512]	; 0x200
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80149b0:	4639      	mov	r1, r7
 80149b2:	f000 fcf1 	bl	8015398 <USBD_CtlPrepareRx>
 80149b6:	e7b1      	b.n	801491c <USBD_CDC_Setup+0x54>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80149b8:	2202      	movs	r2, #2
 80149ba:	f10d 0106 	add.w	r1, sp, #6
  USBD_StatusTypeDef ret = USBD_OK;
 80149be:	461e      	mov	r6, r3
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80149c0:	f000 fcd2 	bl	8015368 <USBD_CtlSendData>
 80149c4:	e7aa      	b.n	801491c <USBD_CDC_Setup+0x54>
 80149c6:	bf00      	nop

080149c8 <USBD_CDC_DeInit>:
{
 80149c8:	b538      	push	{r3, r4, r5, lr}
 80149ca:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80149cc:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80149ce:	2181      	movs	r1, #129	; 0x81
 80149d0:	f00f fa4e 	bl	8023e70 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80149d4:	2101      	movs	r1, #1
 80149d6:	4620      	mov	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80149d8:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80149da:	f00f fa49 	bl	8023e70 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80149de:	2182      	movs	r1, #130	; 0x82
 80149e0:	4620      	mov	r0, r4
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80149e2:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80149e6:	f00f fa43 	bl	8023e70 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 80149ea:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80149ee:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 80149f0:	b14b      	cbz	r3, 8014a06 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80149f2:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 80149f6:	685b      	ldr	r3, [r3, #4]
 80149f8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80149fa:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 80149fe:	f00f fd1b 	bl	8024438 <free>
    pdev->pClassData = NULL;
 8014a02:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 8014a06:	2000      	movs	r0, #0
 8014a08:	bd38      	pop	{r3, r4, r5, pc}
 8014a0a:	bf00      	nop

08014a0c <USBD_CDC_Init>:
{
 8014a0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a10:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8014a12:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8014a16:	f00f fd07 	bl	8024428 <malloc>
  if (hcdc == NULL)
 8014a1a:	4605      	mov	r5, r0
 8014a1c:	2800      	cmp	r0, #0
 8014a1e:	d04c      	beq.n	8014aba <USBD_CDC_Init+0xae>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014a20:	7c23      	ldrb	r3, [r4, #16]
  pdev->pClassData = (void *)hcdc;
 8014a22:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014a26:	b393      	cbz	r3, 8014a8e <USBD_CDC_Init+0x82>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8014a28:	2340      	movs	r3, #64	; 0x40
 8014a2a:	2202      	movs	r2, #2
 8014a2c:	2181      	movs	r1, #129	; 0x81
 8014a2e:	4620      	mov	r0, r4
 8014a30:	f00f fa0c 	bl	8023e4c <USBD_LL_OpenEP>
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8014a34:	2601      	movs	r6, #1
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8014a36:	2340      	movs	r3, #64	; 0x40
 8014a38:	4631      	mov	r1, r6
 8014a3a:	2202      	movs	r2, #2
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8014a3c:	8726      	strh	r6, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8014a3e:	4620      	mov	r0, r4
 8014a40:	f00f fa04 	bl	8023e4c <USBD_LL_OpenEP>
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8014a44:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8014a46:	2203      	movs	r2, #3
 8014a48:	2182      	movs	r1, #130	; 0x82
      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8014a4a:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8014a4e:	4620      	mov	r0, r4
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8014a50:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8014a54:	2308      	movs	r3, #8
 8014a56:	f00f f9f9 	bl	8023e4c <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8014a5a:	f04f 0801 	mov.w	r8, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8014a5e:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->TxState = 0U;
 8014a62:	2700      	movs	r7, #0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8014a64:	f8a4 804c 	strh.w	r8, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8014a68:	681b      	ldr	r3, [r3, #0]
 8014a6a:	4798      	blx	r3
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014a6c:	7c26      	ldrb	r6, [r4, #16]
  hcdc->TxState = 0U;
 8014a6e:	f8c5 7214 	str.w	r7, [r5, #532]	; 0x214
  hcdc->RxState = 0U;
 8014a72:	f8c5 7218 	str.w	r7, [r5, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014a76:	b9ae      	cbnz	r6, 8014aa4 <USBD_CDC_Init+0x98>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8014a78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014a7c:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 8014a80:	4641      	mov	r1, r8
 8014a82:	4620      	mov	r0, r4
 8014a84:	f00f fa4e 	bl	8023f24 <USBD_LL_PrepareReceive>
}
 8014a88:	4630      	mov	r0, r6
 8014a8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8014a8e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014a92:	2202      	movs	r2, #2
 8014a94:	2181      	movs	r1, #129	; 0x81
 8014a96:	4620      	mov	r0, r4
 8014a98:	f00f f9d8 	bl	8023e4c <USBD_LL_OpenEP>
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8014a9c:	2601      	movs	r6, #1
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8014a9e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014aa2:	e7c9      	b.n	8014a38 <USBD_CDC_Init+0x2c>
  return (uint8_t)USBD_OK;
 8014aa4:	463e      	mov	r6, r7
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8014aa6:	2340      	movs	r3, #64	; 0x40
 8014aa8:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 8014aac:	4641      	mov	r1, r8
 8014aae:	4620      	mov	r0, r4
 8014ab0:	f00f fa38 	bl	8023f24 <USBD_LL_PrepareReceive>
}
 8014ab4:	4630      	mov	r0, r6
 8014ab6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_EMEM;
 8014aba:	2602      	movs	r6, #2
    pdev->pClassData = NULL;
 8014abc:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8014ac0:	e7e2      	b.n	8014a88 <USBD_CDC_Init+0x7c>
 8014ac2:	bf00      	nop

08014ac4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8014ac4:	4603      	mov	r3, r0
  if (fops == NULL)
 8014ac6:	b119      	cbz	r1, 8014ad0 <USBD_CDC_RegisterInterface+0xc>
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;

  return (uint8_t)USBD_OK;
 8014ac8:	2000      	movs	r0, #0
  pdev->pUserData = fops;
 8014aca:	f8c3 12c0 	str.w	r1, [r3, #704]	; 0x2c0
  return (uint8_t)USBD_OK;
 8014ace:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8014ad0:	2003      	movs	r0, #3
}
 8014ad2:	4770      	bx	lr

08014ad4 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8014ad4:	4603      	mov	r3, r0

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
}
 8014ad6:	2000      	movs	r0, #0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8014ad8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
  hcdc->TxBuffer = pbuff;
 8014adc:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8014ae0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 8014ae4:	4770      	bx	lr
 8014ae6:	bf00      	nop

08014ae8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8014ae8:	4603      	mov	r3, r0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  hcdc->RxBuffer = pbuff;

  return (uint8_t)USBD_OK;
}
 8014aea:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 8014aec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8014af0:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 8014af4:	4770      	bx	lr
 8014af6:	bf00      	nop

08014af8 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8014af8:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 8014afc:	b510      	push	{r4, lr}

  if (pdev->pClassData == NULL)
 8014afe:	b19a      	cbz	r2, 8014b28 <USBD_CDC_ReceivePacket+0x30>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014b00:	7c04      	ldrb	r4, [r0, #16]
 8014b02:	b144      	cbz	r4, 8014b16 <USBD_CDC_ReceivePacket+0x1e>
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8014b04:	2400      	movs	r4, #0
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8014b06:	2340      	movs	r3, #64	; 0x40
 8014b08:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8014b0c:	2101      	movs	r1, #1
 8014b0e:	f00f fa09 	bl	8023f24 <USBD_LL_PrepareReceive>
}
 8014b12:	4620      	mov	r0, r4
 8014b14:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8014b16:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014b1a:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8014b1e:	2101      	movs	r1, #1
 8014b20:	f00f fa00 	bl	8023f24 <USBD_LL_PrepareReceive>
}
 8014b24:	4620      	mov	r0, r4
 8014b26:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 8014b28:	2403      	movs	r4, #3
}
 8014b2a:	4620      	mov	r0, r4
 8014b2c:	bd10      	pop	{r4, pc}
 8014b2e:	bf00      	nop

08014b30 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8014b30:	b1a0      	cbz	r0, 8014b5c <USBD_Init+0x2c>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8014b32:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8014b36:	b113      	cbz	r3, 8014b3e <USBD_Init+0xe>
  {
    pdev->pClass = NULL;
 8014b38:	2300      	movs	r3, #0
 8014b3a:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8014b3e:	f8d0 32cc 	ldr.w	r3, [r0, #716]	; 0x2cc
 8014b42:	b113      	cbz	r3, 8014b4a <USBD_Init+0x1a>
  {
    pdev->pConfDesc = NULL;
 8014b44:	2300      	movs	r3, #0
 8014b46:	f8c0 32cc 	str.w	r3, [r0, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8014b4a:	b109      	cbz	r1, 8014b50 <USBD_Init+0x20>
  {
    pdev->pDesc = pdesc;
 8014b4c:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8014b50:	2301      	movs	r3, #1
  pdev->id = id;
 8014b52:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 8014b54:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8014b58:	f00f b938 	b.w	8023dcc <USBD_LL_Init>

  return ret;
}
 8014b5c:	2003      	movs	r0, #3
 8014b5e:	4770      	bx	lr

08014b60 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8014b60:	b530      	push	{r4, r5, lr}
  uint16_t len = 0U;
 8014b62:	2400      	movs	r4, #0
{
 8014b64:	b083      	sub	sp, #12
  uint16_t len = 0U;
 8014b66:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 8014b6a:	b159      	cbz	r1, 8014b84 <USBD_RegisterClass+0x24>
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8014b6c:	4605      	mov	r5, r0

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8014b6e:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8014b70:	f10d 0006 	add.w	r0, sp, #6
  pdev->pClass = pclass;
 8014b74:	f8c5 12b8 	str.w	r1, [r5, #696]	; 0x2b8
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8014b78:	4798      	blx	r3
 8014b7a:	f8c5 02cc 	str.w	r0, [r5, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
}
 8014b7e:	4620      	mov	r0, r4
 8014b80:	b003      	add	sp, #12
 8014b82:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 8014b84:	2403      	movs	r4, #3
}
 8014b86:	4620      	mov	r0, r4
 8014b88:	b003      	add	sp, #12
 8014b8a:	bd30      	pop	{r4, r5, pc}

08014b8c <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8014b8c:	f00f b950 	b.w	8023e30 <USBD_LL_Start>

08014b90 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8014b90:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8014b94:	b10b      	cbz	r3, 8014b9a <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8014b96:	681b      	ldr	r3, [r3, #0]
 8014b98:	4718      	bx	r3
  }

  return ret;
}
 8014b9a:	2003      	movs	r0, #3
 8014b9c:	4770      	bx	lr
 8014b9e:	bf00      	nop

08014ba0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8014ba0:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8014ba2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8014ba6:	b10b      	cbz	r3, 8014bac <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8014ba8:	685b      	ldr	r3, [r3, #4]
 8014baa:	4798      	blx	r3
  }

  return USBD_OK;
}
 8014bac:	2000      	movs	r0, #0
 8014bae:	bd08      	pop	{r3, pc}

08014bb0 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8014bb0:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8014bb2:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 8014bb6:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8014bb8:	4628      	mov	r0, r5
 8014bba:	f000 fb93 	bl	80152e4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8014bbe:	2201      	movs	r2, #1

  pdev->ep0_data_len = pdev->request.wLength;
 8014bc0:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	; 0x2b0

  switch (pdev->request.bmRequest & 0x1FU)
 8014bc4:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_data_len = pdev->request.wLength;
 8014bc8:	e9c4 23a5 	strd	r2, r3, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 8014bcc:	f001 031f 	and.w	r3, r1, #31
 8014bd0:	4293      	cmp	r3, r2
 8014bd2:	d009      	beq.n	8014be8 <USBD_LL_SetupStage+0x38>
 8014bd4:	2b02      	cmp	r3, #2
 8014bd6:	d013      	beq.n	8014c00 <USBD_LL_SetupStage+0x50>
 8014bd8:	b163      	cbz	r3, 8014bf4 <USBD_LL_SetupStage+0x44>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8014bda:	4620      	mov	r0, r4
 8014bdc:	f001 0180 	and.w	r1, r1, #128	; 0x80
      break;
  }

  return ret;
}
 8014be0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8014be4:	f00f b952 	b.w	8023e8c <USBD_LL_StallEP>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8014be8:	4629      	mov	r1, r5
 8014bea:	4620      	mov	r0, r4
}
 8014bec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8014bf0:	f000 ba9e 	b.w	8015130 <USBD_StdItfReq>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8014bf4:	4629      	mov	r1, r5
 8014bf6:	4620      	mov	r0, r4
}
 8014bf8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8014bfc:	f000 b8fa 	b.w	8014df4 <USBD_StdDevReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8014c00:	4629      	mov	r1, r5
 8014c02:	4620      	mov	r0, r4
}
 8014c04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8014c08:	f000 baca 	b.w	80151a0 <USBD_StdEPReq>

08014c0c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8014c0c:	b570      	push	{r4, r5, r6, lr}
 8014c0e:	4605      	mov	r5, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8014c10:	b939      	cbnz	r1, 8014c22 <USBD_LL_DataOutStage+0x16>
 8014c12:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8014c14:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8014c18:	460c      	mov	r4, r1
 8014c1a:	2a03      	cmp	r2, #3
 8014c1c:	d00e      	beq.n	8014c3c <USBD_LL_DataOutStage+0x30>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8014c1e:	2000      	movs	r0, #0
}
 8014c20:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataOut != NULL) &&
 8014c22:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8014c26:	699b      	ldr	r3, [r3, #24]
 8014c28:	b133      	cbz	r3, 8014c38 <USBD_LL_DataOutStage+0x2c>
 8014c2a:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8014c2e:	2a03      	cmp	r2, #3
 8014c30:	d102      	bne.n	8014c38 <USBD_LL_DataOutStage+0x2c>
}
 8014c32:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8014c36:	4718      	bx	r3
    return USBD_FAIL;
 8014c38:	2003      	movs	r0, #3
}
 8014c3a:	bd70      	pop	{r4, r5, r6, pc}
      if (pep->rem_length > pep->maxpacket)
 8014c3c:	e9d0 1257 	ldrd	r1, r2, [r0, #348]	; 0x15c
 8014c40:	4291      	cmp	r1, r2
 8014c42:	d80d      	bhi.n	8014c60 <USBD_LL_DataOutStage+0x54>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8014c44:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8014c48:	691b      	ldr	r3, [r3, #16]
 8014c4a:	b123      	cbz	r3, 8014c56 <USBD_LL_DataOutStage+0x4a>
 8014c4c:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8014c50:	2a03      	cmp	r2, #3
 8014c52:	d100      	bne.n	8014c56 <USBD_LL_DataOutStage+0x4a>
          pdev->pClass->EP0_RxReady(pdev);
 8014c54:	4798      	blx	r3
        (void)USBD_CtlSendStatus(pdev);
 8014c56:	4628      	mov	r0, r5
 8014c58:	f000 fbb6 	bl	80153c8 <USBD_CtlSendStatus>
  return USBD_OK;
 8014c5c:	2000      	movs	r0, #0
 8014c5e:	e7df      	b.n	8014c20 <USBD_LL_DataOutStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8014c60:	1a89      	subs	r1, r1, r2
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8014c62:	428a      	cmp	r2, r1
        pep->rem_length -= pep->maxpacket;
 8014c64:	f8c0 115c 	str.w	r1, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8014c68:	bf28      	it	cs
 8014c6a:	460a      	movcs	r2, r1
 8014c6c:	4619      	mov	r1, r3
 8014c6e:	f000 fba1 	bl	80153b4 <USBD_CtlContinueRx>
  return USBD_OK;
 8014c72:	4620      	mov	r0, r4
}
 8014c74:	bd70      	pop	{r4, r5, r6, pc}
 8014c76:	bf00      	nop

08014c78 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8014c78:	b570      	push	{r4, r5, r6, lr}
 8014c7a:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8014c7c:	b949      	cbnz	r1, 8014c92 <USBD_LL_DataInStage+0x1a>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8014c7e:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 8014c82:	2b02      	cmp	r3, #2
 8014c84:	d012      	beq.n	8014cac <USBD_LL_DataInStage+0x34>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8014c86:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8014c8a:	2b01      	cmp	r3, #1
 8014c8c:	d027      	beq.n	8014cde <USBD_LL_DataInStage+0x66>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8014c8e:	2000      	movs	r0, #0
}
 8014c90:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataIn != NULL) &&
 8014c92:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8014c96:	695b      	ldr	r3, [r3, #20]
 8014c98:	b133      	cbz	r3, 8014ca8 <USBD_LL_DataInStage+0x30>
 8014c9a:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8014c9e:	2a03      	cmp	r2, #3
 8014ca0:	d102      	bne.n	8014ca8 <USBD_LL_DataInStage+0x30>
}
 8014ca2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8014ca6:	4718      	bx	r3
    return USBD_FAIL;
 8014ca8:	2003      	movs	r0, #3
}
 8014caa:	bd70      	pop	{r4, r5, r6, pc}
      if (pep->rem_length > pep->maxpacket)
 8014cac:	e9d0 3607 	ldrd	r3, r6, [r0, #28]
 8014cb0:	460d      	mov	r5, r1
 8014cb2:	42b3      	cmp	r3, r6
 8014cb4:	d818      	bhi.n	8014ce8 <USBD_LL_DataInStage+0x70>
        if ((pep->maxpacket == pep->rem_length) &&
 8014cb6:	d027      	beq.n	8014d08 <USBD_LL_DataInStage+0x90>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8014cb8:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8014cbc:	68db      	ldr	r3, [r3, #12]
 8014cbe:	b11b      	cbz	r3, 8014cc8 <USBD_LL_DataInStage+0x50>
 8014cc0:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 8014cc4:	2a03      	cmp	r2, #3
 8014cc6:	d01c      	beq.n	8014d02 <USBD_LL_DataInStage+0x8a>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8014cc8:	2180      	movs	r1, #128	; 0x80
 8014cca:	4620      	mov	r0, r4
 8014ccc:	f00f f8de 	bl	8023e8c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8014cd0:	4620      	mov	r0, r4
 8014cd2:	f000 fb85 	bl	80153e0 <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode == 1U)
 8014cd6:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8014cda:	2b01      	cmp	r3, #1
 8014cdc:	d1d7      	bne.n	8014c8e <USBD_LL_DataInStage+0x16>
      pdev->dev_test_mode = 0U;
 8014cde:	2300      	movs	r3, #0
  return USBD_OK;
 8014ce0:	4618      	mov	r0, r3
      pdev->dev_test_mode = 0U;
 8014ce2:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
}
 8014ce6:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 8014ce8:	1b9b      	subs	r3, r3, r6
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8014cea:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 8014cec:	61c3      	str	r3, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8014cee:	461a      	mov	r2, r3
 8014cf0:	f000 fb48 	bl	8015384 <USBD_CtlContinueSendData>
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014cf4:	462b      	mov	r3, r5
 8014cf6:	462a      	mov	r2, r5
 8014cf8:	4629      	mov	r1, r5
 8014cfa:	4620      	mov	r0, r4
 8014cfc:	f00f f912 	bl	8023f24 <USBD_LL_PrepareReceive>
 8014d00:	e7c1      	b.n	8014c86 <USBD_LL_DataInStage+0xe>
            pdev->pClass->EP0_TxSent(pdev);
 8014d02:	4620      	mov	r0, r4
 8014d04:	4798      	blx	r3
 8014d06:	e7df      	b.n	8014cc8 <USBD_LL_DataInStage+0x50>
            (pep->total_length >= pep->maxpacket) &&
 8014d08:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 8014d0a:	4293      	cmp	r3, r2
 8014d0c:	d8d4      	bhi.n	8014cb8 <USBD_LL_DataInStage+0x40>
            (pep->total_length >= pep->maxpacket) &&
 8014d0e:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 8014d12:	429a      	cmp	r2, r3
 8014d14:	d2d0      	bcs.n	8014cb8 <USBD_LL_DataInStage+0x40>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8014d16:	460a      	mov	r2, r1
 8014d18:	f000 fb34 	bl	8015384 <USBD_CtlContinueSendData>
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014d1c:	462b      	mov	r3, r5
 8014d1e:	462a      	mov	r2, r5
 8014d20:	4629      	mov	r1, r5
 8014d22:	4620      	mov	r0, r4
          pdev->ep0_data_len = 0U;
 8014d24:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014d28:	f00f f8fc 	bl	8023f24 <USBD_LL_PrepareReceive>
 8014d2c:	e7ab      	b.n	8014c86 <USBD_LL_DataInStage+0xe>
 8014d2e:	bf00      	nop

08014d30 <USBD_LL_Reset>:

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 8014d30:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 8014d32:	2201      	movs	r2, #1
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData != NULL)
 8014d34:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
{
 8014d38:	b570      	push	{r4, r5, r6, lr}
 8014d3a:	4604      	mov	r4, r0
  pdev->dev_state = USBD_STATE_DEFAULT;
 8014d3c:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8014d40:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 8014d44:	6041      	str	r1, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 8014d46:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClassData != NULL)
 8014d4a:	b11b      	cbz	r3, 8014d54 <USBD_LL_Reset+0x24>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8014d4c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8014d50:	685b      	ldr	r3, [r3, #4]
 8014d52:	4798      	blx	r3

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8014d54:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8014d56:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8014d58:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8014d5a:	4620      	mov	r0, r4
 8014d5c:	462b      	mov	r3, r5
 8014d5e:	4611      	mov	r1, r2
 8014d60:	f00f f874 	bl	8023e4c <USBD_LL_OpenEP>

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8014d64:	462b      	mov	r3, r5
 8014d66:	2200      	movs	r2, #0
 8014d68:	2180      	movs	r1, #128	; 0x80
 8014d6a:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8014d6c:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8014d70:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8014d74:	f00f f86a 	bl	8023e4c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  return USBD_OK;
}
 8014d78:	2000      	movs	r0, #0
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8014d7a:	84a6      	strh	r6, [r4, #36]	; 0x24
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8014d7c:	6225      	str	r5, [r4, #32]
}
 8014d7e:	bd70      	pop	{r4, r5, r6, pc}

08014d80 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8014d80:	4603      	mov	r3, r0
  pdev->dev_speed = speed;

  return USBD_OK;
}
 8014d82:	2000      	movs	r0, #0
  pdev->dev_speed = speed;
 8014d84:	7419      	strb	r1, [r3, #16]
}
 8014d86:	4770      	bx	lr

08014d88 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8014d88:	4603      	mov	r3, r0
  pdev->dev_old_state = pdev->dev_state;
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8014d8a:	2104      	movs	r1, #4

  return USBD_OK;
}
 8014d8c:	2000      	movs	r0, #0
  pdev->dev_old_state = pdev->dev_state;
 8014d8e:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8014d92:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->dev_old_state = pdev->dev_state;
 8014d96:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
}
 8014d9a:	4770      	bx	lr

08014d9c <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8014d9c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8014da0:	2b04      	cmp	r3, #4
 8014da2:	d103      	bne.n	8014dac <USBD_LL_Resume+0x10>
  {
    pdev->dev_state = pdev->dev_old_state;
 8014da4:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 8014da8:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 8014dac:	2000      	movs	r0, #0
 8014dae:	4770      	bx	lr

08014db0 <USBD_LL_SOF>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014db0:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8014db4:	2a03      	cmp	r2, #3
 8014db6:	d001      	beq.n	8014dbc <USBD_LL_SOF+0xc>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 8014db8:	2000      	movs	r0, #0
 8014dba:	4770      	bx	lr
{
 8014dbc:	b508      	push	{r3, lr}
    if (pdev->pClass->SOF != NULL)
 8014dbe:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8014dc2:	69db      	ldr	r3, [r3, #28]
 8014dc4:	b103      	cbz	r3, 8014dc8 <USBD_LL_SOF+0x18>
      pdev->pClass->SOF(pdev);
 8014dc6:	4798      	blx	r3
}
 8014dc8:	2000      	movs	r0, #0
 8014dca:	bd08      	pop	{r3, pc}

08014dcc <USBD_LL_IsoINIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 8014dcc:	2000      	movs	r0, #0
 8014dce:	4770      	bx	lr

08014dd0 <USBD_LL_IsoOUTIncomplete>:
 8014dd0:	2000      	movs	r0, #0
 8014dd2:	4770      	bx	lr

08014dd4 <USBD_LL_DevConnected>:
 8014dd4:	2000      	movs	r0, #0
 8014dd6:	4770      	bx	lr

08014dd8 <USBD_LL_DevDisconnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8014dd8:	2101      	movs	r1, #1

  if (pdev->pClass != NULL)
 8014dda:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 8014dde:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass != NULL)
 8014de2:	b12a      	cbz	r2, 8014df0 <USBD_LL_DevDisconnected+0x18>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8014de4:	6852      	ldr	r2, [r2, #4]
 8014de6:	7901      	ldrb	r1, [r0, #4]
{
 8014de8:	b508      	push	{r3, lr}
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8014dea:	4790      	blx	r2
  }

  return USBD_OK;
}
 8014dec:	2000      	movs	r0, #0
 8014dee:	bd08      	pop	{r3, pc}
 8014df0:	2000      	movs	r0, #0
 8014df2:	4770      	bx	lr

08014df4 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014df4:	b570      	push	{r4, r5, r6, lr}
 8014df6:	780c      	ldrb	r4, [r1, #0]
 8014df8:	b082      	sub	sp, #8
 8014dfa:	460e      	mov	r6, r1
 8014dfc:	4605      	mov	r5, r0
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8014dfe:	f004 0460 	and.w	r4, r4, #96	; 0x60
 8014e02:	2c20      	cmp	r4, #32
 8014e04:	d00e      	beq.n	8014e24 <USBD_StdDevReq+0x30>
 8014e06:	2c40      	cmp	r4, #64	; 0x40
 8014e08:	d00c      	beq.n	8014e24 <USBD_StdDevReq+0x30>
 8014e0a:	b1a4      	cbz	r4, 8014e36 <USBD_StdDevReq+0x42>

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8014e0c:	2180      	movs	r1, #128	; 0x80
 8014e0e:	4628      	mov	r0, r5
 8014e10:	f00f f83c 	bl	8023e8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8014e14:	2100      	movs	r1, #0
 8014e16:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 8014e18:	460c      	mov	r4, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 8014e1a:	f00f f837 	bl	8023e8c <USBD_LL_StallEP>
}
 8014e1e:	4620      	mov	r0, r4
 8014e20:	b002      	add	sp, #8
 8014e22:	bd70      	pop	{r4, r5, r6, pc}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8014e24:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 8014e28:	4631      	mov	r1, r6
 8014e2a:	4628      	mov	r0, r5
 8014e2c:	689b      	ldr	r3, [r3, #8]
}
 8014e2e:	b002      	add	sp, #8
 8014e30:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8014e34:	4718      	bx	r3
    switch (req->bRequest)
 8014e36:	784b      	ldrb	r3, [r1, #1]
 8014e38:	2b09      	cmp	r3, #9
 8014e3a:	d8e7      	bhi.n	8014e0c <USBD_StdDevReq+0x18>
 8014e3c:	a201      	add	r2, pc, #4	; (adr r2, 8014e44 <USBD_StdDevReq+0x50>)
 8014e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014e42:	bf00      	nop
 8014e44:	08014ea3 	.word	0x08014ea3
 8014e48:	08014ed1 	.word	0x08014ed1
 8014e4c:	08014e0d 	.word	0x08014e0d
 8014e50:	08014eef 	.word	0x08014eef
 8014e54:	08014e0d 	.word	0x08014e0d
 8014e58:	08014ef7 	.word	0x08014ef7
 8014e5c:	08014f2f 	.word	0x08014f2f
 8014e60:	08014e0d 	.word	0x08014e0d
 8014e64:	08014f53 	.word	0x08014f53
 8014e68:	08014e6d 	.word	0x08014e6d
  cfgidx = (uint8_t)(req->wValue);
 8014e6c:	7889      	ldrb	r1, [r1, #2]
 8014e6e:	4eaa      	ldr	r6, [pc, #680]	; (8015118 <USBD_StdDevReq+0x324>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8014e70:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 8014e72:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8014e74:	f200 8146 	bhi.w	8015104 <USBD_StdDevReq+0x310>
  switch (pdev->dev_state)
 8014e78:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8014e7c:	2b02      	cmp	r3, #2
 8014e7e:	f000 8130 	beq.w	80150e2 <USBD_StdDevReq+0x2ee>
 8014e82:	2b03      	cmp	r3, #3
 8014e84:	f000 810c 	beq.w	80150a0 <USBD_StdDevReq+0x2ac>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8014e88:	2180      	movs	r1, #128	; 0x80
    ret = USBD_FAIL;
 8014e8a:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8014e8c:	f00e fffe 	bl	8023e8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8014e90:	2100      	movs	r1, #0
 8014e92:	4628      	mov	r0, r5
 8014e94:	f00e fffa 	bl	8023e8c <USBD_LL_StallEP>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8014e98:	7831      	ldrb	r1, [r6, #0]
 8014e9a:	4628      	mov	r0, r5
 8014e9c:	f7ff fe80 	bl	8014ba0 <USBD_ClrClassConfig>
    break;
 8014ea0:	e7bd      	b.n	8014e1e <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8014ea2:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8014ea6:	3a01      	subs	r2, #1
 8014ea8:	2a02      	cmp	r2, #2
 8014eaa:	d868      	bhi.n	8014f7e <USBD_StdDevReq+0x18a>
    if (req->wLength != 0x2U)
 8014eac:	88ca      	ldrh	r2, [r1, #6]
 8014eae:	2a02      	cmp	r2, #2
 8014eb0:	d165      	bne.n	8014f7e <USBD_StdDevReq+0x18a>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8014eb2:	2101      	movs	r1, #1
    if (pdev->dev_remote_wakeup != 0U)
 8014eb4:	f8d0 22a4 	ldr.w	r2, [r0, #676]	; 0x2a4
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8014eb8:	60c1      	str	r1, [r0, #12]
    if (pdev->dev_remote_wakeup != 0U)
 8014eba:	b10a      	cbz	r2, 8014ec0 <USBD_StdDevReq+0xcc>
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8014ebc:	2203      	movs	r2, #3
 8014ebe:	60c2      	str	r2, [r0, #12]
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8014ec0:	2202      	movs	r2, #2
 8014ec2:	f105 010c 	add.w	r1, r5, #12
 8014ec6:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 8014ec8:	461c      	mov	r4, r3
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8014eca:	f000 fa4d 	bl	8015368 <USBD_CtlSendData>
    break;
 8014ece:	e7a6      	b.n	8014e1e <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8014ed0:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8014ed4:	3b01      	subs	r3, #1
 8014ed6:	2b02      	cmp	r3, #2
 8014ed8:	d851      	bhi.n	8014f7e <USBD_StdDevReq+0x18a>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014eda:	884b      	ldrh	r3, [r1, #2]
 8014edc:	2b01      	cmp	r3, #1
 8014ede:	d19e      	bne.n	8014e1e <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 8014ee0:	2300      	movs	r3, #0
        (void)USBD_CtlSendStatus(pdev);
 8014ee2:	4628      	mov	r0, r5
        pdev->dev_remote_wakeup = 0U;
 8014ee4:	f8c5 32a4 	str.w	r3, [r5, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8014ee8:	f000 fa6e 	bl	80153c8 <USBD_CtlSendStatus>
 8014eec:	e797      	b.n	8014e1e <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014eee:	884b      	ldrh	r3, [r1, #2]
 8014ef0:	2b01      	cmp	r3, #1
 8014ef2:	d194      	bne.n	8014e1e <USBD_StdDevReq+0x2a>
 8014ef4:	e7f5      	b.n	8014ee2 <USBD_StdDevReq+0xee>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8014ef6:	888b      	ldrh	r3, [r1, #4]
 8014ef8:	2b00      	cmp	r3, #0
 8014efa:	d140      	bne.n	8014f7e <USBD_StdDevReq+0x18a>
 8014efc:	88cb      	ldrh	r3, [r1, #6]
 8014efe:	2b00      	cmp	r3, #0
 8014f00:	d13d      	bne.n	8014f7e <USBD_StdDevReq+0x18a>
 8014f02:	884e      	ldrh	r6, [r1, #2]
 8014f04:	2e7f      	cmp	r6, #127	; 0x7f
 8014f06:	d83a      	bhi.n	8014f7e <USBD_StdDevReq+0x18a>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014f08:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8014f0c:	2b03      	cmp	r3, #3
 8014f0e:	d036      	beq.n	8014f7e <USBD_StdDevReq+0x18a>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8014f10:	b2f1      	uxtb	r1, r6
      pdev->dev_address = dev_addr;
 8014f12:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8014f16:	f00e ffe9 	bl	8023eec <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8014f1a:	4628      	mov	r0, r5
 8014f1c:	f000 fa54 	bl	80153c8 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8014f20:	2e00      	cmp	r6, #0
 8014f22:	f040 80da 	bne.w	80150da <USBD_StdDevReq+0x2e6>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8014f26:	2301      	movs	r3, #1
 8014f28:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 8014f2c:	e777      	b.n	8014e1e <USBD_StdDevReq+0x2a>
  uint16_t len = 0U;
 8014f2e:	2300      	movs	r3, #0
  switch (req->wValue >> 8)
 8014f30:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 8014f32:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8014f36:	0a13      	lsrs	r3, r2, #8
 8014f38:	3b01      	subs	r3, #1
 8014f3a:	2b0e      	cmp	r3, #14
 8014f3c:	d81f      	bhi.n	8014f7e <USBD_StdDevReq+0x18a>
 8014f3e:	e8df f003 	tbb	[pc, r3]
 8014f42:	6b77      	.short	0x6b77
 8014f44:	4f1e1e59 	.word	0x4f1e1e59
 8014f48:	1e1e1e43 	.word	0x1e1e1e43
 8014f4c:	1e1e1e1e 	.word	0x1e1e1e1e
 8014f50:	29          	.byte	0x29
 8014f51:	00          	.byte	0x00
  if (req->wLength != 1U)
 8014f52:	88ca      	ldrh	r2, [r1, #6]
 8014f54:	2a01      	cmp	r2, #1
 8014f56:	d112      	bne.n	8014f7e <USBD_StdDevReq+0x18a>
    switch (pdev->dev_state)
 8014f58:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8014f5c:	2b02      	cmp	r3, #2
 8014f5e:	f200 8098 	bhi.w	8015092 <USBD_StdDevReq+0x29e>
 8014f62:	2b00      	cmp	r3, #0
 8014f64:	f43f af52 	beq.w	8014e0c <USBD_StdDevReq+0x18>
      pdev->dev_default_config = 0U;
 8014f68:	4601      	mov	r1, r0
 8014f6a:	2300      	movs	r3, #0
 8014f6c:	f841 3f08 	str.w	r3, [r1, #8]!
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8014f70:	f000 f9fa 	bl	8015368 <USBD_CtlSendData>
      break;
 8014f74:	e753      	b.n	8014e1e <USBD_StdDevReq+0x2a>
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8014f76:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8014f7a:	699b      	ldr	r3, [r3, #24]
 8014f7c:	b97b      	cbnz	r3, 8014f9e <USBD_StdDevReq+0x1aa>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8014f7e:	2180      	movs	r1, #128	; 0x80
 8014f80:	4628      	mov	r0, r5
 8014f82:	f00e ff83 	bl	8023e8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8014f86:	2100      	movs	r1, #0
 8014f88:	4628      	mov	r0, r5
 8014f8a:	f00e ff7f 	bl	8023e8c <USBD_LL_StallEP>
}
 8014f8e:	4620      	mov	r0, r4
 8014f90:	b002      	add	sp, #8
 8014f92:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 8014f94:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8014f98:	69db      	ldr	r3, [r3, #28]
 8014f9a:	2b00      	cmp	r3, #0
 8014f9c:	d0ef      	beq.n	8014f7e <USBD_StdDevReq+0x18a>
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8014f9e:	f10d 0106 	add.w	r1, sp, #6
 8014fa2:	7c28      	ldrb	r0, [r5, #16]
 8014fa4:	4798      	blx	r3
    if (req->wLength != 0U)
 8014fa6:	88f2      	ldrh	r2, [r6, #6]
 8014fa8:	2a00      	cmp	r2, #0
 8014faa:	d06e      	beq.n	801508a <USBD_StdDevReq+0x296>
      if (len != 0U)
 8014fac:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8014fb0:	2b00      	cmp	r3, #0
 8014fb2:	d0e4      	beq.n	8014f7e <USBD_StdDevReq+0x18a>
        len = MIN(len, req->wLength);
 8014fb4:	429a      	cmp	r2, r3
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8014fb6:	4601      	mov	r1, r0
 8014fb8:	4628      	mov	r0, r5
        len = MIN(len, req->wLength);
 8014fba:	bf28      	it	cs
 8014fbc:	461a      	movcs	r2, r3
 8014fbe:	f8ad 2006 	strh.w	r2, [sp, #6]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8014fc2:	f000 f9d1 	bl	8015368 <USBD_CtlSendData>
 8014fc6:	e72a      	b.n	8014e1e <USBD_StdDevReq+0x2a>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014fc8:	7c03      	ldrb	r3, [r0, #16]
 8014fca:	2b00      	cmp	r3, #0
 8014fcc:	d1d7      	bne.n	8014f7e <USBD_StdDevReq+0x18a>
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8014fce:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8014fd2:	f10d 0006 	add.w	r0, sp, #6
 8014fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014fd8:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8014fda:	2307      	movs	r3, #7
 8014fdc:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8014fde:	e7e2      	b.n	8014fa6 <USBD_StdDevReq+0x1b2>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014fe0:	7c03      	ldrb	r3, [r0, #16]
 8014fe2:	2b00      	cmp	r3, #0
 8014fe4:	d1cb      	bne.n	8014f7e <USBD_StdDevReq+0x18a>
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8014fe6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8014fea:	f10d 0006 	add.w	r0, sp, #6
 8014fee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014ff0:	4798      	blx	r3
  if (err != 0U)
 8014ff2:	e7d8      	b.n	8014fa6 <USBD_StdDevReq+0x1b2>
    switch ((uint8_t)(req->wValue))
 8014ff4:	b2d2      	uxtb	r2, r2
 8014ff6:	2a05      	cmp	r2, #5
 8014ff8:	d8c1      	bhi.n	8014f7e <USBD_StdDevReq+0x18a>
 8014ffa:	a301      	add	r3, pc, #4	; (adr r3, 8015000 <USBD_StdDevReq+0x20c>)
 8014ffc:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8015000:	08015071 	.word	0x08015071
 8015004:	08015065 	.word	0x08015065
 8015008:	08015059 	.word	0x08015059
 801500c:	0801504d 	.word	0x0801504d
 8015010:	08015041 	.word	0x08015041
 8015014:	08014f77 	.word	0x08014f77
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015018:	7c03      	ldrb	r3, [r0, #16]
 801501a:	2b00      	cmp	r3, #0
 801501c:	d17e      	bne.n	801511c <USBD_StdDevReq+0x328>
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 801501e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8015022:	f10d 0006 	add.w	r0, sp, #6
 8015026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015028:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801502a:	2302      	movs	r3, #2
 801502c:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 801502e:	e7ba      	b.n	8014fa6 <USBD_StdDevReq+0x1b2>
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8015030:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8015034:	f10d 0106 	add.w	r1, sp, #6
 8015038:	7c00      	ldrb	r0, [r0, #16]
 801503a:	681b      	ldr	r3, [r3, #0]
 801503c:	4798      	blx	r3
  if (err != 0U)
 801503e:	e7b2      	b.n	8014fa6 <USBD_StdDevReq+0x1b2>
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8015040:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8015044:	695b      	ldr	r3, [r3, #20]
 8015046:	2b00      	cmp	r3, #0
 8015048:	d1a9      	bne.n	8014f9e <USBD_StdDevReq+0x1aa>
 801504a:	e798      	b.n	8014f7e <USBD_StdDevReq+0x18a>
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801504c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8015050:	691b      	ldr	r3, [r3, #16]
 8015052:	2b00      	cmp	r3, #0
 8015054:	d1a3      	bne.n	8014f9e <USBD_StdDevReq+0x1aa>
 8015056:	e792      	b.n	8014f7e <USBD_StdDevReq+0x18a>
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8015058:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 801505c:	68db      	ldr	r3, [r3, #12]
 801505e:	2b00      	cmp	r3, #0
 8015060:	d19d      	bne.n	8014f9e <USBD_StdDevReq+0x1aa>
 8015062:	e78c      	b.n	8014f7e <USBD_StdDevReq+0x18a>
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8015064:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8015068:	689b      	ldr	r3, [r3, #8]
 801506a:	2b00      	cmp	r3, #0
 801506c:	d197      	bne.n	8014f9e <USBD_StdDevReq+0x1aa>
 801506e:	e786      	b.n	8014f7e <USBD_StdDevReq+0x18a>
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8015070:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8015074:	685b      	ldr	r3, [r3, #4]
 8015076:	2b00      	cmp	r3, #0
 8015078:	d191      	bne.n	8014f9e <USBD_StdDevReq+0x1aa>
 801507a:	e780      	b.n	8014f7e <USBD_StdDevReq+0x18a>
      pdev->dev_state = USBD_STATE_ADDRESSED;
 801507c:	2302      	movs	r3, #2
      pdev->dev_config = cfgidx;
 801507e:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8015080:	460c      	mov	r4, r1
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8015082:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8015086:	f7ff fd8b 	bl	8014ba0 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 801508a:	4628      	mov	r0, r5
 801508c:	f000 f99c 	bl	80153c8 <USBD_CtlSendStatus>
 8015090:	e6c5      	b.n	8014e1e <USBD_StdDevReq+0x2a>
    switch (pdev->dev_state)
 8015092:	2b03      	cmp	r3, #3
 8015094:	f47f aeba 	bne.w	8014e0c <USBD_StdDevReq+0x18>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8015098:	1d01      	adds	r1, r0, #4
 801509a:	f000 f965 	bl	8015368 <USBD_CtlSendData>
      break;
 801509e:	e6be      	b.n	8014e1e <USBD_StdDevReq+0x2a>
    if (cfgidx == 0U)
 80150a0:	2900      	cmp	r1, #0
 80150a2:	d0eb      	beq.n	801507c <USBD_StdDevReq+0x288>
    else if (cfgidx != pdev->dev_config)
 80150a4:	6841      	ldr	r1, [r0, #4]
 80150a6:	2901      	cmp	r1, #1
 80150a8:	d0ef      	beq.n	801508a <USBD_StdDevReq+0x296>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80150aa:	b2c9      	uxtb	r1, r1
 80150ac:	f7ff fd78 	bl	8014ba0 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 80150b0:	7831      	ldrb	r1, [r6, #0]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 80150b2:	4628      	mov	r0, r5
      pdev->dev_config = cfgidx;
 80150b4:	6069      	str	r1, [r5, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 80150b6:	f7ff fd6b 	bl	8014b90 <USBD_SetClassConfig>
      if (ret != USBD_OK)
 80150ba:	4606      	mov	r6, r0
 80150bc:	2800      	cmp	r0, #0
 80150be:	d0e4      	beq.n	801508a <USBD_StdDevReq+0x296>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80150c0:	2180      	movs	r1, #128	; 0x80
 80150c2:	4628      	mov	r0, r5
 80150c4:	f00e fee2 	bl	8023e8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80150c8:	2100      	movs	r1, #0
 80150ca:	4628      	mov	r0, r5
 80150cc:	4634      	mov	r4, r6
 80150ce:	f00e fedd 	bl	8023e8c <USBD_LL_StallEP>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80150d2:	7929      	ldrb	r1, [r5, #4]
 80150d4:	4628      	mov	r0, r5
 80150d6:	f7ff fd63 	bl	8014ba0 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80150da:	2302      	movs	r3, #2
 80150dc:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 80150e0:	e69d      	b.n	8014e1e <USBD_StdDevReq+0x2a>
    if (cfgidx != 0U)
 80150e2:	2900      	cmp	r1, #0
 80150e4:	d0d1      	beq.n	801508a <USBD_StdDevReq+0x296>
      pdev->dev_config = cfgidx;
 80150e6:	2101      	movs	r1, #1
 80150e8:	6041      	str	r1, [r0, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 80150ea:	f7ff fd51 	bl	8014b90 <USBD_SetClassConfig>
      if (ret != USBD_OK)
 80150ee:	4604      	mov	r4, r0
 80150f0:	2800      	cmp	r0, #0
 80150f2:	f47f af44 	bne.w	8014f7e <USBD_StdDevReq+0x18a>
        (void)USBD_CtlSendStatus(pdev);
 80150f6:	4628      	mov	r0, r5
 80150f8:	f000 f966 	bl	80153c8 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80150fc:	2303      	movs	r3, #3
 80150fe:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 8015102:	e68c      	b.n	8014e1e <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8015104:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 8015106:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8015108:	f00e fec0 	bl	8023e8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801510c:	2100      	movs	r1, #0
 801510e:	4628      	mov	r0, r5
 8015110:	f00e febc 	bl	8023e8c <USBD_LL_StallEP>
}
 8015114:	e683      	b.n	8014e1e <USBD_StdDevReq+0x2a>
 8015116:	bf00      	nop
 8015118:	20006300 	.word	0x20006300
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 801511c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8015120:	f10d 0006 	add.w	r0, sp, #6
 8015124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015126:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8015128:	2302      	movs	r3, #2
 801512a:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 801512c:	e73b      	b.n	8014fa6 <USBD_StdDevReq+0x1b2>
 801512e:	bf00      	nop

08015130 <USBD_StdItfReq>:
{
 8015130:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015132:	780b      	ldrb	r3, [r1, #0]
{
 8015134:	460d      	mov	r5, r1
 8015136:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015138:	f003 0260 	and.w	r2, r3, #96	; 0x60
 801513c:	2a40      	cmp	r2, #64	; 0x40
 801513e:	d00b      	beq.n	8015158 <USBD_StdItfReq+0x28>
 8015140:	065b      	lsls	r3, r3, #25
 8015142:	d509      	bpl.n	8015158 <USBD_StdItfReq+0x28>
  USBD_StatusTypeDef ret = USBD_OK;
 8015144:	2500      	movs	r5, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8015146:	2180      	movs	r1, #128	; 0x80
 8015148:	f00e fea0 	bl	8023e8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801514c:	4620      	mov	r0, r4
 801514e:	4629      	mov	r1, r5
 8015150:	f00e fe9c 	bl	8023e8c <USBD_LL_StallEP>
}
 8015154:	4628      	mov	r0, r5
 8015156:	bd38      	pop	{r3, r4, r5, pc}
    switch (pdev->dev_state)
 8015158:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 801515c:	3b01      	subs	r3, #1
 801515e:	2b02      	cmp	r3, #2
 8015160:	d812      	bhi.n	8015188 <USBD_StdItfReq+0x58>
      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8015162:	792b      	ldrb	r3, [r5, #4]
 8015164:	2b01      	cmp	r3, #1
 8015166:	d80f      	bhi.n	8015188 <USBD_StdItfReq+0x58>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8015168:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 801516c:	4629      	mov	r1, r5
 801516e:	4620      	mov	r0, r4
 8015170:	689b      	ldr	r3, [r3, #8]
 8015172:	4798      	blx	r3
        if ((req->wLength == 0U) && (ret == USBD_OK))
 8015174:	88eb      	ldrh	r3, [r5, #6]
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8015176:	4605      	mov	r5, r0
        if ((req->wLength == 0U) && (ret == USBD_OK))
 8015178:	2b00      	cmp	r3, #0
 801517a:	d1eb      	bne.n	8015154 <USBD_StdItfReq+0x24>
 801517c:	2800      	cmp	r0, #0
 801517e:	d1e9      	bne.n	8015154 <USBD_StdItfReq+0x24>
          (void)USBD_CtlSendStatus(pdev);
 8015180:	4620      	mov	r0, r4
 8015182:	f000 f921 	bl	80153c8 <USBD_CtlSendStatus>
 8015186:	e7e5      	b.n	8015154 <USBD_StdItfReq+0x24>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8015188:	2180      	movs	r1, #128	; 0x80
 801518a:	4620      	mov	r0, r4
 801518c:	f00e fe7e 	bl	8023e8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8015190:	2100      	movs	r1, #0
 8015192:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 8015194:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 8015196:	f00e fe79 	bl	8023e8c <USBD_LL_StallEP>
}
 801519a:	4628      	mov	r0, r5
 801519c:	bd38      	pop	{r3, r4, r5, pc}
 801519e:	bf00      	nop

080151a0 <USBD_StdEPReq>:
{
 80151a0:	b570      	push	{r4, r5, r6, lr}
 80151a2:	780b      	ldrb	r3, [r1, #0]
 80151a4:	460d      	mov	r5, r1
 80151a6:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80151a8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80151ac:	2b20      	cmp	r3, #32
 80151ae:	d00c      	beq.n	80151ca <USBD_StdEPReq+0x2a>
 80151b0:	2b40      	cmp	r3, #64	; 0x40
 80151b2:	d00a      	beq.n	80151ca <USBD_StdEPReq+0x2a>
 80151b4:	b18b      	cbz	r3, 80151da <USBD_StdEPReq+0x3a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80151b6:	2180      	movs	r1, #128	; 0x80
 80151b8:	4620      	mov	r0, r4
 80151ba:	f00e fe67 	bl	8023e8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80151be:	2100      	movs	r1, #0
 80151c0:	4620      	mov	r0, r4
 80151c2:	f00e fe63 	bl	8023e8c <USBD_LL_StallEP>
}
 80151c6:	2000      	movs	r0, #0
 80151c8:	bd70      	pop	{r4, r5, r6, pc}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80151ca:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 80151ce:	4629      	mov	r1, r5
 80151d0:	4620      	mov	r0, r4
 80151d2:	689b      	ldr	r3, [r3, #8]
}
 80151d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80151d8:	4718      	bx	r3
    switch (req->bRequest)
 80151da:	786b      	ldrb	r3, [r5, #1]
  ep_addr = LOBYTE(req->wIndex);
 80151dc:	888a      	ldrh	r2, [r1, #4]
 80151de:	2b01      	cmp	r3, #1
 80151e0:	b2d1      	uxtb	r1, r2
    switch (req->bRequest)
 80151e2:	d036      	beq.n	8015252 <USBD_StdEPReq+0xb2>
 80151e4:	2b03      	cmp	r3, #3
 80151e6:	d023      	beq.n	8015230 <USBD_StdEPReq+0x90>
 80151e8:	2b00      	cmp	r3, #0
 80151ea:	d1e4      	bne.n	80151b6 <USBD_StdEPReq+0x16>
      switch (pdev->dev_state)
 80151ec:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80151f0:	2b02      	cmp	r3, #2
 80151f2:	d04c      	beq.n	801528e <USBD_StdEPReq+0xee>
 80151f4:	2b03      	cmp	r3, #3
 80151f6:	d1de      	bne.n	80151b6 <USBD_StdEPReq+0x16>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80151f8:	f001 030f 	and.w	r3, r1, #15
        if ((ep_addr & 0x80U) == 0x80U)
 80151fc:	0612      	lsls	r2, r2, #24
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80151fe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8015202:	eb00 0383 	add.w	r3, r0, r3, lsl #2
        if ((ep_addr & 0x80U) == 0x80U)
 8015206:	d453      	bmi.n	80152b0 <USBD_StdEPReq+0x110>
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8015208:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 801520c:	2b00      	cmp	r3, #0
 801520e:	d0d2      	beq.n	80151b6 <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015210:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 8015214:	2514      	movs	r5, #20
 8015216:	fb05 0503 	mla	r5, r5, r3, r0
 801521a:	f505 75aa 	add.w	r5, r5, #340	; 0x154
          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801521e:	2b00      	cmp	r3, #0
 8015220:	d152      	bne.n	80152c8 <USBD_StdEPReq+0x128>
            pep->status = 0x0001U;
 8015222:	602b      	str	r3, [r5, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8015224:	2202      	movs	r2, #2
 8015226:	4629      	mov	r1, r5
 8015228:	4620      	mov	r0, r4
 801522a:	f000 f89d 	bl	8015368 <USBD_CtlSendData>
          break;
 801522e:	e7ca      	b.n	80151c6 <USBD_StdEPReq+0x26>
      switch (pdev->dev_state)
 8015230:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8015234:	2b02      	cmp	r3, #2
 8015236:	d021      	beq.n	801527c <USBD_StdEPReq+0xdc>
 8015238:	2b03      	cmp	r3, #3
 801523a:	d1bc      	bne.n	80151b6 <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 801523c:	886b      	ldrh	r3, [r5, #2]
 801523e:	b923      	cbnz	r3, 801524a <USBD_StdEPReq+0xaa>
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8015240:	064a      	lsls	r2, r1, #25
 8015242:	d002      	beq.n	801524a <USBD_StdEPReq+0xaa>
 8015244:	88eb      	ldrh	r3, [r5, #6]
 8015246:	2b00      	cmp	r3, #0
 8015248:	d049      	beq.n	80152de <USBD_StdEPReq+0x13e>
        (void)USBD_CtlSendStatus(pdev);
 801524a:	4620      	mov	r0, r4
 801524c:	f000 f8bc 	bl	80153c8 <USBD_CtlSendStatus>
        break;
 8015250:	e7b9      	b.n	80151c6 <USBD_StdEPReq+0x26>
      switch (pdev->dev_state)
 8015252:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8015256:	2b02      	cmp	r3, #2
 8015258:	d010      	beq.n	801527c <USBD_StdEPReq+0xdc>
 801525a:	2b03      	cmp	r3, #3
 801525c:	d1ab      	bne.n	80151b6 <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 801525e:	886b      	ldrh	r3, [r5, #2]
 8015260:	2b00      	cmp	r3, #0
 8015262:	d1b0      	bne.n	80151c6 <USBD_StdEPReq+0x26>
          if ((ep_addr & 0x7FU) != 0x00U)
 8015264:	064e      	lsls	r6, r1, #25
 8015266:	d135      	bne.n	80152d4 <USBD_StdEPReq+0x134>
          (void)USBD_CtlSendStatus(pdev);
 8015268:	4620      	mov	r0, r4
 801526a:	f000 f8ad 	bl	80153c8 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801526e:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8015272:	4629      	mov	r1, r5
 8015274:	4620      	mov	r0, r4
 8015276:	689b      	ldr	r3, [r3, #8]
 8015278:	4798      	blx	r3
 801527a:	e7a4      	b.n	80151c6 <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801527c:	064b      	lsls	r3, r1, #25
 801527e:	d09a      	beq.n	80151b6 <USBD_StdEPReq+0x16>
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8015280:	f00e fe04 	bl	8023e8c <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8015284:	2180      	movs	r1, #128	; 0x80
 8015286:	4620      	mov	r0, r4
 8015288:	f00e fe00 	bl	8023e8c <USBD_LL_StallEP>
 801528c:	e79b      	b.n	80151c6 <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801528e:	0648      	lsls	r0, r1, #25
 8015290:	d191      	bne.n	80151b6 <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015292:	0611      	lsls	r1, r2, #24
        pep->status = 0x0000U;
 8015294:	f04f 0300 	mov.w	r3, #0
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8015298:	f04f 0202 	mov.w	r2, #2
 801529c:	4620      	mov	r0, r4
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801529e:	bf4c      	ite	mi
 80152a0:	f104 0114 	addmi.w	r1, r4, #20
 80152a4:	f504 71aa 	addpl.w	r1, r4, #340	; 0x154
        pep->status = 0x0000U;
 80152a8:	600b      	str	r3, [r1, #0]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80152aa:	f000 f85d 	bl	8015368 <USBD_CtlSendData>
        break;
 80152ae:	e78a      	b.n	80151c6 <USBD_StdEPReq+0x26>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80152b0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80152b2:	2b00      	cmp	r3, #0
 80152b4:	f43f af7f 	beq.w	80151b6 <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80152b8:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 80152bc:	1c5d      	adds	r5, r3, #1
 80152be:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 80152c2:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 80152c6:	e7aa      	b.n	801521e <USBD_StdEPReq+0x7e>
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80152c8:	4620      	mov	r0, r4
 80152ca:	f00e fdfb 	bl	8023ec4 <USBD_LL_IsStallEP>
 80152ce:	b120      	cbz	r0, 80152da <USBD_StdEPReq+0x13a>
            pep->status = 0x0001U;
 80152d0:	2301      	movs	r3, #1
 80152d2:	e7a6      	b.n	8015222 <USBD_StdEPReq+0x82>
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80152d4:	f00e fde8 	bl	8023ea8 <USBD_LL_ClearStallEP>
 80152d8:	e7c6      	b.n	8015268 <USBD_StdEPReq+0xc8>
            pep->status = 0x0000U;
 80152da:	6028      	str	r0, [r5, #0]
 80152dc:	e7a2      	b.n	8015224 <USBD_StdEPReq+0x84>
            (void)USBD_LL_StallEP(pdev, ep_addr);
 80152de:	f00e fdd5 	bl	8023e8c <USBD_LL_StallEP>
 80152e2:	e7b2      	b.n	801524a <USBD_StdEPReq+0xaa>

080152e4 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 80152e4:	780b      	ldrb	r3, [r1, #0]
 80152e6:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 80152e8:	784b      	ldrb	r3, [r1, #1]
 80152ea:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 80152ec:	884b      	ldrh	r3, [r1, #2]
  req->wValue = SWAPBYTE(pbuff);
 80152ee:	8043      	strh	r3, [r0, #2]
 80152f0:	888b      	ldrh	r3, [r1, #4]
  req->wIndex = SWAPBYTE(pbuff);
 80152f2:	8083      	strh	r3, [r0, #4]
 80152f4:	88cb      	ldrh	r3, [r1, #6]
  req->wLength = SWAPBYTE(pbuff);
 80152f6:	80c3      	strh	r3, [r0, #6]
}
 80152f8:	4770      	bx	lr
 80152fa:	bf00      	nop

080152fc <USBD_CtlError>:
{
 80152fc:	b510      	push	{r4, lr}
 80152fe:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8015300:	2180      	movs	r1, #128	; 0x80
 8015302:	f00e fdc3 	bl	8023e8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8015306:	2100      	movs	r1, #0
 8015308:	4620      	mov	r0, r4
}
 801530a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 801530e:	f00e bdbd 	b.w	8023e8c <USBD_LL_StallEP>
 8015312:	bf00      	nop

08015314 <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 8015314:	b318      	cbz	r0, 801535e <USBD_GetString+0x4a>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8015316:	7803      	ldrb	r3, [r0, #0]
{
 8015318:	b430      	push	{r4, r5}
  while (*pbuff != (uint8_t)'\0')
 801531a:	b30b      	cbz	r3, 8015360 <USBD_GetString+0x4c>
 801531c:	4604      	mov	r4, r0
 801531e:	f1c0 0c01 	rsb	ip, r0, #1
  {
    len++;
 8015322:	eb04 030c 	add.w	r3, r4, ip
  while (*pbuff != (uint8_t)'\0')
 8015326:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 801532a:	b2db      	uxtb	r3, r3
 801532c:	2d00      	cmp	r5, #0
 801532e:	d1f8      	bne.n	8015322 <USBD_GetString+0xe>
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8015330:	3301      	adds	r3, #1
 8015332:	005b      	lsls	r3, r3, #1
 8015334:	b2dc      	uxtb	r4, r3
 8015336:	8013      	strh	r3, [r2, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8015338:	2303      	movs	r3, #3
  unicode[idx] = *(uint8_t *)len;
 801533a:	700c      	strb	r4, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801533c:	704b      	strb	r3, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 801533e:	7804      	ldrb	r4, [r0, #0]
 8015340:	b15c      	cbz	r4, 801535a <USBD_GetString+0x46>
  idx++;
 8015342:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 8015344:	2500      	movs	r5, #0
    idx++;
 8015346:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 8015348:	54cc      	strb	r4, [r1, r3]
    idx++;
 801534a:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 801534c:	b2d2      	uxtb	r2, r2
    idx++;
 801534e:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 8015350:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 8015352:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8015356:	2c00      	cmp	r4, #0
 8015358:	d1f5      	bne.n	8015346 <USBD_GetString+0x32>
}
 801535a:	bc30      	pop	{r4, r5}
 801535c:	4770      	bx	lr
 801535e:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 8015360:	2402      	movs	r4, #2
 8015362:	4623      	mov	r3, r4
 8015364:	e7e7      	b.n	8015336 <USBD_GetString+0x22>
 8015366:	bf00      	nop

08015368 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8015368:	b510      	push	{r4, lr}
 801536a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801536c:	2402      	movs	r4, #2
{
 801536e:	460a      	mov	r2, r1
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8015370:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8015372:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  pdev->ep_in[0].rem_length = len;
 8015376:	e9c0 3306 	strd	r3, r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801537a:	f00e fdc5 	bl	8023f08 <USBD_LL_Transmit>

  return USBD_OK;
}
 801537e:	2000      	movs	r0, #0
 8015380:	bd10      	pop	{r4, pc}
 8015382:	bf00      	nop

08015384 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8015384:	468c      	mov	ip, r1
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8015386:	2100      	movs	r1, #0
{
 8015388:	b508      	push	{r3, lr}
 801538a:	4613      	mov	r3, r2
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801538c:	4662      	mov	r2, ip
 801538e:	f00e fdbb 	bl	8023f08 <USBD_LL_Transmit>

  return USBD_OK;
}
 8015392:	2000      	movs	r0, #0
 8015394:	bd08      	pop	{r3, pc}
 8015396:	bf00      	nop

08015398 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8015398:	b510      	push	{r4, lr}
 801539a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801539c:	2403      	movs	r4, #3
{
 801539e:	460a      	mov	r2, r1
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80153a0:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80153a2:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  pdev->ep_out[0].rem_length = len;
 80153a6:	e9c0 3356 	strd	r3, r3, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80153aa:	f00e fdbb 	bl	8023f24 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80153ae:	2000      	movs	r0, #0
 80153b0:	bd10      	pop	{r4, pc}
 80153b2:	bf00      	nop

080153b4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80153b4:	468c      	mov	ip, r1
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80153b6:	2100      	movs	r1, #0
{
 80153b8:	b508      	push	{r3, lr}
 80153ba:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80153bc:	4662      	mov	r2, ip
 80153be:	f00e fdb1 	bl	8023f24 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80153c2:	2000      	movs	r0, #0
 80153c4:	bd08      	pop	{r3, pc}
 80153c6:	bf00      	nop

080153c8 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80153c8:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80153ca:	2104      	movs	r1, #4

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80153cc:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80153ce:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80153d2:	461a      	mov	r2, r3
 80153d4:	4619      	mov	r1, r3
 80153d6:	f00e fd97 	bl	8023f08 <USBD_LL_Transmit>

  return USBD_OK;
}
 80153da:	2000      	movs	r0, #0
 80153dc:	bd08      	pop	{r3, pc}
 80153de:	bf00      	nop

080153e0 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80153e0:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80153e2:	2105      	movs	r1, #5

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80153e4:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80153e6:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80153ea:	461a      	mov	r2, r3
 80153ec:	4619      	mov	r1, r3
 80153ee:	f00e fd99 	bl	8023f24 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80153f2:	2000      	movs	r0, #0
 80153f4:	bd08      	pop	{r3, pc}
 80153f6:	bf00      	nop

080153f8 <FATFS_LinkDriver>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 80153f8:	4b10      	ldr	r3, [pc, #64]	; (801543c <FATFS_LinkDriver+0x44>)
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80153fa:	b410      	push	{r4}
  if(disk.nbr < _VOLUMES)
 80153fc:	7a5c      	ldrb	r4, [r3, #9]
 80153fe:	b9cc      	cbnz	r4, 8015434 <FATFS_LinkDriver+0x3c>
 8015400:	4602      	mov	r2, r0
    disk.is_initialized[disk.nbr] = 0;
 8015402:	f004 00ff 	and.w	r0, r4, #255	; 0xff
 8015406:	7a5c      	ldrb	r4, [r3, #9]
 8015408:	5518      	strb	r0, [r3, r4]
    disk.drv[disk.nbr] = drv;
 801540a:	7a5c      	ldrb	r4, [r3, #9]
 801540c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015410:	6062      	str	r2, [r4, #4]
    disk.lun[disk.nbr] = lun;
 8015412:	7a5c      	ldrb	r4, [r3, #9]
    DiskNum = disk.nbr++;
 8015414:	7a5a      	ldrb	r2, [r3, #9]
    disk.lun[disk.nbr] = lun;
 8015416:	441c      	add	r4, r3
 8015418:	7220      	strb	r0, [r4, #8]
    DiskNum = disk.nbr++;
 801541a:	1c54      	adds	r4, r2, #1
    path[0] = DiskNum + '0';
 801541c:	3230      	adds	r2, #48	; 0x30
    DiskNum = disk.nbr++;
 801541e:	b2e4      	uxtb	r4, r4
 8015420:	725c      	strb	r4, [r3, #9]
    path[1] = ':';
 8015422:	243a      	movs	r4, #58	; 0x3a
    path[2] = '/';
 8015424:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 8015426:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
 8015428:	704c      	strb	r4, [r1, #1]
    path[3] = 0;
 801542a:	70c8      	strb	r0, [r1, #3]
  return FATFS_LinkDriverEx(drv, path, 0);
}
 801542c:	f85d 4b04 	ldr.w	r4, [sp], #4
    path[2] = '/';
 8015430:	708b      	strb	r3, [r1, #2]
}
 8015432:	4770      	bx	lr
  uint8_t ret = 1;
 8015434:	2001      	movs	r0, #1
}
 8015436:	f85d 4b04 	ldr.w	r4, [sp], #4
 801543a:	4770      	bx	lr
 801543c:	20006304 	.word	0x20006304

08015440 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8015440:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8015442:	f001 f9c9 	bl	80167d8 <vTaskStartScheduler>
  
  return osOK;
}
 8015446:	2000      	movs	r0, #0
 8015448:	bd08      	pop	{r3, pc}
 801544a:	bf00      	nop

0801544c <osKernelSysTick>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801544c:	f3ef 8305 	mrs	r3, IPSR
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
  if (inHandlerMode()) {
 8015450:	b10b      	cbz	r3, 8015456 <osKernelSysTick+0xa>
    return xTaskGetTickCountFromISR();
 8015452:	f001 ba23 	b.w	801689c <xTaskGetTickCountFromISR>
  }
  else {
    return xTaskGetTickCount();
 8015456:	f001 ba1b 	b.w	8016890 <xTaskGetTickCount>
 801545a:	bf00      	nop

0801545c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 801545c:	b570      	push	{r4, r5, r6, lr}
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 801545e:	6944      	ldr	r4, [r0, #20]
{
 8015460:	b086      	sub	sp, #24
 8015462:	4684      	mov	ip, r0
 8015464:	460b      	mov	r3, r1
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8015466:	b1ac      	cbz	r4, 8015494 <osThreadCreate+0x38>
 8015468:	6986      	ldr	r6, [r0, #24]
 801546a:	b19e      	cbz	r6, 8015494 <osThreadCreate+0x38>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801546c:	f9bc e008 	ldrsh.w	lr, [ip, #8]
 8015470:	f8dc 1000 	ldr.w	r1, [ip]
  if (priority != osPriorityError) {
 8015474:	f1be 0f84 	cmp.w	lr, #132	; 0x84
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015478:	f8dc 2010 	ldr.w	r2, [ip, #16]
 801547c:	6840      	ldr	r0, [r0, #4]
    fpriority += (priority - osPriorityIdle);
 801547e:	bf14      	ite	ne
 8015480:	f10e 0503 	addne.w	r5, lr, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8015484:	2500      	moveq	r5, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015486:	e9cd 4601 	strd	r4, r6, [sp, #4]
 801548a:	9500      	str	r5, [sp, #0]
 801548c:	f001 f932 	bl	80166f4 <xTaskCreateStatic>
    return NULL;
  }     
#endif
  
  return handle;
}
 8015490:	b006      	add	sp, #24
 8015492:	bd70      	pop	{r4, r5, r6, pc}
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015494:	f9bc 4008 	ldrsh.w	r4, [ip, #8]
 8015498:	f8bc 2010 	ldrh.w	r2, [ip, #16]
  if (priority != osPriorityError) {
 801549c:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 801549e:	bf14      	ite	ne
 80154a0:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80154a2:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80154a4:	e9dc 1000 	ldrd	r1, r0, [ip]
 80154a8:	9400      	str	r4, [sp, #0]
 80154aa:	ac05      	add	r4, sp, #20
 80154ac:	9401      	str	r4, [sp, #4]
 80154ae:	f001 f961 	bl	8016774 <xTaskCreate>
 80154b2:	2801      	cmp	r0, #1
  return handle;
 80154b4:	bf0c      	ite	eq
 80154b6:	9805      	ldreq	r0, [sp, #20]
      return NULL;
 80154b8:	2000      	movne	r0, #0
}
 80154ba:	b006      	add	sp, #24
 80154bc:	bd70      	pop	{r4, r5, r6, pc}
 80154be:	bf00      	nop

080154c0 <osDelay>:
osStatus osDelay (uint32_t millisec)
{
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80154c0:	2801      	cmp	r0, #1
{
 80154c2:	b508      	push	{r3, lr}
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80154c4:	bf38      	it	cc
 80154c6:	2001      	movcc	r0, #1
 80154c8:	f001 fb48 	bl	8016b5c <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80154cc:	2000      	movs	r0, #0
 80154ce:	bd08      	pop	{r3, pc}

080154d0 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 80154d0:	b510      	push	{r4, lr}
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 80154d2:	6844      	ldr	r4, [r0, #4]
{
 80154d4:	b082      	sub	sp, #8
 80154d6:	4613      	mov	r3, r2
  if(timer_def->controlblock != NULL) {
 80154d8:	b16c      	cbz	r4, 80154f6 <osTimerCreate+0x26>
    return xTimerCreateStatic((const char *)"",
 80154da:	f1a1 0201 	sub.w	r2, r1, #1
 80154de:	6800      	ldr	r0, [r0, #0]
 80154e0:	2101      	movs	r1, #1
 80154e2:	fab2 f282 	clz	r2, r2
 80154e6:	0952      	lsrs	r2, r2, #5
 80154e8:	e9cd 0400 	strd	r0, r4, [sp]
 80154ec:	4808      	ldr	r0, [pc, #32]	; (8015510 <osTimerCreate+0x40>)
 80154ee:	f001 fee9 	bl	80172c4 <xTimerCreateStatic>
#endif

#else 
	return NULL;
#endif
}
 80154f2:	b002      	add	sp, #8
 80154f4:	bd10      	pop	{r4, pc}
    return xTimerCreate((const char *)"",
 80154f6:	f1a1 0201 	sub.w	r2, r1, #1
 80154fa:	6804      	ldr	r4, [r0, #0]
 80154fc:	2101      	movs	r1, #1
 80154fe:	4804      	ldr	r0, [pc, #16]	; (8015510 <osTimerCreate+0x40>)
 8015500:	fab2 f282 	clz	r2, r2
 8015504:	9400      	str	r4, [sp, #0]
 8015506:	0952      	lsrs	r2, r2, #5
 8015508:	f001 feac 	bl	8017264 <xTimerCreate>
}
 801550c:	b002      	add	sp, #8
 801550e:	bd10      	pop	{r4, pc}
 8015510:	0802a2d0 	.word	0x0802a2d0

08015514 <osMutexCreate>:
{
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8015514:	6841      	ldr	r1, [r0, #4]
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8015516:	2001      	movs	r0, #1
  if (mutex_def->controlblock != NULL) {
 8015518:	b109      	cbz	r1, 801551e <osMutexCreate+0xa>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 801551a:	f000 bbc9 	b.w	8015cb0 <xQueueCreateMutexStatic>
     }
  else {
    return xSemaphoreCreateMutex(); 
 801551e:	f000 bbdf 	b.w	8015ce0 <xQueueCreateMutex>
 8015522:	bf00      	nop

08015524 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8015524:	b510      	push	{r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8015526:	2400      	movs	r4, #0
{
 8015528:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;  
 801552a:	9401      	str	r4, [sp, #4]
  
  
  if (mutex_id == NULL) {
 801552c:	b310      	cbz	r0, 8015574 <osMutexWait+0x50>
 801552e:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8015532:	b933      	cbnz	r3, 8015542 <osMutexWait+0x1e>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8015534:	f000 fd88 	bl	8016048 <xQueueSemaphoreTake>
 8015538:	2801      	cmp	r0, #1
 801553a:	d118      	bne.n	801556e <osMutexWait+0x4a>
    return osErrorOS;
  }
  
  return osOK;
 801553c:	2000      	movs	r0, #0
}
 801553e:	b002      	add	sp, #8
 8015540:	bd10      	pop	{r4, pc}
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8015542:	aa01      	add	r2, sp, #4
 8015544:	4621      	mov	r1, r4
 8015546:	f000 fe63 	bl	8016210 <xQueueReceiveFromISR>
 801554a:	2801      	cmp	r0, #1
 801554c:	d10f      	bne.n	801556e <osMutexWait+0x4a>
	portEND_SWITCHING_ISR(taskWoken);
 801554e:	9b01      	ldr	r3, [sp, #4]
 8015550:	2b00      	cmp	r3, #0
 8015552:	d0f3      	beq.n	801553c <osMutexWait+0x18>
 8015554:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8015558:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801555c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8015560:	f3bf 8f4f 	dsb	sy
 8015564:	f3bf 8f6f 	isb	sy
  return osOK;
 8015568:	4620      	mov	r0, r4
}
 801556a:	b002      	add	sp, #8
 801556c:	bd10      	pop	{r4, pc}
    return osErrorOS;
 801556e:	20ff      	movs	r0, #255	; 0xff
}
 8015570:	b002      	add	sp, #8
 8015572:	bd10      	pop	{r4, pc}
    return osErrorParameter;
 8015574:	2080      	movs	r0, #128	; 0x80
}
 8015576:	b002      	add	sp, #8
 8015578:	bd10      	pop	{r4, pc}
 801557a:	bf00      	nop

0801557c <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 801557c:	b510      	push	{r4, lr}
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 801557e:	2400      	movs	r4, #0
{
 8015580:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;
 8015582:	9401      	str	r4, [sp, #4]
 8015584:	f3ef 8305 	mrs	r3, IPSR
  
  if (inHandlerMode()) {
 8015588:	b19b      	cbz	r3, 80155b2 <osMutexRelease+0x36>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 801558a:	a901      	add	r1, sp, #4
 801558c:	f000 fc34 	bl	8015df8 <xQueueGiveFromISR>
 8015590:	2801      	cmp	r0, #1
 8015592:	d114      	bne.n	80155be <osMutexRelease+0x42>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8015594:	9b01      	ldr	r3, [sp, #4]
 8015596:	b1ab      	cbz	r3, 80155c4 <osMutexRelease+0x48>
 8015598:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801559c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80155a0:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80155a4:	f3bf 8f4f 	dsb	sy
 80155a8:	f3bf 8f6f 	isb	sy
  osStatus result = osOK;
 80155ac:	4620      	mov	r0, r4
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
  {
    result = osErrorOS;
  }
  return result;
}
 80155ae:	b002      	add	sp, #8
 80155b0:	bd10      	pop	{r4, pc}
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80155b2:	461a      	mov	r2, r3
 80155b4:	4619      	mov	r1, r3
 80155b6:	f000 faad 	bl	8015b14 <xQueueGenericSend>
 80155ba:	2801      	cmp	r0, #1
 80155bc:	d002      	beq.n	80155c4 <osMutexRelease+0x48>
    result = osErrorOS;
 80155be:	20ff      	movs	r0, #255	; 0xff
}
 80155c0:	b002      	add	sp, #8
 80155c2:	bd10      	pop	{r4, pc}
  osStatus result = osOK;
 80155c4:	2000      	movs	r0, #0
}
 80155c6:	b002      	add	sp, #8
 80155c8:	bd10      	pop	{r4, pc}
 80155ca:	bf00      	nop

080155cc <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80155cc:	b530      	push	{r4, r5, lr}
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80155ce:	6844      	ldr	r4, [r0, #4]
{ 
 80155d0:	b083      	sub	sp, #12
 80155d2:	4608      	mov	r0, r1
  if (semaphore_def->controlblock != NULL){
 80155d4:	b184      	cbz	r4, 80155f8 <osSemaphoreCreate+0x2c>
    if (count == 1) {
 80155d6:	2901      	cmp	r1, #1
 80155d8:	d003      	beq.n	80155e2 <osSemaphoreCreate+0x16>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80155da:	2400      	movs	r4, #0
#else
    return NULL;
#endif
  }
#endif
}
 80155dc:	4620      	mov	r0, r4
 80155de:	b003      	add	sp, #12
 80155e0:	bd30      	pop	{r4, r5, pc}
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80155e2:	2200      	movs	r2, #0
 80155e4:	2503      	movs	r5, #3
 80155e6:	4623      	mov	r3, r4
 80155e8:	4611      	mov	r1, r2
 80155ea:	9500      	str	r5, [sp, #0]
 80155ec:	f000 fa08 	bl	8015a00 <xQueueGenericCreateStatic>
 80155f0:	4604      	mov	r4, r0
}
 80155f2:	4620      	mov	r0, r4
 80155f4:	b003      	add	sp, #12
 80155f6:	bd30      	pop	{r4, r5, pc}
    if (count == 1) {
 80155f8:	2901      	cmp	r1, #1
 80155fa:	d1ef      	bne.n	80155dc <osSemaphoreCreate+0x10>
      vSemaphoreCreateBinary(sema);
 80155fc:	4621      	mov	r1, r4
 80155fe:	2203      	movs	r2, #3
 8015600:	f000 fa56 	bl	8015ab0 <xQueueGenericCreate>
 8015604:	4604      	mov	r4, r0
 8015606:	2800      	cmp	r0, #0
 8015608:	d0e8      	beq.n	80155dc <osSemaphoreCreate+0x10>
 801560a:	2300      	movs	r3, #0
 801560c:	461a      	mov	r2, r3
 801560e:	4619      	mov	r1, r3
 8015610:	f000 fa80 	bl	8015b14 <xQueueGenericSend>
 8015614:	e7e2      	b.n	80155dc <osSemaphoreCreate+0x10>
 8015616:	bf00      	nop

08015618 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8015618:	b510      	push	{r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 801561a:	2400      	movs	r4, #0
{
 801561c:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;  
 801561e:	9401      	str	r4, [sp, #4]
  
  
  if (semaphore_id == NULL) {
 8015620:	b310      	cbz	r0, 8015668 <osSemaphoreWait+0x50>
 8015622:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8015626:	b933      	cbnz	r3, 8015636 <osSemaphoreWait+0x1e>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8015628:	f000 fd0e 	bl	8016048 <xQueueSemaphoreTake>
 801562c:	2801      	cmp	r0, #1
 801562e:	d118      	bne.n	8015662 <osSemaphoreWait+0x4a>
    return osErrorOS;
  }
  
  return osOK;
 8015630:	2000      	movs	r0, #0
}
 8015632:	b002      	add	sp, #8
 8015634:	bd10      	pop	{r4, pc}
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8015636:	aa01      	add	r2, sp, #4
 8015638:	4621      	mov	r1, r4
 801563a:	f000 fde9 	bl	8016210 <xQueueReceiveFromISR>
 801563e:	2801      	cmp	r0, #1
 8015640:	d10f      	bne.n	8015662 <osSemaphoreWait+0x4a>
	portEND_SWITCHING_ISR(taskWoken);
 8015642:	9b01      	ldr	r3, [sp, #4]
 8015644:	2b00      	cmp	r3, #0
 8015646:	d0f3      	beq.n	8015630 <osSemaphoreWait+0x18>
 8015648:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801564c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015650:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8015654:	f3bf 8f4f 	dsb	sy
 8015658:	f3bf 8f6f 	isb	sy
  return osOK;
 801565c:	4620      	mov	r0, r4
}
 801565e:	b002      	add	sp, #8
 8015660:	bd10      	pop	{r4, pc}
    return osErrorOS;
 8015662:	20ff      	movs	r0, #255	; 0xff
}
 8015664:	b002      	add	sp, #8
 8015666:	bd10      	pop	{r4, pc}
    return osErrorParameter;
 8015668:	2080      	movs	r0, #128	; 0x80
}
 801566a:	b002      	add	sp, #8
 801566c:	bd10      	pop	{r4, pc}
 801566e:	bf00      	nop

08015670 <osSemaphoreRelease>:
 8015670:	b510      	push	{r4, lr}
 8015672:	2400      	movs	r4, #0
 8015674:	b082      	sub	sp, #8
 8015676:	9401      	str	r4, [sp, #4]
 8015678:	f3ef 8305 	mrs	r3, IPSR
 801567c:	b19b      	cbz	r3, 80156a6 <osSemaphoreRelease+0x36>
 801567e:	a901      	add	r1, sp, #4
 8015680:	f000 fbba 	bl	8015df8 <xQueueGiveFromISR>
 8015684:	2801      	cmp	r0, #1
 8015686:	d114      	bne.n	80156b2 <osSemaphoreRelease+0x42>
 8015688:	9b01      	ldr	r3, [sp, #4]
 801568a:	b1ab      	cbz	r3, 80156b8 <osSemaphoreRelease+0x48>
 801568c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8015690:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015694:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8015698:	f3bf 8f4f 	dsb	sy
 801569c:	f3bf 8f6f 	isb	sy
 80156a0:	4620      	mov	r0, r4
 80156a2:	b002      	add	sp, #8
 80156a4:	bd10      	pop	{r4, pc}
 80156a6:	461a      	mov	r2, r3
 80156a8:	4619      	mov	r1, r3
 80156aa:	f000 fa33 	bl	8015b14 <xQueueGenericSend>
 80156ae:	2801      	cmp	r0, #1
 80156b0:	d002      	beq.n	80156b8 <osSemaphoreRelease+0x48>
 80156b2:	20ff      	movs	r0, #255	; 0xff
 80156b4:	b002      	add	sp, #8
 80156b6:	bd10      	pop	{r4, pc}
 80156b8:	2000      	movs	r0, #0
 80156ba:	b002      	add	sp, #8
 80156bc:	bd10      	pop	{r4, pc}
 80156be:	bf00      	nop

080156c0 <osMessageCreate>:
{
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80156c0:	6882      	ldr	r2, [r0, #8]
 80156c2:	b15a      	cbz	r2, 80156dc <osMessageCreate+0x1c>
 80156c4:	68c3      	ldr	r3, [r0, #12]
 80156c6:	b14b      	cbz	r3, 80156dc <osMessageCreate+0x1c>
{
 80156c8:	b510      	push	{r4, lr}
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80156ca:	2400      	movs	r4, #0
{
 80156cc:	b082      	sub	sp, #8
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80156ce:	e9d0 0100 	ldrd	r0, r1, [r0]
 80156d2:	9400      	str	r4, [sp, #0]
 80156d4:	f000 f994 	bl	8015a00 <xQueueGenericCreateStatic>
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80156d8:	b002      	add	sp, #8
 80156da:	bd10      	pop	{r4, pc}
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80156dc:	2200      	movs	r2, #0
 80156de:	e9d0 0100 	ldrd	r0, r1, [r0]
 80156e2:	f000 b9e5 	b.w	8015ab0 <xQueueGenericCreate>
 80156e6:	bf00      	nop

080156e8 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80156e8:	b510      	push	{r4, lr}
  portBASE_TYPE taskWoken = pdFALSE;
 80156ea:	2400      	movs	r4, #0
{
 80156ec:	b084      	sub	sp, #16
 80156ee:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80156f0:	9403      	str	r4, [sp, #12]
 80156f2:	f3ef 8305 	mrs	r3, IPSR
  ticks = millisec / portTICK_PERIOD_MS;
  if (ticks == 0) {
    ticks = 1;
  }
  
  if (inHandlerMode()) {
 80156f6:	b15b      	cbz	r3, 8015710 <osMessagePut+0x28>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80156f8:	4623      	mov	r3, r4
 80156fa:	aa03      	add	r2, sp, #12
 80156fc:	a901      	add	r1, sp, #4
 80156fe:	f000 fb09 	bl	8015d14 <xQueueGenericSendFromISR>
 8015702:	2801      	cmp	r0, #1
 8015704:	d10c      	bne.n	8015720 <osMessagePut+0x38>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8015706:	9b03      	ldr	r3, [sp, #12]
 8015708:	b96b      	cbnz	r3, 8015726 <osMessagePut+0x3e>
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
      return osErrorOS;
    }
  }
  
  return osOK;
 801570a:	2000      	movs	r0, #0
}
 801570c:	b004      	add	sp, #16
 801570e:	bd10      	pop	{r4, pc}
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8015710:	2a01      	cmp	r2, #1
 8015712:	a901      	add	r1, sp, #4
 8015714:	bf38      	it	cc
 8015716:	2201      	movcc	r2, #1
 8015718:	f000 f9fc 	bl	8015b14 <xQueueGenericSend>
 801571c:	2801      	cmp	r0, #1
 801571e:	d0f4      	beq.n	801570a <osMessagePut+0x22>
      return osErrorOS;
 8015720:	20ff      	movs	r0, #255	; 0xff
}
 8015722:	b004      	add	sp, #16
 8015724:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 8015726:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801572a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801572e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8015732:	f3bf 8f4f 	dsb	sy
 8015736:	f3bf 8f6f 	isb	sy
  return osOK;
 801573a:	4620      	mov	r0, r4
}
 801573c:	b004      	add	sp, #16
 801573e:	bd10      	pop	{r4, pc}

08015740 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8015740:	b570      	push	{r4, r5, r6, lr}
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
  event.value.v = 0;
 8015742:	2600      	movs	r6, #0
{
 8015744:	b084      	sub	sp, #16
 8015746:	4604      	mov	r4, r0
  event.def.message_id = queue_id;
 8015748:	e9cd 6102 	strd	r6, r1, [sp, #8]
  
  if (queue_id == NULL) {
 801574c:	b379      	cbz	r1, 80157ae <osMessageGet+0x6e>
    event.status = osErrorParameter;
    return event;
  }
  
  taskWoken = pdFALSE;
 801574e:	460b      	mov	r3, r1
 8015750:	9600      	str	r6, [sp, #0]
 8015752:	f3ef 8105 	mrs	r1, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8015756:	b991      	cbnz	r1, 801577e <osMessageGet+0x3e>
      event.status = osOK;
    }
    portEND_SWITCHING_ISR(taskWoken);
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8015758:	a902      	add	r1, sp, #8
 801575a:	4618      	mov	r0, r3
 801575c:	4615      	mov	r5, r2
 801575e:	f000 fbab 	bl	8015eb8 <xQueueReceive>
 8015762:	2801      	cmp	r0, #1
 8015764:	d02d      	beq.n	80157c2 <osMessageGet+0x82>
      /* We have mail */
      event.status = osEventMessage;
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8015766:	2d00      	cmp	r5, #0
 8015768:	bf18      	it	ne
 801576a:	2540      	movne	r5, #64	; 0x40
 801576c:	9501      	str	r5, [sp, #4]
    }
  }
  
  return event;
 801576e:	ab04      	add	r3, sp, #16
 8015770:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8015774:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8015778:	4620      	mov	r0, r4
 801577a:	b004      	add	sp, #16
 801577c:	bd70      	pop	{r4, r5, r6, pc}
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 801577e:	466a      	mov	r2, sp
 8015780:	4618      	mov	r0, r3
 8015782:	a902      	add	r1, sp, #8
 8015784:	f000 fd44 	bl	8016210 <xQueueReceiveFromISR>
      event.status = osOK;
 8015788:	2801      	cmp	r0, #1
    portEND_SWITCHING_ISR(taskWoken);
 801578a:	9b00      	ldr	r3, [sp, #0]
      event.status = osOK;
 801578c:	bf0c      	ite	eq
 801578e:	2210      	moveq	r2, #16
 8015790:	2200      	movne	r2, #0
 8015792:	9201      	str	r2, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 8015794:	2b00      	cmp	r3, #0
 8015796:	d0ea      	beq.n	801576e <osMessageGet+0x2e>
 8015798:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801579c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80157a0:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80157a4:	f3bf 8f4f 	dsb	sy
 80157a8:	f3bf 8f6f 	isb	sy
 80157ac:	e7df      	b.n	801576e <osMessageGet+0x2e>
    event.status = osErrorParameter;
 80157ae:	2380      	movs	r3, #128	; 0x80
 80157b0:	9301      	str	r3, [sp, #4]
    return event;
 80157b2:	ab04      	add	r3, sp, #16
 80157b4:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 80157b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80157bc:	4620      	mov	r0, r4
 80157be:	b004      	add	sp, #16
 80157c0:	bd70      	pop	{r4, r5, r6, pc}
      event.status = osEventMessage;
 80157c2:	2310      	movs	r3, #16
 80157c4:	9301      	str	r3, [sp, #4]
 80157c6:	e7d2      	b.n	801576e <osMessageGet+0x2e>

080157c8 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80157c8:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80157cc:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80157d0:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80157d2:	6081      	str	r1, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80157d4:	6002      	str	r2, [r0, #0]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80157d6:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80157d8:	e9c0 3303 	strd	r3, r3, [r0, #12]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80157dc:	4770      	bx	lr
 80157de:	bf00      	nop

080157e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80157e0:	2300      	movs	r3, #0
 80157e2:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80157e4:	4770      	bx	lr
 80157e6:	bf00      	nop

080157e8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80157e8:	6843      	ldr	r3, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80157ea:	6802      	ldr	r2, [r0, #0]
{
 80157ec:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80157ee:	689c      	ldr	r4, [r3, #8]
	( pxList->uxNumberOfItems )++;
 80157f0:	3201      	adds	r2, #1
	pxNewListItem->pxNext = pxIndex;
 80157f2:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80157f4:	608c      	str	r4, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80157f6:	689c      	ldr	r4, [r3, #8]
 80157f8:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80157fa:	6099      	str	r1, [r3, #8]
}
 80157fc:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 8015800:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8015802:	6002      	str	r2, [r0, #0]
}
 8015804:	4770      	bx	lr
 8015806:	bf00      	nop

08015808 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8015808:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801580a:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801580c:	1c6b      	adds	r3, r5, #1
 801580e:	d010      	beq.n	8015832 <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8015810:	f100 0308 	add.w	r3, r0, #8
 8015814:	461c      	mov	r4, r3
 8015816:	685b      	ldr	r3, [r3, #4]
 8015818:	681a      	ldr	r2, [r3, #0]
 801581a:	42aa      	cmp	r2, r5
 801581c:	d9fa      	bls.n	8015814 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 801581e:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8015820:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8015822:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8015824:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8015826:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8015828:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 801582a:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 801582c:	6002      	str	r2, [r0, #0]
}
 801582e:	bc30      	pop	{r4, r5}
 8015830:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8015832:	6904      	ldr	r4, [r0, #16]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8015834:	6863      	ldr	r3, [r4, #4]
 8015836:	e7f2      	b.n	801581e <vListInsert+0x16>

08015838 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8015838:	6903      	ldr	r3, [r0, #16]
{
 801583a:	b410      	push	{r4}

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801583c:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801583e:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
	if( pxList->pxIndex == pxItemToRemove )
 8015842:	4284      	cmp	r4, r0

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;

	return pxList->uxNumberOfItems;
}
 8015844:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8015848:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 801584a:	6051      	str	r1, [r2, #4]
	pxItemToRemove->pxContainer = NULL;
 801584c:	f04f 0100 	mov.w	r1, #0
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8015850:	bf08      	it	eq
 8015852:	605a      	streq	r2, [r3, #4]
	( pxList->uxNumberOfItems )--;
 8015854:	681a      	ldr	r2, [r3, #0]
	pxItemToRemove->pxContainer = NULL;
 8015856:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8015858:	3a01      	subs	r2, #1
 801585a:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 801585c:	6818      	ldr	r0, [r3, #0]
}
 801585e:	4770      	bx	lr

08015860 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8015860:	b570      	push	{r4, r5, r6, lr}
 8015862:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8015864:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8015866:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015868:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801586a:	b92a      	cbnz	r2, 8015878 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801586c:	6805      	ldr	r5, [r0, #0]
 801586e:	b365      	cbz	r5, 80158ca <prvCopyDataToQueue+0x6a>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015870:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8015872:	4610      	mov	r0, r2
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015874:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 8015876:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8015878:	b97d      	cbnz	r5, 801589a <prvCopyDataToQueue+0x3a>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801587a:	6840      	ldr	r0, [r0, #4]
 801587c:	f00e fdf4 	bl	8024468 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015880:	6863      	ldr	r3, [r4, #4]
 8015882:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8015884:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015886:	68a2      	ldr	r2, [r4, #8]
 8015888:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801588a:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801588c:	d319      	bcc.n	80158c2 <prvCopyDataToQueue+0x62>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801588e:	6822      	ldr	r2, [r4, #0]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015890:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8015892:	4628      	mov	r0, r5
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8015894:	6062      	str	r2, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015896:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8015898:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801589a:	68c0      	ldr	r0, [r0, #12]
 801589c:	f00e fde4 	bl	8024468 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80158a0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80158a2:	68e3      	ldr	r3, [r4, #12]
 80158a4:	4251      	negs	r1, r2
 80158a6:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80158a8:	6822      	ldr	r2, [r4, #0]
 80158aa:	4293      	cmp	r3, r2
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80158ac:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80158ae:	d202      	bcs.n	80158b6 <prvCopyDataToQueue+0x56>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80158b0:	68a3      	ldr	r3, [r4, #8]
 80158b2:	440b      	add	r3, r1
 80158b4:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80158b6:	2d02      	cmp	r5, #2
 80158b8:	d00d      	beq.n	80158d6 <prvCopyDataToQueue+0x76>
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80158ba:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 80158bc:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80158be:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80158c0:	bd70      	pop	{r4, r5, r6, pc}
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80158c2:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 80158c4:	4628      	mov	r0, r5
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80158c6:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80158c8:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80158ca:	6880      	ldr	r0, [r0, #8]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80158cc:	3601      	adds	r6, #1
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80158ce:	f001 fadb 	bl	8016e88 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80158d2:	60a5      	str	r5, [r4, #8]
 80158d4:	e7ce      	b.n	8015874 <prvCopyDataToQueue+0x14>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80158d6:	2e01      	cmp	r6, #1
BaseType_t xReturn = pdFALSE;
 80158d8:	f04f 0000 	mov.w	r0, #0
 80158dc:	bf38      	it	cc
 80158de:	2601      	movcc	r6, #1
 80158e0:	e7c8      	b.n	8015874 <prvCopyDataToQueue+0x14>
 80158e2:	bf00      	nop

080158e4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80158e4:	b570      	push	{r4, r5, r6, lr}
 80158e6:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80158e8:	f001 ff64 	bl	80177b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80158ec:	f895 3045 	ldrb.w	r3, [r5, #69]	; 0x45
 80158f0:	b25c      	sxtb	r4, r3

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80158f2:	2c00      	cmp	r4, #0
 80158f4:	dd14      	ble.n	8015920 <prvUnlockQueue+0x3c>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80158f6:	f105 0624 	add.w	r6, r5, #36	; 0x24
 80158fa:	e003      	b.n	8015904 <prvUnlockQueue+0x20>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80158fc:	1e63      	subs	r3, r4, #1
 80158fe:	b2da      	uxtb	r2, r3
 8015900:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015902:	b16a      	cbz	r2, 8015920 <prvUnlockQueue+0x3c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015904:	6a6b      	ldr	r3, [r5, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015906:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015908:	b153      	cbz	r3, 8015920 <prvUnlockQueue+0x3c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801590a:	f001 f9a5 	bl	8016c58 <xTaskRemoveFromEventList>
 801590e:	2800      	cmp	r0, #0
 8015910:	d0f4      	beq.n	80158fc <prvUnlockQueue+0x18>
						vTaskMissedYield();
 8015912:	f001 fa45 	bl	8016da0 <vTaskMissedYield>
			--cTxLock;
 8015916:	1e63      	subs	r3, r4, #1
 8015918:	b2da      	uxtb	r2, r3
 801591a:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801591c:	2a00      	cmp	r2, #0
 801591e:	d1f1      	bne.n	8015904 <prvUnlockQueue+0x20>
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8015920:	23ff      	movs	r3, #255	; 0xff
 8015922:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8015926:	f001 ff6b 	bl	8017800 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801592a:	f001 ff43 	bl	80177b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801592e:	f895 3044 	ldrb.w	r3, [r5, #68]	; 0x44
 8015932:	b25c      	sxtb	r4, r3

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015934:	2c00      	cmp	r4, #0
 8015936:	dd14      	ble.n	8015962 <prvUnlockQueue+0x7e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015938:	f105 0610 	add.w	r6, r5, #16
 801593c:	e003      	b.n	8015946 <prvUnlockQueue+0x62>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801593e:	1e63      	subs	r3, r4, #1
 8015940:	b2da      	uxtb	r2, r3
 8015942:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015944:	b16a      	cbz	r2, 8015962 <prvUnlockQueue+0x7e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015946:	692b      	ldr	r3, [r5, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015948:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801594a:	b153      	cbz	r3, 8015962 <prvUnlockQueue+0x7e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801594c:	f001 f984 	bl	8016c58 <xTaskRemoveFromEventList>
 8015950:	2800      	cmp	r0, #0
 8015952:	d0f4      	beq.n	801593e <prvUnlockQueue+0x5a>
					vTaskMissedYield();
 8015954:	f001 fa24 	bl	8016da0 <vTaskMissedYield>
				--cRxLock;
 8015958:	1e63      	subs	r3, r4, #1
 801595a:	b2da      	uxtb	r2, r3
 801595c:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801595e:	2a00      	cmp	r2, #0
 8015960:	d1f1      	bne.n	8015946 <prvUnlockQueue+0x62>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8015962:	23ff      	movs	r3, #255	; 0xff
 8015964:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8015968:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 801596c:	f001 bf48 	b.w	8017800 <vPortExitCritical>

08015970 <xQueueGenericReset>:
{
 8015970:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8015972:	b1e0      	cbz	r0, 80159ae <xQueueGenericReset+0x3e>
 8015974:	4604      	mov	r4, r0
 8015976:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 8015978:	f001 ff1c 	bl	80177b4 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801597c:	6822      	ldr	r2, [r4, #0]
 801597e:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	; 0x3c
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8015982:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015984:	fb01 f303 	mul.w	r3, r1, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015988:	1a59      	subs	r1, r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801598a:	4413      	add	r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801598c:	440a      	add	r2, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801598e:	60a3      	str	r3, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8015990:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8015992:	23ff      	movs	r3, #255	; 0xff
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015994:	60e2      	str	r2, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8015996:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8015998:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801599c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 80159a0:	b985      	cbnz	r5, 80159c4 <xQueueGenericReset+0x54>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80159a2:	6923      	ldr	r3, [r4, #16]
 80159a4:	b9d3      	cbnz	r3, 80159dc <xQueueGenericReset+0x6c>
	taskEXIT_CRITICAL();
 80159a6:	f001 ff2b 	bl	8017800 <vPortExitCritical>
}
 80159aa:	2001      	movs	r0, #1
 80159ac:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80159ae:	f04f 0330 	mov.w	r3, #48	; 0x30
 80159b2:	b672      	cpsid	i
 80159b4:	f383 8811 	msr	BASEPRI, r3
 80159b8:	f3bf 8f6f 	isb	sy
 80159bc:	f3bf 8f4f 	dsb	sy
 80159c0:	b662      	cpsie	i
	configASSERT( pxQueue );
 80159c2:	e7fe      	b.n	80159c2 <xQueueGenericReset+0x52>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80159c4:	f104 0010 	add.w	r0, r4, #16
 80159c8:	f7ff fefe 	bl	80157c8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80159cc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80159d0:	f7ff fefa 	bl	80157c8 <vListInitialise>
	taskEXIT_CRITICAL();
 80159d4:	f001 ff14 	bl	8017800 <vPortExitCritical>
}
 80159d8:	2001      	movs	r0, #1
 80159da:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80159dc:	f104 0010 	add.w	r0, r4, #16
 80159e0:	f001 f93a 	bl	8016c58 <xTaskRemoveFromEventList>
 80159e4:	2800      	cmp	r0, #0
 80159e6:	d0de      	beq.n	80159a6 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 80159e8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80159ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80159f0:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80159f4:	f3bf 8f4f 	dsb	sy
 80159f8:	f3bf 8f6f 	isb	sy
 80159fc:	e7d3      	b.n	80159a6 <xQueueGenericReset+0x36>
 80159fe:	bf00      	nop

08015a00 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015a00:	b950      	cbnz	r0, 8015a18 <xQueueGenericCreateStatic+0x18>
 8015a02:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015a06:	b672      	cpsid	i
 8015a08:	f383 8811 	msr	BASEPRI, r3
 8015a0c:	f3bf 8f6f 	isb	sy
 8015a10:	f3bf 8f4f 	dsb	sy
 8015a14:	b662      	cpsie	i
 8015a16:	e7fe      	b.n	8015a16 <xQueueGenericCreateStatic+0x16>
		configASSERT( pxStaticQueue != NULL );
 8015a18:	b17b      	cbz	r3, 8015a3a <xQueueGenericCreateStatic+0x3a>
	{
 8015a1a:	b510      	push	{r4, lr}
 8015a1c:	460c      	mov	r4, r1
 8015a1e:	b084      	sub	sp, #16
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8015a20:	b33a      	cbz	r2, 8015a72 <xQueueGenericCreateStatic+0x72>
 8015a22:	b9a9      	cbnz	r1, 8015a50 <xQueueGenericCreateStatic+0x50>
 8015a24:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015a28:	b672      	cpsid	i
 8015a2a:	f383 8811 	msr	BASEPRI, r3
 8015a2e:	f3bf 8f6f 	isb	sy
 8015a32:	f3bf 8f4f 	dsb	sy
 8015a36:	b662      	cpsie	i
 8015a38:	e7fe      	b.n	8015a38 <xQueueGenericCreateStatic+0x38>
 8015a3a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015a3e:	b672      	cpsid	i
 8015a40:	f383 8811 	msr	BASEPRI, r3
 8015a44:	f3bf 8f6f 	isb	sy
 8015a48:	f3bf 8f4f 	dsb	sy
 8015a4c:	b662      	cpsie	i
		configASSERT( pxStaticQueue != NULL );
 8015a4e:	e7fe      	b.n	8015a4e <xQueueGenericCreateStatic+0x4e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8015a50:	b17a      	cbz	r2, 8015a72 <xQueueGenericCreateStatic+0x72>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8015a52:	2148      	movs	r1, #72	; 0x48
 8015a54:	9103      	str	r1, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8015a56:	9903      	ldr	r1, [sp, #12]
 8015a58:	2948      	cmp	r1, #72	; 0x48
 8015a5a:	d017      	beq.n	8015a8c <xQueueGenericCreateStatic+0x8c>
 8015a5c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015a60:	b672      	cpsid	i
 8015a62:	f383 8811 	msr	BASEPRI, r3
 8015a66:	f3bf 8f6f 	isb	sy
 8015a6a:	f3bf 8f4f 	dsb	sy
 8015a6e:	b662      	cpsie	i
 8015a70:	e7fe      	b.n	8015a70 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8015a72:	2c00      	cmp	r4, #0
 8015a74:	d0ed      	beq.n	8015a52 <xQueueGenericCreateStatic+0x52>
 8015a76:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015a7a:	b672      	cpsid	i
 8015a7c:	f383 8811 	msr	BASEPRI, r3
 8015a80:	f3bf 8f6f 	isb	sy
 8015a84:	f3bf 8f4f 	dsb	sy
 8015a88:	b662      	cpsie	i
 8015a8a:	e7fe      	b.n	8015a8a <xQueueGenericCreateStatic+0x8a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8015a8c:	2c00      	cmp	r4, #0
 8015a8e:	bf08      	it	eq
 8015a90:	461a      	moveq	r2, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8015a92:	2101      	movs	r1, #1
	pxNewQueue->uxLength = uxQueueLength;
 8015a94:	63d8      	str	r0, [r3, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8015a96:	4618      	mov	r0, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8015a98:	f883 1046 	strb.w	r1, [r3, #70]	; 0x46
 8015a9c:	601a      	str	r2, [r3, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 8015a9e:	641c      	str	r4, [r3, #64]	; 0x40
 8015aa0:	9301      	str	r3, [sp, #4]
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8015aa2:	9a03      	ldr	r2, [sp, #12]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8015aa4:	f7ff ff64 	bl	8015970 <xQueueGenericReset>
	}
 8015aa8:	9b01      	ldr	r3, [sp, #4]
 8015aaa:	4618      	mov	r0, r3
 8015aac:	b004      	add	sp, #16
 8015aae:	bd10      	pop	{r4, pc}

08015ab0 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015ab0:	b950      	cbnz	r0, 8015ac8 <xQueueGenericCreate+0x18>
 8015ab2:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015ab6:	b672      	cpsid	i
 8015ab8:	f383 8811 	msr	BASEPRI, r3
 8015abc:	f3bf 8f6f 	isb	sy
 8015ac0:	f3bf 8f4f 	dsb	sy
 8015ac4:	b662      	cpsie	i
 8015ac6:	e7fe      	b.n	8015ac6 <xQueueGenericCreate+0x16>
	{
 8015ac8:	b570      	push	{r4, r5, r6, lr}
 8015aca:	4605      	mov	r5, r0
 8015acc:	460e      	mov	r6, r1
		if( uxItemSize == ( UBaseType_t ) 0 )
 8015ace:	b979      	cbnz	r1, 8015af0 <xQueueGenericCreate+0x40>
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8015ad0:	2048      	movs	r0, #72	; 0x48
 8015ad2:	f001 ffd9 	bl	8017a88 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8015ad6:	4604      	mov	r4, r0
 8015ad8:	b1c0      	cbz	r0, 8015b0c <xQueueGenericCreate+0x5c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8015ada:	f884 6046 	strb.w	r6, [r4, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8015ade:	6024      	str	r4, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8015ae0:	2101      	movs	r1, #1
 8015ae2:	4620      	mov	r0, r4
	pxNewQueue->uxItemSize = uxItemSize;
 8015ae4:	e9c4 560f 	strd	r5, r6, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8015ae8:	f7ff ff42 	bl	8015970 <xQueueGenericReset>
	}
 8015aec:	4620      	mov	r0, r4
 8015aee:	bd70      	pop	{r4, r5, r6, pc}
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015af0:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8015af4:	3048      	adds	r0, #72	; 0x48
 8015af6:	f001 ffc7 	bl	8017a88 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8015afa:	4604      	mov	r4, r0
 8015afc:	b130      	cbz	r0, 8015b0c <xQueueGenericCreate+0x5c>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8015afe:	2200      	movs	r2, #0
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015b00:	f100 0348 	add.w	r3, r0, #72	; 0x48
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8015b04:	f880 2046 	strb.w	r2, [r0, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8015b08:	6003      	str	r3, [r0, #0]
 8015b0a:	e7e9      	b.n	8015ae0 <xQueueGenericCreate+0x30>
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8015b0c:	2400      	movs	r4, #0
	}
 8015b0e:	4620      	mov	r0, r4
 8015b10:	bd70      	pop	{r4, r5, r6, pc}
 8015b12:	bf00      	nop

08015b14 <xQueueGenericSend>:
{
 8015b14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015b18:	b085      	sub	sp, #20
 8015b1a:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8015b1c:	2800      	cmp	r0, #0
 8015b1e:	f000 8083 	beq.w	8015c28 <xQueueGenericSend+0x114>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015b22:	460f      	mov	r7, r1
 8015b24:	4604      	mov	r4, r0
 8015b26:	461e      	mov	r6, r3
 8015b28:	2900      	cmp	r1, #0
 8015b2a:	d06b      	beq.n	8015c04 <xQueueGenericSend+0xf0>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015b2c:	2e02      	cmp	r6, #2
 8015b2e:	d10d      	bne.n	8015b4c <xQueueGenericSend+0x38>
 8015b30:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8015b32:	2b01      	cmp	r3, #1
 8015b34:	d00a      	beq.n	8015b4c <xQueueGenericSend+0x38>
 8015b36:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015b3a:	b672      	cpsid	i
 8015b3c:	f383 8811 	msr	BASEPRI, r3
 8015b40:	f3bf 8f6f 	isb	sy
 8015b44:	f3bf 8f4f 	dsb	sy
 8015b48:	b662      	cpsie	i
 8015b4a:	e7fe      	b.n	8015b4a <xQueueGenericSend+0x36>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015b4c:	f001 f934 	bl	8016db8 <xTaskGetSchedulerState>
 8015b50:	2800      	cmp	r0, #0
 8015b52:	d074      	beq.n	8015c3e <xQueueGenericSend+0x12a>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8015b54:	f1a6 0802 	sub.w	r8, r6, #2
 8015b58:	2500      	movs	r5, #0
 8015b5a:	fab8 f888 	clz	r8, r8
		prvLockQueue( pxQueue );
 8015b5e:	46a9      	mov	r9, r5
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8015b60:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8015b64:	e007      	b.n	8015b76 <xQueueGenericSend+0x62>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8015b66:	f001 fe4b 	bl	8017800 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8015b6a:	4620      	mov	r0, r4
 8015b6c:	f7ff feba 	bl	80158e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015b70:	f000 ffe2 	bl	8016b38 <xTaskResumeAll>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8015b74:	2501      	movs	r5, #1
		taskENTER_CRITICAL();
 8015b76:	f001 fe1d 	bl	80177b4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8015b7a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8015b7c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8015b7e:	4290      	cmp	r0, r2
 8015b80:	d36b      	bcc.n	8015c5a <xQueueGenericSend+0x146>
 8015b82:	f1b8 0f00 	cmp.w	r8, #0
 8015b86:	d168      	bne.n	8015c5a <xQueueGenericSend+0x146>
				if( xTicksToWait == ( TickType_t ) 0 )
 8015b88:	9b01      	ldr	r3, [sp, #4]
 8015b8a:	2b00      	cmp	r3, #0
 8015b8c:	d07d      	beq.n	8015c8a <xQueueGenericSend+0x176>
				else if( xEntryTimeSet == pdFALSE )
 8015b8e:	2d00      	cmp	r5, #0
 8015b90:	d046      	beq.n	8015c20 <xQueueGenericSend+0x10c>
		taskEXIT_CRITICAL();
 8015b92:	f001 fe35 	bl	8017800 <vPortExitCritical>
		vTaskSuspendAll();
 8015b96:	f000 fe73 	bl	8016880 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015b9a:	f001 fe0b 	bl	80177b4 <vPortEnterCritical>
 8015b9e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8015ba2:	2bff      	cmp	r3, #255	; 0xff
 8015ba4:	d101      	bne.n	8015baa <xQueueGenericSend+0x96>
 8015ba6:	f884 9044 	strb.w	r9, [r4, #68]	; 0x44
 8015baa:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8015bae:	2bff      	cmp	r3, #255	; 0xff
 8015bb0:	d101      	bne.n	8015bb6 <xQueueGenericSend+0xa2>
 8015bb2:	f884 9045 	strb.w	r9, [r4, #69]	; 0x45
 8015bb6:	f001 fe23 	bl	8017800 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015bba:	a901      	add	r1, sp, #4
 8015bbc:	a802      	add	r0, sp, #8
 8015bbe:	f001 f8a3 	bl	8016d08 <xTaskCheckForTimeOut>
 8015bc2:	2800      	cmp	r0, #0
 8015bc4:	d165      	bne.n	8015c92 <xQueueGenericSend+0x17e>
	taskENTER_CRITICAL();
 8015bc6:	f001 fdf5 	bl	80177b4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8015bca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8015bcc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8015bce:	429a      	cmp	r2, r3
 8015bd0:	d1c9      	bne.n	8015b66 <xQueueGenericSend+0x52>
	taskEXIT_CRITICAL();
 8015bd2:	f001 fe15 	bl	8017800 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8015bd6:	9901      	ldr	r1, [sp, #4]
 8015bd8:	f104 0010 	add.w	r0, r4, #16
 8015bdc:	f001 f800 	bl	8016be0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015be0:	4620      	mov	r0, r4
 8015be2:	f7ff fe7f 	bl	80158e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015be6:	f000 ffa7 	bl	8016b38 <xTaskResumeAll>
 8015bea:	2800      	cmp	r0, #0
 8015bec:	d1c2      	bne.n	8015b74 <xQueueGenericSend+0x60>
					portYIELD_WITHIN_API();
 8015bee:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8015bf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015bf6:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8015bfa:	f3bf 8f4f 	dsb	sy
 8015bfe:	f3bf 8f6f 	isb	sy
 8015c02:	e7b7      	b.n	8015b74 <xQueueGenericSend+0x60>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015c04:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8015c06:	2b00      	cmp	r3, #0
 8015c08:	d090      	beq.n	8015b2c <xQueueGenericSend+0x18>
 8015c0a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015c0e:	b672      	cpsid	i
 8015c10:	f383 8811 	msr	BASEPRI, r3
 8015c14:	f3bf 8f6f 	isb	sy
 8015c18:	f3bf 8f4f 	dsb	sy
 8015c1c:	b662      	cpsie	i
 8015c1e:	e7fe      	b.n	8015c1e <xQueueGenericSend+0x10a>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015c20:	a802      	add	r0, sp, #8
 8015c22:	f001 f865 	bl	8016cf0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015c26:	e7b4      	b.n	8015b92 <xQueueGenericSend+0x7e>
 8015c28:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015c2c:	b672      	cpsid	i
 8015c2e:	f383 8811 	msr	BASEPRI, r3
 8015c32:	f3bf 8f6f 	isb	sy
 8015c36:	f3bf 8f4f 	dsb	sy
 8015c3a:	b662      	cpsie	i
	configASSERT( pxQueue );
 8015c3c:	e7fe      	b.n	8015c3c <xQueueGenericSend+0x128>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015c3e:	9b01      	ldr	r3, [sp, #4]
 8015c40:	2b00      	cmp	r3, #0
 8015c42:	d087      	beq.n	8015b54 <xQueueGenericSend+0x40>
 8015c44:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015c48:	b672      	cpsid	i
 8015c4a:	f383 8811 	msr	BASEPRI, r3
 8015c4e:	f3bf 8f6f 	isb	sy
 8015c52:	f3bf 8f4f 	dsb	sy
 8015c56:	b662      	cpsie	i
 8015c58:	e7fe      	b.n	8015c58 <xQueueGenericSend+0x144>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015c5a:	4632      	mov	r2, r6
 8015c5c:	4639      	mov	r1, r7
 8015c5e:	4620      	mov	r0, r4
 8015c60:	f7ff fdfe 	bl	8015860 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015c64:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015c66:	b9db      	cbnz	r3, 8015ca0 <xQueueGenericSend+0x18c>
					else if( xYieldRequired != pdFALSE )
 8015c68:	b148      	cbz	r0, 8015c7e <xQueueGenericSend+0x16a>
						queueYIELD_IF_USING_PREEMPTION();
 8015c6a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8015c6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015c72:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8015c76:	f3bf 8f4f 	dsb	sy
 8015c7a:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8015c7e:	f001 fdbf 	bl	8017800 <vPortExitCritical>
				return pdPASS;
 8015c82:	2001      	movs	r0, #1
}
 8015c84:	b005      	add	sp, #20
 8015c86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					taskEXIT_CRITICAL();
 8015c8a:	f001 fdb9 	bl	8017800 <vPortExitCritical>
					return errQUEUE_FULL;
 8015c8e:	4640      	mov	r0, r8
 8015c90:	e7f8      	b.n	8015c84 <xQueueGenericSend+0x170>
			prvUnlockQueue( pxQueue );
 8015c92:	4620      	mov	r0, r4
 8015c94:	f7ff fe26 	bl	80158e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015c98:	f000 ff4e 	bl	8016b38 <xTaskResumeAll>
			return errQUEUE_FULL;
 8015c9c:	2000      	movs	r0, #0
 8015c9e:	e7f1      	b.n	8015c84 <xQueueGenericSend+0x170>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015ca0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8015ca4:	f000 ffd8 	bl	8016c58 <xTaskRemoveFromEventList>
 8015ca8:	2800      	cmp	r0, #0
 8015caa:	d0e8      	beq.n	8015c7e <xQueueGenericSend+0x16a>
 8015cac:	e7dd      	b.n	8015c6a <xQueueGenericSend+0x156>
 8015cae:	bf00      	nop

08015cb0 <xQueueCreateMutexStatic>:
	{
 8015cb0:	b510      	push	{r4, lr}
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8015cb2:	2200      	movs	r2, #0
	{
 8015cb4:	4604      	mov	r4, r0
 8015cb6:	b082      	sub	sp, #8
 8015cb8:	460b      	mov	r3, r1
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8015cba:	2001      	movs	r0, #1
 8015cbc:	4611      	mov	r1, r2
 8015cbe:	9400      	str	r4, [sp, #0]
 8015cc0:	f7ff fe9e 	bl	8015a00 <xQueueGenericCreateStatic>
		if( pxNewQueue != NULL )
 8015cc4:	4604      	mov	r4, r0
 8015cc6:	b138      	cbz	r0, 8015cd8 <xQueueCreateMutexStatic+0x28>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8015cc8:	2300      	movs	r3, #0
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8015cca:	461a      	mov	r2, r3
 8015ccc:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8015cce:	6083      	str	r3, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8015cd0:	6003      	str	r3, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8015cd2:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8015cd4:	f7ff ff1e 	bl	8015b14 <xQueueGenericSend>
	}
 8015cd8:	4620      	mov	r0, r4
 8015cda:	b002      	add	sp, #8
 8015cdc:	bd10      	pop	{r4, pc}
 8015cde:	bf00      	nop

08015ce0 <xQueueCreateMutex>:
	{
 8015ce0:	b538      	push	{r3, r4, r5, lr}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8015ce2:	2048      	movs	r0, #72	; 0x48
 8015ce4:	f001 fed0 	bl	8017a88 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8015ce8:	4604      	mov	r4, r0
 8015cea:	b188      	cbz	r0, 8015d10 <xQueueCreateMutex+0x30>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8015cec:	2500      	movs	r5, #0
	pxNewQueue->uxLength = uxQueueLength;
 8015cee:	2101      	movs	r1, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8015cf0:	6020      	str	r0, [r4, #0]
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8015cf2:	f880 5046 	strb.w	r5, [r0, #70]	; 0x46
	pxNewQueue->uxItemSize = uxItemSize;
 8015cf6:	e9c0 150f 	strd	r1, r5, [r0, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8015cfa:	f7ff fe39 	bl	8015970 <xQueueGenericReset>
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8015cfe:	462b      	mov	r3, r5
 8015d00:	462a      	mov	r2, r5
 8015d02:	4629      	mov	r1, r5
 8015d04:	4620      	mov	r0, r4
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8015d06:	60a5      	str	r5, [r4, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8015d08:	6025      	str	r5, [r4, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8015d0a:	60e5      	str	r5, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8015d0c:	f7ff ff02 	bl	8015b14 <xQueueGenericSend>
	}
 8015d10:	4620      	mov	r0, r4
 8015d12:	bd38      	pop	{r3, r4, r5, pc}

08015d14 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
 8015d14:	2800      	cmp	r0, #0
 8015d16:	d053      	beq.n	8015dc0 <xQueueGenericSendFromISR+0xac>
{
 8015d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015d1c:	460e      	mov	r6, r1
 8015d1e:	4604      	mov	r4, r0
 8015d20:	4617      	mov	r7, r2
 8015d22:	461d      	mov	r5, r3
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015d24:	b359      	cbz	r1, 8015d7e <xQueueGenericSendFromISR+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015d26:	2d02      	cmp	r5, #2
 8015d28:	d10d      	bne.n	8015d46 <xQueueGenericSendFromISR+0x32>
 8015d2a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8015d2c:	2b01      	cmp	r3, #1
 8015d2e:	d00a      	beq.n	8015d46 <xQueueGenericSendFromISR+0x32>
 8015d30:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015d34:	b672      	cpsid	i
 8015d36:	f383 8811 	msr	BASEPRI, r3
 8015d3a:	f3bf 8f6f 	isb	sy
 8015d3e:	f3bf 8f4f 	dsb	sy
 8015d42:	b662      	cpsie	i
 8015d44:	e7fe      	b.n	8015d44 <xQueueGenericSendFromISR+0x30>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015d46:	f001 fe3b 	bl	80179c0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8015d4a:	f3ef 8811 	mrs	r8, BASEPRI
 8015d4e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015d52:	b672      	cpsid	i
 8015d54:	f383 8811 	msr	BASEPRI, r3
 8015d58:	f3bf 8f6f 	isb	sy
 8015d5c:	f3bf 8f4f 	dsb	sy
 8015d60:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8015d62:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8015d64:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8015d66:	429a      	cmp	r2, r3
 8015d68:	d317      	bcc.n	8015d9a <xQueueGenericSendFromISR+0x86>
 8015d6a:	f1a5 0002 	sub.w	r0, r5, #2
 8015d6e:	fab0 f080 	clz	r0, r0
 8015d72:	0940      	lsrs	r0, r0, #5
 8015d74:	b988      	cbnz	r0, 8015d9a <xQueueGenericSendFromISR+0x86>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8015d76:	f388 8811 	msr	BASEPRI, r8
}
 8015d7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015d7e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8015d80:	2b00      	cmp	r3, #0
 8015d82:	d0d0      	beq.n	8015d26 <xQueueGenericSendFromISR+0x12>
	__asm volatile
 8015d84:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015d88:	b672      	cpsid	i
 8015d8a:	f383 8811 	msr	BASEPRI, r3
 8015d8e:	f3bf 8f6f 	isb	sy
 8015d92:	f3bf 8f4f 	dsb	sy
 8015d96:	b662      	cpsie	i
 8015d98:	e7fe      	b.n	8015d98 <xQueueGenericSendFromISR+0x84>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015d9a:	462a      	mov	r2, r5
			const int8_t cTxLock = pxQueue->cTxLock;
 8015d9c:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015da0:	4631      	mov	r1, r6
 8015da2:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 8015da4:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015da6:	f7ff fd5b 	bl	8015860 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8015daa:	1c6b      	adds	r3, r5, #1
 8015dac:	d013      	beq.n	8015dd6 <xQueueGenericSendFromISR+0xc2>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015dae:	1c6b      	adds	r3, r5, #1
			xReturn = pdPASS;
 8015db0:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015db2:	b25b      	sxtb	r3, r3
 8015db4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	__asm volatile
 8015db8:	f388 8811 	msr	BASEPRI, r8
}
 8015dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
 8015dc0:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015dc4:	b672      	cpsid	i
 8015dc6:	f383 8811 	msr	BASEPRI, r3
 8015dca:	f3bf 8f6f 	isb	sy
 8015dce:	f3bf 8f4f 	dsb	sy
 8015dd2:	b662      	cpsie	i
	configASSERT( pxQueue );
 8015dd4:	e7fe      	b.n	8015dd4 <xQueueGenericSendFromISR+0xc0>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015dd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015dd8:	b90b      	cbnz	r3, 8015dde <xQueueGenericSendFromISR+0xca>
			xReturn = pdPASS;
 8015dda:	2001      	movs	r0, #1
 8015ddc:	e7cb      	b.n	8015d76 <xQueueGenericSendFromISR+0x62>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015dde:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8015de2:	f000 ff39 	bl	8016c58 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8015de6:	2800      	cmp	r0, #0
 8015de8:	d0f7      	beq.n	8015dda <xQueueGenericSendFromISR+0xc6>
 8015dea:	2f00      	cmp	r7, #0
 8015dec:	d0f5      	beq.n	8015dda <xQueueGenericSendFromISR+0xc6>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8015dee:	2301      	movs	r3, #1
			xReturn = pdPASS;
 8015df0:	4618      	mov	r0, r3
								*pxHigherPriorityTaskWoken = pdTRUE;
 8015df2:	603b      	str	r3, [r7, #0]
 8015df4:	e7bf      	b.n	8015d76 <xQueueGenericSendFromISR+0x62>
 8015df6:	bf00      	nop

08015df8 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 8015df8:	b380      	cbz	r0, 8015e5c <xQueueGiveFromISR+0x64>
	configASSERT( pxQueue->uxItemSize == 0 );
 8015dfa:	6c03      	ldr	r3, [r0, #64]	; 0x40
{
 8015dfc:	b570      	push	{r4, r5, r6, lr}
 8015dfe:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8015e00:	b153      	cbz	r3, 8015e18 <xQueueGiveFromISR+0x20>
 8015e02:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015e06:	b672      	cpsid	i
 8015e08:	f383 8811 	msr	BASEPRI, r3
 8015e0c:	f3bf 8f6f 	isb	sy
 8015e10:	f3bf 8f4f 	dsb	sy
 8015e14:	b662      	cpsie	i
 8015e16:	e7fe      	b.n	8015e16 <xQueueGiveFromISR+0x1e>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8015e18:	6803      	ldr	r3, [r0, #0]
 8015e1a:	460d      	mov	r5, r1
 8015e1c:	b34b      	cbz	r3, 8015e72 <xQueueGiveFromISR+0x7a>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015e1e:	f001 fdcf 	bl	80179c0 <vPortValidateInterruptPriority>
	__asm volatile
 8015e22:	f3ef 8611 	mrs	r6, BASEPRI
 8015e26:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015e2a:	b672      	cpsid	i
 8015e2c:	f383 8811 	msr	BASEPRI, r3
 8015e30:	f3bf 8f6f 	isb	sy
 8015e34:	f3bf 8f4f 	dsb	sy
 8015e38:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015e3a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8015e3c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8015e3e:	429a      	cmp	r2, r3
 8015e40:	d925      	bls.n	8015e8e <xQueueGiveFromISR+0x96>
			const int8_t cTxLock = pxQueue->cTxLock;
 8015e42:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015e46:	3301      	adds	r3, #1
			if( cTxLock == queueUNLOCKED )
 8015e48:	2aff      	cmp	r2, #255	; 0xff
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015e4a:	63a3      	str	r3, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 8015e4c:	b253      	sxtb	r3, r2
			if( cTxLock == queueUNLOCKED )
 8015e4e:	d022      	beq.n	8015e96 <xQueueGiveFromISR+0x9e>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015e50:	3301      	adds	r3, #1
			xReturn = pdPASS;
 8015e52:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015e54:	b25b      	sxtb	r3, r3
 8015e56:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8015e5a:	e019      	b.n	8015e90 <xQueueGiveFromISR+0x98>
	__asm volatile
 8015e5c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015e60:	b672      	cpsid	i
 8015e62:	f383 8811 	msr	BASEPRI, r3
 8015e66:	f3bf 8f6f 	isb	sy
 8015e6a:	f3bf 8f4f 	dsb	sy
 8015e6e:	b662      	cpsie	i
	configASSERT( pxQueue );
 8015e70:	e7fe      	b.n	8015e70 <xQueueGiveFromISR+0x78>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8015e72:	6883      	ldr	r3, [r0, #8]
 8015e74:	2b00      	cmp	r3, #0
 8015e76:	d0d2      	beq.n	8015e1e <xQueueGiveFromISR+0x26>
 8015e78:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015e7c:	b672      	cpsid	i
 8015e7e:	f383 8811 	msr	BASEPRI, r3
 8015e82:	f3bf 8f6f 	isb	sy
 8015e86:	f3bf 8f4f 	dsb	sy
 8015e8a:	b662      	cpsie	i
 8015e8c:	e7fe      	b.n	8015e8c <xQueueGiveFromISR+0x94>
			xReturn = errQUEUE_FULL;
 8015e8e:	2000      	movs	r0, #0
	__asm volatile
 8015e90:	f386 8811 	msr	BASEPRI, r6
}
 8015e94:	bd70      	pop	{r4, r5, r6, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015e96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015e98:	b90b      	cbnz	r3, 8015e9e <xQueueGiveFromISR+0xa6>
			xReturn = pdPASS;
 8015e9a:	2001      	movs	r0, #1
 8015e9c:	e7f8      	b.n	8015e90 <xQueueGiveFromISR+0x98>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015e9e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8015ea2:	f000 fed9 	bl	8016c58 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8015ea6:	2d00      	cmp	r5, #0
 8015ea8:	d0f7      	beq.n	8015e9a <xQueueGiveFromISR+0xa2>
 8015eaa:	2800      	cmp	r0, #0
 8015eac:	d0f5      	beq.n	8015e9a <xQueueGiveFromISR+0xa2>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8015eae:	2301      	movs	r3, #1
			xReturn = pdPASS;
 8015eb0:	4618      	mov	r0, r3
								*pxHigherPriorityTaskWoken = pdTRUE;
 8015eb2:	602b      	str	r3, [r5, #0]
 8015eb4:	e7ec      	b.n	8015e90 <xQueueGiveFromISR+0x98>
 8015eb6:	bf00      	nop

08015eb8 <xQueueReceive>:
{
 8015eb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015ebc:	b085      	sub	sp, #20
 8015ebe:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8015ec0:	2800      	cmp	r0, #0
 8015ec2:	f000 80a4 	beq.w	801600e <xQueueReceive+0x156>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015ec6:	460d      	mov	r5, r1
 8015ec8:	4604      	mov	r4, r0
 8015eca:	2900      	cmp	r1, #0
 8015ecc:	d047      	beq.n	8015f5e <xQueueReceive+0xa6>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015ece:	f000 ff73 	bl	8016db8 <xTaskGetSchedulerState>
 8015ed2:	2800      	cmp	r0, #0
 8015ed4:	d051      	beq.n	8015f7a <xQueueReceive+0xc2>
		taskENTER_CRITICAL();
 8015ed6:	f001 fc6d 	bl	80177b4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015eda:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015edc:	2e00      	cmp	r6, #0
 8015ede:	d16b      	bne.n	8015fb8 <xQueueReceive+0x100>
				if( xTicksToWait == ( TickType_t ) 0 )
 8015ee0:	9b01      	ldr	r3, [sp, #4]
 8015ee2:	2b00      	cmp	r3, #0
 8015ee4:	d035      	beq.n	8015f52 <xQueueReceive+0x9a>
		prvLockQueue( pxQueue );
 8015ee6:	4637      	mov	r7, r6
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015ee8:	f104 0824 	add.w	r8, r4, #36	; 0x24
					portYIELD_WITHIN_API();
 8015eec:	f04f 29e0 	mov.w	r9, #3758153728	; 0xe000e000
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015ef0:	a802      	add	r0, sp, #8
 8015ef2:	f000 fefd 	bl	8016cf0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8015ef6:	f001 fc83 	bl	8017800 <vPortExitCritical>
		vTaskSuspendAll();
 8015efa:	f000 fcc1 	bl	8016880 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015efe:	f001 fc59 	bl	80177b4 <vPortEnterCritical>
 8015f02:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8015f06:	2bff      	cmp	r3, #255	; 0xff
 8015f08:	d101      	bne.n	8015f0e <xQueueReceive+0x56>
 8015f0a:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
 8015f0e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8015f12:	2bff      	cmp	r3, #255	; 0xff
 8015f14:	d101      	bne.n	8015f1a <xQueueReceive+0x62>
 8015f16:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8015f1a:	f001 fc71 	bl	8017800 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015f1e:	a901      	add	r1, sp, #4
 8015f20:	a802      	add	r0, sp, #8
 8015f22:	f000 fef1 	bl	8016d08 <xTaskCheckForTimeOut>
 8015f26:	2800      	cmp	r0, #0
 8015f28:	d135      	bne.n	8015f96 <xQueueReceive+0xde>
	taskENTER_CRITICAL();
 8015f2a:	f001 fc43 	bl	80177b4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8015f2e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8015f30:	2b00      	cmp	r3, #0
 8015f32:	d056      	beq.n	8015fe2 <xQueueReceive+0x12a>
	taskEXIT_CRITICAL();
 8015f34:	f001 fc64 	bl	8017800 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8015f38:	4620      	mov	r0, r4
 8015f3a:	f7ff fcd3 	bl	80158e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015f3e:	f000 fdfb 	bl	8016b38 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8015f42:	f001 fc37 	bl	80177b4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015f46:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015f48:	2e00      	cmp	r6, #0
 8015f4a:	d135      	bne.n	8015fb8 <xQueueReceive+0x100>
				if( xTicksToWait == ( TickType_t ) 0 )
 8015f4c:	9b01      	ldr	r3, [sp, #4]
 8015f4e:	2b00      	cmp	r3, #0
 8015f50:	d1d1      	bne.n	8015ef6 <xQueueReceive+0x3e>
					taskEXIT_CRITICAL();
 8015f52:	f001 fc55 	bl	8017800 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8015f56:	2000      	movs	r0, #0
}
 8015f58:	b005      	add	sp, #20
 8015f5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015f5e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8015f60:	2b00      	cmp	r3, #0
 8015f62:	d0b4      	beq.n	8015ece <xQueueReceive+0x16>
	__asm volatile
 8015f64:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015f68:	b672      	cpsid	i
 8015f6a:	f383 8811 	msr	BASEPRI, r3
 8015f6e:	f3bf 8f6f 	isb	sy
 8015f72:	f3bf 8f4f 	dsb	sy
 8015f76:	b662      	cpsie	i
 8015f78:	e7fe      	b.n	8015f78 <xQueueReceive+0xc0>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015f7a:	9b01      	ldr	r3, [sp, #4]
 8015f7c:	2b00      	cmp	r3, #0
 8015f7e:	d0aa      	beq.n	8015ed6 <xQueueReceive+0x1e>
 8015f80:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015f84:	b672      	cpsid	i
 8015f86:	f383 8811 	msr	BASEPRI, r3
 8015f8a:	f3bf 8f6f 	isb	sy
 8015f8e:	f3bf 8f4f 	dsb	sy
 8015f92:	b662      	cpsie	i
 8015f94:	e7fe      	b.n	8015f94 <xQueueReceive+0xdc>
			prvUnlockQueue( pxQueue );
 8015f96:	4620      	mov	r0, r4
 8015f98:	f7ff fca4 	bl	80158e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015f9c:	f000 fdcc 	bl	8016b38 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8015fa0:	f001 fc08 	bl	80177b4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8015fa4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8015fa6:	2b00      	cmp	r3, #0
 8015fa8:	d0d3      	beq.n	8015f52 <xQueueReceive+0x9a>
	taskEXIT_CRITICAL();
 8015faa:	f001 fc29 	bl	8017800 <vPortExitCritical>
		taskENTER_CRITICAL();
 8015fae:	f001 fc01 	bl	80177b4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015fb2:	6ba6      	ldr	r6, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015fb4:	2e00      	cmp	r6, #0
 8015fb6:	d0c9      	beq.n	8015f4c <xQueueReceive+0x94>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8015fb8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8015fba:	b152      	cbz	r2, 8015fd2 <xQueueReceive+0x11a>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015fbc:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8015fbe:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015fc0:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8015fc2:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015fc4:	60e1      	str	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8015fc6:	d301      	bcc.n	8015fcc <xQueueReceive+0x114>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8015fc8:	6821      	ldr	r1, [r4, #0]
 8015fca:	60e1      	str	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015fcc:	4628      	mov	r0, r5
 8015fce:	f00e fa4b 	bl	8024468 <memcpy>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015fd2:	3e01      	subs	r6, #1
 8015fd4:	63a6      	str	r6, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015fd6:	6923      	ldr	r3, [r4, #16]
 8015fd8:	bb23      	cbnz	r3, 8016024 <xQueueReceive+0x16c>
				taskEXIT_CRITICAL();
 8015fda:	f001 fc11 	bl	8017800 <vPortExitCritical>
				return pdPASS;
 8015fde:	2001      	movs	r0, #1
 8015fe0:	e7ba      	b.n	8015f58 <xQueueReceive+0xa0>
	taskEXIT_CRITICAL();
 8015fe2:	f001 fc0d 	bl	8017800 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015fe6:	9901      	ldr	r1, [sp, #4]
 8015fe8:	4640      	mov	r0, r8
 8015fea:	f000 fdf9 	bl	8016be0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015fee:	4620      	mov	r0, r4
 8015ff0:	f7ff fc78 	bl	80158e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015ff4:	f000 fda0 	bl	8016b38 <xTaskResumeAll>
 8015ff8:	2800      	cmp	r0, #0
 8015ffa:	d1d8      	bne.n	8015fae <xQueueReceive+0xf6>
					portYIELD_WITHIN_API();
 8015ffc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8016000:	f8c9 3d04 	str.w	r3, [r9, #3332]	; 0xd04
 8016004:	f3bf 8f4f 	dsb	sy
 8016008:	f3bf 8f6f 	isb	sy
		taskENTER_CRITICAL();
 801600c:	e7cf      	b.n	8015fae <xQueueReceive+0xf6>
 801600e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016012:	b672      	cpsid	i
 8016014:	f383 8811 	msr	BASEPRI, r3
 8016018:	f3bf 8f6f 	isb	sy
 801601c:	f3bf 8f4f 	dsb	sy
 8016020:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 8016022:	e7fe      	b.n	8016022 <xQueueReceive+0x16a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016024:	f104 0010 	add.w	r0, r4, #16
 8016028:	f000 fe16 	bl	8016c58 <xTaskRemoveFromEventList>
 801602c:	2800      	cmp	r0, #0
 801602e:	d0d4      	beq.n	8015fda <xQueueReceive+0x122>
						queueYIELD_IF_USING_PREEMPTION();
 8016030:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8016034:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016038:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 801603c:	f3bf 8f4f 	dsb	sy
 8016040:	f3bf 8f6f 	isb	sy
 8016044:	e7c9      	b.n	8015fda <xQueueReceive+0x122>
 8016046:	bf00      	nop

08016048 <xQueueSemaphoreTake>:
{
 8016048:	b5f0      	push	{r4, r5, r6, r7, lr}
 801604a:	b085      	sub	sp, #20
 801604c:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 801604e:	2800      	cmp	r0, #0
 8016050:	d057      	beq.n	8016102 <xQueueSemaphoreTake+0xba>
	configASSERT( pxQueue->uxItemSize == 0 );
 8016052:	6c06      	ldr	r6, [r0, #64]	; 0x40
 8016054:	4604      	mov	r4, r0
 8016056:	b156      	cbz	r6, 801606e <xQueueSemaphoreTake+0x26>
 8016058:	f04f 0330 	mov.w	r3, #48	; 0x30
 801605c:	b672      	cpsid	i
 801605e:	f383 8811 	msr	BASEPRI, r3
 8016062:	f3bf 8f6f 	isb	sy
 8016066:	f3bf 8f4f 	dsb	sy
 801606a:	b662      	cpsie	i
 801606c:	e7fe      	b.n	801606c <xQueueSemaphoreTake+0x24>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801606e:	f000 fea3 	bl	8016db8 <xTaskGetSchedulerState>
 8016072:	4605      	mov	r5, r0
 8016074:	2800      	cmp	r0, #0
 8016076:	d04f      	beq.n	8016118 <xQueueSemaphoreTake+0xd0>
 8016078:	4635      	mov	r5, r6
		taskENTER_CRITICAL();
 801607a:	f001 fb9b 	bl	80177b4 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801607e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		prvLockQueue( pxQueue );
 8016080:	2700      	movs	r7, #0
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8016082:	bb8b      	cbnz	r3, 80160e8 <xQueueSemaphoreTake+0xa0>
				if( xTicksToWait == ( TickType_t ) 0 )
 8016084:	9b01      	ldr	r3, [sp, #4]
 8016086:	2b00      	cmp	r3, #0
 8016088:	f000 809f 	beq.w	80161ca <xQueueSemaphoreTake+0x182>
				else if( xEntryTimeSet == pdFALSE )
 801608c:	2d00      	cmp	r5, #0
 801608e:	d05d      	beq.n	801614c <xQueueSemaphoreTake+0x104>
		taskEXIT_CRITICAL();
 8016090:	f001 fbb6 	bl	8017800 <vPortExitCritical>
		vTaskSuspendAll();
 8016094:	f000 fbf4 	bl	8016880 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016098:	f001 fb8c 	bl	80177b4 <vPortEnterCritical>
 801609c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80160a0:	2bff      	cmp	r3, #255	; 0xff
 80160a2:	d101      	bne.n	80160a8 <xQueueSemaphoreTake+0x60>
 80160a4:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
 80160a8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80160ac:	2bff      	cmp	r3, #255	; 0xff
 80160ae:	d101      	bne.n	80160b4 <xQueueSemaphoreTake+0x6c>
 80160b0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80160b4:	f001 fba4 	bl	8017800 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80160b8:	a901      	add	r1, sp, #4
 80160ba:	a802      	add	r0, sp, #8
 80160bc:	f000 fe24 	bl	8016d08 <xTaskCheckForTimeOut>
 80160c0:	2800      	cmp	r0, #0
 80160c2:	d137      	bne.n	8016134 <xQueueSemaphoreTake+0xec>
	taskENTER_CRITICAL();
 80160c4:	f001 fb76 	bl	80177b4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80160c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80160ca:	2b00      	cmp	r3, #0
 80160cc:	d042      	beq.n	8016154 <xQueueSemaphoreTake+0x10c>
	taskEXIT_CRITICAL();
 80160ce:	f001 fb97 	bl	8017800 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 80160d2:	4620      	mov	r0, r4
 80160d4:	f7ff fc06 	bl	80158e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80160d8:	f000 fd2e 	bl	8016b38 <xTaskResumeAll>
		taskENTER_CRITICAL();
 80160dc:	f001 fb6a 	bl	80177b4 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80160e0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80160e2:	2501      	movs	r5, #1
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80160e4:	2b00      	cmp	r3, #0
 80160e6:	d0cd      	beq.n	8016084 <xQueueSemaphoreTake+0x3c>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80160e8:	3b01      	subs	r3, #1
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80160ea:	6822      	ldr	r2, [r4, #0]
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80160ec:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80160ee:	2a00      	cmp	r2, #0
 80160f0:	f000 8089 	beq.w	8016206 <xQueueSemaphoreTake+0x1be>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80160f4:	6923      	ldr	r3, [r4, #16]
 80160f6:	2b00      	cmp	r3, #0
 80160f8:	d174      	bne.n	80161e4 <xQueueSemaphoreTake+0x19c>
				return pdPASS;
 80160fa:	2601      	movs	r6, #1
				taskEXIT_CRITICAL();
 80160fc:	f001 fb80 	bl	8017800 <vPortExitCritical>
				return pdPASS;
 8016100:	e046      	b.n	8016190 <xQueueSemaphoreTake+0x148>
 8016102:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016106:	b672      	cpsid	i
 8016108:	f383 8811 	msr	BASEPRI, r3
 801610c:	f3bf 8f6f 	isb	sy
 8016110:	f3bf 8f4f 	dsb	sy
 8016114:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 8016116:	e7fe      	b.n	8016116 <xQueueSemaphoreTake+0xce>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016118:	9b01      	ldr	r3, [sp, #4]
 801611a:	2b00      	cmp	r3, #0
 801611c:	d03b      	beq.n	8016196 <xQueueSemaphoreTake+0x14e>
 801611e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016122:	b672      	cpsid	i
 8016124:	f383 8811 	msr	BASEPRI, r3
 8016128:	f3bf 8f6f 	isb	sy
 801612c:	f3bf 8f4f 	dsb	sy
 8016130:	b662      	cpsie	i
 8016132:	e7fe      	b.n	8016132 <xQueueSemaphoreTake+0xea>
			prvUnlockQueue( pxQueue );
 8016134:	4620      	mov	r0, r4
 8016136:	f7ff fbd5 	bl	80158e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801613a:	f000 fcfd 	bl	8016b38 <xTaskResumeAll>
	taskENTER_CRITICAL();
 801613e:	f001 fb39 	bl	80177b4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8016142:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016144:	b30b      	cbz	r3, 801618a <xQueueSemaphoreTake+0x142>
	taskEXIT_CRITICAL();
 8016146:	f001 fb5b 	bl	8017800 <vPortExitCritical>
	return xReturn;
 801614a:	e7c7      	b.n	80160dc <xQueueSemaphoreTake+0x94>
					vTaskInternalSetTimeOutState( &xTimeOut );
 801614c:	a802      	add	r0, sp, #8
 801614e:	f000 fdcf 	bl	8016cf0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016152:	e79d      	b.n	8016090 <xQueueSemaphoreTake+0x48>
	taskEXIT_CRITICAL();
 8016154:	f001 fb54 	bl	8017800 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016158:	6823      	ldr	r3, [r4, #0]
 801615a:	b36b      	cbz	r3, 80161b8 <xQueueSemaphoreTake+0x170>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801615c:	9901      	ldr	r1, [sp, #4]
 801615e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8016162:	f000 fd3d 	bl	8016be0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8016166:	4620      	mov	r0, r4
 8016168:	f7ff fbbc 	bl	80158e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801616c:	f000 fce4 	bl	8016b38 <xTaskResumeAll>
 8016170:	2800      	cmp	r0, #0
 8016172:	d1b3      	bne.n	80160dc <xQueueSemaphoreTake+0x94>
					portYIELD_WITHIN_API();
 8016174:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8016178:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801617c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8016180:	f3bf 8f4f 	dsb	sy
 8016184:	f3bf 8f6f 	isb	sy
 8016188:	e7a8      	b.n	80160dc <xQueueSemaphoreTake+0x94>
	taskEXIT_CRITICAL();
 801618a:	f001 fb39 	bl	8017800 <vPortExitCritical>
					if( xInheritanceOccurred != pdFALSE )
 801618e:	b926      	cbnz	r6, 801619a <xQueueSemaphoreTake+0x152>
}
 8016190:	4630      	mov	r0, r6
 8016192:	b005      	add	sp, #20
 8016194:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016196:	4606      	mov	r6, r0
 8016198:	e76f      	b.n	801607a <xQueueSemaphoreTake+0x32>
						taskENTER_CRITICAL();
 801619a:	f001 fb0b 	bl	80177b4 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 801619e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80161a0:	b119      	cbz	r1, 80161aa <xQueueSemaphoreTake+0x162>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80161a2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80161a4:	6819      	ldr	r1, [r3, #0]
 80161a6:	f1c1 0107 	rsb	r1, r1, #7
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80161aa:	68a0      	ldr	r0, [r4, #8]
				return errQUEUE_EMPTY;
 80161ac:	2600      	movs	r6, #0
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80161ae:	f000 fecb 	bl	8016f48 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 80161b2:	f001 fb25 	bl	8017800 <vPortExitCritical>
 80161b6:	e7eb      	b.n	8016190 <xQueueSemaphoreTake+0x148>
						taskENTER_CRITICAL();
 80161b8:	f001 fafc 	bl	80177b4 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80161bc:	68a0      	ldr	r0, [r4, #8]
 80161be:	f000 fe0b 	bl	8016dd8 <xTaskPriorityInherit>
 80161c2:	4606      	mov	r6, r0
						taskEXIT_CRITICAL();
 80161c4:	f001 fb1c 	bl	8017800 <vPortExitCritical>
 80161c8:	e7c8      	b.n	801615c <xQueueSemaphoreTake+0x114>
						configASSERT( xInheritanceOccurred == pdFALSE );
 80161ca:	2e00      	cmp	r6, #0
 80161cc:	d0f1      	beq.n	80161b2 <xQueueSemaphoreTake+0x16a>
 80161ce:	f04f 0330 	mov.w	r3, #48	; 0x30
 80161d2:	b672      	cpsid	i
 80161d4:	f383 8811 	msr	BASEPRI, r3
 80161d8:	f3bf 8f6f 	isb	sy
 80161dc:	f3bf 8f4f 	dsb	sy
 80161e0:	b662      	cpsie	i
 80161e2:	e7fe      	b.n	80161e2 <xQueueSemaphoreTake+0x19a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80161e4:	f104 0010 	add.w	r0, r4, #16
 80161e8:	f000 fd36 	bl	8016c58 <xTaskRemoveFromEventList>
 80161ec:	2800      	cmp	r0, #0
 80161ee:	d084      	beq.n	80160fa <xQueueSemaphoreTake+0xb2>
						queueYIELD_IF_USING_PREEMPTION();
 80161f0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80161f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80161f8:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80161fc:	f3bf 8f4f 	dsb	sy
 8016200:	f3bf 8f6f 	isb	sy
 8016204:	e779      	b.n	80160fa <xQueueSemaphoreTake+0xb2>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8016206:	f000 ff0d 	bl	8017024 <pvTaskIncrementMutexHeldCount>
 801620a:	60a0      	str	r0, [r4, #8]
 801620c:	e772      	b.n	80160f4 <xQueueSemaphoreTake+0xac>
 801620e:	bf00      	nop

08016210 <xQueueReceiveFromISR>:
{
 8016210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8016214:	b330      	cbz	r0, 8016264 <xQueueReceiveFromISR+0x54>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016216:	460e      	mov	r6, r1
 8016218:	4604      	mov	r4, r0
 801621a:	4617      	mov	r7, r2
 801621c:	b1a1      	cbz	r1, 8016248 <xQueueReceiveFromISR+0x38>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801621e:	f001 fbcf 	bl	80179c0 <vPortValidateInterruptPriority>
	__asm volatile
 8016222:	f3ef 8911 	mrs	r9, BASEPRI
 8016226:	f04f 0330 	mov.w	r3, #48	; 0x30
 801622a:	b672      	cpsid	i
 801622c:	f383 8811 	msr	BASEPRI, r3
 8016230:	f3bf 8f6f 	isb	sy
 8016234:	f3bf 8f4f 	dsb	sy
 8016238:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801623a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801623c:	b9ed      	cbnz	r5, 801627a <xQueueReceiveFromISR+0x6a>
			xReturn = pdFAIL;
 801623e:	4628      	mov	r0, r5
	__asm volatile
 8016240:	f389 8811 	msr	BASEPRI, r9
}
 8016244:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016248:	6c03      	ldr	r3, [r0, #64]	; 0x40
 801624a:	2b00      	cmp	r3, #0
 801624c:	d0e7      	beq.n	801621e <xQueueReceiveFromISR+0xe>
	__asm volatile
 801624e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016252:	b672      	cpsid	i
 8016254:	f383 8811 	msr	BASEPRI, r3
 8016258:	f3bf 8f6f 	isb	sy
 801625c:	f3bf 8f4f 	dsb	sy
 8016260:	b662      	cpsie	i
 8016262:	e7fe      	b.n	8016262 <xQueueReceiveFromISR+0x52>
 8016264:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016268:	b672      	cpsid	i
 801626a:	f383 8811 	msr	BASEPRI, r3
 801626e:	f3bf 8f6f 	isb	sy
 8016272:	f3bf 8f4f 	dsb	sy
 8016276:	b662      	cpsie	i
	configASSERT( pxQueue );
 8016278:	e7fe      	b.n	8016278 <xQueueReceiveFromISR+0x68>
			const int8_t cRxLock = pxQueue->cRxLock;
 801627a:	f894 8044 	ldrb.w	r8, [r4, #68]	; 0x44
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801627e:	6c22      	ldr	r2, [r4, #64]	; 0x40
			const int8_t cRxLock = pxQueue->cRxLock;
 8016280:	fa4f f888 	sxtb.w	r8, r8
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8016284:	b142      	cbz	r2, 8016298 <xQueueReceiveFromISR+0x88>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8016286:	68e1      	ldr	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8016288:	68a3      	ldr	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801628a:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801628c:	4299      	cmp	r1, r3
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801628e:	60e1      	str	r1, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8016290:	d215      	bcs.n	80162be <xQueueReceiveFromISR+0xae>
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8016292:	4630      	mov	r0, r6
 8016294:	f00e f8e8 	bl	8024468 <memcpy>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8016298:	3d01      	subs	r5, #1
			if( cRxLock == queueUNLOCKED )
 801629a:	f1b8 3fff 	cmp.w	r8, #4294967295
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801629e:	63a5      	str	r5, [r4, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 80162a0:	d009      	beq.n	80162b6 <xQueueReceiveFromISR+0xa6>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80162a2:	f108 0301 	add.w	r3, r8, #1
			xReturn = pdPASS;
 80162a6:	2001      	movs	r0, #1
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80162a8:	b25b      	sxtb	r3, r3
 80162aa:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	__asm volatile
 80162ae:	f389 8811 	msr	BASEPRI, r9
}
 80162b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80162b6:	6923      	ldr	r3, [r4, #16]
 80162b8:	b923      	cbnz	r3, 80162c4 <xQueueReceiveFromISR+0xb4>
			xReturn = pdPASS;
 80162ba:	2001      	movs	r0, #1
 80162bc:	e7c0      	b.n	8016240 <xQueueReceiveFromISR+0x30>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80162be:	6821      	ldr	r1, [r4, #0]
 80162c0:	60e1      	str	r1, [r4, #12]
 80162c2:	e7e6      	b.n	8016292 <xQueueReceiveFromISR+0x82>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80162c4:	f104 0010 	add.w	r0, r4, #16
 80162c8:	f000 fcc6 	bl	8016c58 <xTaskRemoveFromEventList>
						if( pxHigherPriorityTaskWoken != NULL )
 80162cc:	2f00      	cmp	r7, #0
 80162ce:	d0f4      	beq.n	80162ba <xQueueReceiveFromISR+0xaa>
 80162d0:	2800      	cmp	r0, #0
 80162d2:	d0f2      	beq.n	80162ba <xQueueReceiveFromISR+0xaa>
							*pxHigherPriorityTaskWoken = pdTRUE;
 80162d4:	2301      	movs	r3, #1
			xReturn = pdPASS;
 80162d6:	4618      	mov	r0, r3
							*pxHigherPriorityTaskWoken = pdTRUE;
 80162d8:	603b      	str	r3, [r7, #0]
 80162da:	e7b1      	b.n	8016240 <xQueueReceiveFromISR+0x30>

080162dc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80162dc:	b410      	push	{r4}
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80162de:	2300      	movs	r3, #0
 80162e0:	4c08      	ldr	r4, [pc, #32]	; (8016304 <vQueueAddToRegistry+0x28>)
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80162e2:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
 80162e6:	b12a      	cbz	r2, 80162f4 <vQueueAddToRegistry+0x18>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80162e8:	3301      	adds	r3, #1
 80162ea:	2b08      	cmp	r3, #8
 80162ec:	d1f9      	bne.n	80162e2 <vQueueAddToRegistry+0x6>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80162ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80162f2:	4770      	bx	lr
				xQueueRegistry[ ux ].xHandle = xQueue;
 80162f4:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80162f8:	f844 1033 	str.w	r1, [r4, r3, lsl #3]
	}
 80162fc:	f85d 4b04 	ldr.w	r4, [sp], #4
				xQueueRegistry[ ux ].xHandle = xQueue;
 8016300:	6050      	str	r0, [r2, #4]
	}
 8016302:	4770      	bx	lr
 8016304:	20006310 	.word	0x20006310

08016308 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8016308:	b570      	push	{r4, r5, r6, lr}
 801630a:	4604      	mov	r4, r0
 801630c:	460e      	mov	r6, r1
 801630e:	4615      	mov	r5, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8016310:	f001 fa50 	bl	80177b4 <vPortEnterCritical>
 8016314:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8016318:	2bff      	cmp	r3, #255	; 0xff
 801631a:	d102      	bne.n	8016322 <vQueueWaitForMessageRestricted+0x1a>
 801631c:	2300      	movs	r3, #0
 801631e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8016322:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8016326:	2bff      	cmp	r3, #255	; 0xff
 8016328:	d102      	bne.n	8016330 <vQueueWaitForMessageRestricted+0x28>
 801632a:	2300      	movs	r3, #0
 801632c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8016330:	f001 fa66 	bl	8017800 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8016334:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016336:	b123      	cbz	r3, 8016342 <vQueueWaitForMessageRestricted+0x3a>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8016338:	4620      	mov	r0, r4
	}
 801633a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 801633e:	f7ff bad1 	b.w	80158e4 <prvUnlockQueue>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8016342:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8016346:	462a      	mov	r2, r5
 8016348:	4631      	mov	r1, r6
 801634a:	f000 fc65 	bl	8016c18 <vTaskPlaceOnEventListRestricted>
		prvUnlockQueue( pxQueue );
 801634e:	4620      	mov	r0, r4
	}
 8016350:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8016354:	f7ff bac6 	b.w	80158e4 <prvUnlockQueue>

08016358 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8016358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801635c:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801635e:	f001 fa29 	bl	80177b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8016362:	4a35      	ldr	r2, [pc, #212]	; (8016438 <prvAddNewTaskToReadyList+0xe0>)
		if( pxCurrentTCB == NULL )
 8016364:	4d35      	ldr	r5, [pc, #212]	; (801643c <prvAddNewTaskToReadyList+0xe4>)
		uxCurrentNumberOfTasks++;
 8016366:	6813      	ldr	r3, [r2, #0]
 8016368:	3301      	adds	r3, #1
 801636a:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801636c:	682b      	ldr	r3, [r5, #0]
 801636e:	2b00      	cmp	r3, #0
 8016370:	d034      	beq.n	80163dc <prvAddNewTaskToReadyList+0x84>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8016372:	4e33      	ldr	r6, [pc, #204]	; (8016440 <prvAddNewTaskToReadyList+0xe8>)
 8016374:	6833      	ldr	r3, [r6, #0]
 8016376:	b343      	cbz	r3, 80163ca <prvAddNewTaskToReadyList+0x72>
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8016378:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 801637a:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 8016464 <prvAddNewTaskToReadyList+0x10c>
 801637e:	2201      	movs	r2, #1
		uxTaskNumber++;
 8016380:	4f30      	ldr	r7, [pc, #192]	; (8016444 <prvAddNewTaskToReadyList+0xec>)
		prvAddTaskToReadyList( pxNewTCB );
 8016382:	4931      	ldr	r1, [pc, #196]	; (8016448 <prvAddNewTaskToReadyList+0xf0>)
 8016384:	409a      	lsls	r2, r3
 8016386:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 801638a:	eb08 0083 	add.w	r0, r8, r3, lsl #2
		uxTaskNumber++;
 801638e:	683b      	ldr	r3, [r7, #0]
 8016390:	3301      	adds	r3, #1
 8016392:	603b      	str	r3, [r7, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8016394:	680b      	ldr	r3, [r1, #0]
 8016396:	431a      	orrs	r2, r3
 8016398:	600a      	str	r2, [r1, #0]
 801639a:	1d21      	adds	r1, r4, #4
 801639c:	f7ff fa24 	bl	80157e8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80163a0:	f001 fa2e 	bl	8017800 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80163a4:	6833      	ldr	r3, [r6, #0]
 80163a6:	b173      	cbz	r3, 80163c6 <prvAddNewTaskToReadyList+0x6e>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80163a8:	682a      	ldr	r2, [r5, #0]
 80163aa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80163ac:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80163ae:	429a      	cmp	r2, r3
 80163b0:	d209      	bcs.n	80163c6 <prvAddNewTaskToReadyList+0x6e>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80163b2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80163b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80163ba:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80163be:	f3bf 8f4f 	dsb	sy
 80163c2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80163c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80163ca:	682a      	ldr	r2, [r5, #0]
 80163cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80163ce:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80163d0:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8016464 <prvAddNewTaskToReadyList+0x10c>
 80163d4:	429a      	cmp	r2, r3
 80163d6:	d8d2      	bhi.n	801637e <prvAddNewTaskToReadyList+0x26>
					pxCurrentTCB = pxNewTCB;
 80163d8:	602c      	str	r4, [r5, #0]
 80163da:	e7d0      	b.n	801637e <prvAddNewTaskToReadyList+0x26>
			pxCurrentTCB = pxNewTCB;
 80163dc:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80163de:	6813      	ldr	r3, [r2, #0]
 80163e0:	2b01      	cmp	r3, #1
 80163e2:	d004      	beq.n	80163ee <prvAddNewTaskToReadyList+0x96>
		prvAddTaskToReadyList( pxNewTCB );
 80163e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80163e6:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8016464 <prvAddNewTaskToReadyList+0x10c>
 80163ea:	4e15      	ldr	r6, [pc, #84]	; (8016440 <prvAddNewTaskToReadyList+0xe8>)
 80163ec:	e7c7      	b.n	801637e <prvAddNewTaskToReadyList+0x26>
 80163ee:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8016464 <prvAddNewTaskToReadyList+0x10c>
 80163f2:	4646      	mov	r6, r8
 80163f4:	f108 078c 	add.w	r7, r8, #140	; 0x8c
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80163f8:	4630      	mov	r0, r6
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80163fa:	3614      	adds	r6, #20
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80163fc:	f7ff f9e4 	bl	80157c8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016400:	42b7      	cmp	r7, r6
 8016402:	d1f9      	bne.n	80163f8 <prvAddNewTaskToReadyList+0xa0>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016404:	f8df 9060 	ldr.w	r9, [pc, #96]	; 8016468 <prvAddNewTaskToReadyList+0x110>
	vListInitialise( &xDelayedTaskList2 );
 8016408:	4f10      	ldr	r7, [pc, #64]	; (801644c <prvAddNewTaskToReadyList+0xf4>)
	vListInitialise( &xDelayedTaskList1 );
 801640a:	4648      	mov	r0, r9
 801640c:	4e0c      	ldr	r6, [pc, #48]	; (8016440 <prvAddNewTaskToReadyList+0xe8>)
 801640e:	f7ff f9db 	bl	80157c8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8016412:	4638      	mov	r0, r7
 8016414:	f7ff f9d8 	bl	80157c8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016418:	480d      	ldr	r0, [pc, #52]	; (8016450 <prvAddNewTaskToReadyList+0xf8>)
 801641a:	f7ff f9d5 	bl	80157c8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801641e:	480d      	ldr	r0, [pc, #52]	; (8016454 <prvAddNewTaskToReadyList+0xfc>)
 8016420:	f7ff f9d2 	bl	80157c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016424:	480c      	ldr	r0, [pc, #48]	; (8016458 <prvAddNewTaskToReadyList+0x100>)
 8016426:	f7ff f9cf 	bl	80157c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801642a:	4b0c      	ldr	r3, [pc, #48]	; (801645c <prvAddNewTaskToReadyList+0x104>)
 801642c:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016430:	4b0b      	ldr	r3, [pc, #44]	; (8016460 <prvAddNewTaskToReadyList+0x108>)
 8016432:	601f      	str	r7, [r3, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8016434:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
}
 8016436:	e7a2      	b.n	801637e <prvAddNewTaskToReadyList+0x26>
 8016438:	200063e8 	.word	0x200063e8
 801643c:	20006350 	.word	0x20006350
 8016440:	20006444 	.word	0x20006444
 8016444:	200063f8 	.word	0x200063f8
 8016448:	200063fc 	.word	0x200063fc
 801644c:	20006414 	.word	0x20006414
 8016450:	20006430 	.word	0x20006430
 8016454:	2000645c 	.word	0x2000645c
 8016458:	20006448 	.word	0x20006448
 801645c:	20006354 	.word	0x20006354
 8016460:	20006358 	.word	0x20006358
 8016464:	2000635c 	.word	0x2000635c
 8016468:	20006400 	.word	0x20006400

0801646c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801646c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801646e:	4b1b      	ldr	r3, [pc, #108]	; (80164dc <prvAddCurrentTaskToDelayedList+0x70>)
{
 8016470:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016472:	4e1b      	ldr	r6, [pc, #108]	; (80164e0 <prvAddCurrentTaskToDelayedList+0x74>)
{
 8016474:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 8016476:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016478:	6833      	ldr	r3, [r6, #0]
 801647a:	1d18      	adds	r0, r3, #4
 801647c:	f7ff f9dc 	bl	8015838 <uxListRemove>
 8016480:	b948      	cbnz	r0, 8016496 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8016482:	6833      	ldr	r3, [r6, #0]
 8016484:	4917      	ldr	r1, [pc, #92]	; (80164e4 <prvAddCurrentTaskToDelayedList+0x78>)
 8016486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016488:	2301      	movs	r3, #1
 801648a:	fa03 f202 	lsl.w	r2, r3, r2
 801648e:	680b      	ldr	r3, [r1, #0]
 8016490:	ea23 0302 	bic.w	r3, r3, r2
 8016494:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8016496:	1c63      	adds	r3, r4, #1
 8016498:	d100      	bne.n	801649c <prvAddCurrentTaskToDelayedList+0x30>
 801649a:	b9bf      	cbnz	r7, 80164cc <prvAddCurrentTaskToDelayedList+0x60>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 801649c:	192c      	adds	r4, r5, r4

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801649e:	6833      	ldr	r3, [r6, #0]
 80164a0:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 80164a2:	d307      	bcc.n	80164b4 <prvAddCurrentTaskToDelayedList+0x48>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80164a4:	4b10      	ldr	r3, [pc, #64]	; (80164e8 <prvAddCurrentTaskToDelayedList+0x7c>)
 80164a6:	6818      	ldr	r0, [r3, #0]
 80164a8:	6831      	ldr	r1, [r6, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80164aa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80164ae:	3104      	adds	r1, #4
 80164b0:	f7ff b9aa 	b.w	8015808 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80164b4:	4b0d      	ldr	r3, [pc, #52]	; (80164ec <prvAddCurrentTaskToDelayedList+0x80>)
 80164b6:	6818      	ldr	r0, [r3, #0]
 80164b8:	6831      	ldr	r1, [r6, #0]
 80164ba:	3104      	adds	r1, #4
 80164bc:	f7ff f9a4 	bl	8015808 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80164c0:	4b0b      	ldr	r3, [pc, #44]	; (80164f0 <prvAddCurrentTaskToDelayedList+0x84>)
 80164c2:	681a      	ldr	r2, [r3, #0]
 80164c4:	42a2      	cmp	r2, r4
 80164c6:	d900      	bls.n	80164ca <prvAddCurrentTaskToDelayedList+0x5e>
					xNextTaskUnblockTime = xTimeToWake;
 80164c8:	601c      	str	r4, [r3, #0]
}
 80164ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80164cc:	6831      	ldr	r1, [r6, #0]
 80164ce:	4809      	ldr	r0, [pc, #36]	; (80164f4 <prvAddCurrentTaskToDelayedList+0x88>)
 80164d0:	3104      	adds	r1, #4
}
 80164d2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80164d6:	f7ff b987 	b.w	80157e8 <vListInsertEnd>
 80164da:	bf00      	nop
 80164dc:	20006470 	.word	0x20006470
 80164e0:	20006350 	.word	0x20006350
 80164e4:	200063fc 	.word	0x200063fc
 80164e8:	20006358 	.word	0x20006358
 80164ec:	20006354 	.word	0x20006354
 80164f0:	20006428 	.word	0x20006428
 80164f4:	20006448 	.word	0x20006448

080164f8 <prvDeleteTCB>:
	{
 80164f8:	b510      	push	{r4, lr}
 80164fa:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80164fc:	304c      	adds	r0, #76	; 0x4c
 80164fe:	f00f f869 	bl	80255d4 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8016502:	f894 30b1 	ldrb.w	r3, [r4, #177]	; 0xb1
 8016506:	b173      	cbz	r3, 8016526 <prvDeleteTCB+0x2e>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8016508:	2b01      	cmp	r3, #1
 801650a:	d015      	beq.n	8016538 <prvDeleteTCB+0x40>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801650c:	2b02      	cmp	r3, #2
 801650e:	d012      	beq.n	8016536 <prvDeleteTCB+0x3e>
	__asm volatile
 8016510:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016514:	b672      	cpsid	i
 8016516:	f383 8811 	msr	BASEPRI, r3
 801651a:	f3bf 8f6f 	isb	sy
 801651e:	f3bf 8f4f 	dsb	sy
 8016522:	b662      	cpsie	i
 8016524:	e7fe      	b.n	8016524 <prvDeleteTCB+0x2c>
				vPortFree( pxTCB->pxStack );
 8016526:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8016528:	f001 fb4a 	bl	8017bc0 <vPortFree>
				vPortFree( pxTCB );
 801652c:	4620      	mov	r0, r4
	}
 801652e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8016532:	f001 bb45 	b.w	8017bc0 <vPortFree>
	}
 8016536:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 8016538:	4620      	mov	r0, r4
	}
 801653a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 801653e:	f001 bb3f 	b.w	8017bc0 <vPortFree>
 8016542:	bf00      	nop

08016544 <prvIdleTask>:
{
 8016544:	4c16      	ldr	r4, [pc, #88]	; (80165a0 <prvIdleTask+0x5c>)
				taskYIELD();
 8016546:	f04f 29e0 	mov.w	r9, #3758153728	; 0xe000e000
 801654a:	4e16      	ldr	r6, [pc, #88]	; (80165a4 <prvIdleTask+0x60>)
 801654c:	f04f 5880 	mov.w	r8, #268435456	; 0x10000000
 8016550:	4d15      	ldr	r5, [pc, #84]	; (80165a8 <prvIdleTask+0x64>)
 8016552:	f8df a058 	ldr.w	sl, [pc, #88]	; 80165ac <prvIdleTask+0x68>
{
 8016556:	b580      	push	{r7, lr}
 8016558:	e011      	b.n	801657e <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 801655a:	f001 f92b 	bl	80177b4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801655e:	68f3      	ldr	r3, [r6, #12]
 8016560:	68df      	ldr	r7, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016562:	1d38      	adds	r0, r7, #4
 8016564:	f7ff f968 	bl	8015838 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8016568:	682b      	ldr	r3, [r5, #0]
 801656a:	3b01      	subs	r3, #1
 801656c:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 801656e:	6823      	ldr	r3, [r4, #0]
 8016570:	3b01      	subs	r3, #1
 8016572:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8016574:	f001 f944 	bl	8017800 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8016578:	4638      	mov	r0, r7
 801657a:	f7ff ffbd 	bl	80164f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801657e:	6823      	ldr	r3, [r4, #0]
 8016580:	2b00      	cmp	r3, #0
 8016582:	d1ea      	bne.n	801655a <prvIdleTask+0x16>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8016584:	f8da 3000 	ldr.w	r3, [sl]
 8016588:	2b01      	cmp	r3, #1
 801658a:	d905      	bls.n	8016598 <prvIdleTask+0x54>
				taskYIELD();
 801658c:	f8c9 8d04 	str.w	r8, [r9, #3332]	; 0xd04
 8016590:	f3bf 8f4f 	dsb	sy
 8016594:	f3bf 8f6f 	isb	sy
			vApplicationIdleHook();
 8016598:	f7ea fe60 	bl	800125c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 801659c:	e7ef      	b.n	801657e <prvIdleTask+0x3a>
 801659e:	bf00      	nop
 80165a0:	200063ec 	.word	0x200063ec
 80165a4:	2000645c 	.word	0x2000645c
 80165a8:	200063e8 	.word	0x200063e8
 80165ac:	2000635c 	.word	0x2000635c

080165b0 <vTaskSwitchContext.part.0>:
		xYieldPending = pdFALSE;
 80165b0:	4b1d      	ldr	r3, [pc, #116]	; (8016628 <vTaskSwitchContext.part.0+0x78>)
 80165b2:	2200      	movs	r2, #0
void vTaskSwitchContext( void )
 80165b4:	b510      	push	{r4, lr}
		taskCHECK_FOR_STACK_OVERFLOW();
 80165b6:	4c1d      	ldr	r4, [pc, #116]	; (801662c <vTaskSwitchContext.part.0+0x7c>)
		xYieldPending = pdFALSE;
 80165b8:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80165ba:	6822      	ldr	r2, [r4, #0]
 80165bc:	6823      	ldr	r3, [r4, #0]
 80165be:	6812      	ldr	r2, [r2, #0]
 80165c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80165c2:	429a      	cmp	r2, r3
 80165c4:	d927      	bls.n	8016616 <vTaskSwitchContext.part.0+0x66>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80165c6:	4b1a      	ldr	r3, [pc, #104]	; (8016630 <vTaskSwitchContext.part.0+0x80>)
 80165c8:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80165ca:	fab3 f383 	clz	r3, r3
 80165ce:	b2db      	uxtb	r3, r3
 80165d0:	4a18      	ldr	r2, [pc, #96]	; (8016634 <vTaskSwitchContext.part.0+0x84>)
 80165d2:	f1c3 031f 	rsb	r3, r3, #31
 80165d6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80165da:	0099      	lsls	r1, r3, #2
 80165dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80165e0:	5850      	ldr	r0, [r2, r1]
 80165e2:	b950      	cbnz	r0, 80165fa <vTaskSwitchContext.part.0+0x4a>
	__asm volatile
 80165e4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80165e8:	b672      	cpsid	i
 80165ea:	f383 8811 	msr	BASEPRI, r3
 80165ee:	f3bf 8f6f 	isb	sy
 80165f2:	f3bf 8f4f 	dsb	sy
 80165f6:	b662      	cpsie	i
 80165f8:	e7fe      	b.n	80165f8 <vTaskSwitchContext.part.0+0x48>
 80165fa:	6858      	ldr	r0, [r3, #4]
 80165fc:	3108      	adds	r1, #8
 80165fe:	6840      	ldr	r0, [r0, #4]
 8016600:	440a      	add	r2, r1
 8016602:	4290      	cmp	r0, r2
 8016604:	6058      	str	r0, [r3, #4]
 8016606:	d00c      	beq.n	8016622 <vTaskSwitchContext.part.0+0x72>
 8016608:	68c3      	ldr	r3, [r0, #12]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801660a:	4a0b      	ldr	r2, [pc, #44]	; (8016638 <vTaskSwitchContext.part.0+0x88>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801660c:	6023      	str	r3, [r4, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801660e:	6823      	ldr	r3, [r4, #0]
 8016610:	334c      	adds	r3, #76	; 0x4c
 8016612:	6013      	str	r3, [r2, #0]
}
 8016614:	bd10      	pop	{r4, pc}
		taskCHECK_FOR_STACK_OVERFLOW();
 8016616:	6820      	ldr	r0, [r4, #0]
 8016618:	6821      	ldr	r1, [r4, #0]
 801661a:	3134      	adds	r1, #52	; 0x34
 801661c:	f7ea fe20 	bl	8001260 <vApplicationStackOverflowHook>
 8016620:	e7d1      	b.n	80165c6 <vTaskSwitchContext.part.0+0x16>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016622:	6840      	ldr	r0, [r0, #4]
 8016624:	6058      	str	r0, [r3, #4]
 8016626:	e7ef      	b.n	8016608 <vTaskSwitchContext.part.0+0x58>
 8016628:	20006474 	.word	0x20006474
 801662c:	20006350 	.word	0x20006350
 8016630:	200063fc 	.word	0x200063fc
 8016634:	2000635c 	.word	0x2000635c
 8016638:	20000490 	.word	0x20000490

0801663c <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 801663c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016640:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8016642:	4699      	mov	r9, r3
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8016644:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8016648:	4607      	mov	r7, r0
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801664a:	6b26      	ldr	r6, [r4, #48]	; 0x30
 801664c:	4413      	add	r3, r2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 801664e:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8016652:	eb06 0683 	add.w	r6, r6, r3, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8016656:	f026 0607 	bic.w	r6, r6, #7
	if( pcName != NULL )
 801665a:	2900      	cmp	r1, #0
 801665c:	d041      	beq.n	80166e2 <prvInitialiseNewTask.constprop.0+0xa6>
 801665e:	f101 3cff 	add.w	ip, r1, #4294967295
 8016662:	f104 0e33 	add.w	lr, r4, #51	; 0x33
 8016666:	310f      	adds	r1, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8016668:	f81c 5f01 	ldrb.w	r5, [ip, #1]!
 801666c:	f80e 5f01 	strb.w	r5, [lr, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8016670:	b10d      	cbz	r5, 8016676 <prvInitialiseNewTask.constprop.0+0x3a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8016672:	458c      	cmp	ip, r1
 8016674:	d1f8      	bne.n	8016668 <prvInitialiseNewTask.constprop.0+0x2c>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8016676:	2300      	movs	r3, #0
 8016678:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801667c:	9d08      	ldr	r5, [sp, #32]
		pxNewTCB->uxMutexesHeld = 0;
 801667e:	f04f 0a00 	mov.w	sl, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8016682:	1d20      	adds	r0, r4, #4
 8016684:	2d06      	cmp	r5, #6
		pxNewTCB->uxMutexesHeld = 0;
 8016686:	f8c4 a048 	str.w	sl, [r4, #72]	; 0x48
 801668a:	bf28      	it	cs
 801668c:	2506      	movcs	r5, #6
	pxNewTCB->uxPriority = uxPriority;
 801668e:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8016690:	6465      	str	r5, [r4, #68]	; 0x44
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016692:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8016696:	f7ff f8a3 	bl	80157e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801669a:	f104 0018 	add.w	r0, r4, #24
 801669e:	f7ff f89f 	bl	80157e0 <vListInitialiseItem>
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80166a2:	4651      	mov	r1, sl
 80166a4:	2260      	movs	r2, #96	; 0x60
		pxNewTCB->ulNotifiedValue = 0;
 80166a6:	f8c4 a0ac 	str.w	sl, [r4, #172]	; 0xac
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80166aa:	f104 004c 	add.w	r0, r4, #76	; 0x4c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80166ae:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80166b0:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80166b2:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80166b4:	f884 a0b0 	strb.w	sl, [r4, #176]	; 0xb0
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80166b8:	f00d fefe 	bl	80244b8 <memset>
 80166bc:	4b0a      	ldr	r3, [pc, #40]	; (80166e8 <prvInitialiseNewTask.constprop.0+0xac>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80166be:	464a      	mov	r2, r9
 80166c0:	4639      	mov	r1, r7
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80166c2:	6523      	str	r3, [r4, #80]	; 0x50
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80166c4:	4630      	mov	r0, r6
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80166c6:	4b09      	ldr	r3, [pc, #36]	; (80166ec <prvInitialiseNewTask.constprop.0+0xb0>)
 80166c8:	6563      	str	r3, [r4, #84]	; 0x54
 80166ca:	4b09      	ldr	r3, [pc, #36]	; (80166f0 <prvInitialiseNewTask.constprop.0+0xb4>)
 80166cc:	65a3      	str	r3, [r4, #88]	; 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80166ce:	f001 f847 	bl	8017760 <pxPortInitialiseStack>
 80166d2:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 80166d4:	f1b8 0f00 	cmp.w	r8, #0
 80166d8:	d001      	beq.n	80166de <prvInitialiseNewTask.constprop.0+0xa2>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80166da:	f8c8 4000 	str.w	r4, [r8]
}
 80166de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80166e2:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 80166e6:	e7c9      	b.n	801667c <prvInitialiseNewTask.constprop.0+0x40>
 80166e8:	08045d64 	.word	0x08045d64
 80166ec:	08045d84 	.word	0x08045d84
 80166f0:	08045d44 	.word	0x08045d44

080166f4 <xTaskCreateStatic>:
	{
 80166f4:	b530      	push	{r4, r5, lr}
 80166f6:	b087      	sub	sp, #28
 80166f8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 80166fa:	b1e4      	cbz	r4, 8016736 <xTaskCreateStatic+0x42>
		configASSERT( pxTaskBuffer != NULL );
 80166fc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80166fe:	b17d      	cbz	r5, 8016720 <xTaskCreateStatic+0x2c>
			volatile size_t xSize = sizeof( StaticTask_t );
 8016700:	25b4      	movs	r5, #180	; 0xb4
 8016702:	9505      	str	r5, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8016704:	9d05      	ldr	r5, [sp, #20]
 8016706:	2db4      	cmp	r5, #180	; 0xb4
 8016708:	d020      	beq.n	801674c <xTaskCreateStatic+0x58>
 801670a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801670e:	b672      	cpsid	i
 8016710:	f383 8811 	msr	BASEPRI, r3
 8016714:	f3bf 8f6f 	isb	sy
 8016718:	f3bf 8f4f 	dsb	sy
 801671c:	b662      	cpsie	i
 801671e:	e7fe      	b.n	801671e <xTaskCreateStatic+0x2a>
 8016720:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016724:	b672      	cpsid	i
 8016726:	f383 8811 	msr	BASEPRI, r3
 801672a:	f3bf 8f6f 	isb	sy
 801672e:	f3bf 8f4f 	dsb	sy
 8016732:	b662      	cpsie	i
		configASSERT( pxTaskBuffer != NULL );
 8016734:	e7fe      	b.n	8016734 <xTaskCreateStatic+0x40>
 8016736:	f04f 0330 	mov.w	r3, #48	; 0x30
 801673a:	b672      	cpsid	i
 801673c:	f383 8811 	msr	BASEPRI, r3
 8016740:	f3bf 8f6f 	isb	sy
 8016744:	f3bf 8f4f 	dsb	sy
 8016748:	b662      	cpsie	i
		configASSERT( puxStackBuffer != NULL );
 801674a:	e7fe      	b.n	801674a <xTaskCreateStatic+0x56>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801674c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801674e:	632c      	str	r4, [r5, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8016750:	2402      	movs	r4, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8016752:	9502      	str	r5, [sp, #8]
 8016754:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8016756:	9500      	str	r5, [sp, #0]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8016758:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801675a:	f885 40b1 	strb.w	r4, [r5, #177]	; 0xb1
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801675e:	ac04      	add	r4, sp, #16
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8016760:	9d05      	ldr	r5, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8016762:	9401      	str	r4, [sp, #4]
 8016764:	f7ff ff6a 	bl	801663c <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8016768:	980c      	ldr	r0, [sp, #48]	; 0x30
 801676a:	f7ff fdf5 	bl	8016358 <prvAddNewTaskToReadyList>
	}
 801676e:	9804      	ldr	r0, [sp, #16]
 8016770:	b007      	add	sp, #28
 8016772:	bd30      	pop	{r4, r5, pc}

08016774 <xTaskCreate>:
	{
 8016774:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016778:	4607      	mov	r7, r0
 801677a:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801677c:	0090      	lsls	r0, r2, #2
	{
 801677e:	4615      	mov	r5, r2
 8016780:	4688      	mov	r8, r1
 8016782:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8016784:	f001 f980 	bl	8017a88 <pvPortMalloc>
			if( pxStack != NULL )
 8016788:	b1d8      	cbz	r0, 80167c2 <xTaskCreate+0x4e>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801678a:	4604      	mov	r4, r0
 801678c:	20b4      	movs	r0, #180	; 0xb4
 801678e:	f001 f97b 	bl	8017a88 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8016792:	4606      	mov	r6, r0
 8016794:	b1d0      	cbz	r0, 80167cc <xTaskCreate+0x58>
					pxNewTCB->pxStack = pxStack;
 8016796:	6304      	str	r4, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8016798:	2400      	movs	r4, #0
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801679a:	464b      	mov	r3, r9
 801679c:	462a      	mov	r2, r5
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801679e:	f886 40b1 	strb.w	r4, [r6, #177]	; 0xb1
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80167a2:	4641      	mov	r1, r8
 80167a4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80167a6:	4638      	mov	r0, r7
 80167a8:	9602      	str	r6, [sp, #8]
 80167aa:	9401      	str	r4, [sp, #4]
 80167ac:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80167ae:	9400      	str	r4, [sp, #0]
 80167b0:	f7ff ff44 	bl	801663c <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80167b4:	4630      	mov	r0, r6
 80167b6:	f7ff fdcf 	bl	8016358 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80167ba:	2001      	movs	r0, #1
	}
 80167bc:	b005      	add	sp, #20
 80167be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80167c2:	f04f 30ff 	mov.w	r0, #4294967295
	}
 80167c6:	b005      	add	sp, #20
 80167c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 80167cc:	4620      	mov	r0, r4
 80167ce:	f001 f9f7 	bl	8017bc0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80167d2:	f04f 30ff 	mov.w	r0, #4294967295
 80167d6:	e7f1      	b.n	80167bc <xTaskCreate+0x48>

080167d8 <vTaskStartScheduler>:
{
 80167d8:	b510      	push	{r4, lr}
 80167da:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80167dc:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80167de:	aa07      	add	r2, sp, #28
 80167e0:	a906      	add	r1, sp, #24
 80167e2:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80167e4:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80167e8:	f7ea fd3e 	bl	8001268 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80167ec:	4623      	mov	r3, r4
 80167ee:	9a07      	ldr	r2, [sp, #28]
 80167f0:	9400      	str	r4, [sp, #0]
 80167f2:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 80167f6:	e9cd 1001 	strd	r1, r0, [sp, #4]
 80167fa:	491a      	ldr	r1, [pc, #104]	; (8016864 <vTaskStartScheduler+0x8c>)
 80167fc:	481a      	ldr	r0, [pc, #104]	; (8016868 <vTaskStartScheduler+0x90>)
 80167fe:	f7ff ff79 	bl	80166f4 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8016802:	b1f8      	cbz	r0, 8016844 <vTaskStartScheduler+0x6c>
			xReturn = xTimerCreateTimerTask();
 8016804:	f000 fcfa 	bl	80171fc <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8016808:	2801      	cmp	r0, #1
 801680a:	d11d      	bne.n	8016848 <vTaskStartScheduler+0x70>
 801680c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016810:	b672      	cpsid	i
 8016812:	f383 8811 	msr	BASEPRI, r3
 8016816:	f3bf 8f6f 	isb	sy
 801681a:	f3bf 8f4f 	dsb	sy
 801681e:	b662      	cpsie	i
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8016820:	4b12      	ldr	r3, [pc, #72]	; (801686c <vTaskStartScheduler+0x94>)
 8016822:	4a13      	ldr	r2, [pc, #76]	; (8016870 <vTaskStartScheduler+0x98>)
 8016824:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8016826:	4913      	ldr	r1, [pc, #76]	; (8016874 <vTaskStartScheduler+0x9c>)
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8016828:	334c      	adds	r3, #76	; 0x4c
 801682a:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 801682c:	f04f 33ff 	mov.w	r3, #4294967295
		xSchedulerRunning = pdTRUE;
 8016830:	4a11      	ldr	r2, [pc, #68]	; (8016878 <vTaskStartScheduler+0xa0>)
		xNextTaskUnblockTime = portMAX_DELAY;
 8016832:	600b      	str	r3, [r1, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8016834:	4b11      	ldr	r3, [pc, #68]	; (801687c <vTaskStartScheduler+0xa4>)
		xSchedulerRunning = pdTRUE;
 8016836:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8016838:	601c      	str	r4, [r3, #0]
}
 801683a:	b008      	add	sp, #32
 801683c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8016840:	f001 b854 	b.w	80178ec <xPortStartScheduler>
}
 8016844:	b008      	add	sp, #32
 8016846:	bd10      	pop	{r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8016848:	3001      	adds	r0, #1
 801684a:	d1fb      	bne.n	8016844 <vTaskStartScheduler+0x6c>
 801684c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016850:	b672      	cpsid	i
 8016852:	f383 8811 	msr	BASEPRI, r3
 8016856:	f3bf 8f6f 	isb	sy
 801685a:	f3bf 8f4f 	dsb	sy
 801685e:	b662      	cpsie	i
 8016860:	e7fe      	b.n	8016860 <vTaskStartScheduler+0x88>
 8016862:	bf00      	nop
 8016864:	0802cdd0 	.word	0x0802cdd0
 8016868:	08016545 	.word	0x08016545
 801686c:	20006350 	.word	0x20006350
 8016870:	20000490 	.word	0x20000490
 8016874:	20006428 	.word	0x20006428
 8016878:	20006444 	.word	0x20006444
 801687c:	20006470 	.word	0x20006470

08016880 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8016880:	4a02      	ldr	r2, [pc, #8]	; (801688c <vTaskSuspendAll+0xc>)
 8016882:	6813      	ldr	r3, [r2, #0]
 8016884:	3301      	adds	r3, #1
 8016886:	6013      	str	r3, [r2, #0]
}
 8016888:	4770      	bx	lr
 801688a:	bf00      	nop
 801688c:	200063f4 	.word	0x200063f4

08016890 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8016890:	4b01      	ldr	r3, [pc, #4]	; (8016898 <xTaskGetTickCount+0x8>)
 8016892:	6818      	ldr	r0, [r3, #0]
}
 8016894:	4770      	bx	lr
 8016896:	bf00      	nop
 8016898:	20006470 	.word	0x20006470

0801689c <xTaskGetTickCountFromISR>:
{
 801689c:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801689e:	f001 f88f 	bl	80179c0 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 80168a2:	4b01      	ldr	r3, [pc, #4]	; (80168a8 <xTaskGetTickCountFromISR+0xc>)
 80168a4:	6818      	ldr	r0, [r3, #0]
}
 80168a6:	bd08      	pop	{r3, pc}
 80168a8:	20006470 	.word	0x20006470

080168ac <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80168ac:	4b52      	ldr	r3, [pc, #328]	; (80169f8 <xTaskIncrementTick+0x14c>)
 80168ae:	681b      	ldr	r3, [r3, #0]
{
 80168b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80168b4:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80168b6:	2b00      	cmp	r3, #0
 80168b8:	d14c      	bne.n	8016954 <xTaskIncrementTick+0xa8>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80168ba:	4b50      	ldr	r3, [pc, #320]	; (80169fc <xTaskIncrementTick+0x150>)
 80168bc:	681d      	ldr	r5, [r3, #0]
 80168be:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 80168c0:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80168c2:	2d00      	cmp	r5, #0
 80168c4:	d054      	beq.n	8016970 <xTaskIncrementTick+0xc4>
 80168c6:	4b4e      	ldr	r3, [pc, #312]	; (8016a00 <xTaskIncrementTick+0x154>)
 80168c8:	9301      	str	r3, [sp, #4]
		if( xConstTickCount >= xNextTaskUnblockTime )
 80168ca:	9b01      	ldr	r3, [sp, #4]
 80168cc:	681b      	ldr	r3, [r3, #0]
 80168ce:	42ab      	cmp	r3, r5
 80168d0:	d85d      	bhi.n	801698e <xTaskIncrementTick+0xe2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80168d2:	4e4c      	ldr	r6, [pc, #304]	; (8016a04 <xTaskIncrementTick+0x158>)
 80168d4:	6833      	ldr	r3, [r6, #0]
 80168d6:	681c      	ldr	r4, [r3, #0]
 80168d8:	2c00      	cmp	r4, #0
 80168da:	d07c      	beq.n	80169d6 <xTaskIncrementTick+0x12a>
BaseType_t xSwitchRequired = pdFALSE;
 80168dc:	2400      	movs	r4, #0
 80168de:	f8df 813c 	ldr.w	r8, [pc, #316]	; 8016a1c <xTaskIncrementTick+0x170>
 80168e2:	f8df 913c 	ldr.w	r9, [pc, #316]	; 8016a20 <xTaskIncrementTick+0x174>
					prvAddTaskToReadyList( pxTCB );
 80168e6:	f04f 0a01 	mov.w	sl, #1
 80168ea:	4f47      	ldr	r7, [pc, #284]	; (8016a08 <xTaskIncrementTick+0x15c>)
 80168ec:	e024      	b.n	8016938 <xTaskIncrementTick+0x8c>
 80168ee:	9100      	str	r1, [sp, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80168f0:	f7fe ffa2 	bl	8015838 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80168f4:	f8db 2028 	ldr.w	r2, [fp, #40]	; 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80168f8:	f10b 0018 	add.w	r0, fp, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80168fc:	9900      	ldr	r1, [sp, #0]
 80168fe:	b112      	cbz	r2, 8016906 <xTaskIncrementTick+0x5a>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016900:	f7fe ff9a 	bl	8015838 <uxListRemove>
 8016904:	9900      	ldr	r1, [sp, #0]
					prvAddTaskToReadyList( pxTCB );
 8016906:	f8db 002c 	ldr.w	r0, [fp, #44]	; 0x2c
 801690a:	683b      	ldr	r3, [r7, #0]
 801690c:	fa0a f200 	lsl.w	r2, sl, r0
 8016910:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8016914:	431a      	orrs	r2, r3
 8016916:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 801691a:	603a      	str	r2, [r7, #0]
 801691c:	f7fe ff64 	bl	80157e8 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8016920:	f8d9 3000 	ldr.w	r3, [r9]
 8016924:	f8db 202c 	ldr.w	r2, [fp, #44]	; 0x2c
 8016928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 801692a:	429a      	cmp	r2, r3
 801692c:	bf28      	it	cs
 801692e:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016930:	6833      	ldr	r3, [r6, #0]
 8016932:	681b      	ldr	r3, [r3, #0]
 8016934:	2b00      	cmp	r3, #0
 8016936:	d052      	beq.n	80169de <xTaskIncrementTick+0x132>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016938:	6833      	ldr	r3, [r6, #0]
 801693a:	68db      	ldr	r3, [r3, #12]
 801693c:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8016940:	f8db 2004 	ldr.w	r2, [fp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016944:	f10b 0104 	add.w	r1, fp, #4
					if( xConstTickCount < xItemValue )
 8016948:	4295      	cmp	r5, r2
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801694a:	4608      	mov	r0, r1
					if( xConstTickCount < xItemValue )
 801694c:	d2cf      	bcs.n	80168ee <xTaskIncrementTick+0x42>
						xNextTaskUnblockTime = xItemValue;
 801694e:	9b01      	ldr	r3, [sp, #4]
 8016950:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8016952:	e021      	b.n	8016998 <xTaskIncrementTick+0xec>
		++uxPendedTicks;
 8016954:	4a2d      	ldr	r2, [pc, #180]	; (8016a0c <xTaskIncrementTick+0x160>)
BaseType_t xSwitchRequired = pdFALSE;
 8016956:	2400      	movs	r4, #0
		++uxPendedTicks;
 8016958:	6813      	ldr	r3, [r2, #0]
 801695a:	3301      	adds	r3, #1
 801695c:	6013      	str	r3, [r2, #0]
		if( xYieldPending != pdFALSE )
 801695e:	4b2c      	ldr	r3, [pc, #176]	; (8016a10 <xTaskIncrementTick+0x164>)
 8016960:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8016962:	2b00      	cmp	r3, #0
}
 8016964:	bf0c      	ite	eq
 8016966:	4620      	moveq	r0, r4
 8016968:	2001      	movne	r0, #1
 801696a:	b003      	add	sp, #12
 801696c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8016970:	4b24      	ldr	r3, [pc, #144]	; (8016a04 <xTaskIncrementTick+0x158>)
 8016972:	681a      	ldr	r2, [r3, #0]
 8016974:	6812      	ldr	r2, [r2, #0]
 8016976:	b1da      	cbz	r2, 80169b0 <xTaskIncrementTick+0x104>
 8016978:	f04f 0330 	mov.w	r3, #48	; 0x30
 801697c:	b672      	cpsid	i
 801697e:	f383 8811 	msr	BASEPRI, r3
 8016982:	f3bf 8f6f 	isb	sy
 8016986:	f3bf 8f4f 	dsb	sy
 801698a:	b662      	cpsie	i
 801698c:	e7fe      	b.n	801698c <xTaskIncrementTick+0xe0>
BaseType_t xSwitchRequired = pdFALSE;
 801698e:	2400      	movs	r4, #0
 8016990:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8016a1c <xTaskIncrementTick+0x170>
 8016994:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8016a20 <xTaskIncrementTick+0x174>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8016998:	f8d9 3000 	ldr.w	r3, [r9]
 801699c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801699e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80169a2:	009b      	lsls	r3, r3, #2
 80169a4:	f858 3003 	ldr.w	r3, [r8, r3]
				xSwitchRequired = pdTRUE;
 80169a8:	2b02      	cmp	r3, #2
 80169aa:	bf28      	it	cs
 80169ac:	2401      	movcs	r4, #1
 80169ae:	e7d6      	b.n	801695e <xTaskIncrementTick+0xb2>
			taskSWITCH_DELAYED_LISTS();
 80169b0:	4a18      	ldr	r2, [pc, #96]	; (8016a14 <xTaskIncrementTick+0x168>)
 80169b2:	6818      	ldr	r0, [r3, #0]
 80169b4:	6811      	ldr	r1, [r2, #0]
 80169b6:	6019      	str	r1, [r3, #0]
 80169b8:	4917      	ldr	r1, [pc, #92]	; (8016a18 <xTaskIncrementTick+0x16c>)
 80169ba:	6010      	str	r0, [r2, #0]
 80169bc:	680a      	ldr	r2, [r1, #0]
 80169be:	3201      	adds	r2, #1
 80169c0:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80169c2:	681a      	ldr	r2, [r3, #0]
 80169c4:	6812      	ldr	r2, [r2, #0]
 80169c6:	b97a      	cbnz	r2, 80169e8 <xTaskIncrementTick+0x13c>
		xNextTaskUnblockTime = portMAX_DELAY;
 80169c8:	4b0d      	ldr	r3, [pc, #52]	; (8016a00 <xTaskIncrementTick+0x154>)
 80169ca:	461a      	mov	r2, r3
 80169cc:	9301      	str	r3, [sp, #4]
 80169ce:	f04f 33ff 	mov.w	r3, #4294967295
 80169d2:	6013      	str	r3, [r2, #0]
 80169d4:	e779      	b.n	80168ca <xTaskIncrementTick+0x1e>
 80169d6:	f8df 8044 	ldr.w	r8, [pc, #68]	; 8016a1c <xTaskIncrementTick+0x170>
 80169da:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8016a20 <xTaskIncrementTick+0x174>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80169de:	f04f 33ff 	mov.w	r3, #4294967295
 80169e2:	9a01      	ldr	r2, [sp, #4]
 80169e4:	6013      	str	r3, [r2, #0]
					break;
 80169e6:	e7d7      	b.n	8016998 <xTaskIncrementTick+0xec>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80169e8:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80169ea:	4a05      	ldr	r2, [pc, #20]	; (8016a00 <xTaskIncrementTick+0x154>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80169ec:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80169ee:	9201      	str	r2, [sp, #4]
 80169f0:	68db      	ldr	r3, [r3, #12]
 80169f2:	685b      	ldr	r3, [r3, #4]
 80169f4:	6013      	str	r3, [r2, #0]
}
 80169f6:	e768      	b.n	80168ca <xTaskIncrementTick+0x1e>
 80169f8:	200063f4 	.word	0x200063f4
 80169fc:	20006470 	.word	0x20006470
 8016a00:	20006428 	.word	0x20006428
 8016a04:	20006354 	.word	0x20006354
 8016a08:	200063fc 	.word	0x200063fc
 8016a0c:	200063f0 	.word	0x200063f0
 8016a10:	20006474 	.word	0x20006474
 8016a14:	20006358 	.word	0x20006358
 8016a18:	2000642c 	.word	0x2000642c
 8016a1c:	2000635c 	.word	0x2000635c
 8016a20:	20006350 	.word	0x20006350

08016a24 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 8016a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a28:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 8016a2a:	f000 fec3 	bl	80177b4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8016a2e:	4b38      	ldr	r3, [pc, #224]	; (8016b10 <xTaskResumeAll.part.0+0xec>)
 8016a30:	681a      	ldr	r2, [r3, #0]
 8016a32:	3a01      	subs	r2, #1
 8016a34:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016a36:	681b      	ldr	r3, [r3, #0]
 8016a38:	2b00      	cmp	r3, #0
 8016a3a:	d159      	bne.n	8016af0 <xTaskResumeAll.part.0+0xcc>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8016a3c:	4b35      	ldr	r3, [pc, #212]	; (8016b14 <xTaskResumeAll.part.0+0xf0>)
 8016a3e:	681b      	ldr	r3, [r3, #0]
 8016a40:	2b00      	cmp	r3, #0
 8016a42:	d055      	beq.n	8016af0 <xTaskResumeAll.part.0+0xcc>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016a44:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8016b2c <xTaskResumeAll.part.0+0x108>
 8016a48:	f8da 3000 	ldr.w	r3, [sl]
 8016a4c:	2b00      	cmp	r3, #0
 8016a4e:	d05c      	beq.n	8016b0a <xTaskResumeAll.part.0+0xe6>
 8016a50:	4d31      	ldr	r5, [pc, #196]	; (8016b18 <xTaskResumeAll.part.0+0xf4>)
					prvAddTaskToReadyList( pxTCB );
 8016a52:	2601      	movs	r6, #1
 8016a54:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 8016b30 <xTaskResumeAll.part.0+0x10c>
 8016a58:	4f30      	ldr	r7, [pc, #192]	; (8016b1c <xTaskResumeAll.part.0+0xf8>)
 8016a5a:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 8016b34 <xTaskResumeAll.part.0+0x110>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016a5e:	f8da 300c 	ldr.w	r3, [sl, #12]
 8016a62:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016a64:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016a68:	f104 0018 	add.w	r0, r4, #24
 8016a6c:	f7fe fee4 	bl	8015838 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016a70:	4658      	mov	r0, fp
 8016a72:	f7fe fee1 	bl	8015838 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8016a76:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8016a78:	682a      	ldr	r2, [r5, #0]
 8016a7a:	4659      	mov	r1, fp
 8016a7c:	fa06 f300 	lsl.w	r3, r6, r0
 8016a80:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8016a84:	4313      	orrs	r3, r2
 8016a86:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8016a8a:	602b      	str	r3, [r5, #0]
 8016a8c:	f7fe feac 	bl	80157e8 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8016a90:	683b      	ldr	r3, [r7, #0]
 8016a92:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8016a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016a96:	429a      	cmp	r2, r3
 8016a98:	d301      	bcc.n	8016a9e <xTaskResumeAll.part.0+0x7a>
						xYieldPending = pdTRUE;
 8016a9a:	f8c9 6000 	str.w	r6, [r9]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016a9e:	f8da 3000 	ldr.w	r3, [sl]
 8016aa2:	2b00      	cmp	r3, #0
 8016aa4:	d1db      	bne.n	8016a5e <xTaskResumeAll.part.0+0x3a>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016aa6:	4b1e      	ldr	r3, [pc, #120]	; (8016b20 <xTaskResumeAll.part.0+0xfc>)
 8016aa8:	681a      	ldr	r2, [r3, #0]
 8016aaa:	6812      	ldr	r2, [r2, #0]
 8016aac:	b342      	cbz	r2, 8016b00 <xTaskResumeAll.part.0+0xdc>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016aae:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016ab0:	4b1c      	ldr	r3, [pc, #112]	; (8016b24 <xTaskResumeAll.part.0+0x100>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016ab2:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016ab4:	68d2      	ldr	r2, [r2, #12]
 8016ab6:	6852      	ldr	r2, [r2, #4]
 8016ab8:	601a      	str	r2, [r3, #0]
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8016aba:	4e1b      	ldr	r6, [pc, #108]	; (8016b28 <xTaskResumeAll.part.0+0x104>)
 8016abc:	6834      	ldr	r4, [r6, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8016abe:	b144      	cbz	r4, 8016ad2 <xTaskResumeAll.part.0+0xae>
								xYieldPending = pdTRUE;
 8016ac0:	2501      	movs	r5, #1
							if( xTaskIncrementTick() != pdFALSE )
 8016ac2:	f7ff fef3 	bl	80168ac <xTaskIncrementTick>
 8016ac6:	b108      	cbz	r0, 8016acc <xTaskResumeAll.part.0+0xa8>
								xYieldPending = pdTRUE;
 8016ac8:	f8c9 5000 	str.w	r5, [r9]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8016acc:	3c01      	subs	r4, #1
 8016ace:	d1f8      	bne.n	8016ac2 <xTaskResumeAll.part.0+0x9e>
						uxPendedTicks = 0;
 8016ad0:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 8016ad2:	f8d9 3000 	ldr.w	r3, [r9]
 8016ad6:	b15b      	cbz	r3, 8016af0 <xTaskResumeAll.part.0+0xcc>
					taskYIELD_IF_USING_PREEMPTION();
 8016ad8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8016adc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016ae0:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8016ae4:	f3bf 8f4f 	dsb	sy
 8016ae8:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8016aec:	2001      	movs	r0, #1
 8016aee:	e000      	b.n	8016af2 <xTaskResumeAll.part.0+0xce>
BaseType_t xAlreadyYielded = pdFALSE;
 8016af0:	2000      	movs	r0, #0
 8016af2:	9001      	str	r0, [sp, #4]
	taskEXIT_CRITICAL();
 8016af4:	f000 fe84 	bl	8017800 <vPortExitCritical>
}
 8016af8:	9801      	ldr	r0, [sp, #4]
 8016afa:	b003      	add	sp, #12
 8016afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xNextTaskUnblockTime = portMAX_DELAY;
 8016b00:	4b08      	ldr	r3, [pc, #32]	; (8016b24 <xTaskResumeAll.part.0+0x100>)
 8016b02:	f04f 32ff 	mov.w	r2, #4294967295
 8016b06:	601a      	str	r2, [r3, #0]
 8016b08:	e7d7      	b.n	8016aba <xTaskResumeAll.part.0+0x96>
 8016b0a:	f8df 9028 	ldr.w	r9, [pc, #40]	; 8016b34 <xTaskResumeAll.part.0+0x110>
 8016b0e:	e7d4      	b.n	8016aba <xTaskResumeAll.part.0+0x96>
 8016b10:	200063f4 	.word	0x200063f4
 8016b14:	200063e8 	.word	0x200063e8
 8016b18:	200063fc 	.word	0x200063fc
 8016b1c:	20006350 	.word	0x20006350
 8016b20:	20006354 	.word	0x20006354
 8016b24:	20006428 	.word	0x20006428
 8016b28:	200063f0 	.word	0x200063f0
 8016b2c:	20006430 	.word	0x20006430
 8016b30:	2000635c 	.word	0x2000635c
 8016b34:	20006474 	.word	0x20006474

08016b38 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 8016b38:	4b07      	ldr	r3, [pc, #28]	; (8016b58 <xTaskResumeAll+0x20>)
 8016b3a:	681b      	ldr	r3, [r3, #0]
 8016b3c:	b953      	cbnz	r3, 8016b54 <xTaskResumeAll+0x1c>
 8016b3e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016b42:	b672      	cpsid	i
 8016b44:	f383 8811 	msr	BASEPRI, r3
 8016b48:	f3bf 8f6f 	isb	sy
 8016b4c:	f3bf 8f4f 	dsb	sy
 8016b50:	b662      	cpsie	i
 8016b52:	e7fe      	b.n	8016b52 <xTaskResumeAll+0x1a>
 8016b54:	f7ff bf66 	b.w	8016a24 <xTaskResumeAll.part.0>
 8016b58:	200063f4 	.word	0x200063f4

08016b5c <vTaskDelay>:
	{
 8016b5c:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8016b5e:	b950      	cbnz	r0, 8016b76 <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 8016b60:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8016b64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016b68:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8016b6c:	f3bf 8f4f 	dsb	sy
 8016b70:	f3bf 8f6f 	isb	sy
	}
 8016b74:	bd10      	pop	{r4, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8016b76:	4c12      	ldr	r4, [pc, #72]	; (8016bc0 <vTaskDelay+0x64>)
 8016b78:	6821      	ldr	r1, [r4, #0]
 8016b7a:	b151      	cbz	r1, 8016b92 <vTaskDelay+0x36>
 8016b7c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016b80:	b672      	cpsid	i
 8016b82:	f383 8811 	msr	BASEPRI, r3
 8016b86:	f3bf 8f6f 	isb	sy
 8016b8a:	f3bf 8f4f 	dsb	sy
 8016b8e:	b662      	cpsie	i
 8016b90:	e7fe      	b.n	8016b90 <vTaskDelay+0x34>
	++uxSchedulerSuspended;
 8016b92:	6823      	ldr	r3, [r4, #0]
 8016b94:	3301      	adds	r3, #1
 8016b96:	6023      	str	r3, [r4, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8016b98:	f7ff fc68 	bl	801646c <prvAddCurrentTaskToDelayedList>
	configASSERT( uxSchedulerSuspended );
 8016b9c:	6823      	ldr	r3, [r4, #0]
 8016b9e:	b953      	cbnz	r3, 8016bb6 <vTaskDelay+0x5a>
 8016ba0:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016ba4:	b672      	cpsid	i
 8016ba6:	f383 8811 	msr	BASEPRI, r3
 8016baa:	f3bf 8f6f 	isb	sy
 8016bae:	f3bf 8f4f 	dsb	sy
 8016bb2:	b662      	cpsie	i
 8016bb4:	e7fe      	b.n	8016bb4 <vTaskDelay+0x58>
 8016bb6:	f7ff ff35 	bl	8016a24 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 8016bba:	2800      	cmp	r0, #0
 8016bbc:	d0d0      	beq.n	8016b60 <vTaskDelay+0x4>
	}
 8016bbe:	bd10      	pop	{r4, pc}
 8016bc0:	200063f4 	.word	0x200063f4

08016bc4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8016bc4:	4b04      	ldr	r3, [pc, #16]	; (8016bd8 <vTaskSwitchContext+0x14>)
 8016bc6:	681b      	ldr	r3, [r3, #0]
 8016bc8:	b11b      	cbz	r3, 8016bd2 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8016bca:	4b04      	ldr	r3, [pc, #16]	; (8016bdc <vTaskSwitchContext+0x18>)
 8016bcc:	2201      	movs	r2, #1
 8016bce:	601a      	str	r2, [r3, #0]
}
 8016bd0:	4770      	bx	lr
 8016bd2:	f7ff bced 	b.w	80165b0 <vTaskSwitchContext.part.0>
 8016bd6:	bf00      	nop
 8016bd8:	200063f4 	.word	0x200063f4
 8016bdc:	20006474 	.word	0x20006474

08016be0 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8016be0:	b160      	cbz	r0, 8016bfc <vTaskPlaceOnEventList+0x1c>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8016be2:	4b0c      	ldr	r3, [pc, #48]	; (8016c14 <vTaskPlaceOnEventList+0x34>)
{
 8016be4:	b510      	push	{r4, lr}
 8016be6:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8016be8:	6819      	ldr	r1, [r3, #0]
 8016bea:	3118      	adds	r1, #24
 8016bec:	f7fe fe0c 	bl	8015808 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8016bf0:	4620      	mov	r0, r4
 8016bf2:	2101      	movs	r1, #1
}
 8016bf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8016bf8:	f7ff bc38 	b.w	801646c <prvAddCurrentTaskToDelayedList>
 8016bfc:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016c00:	b672      	cpsid	i
 8016c02:	f383 8811 	msr	BASEPRI, r3
 8016c06:	f3bf 8f6f 	isb	sy
 8016c0a:	f3bf 8f4f 	dsb	sy
 8016c0e:	b662      	cpsie	i
	configASSERT( pxEventList );
 8016c10:	e7fe      	b.n	8016c10 <vTaskPlaceOnEventList+0x30>
 8016c12:	bf00      	nop
 8016c14:	20006350 	.word	0x20006350

08016c18 <vTaskPlaceOnEventListRestricted>:
	{
 8016c18:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8016c1a:	b180      	cbz	r0, 8016c3e <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8016c1c:	4b0d      	ldr	r3, [pc, #52]	; (8016c54 <vTaskPlaceOnEventListRestricted+0x3c>)
 8016c1e:	460d      	mov	r5, r1
 8016c20:	4614      	mov	r4, r2
 8016c22:	6819      	ldr	r1, [r3, #0]
 8016c24:	3118      	adds	r1, #24
 8016c26:	f7fe fddf 	bl	80157e8 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8016c2a:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8016c2c:	4621      	mov	r1, r4
 8016c2e:	bf0c      	ite	eq
 8016c30:	4628      	moveq	r0, r5
 8016c32:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8016c36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8016c3a:	f7ff bc17 	b.w	801646c <prvAddCurrentTaskToDelayedList>
 8016c3e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016c42:	b672      	cpsid	i
 8016c44:	f383 8811 	msr	BASEPRI, r3
 8016c48:	f3bf 8f6f 	isb	sy
 8016c4c:	f3bf 8f4f 	dsb	sy
 8016c50:	b662      	cpsie	i
		configASSERT( pxEventList );
 8016c52:	e7fe      	b.n	8016c52 <vTaskPlaceOnEventListRestricted+0x3a>
 8016c54:	20006350 	.word	0x20006350

08016c58 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016c58:	68c3      	ldr	r3, [r0, #12]
{
 8016c5a:	b530      	push	{r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016c5c:	68dc      	ldr	r4, [r3, #12]
{
 8016c5e:	b083      	sub	sp, #12
	configASSERT( pxUnblockedTCB );
 8016c60:	b364      	cbz	r4, 8016cbc <xTaskRemoveFromEventList+0x64>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8016c62:	f104 0518 	add.w	r5, r4, #24
 8016c66:	4628      	mov	r0, r5
 8016c68:	f7fe fde6 	bl	8015838 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016c6c:	4b1a      	ldr	r3, [pc, #104]	; (8016cd8 <xTaskRemoveFromEventList+0x80>)
 8016c6e:	681b      	ldr	r3, [r3, #0]
 8016c70:	b17b      	cbz	r3, 8016c92 <xTaskRemoveFromEventList+0x3a>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8016c72:	4629      	mov	r1, r5
 8016c74:	4819      	ldr	r0, [pc, #100]	; (8016cdc <xTaskRemoveFromEventList+0x84>)
 8016c76:	f7fe fdb7 	bl	80157e8 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016c7a:	4b19      	ldr	r3, [pc, #100]	; (8016ce0 <xTaskRemoveFromEventList+0x88>)
 8016c7c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8016c7e:	681b      	ldr	r3, [r3, #0]
 8016c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016c82:	429a      	cmp	r2, r3
 8016c84:	d925      	bls.n	8016cd2 <xTaskRemoveFromEventList+0x7a>
		xYieldPending = pdTRUE;
 8016c86:	2301      	movs	r3, #1
 8016c88:	4a16      	ldr	r2, [pc, #88]	; (8016ce4 <xTaskRemoveFromEventList+0x8c>)
		xReturn = pdTRUE;
 8016c8a:	4618      	mov	r0, r3
		xYieldPending = pdTRUE;
 8016c8c:	6013      	str	r3, [r2, #0]
}
 8016c8e:	b003      	add	sp, #12
 8016c90:	bd30      	pop	{r4, r5, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8016c92:	1d21      	adds	r1, r4, #4
 8016c94:	4608      	mov	r0, r1
 8016c96:	9101      	str	r1, [sp, #4]
 8016c98:	f7fe fdce 	bl	8015838 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8016c9c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8016c9e:	4a12      	ldr	r2, [pc, #72]	; (8016ce8 <xTaskRemoveFromEventList+0x90>)
 8016ca0:	2301      	movs	r3, #1
 8016ca2:	9901      	ldr	r1, [sp, #4]
 8016ca4:	6815      	ldr	r5, [r2, #0]
 8016ca6:	4083      	lsls	r3, r0
 8016ca8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8016cac:	432b      	orrs	r3, r5
 8016cae:	6013      	str	r3, [r2, #0]
 8016cb0:	4b0e      	ldr	r3, [pc, #56]	; (8016cec <xTaskRemoveFromEventList+0x94>)
 8016cb2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8016cb6:	f7fe fd97 	bl	80157e8 <vListInsertEnd>
 8016cba:	e7de      	b.n	8016c7a <xTaskRemoveFromEventList+0x22>
 8016cbc:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016cc0:	b672      	cpsid	i
 8016cc2:	f383 8811 	msr	BASEPRI, r3
 8016cc6:	f3bf 8f6f 	isb	sy
 8016cca:	f3bf 8f4f 	dsb	sy
 8016cce:	b662      	cpsie	i
	configASSERT( pxUnblockedTCB );
 8016cd0:	e7fe      	b.n	8016cd0 <xTaskRemoveFromEventList+0x78>
		xReturn = pdFALSE;
 8016cd2:	2000      	movs	r0, #0
}
 8016cd4:	b003      	add	sp, #12
 8016cd6:	bd30      	pop	{r4, r5, pc}
 8016cd8:	200063f4 	.word	0x200063f4
 8016cdc:	20006430 	.word	0x20006430
 8016ce0:	20006350 	.word	0x20006350
 8016ce4:	20006474 	.word	0x20006474
 8016ce8:	200063fc 	.word	0x200063fc
 8016cec:	2000635c 	.word	0x2000635c

08016cf0 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016cf0:	4a03      	ldr	r2, [pc, #12]	; (8016d00 <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 8016cf2:	4b04      	ldr	r3, [pc, #16]	; (8016d04 <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016cf4:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8016cf6:	681b      	ldr	r3, [r3, #0]
 8016cf8:	e9c0 2300 	strd	r2, r3, [r0]
}
 8016cfc:	4770      	bx	lr
 8016cfe:	bf00      	nop
 8016d00:	2000642c 	.word	0x2000642c
 8016d04:	20006470 	.word	0x20006470

08016d08 <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
 8016d08:	b338      	cbz	r0, 8016d5a <xTaskCheckForTimeOut+0x52>
{
 8016d0a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016d0c:	460d      	mov	r5, r1
 8016d0e:	b083      	sub	sp, #12
	configASSERT( pxTicksToWait );
 8016d10:	b1c1      	cbz	r1, 8016d44 <xTaskCheckForTimeOut+0x3c>
 8016d12:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8016d14:	f000 fd4e 	bl	80177b4 <vPortEnterCritical>
			if( *pxTicksToWait == portMAX_DELAY )
 8016d18:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 8016d1a:	4a1f      	ldr	r2, [pc, #124]	; (8016d98 <xTaskCheckForTimeOut+0x90>)
			if( *pxTicksToWait == portMAX_DELAY )
 8016d1c:	1c58      	adds	r0, r3, #1
		const TickType_t xConstTickCount = xTickCount;
 8016d1e:	6811      	ldr	r1, [r2, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8016d20:	d034      	beq.n	8016d8c <xTaskCheckForTimeOut+0x84>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8016d22:	f8df c078 	ldr.w	ip, [pc, #120]	; 8016d9c <xTaskCheckForTimeOut+0x94>
 8016d26:	6826      	ldr	r6, [r4, #0]
 8016d28:	f8dc 7000 	ldr.w	r7, [ip]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8016d2c:	6860      	ldr	r0, [r4, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8016d2e:	42be      	cmp	r6, r7
 8016d30:	d01e      	beq.n	8016d70 <xTaskCheckForTimeOut+0x68>
 8016d32:	4288      	cmp	r0, r1
 8016d34:	d81c      	bhi.n	8016d70 <xTaskCheckForTimeOut+0x68>
			xReturn = pdTRUE;
 8016d36:	2001      	movs	r0, #1
 8016d38:	9001      	str	r0, [sp, #4]
	taskEXIT_CRITICAL();
 8016d3a:	f000 fd61 	bl	8017800 <vPortExitCritical>
}
 8016d3e:	9801      	ldr	r0, [sp, #4]
 8016d40:	b003      	add	sp, #12
 8016d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016d44:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016d48:	b672      	cpsid	i
 8016d4a:	f383 8811 	msr	BASEPRI, r3
 8016d4e:	f3bf 8f6f 	isb	sy
 8016d52:	f3bf 8f4f 	dsb	sy
 8016d56:	b662      	cpsie	i
	configASSERT( pxTicksToWait );
 8016d58:	e7fe      	b.n	8016d58 <xTaskCheckForTimeOut+0x50>
 8016d5a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016d5e:	b672      	cpsid	i
 8016d60:	f383 8811 	msr	BASEPRI, r3
 8016d64:	f3bf 8f6f 	isb	sy
 8016d68:	f3bf 8f4f 	dsb	sy
 8016d6c:	b662      	cpsie	i
	configASSERT( pxTimeOut );
 8016d6e:	e7fe      	b.n	8016d6e <xTaskCheckForTimeOut+0x66>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8016d70:	eba1 0e00 	sub.w	lr, r1, r0
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8016d74:	4573      	cmp	r3, lr
 8016d76:	d90b      	bls.n	8016d90 <xTaskCheckForTimeOut+0x88>
			*pxTicksToWait -= xElapsedTime;
 8016d78:	1a5b      	subs	r3, r3, r1
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016d7a:	f8dc 1000 	ldr.w	r1, [ip]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8016d7e:	6812      	ldr	r2, [r2, #0]
			*pxTicksToWait -= xElapsedTime;
 8016d80:	4403      	add	r3, r0
			xReturn = pdFALSE;
 8016d82:	2000      	movs	r0, #0
			*pxTicksToWait -= xElapsedTime;
 8016d84:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8016d86:	e9c4 1200 	strd	r1, r2, [r4]
			xReturn = pdFALSE;
 8016d8a:	e7d5      	b.n	8016d38 <xTaskCheckForTimeOut+0x30>
				xReturn = pdFALSE;
 8016d8c:	2000      	movs	r0, #0
 8016d8e:	e7d3      	b.n	8016d38 <xTaskCheckForTimeOut+0x30>
			*pxTicksToWait = 0;
 8016d90:	2300      	movs	r3, #0
			xReturn = pdTRUE;
 8016d92:	2001      	movs	r0, #1
			*pxTicksToWait = 0;
 8016d94:	602b      	str	r3, [r5, #0]
			xReturn = pdTRUE;
 8016d96:	e7cf      	b.n	8016d38 <xTaskCheckForTimeOut+0x30>
 8016d98:	20006470 	.word	0x20006470
 8016d9c:	2000642c 	.word	0x2000642c

08016da0 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8016da0:	4b01      	ldr	r3, [pc, #4]	; (8016da8 <vTaskMissedYield+0x8>)
 8016da2:	2201      	movs	r2, #1
 8016da4:	601a      	str	r2, [r3, #0]
}
 8016da6:	4770      	bx	lr
 8016da8:	20006474 	.word	0x20006474

08016dac <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 8016dac:	4b01      	ldr	r3, [pc, #4]	; (8016db4 <xTaskGetCurrentTaskHandle+0x8>)
 8016dae:	6818      	ldr	r0, [r3, #0]
	}
 8016db0:	4770      	bx	lr
 8016db2:	bf00      	nop
 8016db4:	20006350 	.word	0x20006350

08016db8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8016db8:	4b05      	ldr	r3, [pc, #20]	; (8016dd0 <xTaskGetSchedulerState+0x18>)
 8016dba:	681b      	ldr	r3, [r3, #0]
 8016dbc:	b133      	cbz	r3, 8016dcc <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016dbe:	4b05      	ldr	r3, [pc, #20]	; (8016dd4 <xTaskGetSchedulerState+0x1c>)
 8016dc0:	681b      	ldr	r3, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 8016dc2:	2b00      	cmp	r3, #0
 8016dc4:	bf0c      	ite	eq
 8016dc6:	2002      	moveq	r0, #2
 8016dc8:	2000      	movne	r0, #0
 8016dca:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8016dcc:	2001      	movs	r0, #1
	}
 8016dce:	4770      	bx	lr
 8016dd0:	20006444 	.word	0x20006444
 8016dd4:	200063f4 	.word	0x200063f4

08016dd8 <xTaskPriorityInherit>:
	{
 8016dd8:	b570      	push	{r4, r5, r6, lr}
		if( pxMutexHolder != NULL )
 8016dda:	4604      	mov	r4, r0
	{
 8016ddc:	b082      	sub	sp, #8
		if( pxMutexHolder != NULL )
 8016dde:	b1c8      	cbz	r0, 8016e14 <xTaskPriorityInherit+0x3c>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8016de0:	4d26      	ldr	r5, [pc, #152]	; (8016e7c <xTaskPriorityInherit+0xa4>)
 8016de2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8016de4:	682a      	ldr	r2, [r5, #0]
 8016de6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8016de8:	4293      	cmp	r3, r2
 8016dea:	d215      	bcs.n	8016e18 <xTaskPriorityInherit+0x40>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016dec:	6982      	ldr	r2, [r0, #24]
 8016dee:	2a00      	cmp	r2, #0
 8016df0:	db04      	blt.n	8016dfc <xTaskPriorityInherit+0x24>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016df2:	682a      	ldr	r2, [r5, #0]
 8016df4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8016df6:	f1c2 0207 	rsb	r2, r2, #7
 8016dfa:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8016dfc:	4e20      	ldr	r6, [pc, #128]	; (8016e80 <xTaskPriorityInherit+0xa8>)
 8016dfe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8016e02:	6962      	ldr	r2, [r4, #20]
 8016e04:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8016e08:	429a      	cmp	r2, r3
 8016e0a:	d00e      	beq.n	8016e2a <xTaskPriorityInherit+0x52>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8016e0c:	682b      	ldr	r3, [r5, #0]
				xReturn = pdTRUE;
 8016e0e:	2001      	movs	r0, #1
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8016e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016e12:	62e3      	str	r3, [r4, #44]	; 0x2c
	}
 8016e14:	b002      	add	sp, #8
 8016e16:	bd70      	pop	{r4, r5, r6, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8016e18:	682b      	ldr	r3, [r5, #0]
 8016e1a:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8016e1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016e1e:	4298      	cmp	r0, r3
 8016e20:	bf2c      	ite	cs
 8016e22:	2000      	movcs	r0, #0
 8016e24:	2001      	movcc	r0, #1
	}
 8016e26:	b002      	add	sp, #8
 8016e28:	bd70      	pop	{r4, r5, r6, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016e2a:	1d21      	adds	r1, r4, #4
 8016e2c:	4608      	mov	r0, r1
 8016e2e:	9101      	str	r1, [sp, #4]
 8016e30:	f7fe fd02 	bl	8015838 <uxListRemove>
 8016e34:	9901      	ldr	r1, [sp, #4]
 8016e36:	b970      	cbnz	r0, 8016e56 <xTaskPriorityInherit+0x7e>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8016e38:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8016e3a:	4a12      	ldr	r2, [pc, #72]	; (8016e84 <xTaskPriorityInherit+0xac>)
 8016e3c:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8016e40:	009b      	lsls	r3, r3, #2
 8016e42:	58f3      	ldr	r3, [r6, r3]
 8016e44:	b943      	cbnz	r3, 8016e58 <xTaskPriorityInherit+0x80>
 8016e46:	2301      	movs	r3, #1
 8016e48:	fa03 f000 	lsl.w	r0, r3, r0
 8016e4c:	6813      	ldr	r3, [r2, #0]
 8016e4e:	ea23 0300 	bic.w	r3, r3, r0
 8016e52:	6013      	str	r3, [r2, #0]
 8016e54:	e000      	b.n	8016e58 <xTaskPriorityInherit+0x80>
 8016e56:	4a0b      	ldr	r2, [pc, #44]	; (8016e84 <xTaskPriorityInherit+0xac>)
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8016e58:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8016e5a:	6815      	ldr	r5, [r2, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8016e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016e5e:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8016e60:	2401      	movs	r4, #1
 8016e62:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8016e66:	fa04 f303 	lsl.w	r3, r4, r3
 8016e6a:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 8016e6e:	432b      	orrs	r3, r5
 8016e70:	6013      	str	r3, [r2, #0]
 8016e72:	f7fe fcb9 	bl	80157e8 <vListInsertEnd>
				xReturn = pdTRUE;
 8016e76:	4620      	mov	r0, r4
 8016e78:	e7cc      	b.n	8016e14 <xTaskPriorityInherit+0x3c>
 8016e7a:	bf00      	nop
 8016e7c:	20006350 	.word	0x20006350
 8016e80:	2000635c 	.word	0x2000635c
 8016e84:	200063fc 	.word	0x200063fc

08016e88 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8016e88:	b340      	cbz	r0, 8016edc <xTaskPriorityDisinherit+0x54>
			configASSERT( pxTCB == pxCurrentTCB );
 8016e8a:	4b2c      	ldr	r3, [pc, #176]	; (8016f3c <xTaskPriorityDisinherit+0xb4>)
 8016e8c:	681b      	ldr	r3, [r3, #0]
 8016e8e:	4283      	cmp	r3, r0
	{
 8016e90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016e92:	4604      	mov	r4, r0
 8016e94:	b083      	sub	sp, #12
			configASSERT( pxTCB == pxCurrentTCB );
 8016e96:	d00a      	beq.n	8016eae <xTaskPriorityDisinherit+0x26>
 8016e98:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016e9c:	b672      	cpsid	i
 8016e9e:	f383 8811 	msr	BASEPRI, r3
 8016ea2:	f3bf 8f6f 	isb	sy
 8016ea6:	f3bf 8f4f 	dsb	sy
 8016eaa:	b662      	cpsie	i
 8016eac:	e7fe      	b.n	8016eac <xTaskPriorityDisinherit+0x24>
			configASSERT( pxTCB->uxMutexesHeld );
 8016eae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016eb0:	b14b      	cbz	r3, 8016ec6 <xTaskPriorityDisinherit+0x3e>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8016eb2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
			( pxTCB->uxMutexesHeld )--;
 8016eb4:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8016eb6:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8016eb8:	6483      	str	r3, [r0, #72]	; 0x48
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8016eba:	4291      	cmp	r1, r2
 8016ebc:	d000      	beq.n	8016ec0 <xTaskPriorityDisinherit+0x38>
 8016ebe:	b17b      	cbz	r3, 8016ee0 <xTaskPriorityDisinherit+0x58>
	BaseType_t xReturn = pdFALSE;
 8016ec0:	2000      	movs	r0, #0
	}
 8016ec2:	b003      	add	sp, #12
 8016ec4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016ec6:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016eca:	b672      	cpsid	i
 8016ecc:	f383 8811 	msr	BASEPRI, r3
 8016ed0:	f3bf 8f6f 	isb	sy
 8016ed4:	f3bf 8f4f 	dsb	sy
 8016ed8:	b662      	cpsie	i
			configASSERT( pxTCB->uxMutexesHeld );
 8016eda:	e7fe      	b.n	8016eda <xTaskPriorityDisinherit+0x52>
	BaseType_t xReturn = pdFALSE;
 8016edc:	2000      	movs	r0, #0
	}
 8016ede:	4770      	bx	lr
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016ee0:	1d01      	adds	r1, r0, #4
 8016ee2:	4608      	mov	r0, r1
 8016ee4:	9101      	str	r1, [sp, #4]
 8016ee6:	f7fe fca7 	bl	8015838 <uxListRemove>
 8016eea:	9901      	ldr	r1, [sp, #4]
 8016eec:	b1a0      	cbz	r0, 8016f18 <xTaskPriorityDisinherit+0x90>
 8016eee:	4814      	ldr	r0, [pc, #80]	; (8016f40 <xTaskPriorityDisinherit+0xb8>)
 8016ef0:	4a14      	ldr	r2, [pc, #80]	; (8016f44 <xTaskPriorityDisinherit+0xbc>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8016ef2:	6c63      	ldr	r3, [r4, #68]	; 0x44
					prvAddTaskToReadyList( pxTCB );
 8016ef4:	2501      	movs	r5, #1
 8016ef6:	6816      	ldr	r6, [r2, #0]
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016ef8:	f1c3 0707 	rsb	r7, r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8016efc:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016efe:	61a7      	str	r7, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8016f00:	fa05 f403 	lsl.w	r4, r5, r3
 8016f04:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8016f08:	4334      	orrs	r4, r6
 8016f0a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8016f0e:	6014      	str	r4, [r2, #0]
 8016f10:	f7fe fc6a 	bl	80157e8 <vListInsertEnd>
					xReturn = pdTRUE;
 8016f14:	4628      	mov	r0, r5
		return xReturn;
 8016f16:	e7d4      	b.n	8016ec2 <xTaskPriorityDisinherit+0x3a>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8016f18:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8016f1a:	4809      	ldr	r0, [pc, #36]	; (8016f40 <xTaskPriorityDisinherit+0xb8>)
 8016f1c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 8016f20:	4a08      	ldr	r2, [pc, #32]	; (8016f44 <xTaskPriorityDisinherit+0xbc>)
 8016f22:	009b      	lsls	r3, r3, #2
 8016f24:	58c3      	ldr	r3, [r0, r3]
 8016f26:	2b00      	cmp	r3, #0
 8016f28:	d1e3      	bne.n	8016ef2 <xTaskPriorityDisinherit+0x6a>
 8016f2a:	2301      	movs	r3, #1
 8016f2c:	fa03 f505 	lsl.w	r5, r3, r5
 8016f30:	6813      	ldr	r3, [r2, #0]
 8016f32:	ea23 0305 	bic.w	r3, r3, r5
 8016f36:	6013      	str	r3, [r2, #0]
 8016f38:	e7db      	b.n	8016ef2 <xTaskPriorityDisinherit+0x6a>
 8016f3a:	bf00      	nop
 8016f3c:	20006350 	.word	0x20006350
 8016f40:	2000635c 	.word	0x2000635c
 8016f44:	200063fc 	.word	0x200063fc

08016f48 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 8016f48:	2800      	cmp	r0, #0
 8016f4a:	d044      	beq.n	8016fd6 <vTaskPriorityDisinheritAfterTimeout+0x8e>
			configASSERT( pxTCB->uxMutexesHeld );
 8016f4c:	6c83      	ldr	r3, [r0, #72]	; 0x48
	{
 8016f4e:	b530      	push	{r4, r5, lr}
 8016f50:	4604      	mov	r4, r0
 8016f52:	b083      	sub	sp, #12
			configASSERT( pxTCB->uxMutexesHeld );
 8016f54:	b153      	cbz	r3, 8016f6c <vTaskPriorityDisinheritAfterTimeout+0x24>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8016f56:	6c40      	ldr	r0, [r0, #68]	; 0x44
			if( pxTCB->uxPriority != uxPriorityToUse )
 8016f58:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8016f5a:	4281      	cmp	r1, r0
 8016f5c:	bf38      	it	cc
 8016f5e:	4601      	movcc	r1, r0
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8016f60:	428a      	cmp	r2, r1
 8016f62:	d001      	beq.n	8016f68 <vTaskPriorityDisinheritAfterTimeout+0x20>
 8016f64:	2b01      	cmp	r3, #1
 8016f66:	d00c      	beq.n	8016f82 <vTaskPriorityDisinheritAfterTimeout+0x3a>
	}
 8016f68:	b003      	add	sp, #12
 8016f6a:	bd30      	pop	{r4, r5, pc}
 8016f6c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016f70:	b672      	cpsid	i
 8016f72:	f383 8811 	msr	BASEPRI, r3
 8016f76:	f3bf 8f6f 	isb	sy
 8016f7a:	f3bf 8f4f 	dsb	sy
 8016f7e:	b662      	cpsie	i
			configASSERT( pxTCB->uxMutexesHeld );
 8016f80:	e7fe      	b.n	8016f80 <vTaskPriorityDisinheritAfterTimeout+0x38>
					configASSERT( pxTCB != pxCurrentTCB );
 8016f82:	4b25      	ldr	r3, [pc, #148]	; (8017018 <vTaskPriorityDisinheritAfterTimeout+0xd0>)
 8016f84:	681b      	ldr	r3, [r3, #0]
 8016f86:	42a3      	cmp	r3, r4
 8016f88:	d026      	beq.n	8016fd8 <vTaskPriorityDisinheritAfterTimeout+0x90>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016f8a:	69a3      	ldr	r3, [r4, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 8016f8c:	62e1      	str	r1, [r4, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016f8e:	2b00      	cmp	r3, #0
 8016f90:	db02      	blt.n	8016f98 <vTaskPriorityDisinheritAfterTimeout+0x50>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016f92:	f1c1 0107 	rsb	r1, r1, #7
 8016f96:	61a1      	str	r1, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8016f98:	4d20      	ldr	r5, [pc, #128]	; (801701c <vTaskPriorityDisinheritAfterTimeout+0xd4>)
 8016f9a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8016f9e:	6961      	ldr	r1, [r4, #20]
 8016fa0:	eb05 0382 	add.w	r3, r5, r2, lsl #2
 8016fa4:	4299      	cmp	r1, r3
 8016fa6:	d1df      	bne.n	8016f68 <vTaskPriorityDisinheritAfterTimeout+0x20>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016fa8:	1d21      	adds	r1, r4, #4
 8016faa:	4608      	mov	r0, r1
 8016fac:	9101      	str	r1, [sp, #4]
 8016fae:	f7fe fc43 	bl	8015838 <uxListRemove>
 8016fb2:	9901      	ldr	r1, [sp, #4]
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8016fb4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016fb6:	b1d0      	cbz	r0, 8016fee <vTaskPriorityDisinheritAfterTimeout+0xa6>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8016fb8:	2301      	movs	r3, #1
 8016fba:	0090      	lsls	r0, r2, #2
 8016fbc:	4c18      	ldr	r4, [pc, #96]	; (8017020 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8016fbe:	4093      	lsls	r3, r2
						prvAddTaskToReadyList( pxTCB );
 8016fc0:	4410      	add	r0, r2
 8016fc2:	6822      	ldr	r2, [r4, #0]
 8016fc4:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8016fc8:	4313      	orrs	r3, r2
 8016fca:	6023      	str	r3, [r4, #0]
	}
 8016fcc:	b003      	add	sp, #12
 8016fce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
						prvAddTaskToReadyList( pxTCB );
 8016fd2:	f7fe bc09 	b.w	80157e8 <vListInsertEnd>
 8016fd6:	4770      	bx	lr
 8016fd8:	f04f 0330 	mov.w	r3, #48	; 0x30
 8016fdc:	b672      	cpsid	i
 8016fde:	f383 8811 	msr	BASEPRI, r3
 8016fe2:	f3bf 8f6f 	isb	sy
 8016fe6:	f3bf 8f4f 	dsb	sy
 8016fea:	b662      	cpsie	i
					configASSERT( pxTCB != pxCurrentTCB );
 8016fec:	e7fe      	b.n	8016fec <vTaskPriorityDisinheritAfterTimeout+0xa4>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8016fee:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 8016ff2:	0090      	lsls	r0, r2, #2
 8016ff4:	009b      	lsls	r3, r3, #2
 8016ff6:	58eb      	ldr	r3, [r5, r3]
 8016ff8:	b11b      	cbz	r3, 8017002 <vTaskPriorityDisinheritAfterTimeout+0xba>
 8016ffa:	2301      	movs	r3, #1
 8016ffc:	4c08      	ldr	r4, [pc, #32]	; (8017020 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8016ffe:	4093      	lsls	r3, r2
 8017000:	e7de      	b.n	8016fc0 <vTaskPriorityDisinheritAfterTimeout+0x78>
 8017002:	4c07      	ldr	r4, [pc, #28]	; (8017020 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8017004:	2301      	movs	r3, #1
 8017006:	f8d4 c000 	ldr.w	ip, [r4]
 801700a:	4093      	lsls	r3, r2
 801700c:	ea2c 0c03 	bic.w	ip, ip, r3
 8017010:	f8c4 c000 	str.w	ip, [r4]
 8017014:	e7d4      	b.n	8016fc0 <vTaskPriorityDisinheritAfterTimeout+0x78>
 8017016:	bf00      	nop
 8017018:	20006350 	.word	0x20006350
 801701c:	2000635c 	.word	0x2000635c
 8017020:	200063fc 	.word	0x200063fc

08017024 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8017024:	4b04      	ldr	r3, [pc, #16]	; (8017038 <pvTaskIncrementMutexHeldCount+0x14>)
 8017026:	681a      	ldr	r2, [r3, #0]
 8017028:	b11a      	cbz	r2, 8017032 <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 801702a:	6819      	ldr	r1, [r3, #0]
 801702c:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 801702e:	3201      	adds	r2, #1
 8017030:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 8017032:	6818      	ldr	r0, [r3, #0]
	}
 8017034:	4770      	bx	lr
 8017036:	bf00      	nop
 8017038:	20006350 	.word	0x20006350

0801703c <ulTaskNotifyTake>:
	{
 801703c:	b570      	push	{r4, r5, r6, lr}
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 801703e:	4c1a      	ldr	r4, [pc, #104]	; (80170a8 <ulTaskNotifyTake+0x6c>)
	{
 8017040:	4606      	mov	r6, r0
 8017042:	460d      	mov	r5, r1
		taskENTER_CRITICAL();
 8017044:	f000 fbb6 	bl	80177b4 <vPortEnterCritical>
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8017048:	6823      	ldr	r3, [r4, #0]
 801704a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 801704e:	b923      	cbnz	r3, 801705a <ulTaskNotifyTake+0x1e>
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8017050:	6823      	ldr	r3, [r4, #0]
 8017052:	2101      	movs	r1, #1
 8017054:	f883 10b0 	strb.w	r1, [r3, #176]	; 0xb0
				if( xTicksToWait > ( TickType_t ) 0 )
 8017058:	b9c5      	cbnz	r5, 801708c <ulTaskNotifyTake+0x50>
		taskEXIT_CRITICAL();
 801705a:	f000 fbd1 	bl	8017800 <vPortExitCritical>
		taskENTER_CRITICAL();
 801705e:	f000 fba9 	bl	80177b4 <vPortEnterCritical>
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8017062:	6823      	ldr	r3, [r4, #0]
 8017064:	f8d3 50ac 	ldr.w	r5, [r3, #172]	; 0xac
			if( ulReturn != 0UL )
 8017068:	b125      	cbz	r5, 8017074 <ulTaskNotifyTake+0x38>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 801706a:	6823      	ldr	r3, [r4, #0]
				if( xClearCountOnExit != pdFALSE )
 801706c:	b156      	cbz	r6, 8017084 <ulTaskNotifyTake+0x48>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 801706e:	2200      	movs	r2, #0
 8017070:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8017074:	6823      	ldr	r3, [r4, #0]
 8017076:	2200      	movs	r2, #0
 8017078:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
		taskEXIT_CRITICAL();
 801707c:	f000 fbc0 	bl	8017800 <vPortExitCritical>
	}
 8017080:	4628      	mov	r0, r5
 8017082:	bd70      	pop	{r4, r5, r6, pc}
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8017084:	1e6a      	subs	r2, r5, #1
 8017086:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 801708a:	e7f3      	b.n	8017074 <ulTaskNotifyTake+0x38>
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801708c:	4628      	mov	r0, r5
 801708e:	f7ff f9ed 	bl	801646c <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 8017092:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8017096:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801709a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 801709e:	f3bf 8f4f 	dsb	sy
 80170a2:	f3bf 8f6f 	isb	sy
 80170a6:	e7d8      	b.n	801705a <ulTaskNotifyTake+0x1e>
 80170a8:	20006350 	.word	0x20006350

080170ac <vTaskNotifyGiveFromISR>:
		configASSERT( xTaskToNotify );
 80170ac:	b318      	cbz	r0, 80170f6 <vTaskNotifyGiveFromISR+0x4a>
	{
 80170ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80170b0:	b083      	sub	sp, #12
 80170b2:	4604      	mov	r4, r0
 80170b4:	460d      	mov	r5, r1
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80170b6:	f000 fc83 	bl	80179c0 <vPortValidateInterruptPriority>
	__asm volatile
 80170ba:	f3ef 8611 	mrs	r6, BASEPRI
 80170be:	f04f 0330 	mov.w	r3, #48	; 0x30
 80170c2:	b672      	cpsid	i
 80170c4:	f383 8811 	msr	BASEPRI, r3
 80170c8:	f3bf 8f6f 	isb	sy
 80170cc:	f3bf 8f4f 	dsb	sy
 80170d0:	b662      	cpsie	i
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80170d2:	2302      	movs	r3, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80170d4:	f894 20b0 	ldrb.w	r2, [r4, #176]	; 0xb0
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80170d8:	f884 30b0 	strb.w	r3, [r4, #176]	; 0xb0
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80170dc:	2a01      	cmp	r2, #1
			( pxTCB->ulNotifiedValue )++;
 80170de:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80170e2:	b2d7      	uxtb	r7, r2
			( pxTCB->ulNotifiedValue )++;
 80170e4:	f103 0301 	add.w	r3, r3, #1
 80170e8:	f8c4 30ac 	str.w	r3, [r4, #172]	; 0xac
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80170ec:	d00e      	beq.n	801710c <vTaskNotifyGiveFromISR+0x60>
	__asm volatile
 80170ee:	f386 8811 	msr	BASEPRI, r6
	}
 80170f2:	b003      	add	sp, #12
 80170f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	__asm volatile
 80170f6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80170fa:	b672      	cpsid	i
 80170fc:	f383 8811 	msr	BASEPRI, r3
 8017100:	f3bf 8f6f 	isb	sy
 8017104:	f3bf 8f4f 	dsb	sy
 8017108:	b662      	cpsie	i
		configASSERT( xTaskToNotify );
 801710a:	e7fe      	b.n	801710a <vTaskNotifyGiveFromISR+0x5e>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801710c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801710e:	b153      	cbz	r3, 8017126 <vTaskNotifyGiveFromISR+0x7a>
 8017110:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017114:	b672      	cpsid	i
 8017116:	f383 8811 	msr	BASEPRI, r3
 801711a:	f3bf 8f6f 	isb	sy
 801711e:	f3bf 8f4f 	dsb	sy
 8017122:	b662      	cpsie	i
 8017124:	e7fe      	b.n	8017124 <vTaskNotifyGiveFromISR+0x78>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017126:	4b14      	ldr	r3, [pc, #80]	; (8017178 <vTaskNotifyGiveFromISR+0xcc>)
 8017128:	681b      	ldr	r3, [r3, #0]
 801712a:	b18b      	cbz	r3, 8017150 <vTaskNotifyGiveFromISR+0xa4>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 801712c:	f104 0118 	add.w	r1, r4, #24
 8017130:	4812      	ldr	r0, [pc, #72]	; (801717c <vTaskNotifyGiveFromISR+0xd0>)
 8017132:	f7fe fb59 	bl	80157e8 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8017136:	4b12      	ldr	r3, [pc, #72]	; (8017180 <vTaskNotifyGiveFromISR+0xd4>)
 8017138:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 801713a:	681b      	ldr	r3, [r3, #0]
 801713c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801713e:	429a      	cmp	r2, r3
 8017140:	d9d5      	bls.n	80170ee <vTaskNotifyGiveFromISR+0x42>
					if( pxHigherPriorityTaskWoken != NULL )
 8017142:	b10d      	cbz	r5, 8017148 <vTaskNotifyGiveFromISR+0x9c>
						*pxHigherPriorityTaskWoken = pdTRUE;
 8017144:	2301      	movs	r3, #1
 8017146:	602b      	str	r3, [r5, #0]
					xYieldPending = pdTRUE;
 8017148:	4b0e      	ldr	r3, [pc, #56]	; (8017184 <vTaskNotifyGiveFromISR+0xd8>)
 801714a:	2201      	movs	r2, #1
 801714c:	601a      	str	r2, [r3, #0]
 801714e:	e7ce      	b.n	80170ee <vTaskNotifyGiveFromISR+0x42>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017150:	1d21      	adds	r1, r4, #4
 8017152:	4608      	mov	r0, r1
 8017154:	9101      	str	r1, [sp, #4]
 8017156:	f7fe fb6f 	bl	8015838 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801715a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 801715c:	4b0a      	ldr	r3, [pc, #40]	; (8017188 <vTaskNotifyGiveFromISR+0xdc>)
 801715e:	4087      	lsls	r7, r0
 8017160:	4a0a      	ldr	r2, [pc, #40]	; (801718c <vTaskNotifyGiveFromISR+0xe0>)
 8017162:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8017166:	9901      	ldr	r1, [sp, #4]
 8017168:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 801716c:	681a      	ldr	r2, [r3, #0]
 801716e:	4317      	orrs	r7, r2
 8017170:	601f      	str	r7, [r3, #0]
 8017172:	f7fe fb39 	bl	80157e8 <vListInsertEnd>
 8017176:	e7de      	b.n	8017136 <vTaskNotifyGiveFromISR+0x8a>
 8017178:	200063f4 	.word	0x200063f4
 801717c:	20006430 	.word	0x20006430
 8017180:	20006350 	.word	0x20006350
 8017184:	20006474 	.word	0x20006474
 8017188:	200063fc 	.word	0x200063fc
 801718c:	2000635c 	.word	0x2000635c

08017190 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8017190:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 8017192:	4c12      	ldr	r4, [pc, #72]	; (80171dc <prvCheckForValidListAndQueue+0x4c>)
{
 8017194:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 8017196:	f000 fb0d 	bl	80177b4 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 801719a:	6825      	ldr	r5, [r4, #0]
 801719c:	b125      	cbz	r5, 80171a8 <prvCheckForValidListAndQueue+0x18>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 801719e:	b003      	add	sp, #12
 80171a0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 80171a4:	f000 bb2c 	b.w	8017800 <vPortExitCritical>
			vListInitialise( &xActiveTimerList1 );
 80171a8:	4f0d      	ldr	r7, [pc, #52]	; (80171e0 <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList2 );
 80171aa:	4e0e      	ldr	r6, [pc, #56]	; (80171e4 <prvCheckForValidListAndQueue+0x54>)
			vListInitialise( &xActiveTimerList1 );
 80171ac:	4638      	mov	r0, r7
 80171ae:	f7fe fb0b 	bl	80157c8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80171b2:	4630      	mov	r0, r6
 80171b4:	f7fe fb08 	bl	80157c8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80171b8:	4a0b      	ldr	r2, [pc, #44]	; (80171e8 <prvCheckForValidListAndQueue+0x58>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80171ba:	9500      	str	r5, [sp, #0]
 80171bc:	2110      	movs	r1, #16
			pxCurrentTimerList = &xActiveTimerList1;
 80171be:	6017      	str	r7, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80171c0:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 80171c2:	4a0a      	ldr	r2, [pc, #40]	; (80171ec <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80171c4:	4b0a      	ldr	r3, [pc, #40]	; (80171f0 <prvCheckForValidListAndQueue+0x60>)
			pxOverflowTimerList = &xActiveTimerList2;
 80171c6:	6016      	str	r6, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80171c8:	4a0a      	ldr	r2, [pc, #40]	; (80171f4 <prvCheckForValidListAndQueue+0x64>)
 80171ca:	f7fe fc19 	bl	8015a00 <xQueueGenericCreateStatic>
 80171ce:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 80171d0:	2800      	cmp	r0, #0
 80171d2:	d0e4      	beq.n	801719e <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80171d4:	4908      	ldr	r1, [pc, #32]	; (80171f8 <prvCheckForValidListAndQueue+0x68>)
 80171d6:	f7ff f881 	bl	80162dc <vQueueAddToRegistry>
 80171da:	e7e0      	b.n	801719e <prvCheckForValidListAndQueue+0xe>
 80171dc:	20006594 	.word	0x20006594
 80171e0:	20006520 	.word	0x20006520
 80171e4:	20006534 	.word	0x20006534
 80171e8:	20006478 	.word	0x20006478
 80171ec:	2000647c 	.word	0x2000647c
 80171f0:	2000654c 	.word	0x2000654c
 80171f4:	20006480 	.word	0x20006480
 80171f8:	0802cdd8 	.word	0x0802cdd8

080171fc <xTimerCreateTimerTask>:
{
 80171fc:	b530      	push	{r4, r5, lr}
 80171fe:	b089      	sub	sp, #36	; 0x24
	prvCheckForValidListAndQueue();
 8017200:	f7ff ffc6 	bl	8017190 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8017204:	4b13      	ldr	r3, [pc, #76]	; (8017254 <xTimerCreateTimerTask+0x58>)
 8017206:	681b      	ldr	r3, [r3, #0]
 8017208:	b1cb      	cbz	r3, 801723e <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801720a:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801720c:	aa07      	add	r2, sp, #28
 801720e:	a906      	add	r1, sp, #24
 8017210:	a805      	add	r0, sp, #20
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8017212:	2502      	movs	r5, #2
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8017214:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8017218:	f7ea f836 	bl	8001288 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801721c:	4623      	mov	r3, r4
 801721e:	9a07      	ldr	r2, [sp, #28]
 8017220:	9500      	str	r5, [sp, #0]
 8017222:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
 8017226:	e9cd 1001 	strd	r1, r0, [sp, #4]
 801722a:	490b      	ldr	r1, [pc, #44]	; (8017258 <xTimerCreateTimerTask+0x5c>)
 801722c:	480b      	ldr	r0, [pc, #44]	; (801725c <xTimerCreateTimerTask+0x60>)
 801722e:	f7ff fa61 	bl	80166f4 <xTaskCreateStatic>
 8017232:	4b0b      	ldr	r3, [pc, #44]	; (8017260 <xTimerCreateTimerTask+0x64>)
 8017234:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8017236:	b110      	cbz	r0, 801723e <xTimerCreateTimerTask+0x42>
}
 8017238:	2001      	movs	r0, #1
 801723a:	b009      	add	sp, #36	; 0x24
 801723c:	bd30      	pop	{r4, r5, pc}
 801723e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017242:	b672      	cpsid	i
 8017244:	f383 8811 	msr	BASEPRI, r3
 8017248:	f3bf 8f6f 	isb	sy
 801724c:	f3bf 8f4f 	dsb	sy
 8017250:	b662      	cpsie	i
	configASSERT( xReturn );
 8017252:	e7fe      	b.n	8017252 <xTimerCreateTimerTask+0x56>
 8017254:	20006594 	.word	0x20006594
 8017258:	0802cde0 	.word	0x0802cde0
 801725c:	0801745d 	.word	0x0801745d
 8017260:	20006598 	.word	0x20006598

08017264 <xTimerCreate>:
	{
 8017264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017268:	4607      	mov	r7, r0
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 801726a:	2028      	movs	r0, #40	; 0x28
	{
 801726c:	4688      	mov	r8, r1
 801726e:	4615      	mov	r5, r2
 8017270:	461e      	mov	r6, r3
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8017272:	f000 fc09 	bl	8017a88 <pvPortMalloc>
		if( pxNewTimer != NULL )
 8017276:	4604      	mov	r4, r0
 8017278:	b1b0      	cbz	r0, 80172a8 <xTimerCreate+0x44>
			pxNewTimer->ucStatus = 0x00;
 801727a:	2300      	movs	r3, #0
 801727c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8017280:	f1b8 0f00 	cmp.w	r8, #0
 8017284:	d013      	beq.n	80172ae <xTimerCreate+0x4a>
		prvCheckForValidListAndQueue();
 8017286:	f7ff ff83 	bl	8017190 <prvCheckForValidListAndQueue>
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 801728a:	9b06      	ldr	r3, [sp, #24]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 801728c:	1d20      	adds	r0, r4, #4
		pxNewTimer->pcTimerName = pcTimerName;
 801728e:	6027      	str	r7, [r4, #0]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8017290:	6223      	str	r3, [r4, #32]
		pxNewTimer->pvTimerID = pvTimerID;
 8017292:	e9c4 8606 	strd	r8, r6, [r4, #24]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8017296:	f7fe faa3 	bl	80157e0 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 801729a:	b12d      	cbz	r5, 80172a8 <xTimerCreate+0x44>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 801729c:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80172a0:	f043 0304 	orr.w	r3, r3, #4
 80172a4:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	}
 80172a8:	4620      	mov	r0, r4
 80172aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80172ae:	f04f 0330 	mov.w	r3, #48	; 0x30
 80172b2:	b672      	cpsid	i
 80172b4:	f383 8811 	msr	BASEPRI, r3
 80172b8:	f3bf 8f6f 	isb	sy
 80172bc:	f3bf 8f4f 	dsb	sy
 80172c0:	b662      	cpsie	i
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80172c2:	e7fe      	b.n	80172c2 <xTimerCreate+0x5e>

080172c4 <xTimerCreateStatic>:
	{
 80172c4:	b530      	push	{r4, r5, lr}
			volatile size_t xSize = sizeof( StaticTimer_t );
 80172c6:	2428      	movs	r4, #40	; 0x28
	{
 80172c8:	b087      	sub	sp, #28
			volatile size_t xSize = sizeof( StaticTimer_t );
 80172ca:	9405      	str	r4, [sp, #20]
			configASSERT( xSize == sizeof( Timer_t ) );
 80172cc:	9d05      	ldr	r5, [sp, #20]
 80172ce:	2d28      	cmp	r5, #40	; 0x28
 80172d0:	d00a      	beq.n	80172e8 <xTimerCreateStatic+0x24>
 80172d2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80172d6:	b672      	cpsid	i
 80172d8:	f383 8811 	msr	BASEPRI, r3
 80172dc:	f3bf 8f6f 	isb	sy
 80172e0:	f3bf 8f4f 	dsb	sy
 80172e4:	b662      	cpsie	i
 80172e6:	e7fe      	b.n	80172e6 <xTimerCreateStatic+0x22>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80172e8:	4604      	mov	r4, r0
 80172ea:	9805      	ldr	r0, [sp, #20]
		configASSERT( pxTimerBuffer );
 80172ec:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80172ee:	b318      	cbz	r0, 8017338 <xTimerCreateStatic+0x74>
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 80172f0:	2002      	movs	r0, #2
 80172f2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80172f4:	f885 0024 	strb.w	r0, [r5, #36]	; 0x24
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80172f8:	b349      	cbz	r1, 801734e <xTimerCreateStatic+0x8a>
		prvCheckForValidListAndQueue();
 80172fa:	9101      	str	r1, [sp, #4]
 80172fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8017300:	f7ff ff46 	bl	8017190 <prvCheckForValidListAndQueue>
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8017304:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8017306:	9901      	ldr	r1, [sp, #4]
		pxNewTimer->pvTimerID = pvTimerID;
 8017308:	461a      	mov	r2, r3
		pxNewTimer->pcTimerName = pcTimerName;
 801730a:	601c      	str	r4, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 801730c:	6199      	str	r1, [r3, #24]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 801730e:	1d18      	adds	r0, r3, #4
		pxNewTimer->pvTimerID = pvTimerID;
 8017310:	9b03      	ldr	r3, [sp, #12]
 8017312:	61d3      	str	r3, [r2, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8017314:	4613      	mov	r3, r2
 8017316:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017318:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 801731a:	f7fe fa61 	bl	80157e0 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 801731e:	9a02      	ldr	r2, [sp, #8]
 8017320:	b13a      	cbz	r2, 8017332 <xTimerCreateStatic+0x6e>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8017322:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017324:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8017326:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801732a:	f043 0304 	orr.w	r3, r3, #4
 801732e:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
	}
 8017332:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8017334:	b007      	add	sp, #28
 8017336:	bd30      	pop	{r4, r5, pc}
 8017338:	f04f 0330 	mov.w	r3, #48	; 0x30
 801733c:	b672      	cpsid	i
 801733e:	f383 8811 	msr	BASEPRI, r3
 8017342:	f3bf 8f6f 	isb	sy
 8017346:	f3bf 8f4f 	dsb	sy
 801734a:	b662      	cpsie	i
		configASSERT( pxTimerBuffer );
 801734c:	e7fe      	b.n	801734c <xTimerCreateStatic+0x88>
 801734e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017352:	b672      	cpsid	i
 8017354:	f383 8811 	msr	BASEPRI, r3
 8017358:	f3bf 8f6f 	isb	sy
 801735c:	f3bf 8f4f 	dsb	sy
 8017360:	b662      	cpsie	i
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8017362:	e7fe      	b.n	8017362 <xTimerCreateStatic+0x9e>

08017364 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8017364:	b1c8      	cbz	r0, 801739a <xTimerGenericCommand+0x36>
{
 8017366:	b530      	push	{r4, r5, lr}
	if( xTimerQueue != NULL )
 8017368:	4d19      	ldr	r5, [pc, #100]	; (80173d0 <xTimerGenericCommand+0x6c>)
{
 801736a:	b085      	sub	sp, #20
	if( xTimerQueue != NULL )
 801736c:	682c      	ldr	r4, [r5, #0]
 801736e:	b18c      	cbz	r4, 8017394 <xTimerGenericCommand+0x30>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8017370:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8017372:	9002      	str	r0, [sp, #8]
		xMessage.xMessageID = xCommandID;
 8017374:	e9cd 1200 	strd	r1, r2, [sp]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8017378:	dc1a      	bgt.n	80173b0 <xTimerGenericCommand+0x4c>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801737a:	f7ff fd1d 	bl	8016db8 <xTaskGetSchedulerState>
 801737e:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8017380:	f04f 0300 	mov.w	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8017384:	d01d      	beq.n	80173c2 <xTimerGenericCommand+0x5e>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8017386:	4669      	mov	r1, sp
 8017388:	461a      	mov	r2, r3
 801738a:	6828      	ldr	r0, [r5, #0]
 801738c:	f7fe fbc2 	bl	8015b14 <xQueueGenericSend>
}
 8017390:	b005      	add	sp, #20
 8017392:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
 8017394:	4620      	mov	r0, r4
}
 8017396:	b005      	add	sp, #20
 8017398:	bd30      	pop	{r4, r5, pc}
 801739a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801739e:	b672      	cpsid	i
 80173a0:	f383 8811 	msr	BASEPRI, r3
 80173a4:	f3bf 8f6f 	isb	sy
 80173a8:	f3bf 8f4f 	dsb	sy
 80173ac:	b662      	cpsie	i
	configASSERT( xTimer );
 80173ae:	e7fe      	b.n	80173ae <xTimerGenericCommand+0x4a>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80173b0:	469c      	mov	ip, r3
 80173b2:	4669      	mov	r1, sp
 80173b4:	2300      	movs	r3, #0
 80173b6:	4620      	mov	r0, r4
 80173b8:	4662      	mov	r2, ip
 80173ba:	f7fe fcab 	bl	8015d14 <xQueueGenericSendFromISR>
}
 80173be:	b005      	add	sp, #20
 80173c0:	bd30      	pop	{r4, r5, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80173c2:	9a08      	ldr	r2, [sp, #32]
 80173c4:	4669      	mov	r1, sp
 80173c6:	6828      	ldr	r0, [r5, #0]
 80173c8:	f7fe fba4 	bl	8015b14 <xQueueGenericSend>
 80173cc:	e7e3      	b.n	8017396 <xTimerGenericCommand+0x32>
 80173ce:	bf00      	nop
 80173d0:	20006594 	.word	0x20006594

080173d4 <prvSwitchTimerLists>:
{
 80173d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80173d8:	4e1e      	ldr	r6, [pc, #120]	; (8017454 <prvSwitchTimerLists+0x80>)
 80173da:	b082      	sub	sp, #8
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80173dc:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80173e0:	e00d      	b.n	80173fe <prvSwitchTimerLists+0x2a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80173e2:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80173e4:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80173e6:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80173e8:	1d25      	adds	r5, r4, #4
 80173ea:	4628      	mov	r0, r5
 80173ec:	f7fe fa24 	bl	8015838 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80173f0:	6a23      	ldr	r3, [r4, #32]
 80173f2:	4620      	mov	r0, r4
 80173f4:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80173f6:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80173fa:	075b      	lsls	r3, r3, #29
 80173fc:	d40a      	bmi.n	8017414 <prvSwitchTimerLists+0x40>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80173fe:	6833      	ldr	r3, [r6, #0]
 8017400:	681a      	ldr	r2, [r3, #0]
 8017402:	2a00      	cmp	r2, #0
 8017404:	d1ed      	bne.n	80173e2 <prvSwitchTimerLists+0xe>
	pxCurrentTimerList = pxOverflowTimerList;
 8017406:	4a14      	ldr	r2, [pc, #80]	; (8017458 <prvSwitchTimerLists+0x84>)
 8017408:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 801740a:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 801740c:	6031      	str	r1, [r6, #0]
}
 801740e:	b002      	add	sp, #8
 8017410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8017414:	69a2      	ldr	r2, [r4, #24]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8017416:	4629      	mov	r1, r5
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8017418:	2300      	movs	r3, #0
 801741a:	4620      	mov	r0, r4
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 801741c:	18bd      	adds	r5, r7, r2
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801741e:	463a      	mov	r2, r7
			if( xReloadTime > xNextExpireTime )
 8017420:	42af      	cmp	r7, r5
 8017422:	d205      	bcs.n	8017430 <prvSwitchTimerLists+0x5c>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8017424:	6830      	ldr	r0, [r6, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8017426:	6065      	str	r5, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8017428:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801742a:	f7fe f9ed 	bl	8015808 <vListInsert>
 801742e:	e7e6      	b.n	80173fe <prvSwitchTimerLists+0x2a>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8017430:	4619      	mov	r1, r3
 8017432:	f8cd 8000 	str.w	r8, [sp]
 8017436:	f7ff ff95 	bl	8017364 <xTimerGenericCommand>
				configASSERT( xResult );
 801743a:	2800      	cmp	r0, #0
 801743c:	d1df      	bne.n	80173fe <prvSwitchTimerLists+0x2a>
 801743e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017442:	b672      	cpsid	i
 8017444:	f383 8811 	msr	BASEPRI, r3
 8017448:	f3bf 8f6f 	isb	sy
 801744c:	f3bf 8f4f 	dsb	sy
 8017450:	b662      	cpsie	i
 8017452:	e7fe      	b.n	8017452 <prvSwitchTimerLists+0x7e>
 8017454:	20006478 	.word	0x20006478
 8017458:	2000647c 	.word	0x2000647c

0801745c <prvTimerTask>:
{
 801745c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017460:	4e9a      	ldr	r6, [pc, #616]	; (80176cc <prvTimerTask+0x270>)
 8017462:	b087      	sub	sp, #28
 8017464:	4d9a      	ldr	r5, [pc, #616]	; (80176d0 <prvTimerTask+0x274>)
					portYIELD_WITHIN_API();
 8017466:	f04f 29e0 	mov.w	r9, #3758153728	; 0xe000e000
 801746a:	4c9a      	ldr	r4, [pc, #616]	; (80176d4 <prvTimerTask+0x278>)
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801746c:	6833      	ldr	r3, [r6, #0]
 801746e:	681f      	ldr	r7, [r3, #0]
 8017470:	2f00      	cmp	r7, #0
 8017472:	f000 80ac 	beq.w	80175ce <prvTimerTask+0x172>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8017476:	68db      	ldr	r3, [r3, #12]
 8017478:	681f      	ldr	r7, [r3, #0]
	vTaskSuspendAll();
 801747a:	f7ff fa01 	bl	8016880 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 801747e:	f7ff fa07 	bl	8016890 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8017482:	682a      	ldr	r2, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 8017484:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 8017486:	4290      	cmp	r0, r2
 8017488:	f0c0 80a9 	bcc.w	80175de <prvTimerTask+0x182>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801748c:	4287      	cmp	r7, r0
	xLastTime = xTimeNow;
 801748e:	6028      	str	r0, [r5, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8017490:	f200 80ca 	bhi.w	8017628 <prvTimerTask+0x1cc>
				( void ) xTaskResumeAll();
 8017494:	f7ff fb50 	bl	8016b38 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017498:	6832      	ldr	r2, [r6, #0]
 801749a:	68d2      	ldr	r2, [r2, #12]
 801749c:	f8d2 b00c 	ldr.w	fp, [r2, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80174a0:	f10b 0804 	add.w	r8, fp, #4
 80174a4:	4640      	mov	r0, r8
 80174a6:	f7fe f9c7 	bl	8015838 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80174aa:	f89b 0024 	ldrb.w	r0, [fp, #36]	; 0x24
 80174ae:	0743      	lsls	r3, r0, #29
 80174b0:	f100 80ca 	bmi.w	8017648 <prvTimerTask+0x1ec>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80174b4:	f020 0001 	bic.w	r0, r0, #1
 80174b8:	f88b 0024 	strb.w	r0, [fp, #36]	; 0x24
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80174bc:	f8db 3020 	ldr.w	r3, [fp, #32]
 80174c0:	4658      	mov	r0, fp
 80174c2:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80174c4:	2200      	movs	r2, #0
 80174c6:	a902      	add	r1, sp, #8
 80174c8:	6820      	ldr	r0, [r4, #0]
 80174ca:	f7fe fcf5 	bl	8015eb8 <xQueueReceive>
 80174ce:	2800      	cmp	r0, #0
 80174d0:	d0cc      	beq.n	801746c <prvTimerTask+0x10>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80174d2:	9b02      	ldr	r3, [sp, #8]
 80174d4:	2b00      	cmp	r3, #0
 80174d6:	db71      	blt.n	80175bc <prvTimerTask+0x160>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80174d8:	9f04      	ldr	r7, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80174da:	697b      	ldr	r3, [r7, #20]
 80174dc:	b113      	cbz	r3, 80174e4 <prvTimerTask+0x88>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80174de:	1d38      	adds	r0, r7, #4
 80174e0:	f7fe f9aa 	bl	8015838 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 80174e4:	f7ff f9d4 	bl	8016890 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 80174e8:	682b      	ldr	r3, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 80174ea:	4680      	mov	r8, r0
	if( xTimeNow < xLastTime )
 80174ec:	4298      	cmp	r0, r3
 80174ee:	d37d      	bcc.n	80175ec <prvTimerTask+0x190>
			switch( xMessage.xMessageID )
 80174f0:	9b02      	ldr	r3, [sp, #8]
	xLastTime = xTimeNow;
 80174f2:	f8c5 8000 	str.w	r8, [r5]
			switch( xMessage.xMessageID )
 80174f6:	2b09      	cmp	r3, #9
 80174f8:	d8e4      	bhi.n	80174c4 <prvTimerTask+0x68>
 80174fa:	e8df f003 	tbb	[pc, r3]
 80174fe:	0505      	.short	0x0505
 8017500:	56394f05 	.word	0x56394f05
 8017504:	394f0505 	.word	0x394f0505
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8017508:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801750c:	9b03      	ldr	r3, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801750e:	f042 0201 	orr.w	r2, r2, #1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8017512:	69b9      	ldr	r1, [r7, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8017514:	613f      	str	r7, [r7, #16]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8017516:	f887 2024 	strb.w	r2, [r7, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801751a:	185a      	adds	r2, r3, r1
 801751c:	bf2c      	ite	cs
 801751e:	2001      	movcs	r0, #1
 8017520:	2000      	movcc	r0, #0
	if( xNextExpiryTime <= xTimeNow )
 8017522:	4542      	cmp	r2, r8
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8017524:	607a      	str	r2, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 8017526:	f200 8081 	bhi.w	801762c <prvTimerTask+0x1d0>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801752a:	eba8 0303 	sub.w	r3, r8, r3
 801752e:	4299      	cmp	r1, r3
 8017530:	f200 80b5 	bhi.w	801769e <prvTimerTask+0x242>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8017534:	6a3b      	ldr	r3, [r7, #32]
 8017536:	4638      	mov	r0, r7
 8017538:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801753a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801753e:	0759      	lsls	r1, r3, #29
 8017540:	d5c0      	bpl.n	80174c4 <prvTimerTask+0x68>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8017542:	2200      	movs	r2, #0
 8017544:	69bb      	ldr	r3, [r7, #24]
 8017546:	4638      	mov	r0, r7
 8017548:	9200      	str	r2, [sp, #0]
 801754a:	9a03      	ldr	r2, [sp, #12]
 801754c:	441a      	add	r2, r3
 801754e:	2300      	movs	r3, #0
 8017550:	4619      	mov	r1, r3
 8017552:	f7ff ff07 	bl	8017364 <xTimerGenericCommand>
							configASSERT( xResult );
 8017556:	2800      	cmp	r0, #0
 8017558:	d1b4      	bne.n	80174c4 <prvTimerTask+0x68>
 801755a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801755e:	b672      	cpsid	i
 8017560:	f383 8811 	msr	BASEPRI, r3
 8017564:	f3bf 8f6f 	isb	sy
 8017568:	f3bf 8f4f 	dsb	sy
 801756c:	b662      	cpsie	i
 801756e:	e7fe      	b.n	801756e <prvTimerTask+0x112>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8017570:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8017574:	9b03      	ldr	r3, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8017576:	f042 0201 	orr.w	r2, r2, #1
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801757a:	61bb      	str	r3, [r7, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801757c:	f887 2024 	strb.w	r2, [r7, #36]	; 0x24
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8017580:	2b00      	cmp	r3, #0
 8017582:	f000 8098 	beq.w	80176b6 <prvTimerTask+0x25a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8017586:	4443      	add	r3, r8
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8017588:	1d39      	adds	r1, r7, #4
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801758a:	613f      	str	r7, [r7, #16]
	if( xNextExpiryTime <= xTimeNow )
 801758c:	4543      	cmp	r3, r8
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801758e:	607b      	str	r3, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 8017590:	d856      	bhi.n	8017640 <prvTimerTask+0x1e4>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8017592:	4b51      	ldr	r3, [pc, #324]	; (80176d8 <prvTimerTask+0x27c>)
 8017594:	6818      	ldr	r0, [r3, #0]
 8017596:	f7fe f937 	bl	8015808 <vListInsert>
	return xProcessTimerNow;
 801759a:	e793      	b.n	80174c4 <prvTimerTask+0x68>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801759c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80175a0:	f023 0301 	bic.w	r3, r3, #1
 80175a4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
					break;
 80175a8:	e78c      	b.n	80174c4 <prvTimerTask+0x68>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80175aa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80175ae:	079a      	lsls	r2, r3, #30
 80175b0:	d56c      	bpl.n	801768c <prvTimerTask+0x230>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80175b2:	f023 0301 	bic.w	r3, r3, #1
 80175b6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80175ba:	e783      	b.n	80174c4 <prvTimerTask+0x68>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80175bc:	9b03      	ldr	r3, [sp, #12]
 80175be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80175c2:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80175c4:	9b02      	ldr	r3, [sp, #8]
 80175c6:	2b00      	cmp	r3, #0
 80175c8:	f6ff af7c 	blt.w	80174c4 <prvTimerTask+0x68>
 80175cc:	e784      	b.n	80174d8 <prvTimerTask+0x7c>
	vTaskSuspendAll();
 80175ce:	f7ff f957 	bl	8016880 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 80175d2:	f7ff f95d 	bl	8016890 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 80175d6:	682a      	ldr	r2, [r5, #0]
	xTimeNow = xTaskGetTickCount();
 80175d8:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
 80175da:	4282      	cmp	r2, r0
 80175dc:	d909      	bls.n	80175f2 <prvTimerTask+0x196>
		prvSwitchTimerLists();
 80175de:	f7ff fef9 	bl	80173d4 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 80175e2:	f8c5 a000 	str.w	sl, [r5]
			( void ) xTaskResumeAll();
 80175e6:	f7ff faa7 	bl	8016b38 <xTaskResumeAll>
 80175ea:	e76b      	b.n	80174c4 <prvTimerTask+0x68>
		prvSwitchTimerLists();
 80175ec:	f7ff fef2 	bl	80173d4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80175f0:	e77e      	b.n	80174f0 <prvTimerTask+0x94>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80175f2:	4b39      	ldr	r3, [pc, #228]	; (80176d8 <prvTimerTask+0x27c>)
	xLastTime = xTimeNow;
 80175f4:	f8c5 a000 	str.w	sl, [r5]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80175f8:	681a      	ldr	r2, [r3, #0]
 80175fa:	6812      	ldr	r2, [r2, #0]
 80175fc:	fab2 f282 	clz	r2, r2
 8017600:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8017602:	eba7 010a 	sub.w	r1, r7, sl
 8017606:	6820      	ldr	r0, [r4, #0]
 8017608:	f7fe fe7e 	bl	8016308 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801760c:	f7ff fa94 	bl	8016b38 <xTaskResumeAll>
 8017610:	2800      	cmp	r0, #0
 8017612:	f47f af57 	bne.w	80174c4 <prvTimerTask+0x68>
					portYIELD_WITHIN_API();
 8017616:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 801761a:	f8c9 3d04 	str.w	r3, [r9, #3332]	; 0xd04
 801761e:	f3bf 8f4f 	dsb	sy
 8017622:	f3bf 8f6f 	isb	sy
 8017626:	e74d      	b.n	80174c4 <prvTimerTask+0x68>
 8017628:	2200      	movs	r2, #0
 801762a:	e7ea      	b.n	8017602 <prvTimerTask+0x1a6>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 801762c:	4543      	cmp	r3, r8
 801762e:	d902      	bls.n	8017636 <prvTimerTask+0x1da>
 8017630:	2800      	cmp	r0, #0
 8017632:	f43f af7f 	beq.w	8017534 <prvTimerTask+0xd8>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8017636:	1d39      	adds	r1, r7, #4
 8017638:	6830      	ldr	r0, [r6, #0]
 801763a:	f7fe f8e5 	bl	8015808 <vListInsert>
	return xProcessTimerNow;
 801763e:	e741      	b.n	80174c4 <prvTimerTask+0x68>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8017640:	6830      	ldr	r0, [r6, #0]
 8017642:	f7fe f8e1 	bl	8015808 <vListInsert>
 8017646:	e73d      	b.n	80174c4 <prvTimerTask+0x68>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8017648:	f8db 2018 	ldr.w	r2, [fp, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801764c:	f8cb b010 	str.w	fp, [fp, #16]
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8017650:	18b8      	adds	r0, r7, r2
	if( xNextExpiryTime <= xTimeNow )
 8017652:	4582      	cmp	sl, r0
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8017654:	f8cb 0004 	str.w	r0, [fp, #4]
	if( xNextExpiryTime <= xTimeNow )
 8017658:	d31c      	bcc.n	8017694 <prvTimerTask+0x238>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801765a:	ebaa 0307 	sub.w	r3, sl, r7
 801765e:	429a      	cmp	r2, r3
 8017660:	d823      	bhi.n	80176aa <prvTimerTask+0x24e>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8017662:	2300      	movs	r3, #0
 8017664:	463a      	mov	r2, r7
 8017666:	4658      	mov	r0, fp
 8017668:	4619      	mov	r1, r3
 801766a:	9300      	str	r3, [sp, #0]
 801766c:	f7ff fe7a 	bl	8017364 <xTimerGenericCommand>
			configASSERT( xResult );
 8017670:	2800      	cmp	r0, #0
 8017672:	f47f af23 	bne.w	80174bc <prvTimerTask+0x60>
 8017676:	f04f 0330 	mov.w	r3, #48	; 0x30
 801767a:	b672      	cpsid	i
 801767c:	f383 8811 	msr	BASEPRI, r3
 8017680:	f3bf 8f6f 	isb	sy
 8017684:	f3bf 8f4f 	dsb	sy
 8017688:	b662      	cpsie	i
 801768a:	e7fe      	b.n	801768a <prvTimerTask+0x22e>
							vPortFree( pxTimer );
 801768c:	4638      	mov	r0, r7
 801768e:	f000 fa97 	bl	8017bc0 <vPortFree>
 8017692:	e717      	b.n	80174c4 <prvTimerTask+0x68>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8017694:	4641      	mov	r1, r8
 8017696:	6830      	ldr	r0, [r6, #0]
 8017698:	f7fe f8b6 	bl	8015808 <vListInsert>
	return xProcessTimerNow;
 801769c:	e70e      	b.n	80174bc <prvTimerTask+0x60>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801769e:	4b0e      	ldr	r3, [pc, #56]	; (80176d8 <prvTimerTask+0x27c>)
 80176a0:	1d39      	adds	r1, r7, #4
 80176a2:	6818      	ldr	r0, [r3, #0]
 80176a4:	f7fe f8b0 	bl	8015808 <vListInsert>
	return xProcessTimerNow;
 80176a8:	e70c      	b.n	80174c4 <prvTimerTask+0x68>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80176aa:	4b0b      	ldr	r3, [pc, #44]	; (80176d8 <prvTimerTask+0x27c>)
 80176ac:	4641      	mov	r1, r8
 80176ae:	6818      	ldr	r0, [r3, #0]
 80176b0:	f7fe f8aa 	bl	8015808 <vListInsert>
	return xProcessTimerNow;
 80176b4:	e702      	b.n	80174bc <prvTimerTask+0x60>
 80176b6:	f04f 0330 	mov.w	r3, #48	; 0x30
 80176ba:	b672      	cpsid	i
 80176bc:	f383 8811 	msr	BASEPRI, r3
 80176c0:	f3bf 8f6f 	isb	sy
 80176c4:	f3bf 8f4f 	dsb	sy
 80176c8:	b662      	cpsie	i
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80176ca:	e7fe      	b.n	80176ca <prvTimerTask+0x26e>
 80176cc:	20006478 	.word	0x20006478
 80176d0:	20006548 	.word	0x20006548
 80176d4:	20006594 	.word	0x20006594
 80176d8:	2000647c 	.word	0x2000647c

080176dc <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80176dc:	4808      	ldr	r0, [pc, #32]	; (8017700 <prvPortStartFirstTask+0x24>)
 80176de:	6800      	ldr	r0, [r0, #0]
 80176e0:	6800      	ldr	r0, [r0, #0]
 80176e2:	f380 8808 	msr	MSP, r0
 80176e6:	f04f 0000 	mov.w	r0, #0
 80176ea:	f380 8814 	msr	CONTROL, r0
 80176ee:	b662      	cpsie	i
 80176f0:	b661      	cpsie	f
 80176f2:	f3bf 8f4f 	dsb	sy
 80176f6:	f3bf 8f6f 	isb	sy
 80176fa:	df00      	svc	0
 80176fc:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80176fe:	0000      	.short	0x0000
 8017700:	e000ed08 	.word	0xe000ed08

08017704 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8017704:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8017714 <vPortEnableVFP+0x10>
 8017708:	6801      	ldr	r1, [r0, #0]
 801770a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801770e:	6001      	str	r1, [r0, #0]
 8017710:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8017712:	0000      	.short	0x0000
 8017714:	e000ed88 	.word	0xe000ed88

08017718 <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 8017718:	4b10      	ldr	r3, [pc, #64]	; (801775c <prvTaskExitError+0x44>)
{
 801771a:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 801771c:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 801771e:	681b      	ldr	r3, [r3, #0]
volatile uint32_t ulDummy = 0;
 8017720:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8017722:	3301      	adds	r3, #1
 8017724:	d00a      	beq.n	801773c <prvTaskExitError+0x24>
 8017726:	f04f 0330 	mov.w	r3, #48	; 0x30
 801772a:	b672      	cpsid	i
 801772c:	f383 8811 	msr	BASEPRI, r3
 8017730:	f3bf 8f6f 	isb	sy
 8017734:	f3bf 8f4f 	dsb	sy
 8017738:	b662      	cpsie	i
 801773a:	e7fe      	b.n	801773a <prvTaskExitError+0x22>
 801773c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017740:	b672      	cpsid	i
 8017742:	f383 8811 	msr	BASEPRI, r3
 8017746:	f3bf 8f6f 	isb	sy
 801774a:	f3bf 8f4f 	dsb	sy
 801774e:	b662      	cpsie	i
	while( ulDummy == 0 )
 8017750:	9b01      	ldr	r3, [sp, #4]
 8017752:	2b00      	cmp	r3, #0
 8017754:	d0fc      	beq.n	8017750 <prvTaskExitError+0x38>
}
 8017756:	b002      	add	sp, #8
 8017758:	4770      	bx	lr
 801775a:	bf00      	nop
 801775c:	20000410 	.word	0x20000410

08017760 <pxPortInitialiseStack>:
{
 8017760:	4603      	mov	r3, r0
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8017762:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8017766:	4809      	ldr	r0, [pc, #36]	; (801778c <pxPortInitialiseStack+0x2c>)
{
 8017768:	b410      	push	{r4}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801776a:	f04f 7480 	mov.w	r4, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801776e:	f843 0c0c 	str.w	r0, [r3, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8017772:	f843 2c20 	str.w	r2, [r3, #-32]
}
 8017776:	f1a3 0044 	sub.w	r0, r3, #68	; 0x44
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801777a:	e943 1402 	strd	r1, r4, [r3, #-8]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801777e:	f06f 0102 	mvn.w	r1, #2
}
 8017782:	f85d 4b04 	ldr.w	r4, [sp], #4
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8017786:	f843 1c24 	str.w	r1, [r3, #-36]
}
 801778a:	4770      	bx	lr
 801778c:	08017719 	.word	0x08017719

08017790 <SVC_Handler>:
	__asm volatile (
 8017790:	4b07      	ldr	r3, [pc, #28]	; (80177b0 <pxCurrentTCBConst2>)
 8017792:	6819      	ldr	r1, [r3, #0]
 8017794:	6808      	ldr	r0, [r1, #0]
 8017796:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801779a:	f380 8809 	msr	PSP, r0
 801779e:	f3bf 8f6f 	isb	sy
 80177a2:	f04f 0000 	mov.w	r0, #0
 80177a6:	f380 8811 	msr	BASEPRI, r0
 80177aa:	4770      	bx	lr
 80177ac:	f3af 8000 	nop.w

080177b0 <pxCurrentTCBConst2>:
 80177b0:	20006350 	.word	0x20006350

080177b4 <vPortEnterCritical>:
 80177b4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80177b8:	b672      	cpsid	i
 80177ba:	f383 8811 	msr	BASEPRI, r3
 80177be:	f3bf 8f6f 	isb	sy
 80177c2:	f3bf 8f4f 	dsb	sy
 80177c6:	b662      	cpsie	i
	uxCriticalNesting++;
 80177c8:	4a0c      	ldr	r2, [pc, #48]	; (80177fc <vPortEnterCritical+0x48>)
 80177ca:	6813      	ldr	r3, [r2, #0]
 80177cc:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 80177ce:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80177d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80177d2:	d000      	beq.n	80177d6 <vPortEnterCritical+0x22>
}
 80177d4:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80177d6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80177da:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 80177de:	b2db      	uxtb	r3, r3
 80177e0:	2b00      	cmp	r3, #0
 80177e2:	d0f7      	beq.n	80177d4 <vPortEnterCritical+0x20>
 80177e4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80177e8:	b672      	cpsid	i
 80177ea:	f383 8811 	msr	BASEPRI, r3
 80177ee:	f3bf 8f6f 	isb	sy
 80177f2:	f3bf 8f4f 	dsb	sy
 80177f6:	b662      	cpsie	i
 80177f8:	e7fe      	b.n	80177f8 <vPortEnterCritical+0x44>
 80177fa:	bf00      	nop
 80177fc:	20000410 	.word	0x20000410

08017800 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8017800:	4a09      	ldr	r2, [pc, #36]	; (8017828 <vPortExitCritical+0x28>)
 8017802:	6813      	ldr	r3, [r2, #0]
 8017804:	b953      	cbnz	r3, 801781c <vPortExitCritical+0x1c>
 8017806:	f04f 0330 	mov.w	r3, #48	; 0x30
 801780a:	b672      	cpsid	i
 801780c:	f383 8811 	msr	BASEPRI, r3
 8017810:	f3bf 8f6f 	isb	sy
 8017814:	f3bf 8f4f 	dsb	sy
 8017818:	b662      	cpsie	i
 801781a:	e7fe      	b.n	801781a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 801781c:	3b01      	subs	r3, #1
 801781e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8017820:	b90b      	cbnz	r3, 8017826 <vPortExitCritical+0x26>
	__asm volatile
 8017822:	f383 8811 	msr	BASEPRI, r3
}
 8017826:	4770      	bx	lr
 8017828:	20000410 	.word	0x20000410
 801782c:	ffffffff 	.word	0xffffffff

08017830 <PendSV_Handler>:
	__asm volatile
 8017830:	f3ef 8009 	mrs	r0, PSP
 8017834:	f3bf 8f6f 	isb	sy
 8017838:	4b15      	ldr	r3, [pc, #84]	; (8017890 <pxCurrentTCBConst>)
 801783a:	681a      	ldr	r2, [r3, #0]
 801783c:	f01e 0f10 	tst.w	lr, #16
 8017840:	bf08      	it	eq
 8017842:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8017846:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801784a:	6010      	str	r0, [r2, #0]
 801784c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8017850:	f04f 0030 	mov.w	r0, #48	; 0x30
 8017854:	b672      	cpsid	i
 8017856:	f380 8811 	msr	BASEPRI, r0
 801785a:	f3bf 8f4f 	dsb	sy
 801785e:	f3bf 8f6f 	isb	sy
 8017862:	b662      	cpsie	i
 8017864:	f7ff f9ae 	bl	8016bc4 <vTaskSwitchContext>
 8017868:	f04f 0000 	mov.w	r0, #0
 801786c:	f380 8811 	msr	BASEPRI, r0
 8017870:	bc09      	pop	{r0, r3}
 8017872:	6819      	ldr	r1, [r3, #0]
 8017874:	6808      	ldr	r0, [r1, #0]
 8017876:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801787a:	f01e 0f10 	tst.w	lr, #16
 801787e:	bf08      	it	eq
 8017880:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8017884:	f380 8809 	msr	PSP, r0
 8017888:	f3bf 8f6f 	isb	sy
 801788c:	4770      	bx	lr
 801788e:	bf00      	nop

08017890 <pxCurrentTCBConst>:
 8017890:	20006350 	.word	0x20006350

08017894 <SysTick_Handler>:
{
 8017894:	b508      	push	{r3, lr}
	__asm volatile
 8017896:	f04f 0330 	mov.w	r3, #48	; 0x30
 801789a:	b672      	cpsid	i
 801789c:	f383 8811 	msr	BASEPRI, r3
 80178a0:	f3bf 8f6f 	isb	sy
 80178a4:	f3bf 8f4f 	dsb	sy
 80178a8:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 80178aa:	f7fe ffff 	bl	80168ac <xTaskIncrementTick>
 80178ae:	b128      	cbz	r0, 80178bc <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80178b0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80178b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80178b8:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 80178bc:	2300      	movs	r3, #0
 80178be:	f383 8811 	msr	BASEPRI, r3
}
 80178c2:	bd08      	pop	{r3, pc}

080178c4 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80178c4:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 80178c8:	2100      	movs	r1, #0
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80178ca:	4b06      	ldr	r3, [pc, #24]	; (80178e4 <vPortSetupTimerInterrupt+0x20>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80178cc:	6111      	str	r1, [r2, #16]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80178ce:	4806      	ldr	r0, [pc, #24]	; (80178e8 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80178d0:	6191      	str	r1, [r2, #24]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80178d2:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80178d4:	681b      	ldr	r3, [r3, #0]
 80178d6:	fba0 0303 	umull	r0, r3, r0, r3
 80178da:	099b      	lsrs	r3, r3, #6
 80178dc:	3b01      	subs	r3, #1
 80178de:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80178e0:	6111      	str	r1, [r2, #16]
}
 80178e2:	4770      	bx	lr
 80178e4:	20000284 	.word	0x20000284
 80178e8:	10624dd3 	.word	0x10624dd3

080178ec <xPortStartScheduler>:
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80178ec:	4b30      	ldr	r3, [pc, #192]	; (80179b0 <xPortStartScheduler+0xc4>)
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80178ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80178f2:	4830      	ldr	r0, [pc, #192]	; (80179b4 <xPortStartScheduler+0xc8>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80178f4:	4930      	ldr	r1, [pc, #192]	; (80179b8 <xPortStartScheduler+0xcc>)
{
 80178f6:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80178f8:	781a      	ldrb	r2, [r3, #0]
{
 80178fa:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80178fc:	b2d2      	uxtb	r2, r2
 80178fe:	9201      	str	r2, [sp, #4]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8017900:	2207      	movs	r2, #7
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8017902:	f883 c000 	strb.w	ip, [r3]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8017906:	781b      	ldrb	r3, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8017908:	6002      	str	r2, [r0, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801790a:	b2db      	uxtb	r3, r3
 801790c:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8017910:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8017914:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8017918:	f003 0330 	and.w	r3, r3, #48	; 0x30
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801791c:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 801791e:	700b      	strb	r3, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8017920:	d50f      	bpl.n	8017942 <xPortStartScheduler+0x56>
 8017922:	2206      	movs	r2, #6
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8017924:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8017928:	4611      	mov	r1, r2
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801792a:	3a01      	subs	r2, #1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 801792c:	005b      	lsls	r3, r3, #1
 801792e:	b2db      	uxtb	r3, r3
 8017930:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8017934:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8017938:	061b      	lsls	r3, r3, #24
 801793a:	d4f3      	bmi.n	8017924 <xPortStartScheduler+0x38>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801793c:	2903      	cmp	r1, #3
 801793e:	d00b      	beq.n	8017958 <xPortStartScheduler+0x6c>
 8017940:	6001      	str	r1, [r0, #0]
	__asm volatile
 8017942:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017946:	b672      	cpsid	i
 8017948:	f383 8811 	msr	BASEPRI, r3
 801794c:	f3bf 8f6f 	isb	sy
 8017950:	f3bf 8f4f 	dsb	sy
 8017954:	b662      	cpsie	i
 8017956:	e7fe      	b.n	8017956 <xPortStartScheduler+0x6a>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8017958:	9b01      	ldr	r3, [sp, #4]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801795a:	f04f 24e0 	mov.w	r4, #3758153728	; 0xe000e000
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801795e:	4a14      	ldr	r2, [pc, #80]	; (80179b0 <xPortStartScheduler+0xc4>)
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8017960:	f44f 7140 	mov.w	r1, #768	; 0x300
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8017964:	b2db      	uxtb	r3, r3
	uxCriticalNesting = 0;
 8017966:	2500      	movs	r5, #0
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8017968:	6001      	str	r1, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801796a:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801796c:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 8017970:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8017974:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8017978:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 801797c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8017980:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	vPortSetupTimerInterrupt();
 8017984:	f7ff ff9e 	bl	80178c4 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8017988:	4b0c      	ldr	r3, [pc, #48]	; (80179bc <xPortStartScheduler+0xd0>)
 801798a:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 801798c:	f7ff feba 	bl	8017704 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8017990:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	; 0xf34
 8017994:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8017998:	f8c4 3f34 	str.w	r3, [r4, #3892]	; 0xf34
	prvPortStartFirstTask();
 801799c:	f7ff fe9e 	bl	80176dc <prvPortStartFirstTask>
	vTaskSwitchContext();
 80179a0:	f7ff f910 	bl	8016bc4 <vTaskSwitchContext>
}
 80179a4:	4628      	mov	r0, r5
	prvTaskExitError();
 80179a6:	f7ff feb7 	bl	8017718 <prvTaskExitError>
}
 80179aa:	b003      	add	sp, #12
 80179ac:	bd30      	pop	{r4, r5, pc}
 80179ae:	bf00      	nop
 80179b0:	e000e400 	.word	0xe000e400
 80179b4:	200065a0 	.word	0x200065a0
 80179b8:	2000659c 	.word	0x2000659c
 80179bc:	20000410 	.word	0x20000410

080179c0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80179c0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80179c4:	2b0f      	cmp	r3, #15
 80179c6:	d910      	bls.n	80179ea <vPortValidateInterruptPriority+0x2a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80179c8:	4913      	ldr	r1, [pc, #76]	; (8017a18 <vPortValidateInterruptPriority+0x58>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80179ca:	4a14      	ldr	r2, [pc, #80]	; (8017a1c <vPortValidateInterruptPriority+0x5c>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80179cc:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80179ce:	7812      	ldrb	r2, [r2, #0]
 80179d0:	429a      	cmp	r2, r3
 80179d2:	d90a      	bls.n	80179ea <vPortValidateInterruptPriority+0x2a>
 80179d4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80179d8:	b672      	cpsid	i
 80179da:	f383 8811 	msr	BASEPRI, r3
 80179de:	f3bf 8f6f 	isb	sy
 80179e2:	f3bf 8f4f 	dsb	sy
 80179e6:	b662      	cpsie	i
 80179e8:	e7fe      	b.n	80179e8 <vPortValidateInterruptPriority+0x28>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80179ea:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80179ee:	4a0c      	ldr	r2, [pc, #48]	; (8017a20 <vPortValidateInterruptPriority+0x60>)
 80179f0:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 80179f4:	6812      	ldr	r2, [r2, #0]
 80179f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80179fa:	4293      	cmp	r3, r2
 80179fc:	d90a      	bls.n	8017a14 <vPortValidateInterruptPriority+0x54>
 80179fe:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017a02:	b672      	cpsid	i
 8017a04:	f383 8811 	msr	BASEPRI, r3
 8017a08:	f3bf 8f6f 	isb	sy
 8017a0c:	f3bf 8f4f 	dsb	sy
 8017a10:	b662      	cpsie	i
 8017a12:	e7fe      	b.n	8017a12 <vPortValidateInterruptPriority+0x52>
	}
 8017a14:	4770      	bx	lr
 8017a16:	bf00      	nop
 8017a18:	e000e3f0 	.word	0xe000e3f0
 8017a1c:	2000659c 	.word	0x2000659c
 8017a20:	200065a0 	.word	0x200065a0

08017a24 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017a24:	4b16      	ldr	r3, [pc, #88]	; (8017a80 <prvInsertBlockIntoFreeList+0x5c>)
{
 8017a26:	b410      	push	{r4}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017a28:	461a      	mov	r2, r3
 8017a2a:	681b      	ldr	r3, [r3, #0]
 8017a2c:	4283      	cmp	r3, r0
 8017a2e:	d3fb      	bcc.n	8017a28 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8017a30:	6851      	ldr	r1, [r2, #4]
 8017a32:	eb02 0c01 	add.w	ip, r2, r1
 8017a36:	4560      	cmp	r0, ip
 8017a38:	d00b      	beq.n	8017a52 <prvInsertBlockIntoFreeList+0x2e>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017a3a:	6841      	ldr	r1, [r0, #4]
 8017a3c:	eb00 0c01 	add.w	ip, r0, r1
 8017a40:	4563      	cmp	r3, ip
 8017a42:	d00e      	beq.n	8017a62 <prvInsertBlockIntoFreeList+0x3e>

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8017a44:	4290      	cmp	r0, r2
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017a46:	6003      	str	r3, [r0, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017a48:	f85d 4b04 	ldr.w	r4, [sp], #4
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017a4c:	bf18      	it	ne
 8017a4e:	6010      	strne	r0, [r2, #0]
}
 8017a50:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8017a52:	6844      	ldr	r4, [r0, #4]
 8017a54:	4610      	mov	r0, r2
 8017a56:	4421      	add	r1, r4
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017a58:	eb00 0c01 	add.w	ip, r0, r1
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8017a5c:	6051      	str	r1, [r2, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017a5e:	4563      	cmp	r3, ip
 8017a60:	d1f0      	bne.n	8017a44 <prvInsertBlockIntoFreeList+0x20>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8017a62:	4c08      	ldr	r4, [pc, #32]	; (8017a84 <prvInsertBlockIntoFreeList+0x60>)
 8017a64:	6824      	ldr	r4, [r4, #0]
 8017a66:	42a3      	cmp	r3, r4
 8017a68:	d0ec      	beq.n	8017a44 <prvInsertBlockIntoFreeList+0x20>
	if( pxIterator != pxBlockToInsert )
 8017a6a:	4290      	cmp	r0, r2
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8017a6c:	e9d3 3400 	ldrd	r3, r4, [r3]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8017a70:	4421      	add	r1, r4
}
 8017a72:	f85d 4b04 	ldr.w	r4, [sp], #4
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8017a76:	e9c0 3100 	strd	r3, r1, [r0]
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017a7a:	bf18      	it	ne
 8017a7c:	6010      	strne	r0, [r2, #0]
}
 8017a7e:	4770      	bx	lr
 8017a80:	2001e5b4 	.word	0x2001e5b4
 8017a84:	200065a4 	.word	0x200065a4

08017a88 <pvPortMalloc>:
{
 8017a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017a8c:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8017a8e:	f7fe fef7 	bl	8016880 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8017a92:	f8df c128 	ldr.w	ip, [pc, #296]	; 8017bbc <pvPortMalloc+0x134>
 8017a96:	f8dc 3000 	ldr.w	r3, [ip]
 8017a9a:	2b00      	cmp	r3, #0
 8017a9c:	d05d      	beq.n	8017b5a <pvPortMalloc+0xd2>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8017a9e:	4b42      	ldr	r3, [pc, #264]	; (8017ba8 <pvPortMalloc+0x120>)
 8017aa0:	681d      	ldr	r5, [r3, #0]
 8017aa2:	422c      	tst	r4, r5
 8017aa4:	d130      	bne.n	8017b08 <pvPortMalloc+0x80>
			if( xWantedSize > 0 )
 8017aa6:	b37c      	cbz	r4, 8017b08 <pvPortMalloc+0x80>
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8017aa8:	0760      	lsls	r0, r4, #29
				xWantedSize += xHeapStructSize;
 8017aaa:	f104 0108 	add.w	r1, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8017aae:	d002      	beq.n	8017ab6 <pvPortMalloc+0x2e>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8017ab0:	f021 0107 	bic.w	r1, r1, #7
 8017ab4:	3108      	adds	r1, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8017ab6:	b339      	cbz	r1, 8017b08 <pvPortMalloc+0x80>
 8017ab8:	4f3c      	ldr	r7, [pc, #240]	; (8017bac <pvPortMalloc+0x124>)
 8017aba:	683e      	ldr	r6, [r7, #0]
 8017abc:	428e      	cmp	r6, r1
 8017abe:	d323      	bcc.n	8017b08 <pvPortMalloc+0x80>
				pxBlock = xStart.pxNextFreeBlock;
 8017ac0:	483b      	ldr	r0, [pc, #236]	; (8017bb0 <pvPortMalloc+0x128>)
 8017ac2:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017ac4:	e003      	b.n	8017ace <pvPortMalloc+0x46>
 8017ac6:	6823      	ldr	r3, [r4, #0]
 8017ac8:	b123      	cbz	r3, 8017ad4 <pvPortMalloc+0x4c>
 8017aca:	4620      	mov	r0, r4
 8017acc:	461c      	mov	r4, r3
 8017ace:	6862      	ldr	r2, [r4, #4]
 8017ad0:	428a      	cmp	r2, r1
 8017ad2:	d3f8      	bcc.n	8017ac6 <pvPortMalloc+0x3e>
				if( pxBlock != pxEnd )
 8017ad4:	f8dc 3000 	ldr.w	r3, [ip]
 8017ad8:	42a3      	cmp	r3, r4
 8017ada:	d015      	beq.n	8017b08 <pvPortMalloc+0x80>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8017adc:	6803      	ldr	r3, [r0, #0]
 8017ade:	f103 0808 	add.w	r8, r3, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8017ae2:	6823      	ldr	r3, [r4, #0]
 8017ae4:	6003      	str	r3, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8017ae6:	1a53      	subs	r3, r2, r1
 8017ae8:	2b10      	cmp	r3, #16
 8017aea:	d91b      	bls.n	8017b24 <pvPortMalloc+0x9c>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8017aec:	1860      	adds	r0, r4, r1
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017aee:	0742      	lsls	r2, r0, #29
 8017af0:	d013      	beq.n	8017b1a <pvPortMalloc+0x92>
 8017af2:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017af6:	b672      	cpsid	i
 8017af8:	f383 8811 	msr	BASEPRI, r3
 8017afc:	f3bf 8f6f 	isb	sy
 8017b00:	f3bf 8f4f 	dsb	sy
 8017b04:	b662      	cpsie	i
 8017b06:	e7fe      	b.n	8017b06 <pvPortMalloc+0x7e>
			vApplicationMallocFailedHook();
 8017b08:	f04f 0800 	mov.w	r8, #0
	( void ) xTaskResumeAll();
 8017b0c:	f7ff f814 	bl	8016b38 <xTaskResumeAll>
			vApplicationMallocFailedHook();
 8017b10:	f7e9 fba8 	bl	8001264 <vApplicationMallocFailedHook>
}
 8017b14:	4640      	mov	r0, r8
 8017b16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8017b1a:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8017b1c:	6061      	str	r1, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8017b1e:	f7ff ff81 	bl	8017a24 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8017b22:	6862      	ldr	r2, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8017b24:	4b23      	ldr	r3, [pc, #140]	; (8017bb4 <pvPortMalloc+0x12c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8017b26:	1ab6      	subs	r6, r6, r2
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8017b28:	432a      	orrs	r2, r5
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8017b2a:	6819      	ldr	r1, [r3, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8017b2c:	603e      	str	r6, [r7, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8017b2e:	428e      	cmp	r6, r1
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8017b30:	bf38      	it	cc
 8017b32:	601e      	strcc	r6, [r3, #0]
					pxBlock->pxNextFreeBlock = NULL;
 8017b34:	2300      	movs	r3, #0
 8017b36:	e9c4 3200 	strd	r3, r2, [r4]
	( void ) xTaskResumeAll();
 8017b3a:	f7fe fffd 	bl	8016b38 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8017b3e:	f018 0f07 	tst.w	r8, #7
 8017b42:	d0e7      	beq.n	8017b14 <pvPortMalloc+0x8c>
 8017b44:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017b48:	b672      	cpsid	i
 8017b4a:	f383 8811 	msr	BASEPRI, r3
 8017b4e:	f3bf 8f6f 	isb	sy
 8017b52:	f3bf 8f4f 	dsb	sy
 8017b56:	b662      	cpsie	i
 8017b58:	e7fe      	b.n	8017b58 <pvPortMalloc+0xd0>
	uxAddress = ( size_t ) ucHeap;
 8017b5a:	4b17      	ldr	r3, [pc, #92]	; (8017bb8 <pvPortMalloc+0x130>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8017b5c:	075d      	lsls	r5, r3, #29
 8017b5e:	d11b      	bne.n	8017b98 <pvPortMalloc+0x110>
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8017b60:	461a      	mov	r2, r3
 8017b62:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 8017b66:	4610      	mov	r0, r2
	uxAddress -= xHeapStructSize;
 8017b68:	3b08      	subs	r3, #8
	xStart.xBlockSize = ( size_t ) 0;
 8017b6a:	2100      	movs	r1, #0
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8017b6c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017b70:	f023 0307 	bic.w	r3, r3, #7
}
 8017b74:	4635      	mov	r5, r6
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8017b76:	1a9a      	subs	r2, r3, r2
	pxEnd = ( void * ) uxAddress;
 8017b78:	f8cc 3000 	str.w	r3, [ip]
	pxEnd->pxNextFreeBlock = NULL;
 8017b7c:	e9c3 1100 	strd	r1, r1, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8017b80:	e9c0 3200 	strd	r3, r2, [r0]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8017b84:	4b0a      	ldr	r3, [pc, #40]	; (8017bb0 <pvPortMalloc+0x128>)
	xStart.xBlockSize = ( size_t ) 0;
 8017b86:	e9c3 0100 	strd	r0, r1, [r3]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017b8a:	4b0a      	ldr	r3, [pc, #40]	; (8017bb4 <pvPortMalloc+0x12c>)
 8017b8c:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017b8e:	4b07      	ldr	r3, [pc, #28]	; (8017bac <pvPortMalloc+0x124>)
 8017b90:	601a      	str	r2, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8017b92:	4b05      	ldr	r3, [pc, #20]	; (8017ba8 <pvPortMalloc+0x120>)
 8017b94:	601e      	str	r6, [r3, #0]
}
 8017b96:	e784      	b.n	8017aa2 <pvPortMalloc+0x1a>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8017b98:	1dda      	adds	r2, r3, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017b9a:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 8017b9e:	f022 0207 	bic.w	r2, r2, #7
	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8017ba2:	4610      	mov	r0, r2
 8017ba4:	e7e0      	b.n	8017b68 <pvPortMalloc+0xe0>
 8017ba6:	bf00      	nop
 8017ba8:	2001e5a8 	.word	0x2001e5a8
 8017bac:	2001e5ac 	.word	0x2001e5ac
 8017bb0:	2001e5b4 	.word	0x2001e5b4
 8017bb4:	2001e5b0 	.word	0x2001e5b0
 8017bb8:	200065a8 	.word	0x200065a8
 8017bbc:	200065a4 	.word	0x200065a4

08017bc0 <vPortFree>:
	if( pv != NULL )
 8017bc0:	b1f0      	cbz	r0, 8017c00 <vPortFree+0x40>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8017bc2:	4a1c      	ldr	r2, [pc, #112]	; (8017c34 <vPortFree+0x74>)
 8017bc4:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8017bc8:	6812      	ldr	r2, [r2, #0]
 8017bca:	4213      	tst	r3, r2
 8017bcc:	d00d      	beq.n	8017bea <vPortFree+0x2a>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8017bce:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8017bd2:	b1b1      	cbz	r1, 8017c02 <vPortFree+0x42>
 8017bd4:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017bd8:	b672      	cpsid	i
 8017bda:	f383 8811 	msr	BASEPRI, r3
 8017bde:	f3bf 8f6f 	isb	sy
 8017be2:	f3bf 8f4f 	dsb	sy
 8017be6:	b662      	cpsie	i
 8017be8:	e7fe      	b.n	8017be8 <vPortFree+0x28>
 8017bea:	f04f 0330 	mov.w	r3, #48	; 0x30
 8017bee:	b672      	cpsid	i
 8017bf0:	f383 8811 	msr	BASEPRI, r3
 8017bf4:	f3bf 8f6f 	isb	sy
 8017bf8:	f3bf 8f4f 	dsb	sy
 8017bfc:	b662      	cpsie	i
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8017bfe:	e7fe      	b.n	8017bfe <vPortFree+0x3e>
 8017c00:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017c02:	ea23 0302 	bic.w	r3, r3, r2
{
 8017c06:	b500      	push	{lr}
 8017c08:	b083      	sub	sp, #12
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017c0a:	f840 3c04 	str.w	r3, [r0, #-4]
 8017c0e:	9001      	str	r0, [sp, #4]
				vTaskSuspendAll();
 8017c10:	f7fe fe36 	bl	8016880 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8017c14:	4a08      	ldr	r2, [pc, #32]	; (8017c38 <vPortFree+0x78>)
 8017c16:	9801      	ldr	r0, [sp, #4]
 8017c18:	6811      	ldr	r1, [r2, #0]
 8017c1a:	f850 3c04 	ldr.w	r3, [r0, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8017c1e:	3808      	subs	r0, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8017c20:	440b      	add	r3, r1
 8017c22:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8017c24:	f7ff fefe 	bl	8017a24 <prvInsertBlockIntoFreeList>
}
 8017c28:	b003      	add	sp, #12
 8017c2a:	f85d eb04 	ldr.w	lr, [sp], #4
				( void ) xTaskResumeAll();
 8017c2e:	f7fe bf83 	b.w	8016b38 <xTaskResumeAll>
 8017c32:	bf00      	nop
 8017c34:	2001e5a8 	.word	0x2001e5a8
 8017c38:	2001e5ac 	.word	0x2001e5ac

08017c3c <pbuf_free_int>:
 */
static void
pbuf_free_int(void *p)
{
  struct pbuf *q = (struct pbuf *)p;
  pbuf_free(q);
 8017c3c:	f003 bb10 	b.w	801b260 <pbuf_free>

08017c40 <tcpip_thread>:
{
 8017c40:	b580      	push	{r7, lr}
  LOCK_TCPIP_CORE();
 8017c42:	4839      	ldr	r0, [pc, #228]	; (8017d28 <tcpip_thread+0xe8>)
{
 8017c44:	b082      	sub	sp, #8
  LOCK_TCPIP_CORE();
 8017c46:	f00b feff 	bl	8023a48 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8017c4a:	4b38      	ldr	r3, [pc, #224]	; (8017d2c <tcpip_thread+0xec>)
 8017c4c:	681b      	ldr	r3, [r3, #0]
 8017c4e:	b113      	cbz	r3, 8017c56 <tcpip_thread+0x16>
    tcpip_init_done(tcpip_init_done_arg);
 8017c50:	4a37      	ldr	r2, [pc, #220]	; (8017d30 <tcpip_thread+0xf0>)
 8017c52:	6810      	ldr	r0, [r2, #0]
 8017c54:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 8017c56:	4d34      	ldr	r5, [pc, #208]	; (8017d28 <tcpip_thread+0xe8>)
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8017c58:	4e36      	ldr	r6, [pc, #216]	; (8017d34 <tcpip_thread+0xf4>)
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8017c5a:	4f37      	ldr	r7, [pc, #220]	; (8017d38 <tcpip_thread+0xf8>)
 8017c5c:	e010      	b.n	8017c80 <tcpip_thread+0x40>
  } else if (sleeptime == 0) {
 8017c5e:	b168      	cbz	r0, 8017c7c <tcpip_thread+0x3c>
  UNLOCK_TCPIP_CORE();
 8017c60:	4628      	mov	r0, r5
 8017c62:	f00b fef7 	bl	8023a54 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8017c66:	4622      	mov	r2, r4
 8017c68:	a901      	add	r1, sp, #4
 8017c6a:	4630      	mov	r0, r6
 8017c6c:	f00b fea8 	bl	80239c0 <sys_arch_mbox_fetch>
 8017c70:	4604      	mov	r4, r0
  LOCK_TCPIP_CORE();
 8017c72:	4628      	mov	r0, r5
 8017c74:	f00b fee8 	bl	8023a48 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8017c78:	3401      	adds	r4, #1
 8017c7a:	d111      	bne.n	8017ca0 <tcpip_thread+0x60>
    sys_check_timeouts();
 8017c7c:	f008 f85c 	bl	801fd38 <sys_check_timeouts>
  sleeptime = sys_timeouts_sleeptime();
 8017c80:	f008 f882 	bl	801fd88 <sys_timeouts_sleeptime>
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8017c84:	1c43      	adds	r3, r0, #1
  sleeptime = sys_timeouts_sleeptime();
 8017c86:	4604      	mov	r4, r0
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8017c88:	d1e9      	bne.n	8017c5e <tcpip_thread+0x1e>
    UNLOCK_TCPIP_CORE();
 8017c8a:	4628      	mov	r0, r5
 8017c8c:	f00b fee2 	bl	8023a54 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8017c90:	2200      	movs	r2, #0
 8017c92:	a901      	add	r1, sp, #4
 8017c94:	4630      	mov	r0, r6
 8017c96:	f00b fe93 	bl	80239c0 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8017c9a:	4628      	mov	r0, r5
 8017c9c:	f00b fed4 	bl	8023a48 <sys_mutex_lock>
    if (msg == NULL) {
 8017ca0:	9c01      	ldr	r4, [sp, #4]
 8017ca2:	b37c      	cbz	r4, 8017d04 <tcpip_thread+0xc4>
  switch (msg->type) {
 8017ca4:	7823      	ldrb	r3, [r4, #0]
 8017ca6:	2b04      	cmp	r3, #4
 8017ca8:	d837      	bhi.n	8017d1a <tcpip_thread+0xda>
 8017caa:	e8df f003 	tbb	[pc, r3]
 8017cae:	1821      	.short	0x1821
 8017cb0:	070f      	.short	0x070f
 8017cb2:	03          	.byte	0x03
 8017cb3:	00          	.byte	0x00
      msg->msg.cb.function(msg->msg.cb.ctx);
 8017cb4:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8017cb8:	4798      	blx	r3
      break;
 8017cba:	e7e1      	b.n	8017c80 <tcpip_thread+0x40>
      msg->msg.cb.function(msg->msg.cb.ctx);
 8017cbc:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8017cc0:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8017cc2:	4621      	mov	r1, r4
 8017cc4:	2009      	movs	r0, #9
 8017cc6:	f002 fdb3 	bl	801a830 <memp_free>
      break;
 8017cca:	e7d9      	b.n	8017c80 <tcpip_thread+0x40>
      sys_untimeout(msg->msg.tmo.h, msg->msg.tmo.arg);
 8017ccc:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 8017cd0:	f008 f814 	bl	801fcfc <sys_untimeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8017cd4:	4621      	mov	r1, r4
 8017cd6:	2009      	movs	r0, #9
 8017cd8:	f002 fdaa 	bl	801a830 <memp_free>
      break;
 8017cdc:	e7d0      	b.n	8017c80 <tcpip_thread+0x40>
      sys_timeout(msg->msg.tmo.msecs, msg->msg.tmo.h, msg->msg.tmo.arg);
 8017cde:	1d20      	adds	r0, r4, #4
 8017ce0:	c807      	ldmia	r0, {r0, r1, r2}
 8017ce2:	f007 ffed 	bl	801fcc0 <sys_timeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8017ce6:	4621      	mov	r1, r4
 8017ce8:	2009      	movs	r0, #9
 8017cea:	f002 fda1 	bl	801a830 <memp_free>
      break;
 8017cee:	e7c7      	b.n	8017c80 <tcpip_thread+0x40>
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8017cf0:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 8017cf4:	6860      	ldr	r0, [r4, #4]
 8017cf6:	4798      	blx	r3
 8017cf8:	b958      	cbnz	r0, 8017d12 <tcpip_thread+0xd2>
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8017cfa:	4621      	mov	r1, r4
 8017cfc:	200a      	movs	r0, #10
 8017cfe:	f002 fd97 	bl	801a830 <memp_free>
      break;
 8017d02:	e7bd      	b.n	8017c80 <tcpip_thread+0x40>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8017d04:	463b      	mov	r3, r7
 8017d06:	2291      	movs	r2, #145	; 0x91
 8017d08:	490c      	ldr	r1, [pc, #48]	; (8017d3c <tcpip_thread+0xfc>)
 8017d0a:	480d      	ldr	r0, [pc, #52]	; (8017d40 <tcpip_thread+0x100>)
 8017d0c:	f00d fb72 	bl	80253f4 <iprintf>
      continue;
 8017d10:	e7b6      	b.n	8017c80 <tcpip_thread+0x40>
        pbuf_free(msg->msg.inp.p);
 8017d12:	6860      	ldr	r0, [r4, #4]
 8017d14:	f003 faa4 	bl	801b260 <pbuf_free>
 8017d18:	e7ef      	b.n	8017cfa <tcpip_thread+0xba>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8017d1a:	463b      	mov	r3, r7
 8017d1c:	22cf      	movs	r2, #207	; 0xcf
 8017d1e:	4907      	ldr	r1, [pc, #28]	; (8017d3c <tcpip_thread+0xfc>)
 8017d20:	4807      	ldr	r0, [pc, #28]	; (8017d40 <tcpip_thread+0x100>)
 8017d22:	f00d fb67 	bl	80253f4 <iprintf>
      break;
 8017d26:	e7ab      	b.n	8017c80 <tcpip_thread+0x40>
 8017d28:	2001e5bc 	.word	0x2001e5bc
 8017d2c:	2001e5c0 	.word	0x2001e5c0
 8017d30:	2001e5c4 	.word	0x2001e5c4
 8017d34:	2001e5c8 	.word	0x2001e5c8
 8017d38:	0802cde8 	.word	0x0802cde8
 8017d3c:	0802ce18 	.word	0x0802ce18
 8017d40:	0802a048 	.word	0x0802a048

08017d44 <tcpip_inpkt>:
{
 8017d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017d46:	4607      	mov	r7, r0
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8017d48:	4814      	ldr	r0, [pc, #80]	; (8017d9c <tcpip_inpkt+0x58>)
{
 8017d4a:	460e      	mov	r6, r1
 8017d4c:	4615      	mov	r5, r2
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8017d4e:	f00b fe59 	bl	8023a04 <sys_mbox_valid>
 8017d52:	b188      	cbz	r0, 8017d78 <tcpip_inpkt+0x34>
  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8017d54:	22fe      	movs	r2, #254	; 0xfe
 8017d56:	4912      	ldr	r1, [pc, #72]	; (8017da0 <tcpip_inpkt+0x5c>)
 8017d58:	200a      	movs	r0, #10
 8017d5a:	f002 fd33 	bl	801a7c4 <memp_malloc_fn>
  if (msg == NULL) {
 8017d5e:	4604      	mov	r4, r0
 8017d60:	b1c0      	cbz	r0, 8017d94 <tcpip_inpkt+0x50>
  msg->type = TCPIP_MSG_INPKT;
 8017d62:	2300      	movs	r3, #0
  msg->msg.inp.p = p;
 8017d64:	6047      	str	r7, [r0, #4]
  msg->msg.inp.netif = inp;
 8017d66:	6086      	str	r6, [r0, #8]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8017d68:	4601      	mov	r1, r0
  msg->type = TCPIP_MSG_INPKT;
 8017d6a:	7003      	strb	r3, [r0, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8017d6c:	480b      	ldr	r0, [pc, #44]	; (8017d9c <tcpip_inpkt+0x58>)
  msg->msg.inp.input_fn = input_fn;
 8017d6e:	60e5      	str	r5, [r4, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8017d70:	f00b fe1c 	bl	80239ac <sys_mbox_trypost>
 8017d74:	b938      	cbnz	r0, 8017d86 <tcpip_inpkt+0x42>
}
 8017d76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8017d78:	4b09      	ldr	r3, [pc, #36]	; (8017da0 <tcpip_inpkt+0x5c>)
 8017d7a:	22fc      	movs	r2, #252	; 0xfc
 8017d7c:	4909      	ldr	r1, [pc, #36]	; (8017da4 <tcpip_inpkt+0x60>)
 8017d7e:	480a      	ldr	r0, [pc, #40]	; (8017da8 <tcpip_inpkt+0x64>)
 8017d80:	f00d fb38 	bl	80253f4 <iprintf>
 8017d84:	e7e6      	b.n	8017d54 <tcpip_inpkt+0x10>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8017d86:	4621      	mov	r1, r4
 8017d88:	200a      	movs	r0, #10
 8017d8a:	f002 fd51 	bl	801a830 <memp_free>
    return ERR_MEM;
 8017d8e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8017d92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_MEM;
 8017d94:	f04f 30ff 	mov.w	r0, #4294967295
}
 8017d98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017d9a:	bf00      	nop
 8017d9c:	2001e5c8 	.word	0x2001e5c8
 8017da0:	0802cde8 	.word	0x0802cde8
 8017da4:	0802ce38 	.word	0x0802ce38
 8017da8:	0802a048 	.word	0x0802a048

08017dac <tcpip_input>:
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8017dac:	f891 3035 	ldrb.w	r3, [r1, #53]	; 0x35
 8017db0:	f013 0f18 	tst.w	r3, #24
 8017db4:	d002      	beq.n	8017dbc <tcpip_input+0x10>
    return tcpip_inpkt(p, inp, ethernet_input);
 8017db6:	4a03      	ldr	r2, [pc, #12]	; (8017dc4 <tcpip_input+0x18>)
 8017db8:	f7ff bfc4 	b.w	8017d44 <tcpip_inpkt>
    return tcpip_inpkt(p, inp, ip_input);
 8017dbc:	4a02      	ldr	r2, [pc, #8]	; (8017dc8 <tcpip_input+0x1c>)
 8017dbe:	f7ff bfc1 	b.w	8017d44 <tcpip_inpkt>
 8017dc2:	bf00      	nop
 8017dc4:	0802386d 	.word	0x0802386d
 8017dc8:	08022ac9 	.word	0x08022ac9

08017dcc <tcpip_try_callback>:
{
 8017dcc:	b570      	push	{r4, r5, r6, lr}
 8017dce:	4606      	mov	r6, r0
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8017dd0:	4814      	ldr	r0, [pc, #80]	; (8017e24 <tcpip_try_callback+0x58>)
{
 8017dd2:	460d      	mov	r5, r1
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8017dd4:	f00b fe16 	bl	8023a04 <sys_mbox_valid>
 8017dd8:	b188      	cbz	r0, 8017dfe <tcpip_try_callback+0x32>
  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8017dda:	f240 125f 	movw	r2, #351	; 0x15f
 8017dde:	4912      	ldr	r1, [pc, #72]	; (8017e28 <tcpip_try_callback+0x5c>)
 8017de0:	2009      	movs	r0, #9
 8017de2:	f002 fcef 	bl	801a7c4 <memp_malloc_fn>
  if (msg == NULL) {
 8017de6:	4604      	mov	r4, r0
 8017de8:	b1c0      	cbz	r0, 8017e1c <tcpip_try_callback+0x50>
  msg->type = TCPIP_MSG_CALLBACK;
 8017dea:	2303      	movs	r3, #3
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8017dec:	4601      	mov	r1, r0
  msg->msg.cb.ctx = ctx;
 8017dee:	e9c0 6501 	strd	r6, r5, [r0, #4]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8017df2:	480c      	ldr	r0, [pc, #48]	; (8017e24 <tcpip_try_callback+0x58>)
  msg->type = TCPIP_MSG_CALLBACK;
 8017df4:	7023      	strb	r3, [r4, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8017df6:	f00b fdd9 	bl	80239ac <sys_mbox_trypost>
 8017dfa:	b940      	cbnz	r0, 8017e0e <tcpip_try_callback+0x42>
}
 8017dfc:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8017dfe:	4b0a      	ldr	r3, [pc, #40]	; (8017e28 <tcpip_try_callback+0x5c>)
 8017e00:	f240 125d 	movw	r2, #349	; 0x15d
 8017e04:	4909      	ldr	r1, [pc, #36]	; (8017e2c <tcpip_try_callback+0x60>)
 8017e06:	480a      	ldr	r0, [pc, #40]	; (8017e30 <tcpip_try_callback+0x64>)
 8017e08:	f00d faf4 	bl	80253f4 <iprintf>
 8017e0c:	e7e5      	b.n	8017dda <tcpip_try_callback+0xe>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8017e0e:	4621      	mov	r1, r4
 8017e10:	2009      	movs	r0, #9
 8017e12:	f002 fd0d 	bl	801a830 <memp_free>
    return ERR_MEM;
 8017e16:	f04f 30ff 	mov.w	r0, #4294967295
}
 8017e1a:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 8017e1c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8017e20:	bd70      	pop	{r4, r5, r6, pc}
 8017e22:	bf00      	nop
 8017e24:	2001e5c8 	.word	0x2001e5c8
 8017e28:	0802cde8 	.word	0x0802cde8
 8017e2c:	0802ce38 	.word	0x0802ce38
 8017e30:	0802a048 	.word	0x0802a048

08017e34 <tcpip_init>:
{
 8017e34:	b530      	push	{r4, r5, lr}
 8017e36:	b083      	sub	sp, #12
 8017e38:	4605      	mov	r5, r0
 8017e3a:	460c      	mov	r4, r1
  lwip_init();
 8017e3c:	f001 ffae 	bl	8019d9c <lwip_init>
  tcpip_init_done = initfunc;
 8017e40:	4a15      	ldr	r2, [pc, #84]	; (8017e98 <tcpip_init+0x64>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8017e42:	2140      	movs	r1, #64	; 0x40
  tcpip_init_done_arg = arg;
 8017e44:	4b15      	ldr	r3, [pc, #84]	; (8017e9c <tcpip_init+0x68>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8017e46:	4816      	ldr	r0, [pc, #88]	; (8017ea0 <tcpip_init+0x6c>)
  tcpip_init_done = initfunc;
 8017e48:	6015      	str	r5, [r2, #0]
  tcpip_init_done_arg = arg;
 8017e4a:	601c      	str	r4, [r3, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8017e4c:	f00b fd98 	bl	8023980 <sys_mbox_new>
 8017e50:	b968      	cbnz	r0, 8017e6e <tcpip_init+0x3a>
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8017e52:	4814      	ldr	r0, [pc, #80]	; (8017ea4 <tcpip_init+0x70>)
 8017e54:	f00b fde8 	bl	8023a28 <sys_mutex_new>
 8017e58:	b9a8      	cbnz	r0, 8017e86 <tcpip_init+0x52>
  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8017e5a:	2200      	movs	r2, #0
 8017e5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017e60:	4911      	ldr	r1, [pc, #68]	; (8017ea8 <tcpip_init+0x74>)
 8017e62:	9200      	str	r2, [sp, #0]
 8017e64:	4811      	ldr	r0, [pc, #68]	; (8017eac <tcpip_init+0x78>)
 8017e66:	f00b fdf9 	bl	8023a5c <sys_thread_new>
}
 8017e6a:	b003      	add	sp, #12
 8017e6c:	bd30      	pop	{r4, r5, pc}
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8017e6e:	4b10      	ldr	r3, [pc, #64]	; (8017eb0 <tcpip_init+0x7c>)
 8017e70:	f240 2261 	movw	r2, #609	; 0x261
 8017e74:	490f      	ldr	r1, [pc, #60]	; (8017eb4 <tcpip_init+0x80>)
 8017e76:	4810      	ldr	r0, [pc, #64]	; (8017eb8 <tcpip_init+0x84>)
 8017e78:	f00d fabc 	bl	80253f4 <iprintf>
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8017e7c:	4809      	ldr	r0, [pc, #36]	; (8017ea4 <tcpip_init+0x70>)
 8017e7e:	f00b fdd3 	bl	8023a28 <sys_mutex_new>
 8017e82:	2800      	cmp	r0, #0
 8017e84:	d0e9      	beq.n	8017e5a <tcpip_init+0x26>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8017e86:	4b0a      	ldr	r3, [pc, #40]	; (8017eb0 <tcpip_init+0x7c>)
 8017e88:	f240 2265 	movw	r2, #613	; 0x265
 8017e8c:	490b      	ldr	r1, [pc, #44]	; (8017ebc <tcpip_init+0x88>)
 8017e8e:	480a      	ldr	r0, [pc, #40]	; (8017eb8 <tcpip_init+0x84>)
 8017e90:	f00d fab0 	bl	80253f4 <iprintf>
 8017e94:	e7e1      	b.n	8017e5a <tcpip_init+0x26>
 8017e96:	bf00      	nop
 8017e98:	2001e5c0 	.word	0x2001e5c0
 8017e9c:	2001e5c4 	.word	0x2001e5c4
 8017ea0:	2001e5c8 	.word	0x2001e5c8
 8017ea4:	2001e5bc 	.word	0x2001e5bc
 8017ea8:	08017c41 	.word	0x08017c41
 8017eac:	0802ce90 	.word	0x0802ce90
 8017eb0:	0802cde8 	.word	0x0802cde8
 8017eb4:	0802ce48 	.word	0x0802ce48
 8017eb8:	0802a048 	.word	0x0802a048
 8017ebc:	0802ce6c 	.word	0x0802ce6c

08017ec0 <pbuf_free_callback>:
 * @param p The pbuf (chain) to be dereferenced.
 * @return ERR_OK if callback could be enqueued, an err_t if not
 */
err_t
pbuf_free_callback(struct pbuf *p)
{
 8017ec0:	4601      	mov	r1, r0
  return tcpip_try_callback(pbuf_free_int, p);
 8017ec2:	4801      	ldr	r0, [pc, #4]	; (8017ec8 <pbuf_free_callback+0x8>)
 8017ec4:	f7ff bf82 	b.w	8017dcc <tcpip_try_callback>
 8017ec8:	08017c3d 	.word	0x08017c3d

08017ecc <fs_open>:
err_t
fs_open(struct fs_file *file, const char *name)
{
  const struct fsdata_file *f;

  if ((file == NULL) || (name == NULL)) {
 8017ecc:	b1e8      	cbz	r0, 8017f0a <fs_open+0x3e>
{
 8017ece:	b570      	push	{r4, r5, r6, lr}
 8017ed0:	460d      	mov	r5, r1
  if ((file == NULL) || (name == NULL)) {
 8017ed2:	b1b9      	cbz	r1, 8017f04 <fs_open+0x38>
 8017ed4:	4606      	mov	r6, r0
 8017ed6:	490e      	ldr	r1, [pc, #56]	; (8017f10 <fs_open+0x44>)
    return ERR_OK;
  }
  file->is_custom_file = 0;
#endif /* LWIP_HTTPD_CUSTOM_FILES */

  for (f = FS_ROOT; f != NULL; f = f->next) {
 8017ed8:	4c0e      	ldr	r4, [pc, #56]	; (8017f14 <fs_open+0x48>)
 8017eda:	e000      	b.n	8017ede <fs_open+0x12>
    if (!strcmp(name, (const char *)f->name)) {
 8017edc:	6861      	ldr	r1, [r4, #4]
 8017ede:	4628      	mov	r0, r5
 8017ee0:	f7e8 f9ae 	bl	8000240 <strcmp>
 8017ee4:	b128      	cbz	r0, 8017ef2 <fs_open+0x26>
  for (f = FS_ROOT; f != NULL; f = f->next) {
 8017ee6:	6824      	ldr	r4, [r4, #0]
 8017ee8:	2c00      	cmp	r4, #0
 8017eea:	d1f7      	bne.n	8017edc <fs_open+0x10>
#endif /* #if LWIP_HTTPD_FILE_STATE */
      return ERR_OK;
    }
  }
  /* file not found */
  return ERR_VAL;
 8017eec:	f06f 0005 	mvn.w	r0, #5
}
 8017ef0:	bd70      	pop	{r4, r5, r6, pc}
      file->len = f->len;
 8017ef2:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
      file->pextension = NULL;
 8017ef6:	60f0      	str	r0, [r6, #12]
      file->index = f->len;
 8017ef8:	60b3      	str	r3, [r6, #8]
      file->len = f->len;
 8017efa:	e9c6 2300 	strd	r2, r3, [r6]
      file->flags = f->flags;
 8017efe:	7c23      	ldrb	r3, [r4, #16]
 8017f00:	7433      	strb	r3, [r6, #16]
}
 8017f02:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_ARG;
 8017f04:	f06f 000f 	mvn.w	r0, #15
}
 8017f08:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_ARG;
 8017f0a:	f06f 000f 	mvn.w	r0, #15
}
 8017f0e:	4770      	bx	lr
 8017f10:	08037d24 	.word	0x08037d24
 8017f14:	08042e90 	.word	0x08042e90

08017f18 <fs_close>:
#endif /* LWIP_HTTPD_CUSTOM_FILES */
#if LWIP_HTTPD_FILE_STATE
  fs_state_free(file, file->state);
#endif /* #if LWIP_HTTPD_FILE_STATE */
  LWIP_UNUSED_ARG(file);
}
 8017f18:	4770      	bx	lr
 8017f1a:	bf00      	nop

08017f1c <fs_bytes_left>:
#endif /* LWIP_HTTPD_FS_ASYNC_READ */
/*-----------------------------------------------------------------------------------*/
int
fs_bytes_left(struct fs_file *file)
{
  return file->len - file->index;
 8017f1c:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
}
 8017f20:	1a10      	subs	r0, r2, r0
 8017f22:	4770      	bx	lr

08017f24 <http_write>:
 * @param apiflags directly passed to tcp_write
 * @return the return value of tcp_write
 */
static err_t
http_write(struct altcp_pcb *pcb, const void *ptr, u16_t *length, u8_t apiflags)
{
 8017f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len, max_len;
  err_t err;
  LWIP_ASSERT("length != NULL", length != NULL);
  len = *length;
 8017f28:	8814      	ldrh	r4, [r2, #0]
  if (len == 0) {
 8017f2a:	b374      	cbz	r4, 8017f8a <http_write+0x66>
  if (max_len < len) {
    len = max_len;
  }
#ifdef HTTPD_MAX_WRITE_LEN
  /* Additional limitation: e.g. don't enqueue more than 2*mss at once */
  max_len = HTTPD_MAX_WRITE_LEN(pcb);
 8017f2c:	f8b0 c032 	ldrh.w	ip, [r0, #50]	; 0x32
 8017f30:	4617      	mov	r7, r2
 8017f32:	f8b0 2064 	ldrh.w	r2, [r0, #100]	; 0x64
 8017f36:	4605      	mov	r5, r0
 8017f38:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8017f3c:	460e      	mov	r6, r1
 8017f3e:	4698      	mov	r8, r3
 8017f40:	fa1f fc8c 	uxth.w	ip, ip
 8017f44:	4594      	cmp	ip, r2
 8017f46:	bf28      	it	cs
 8017f48:	4694      	movcs	ip, r2
 8017f4a:	4564      	cmp	r4, ip
 8017f4c:	bf28      	it	cs
 8017f4e:	4664      	movcs	r4, ip
    len = max_len;
  }
#endif /* HTTPD_MAX_WRITE_LEN */
  do {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Trying to send %d bytes\n", len));
    err = altcp_write(pcb, ptr, len, apiflags);
 8017f50:	4643      	mov	r3, r8
 8017f52:	4622      	mov	r2, r4
 8017f54:	4631      	mov	r1, r6
 8017f56:	4628      	mov	r0, r5
 8017f58:	f006 fd1a 	bl	801e990 <tcp_write>
    if (err == ERR_MEM) {
 8017f5c:	1c43      	adds	r3, r0, #1
 8017f5e:	d007      	beq.n	8017f70 <http_write+0x4c>
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE,
                  ("Send failed, trying less (%d bytes)\n", len));
    }
  } while ((err == ERR_MEM) && (len > 1));

  if (err == ERR_OK) {
 8017f60:	b970      	cbnz	r0, 8017f80 <http_write+0x5c>
 8017f62:	803c      	strh	r4, [r7, #0]

#if LWIP_HTTPD_SUPPORT_11_KEEPALIVE
  /* ensure nagle is normally enabled (only disabled for persistent connections
     when all data has been enqueued but the connection stays open for the next
     request */
  altcp_nagle_enable(pcb);
 8017f64:	8b6b      	ldrh	r3, [r5, #26]
 8017f66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8017f6a:	836b      	strh	r3, [r5, #26]
#endif

  return err;
}
 8017f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((altcp_sndbuf(pcb) == 0) ||
 8017f70:	f8b5 3064 	ldrh.w	r3, [r5, #100]	; 0x64
 8017f74:	b123      	cbz	r3, 8017f80 <http_write+0x5c>
 8017f76:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
        len /= 2;
 8017f7a:	0864      	lsrs	r4, r4, #1
      if ((altcp_sndbuf(pcb) == 0) ||
 8017f7c:	2b08      	cmp	r3, #8
 8017f7e:	d901      	bls.n	8017f84 <http_write+0x60>
    *length = 0;
 8017f80:	2400      	movs	r4, #0
 8017f82:	e7ee      	b.n	8017f62 <http_write+0x3e>
  } while ((err == ERR_MEM) && (len > 1));
 8017f84:	2c01      	cmp	r4, #1
 8017f86:	d8e3      	bhi.n	8017f50 <http_write+0x2c>
 8017f88:	e7fa      	b.n	8017f80 <http_write+0x5c>
    return ERR_OK;
 8017f8a:	4620      	mov	r0, r4
}
 8017f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017f90 <http_get_404_file>:
 * @param uri pointer that receives the actual file name URI
 * @return file struct for the error page or NULL no matching file was found
 */
static struct fs_file *
http_get_404_file(struct http_state *hs, const char **uri)
{
 8017f90:	b538      	push	{r3, r4, r5, lr}
  err_t err;

  *uri = "/404.html";
 8017f92:	4b0e      	ldr	r3, [pc, #56]	; (8017fcc <http_get_404_file+0x3c>)
{
 8017f94:	460d      	mov	r5, r1
  err = fs_open(&hs->file_handle, *uri);
 8017f96:	4604      	mov	r4, r0
 8017f98:	4619      	mov	r1, r3
  *uri = "/404.html";
 8017f9a:	602b      	str	r3, [r5, #0]
  err = fs_open(&hs->file_handle, *uri);
 8017f9c:	f7ff ff96 	bl	8017ecc <fs_open>
  if (err != ERR_OK) {
 8017fa0:	b908      	cbnz	r0, 8017fa6 <http_get_404_file+0x16>
      }
    }
  }

  return &hs->file_handle;
}
 8017fa2:	4620      	mov	r0, r4
 8017fa4:	bd38      	pop	{r3, r4, r5, pc}
    *uri = "/404.htm";
 8017fa6:	490a      	ldr	r1, [pc, #40]	; (8017fd0 <http_get_404_file+0x40>)
    err = fs_open(&hs->file_handle, *uri);
 8017fa8:	4620      	mov	r0, r4
    *uri = "/404.htm";
 8017faa:	6029      	str	r1, [r5, #0]
    err = fs_open(&hs->file_handle, *uri);
 8017fac:	f7ff ff8e 	bl	8017ecc <fs_open>
    if (err != ERR_OK) {
 8017fb0:	2800      	cmp	r0, #0
 8017fb2:	d0f6      	beq.n	8017fa2 <http_get_404_file+0x12>
      *uri = "/404.shtml";
 8017fb4:	4907      	ldr	r1, [pc, #28]	; (8017fd4 <http_get_404_file+0x44>)
      err = fs_open(&hs->file_handle, *uri);
 8017fb6:	4620      	mov	r0, r4
      *uri = "/404.shtml";
 8017fb8:	6029      	str	r1, [r5, #0]
      err = fs_open(&hs->file_handle, *uri);
 8017fba:	f7ff ff87 	bl	8017ecc <fs_open>
      if (err != ERR_OK) {
 8017fbe:	2800      	cmp	r0, #0
 8017fc0:	d0ef      	beq.n	8017fa2 <http_get_404_file+0x12>
        *uri = NULL;
 8017fc2:	2300      	movs	r3, #0
        return NULL;
 8017fc4:	461c      	mov	r4, r3
        *uri = NULL;
 8017fc6:	602b      	str	r3, [r5, #0]
        return NULL;
 8017fc8:	e7eb      	b.n	8017fa2 <http_get_404_file+0x12>
 8017fca:	bf00      	nop
 8017fcc:	08042ea4 	.word	0x08042ea4
 8017fd0:	08042eb0 	.word	0x08042eb0
 8017fd4:	08042ebc 	.word	0x08042ebc

08017fd8 <http_accept>:
  struct http_state *hs;
  LWIP_UNUSED_ARG(err);
  LWIP_UNUSED_ARG(arg);
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept %p / %p\n", (void *)pcb, arg));

  if ((err != ERR_OK) || (pcb == NULL)) {
 8017fd8:	bb82      	cbnz	r2, 801803c <http_accept+0x64>
{
 8017fda:	b570      	push	{r4, r5, r6, lr}
  if ((err != ERR_OK) || (pcb == NULL)) {
 8017fdc:	fab1 f581 	clz	r5, r1
 8017fe0:	460c      	mov	r4, r1
 8017fe2:	096d      	lsrs	r5, r5, #5
 8017fe4:	b339      	cbz	r1, 8018036 <http_accept+0x5e>
    return ERR_VAL;
  }

  /* Set priority */
  altcp_setprio(pcb, HTTPD_TCP_PRIO);
 8017fe6:	2101      	movs	r1, #1
 8017fe8:	4620      	mov	r0, r4
 8017fea:	f003 fec3 	bl	801bd74 <tcp_setprio>
  struct http_state *ret = HTTP_ALLOC_HTTP_STATE();
 8017fee:	2034      	movs	r0, #52	; 0x34
 8017ff0:	f002 fa46 	bl	801a480 <mem_malloc>
  if (ret != NULL) {
 8017ff4:	4606      	mov	r6, r0
 8017ff6:	b1d8      	cbz	r0, 8018030 <http_accept+0x58>
  memset(hs, 0, sizeof(struct http_state));
 8017ff8:	2234      	movs	r2, #52	; 0x34
 8017ffa:	4629      	mov	r1, r5
 8017ffc:	f00c fa5c 	bl	80244b8 <memset>
  }
  hs->pcb = pcb;

  /* Tell TCP that this is the structure we wish to be passed for our
     callbacks. */
  altcp_arg(pcb, hs);
 8018000:	4631      	mov	r1, r6
 8018002:	4620      	mov	r0, r4
  hs->pcb = pcb;
 8018004:	61f4      	str	r4, [r6, #28]
  altcp_arg(pcb, hs);
 8018006:	f003 feeb 	bl	801bde0 <tcp_arg>

  /* Set up the various callback functions */
  altcp_recv(pcb, http_recv);
 801800a:	4620      	mov	r0, r4
 801800c:	490d      	ldr	r1, [pc, #52]	; (8018044 <http_accept+0x6c>)
 801800e:	f003 feeb 	bl	801bde8 <tcp_recv>
  altcp_err(pcb, http_err);
 8018012:	4620      	mov	r0, r4
 8018014:	490c      	ldr	r1, [pc, #48]	; (8018048 <http_accept+0x70>)
 8018016:	f003 ff1f 	bl	801be58 <tcp_err>
  altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 801801a:	2204      	movs	r2, #4
 801801c:	4620      	mov	r0, r4
 801801e:	490b      	ldr	r1, [pc, #44]	; (801804c <http_accept+0x74>)
 8018020:	f003 ff3c 	bl	801be9c <tcp_poll>
  altcp_sent(pcb, http_sent);
 8018024:	4620      	mov	r0, r4
 8018026:	490a      	ldr	r1, [pc, #40]	; (8018050 <http_accept+0x78>)
 8018028:	f003 fefa 	bl	801be20 <tcp_sent>

  return ERR_OK;
 801802c:	4628      	mov	r0, r5
}
 801802e:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 8018030:	f04f 30ff 	mov.w	r0, #4294967295
}
 8018034:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 8018036:	f06f 0005 	mvn.w	r0, #5
}
 801803a:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 801803c:	f06f 0005 	mvn.w	r0, #5
}
 8018040:	4770      	bx	lr
 8018042:	bf00      	nop
 8018044:	08018cb1 	.word	0x08018cb1
 8018048:	08018599 	.word	0x08018599
 801804c:	08018c59 	.word	0x08018c59
 8018050:	08018c41 	.word	0x08018c41

08018054 <http_init_file>:
{
 8018054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018058:	b087      	sub	sp, #28
 801805a:	4604      	mov	r4, r0
  if (file != NULL) {
 801805c:	460e      	mov	r6, r1
{
 801805e:	f89d 7040 	ldrb.w	r7, [sp, #64]	; 0x40
 8018062:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8018064:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if (file != NULL) {
 8018068:	2900      	cmp	r1, #0
 801806a:	f000 80aa 	beq.w	80181c2 <http_init_file+0x16e>
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 801806e:	680b      	ldr	r3, [r1, #0]
 8018070:	2b00      	cmp	r3, #0
 8018072:	f000 80ac 	beq.w	80181ce <http_init_file+0x17a>
    if (tag_check) {
 8018076:	2f00      	cmp	r7, #0
 8018078:	d16f      	bne.n	801815a <http_init_file+0x106>
    hs->handle = file;
 801807a:	6166      	str	r6, [r4, #20]
    if (params != NULL) {
 801807c:	2d00      	cmp	r5, #0
 801807e:	d04f      	beq.n	8018120 <http_init_file+0xcc>
  if (!params || (params[0] == '\0')) {
 8018080:	782b      	ldrb	r3, [r5, #0]
 8018082:	2b00      	cmp	r3, #0
 8018084:	f000 80c0 	beq.w	8018208 <http_init_file+0x1b4>
 8018088:	4b61      	ldr	r3, [pc, #388]	; (8018210 <http_init_file+0x1bc>)
 801808a:	2701      	movs	r7, #1
 801808c:	9405      	str	r4, [sp, #20]
 801808e:	462c      	mov	r4, r5
 8018090:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8018214 <http_init_file+0x1c0>
 8018094:	4698      	mov	r8, r3
 8018096:	9304      	str	r3, [sp, #16]
 8018098:	e017      	b.n	80180ca <http_init_file+0x76>
 801809a:	2d0e      	cmp	r5, #14
      *pair = '\0';
 801809c:	f04f 0300 	mov.w	r3, #0
 80180a0:	bfcc      	ite	gt
 80180a2:	2500      	movgt	r5, #0
 80180a4:	2501      	movle	r5, #1
 80180a6:	f80b 3b01 	strb.w	r3, [fp], #1
    equals = strchr(equals, '=');
 80180aa:	4620      	mov	r0, r4
 80180ac:	213d      	movs	r1, #61	; 0x3d
 80180ae:	f00d fc25 	bl	80258fc <strchr>
    if (equals) {
 80180b2:	b320      	cbz	r0, 80180fe <http_init_file+0xaa>
      *equals = '\0';
 80180b4:	f04f 0300 	mov.w	r3, #0
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 80180b8:	f108 0804 	add.w	r8, r8, #4
 80180bc:	3701      	adds	r7, #1
 80180be:	465c      	mov	r4, fp
      *equals = '\0';
 80180c0:	f800 3b01 	strb.w	r3, [r0], #1
      http_cgi_param_vals[loop] = equals + 1;
 80180c4:	f848 0c04 	str.w	r0, [r8, #-4]
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 80180c8:	b30d      	cbz	r5, 801810e <http_init_file+0xba>
    pair = strchr(pair, '&');
 80180ca:	4620      	mov	r0, r4
 80180cc:	2126      	movs	r1, #38	; 0x26
    http_cgi_params[loop] = pair;
 80180ce:	f849 4b04 	str.w	r4, [r9], #4
    pair = strchr(pair, '&');
 80180d2:	1e7d      	subs	r5, r7, #1
 80180d4:	f00d fc12 	bl	80258fc <strchr>
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 80180d8:	46ba      	mov	sl, r7
    if (pair) {
 80180da:	4683      	mov	fp, r0
 80180dc:	2800      	cmp	r0, #0
 80180de:	d1dc      	bne.n	801809a <http_init_file+0x46>
      pair = strchr(equals, ' ');
 80180e0:	4620      	mov	r0, r4
 80180e2:	2120      	movs	r1, #32
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 80180e4:	465d      	mov	r5, fp
      pair = strchr(equals, ' ');
 80180e6:	f00d fc09 	bl	80258fc <strchr>
      if (pair) {
 80180ea:	2800      	cmp	r0, #0
 80180ec:	d0dd      	beq.n	80180aa <http_init_file+0x56>
        *pair = '\0';
 80180ee:	f880 b000 	strb.w	fp, [r0]
    equals = strchr(equals, '=');
 80180f2:	213d      	movs	r1, #61	; 0x3d
 80180f4:	4620      	mov	r0, r4
 80180f6:	f00d fc01 	bl	80258fc <strchr>
    if (equals) {
 80180fa:	2800      	cmp	r0, #0
 80180fc:	d1da      	bne.n	80180b4 <http_init_file+0x60>
      http_cgi_param_vals[loop] = NULL;
 80180fe:	f8c8 0000 	str.w	r0, [r8]
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8018102:	3701      	adds	r7, #1
 8018104:	f108 0804 	add.w	r8, r8, #4
 8018108:	465c      	mov	r4, fp
 801810a:	2d00      	cmp	r5, #0
 801810c:	d1dd      	bne.n	80180ca <http_init_file+0x76>
 801810e:	4652      	mov	r2, sl
 8018110:	9c05      	ldr	r4, [sp, #20]
      httpd_cgi_handler(file, uri, count, http_cgi_params, http_cgi_param_vals
 8018112:	9b04      	ldr	r3, [sp, #16]
 8018114:	4630      	mov	r0, r6
 8018116:	9903      	ldr	r1, [sp, #12]
 8018118:	9300      	str	r3, [sp, #0]
 801811a:	4b3e      	ldr	r3, [pc, #248]	; (8018214 <http_init_file+0x1c0>)
 801811c:	f7ef fcd2 	bl	8007ac4 <httpd_cgi_handler>
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8018120:	e9d6 3200 	ldrd	r3, r2, [r6]
 8018124:	2a00      	cmp	r2, #0
    hs->file = file->data;
 8018126:	61a3      	str	r3, [r4, #24]
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8018128:	db5c      	blt.n	80181e4 <http_init_file+0x190>
    hs->retries = 0;
 801812a:	2100      	movs	r1, #0
    LWIP_ASSERT("HTTP headers not included in file system",
 801812c:	6963      	ldr	r3, [r4, #20]
      hs->left = (u32_t)file->len;
 801812e:	6262      	str	r2, [r4, #36]	; 0x24
    hs->retries = 0;
 8018130:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
    LWIP_ASSERT("HTTP headers not included in file system",
 8018134:	7c1b      	ldrb	r3, [r3, #16]
 8018136:	07d9      	lsls	r1, r3, #31
 8018138:	d526      	bpl.n	8018188 <http_init_file+0x134>
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 801813a:	9b02      	ldr	r3, [sp, #8]
 801813c:	2b00      	cmp	r3, #0
 801813e:	d132      	bne.n	80181a6 <http_init_file+0x152>
  if (hs->keepalive) {
 8018140:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8018144:	b12b      	cbz	r3, 8018152 <http_init_file+0xfe>
    if (hs->ssi != NULL) {
 8018146:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8018148:	2b00      	cmp	r3, #0
 801814a:	d054      	beq.n	80181f6 <http_init_file+0x1a2>
      hs->keepalive = 0;
 801814c:	2300      	movs	r3, #0
 801814e:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
}
 8018152:	2000      	movs	r0, #0
 8018154:	b007      	add	sp, #28
 8018156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  struct http_ssi_state *ret = HTTP_ALLOC_SSI_STATE();
 801815a:	f44f 7090 	mov.w	r0, #288	; 0x120
 801815e:	f002 f98f 	bl	801a480 <mem_malloc>
  if (ret != NULL) {
 8018162:	4607      	mov	r7, r0
 8018164:	2800      	cmp	r0, #0
 8018166:	d088      	beq.n	801807a <http_init_file+0x26>
    memset(ret, 0, sizeof(struct http_ssi_state));
 8018168:	f44f 7290 	mov.w	r2, #288	; 0x120
 801816c:	2100      	movs	r1, #0
 801816e:	f00c f9a3 	bl	80244b8 <memset>
        ssi->parsed = file->data;
 8018172:	6833      	ldr	r3, [r6, #0]
        ssi->parse_left = file->len;
 8018174:	6872      	ldr	r2, [r6, #4]
        ssi->parsed = file->data;
 8018176:	603b      	str	r3, [r7, #0]
        ssi->parse_left = file->len;
 8018178:	e9c7 3202 	strd	r3, r2, [r7, #8]
        hs->ssi = ssi;
 801817c:	62e7      	str	r7, [r4, #44]	; 0x2c
    hs->handle = file;
 801817e:	6166      	str	r6, [r4, #20]
    if (params != NULL) {
 8018180:	2d00      	cmp	r5, #0
 8018182:	f47f af7d 	bne.w	8018080 <http_init_file+0x2c>
 8018186:	e7cb      	b.n	8018120 <http_init_file+0xcc>
    LWIP_ASSERT("HTTP headers not included in file system",
 8018188:	4b23      	ldr	r3, [pc, #140]	; (8018218 <http_init_file+0x1c4>)
 801818a:	f640 1243 	movw	r2, #2371	; 0x943
 801818e:	4923      	ldr	r1, [pc, #140]	; (801821c <http_init_file+0x1c8>)
 8018190:	4823      	ldr	r0, [pc, #140]	; (8018220 <http_init_file+0x1cc>)
 8018192:	f00d f92f 	bl	80253f4 <iprintf>
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 8018196:	9b02      	ldr	r3, [sp, #8]
 8018198:	2b00      	cmp	r3, #0
 801819a:	d0d1      	beq.n	8018140 <http_init_file+0xec>
 801819c:	6963      	ldr	r3, [r4, #20]
 801819e:	7c1b      	ldrb	r3, [r3, #16]
 80181a0:	07db      	lsls	r3, r3, #31
 80181a2:	d5cd      	bpl.n	8018140 <http_init_file+0xec>
      char *file_start = lwip_strnstr(hs->file, CRLF CRLF, hs->left);
 80181a4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80181a6:	491f      	ldr	r1, [pc, #124]	; (8018224 <http_init_file+0x1d0>)
 80181a8:	69a0      	ldr	r0, [r4, #24]
 80181aa:	f001 f823 	bl	80191f4 <lwip_strnstr>
      if (file_start != NULL) {
 80181ae:	2800      	cmp	r0, #0
 80181b0:	d0c6      	beq.n	8018140 <http_init_file+0xec>
        int diff = file_start + 4 - hs->file;
 80181b2:	3004      	adds	r0, #4
 80181b4:	69a2      	ldr	r2, [r4, #24]
        hs->left -= (u32_t)diff;
 80181b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
        int diff = file_start + 4 - hs->file;
 80181b8:	1a82      	subs	r2, r0, r2
        hs->file += diff;
 80181ba:	61a0      	str	r0, [r4, #24]
        hs->left -= (u32_t)diff;
 80181bc:	1a9b      	subs	r3, r3, r2
 80181be:	6263      	str	r3, [r4, #36]	; 0x24
 80181c0:	e7be      	b.n	8018140 <http_init_file+0xec>
    hs->file = NULL;
 80181c2:	e9c0 1105 	strd	r1, r1, [r0, #20]
    hs->left = 0;
 80181c6:	6261      	str	r1, [r4, #36]	; 0x24
    hs->retries = 0;
 80181c8:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
 80181cc:	e7b8      	b.n	8018140 <http_init_file+0xec>
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 80181ce:	4b12      	ldr	r3, [pc, #72]	; (8018218 <http_init_file+0x1c4>)
 80181d0:	f640 120b 	movw	r2, #2315	; 0x90b
 80181d4:	4914      	ldr	r1, [pc, #80]	; (8018228 <http_init_file+0x1d4>)
 80181d6:	4812      	ldr	r0, [pc, #72]	; (8018220 <http_init_file+0x1cc>)
 80181d8:	f00d f90c 	bl	80253f4 <iprintf>
    if (tag_check) {
 80181dc:	2f00      	cmp	r7, #0
 80181de:	f43f af4c 	beq.w	801807a <http_init_file+0x26>
 80181e2:	e7ba      	b.n	801815a <http_init_file+0x106>
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 80181e4:	f640 1234 	movw	r2, #2356	; 0x934
 80181e8:	4b0b      	ldr	r3, [pc, #44]	; (8018218 <http_init_file+0x1c4>)
 80181ea:	4910      	ldr	r1, [pc, #64]	; (801822c <http_init_file+0x1d8>)
 80181ec:	480c      	ldr	r0, [pc, #48]	; (8018220 <http_init_file+0x1cc>)
 80181ee:	f00d f901 	bl	80253f4 <iprintf>
      hs->left = (u32_t)file->len;
 80181f2:	6872      	ldr	r2, [r6, #4]
 80181f4:	e799      	b.n	801812a <http_init_file+0xd6>
      if ((hs->handle != NULL) &&
 80181f6:	6963      	ldr	r3, [r4, #20]
 80181f8:	2b00      	cmp	r3, #0
 80181fa:	d0aa      	beq.n	8018152 <http_init_file+0xfe>
 80181fc:	7c1b      	ldrb	r3, [r3, #16]
 80181fe:	f003 0303 	and.w	r3, r3, #3
 8018202:	2b01      	cmp	r3, #1
 8018204:	d1a5      	bne.n	8018152 <http_init_file+0xfe>
 8018206:	e7a1      	b.n	801814c <http_init_file+0xf8>
    return (0);
 8018208:	461a      	mov	r2, r3
 801820a:	4b01      	ldr	r3, [pc, #4]	; (8018210 <http_init_file+0x1bc>)
 801820c:	9304      	str	r3, [sp, #16]
 801820e:	e780      	b.n	8018112 <http_init_file+0xbe>
 8018210:	2001e5cc 	.word	0x2001e5cc
 8018214:	2001e60c 	.word	0x2001e60c
 8018218:	08042ec8 	.word	0x08042ec8
 801821c:	08042f34 	.word	0x08042f34
 8018220:	0802a048 	.word	0x0802a048
 8018224:	0802a2cc 	.word	0x0802a2cc
 8018228:	08042f00 	.word	0x08042f00
 801822c:	08042f14 	.word	0x08042f14

08018230 <http_find_file>:
{
 8018230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018234:	ed2d 8b02 	vpush	{d8}
 8018238:	b087      	sub	sp, #28
 801823a:	4605      	mov	r5, r0
  size_t uri_len = strlen(uri);
 801823c:	4608      	mov	r0, r1
 801823e:	460c      	mov	r4, r1
{
 8018240:	4690      	mov	r8, r2
 8018242:	9105      	str	r1, [sp, #20]
  size_t uri_len = strlen(uri);
 8018244:	f7e8 f806 	bl	8000254 <strlen>
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8018248:	4606      	mov	r6, r0
 801824a:	b148      	cbz	r0, 8018260 <http_find_file+0x30>
 801824c:	f100 39ff 	add.w	r9, r0, #4294967295
 8018250:	f814 3009 	ldrb.w	r3, [r4, r9]
 8018254:	2b2f      	cmp	r3, #47	; 0x2f
 8018256:	d06a      	beq.n	801832e <http_find_file+0xfe>
      err = fs_open(&hs->file_handle, file_name);
 8018258:	462f      	mov	r7, r5
  u8_t tag_check = 0;
 801825a:	f04f 0900 	mov.w	r9, #0
 801825e:	e001      	b.n	8018264 <http_find_file+0x34>
      err = fs_open(&hs->file_handle, file_name);
 8018260:	462f      	mov	r7, r5
  u8_t tag_check = 0;
 8018262:	4681      	mov	r9, r0
    params = (char *)strchr(uri, '?');
 8018264:	213f      	movs	r1, #63	; 0x3f
 8018266:	4620      	mov	r0, r4
 8018268:	f00d fb48 	bl	80258fc <strchr>
    if (params != NULL) {
 801826c:	4606      	mov	r6, r0
 801826e:	b118      	cbz	r0, 8018278 <http_find_file+0x48>
      *params = '\0';
 8018270:	2300      	movs	r3, #0
 8018272:	f806 3b01 	strb.w	r3, [r6], #1
    err = fs_open(&hs->file_handle, uri);
 8018276:	9c05      	ldr	r4, [sp, #20]
 8018278:	4621      	mov	r1, r4
 801827a:	4628      	mov	r0, r5
 801827c:	f7ff fe26 	bl	8017ecc <fs_open>
    if (err == ERR_OK) {
 8018280:	b9b0      	cbnz	r0, 80182b0 <http_find_file+0x80>
    if (file != NULL) {
 8018282:	b1e7      	cbz	r7, 80182be <http_find_file+0x8e>
      if (file->flags & FS_FILE_FLAGS_SSI) {
 8018284:	f897 9010 	ldrb.w	r9, [r7, #16]
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 8018288:	9c05      	ldr	r4, [sp, #20]
      if (file->flags & FS_FILE_FLAGS_SSI) {
 801828a:	f019 0908 	ands.w	r9, r9, #8
 801828e:	d01d      	beq.n	80182cc <http_find_file+0x9c>
        tag_check = 1;
 8018290:	f04f 0901 	mov.w	r9, #1
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 8018294:	4623      	mov	r3, r4
 8018296:	4642      	mov	r2, r8
 8018298:	4639      	mov	r1, r7
 801829a:	4628      	mov	r0, r5
 801829c:	9601      	str	r6, [sp, #4]
 801829e:	f8cd 9000 	str.w	r9, [sp]
 80182a2:	f7ff fed7 	bl	8018054 <http_init_file>
}
 80182a6:	b007      	add	sp, #28
 80182a8:	ecbd 8b02 	vpop	{d8}
 80182ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      file = http_get_404_file(hs, &uri);
 80182b0:	a905      	add	r1, sp, #20
 80182b2:	4628      	mov	r0, r5
 80182b4:	f7ff fe6c 	bl	8017f90 <http_get_404_file>
 80182b8:	4607      	mov	r7, r0
    if (file != NULL) {
 80182ba:	2f00      	cmp	r7, #0
 80182bc:	d1e2      	bne.n	8018284 <http_find_file+0x54>
    file = http_get_404_file(hs, &uri);
 80182be:	a905      	add	r1, sp, #20
 80182c0:	4628      	mov	r0, r5
 80182c2:	f7ff fe65 	bl	8017f90 <http_get_404_file>
 80182c6:	4607      	mov	r7, r0
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 80182c8:	9c05      	ldr	r4, [sp, #20]
 80182ca:	e7e3      	b.n	8018294 <http_find_file+0x64>
    char *param = (char *)strstr(uri, "?");
 80182cc:	213f      	movs	r1, #63	; 0x3f
 80182ce:	4620      	mov	r0, r4
 80182d0:	f00d fb14 	bl	80258fc <strchr>
    if (param != NULL) {
 80182d4:	4682      	mov	sl, r0
 80182d6:	b108      	cbz	r0, 80182dc <http_find_file+0xac>
      *param = 0;
 80182d8:	f880 9000 	strb.w	r9, [r0]
    for (sub = strstr(sub, "."); sub != NULL; sub = strstr(sub, ".")) {
 80182dc:	212e      	movs	r1, #46	; 0x2e
 80182de:	4620      	mov	r0, r4
 80182e0:	f00d fb0c 	bl	80258fc <strchr>
 80182e4:	4603      	mov	r3, r0
 80182e6:	b138      	cbz	r0, 80182f8 <http_find_file+0xc8>
 80182e8:	1c58      	adds	r0, r3, #1
 80182ea:	212e      	movs	r1, #46	; 0x2e
 80182ec:	461c      	mov	r4, r3
 80182ee:	f00d fb05 	bl	80258fc <strchr>
 80182f2:	4603      	mov	r3, r0
 80182f4:	2800      	cmp	r0, #0
 80182f6:	d1f7      	bne.n	80182e8 <http_find_file+0xb8>
  u8_t tag_check = 0;
 80182f8:	4940      	ldr	r1, [pc, #256]	; (80183fc <http_find_file+0x1cc>)
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 80182fa:	4620      	mov	r0, r4
 80182fc:	f8df b10c 	ldr.w	fp, [pc, #268]	; 801840c <http_find_file+0x1dc>
 8018300:	f000 ffa0 	bl	8019244 <lwip_stricmp>
 8018304:	b148      	cbz	r0, 801831a <http_find_file+0xea>
    for (loop = 0; loop < NUM_SHTML_EXTENSIONS; loop++) {
 8018306:	4b3e      	ldr	r3, [pc, #248]	; (8018400 <http_find_file+0x1d0>)
 8018308:	459b      	cmp	fp, r3
 801830a:	d008      	beq.n	801831e <http_find_file+0xee>
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 801830c:	f85b 1b04 	ldr.w	r1, [fp], #4
 8018310:	4620      	mov	r0, r4
 8018312:	f000 ff97 	bl	8019244 <lwip_stricmp>
 8018316:	2800      	cmp	r0, #0
 8018318:	d1f5      	bne.n	8018306 <http_find_file+0xd6>
        tag_check = 1;
 801831a:	f04f 0901 	mov.w	r9, #1
    if (param != NULL) {
 801831e:	f1ba 0f00 	cmp.w	sl, #0
 8018322:	d0d1      	beq.n	80182c8 <http_find_file+0x98>
      *param = '?';
 8018324:	233f      	movs	r3, #63	; 0x3f
 8018326:	f88a 3000 	strb.w	r3, [sl]
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 801832a:	9c05      	ldr	r4, [sp, #20]
 801832c:	e7b2      	b.n	8018294 <http_find_file+0x64>
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 801832e:	4b35      	ldr	r3, [pc, #212]	; (8018404 <http_find_file+0x1d4>)
      ((uri != http_uri_buf) || (uri_len == 1))) {
 8018330:	429c      	cmp	r4, r3
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8018332:	9302      	str	r3, [sp, #8]
      ((uri != http_uri_buf) || (uri_len == 1))) {
 8018334:	d106      	bne.n	8018344 <http_find_file+0x114>
 8018336:	f1a0 0001 	sub.w	r0, r0, #1
 801833a:	fab0 f080 	clz	r0, r0
 801833e:	0940      	lsrs	r0, r0, #5
 8018340:	2800      	cmp	r0, #0
 8018342:	d057      	beq.n	80183f4 <http_find_file+0x1c4>
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 8018344:	f1b9 0f3f 	cmp.w	r9, #63	; 0x3f
 8018348:	bf28      	it	cs
 801834a:	f04f 093f 	movcs.w	r9, #63	; 0x3f
    if (copy_len > 0) {
 801834e:	2e01      	cmp	r6, #1
 8018350:	d008      	beq.n	8018364 <http_find_file+0x134>
      MEMCPY(http_uri_buf, uri, copy_len);
 8018352:	464a      	mov	r2, r9
 8018354:	4621      	mov	r1, r4
 8018356:	482b      	ldr	r0, [pc, #172]	; (8018404 <http_find_file+0x1d4>)
 8018358:	f00c f886 	bl	8024468 <memcpy>
      http_uri_buf[copy_len] = 0;
 801835c:	2300      	movs	r3, #0
 801835e:	9a02      	ldr	r2, [sp, #8]
 8018360:	f802 3009 	strb.w	r3, [r2, r9]
      err = fs_open(&hs->file_handle, file_name);
 8018364:	462f      	mov	r7, r5
 8018366:	f04f 0b00 	mov.w	fp, #0
        file_name = http_uri_buf;
 801836a:	f8df a098 	ldr.w	sl, [pc, #152]	; 8018404 <http_find_file+0x1d4>
 801836e:	ee08 8a10 	vmov	s16, r8
      if (copy_len > 0) {
 8018372:	2e01      	cmp	r6, #1
        file_name = http_uri_buf;
 8018374:	46d0      	mov	r8, sl
      if (copy_len > 0) {
 8018376:	d012      	beq.n	801839e <http_find_file+0x16e>
        if (len_left > 0) {
 8018378:	f1d9 023f 	rsbs	r2, r9, #63	; 0x3f
 801837c:	d113      	bne.n	80183a6 <http_find_file+0x176>
      err = fs_open(&hs->file_handle, file_name);
 801837e:	4641      	mov	r1, r8
 8018380:	4628      	mov	r0, r5
 8018382:	f7ff fda3 	bl	8017ecc <fs_open>
      if (err == ERR_OK) {
 8018386:	b338      	cbz	r0, 80183d8 <http_find_file+0x1a8>
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 8018388:	f10b 0b01 	add.w	fp, fp, #1
 801838c:	f1bb 0f05 	cmp.w	fp, #5
 8018390:	d1ef      	bne.n	8018372 <http_find_file+0x142>
    params = (char *)strchr(uri, '?');
 8018392:	ee18 8a10 	vmov	r8, s16
 8018396:	9c05      	ldr	r4, [sp, #20]
  u8_t tag_check = 0;
 8018398:	f04f 0900 	mov.w	r9, #0
 801839c:	e762      	b.n	8018264 <http_find_file+0x34>
        file_name = httpd_default_filenames[loop].name;
 801839e:	4b1a      	ldr	r3, [pc, #104]	; (8018408 <http_find_file+0x1d8>)
 80183a0:	f853 803b 	ldr.w	r8, [r3, fp, lsl #3]
 80183a4:	e7eb      	b.n	801837e <http_find_file+0x14e>
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 80183a6:	4b18      	ldr	r3, [pc, #96]	; (8018408 <http_find_file+0x1d8>)
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 80183a8:	9c02      	ldr	r4, [sp, #8]
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 80183aa:	f853 103b 	ldr.w	r1, [r3, fp, lsl #3]
 80183ae:	9204      	str	r2, [sp, #16]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 80183b0:	444c      	add	r4, r9
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 80183b2:	4608      	mov	r0, r1
 80183b4:	9103      	str	r1, [sp, #12]
        file_name = http_uri_buf;
 80183b6:	f8cd a008 	str.w	sl, [sp, #8]
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 80183ba:	f7e7 ff4b 	bl	8000254 <strlen>
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 80183be:	9a04      	ldr	r2, [sp, #16]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 80183c0:	9903      	ldr	r1, [sp, #12]
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 80183c2:	4282      	cmp	r2, r0
 80183c4:	bf28      	it	cs
 80183c6:	4602      	movcs	r2, r0
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 80183c8:	4620      	mov	r0, r4
 80183ca:	9203      	str	r2, [sp, #12]
 80183cc:	f00c f84c 	bl	8024468 <memcpy>
          http_uri_buf[copy_len + name_copy_len] = 0;
 80183d0:	2300      	movs	r3, #0
 80183d2:	9a03      	ldr	r2, [sp, #12]
 80183d4:	54a3      	strb	r3, [r4, r2]
 80183d6:	e7d2      	b.n	801837e <http_find_file+0x14e>
        tag_check = httpd_default_filenames[loop].shtml;
 80183d8:	4a0b      	ldr	r2, [pc, #44]	; (8018408 <http_find_file+0x1d8>)
        uri = file_name;
 80183da:	4644      	mov	r4, r8
 80183dc:	ee18 8a10 	vmov	r8, s16
        tag_check = httpd_default_filenames[loop].shtml;
 80183e0:	eb02 03cb 	add.w	r3, r2, fp, lsl #3
        uri = file_name;
 80183e4:	9405      	str	r4, [sp, #20]
        tag_check = httpd_default_filenames[loop].shtml;
 80183e6:	f893 9004 	ldrb.w	r9, [r3, #4]
  if (file == NULL) {
 80183ea:	2d00      	cmp	r5, #0
 80183ec:	f43f af3a 	beq.w	8018264 <http_find_file+0x34>
  char *params = NULL;
 80183f0:	4606      	mov	r6, r0
 80183f2:	e74f      	b.n	8018294 <http_find_file+0x64>
      err = fs_open(&hs->file_handle, file_name);
 80183f4:	462f      	mov	r7, r5
 80183f6:	461c      	mov	r4, r3
  u8_t tag_check = 0;
 80183f8:	4681      	mov	r9, r0
 80183fa:	e733      	b.n	8018264 <http_find_file+0x34>
 80183fc:	08042f88 	.word	0x08042f88
 8018400:	080431d4 	.word	0x080431d4
 8018404:	2001e64c 	.word	0x2001e64c
 8018408:	080431e4 	.word	0x080431e4
 801840c:	080431c4 	.word	0x080431c4

08018410 <http_post_rxpbuf>:
{
 8018410:	b538      	push	{r3, r4, r5, lr}
 8018412:	4604      	mov	r4, r0
  if (p != NULL) {
 8018414:	b1c9      	cbz	r1, 801844a <http_post_rxpbuf+0x3a>
    if (hs->post_content_len_left < p->tot_len) {
 8018416:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8018418:	890a      	ldrh	r2, [r1, #8]
 801841a:	4293      	cmp	r3, r2
 801841c:	d31a      	bcc.n	8018454 <http_post_rxpbuf+0x44>
      hs->post_content_len_left -= p->tot_len;
 801841e:	1a9b      	subs	r3, r3, r2
    err = httpd_post_receive_data(hs, p);
 8018420:	4620      	mov	r0, r4
 8018422:	6323      	str	r3, [r4, #48]	; 0x30
 8018424:	f7ef fc5c 	bl	8007ce0 <httpd_post_receive_data>
  if (err != ERR_OK) {
 8018428:	b178      	cbz	r0, 801844a <http_post_rxpbuf+0x3a>
    hs->post_content_len_left = 0;
 801842a:	2300      	movs	r3, #0
 801842c:	6323      	str	r3, [r4, #48]	; 0x30
  http_uri_buf[0] = 0;
 801842e:	490a      	ldr	r1, [pc, #40]	; (8018458 <http_post_rxpbuf+0x48>)
 8018430:	2500      	movs	r5, #0
  httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8018432:	4620      	mov	r0, r4
 8018434:	223f      	movs	r2, #63	; 0x3f
  http_uri_buf[0] = 0;
 8018436:	700d      	strb	r5, [r1, #0]
  httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8018438:	f7ef fc62 	bl	8007d00 <httpd_post_finished>
  return http_find_file(hs, http_uri_buf, 0);
 801843c:	462a      	mov	r2, r5
 801843e:	4620      	mov	r0, r4
 8018440:	4905      	ldr	r1, [pc, #20]	; (8018458 <http_post_rxpbuf+0x48>)
}
 8018442:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return http_find_file(hs, http_uri_buf, 0);
 8018446:	f7ff bef3 	b.w	8018230 <http_find_file>
  if (hs->post_content_len_left == 0) {
 801844a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801844c:	2b00      	cmp	r3, #0
 801844e:	d0ee      	beq.n	801842e <http_post_rxpbuf+0x1e>
}
 8018450:	2000      	movs	r0, #0
 8018452:	bd38      	pop	{r3, r4, r5, pc}
      hs->post_content_len_left = 0;
 8018454:	2300      	movs	r3, #0
 8018456:	e7e3      	b.n	8018420 <http_post_rxpbuf+0x10>
 8018458:	2001e64c 	.word	0x2001e64c

0801845c <http_find_error_file>:
  if (error_nr == 501) {
 801845c:	f240 13f5 	movw	r3, #501	; 0x1f5
    uri3 = "/400.shtml";
 8018460:	4a17      	ldr	r2, [pc, #92]	; (80184c0 <http_find_error_file+0x64>)
 8018462:	4299      	cmp	r1, r3
 8018464:	4b17      	ldr	r3, [pc, #92]	; (80184c4 <http_find_error_file+0x68>)
 8018466:	4918      	ldr	r1, [pc, #96]	; (80184c8 <http_find_error_file+0x6c>)
{
 8018468:	b570      	push	{r4, r5, r6, lr}
    uri3 = "/400.shtml";
 801846a:	4e18      	ldr	r6, [pc, #96]	; (80184cc <http_find_error_file+0x70>)
 801846c:	bf18      	it	ne
 801846e:	461e      	movne	r6, r3
 8018470:	4b17      	ldr	r3, [pc, #92]	; (80184d0 <http_find_error_file+0x74>)
 8018472:	bf18      	it	ne
 8018474:	460b      	movne	r3, r1
{
 8018476:	b084      	sub	sp, #16
 8018478:	4604      	mov	r4, r0
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 801847a:	4619      	mov	r1, r3
    uri3 = "/400.shtml";
 801847c:	4d15      	ldr	r5, [pc, #84]	; (80184d4 <http_find_error_file+0x78>)
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 801847e:	9303      	str	r3, [sp, #12]
    uri3 = "/400.shtml";
 8018480:	bf08      	it	eq
 8018482:	4615      	moveq	r5, r2
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 8018484:	f7ff fd22 	bl	8017ecc <fs_open>
 8018488:	9b03      	ldr	r3, [sp, #12]
 801848a:	b128      	cbz	r0, 8018498 <http_find_error_file+0x3c>
  } else if (fs_open(&hs->file_handle, uri2) == ERR_OK) {
 801848c:	4629      	mov	r1, r5
 801848e:	4620      	mov	r0, r4
 8018490:	f7ff fd1c 	bl	8017ecc <fs_open>
 8018494:	b948      	cbnz	r0, 80184aa <http_find_error_file+0x4e>
    uri = uri2;
 8018496:	462b      	mov	r3, r5
  return http_init_file(hs, &hs->file_handle, 0, uri, 0, NULL);
 8018498:	2200      	movs	r2, #0
 801849a:	4621      	mov	r1, r4
 801849c:	4620      	mov	r0, r4
 801849e:	e9cd 2200 	strd	r2, r2, [sp]
 80184a2:	f7ff fdd7 	bl	8018054 <http_init_file>
}
 80184a6:	b004      	add	sp, #16
 80184a8:	bd70      	pop	{r4, r5, r6, pc}
  } else if (fs_open(&hs->file_handle, uri3) == ERR_OK) {
 80184aa:	4631      	mov	r1, r6
 80184ac:	4620      	mov	r0, r4
 80184ae:	f7ff fd0d 	bl	8017ecc <fs_open>
 80184b2:	b908      	cbnz	r0, 80184b8 <http_find_error_file+0x5c>
    uri = uri3;
 80184b4:	4633      	mov	r3, r6
 80184b6:	e7ef      	b.n	8018498 <http_find_error_file+0x3c>
    return ERR_ARG;
 80184b8:	f06f 000f 	mvn.w	r0, #15
 80184bc:	e7f3      	b.n	80184a6 <http_find_error_file+0x4a>
 80184be:	bf00      	nop
 80184c0:	08042f6c 	.word	0x08042f6c
 80184c4:	08042f84 	.word	0x08042f84
 80184c8:	08042f9c 	.word	0x08042f9c
 80184cc:	08042f60 	.word	0x08042f60
 80184d0:	08042f78 	.word	0x08042f78
 80184d4:	08042f90 	.word	0x08042f90

080184d8 <http_close_or_abort_conn.constprop.0>:
http_close_or_abort_conn(struct altcp_pcb *pcb, struct http_state *hs, u8_t abort_conn)
 80184d8:	b538      	push	{r3, r4, r5, lr}
 80184da:	4605      	mov	r5, r0
  if (hs != NULL) {
 80184dc:	460c      	mov	r4, r1
 80184de:	2900      	cmp	r1, #0
 80184e0:	d041      	beq.n	8018566 <http_close_or_abort_conn.constprop.0+0x8e>
    if ((hs->post_content_len_left != 0)
 80184e2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80184e4:	bb83      	cbnz	r3, 8018548 <http_close_or_abort_conn.constprop.0+0x70>
  altcp_arg(pcb, NULL);
 80184e6:	2100      	movs	r1, #0
 80184e8:	4628      	mov	r0, r5
 80184ea:	f003 fc79 	bl	801bde0 <tcp_arg>
  altcp_recv(pcb, NULL);
 80184ee:	2100      	movs	r1, #0
 80184f0:	4628      	mov	r0, r5
 80184f2:	f003 fc79 	bl	801bde8 <tcp_recv>
  altcp_err(pcb, NULL);
 80184f6:	2100      	movs	r1, #0
 80184f8:	4628      	mov	r0, r5
 80184fa:	f003 fcad 	bl	801be58 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 80184fe:	2200      	movs	r2, #0
 8018500:	4628      	mov	r0, r5
 8018502:	4611      	mov	r1, r2
 8018504:	f003 fcca 	bl	801be9c <tcp_poll>
  altcp_sent(pcb, NULL);
 8018508:	4628      	mov	r0, r5
 801850a:	2100      	movs	r1, #0
 801850c:	f003 fc88 	bl	801be20 <tcp_sent>
  if (hs->handle) {
 8018510:	6960      	ldr	r0, [r4, #20]
 8018512:	b118      	cbz	r0, 801851c <http_close_or_abort_conn.constprop.0+0x44>
    fs_close(hs->handle);
 8018514:	f7ff fd00 	bl	8017f18 <fs_close>
    hs->handle = NULL;
 8018518:	2300      	movs	r3, #0
 801851a:	6163      	str	r3, [r4, #20]
  if (hs->ssi) {
 801851c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 801851e:	b118      	cbz	r0, 8018528 <http_close_or_abort_conn.constprop.0+0x50>
    HTTP_FREE_SSI_STATE(ssi);
 8018520:	f001 fdf2 	bl	801a108 <mem_free>
    hs->ssi = NULL;
 8018524:	2300      	movs	r3, #0
 8018526:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (hs->req) {
 8018528:	6a20      	ldr	r0, [r4, #32]
 801852a:	b118      	cbz	r0, 8018534 <http_close_or_abort_conn.constprop.0+0x5c>
    pbuf_free(hs->req);
 801852c:	f002 fe98 	bl	801b260 <pbuf_free>
    hs->req = NULL;
 8018530:	2300      	movs	r3, #0
 8018532:	6223      	str	r3, [r4, #32]
    HTTP_FREE_HTTP_STATE(hs);
 8018534:	4620      	mov	r0, r4
 8018536:	f001 fde7 	bl	801a108 <mem_free>
  err = altcp_close(pcb);
 801853a:	4628      	mov	r0, r5
 801853c:	f004 fb0c 	bl	801cb58 <tcp_close>
  if (err != ERR_OK) {
 8018540:	4604      	mov	r4, r0
 8018542:	b948      	cbnz	r0, 8018558 <http_close_or_abort_conn.constprop.0+0x80>
}
 8018544:	4620      	mov	r0, r4
 8018546:	bd38      	pop	{r3, r4, r5, pc}
      http_uri_buf[0] = 0;
 8018548:	4911      	ldr	r1, [pc, #68]	; (8018590 <http_close_or_abort_conn.constprop.0+0xb8>)
 801854a:	2300      	movs	r3, #0
      httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 801854c:	223f      	movs	r2, #63	; 0x3f
 801854e:	4620      	mov	r0, r4
      http_uri_buf[0] = 0;
 8018550:	700b      	strb	r3, [r1, #0]
      httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 8018552:	f7ef fbd5 	bl	8007d00 <httpd_post_finished>
 8018556:	e7c6      	b.n	80184e6 <http_close_or_abort_conn.constprop.0+0xe>
    altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 8018558:	4628      	mov	r0, r5
 801855a:	2204      	movs	r2, #4
 801855c:	490d      	ldr	r1, [pc, #52]	; (8018594 <http_close_or_abort_conn.constprop.0+0xbc>)
 801855e:	f003 fc9d 	bl	801be9c <tcp_poll>
}
 8018562:	4620      	mov	r0, r4
 8018564:	bd38      	pop	{r3, r4, r5, pc}
  altcp_arg(pcb, NULL);
 8018566:	f003 fc3b 	bl	801bde0 <tcp_arg>
  altcp_recv(pcb, NULL);
 801856a:	4621      	mov	r1, r4
 801856c:	4628      	mov	r0, r5
 801856e:	f003 fc3b 	bl	801bde8 <tcp_recv>
  altcp_err(pcb, NULL);
 8018572:	4621      	mov	r1, r4
 8018574:	4628      	mov	r0, r5
 8018576:	f003 fc6f 	bl	801be58 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 801857a:	4621      	mov	r1, r4
 801857c:	4628      	mov	r0, r5
 801857e:	4622      	mov	r2, r4
 8018580:	f003 fc8c 	bl	801be9c <tcp_poll>
  altcp_sent(pcb, NULL);
 8018584:	4621      	mov	r1, r4
 8018586:	4628      	mov	r0, r5
 8018588:	f003 fc4a 	bl	801be20 <tcp_sent>
  if (hs != NULL) {
 801858c:	e7d5      	b.n	801853a <http_close_or_abort_conn.constprop.0+0x62>
 801858e:	bf00      	nop
 8018590:	2001e64c 	.word	0x2001e64c
 8018594:	08018c59 	.word	0x08018c59

08018598 <http_err>:
  if (hs != NULL) {
 8018598:	b1c0      	cbz	r0, 80185cc <http_err+0x34>
{
 801859a:	b510      	push	{r4, lr}
 801859c:	4604      	mov	r4, r0
  if (hs->handle) {
 801859e:	6940      	ldr	r0, [r0, #20]
 80185a0:	b118      	cbz	r0, 80185aa <http_err+0x12>
    fs_close(hs->handle);
 80185a2:	f7ff fcb9 	bl	8017f18 <fs_close>
    hs->handle = NULL;
 80185a6:	2300      	movs	r3, #0
 80185a8:	6163      	str	r3, [r4, #20]
  if (hs->ssi) {
 80185aa:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80185ac:	b118      	cbz	r0, 80185b6 <http_err+0x1e>
    HTTP_FREE_SSI_STATE(ssi);
 80185ae:	f001 fdab 	bl	801a108 <mem_free>
    hs->ssi = NULL;
 80185b2:	2300      	movs	r3, #0
 80185b4:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (hs->req) {
 80185b6:	6a20      	ldr	r0, [r4, #32]
 80185b8:	b118      	cbz	r0, 80185c2 <http_err+0x2a>
    pbuf_free(hs->req);
 80185ba:	f002 fe51 	bl	801b260 <pbuf_free>
    hs->req = NULL;
 80185be:	2300      	movs	r3, #0
 80185c0:	6223      	str	r3, [r4, #32]
    HTTP_FREE_HTTP_STATE(hs);
 80185c2:	4620      	mov	r0, r4
}
 80185c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HTTP_FREE_HTTP_STATE(hs);
 80185c8:	f001 bd9e 	b.w	801a108 <mem_free>
 80185cc:	4770      	bx	lr
 80185ce:	bf00      	nop

080185d0 <http_eof>:
{
 80185d0:	b538      	push	{r3, r4, r5, lr}
  if (hs->keepalive) {
 80185d2:	f891 3029 	ldrb.w	r3, [r1, #41]	; 0x29
 80185d6:	b1fb      	cbz	r3, 8018618 <http_eof+0x48>
 80185d8:	4605      	mov	r5, r0
  if (hs->handle) {
 80185da:	6948      	ldr	r0, [r1, #20]
 80185dc:	460c      	mov	r4, r1
 80185de:	b118      	cbz	r0, 80185e8 <http_eof+0x18>
    fs_close(hs->handle);
 80185e0:	f7ff fc9a 	bl	8017f18 <fs_close>
    hs->handle = NULL;
 80185e4:	2300      	movs	r3, #0
 80185e6:	6163      	str	r3, [r4, #20]
  if (hs->ssi) {
 80185e8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80185ea:	b118      	cbz	r0, 80185f4 <http_eof+0x24>
    HTTP_FREE_SSI_STATE(ssi);
 80185ec:	f001 fd8c 	bl	801a108 <mem_free>
    hs->ssi = NULL;
 80185f0:	2300      	movs	r3, #0
 80185f2:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (hs->req) {
 80185f4:	6a20      	ldr	r0, [r4, #32]
 80185f6:	b108      	cbz	r0, 80185fc <http_eof+0x2c>
    pbuf_free(hs->req);
 80185f8:	f002 fe32 	bl	801b260 <pbuf_free>
  memset(hs, 0, sizeof(struct http_state));
 80185fc:	2234      	movs	r2, #52	; 0x34
 80185fe:	2100      	movs	r1, #0
 8018600:	4620      	mov	r0, r4
 8018602:	f00b ff59 	bl	80244b8 <memset>
    hs->keepalive = 1;
 8018606:	2301      	movs	r3, #1
    hs->pcb = pcb;
 8018608:	61e5      	str	r5, [r4, #28]
    hs->keepalive = 1;
 801860a:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
    altcp_nagle_disable(pcb);
 801860e:	8b6b      	ldrh	r3, [r5, #26]
 8018610:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018614:	836b      	strh	r3, [r5, #26]
}
 8018616:	bd38      	pop	{r3, r4, r5, pc}
 8018618:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return http_close_or_abort_conn(pcb, hs, 0);
 801861c:	f7ff bf5c 	b.w	80184d8 <http_close_or_abort_conn.constprop.0>

08018620 <http_send>:
{
 8018620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (hs == NULL) {
 8018624:	460d      	mov	r5, r1
{
 8018626:	b087      	sub	sp, #28
  if (hs == NULL) {
 8018628:	2900      	cmp	r1, #0
 801862a:	f000 824b 	beq.w	8018ac4 <http_send+0x4a4>
  if (hs->left == 0) {
 801862e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8018630:	4607      	mov	r7, r0
 8018632:	2b00      	cmp	r3, #0
 8018634:	f000 818c 	beq.w	8018950 <http_send+0x330>
  if (hs->ssi) {
 8018638:	6aec      	ldr	r4, [r5, #44]	; 0x2c
 801863a:	2c00      	cmp	r4, #0
 801863c:	f000 819a 	beq.w	8018974 <http_send+0x354>
  if (ssi->parsed > hs->file) {
 8018640:	6823      	ldr	r3, [r4, #0]
 8018642:	69a9      	ldr	r1, [r5, #24]
  len = altcp_sndbuf(pcb);
 8018644:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
  if (ssi->parsed > hs->file) {
 8018648:	428b      	cmp	r3, r1
  len = altcp_sndbuf(pcb);
 801864a:	f8ad 2016 	strh.w	r2, [sp, #22]
  if (ssi->parsed > hs->file) {
 801864e:	f200 80c3 	bhi.w	80187d8 <http_send+0x1b8>
  u8_t data_to_send = 0;
 8018652:	f04f 0800 	mov.w	r8, #0
  err_t err = ERR_OK;
 8018656:	4646      	mov	r6, r8
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8018658:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
              ssi->tag_index = 0;
 801865c:	f04f 0b00 	mov.w	fp, #0
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8018660:	2b04      	cmp	r3, #4
 8018662:	d003      	beq.n	801866c <http_send+0x4c>
 8018664:	68e1      	ldr	r1, [r4, #12]
 8018666:	2900      	cmp	r1, #0
 8018668:	f000 8091 	beq.w	801878e <http_send+0x16e>
 801866c:	2e00      	cmp	r6, #0
 801866e:	f040 811b 	bne.w	80188a8 <http_send+0x288>
    if (len == 0) {
 8018672:	2a00      	cmp	r2, #0
 8018674:	f000 811b 	beq.w	80188ae <http_send+0x28e>
    switch (ssi->tag_state) {
 8018678:	2b04      	cmp	r3, #4
 801867a:	d8f1      	bhi.n	8018660 <http_send+0x40>
 801867c:	e8df f003 	tbb	[pc, r3]
 8018680:	23407466 	.word	0x23407466
 8018684:	03          	.byte	0x03
 8018685:	00          	.byte	0x00
        if (ssi->tag_end > hs->file) {
 8018686:	68a3      	ldr	r3, [r4, #8]
 8018688:	69a9      	ldr	r1, [r5, #24]
 801868a:	428b      	cmp	r3, r1
 801868c:	f240 80f1 	bls.w	8018872 <http_send+0x252>
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 8018690:	6863      	ldr	r3, [r4, #4]
 8018692:	4299      	cmp	r1, r3
 8018694:	f200 81fc 	bhi.w	8018a90 <http_send+0x470>
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8018698:	1a5a      	subs	r2, r3, r1
 801869a:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 801869e:	4282      	cmp	r2, r0
 80186a0:	f340 8117 	ble.w	80188d2 <http_send+0x2b2>
 80186a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80186a8:	f8ad 3016 	strh.w	r3, [sp, #22]
            err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80186ac:	2300      	movs	r3, #0
 80186ae:	f10d 0216 	add.w	r2, sp, #22
 80186b2:	4638      	mov	r0, r7
 80186b4:	f7ff fc36 	bl	8017f24 <http_write>
          if (err == ERR_OK) {
 80186b8:	2800      	cmp	r0, #0
 80186ba:	f000 81fe 	beq.w	8018aba <http_send+0x49a>
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 80186be:	4606      	mov	r6, r0
    if (len == 0) {
 80186c0:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 80186c4:	e11a      	b.n	80188fc <http_send+0x2dc>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 80186c6:	6821      	ldr	r1, [r4, #0]
 80186c8:	8a20      	ldrh	r0, [r4, #16]
 80186ca:	f891 e000 	ldrb.w	lr, [r1]
 80186ce:	2800      	cmp	r0, #0
 80186d0:	f040 80b9 	bne.w	8018846 <http_send+0x226>
 80186d4:	f1ae 0c09 	sub.w	ip, lr, #9
 80186d8:	fa5f fc8c 	uxtb.w	ip, ip
 80186dc:	f1bc 0f17 	cmp.w	ip, #23
 80186e0:	f200 80b1 	bhi.w	8018846 <http_send+0x226>
 80186e4:	f8df 93a4 	ldr.w	r9, [pc, #932]	; 8018a8c <http_send+0x46c>
 80186e8:	fa29 fc0c 	lsr.w	ip, r9, ip
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 80186ec:	f01c 0f01 	tst.w	ip, #1
 80186f0:	f000 80a9 	beq.w	8018846 <http_send+0x226>
          ssi->parsed++;
 80186f4:	3101      	adds	r1, #1
 80186f6:	6021      	str	r1, [r4, #0]
          ssi->parse_left--;
 80186f8:	68e1      	ldr	r1, [r4, #12]
 80186fa:	3901      	subs	r1, #1
 80186fc:	60e1      	str	r1, [r4, #12]
          break;
 80186fe:	e7af      	b.n	8018660 <http_send+0x40>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 8018700:	8a20      	ldrh	r0, [r4, #16]
 8018702:	2800      	cmp	r0, #0
 8018704:	f040 8083 	bne.w	801880e <http_send+0x1ee>
 8018708:	6821      	ldr	r1, [r4, #0]
 801870a:	f891 e000 	ldrb.w	lr, [r1]
 801870e:	f1ae 0c09 	sub.w	ip, lr, #9
 8018712:	fa5f fc8c 	uxtb.w	ip, ip
 8018716:	f1bc 0f17 	cmp.w	ip, #23
 801871a:	f240 8110 	bls.w	801893e <http_send+0x31e>
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 801871e:	f8df c350 	ldr.w	ip, [pc, #848]	; 8018a70 <http_send+0x450>
 8018722:	f894 9014 	ldrb.w	r9, [r4, #20]
 8018726:	eb0c 0cc9 	add.w	ip, ip, r9, lsl #3
 801872a:	f8dc c004 	ldr.w	ip, [ip, #4]
 801872e:	f89c c000 	ldrb.w	ip, [ip]
 8018732:	45f4      	cmp	ip, lr
 8018734:	f000 8083 	beq.w	801883e <http_send+0x21e>
            ssi->tag_name[ssi->tag_index++] = *ssi->parsed;
 8018738:	f100 0c01 	add.w	ip, r0, #1
 801873c:	4420      	add	r0, r4
 801873e:	f8a4 c010 	strh.w	ip, [r4, #16]
 8018742:	f891 c000 	ldrb.w	ip, [r1]
 8018746:	f880 c016 	strb.w	ip, [r0, #22]
 801874a:	e7d3      	b.n	80186f4 <http_send+0xd4>
          if (*ssi->parsed == http_ssi_tag_desc[tag_type].lead_in[0]) {
 801874c:	6821      	ldr	r1, [r4, #0]
 801874e:	7808      	ldrb	r0, [r1, #0]
 8018750:	283c      	cmp	r0, #60	; 0x3c
 8018752:	d002      	beq.n	801875a <http_send+0x13a>
 8018754:	282f      	cmp	r0, #47	; 0x2f
 8018756:	d1cd      	bne.n	80186f4 <http_send+0xd4>
        for (tag_type = 0; tag_type < LWIP_ARRAYSIZE(http_ssi_tag_desc); tag_type++) {
 8018758:	2301      	movs	r3, #1
            ssi->tag_type = tag_type;
 801875a:	7523      	strb	r3, [r4, #20]
            ssi->tag_state = TAG_LEADIN;
 801875c:	2301      	movs	r3, #1
            ssi->tag_started = ssi->parsed;
 801875e:	6061      	str	r1, [r4, #4]
            ssi->tag_state = TAG_LEADIN;
 8018760:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
            ssi->tag_index = 1;
 8018764:	8223      	strh	r3, [r4, #16]
            break;
 8018766:	e7c5      	b.n	80186f4 <http_send+0xd4>
        if (http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index] == 0) {
 8018768:	49c1      	ldr	r1, [pc, #772]	; (8018a70 <http_send+0x450>)
 801876a:	7d20      	ldrb	r0, [r4, #20]
 801876c:	f8b4 c010 	ldrh.w	ip, [r4, #16]
 8018770:	f851 1030 	ldr.w	r1, [r1, r0, lsl #3]
 8018774:	f811 100c 	ldrb.w	r1, [r1, ip]
 8018778:	2900      	cmp	r1, #0
 801877a:	f040 8086 	bne.w	801888a <http_send+0x26a>
          ssi->tag_state = TAG_FOUND;
 801877e:	2302      	movs	r3, #2
          ssi->tag_index = 0;
 8018780:	8221      	strh	r1, [r4, #16]
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8018782:	68e1      	ldr	r1, [r4, #12]
          ssi->tag_state = TAG_FOUND;
 8018784:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8018788:	2900      	cmp	r1, #0
 801878a:	f47f af6f 	bne.w	801866c <http_send+0x4c>
  if ((ssi->tag_state != TAG_SENDING) && (ssi->parsed > hs->file)) {
 801878e:	6823      	ldr	r3, [r4, #0]
 8018790:	69a9      	ldr	r1, [r5, #24]
 8018792:	428b      	cmp	r3, r1
 8018794:	f240 808b 	bls.w	80188ae <http_send+0x28e>
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8018798:	1a5b      	subs	r3, r3, r1
 801879a:	f64f 72ff 	movw	r2, #65535	; 0xffff
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 801879e:	4638      	mov	r0, r7
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 80187a0:	4293      	cmp	r3, r2
 80187a2:	bfa8      	it	ge
 80187a4:	4613      	movge	r3, r2
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80187a6:	f10d 0216 	add.w	r2, sp, #22
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 80187aa:	f8ad 3016 	strh.w	r3, [sp, #22]
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80187ae:	2300      	movs	r3, #0
 80187b0:	f7ff fbb8 	bl	8017f24 <http_write>
    if (err == ERR_OK) {
 80187b4:	2800      	cmp	r0, #0
 80187b6:	d17a      	bne.n	80188ae <http_send+0x28e>
    hs->file += len;
 80187b8:	f8bd 1016 	ldrh.w	r1, [sp, #22]
    data_to_send = 1;
 80187bc:	f04f 0801 	mov.w	r8, #1
    hs->file += len;
 80187c0:	69aa      	ldr	r2, [r5, #24]
    hs->left -= len;
 80187c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    hs->file += len;
 80187c4:	440a      	add	r2, r1
    hs->left -= len;
 80187c6:	1a5b      	subs	r3, r3, r1
    hs->file += len;
 80187c8:	61aa      	str	r2, [r5, #24]
    hs->left -= len;
 80187ca:	626b      	str	r3, [r5, #36]	; 0x24
  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 80187cc:	2b00      	cmp	r3, #0
 80187ce:	d071      	beq.n	80188b4 <http_send+0x294>
}
 80187d0:	4640      	mov	r0, r8
 80187d2:	b007      	add	sp, #28
 80187d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 80187d8:	1a5b      	subs	r3, r3, r1
 80187da:	f64f 72ff 	movw	r2, #65535	; 0xffff
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80187de:	4638      	mov	r0, r7
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 80187e0:	4293      	cmp	r3, r2
 80187e2:	bfa8      	it	ge
 80187e4:	4613      	movge	r3, r2
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80187e6:	f10d 0216 	add.w	r2, sp, #22
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 80187ea:	f8ad 3016 	strh.w	r3, [sp, #22]
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80187ee:	2300      	movs	r3, #0
 80187f0:	f7ff fb98 	bl	8017f24 <http_write>
    if (err == ERR_OK) {
 80187f4:	4606      	mov	r6, r0
 80187f6:	2800      	cmp	r0, #0
 80187f8:	f000 8154 	beq.w	8018aa4 <http_send+0x484>
  u8_t data_to_send = 0;
 80187fc:	f04f 0800 	mov.w	r8, #0
    if (altcp_sndbuf(pcb) == 0) {
 8018800:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8018804:	2b00      	cmp	r3, #0
 8018806:	d052      	beq.n	80188ae <http_send+0x28e>
    if (len == 0) {
 8018808:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 801880c:	e724      	b.n	8018658 <http_send+0x38>
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 801880e:	f8df 9260 	ldr.w	r9, [pc, #608]	; 8018a70 <http_send+0x450>
 8018812:	7d21      	ldrb	r1, [r4, #20]
 8018814:	eb09 01c1 	add.w	r1, r9, r1, lsl #3
 8018818:	f8d1 e004 	ldr.w	lr, [r1, #4]
 801881c:	6821      	ldr	r1, [r4, #0]
 801881e:	f89e a000 	ldrb.w	sl, [lr]
 8018822:	f891 c000 	ldrb.w	ip, [r1]
 8018826:	45e2      	cmp	sl, ip
 8018828:	d072      	beq.n	8018910 <http_send+0x2f0>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 801882a:	f1ac 0c09 	sub.w	ip, ip, #9
 801882e:	fa5f fc8c 	uxtb.w	ip, ip
 8018832:	f1bc 0f17 	cmp.w	ip, #23
 8018836:	d964      	bls.n	8018902 <http_send+0x2e2>
          if (ssi->tag_index < LWIP_HTTPD_MAX_TAG_NAME_LEN) {
 8018838:	2807      	cmp	r0, #7
 801883a:	f67f af7d 	bls.w	8018738 <http_send+0x118>
            ssi->tag_state = TAG_NONE;
 801883e:	2300      	movs	r3, #0
 8018840:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
 8018844:	e756      	b.n	80186f4 <http_send+0xd4>
        if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index]) {
 8018846:	f894 9014 	ldrb.w	r9, [r4, #20]
 801884a:	f8df c224 	ldr.w	ip, [pc, #548]	; 8018a70 <http_send+0x450>
 801884e:	eb0c 0cc9 	add.w	ip, ip, r9, lsl #3
 8018852:	f8dc c004 	ldr.w	ip, [ip, #4]
 8018856:	f81c 9000 	ldrb.w	r9, [ip, r0]
 801885a:	45f1      	cmp	r9, lr
 801885c:	f000 80a1 	beq.w	80189a2 <http_send+0x382>
          ssi->parse_left--;
 8018860:	68e3      	ldr	r3, [r4, #12]
          ssi->parsed++;
 8018862:	3101      	adds	r1, #1
          ssi->tag_state = TAG_NONE;
 8018864:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
          ssi->parse_left--;
 8018868:	3b01      	subs	r3, #1
          ssi->parsed++;
 801886a:	6021      	str	r1, [r4, #0]
          ssi->parse_left--;
 801886c:	60e3      	str	r3, [r4, #12]
          ssi->tag_state = TAG_NONE;
 801886e:	2300      	movs	r3, #0
 8018870:	e6f8      	b.n	8018664 <http_send+0x44>
          if (ssi->tag_index < ssi->tag_insert_len) {
 8018872:	8a21      	ldrh	r1, [r4, #16]
 8018874:	8a60      	ldrh	r0, [r4, #18]
 8018876:	4281      	cmp	r1, r0
 8018878:	f0c0 80e0 	bcc.w	8018a3c <http_send+0x41c>
              ssi->parsed = ssi->tag_end;
 801887c:	6023      	str	r3, [r4, #0]
 801887e:	2300      	movs	r3, #0
              ssi->tag_index = 0;
 8018880:	f8a4 b010 	strh.w	fp, [r4, #16]
              ssi->tag_state = TAG_NONE;
 8018884:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
              ssi->parsed = ssi->tag_end;
 8018888:	e6ec      	b.n	8018664 <http_send+0x44>
          if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index]) {
 801888a:	6820      	ldr	r0, [r4, #0]
 801888c:	f890 e000 	ldrb.w	lr, [r0]
 8018890:	458e      	cmp	lr, r1
 8018892:	f000 80ce 	beq.w	8018a32 <http_send+0x412>
            ssi->tag_state = TAG_NONE;
 8018896:	2300      	movs	r3, #0
 8018898:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
          ssi->parse_left--;
 801889c:	68e1      	ldr	r1, [r4, #12]
          ssi->parsed++;
 801889e:	3001      	adds	r0, #1
          ssi->parse_left--;
 80188a0:	3901      	subs	r1, #1
          ssi->parsed++;
 80188a2:	6020      	str	r0, [r4, #0]
          ssi->parse_left--;
 80188a4:	60e1      	str	r1, [r4, #12]
          ssi->parsed++;
 80188a6:	e6db      	b.n	8018660 <http_send+0x40>
  if ((ssi->tag_state != TAG_SENDING) && (ssi->parsed > hs->file)) {
 80188a8:	2b04      	cmp	r3, #4
 80188aa:	f47f af70 	bne.w	801878e <http_send+0x16e>
  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 80188ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80188b0:	2b00      	cmp	r3, #0
 80188b2:	d18d      	bne.n	80187d0 <http_send+0x1b0>
 80188b4:	6968      	ldr	r0, [r5, #20]
 80188b6:	f7ff fb31 	bl	8017f1c <fs_bytes_left>
 80188ba:	2800      	cmp	r0, #0
 80188bc:	dc88      	bgt.n	80187d0 <http_send+0x1b0>
      return 0;
 80188be:	f04f 0800 	mov.w	r8, #0
    http_eof(pcb, hs);
 80188c2:	4638      	mov	r0, r7
 80188c4:	4629      	mov	r1, r5
 80188c6:	f7ff fe83 	bl	80185d0 <http_eof>
}
 80188ca:	4640      	mov	r0, r8
 80188cc:	b007      	add	sp, #28
 80188ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80188d2:	b292      	uxth	r2, r2
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 80188d4:	f8ad 2016 	strh.w	r2, [sp, #22]
          if (len != 0) {
 80188d8:	2a00      	cmp	r2, #0
 80188da:	f47f aee7 	bne.w	80186ac <http_send+0x8c>
            if (ssi->tag_started <= hs->file) {
 80188de:	428b      	cmp	r3, r1
 80188e0:	d805      	bhi.n	80188ee <http_send+0x2ce>
              len += (u16_t)(ssi->tag_end - ssi->tag_started);
 80188e2:	68a0      	ldr	r0, [r4, #8]
 80188e4:	1ac3      	subs	r3, r0, r3
 80188e6:	441a      	add	r2, r3
 80188e8:	b292      	uxth	r2, r2
 80188ea:	f8ad 2016 	strh.w	r2, [sp, #22]
            hs->file += len;
 80188ee:	4411      	add	r1, r2
 80188f0:	61a9      	str	r1, [r5, #24]
            hs->left -= len;
 80188f2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            data_to_send = 1;
 80188f4:	f04f 0801 	mov.w	r8, #1
            hs->left -= len;
 80188f8:	1a9b      	subs	r3, r3, r2
 80188fa:	626b      	str	r3, [r5, #36]	; 0x24
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 80188fc:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
 8018900:	e6ae      	b.n	8018660 <http_send+0x40>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 8018902:	f8df a188 	ldr.w	sl, [pc, #392]	; 8018a8c <http_send+0x46c>
 8018906:	fa2a fc0c 	lsr.w	ip, sl, ip
            (*ssi->parsed == '\n') || (*ssi->parsed == '\r')) {
 801890a:	f01c 0f01 	tst.w	ip, #1
 801890e:	d093      	beq.n	8018838 <http_send+0x218>
            ssi->tag_state = TAG_LEADOUT;
 8018910:	2303      	movs	r3, #3
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 8018912:	28ff      	cmp	r0, #255	; 0xff
            ssi->tag_state = TAG_LEADOUT;
 8018914:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 8018918:	f200 80e0 	bhi.w	8018adc <http_send+0x4bc>
            ssi->tag_name_len = (u8_t)ssi->tag_index;
 801891c:	7560      	strb	r0, [r4, #21]
            ssi->tag_name[ssi->tag_index] = '\0';
 801891e:	4420      	add	r0, r4
 8018920:	f880 b016 	strb.w	fp, [r0, #22]
            if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) {
 8018924:	f89e 3000 	ldrb.w	r3, [lr]
 8018928:	780a      	ldrb	r2, [r1, #0]
 801892a:	429a      	cmp	r2, r3
 801892c:	f000 80cf 	beq.w	8018ace <http_send+0x4ae>
              ssi->tag_index = 0;
 8018930:	f8a4 b010 	strh.w	fp, [r4, #16]
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8018934:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
    if (len == 0) {
 8018938:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 801893c:	e6da      	b.n	80186f4 <http_send+0xd4>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 801893e:	f8df 914c 	ldr.w	r9, [pc, #332]	; 8018a8c <http_send+0x46c>
 8018942:	fa29 fc0c 	lsr.w	ip, r9, ip
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 8018946:	f01c 0f01 	tst.w	ip, #1
 801894a:	f47f aed3 	bne.w	80186f4 <http_send+0xd4>
 801894e:	e6e6      	b.n	801871e <http_send+0xfe>
  if (hs->handle == NULL) {
 8018950:	6948      	ldr	r0, [r1, #20]
 8018952:	2800      	cmp	r0, #0
 8018954:	d0b3      	beq.n	80188be <http_send+0x29e>
  bytes_left = fs_bytes_left(hs->handle);
 8018956:	f7ff fae1 	bl	8017f1c <fs_bytes_left>
  if (bytes_left <= 0) {
 801895a:	2800      	cmp	r0, #0
 801895c:	ddaf      	ble.n	80188be <http_send+0x29e>
  LWIP_ASSERT("SSI and DYNAMIC_HEADERS turned off but eof not reached", 0);
 801895e:	4b45      	ldr	r3, [pc, #276]	; (8018a74 <http_send+0x454>)
 8018960:	f240 429d 	movw	r2, #1181	; 0x49d
 8018964:	4944      	ldr	r1, [pc, #272]	; (8018a78 <http_send+0x458>)
 8018966:	4845      	ldr	r0, [pc, #276]	; (8018a7c <http_send+0x45c>)
 8018968:	f00c fd44 	bl	80253f4 <iprintf>
  if (hs->ssi) {
 801896c:	6aec      	ldr	r4, [r5, #44]	; 0x2c
 801896e:	2c00      	cmp	r4, #0
 8018970:	f47f ae66 	bne.w	8018640 <http_send+0x20>
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8018974:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 8018978:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801897c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 801897e:	4638      	mov	r0, r7
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8018980:	428a      	cmp	r2, r1
 8018982:	bf88      	it	hi
 8018984:	461a      	movhi	r2, r3
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8018986:	4623      	mov	r3, r4
 8018988:	69a9      	ldr	r1, [r5, #24]
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 801898a:	f8ad 2016 	strh.w	r2, [sp, #22]
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 801898e:	f10d 0216 	add.w	r2, sp, #22
 8018992:	f7ff fac7 	bl	8017f24 <http_write>
  if (err == ERR_OK) {
 8018996:	2800      	cmp	r0, #0
 8018998:	f43f af0e 	beq.w	80187b8 <http_send+0x198>
  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 801899c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  u8_t data_to_send = 0;
 801899e:	46a0      	mov	r8, r4
 80189a0:	e714      	b.n	80187cc <http_send+0x1ac>
          ssi->parsed++;
 80189a2:	3101      	adds	r1, #1
          ssi->tag_index++;
 80189a4:	3001      	adds	r0, #1
          ssi->parsed++;
 80189a6:	6021      	str	r1, [r4, #0]
          ssi->tag_index++;
 80189a8:	b280      	uxth	r0, r0
          ssi->parse_left--;
 80189aa:	68e1      	ldr	r1, [r4, #12]
          ssi->tag_index++;
 80189ac:	8220      	strh	r0, [r4, #16]
          ssi->parse_left--;
 80189ae:	3901      	subs	r1, #1
 80189b0:	60e1      	str	r1, [r4, #12]
          if (http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index] == 0) {
 80189b2:	f81c 1000 	ldrb.w	r1, [ip, r0]
 80189b6:	2900      	cmp	r1, #0
 80189b8:	f47f ae52 	bne.w	8018660 <http_send+0x40>
  ssi = hs->ssi;
 80189bc:	f8d5 902c 	ldr.w	r9, [r5, #44]	; 0x2c
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 80189c0:	f1b9 0f00 	cmp.w	r9, #0
 80189c4:	f000 8115 	beq.w	8018bf2 <http_send+0x5d2>
  if (httpd_ssi_handler
 80189c8:	4b2d      	ldr	r3, [pc, #180]	; (8018a80 <http_send+0x460>)
 80189ca:	681b      	ldr	r3, [r3, #0]
 80189cc:	9300      	str	r3, [sp, #0]
 80189ce:	2b00      	cmp	r3, #0
 80189d0:	f000 8093 	beq.w	8018afa <http_send+0x4da>
      && httpd_tags && httpd_num_tags
 80189d4:	4b2b      	ldr	r3, [pc, #172]	; (8018a84 <http_send+0x464>)
 80189d6:	681a      	ldr	r2, [r3, #0]
 80189d8:	2a00      	cmp	r2, #0
 80189da:	f000 808e 	beq.w	8018afa <http_send+0x4da>
 80189de:	4b2a      	ldr	r3, [pc, #168]	; (8018a88 <http_send+0x468>)
 80189e0:	681b      	ldr	r3, [r3, #0]
    for (tag = 0; tag < httpd_num_tags; tag++) {
 80189e2:	2b00      	cmp	r3, #0
      && httpd_tags && httpd_num_tags
 80189e4:	4619      	mov	r1, r3
    for (tag = 0; tag < httpd_num_tags; tag++) {
 80189e6:	f340 8088 	ble.w	8018afa <http_send+0x4da>
      if (strcmp(ssi->tag_name, httpd_tags[tag]) == 0)
 80189ea:	f109 0a16 	add.w	sl, r9, #22
 80189ee:	3a04      	subs	r2, #4
    for (tag = 0; tag < httpd_num_tags; tag++) {
 80189f0:	2300      	movs	r3, #0
 80189f2:	9503      	str	r5, [sp, #12]
 80189f4:	460d      	mov	r5, r1
 80189f6:	e9cd 4601 	strd	r4, r6, [sp, #4]
 80189fa:	4656      	mov	r6, sl
 80189fc:	461c      	mov	r4, r3
 80189fe:	4692      	mov	sl, r2
 8018a00:	e003      	b.n	8018a0a <http_send+0x3ea>
 8018a02:	3401      	adds	r4, #1
 8018a04:	42a5      	cmp	r5, r4
 8018a06:	f000 8105 	beq.w	8018c14 <http_send+0x5f4>
      if (strcmp(ssi->tag_name, httpd_tags[tag]) == 0)
 8018a0a:	f85a 1f04 	ldr.w	r1, [sl, #4]!
 8018a0e:	4630      	mov	r0, r6
 8018a10:	f7e7 fc16 	bl	8000240 <strcmp>
 8018a14:	2800      	cmp	r0, #0
 8018a16:	d1f4      	bne.n	8018a02 <http_send+0x3e2>
        ssi->tag_insert_len = httpd_ssi_handler(tag, ssi->tag_insert,
 8018a18:	4623      	mov	r3, r4
 8018a1a:	22fe      	movs	r2, #254	; 0xfe
 8018a1c:	f109 011f 	add.w	r1, r9, #31
 8018a20:	9e02      	ldr	r6, [sp, #8]
 8018a22:	4618      	mov	r0, r3
 8018a24:	9b00      	ldr	r3, [sp, #0]
 8018a26:	9c01      	ldr	r4, [sp, #4]
 8018a28:	9d03      	ldr	r5, [sp, #12]
 8018a2a:	4798      	blx	r3
 8018a2c:	f8a9 0012 	strh.w	r0, [r9, #18]
          return;
 8018a30:	e0a6      	b.n	8018b80 <http_send+0x560>
            ssi->tag_index++;
 8018a32:	f10c 0c01 	add.w	ip, ip, #1
 8018a36:	f8a4 c010 	strh.w	ip, [r4, #16]
 8018a3a:	e72f      	b.n	801889c <http_send+0x27c>
            len = (ssi->tag_insert_len - ssi->tag_index);
 8018a3c:	1a40      	subs	r0, r0, r1
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 8018a3e:	311f      	adds	r1, #31
 8018a40:	f10d 0216 	add.w	r2, sp, #22
 8018a44:	2301      	movs	r3, #1
            len = (ssi->tag_insert_len - ssi->tag_index);
 8018a46:	f8ad 0016 	strh.w	r0, [sp, #22]
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 8018a4a:	4421      	add	r1, r4
 8018a4c:	4638      	mov	r0, r7
 8018a4e:	f7ff fa69 	bl	8017f24 <http_write>
              ssi->tag_index += len;
 8018a52:	f8bd 2016 	ldrh.w	r2, [sp, #22]
            if (err == ERR_OK) {
 8018a56:	4606      	mov	r6, r0
 8018a58:	2800      	cmp	r0, #0
 8018a5a:	f47f af4f 	bne.w	80188fc <http_send+0x2dc>
              ssi->tag_index += len;
 8018a5e:	8a23      	ldrh	r3, [r4, #16]
              data_to_send = 1;
 8018a60:	f04f 0801 	mov.w	r8, #1
              ssi->tag_index += len;
 8018a64:	4413      	add	r3, r2
 8018a66:	8223      	strh	r3, [r4, #16]
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8018a68:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
 8018a6c:	e5f8      	b.n	8018660 <http_send+0x40>
 8018a6e:	bf00      	nop
 8018a70:	080431d4 	.word	0x080431d4
 8018a74:	08042ec8 	.word	0x08042ec8
 8018a78:	08042fa8 	.word	0x08042fa8
 8018a7c:	0802a048 	.word	0x0802a048
 8018a80:	2001ea90 	.word	0x2001ea90
 8018a84:	2001ea94 	.word	0x2001ea94
 8018a88:	2001e68c 	.word	0x2001e68c
 8018a8c:	00800013 	.word	0x00800013
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 8018a90:	4b63      	ldr	r3, [pc, #396]	; (8018c20 <http_send+0x600>)
 8018a92:	f240 52ac 	movw	r2, #1452	; 0x5ac
 8018a96:	4963      	ldr	r1, [pc, #396]	; (8018c24 <http_send+0x604>)
 8018a98:	4863      	ldr	r0, [pc, #396]	; (8018c28 <http_send+0x608>)
 8018a9a:	f00c fcab 	bl	80253f4 <iprintf>
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8018a9e:	6863      	ldr	r3, [r4, #4]
 8018aa0:	69a9      	ldr	r1, [r5, #24]
 8018aa2:	e5f9      	b.n	8018698 <http_send+0x78>
      hs->file += len;
 8018aa4:	f8bd 2016 	ldrh.w	r2, [sp, #22]
      data_to_send = 1;
 8018aa8:	f04f 0801 	mov.w	r8, #1
      hs->file += len;
 8018aac:	69ab      	ldr	r3, [r5, #24]
 8018aae:	4413      	add	r3, r2
 8018ab0:	61ab      	str	r3, [r5, #24]
      hs->left -= len;
 8018ab2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8018ab4:	1a9b      	subs	r3, r3, r2
 8018ab6:	626b      	str	r3, [r5, #36]	; 0x24
 8018ab8:	e6a2      	b.n	8018800 <http_send+0x1e0>
            if (ssi->tag_started <= hs->file) {
 8018aba:	6863      	ldr	r3, [r4, #4]
 8018abc:	69a9      	ldr	r1, [r5, #24]
              len += (u16_t)(ssi->tag_end - ssi->tag_started);
 8018abe:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8018ac2:	e70c      	b.n	80188de <http_send+0x2be>
    return 0;
 8018ac4:	4688      	mov	r8, r1
}
 8018ac6:	4640      	mov	r0, r8
 8018ac8:	b007      	add	sp, #28
 8018aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
              ssi->tag_index = 1;
 8018ace:	2301      	movs	r3, #1
 8018ad0:	8223      	strh	r3, [r4, #16]
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8018ad2:	f894 311e 	ldrb.w	r3, [r4, #286]	; 0x11e
    if (len == 0) {
 8018ad6:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8018ada:	e60b      	b.n	80186f4 <http_send+0xd4>
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 8018adc:	4b50      	ldr	r3, [pc, #320]	; (8018c20 <http_send+0x600>)
 8018ade:	f240 523a 	movw	r2, #1338	; 0x53a
 8018ae2:	4952      	ldr	r1, [pc, #328]	; (8018c2c <http_send+0x60c>)
 8018ae4:	4850      	ldr	r0, [pc, #320]	; (8018c28 <http_send+0x608>)
 8018ae6:	f00c fc85 	bl	80253f4 <iprintf>
            if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) {
 8018aea:	7d23      	ldrb	r3, [r4, #20]
            ssi->tag_name_len = (u8_t)ssi->tag_index;
 8018aec:	8a20      	ldrh	r0, [r4, #16]
            if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) {
 8018aee:	eb09 09c3 	add.w	r9, r9, r3, lsl #3
 8018af2:	6821      	ldr	r1, [r4, #0]
 8018af4:	f8d9 e004 	ldr.w	lr, [r9, #4]
 8018af8:	e710      	b.n	801891c <http_send+0x2fc>
      if (strcmp(ssi->tag_name, httpd_tags[tag]) == 0)
 8018afa:	f109 0a16 	add.w	sl, r9, #22
  len = LWIP_MIN(sizeof(ssi->tag_name), LWIP_MIN(strlen(ssi->tag_name),
 8018afe:	4650      	mov	r0, sl
 8018b00:	f7e7 fba8 	bl	8000254 <strlen>
 8018b04:	28e4      	cmp	r0, #228	; 0xe4
 8018b06:	d865      	bhi.n	8018bd4 <http_send+0x5b4>
 8018b08:	2809      	cmp	r0, #9
 8018b0a:	bf28      	it	cs
 8018b0c:	2009      	movcs	r0, #9
 8018b0e:	f100 0331 	add.w	r3, r0, #49	; 0x31
 8018b12:	4686      	mov	lr, r0
 8018b14:	9300      	str	r3, [sp, #0]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8018b16:	f100 0319 	add.w	r3, r0, #25
 8018b1a:	9301      	str	r3, [sp, #4]
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8018b1c:	f8df c11c 	ldr.w	ip, [pc, #284]	; 8018c3c <http_send+0x61c>
 8018b20:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018b24:	f8c9 302b 	str.w	r3, [r9, #43]	; 0x2b
 8018b28:	f8bc 3000 	ldrh.w	r3, [ip]
 8018b2c:	f8c9 001f 	str.w	r0, [r9, #31]
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8018b30:	f109 0031 	add.w	r0, r9, #49	; 0x31
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8018b34:	f8c9 1023 	str.w	r1, [r9, #35]	; 0x23
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8018b38:	4651      	mov	r1, sl
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8018b3a:	f8c9 2027 	str.w	r2, [r9, #39]	; 0x27
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8018b3e:	4672      	mov	r2, lr
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8018b40:	f8a9 302f 	strh.w	r3, [r9, #47]	; 0x2f
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8018b44:	f00b fc90 	bl	8024468 <memcpy>
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8018b48:	4b39      	ldr	r3, [pc, #228]	; (8018c30 <http_send+0x610>)
 8018b4a:	9a00      	ldr	r2, [sp, #0]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8018b4c:	9901      	ldr	r1, [sp, #4]
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8018b4e:	eb09 0e02 	add.w	lr, r9, r2
 8018b52:	6818      	ldr	r0, [r3, #0]
 8018b54:	f8b3 c004 	ldrh.w	ip, [r3, #4]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8018b58:	4449      	add	r1, r9
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8018b5a:	799b      	ldrb	r3, [r3, #6]
 8018b5c:	f849 0002 	str.w	r0, [r9, r2]
  len = strlen(ssi->tag_insert);
 8018b60:	f109 001f 	add.w	r0, r9, #31
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8018b64:	f8ae c004 	strh.w	ip, [lr, #4]
 8018b68:	f88e 3006 	strb.w	r3, [lr, #6]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8018b6c:	f881 b01f 	strb.w	fp, [r1, #31]
  len = strlen(ssi->tag_insert);
 8018b70:	f7e7 fb70 	bl	8000254 <strlen>
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8018b74:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  len = strlen(ssi->tag_insert);
 8018b78:	4682      	mov	sl, r0
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8018b7a:	d232      	bcs.n	8018be2 <http_send+0x5c2>
  ssi->tag_insert_len = (u16_t)len;
 8018b7c:	f8a9 a012 	strh.w	sl, [r9, #18]
            ssi->tag_state = TAG_SENDING;
 8018b80:	2304      	movs	r3, #4
            ssi->tag_end = ssi->parsed;
 8018b82:	6820      	ldr	r0, [r4, #0]
            ssi->parsed = ssi->tag_started;
 8018b84:	6862      	ldr	r2, [r4, #4]
            ssi->tag_state = TAG_SENDING;
 8018b86:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
            if (ssi->tag_end > hs->file) {
 8018b8a:	69a9      	ldr	r1, [r5, #24]
            ssi->tag_index = 0;
 8018b8c:	f8a4 b010 	strh.w	fp, [r4, #16]
            if (ssi->tag_end > hs->file) {
 8018b90:	4288      	cmp	r0, r1
            ssi->tag_end = ssi->parsed;
 8018b92:	60a0      	str	r0, [r4, #8]
            ssi->parsed = ssi->tag_started;
 8018b94:	6022      	str	r2, [r4, #0]
            if (ssi->tag_end > hs->file) {
 8018b96:	d802      	bhi.n	8018b9e <http_send+0x57e>
    if (len == 0) {
 8018b98:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8018b9c:	e566      	b.n	801866c <http_send+0x4c>
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8018b9e:	1a52      	subs	r2, r2, r1
 8018ba0:	f64f 73ff 	movw	r3, #65535	; 0xffff
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8018ba4:	4638      	mov	r0, r7
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8018ba6:	429a      	cmp	r2, r3
 8018ba8:	bfa8      	it	ge
 8018baa:	461a      	movge	r2, r3
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8018bac:	2300      	movs	r3, #0
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8018bae:	f8ad 2016 	strh.w	r2, [sp, #22]
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8018bb2:	f10d 0216 	add.w	r2, sp, #22
 8018bb6:	f7ff f9b5 	bl	8017f24 <http_write>
              if (err == ERR_OK) {
 8018bba:	4606      	mov	r6, r0
 8018bbc:	2800      	cmp	r0, #0
 8018bbe:	f47f ad7f 	bne.w	80186c0 <http_send+0xa0>
                if (ssi->tag_started <= hs->file) {
 8018bc2:	6861      	ldr	r1, [r4, #4]
 8018bc4:	69ab      	ldr	r3, [r5, #24]
 8018bc6:	4299      	cmp	r1, r3
 8018bc8:	d91b      	bls.n	8018c02 <http_send+0x5e2>
                hs->file += len;
 8018bca:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8018bce:	4413      	add	r3, r2
 8018bd0:	61ab      	str	r3, [r5, #24]
                hs->left -= len;
 8018bd2:	e68e      	b.n	80188f2 <http_send+0x2d2>
 8018bd4:	233a      	movs	r3, #58	; 0x3a
 8018bd6:	2222      	movs	r2, #34	; 0x22
  len = LWIP_MIN(sizeof(ssi->tag_name), LWIP_MIN(strlen(ssi->tag_name),
 8018bd8:	f04f 0e09 	mov.w	lr, #9
 8018bdc:	e9cd 3200 	strd	r3, r2, [sp]
 8018be0:	e79c      	b.n	8018b1c <http_send+0x4fc>
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8018be2:	4b0f      	ldr	r3, [pc, #60]	; (8018c20 <http_send+0x600>)
 8018be4:	f240 323f 	movw	r2, #831	; 0x33f
 8018be8:	4912      	ldr	r1, [pc, #72]	; (8018c34 <http_send+0x614>)
 8018bea:	480f      	ldr	r0, [pc, #60]	; (8018c28 <http_send+0x608>)
 8018bec:	f00c fc02 	bl	80253f4 <iprintf>
 8018bf0:	e7c4      	b.n	8018b7c <http_send+0x55c>
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 8018bf2:	4b0b      	ldr	r3, [pc, #44]	; (8018c20 <http_send+0x600>)
 8018bf4:	f240 3206 	movw	r2, #774	; 0x306
 8018bf8:	490f      	ldr	r1, [pc, #60]	; (8018c38 <http_send+0x618>)
 8018bfa:	480b      	ldr	r0, [pc, #44]	; (8018c28 <http_send+0x608>)
 8018bfc:	f00c fbfa 	bl	80253f4 <iprintf>
 8018c00:	e6e2      	b.n	80189c8 <http_send+0x3a8>
                  len += (u16_t)(ssi->tag_end - ssi->tag_started);
 8018c02:	68a2      	ldr	r2, [r4, #8]
 8018c04:	1a52      	subs	r2, r2, r1
 8018c06:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8018c0a:	440a      	add	r2, r1
 8018c0c:	b292      	uxth	r2, r2
 8018c0e:	f8ad 2016 	strh.w	r2, [sp, #22]
 8018c12:	e7dc      	b.n	8018bce <http_send+0x5ae>
 8018c14:	46b2      	mov	sl, r6
 8018c16:	9c01      	ldr	r4, [sp, #4]
 8018c18:	e9dd 6502 	ldrd	r6, r5, [sp, #8]
 8018c1c:	e76f      	b.n	8018afe <http_send+0x4de>
 8018c1e:	bf00      	nop
 8018c20:	08042ec8 	.word	0x08042ec8
 8018c24:	08043030 	.word	0x08043030
 8018c28:	0802a048 	.word	0x0802a048
 8018c2c:	08042fe0 	.word	0x08042fe0
 8018c30:	08043018 	.word	0x08043018
 8018c34:	08043020 	.word	0x08043020
 8018c38:	08042ff8 	.word	0x08042ff8
 8018c3c:	08043004 	.word	0x08043004

08018c40 <http_sent>:
{
 8018c40:	b508      	push	{r3, lr}
  if (hs == NULL) {
 8018c42:	4603      	mov	r3, r0
 8018c44:	b130      	cbz	r0, 8018c54 <http_sent+0x14>
  hs->retries = 0;
 8018c46:	2200      	movs	r2, #0
 8018c48:	4608      	mov	r0, r1
  http_send(pcb, hs);
 8018c4a:	4619      	mov	r1, r3
  hs->retries = 0;
 8018c4c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  http_send(pcb, hs);
 8018c50:	f7ff fce6 	bl	8018620 <http_send>
}
 8018c54:	2000      	movs	r0, #0
 8018c56:	bd08      	pop	{r3, pc}

08018c58 <http_poll>:
{
 8018c58:	b510      	push	{r4, lr}
 8018c5a:	460c      	mov	r4, r1
  if (hs == NULL) {
 8018c5c:	b1a8      	cbz	r0, 8018c8a <http_poll+0x32>
    hs->retries++;
 8018c5e:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 8018c62:	3301      	adds	r3, #1
 8018c64:	b2db      	uxtb	r3, r3
    if (hs->retries == HTTPD_MAX_RETRIES) {
 8018c66:	2b04      	cmp	r3, #4
    hs->retries++;
 8018c68:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
    if (hs->retries == HTTPD_MAX_RETRIES) {
 8018c6c:	d019      	beq.n	8018ca2 <http_poll+0x4a>
    if (hs->handle) {
 8018c6e:	6943      	ldr	r3, [r0, #20]
 8018c70:	b123      	cbz	r3, 8018c7c <http_poll+0x24>
      if (http_send(pcb, hs)) {
 8018c72:	4601      	mov	r1, r0
 8018c74:	4620      	mov	r0, r4
 8018c76:	f7ff fcd3 	bl	8018620 <http_send>
 8018c7a:	b908      	cbnz	r0, 8018c80 <http_poll+0x28>
  return ERR_OK;
 8018c7c:	2000      	movs	r0, #0
}
 8018c7e:	bd10      	pop	{r4, pc}
        altcp_output(pcb);
 8018c80:	4620      	mov	r0, r4
 8018c82:	f006 fc9f 	bl	801f5c4 <tcp_output>
  return ERR_OK;
 8018c86:	2000      	movs	r0, #0
 8018c88:	e7f9      	b.n	8018c7e <http_poll+0x26>
  return http_close_or_abort_conn(pcb, hs, 0);
 8018c8a:	4601      	mov	r1, r0
 8018c8c:	4620      	mov	r0, r4
 8018c8e:	f7ff fc23 	bl	80184d8 <http_close_or_abort_conn.constprop.0>
    if (closed == ERR_MEM) {
 8018c92:	3001      	adds	r0, #1
 8018c94:	d1f2      	bne.n	8018c7c <http_poll+0x24>
      altcp_abort(pcb);
 8018c96:	4620      	mov	r0, r4
 8018c98:	f003 fd66 	bl	801c768 <tcp_abort>
      return ERR_ABRT;
 8018c9c:	f06f 000c 	mvn.w	r0, #12
}
 8018ca0:	bd10      	pop	{r4, pc}
  return http_close_or_abort_conn(pcb, hs, 0);
 8018ca2:	4601      	mov	r1, r0
 8018ca4:	4620      	mov	r0, r4
 8018ca6:	f7ff fc17 	bl	80184d8 <http_close_or_abort_conn.constprop.0>
      return ERR_OK;
 8018caa:	2000      	movs	r0, #0
}
 8018cac:	bd10      	pop	{r4, pc}
 8018cae:	bf00      	nop

08018cb0 <http_recv>:
{
 8018cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018cb4:	4605      	mov	r5, r0
 8018cb6:	b08d      	sub	sp, #52	; 0x34
 8018cb8:	460e      	mov	r6, r1
 8018cba:	4614      	mov	r4, r2
  if ((err != ERR_OK) || (p == NULL) || (hs == NULL)) {
 8018cbc:	b9ab      	cbnz	r3, 8018cea <http_recv+0x3a>
 8018cbe:	fab2 f782 	clz	r7, r2
 8018cc2:	097f      	lsrs	r7, r7, #5
 8018cc4:	b1ca      	cbz	r2, 8018cfa <http_recv+0x4a>
 8018cc6:	b188      	cbz	r0, 8018cec <http_recv+0x3c>
    altcp_recved(pcb, p->tot_len);
 8018cc8:	8911      	ldrh	r1, [r2, #8]
 8018cca:	4630      	mov	r0, r6
 8018ccc:	f002 ff48 	bl	801bb60 <tcp_recved>
  if (hs->post_content_len_left > 0) {
 8018cd0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8018cd2:	2b00      	cmp	r3, #0
 8018cd4:	f040 813c 	bne.w	8018f50 <http_recv+0x2a0>
    if (hs->handle == NULL) {
 8018cd8:	696b      	ldr	r3, [r5, #20]
 8018cda:	b1b3      	cbz	r3, 8018d0a <http_recv+0x5a>
      pbuf_free(p);
 8018cdc:	4620      	mov	r0, r4
 8018cde:	f002 fabf 	bl	801b260 <pbuf_free>
}
 8018ce2:	2000      	movs	r0, #0
 8018ce4:	b00d      	add	sp, #52	; 0x34
 8018ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (p != NULL) {
 8018cea:	b132      	cbz	r2, 8018cfa <http_recv+0x4a>
      altcp_recved(pcb, p->tot_len);
 8018cec:	4630      	mov	r0, r6
 8018cee:	8921      	ldrh	r1, [r4, #8]
 8018cf0:	f002 ff36 	bl	801bb60 <tcp_recved>
      pbuf_free(p);
 8018cf4:	4620      	mov	r0, r4
 8018cf6:	f002 fab3 	bl	801b260 <pbuf_free>
  return http_close_or_abort_conn(pcb, hs, 0);
 8018cfa:	4629      	mov	r1, r5
 8018cfc:	4630      	mov	r0, r6
 8018cfe:	f7ff fbeb 	bl	80184d8 <http_close_or_abort_conn.constprop.0>
}
 8018d02:	2000      	movs	r0, #0
 8018d04:	b00d      	add	sp, #52	; 0x34
 8018d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((hs->handle != NULL) || (hs->file != NULL)) {
 8018d0a:	69ab      	ldr	r3, [r5, #24]
        if (hs->req != NULL) {
 8018d0c:	6a28      	ldr	r0, [r5, #32]
  if ((hs->handle != NULL) || (hs->file != NULL)) {
 8018d0e:	2b00      	cmp	r3, #0
 8018d10:	f040 8173 	bne.w	8018ffa <http_recv+0x34a>
  if (hs->req == NULL) {
 8018d14:	2800      	cmp	r0, #0
 8018d16:	f000 8136 	beq.w	8018f86 <http_recv+0x2d6>
    pbuf_cat(hs->req, p);
 8018d1a:	4621      	mov	r1, r4
 8018d1c:	f002 fad2 	bl	801b2c4 <pbuf_cat>
  pbuf_ref(p);
 8018d20:	4620      	mov	r0, r4
 8018d22:	f002 fabb 	bl	801b29c <pbuf_ref>
  if (hs->req->next != NULL) {
 8018d26:	6a28      	ldr	r0, [r5, #32]
 8018d28:	6803      	ldr	r3, [r0, #0]
 8018d2a:	2b00      	cmp	r3, #0
 8018d2c:	f000 812d 	beq.w	8018f8a <http_recv+0x2da>
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 8018d30:	8907      	ldrh	r7, [r0, #8]
 8018d32:	f240 33ff 	movw	r3, #1023	; 0x3ff
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 8018d36:	49bc      	ldr	r1, [pc, #752]	; (8019028 <http_recv+0x378>)
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 8018d38:	429f      	cmp	r7, r3
    data = httpd_req_buf;
 8018d3a:	4688      	mov	r8, r1
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 8018d3c:	bf28      	it	cs
 8018d3e:	461f      	movcs	r7, r3
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 8018d40:	2300      	movs	r3, #0
 8018d42:	463a      	mov	r2, r7
 8018d44:	f002 fb30 	bl	801b3a8 <pbuf_copy_partial>
  if (data_len >= MIN_REQ_LEN) {
 8018d48:	2f06      	cmp	r7, #6
 8018d4a:	f240 80ef 	bls.w	8018f2c <http_recv+0x27c>
    crlf = lwip_strnstr(data, CRLF, data_len);
 8018d4e:	463a      	mov	r2, r7
 8018d50:	49b6      	ldr	r1, [pc, #728]	; (801902c <http_recv+0x37c>)
 8018d52:	4640      	mov	r0, r8
 8018d54:	f000 fa4e 	bl	80191f4 <lwip_strnstr>
    if (crlf != NULL) {
 8018d58:	2800      	cmp	r0, #0
 8018d5a:	f000 80e7 	beq.w	8018f2c <http_recv+0x27c>
      if (!strncmp(data, "GET ", 4)) {
 8018d5e:	2204      	movs	r2, #4
 8018d60:	49b3      	ldr	r1, [pc, #716]	; (8019030 <http_recv+0x380>)
 8018d62:	4640      	mov	r0, r8
 8018d64:	f00d fb1a 	bl	802639c <strncmp>
 8018d68:	4682      	mov	sl, r0
 8018d6a:	2800      	cmp	r0, #0
 8018d6c:	f040 8118 	bne.w	8018fa0 <http_recv+0x2f0>
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 8018d70:	1f3a      	subs	r2, r7, #4
 8018d72:	f108 0b04 	add.w	fp, r8, #4
        sp1 = data + 3;
 8018d76:	f108 0303 	add.w	r3, r8, #3
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 8018d7a:	49ae      	ldr	r1, [pc, #696]	; (8019034 <http_recv+0x384>)
 8018d7c:	b292      	uxth	r2, r2
 8018d7e:	4658      	mov	r0, fp
 8018d80:	e9cd 3204 	strd	r3, r2, [sp, #16]
 8018d84:	f000 fa36 	bl	80191f4 <lwip_strnstr>
      if (sp2 == NULL) {
 8018d88:	9a05      	ldr	r2, [sp, #20]
 8018d8a:	4681      	mov	r9, r0
 8018d8c:	2800      	cmp	r0, #0
 8018d8e:	f000 8123 	beq.w	8018fd8 <http_recv+0x328>
      int is_09 = 0;
 8018d92:	4653      	mov	r3, sl
      if ((sp2 != 0) && (sp2 > sp1)) {
 8018d94:	9305      	str	r3, [sp, #20]
 8018d96:	f1b9 0f00 	cmp.w	r9, #0
 8018d9a:	f000 80c7 	beq.w	8018f2c <http_recv+0x27c>
 8018d9e:	9b04      	ldr	r3, [sp, #16]
 8018da0:	4599      	cmp	r9, r3
 8018da2:	f240 80c3 	bls.w	8018f2c <http_recv+0x27c>
        if (lwip_strnstr(data, CRLF CRLF, data_len) != NULL) {
 8018da6:	463a      	mov	r2, r7
 8018da8:	49a3      	ldr	r1, [pc, #652]	; (8019038 <http_recv+0x388>)
 8018daa:	4640      	mov	r0, r8
 8018dac:	f000 fa22 	bl	80191f4 <lwip_strnstr>
 8018db0:	2800      	cmp	r0, #0
 8018db2:	f000 80bb 	beq.w	8018f2c <http_recv+0x27c>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 8018db6:	9b05      	ldr	r3, [sp, #20]
 8018db8:	2b00      	cmp	r3, #0
 8018dba:	f000 812b 	beq.w	8019014 <http_recv+0x364>
            hs->keepalive = 0;
 8018dbe:	2000      	movs	r0, #0
      uri_len = (u16_t)(sp2 - (sp1 + 1));
 8018dc0:	eba9 020b 	sub.w	r2, r9, fp
 8018dc4:	f885 0029 	strb.w	r0, [r5, #41]	; 0x29
          *sp1 = 0;
 8018dc8:	2100      	movs	r1, #0
 8018dca:	9804      	ldr	r0, [sp, #16]
          uri[uri_len] = 0;
 8018dcc:	b292      	uxth	r2, r2
          *sp1 = 0;
 8018dce:	7001      	strb	r1, [r0, #0]
          uri[uri_len] = 0;
 8018dd0:	f80b 1002 	strb.w	r1, [fp, r2]
 8018dd4:	445a      	add	r2, fp
 8018dd6:	9206      	str	r2, [sp, #24]
          if (is_post) {
 8018dd8:	f1ba 0f00 	cmp.w	sl, #0
 8018ddc:	f000 8113 	beq.w	8019006 <http_recv+0x356>
  char *crlfcrlf = lwip_strnstr(uri_end + 1, CRLF CRLF, data_len - (uri_end + 1 - data));
 8018de0:	f109 0301 	add.w	r3, r9, #1
 8018de4:	4994      	ldr	r1, [pc, #592]	; (8019038 <http_recv+0x388>)
            struct pbuf *q = hs->req;
 8018de6:	f8d5 a020 	ldr.w	sl, [r5, #32]
  char *crlfcrlf = lwip_strnstr(uri_end + 1, CRLF CRLF, data_len - (uri_end + 1 - data));
 8018dea:	eba3 0208 	sub.w	r2, r3, r8
 8018dee:	4618      	mov	r0, r3
 8018df0:	9305      	str	r3, [sp, #20]
 8018df2:	1aba      	subs	r2, r7, r2
 8018df4:	f000 f9fe 	bl	80191f4 <lwip_strnstr>
  if (crlfcrlf != NULL) {
 8018df8:	9008      	str	r0, [sp, #32]
 8018dfa:	2800      	cmp	r0, #0
 8018dfc:	f000 8168 	beq.w	80190d0 <http_recv+0x420>
    char *scontent_len = lwip_strnstr(uri_end + 1, HTTP_HDR_CONTENT_LEN, crlfcrlf - (uri_end + 1));
 8018e00:	9b05      	ldr	r3, [sp, #20]
 8018e02:	498e      	ldr	r1, [pc, #568]	; (801903c <http_recv+0x38c>)
 8018e04:	1ac2      	subs	r2, r0, r3
 8018e06:	4618      	mov	r0, r3
 8018e08:	f000 f9f4 	bl	80191f4 <lwip_strnstr>
    if (scontent_len != NULL) {
 8018e0c:	4603      	mov	r3, r0
 8018e0e:	9009      	str	r0, [sp, #36]	; 0x24
 8018e10:	2800      	cmp	r0, #0
 8018e12:	f000 812f 	beq.w	8019074 <http_recv+0x3c4>
      char *scontent_len_end = lwip_strnstr(scontent_len + HTTP_HDR_CONTENT_LEN_LEN, CRLF, HTTP_HDR_CONTENT_LEN_DIGIT_MAX_LEN);
 8018e16:	3310      	adds	r3, #16
 8018e18:	220a      	movs	r2, #10
 8018e1a:	4984      	ldr	r1, [pc, #528]	; (801902c <http_recv+0x37c>)
 8018e1c:	4618      	mov	r0, r3
 8018e1e:	9307      	str	r3, [sp, #28]
 8018e20:	f000 f9e8 	bl	80191f4 <lwip_strnstr>
      if (scontent_len_end != NULL) {
 8018e24:	2800      	cmp	r0, #0
 8018e26:	f000 8125 	beq.w	8019074 <http_recv+0x3c4>
        content_len = atoi(content_len_num);
 8018e2a:	9b07      	ldr	r3, [sp, #28]
 8018e2c:	4618      	mov	r0, r3
 8018e2e:	f00b f8bd 	bl	8023fac <atoi>
        if (content_len == 0) {
 8018e32:	1e02      	subs	r2, r0, #0
 8018e34:	9207      	str	r2, [sp, #28]
 8018e36:	f040 811b 	bne.w	8019070 <http_recv+0x3c0>
          if ((content_len_num[0] != '0') || (content_len_num[1] != '\r')) {
 8018e3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018e3c:	7c1b      	ldrb	r3, [r3, #16]
 8018e3e:	2b30      	cmp	r3, #48	; 0x30
 8018e40:	f040 8118 	bne.w	8019074 <http_recv+0x3c4>
 8018e44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018e46:	7c5b      	ldrb	r3, [r3, #17]
 8018e48:	2b0d      	cmp	r3, #13
 8018e4a:	f040 8113 	bne.w	8019074 <http_recv+0x3c4>
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 8018e4e:	9b08      	ldr	r3, [sp, #32]
          u8_t post_auto_wnd = 1;
 8018e50:	2001      	movs	r0, #1
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 8018e52:	9a05      	ldr	r2, [sp, #20]
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 8018e54:	4659      	mov	r1, fp
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 8018e56:	3304      	adds	r3, #4
          http_uri_buf[0] = 0;
 8018e58:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 8019054 <http_recv+0x3a4>
          u8_t post_auto_wnd = 1;
 8018e5c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 8018e60:	eba3 0808 	sub.w	r8, r3, r8
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 8018e64:	1a9b      	subs	r3, r3, r2
          *crlfcrlf = 0;
 8018e66:	9808      	ldr	r0, [sp, #32]
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 8018e68:	4547      	cmp	r7, r8
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 8018e6a:	9a05      	ldr	r2, [sp, #20]
 8018e6c:	bfb4      	ite	lt
 8018e6e:	46b8      	movlt	r8, r7
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 8018e70:	fa1f f888 	uxthge.w	r8, r8
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 8018e74:	429f      	cmp	r7, r3
 8018e76:	bfa8      	it	ge
 8018e78:	b29f      	uxthge	r7, r3
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 8018e7a:	463b      	mov	r3, r7
          http_uri_buf[0] = 0;
 8018e7c:	2700      	movs	r7, #0
 8018e7e:	f88b 7000 	strb.w	r7, [fp]
          *crlfcrlf = 0;
 8018e82:	7007      	strb	r7, [r0, #0]
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 8018e84:	9807      	ldr	r0, [sp, #28]
 8018e86:	f8cd b004 	str.w	fp, [sp, #4]
 8018e8a:	9000      	str	r0, [sp, #0]
 8018e8c:	f10d 002f 	add.w	r0, sp, #47	; 0x2f
 8018e90:	9003      	str	r0, [sp, #12]
 8018e92:	203f      	movs	r0, #63	; 0x3f
 8018e94:	9002      	str	r0, [sp, #8]
 8018e96:	4628      	mov	r0, r5
 8018e98:	f7ee ff2a 	bl	8007cf0 <httpd_post_begin>
          if (err == ERR_OK) {
 8018e9c:	2800      	cmp	r0, #0
 8018e9e:	f040 80f7 	bne.w	8019090 <http_recv+0x3e0>
            hs->post_content_len_left = (u32_t)content_len;
 8018ea2:	9807      	ldr	r0, [sp, #28]
 8018ea4:	6328      	str	r0, [r5, #48]	; 0x30
            while ((q != NULL) && (q->len <= start_offset)) {
 8018ea6:	f1ba 0f00 	cmp.w	sl, #0
 8018eaa:	f000 80d5 	beq.w	8019058 <http_recv+0x3a8>
 8018eae:	4652      	mov	r2, sl
 8018eb0:	e005      	b.n	8018ebe <http_recv+0x20e>
              q = q->next;
 8018eb2:	6812      	ldr	r2, [r2, #0]
              start_offset -= q->len;
 8018eb4:	fa1f f883 	uxth.w	r8, r3
            while ((q != NULL) && (q->len <= start_offset)) {
 8018eb8:	2a00      	cmp	r2, #0
 8018eba:	f000 80cd 	beq.w	8019058 <http_recv+0x3a8>
 8018ebe:	8953      	ldrh	r3, [r2, #10]
 8018ec0:	4543      	cmp	r3, r8
              start_offset -= q->len;
 8018ec2:	eba8 0303 	sub.w	r3, r8, r3
            while ((q != NULL) && (q->len <= start_offset)) {
 8018ec6:	d9f4      	bls.n	8018eb2 <http_recv+0x202>
 8018ec8:	4692      	mov	sl, r2
              pbuf_remove_header(q, start_offset);
 8018eca:	4641      	mov	r1, r8
 8018ecc:	4610      	mov	r0, r2
 8018ece:	f002 f93b 	bl	801b148 <pbuf_remove_header>
              pbuf_ref(q);
 8018ed2:	4650      	mov	r0, sl
 8018ed4:	f002 f9e2 	bl	801b29c <pbuf_ref>
              return http_post_rxpbuf(hs, q);
 8018ed8:	4651      	mov	r1, sl
 8018eda:	4628      	mov	r0, r5
 8018edc:	f7ff fa98 	bl	8018410 <http_post_rxpbuf>
 8018ee0:	4607      	mov	r7, r0
            if (err != ERR_OK) {
 8018ee2:	2f00      	cmp	r7, #0
 8018ee4:	f000 80ba 	beq.w	801905c <http_recv+0x3ac>
              *sp1 = ' ';
 8018ee8:	2320      	movs	r3, #32
 8018eea:	9a04      	ldr	r2, [sp, #16]
            if (err == ERR_ARG) {
 8018eec:	f117 0f10 	cmn.w	r7, #16
              *sp1 = ' ';
 8018ef0:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 8018ef2:	9a06      	ldr	r2, [sp, #24]
              *sp2 = ' ';
 8018ef4:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 8018ef8:	7013      	strb	r3, [r2, #0]
            if (err == ERR_ARG) {
 8018efa:	d022      	beq.n	8018f42 <http_recv+0x292>
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 8018efc:	2f00      	cmp	r7, #0
 8018efe:	d048      	beq.n	8018f92 <http_recv+0x2e2>
 8018f00:	1d7a      	adds	r2, r7, #5
 8018f02:	f43f aeeb 	beq.w	8018cdc <http_recv+0x2c>
 8018f06:	f027 0308 	bic.w	r3, r7, #8
 8018f0a:	b25b      	sxtb	r3, r3
 8018f0c:	3310      	adds	r3, #16
 8018f0e:	d12e      	bne.n	8018f6e <http_recv+0x2be>
        if (hs->req != NULL) {
 8018f10:	6a28      	ldr	r0, [r5, #32]
 8018f12:	b3a0      	cbz	r0, 8018f7e <http_recv+0x2ce>
          pbuf_free(hs->req);
 8018f14:	f002 f9a4 	bl	801b260 <pbuf_free>
          hs->req = NULL;
 8018f18:	2300      	movs	r3, #0
 8018f1a:	622b      	str	r3, [r5, #32]
      pbuf_free(p);
 8018f1c:	4620      	mov	r0, r4
 8018f1e:	f002 f99f 	bl	801b260 <pbuf_free>
      if (parsed == ERR_OK) {
 8018f22:	b1df      	cbz	r7, 8018f5c <http_recv+0x2ac>
      } else if (parsed == ERR_ARG) {
 8018f24:	3710      	adds	r7, #16
 8018f26:	f43f aee8 	beq.w	8018cfa <http_recv+0x4a>
 8018f2a:	e6ea      	b.n	8018d02 <http_recv+0x52>
  clen = pbuf_clen(hs->req);
 8018f2c:	6a28      	ldr	r0, [r5, #32]
 8018f2e:	f002 f9ab 	bl	801b288 <pbuf_clen>
  if ((hs->req->tot_len <= LWIP_HTTPD_REQ_BUFSIZE) &&
 8018f32:	6a2b      	ldr	r3, [r5, #32]
 8018f34:	891b      	ldrh	r3, [r3, #8]
 8018f36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8018f3a:	d202      	bcs.n	8018f42 <http_recv+0x292>
 8018f3c:	2805      	cmp	r0, #5
 8018f3e:	f67f aecd 	bls.w	8018cdc <http_recv+0x2c>
    return http_find_error_file(hs, 400);
 8018f42:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8018f46:	4628      	mov	r0, r5
 8018f48:	f7ff fa88 	bl	801845c <http_find_error_file>
 8018f4c:	4607      	mov	r7, r0
 8018f4e:	e7d5      	b.n	8018efc <http_recv+0x24c>
    http_post_rxpbuf(hs, p);
 8018f50:	4621      	mov	r1, r4
 8018f52:	4628      	mov	r0, r5
    hs->retries = 0;
 8018f54:	f885 7028 	strb.w	r7, [r5, #40]	; 0x28
    http_post_rxpbuf(hs, p);
 8018f58:	f7ff fa5a 	bl	8018410 <http_post_rxpbuf>
    if (hs->post_content_len_left == 0) {
 8018f5c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8018f5e:	2b00      	cmp	r3, #0
 8018f60:	f47f aecf 	bne.w	8018d02 <http_recv+0x52>
      http_send(pcb, hs);
 8018f64:	4629      	mov	r1, r5
 8018f66:	4630      	mov	r0, r6
 8018f68:	f7ff fb5a 	bl	8018620 <http_send>
 8018f6c:	e6c9      	b.n	8018d02 <http_recv+0x52>
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 8018f6e:	4b34      	ldr	r3, [pc, #208]	; (8019040 <http_recv+0x390>)
 8018f70:	f640 2204 	movw	r2, #2564	; 0xa04
 8018f74:	4933      	ldr	r1, [pc, #204]	; (8019044 <http_recv+0x394>)
 8018f76:	4834      	ldr	r0, [pc, #208]	; (8019048 <http_recv+0x398>)
 8018f78:	f00c fa3c 	bl	80253f4 <iprintf>
 8018f7c:	e7c8      	b.n	8018f10 <http_recv+0x260>
      pbuf_free(p);
 8018f7e:	4620      	mov	r0, r4
 8018f80:	f002 f96e 	bl	801b260 <pbuf_free>
      if (parsed == ERR_OK) {
 8018f84:	e7ce      	b.n	8018f24 <http_recv+0x274>
    hs->req = p;
 8018f86:	622c      	str	r4, [r5, #32]
 8018f88:	e6ca      	b.n	8018d20 <http_recv+0x70>
    data = (char *)p->payload;
 8018f8a:	f8d4 8004 	ldr.w	r8, [r4, #4]
    data_len = p->len;
 8018f8e:	8967      	ldrh	r7, [r4, #10]
    if (p->len != p->tot_len) {
 8018f90:	e6da      	b.n	8018d48 <http_recv+0x98>
      if (parsed != ERR_INPROGRESS) {
 8018f92:	1d7b      	adds	r3, r7, #5
 8018f94:	f43f aea2 	beq.w	8018cdc <http_recv+0x2c>
        if (hs->req != NULL) {
 8018f98:	6a28      	ldr	r0, [r5, #32]
 8018f9a:	2800      	cmp	r0, #0
 8018f9c:	d0be      	beq.n	8018f1c <http_recv+0x26c>
 8018f9e:	e7b9      	b.n	8018f14 <http_recv+0x264>
      } else if (!strncmp(data, "POST ", 5)) {
 8018fa0:	2205      	movs	r2, #5
 8018fa2:	492a      	ldr	r1, [pc, #168]	; (801904c <http_recv+0x39c>)
 8018fa4:	4640      	mov	r0, r8
 8018fa6:	f00d f9f9 	bl	802639c <strncmp>
 8018faa:	9005      	str	r0, [sp, #20]
 8018fac:	b9d8      	cbnz	r0, 8018fe6 <http_recv+0x336>
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 8018fae:	f1a7 0a05 	sub.w	sl, r7, #5
 8018fb2:	f108 0b05 	add.w	fp, r8, #5
        sp1 = data + 4;
 8018fb6:	f108 0304 	add.w	r3, r8, #4
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 8018fba:	491e      	ldr	r1, [pc, #120]	; (8019034 <http_recv+0x384>)
 8018fbc:	fa1f fa8a 	uxth.w	sl, sl
 8018fc0:	4658      	mov	r0, fp
        sp1 = data + 4;
 8018fc2:	9304      	str	r3, [sp, #16]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 8018fc4:	4652      	mov	r2, sl
 8018fc6:	f000 f915 	bl	80191f4 <lwip_strnstr>
      if (sp2 == NULL) {
 8018fca:	4681      	mov	r9, r0
 8018fcc:	2800      	cmp	r0, #0
 8018fce:	d059      	beq.n	8019084 <http_recv+0x3d4>
        is_post = 1;
 8018fd0:	f04f 0a01 	mov.w	sl, #1
 8018fd4:	9b05      	ldr	r3, [sp, #20]
 8018fd6:	e6dd      	b.n	8018d94 <http_recv+0xe4>
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 8018fd8:	4914      	ldr	r1, [pc, #80]	; (801902c <http_recv+0x37c>)
 8018fda:	4658      	mov	r0, fp
 8018fdc:	f000 f90a 	bl	80191f4 <lwip_strnstr>
        is_09 = 1;
 8018fe0:	2301      	movs	r3, #1
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 8018fe2:	4681      	mov	r9, r0
        if (is_post) {
 8018fe4:	e6d6      	b.n	8018d94 <http_recv+0xe4>
        data[4] = 0;
 8018fe6:	2300      	movs	r3, #0
        return http_find_error_file(hs, 501);
 8018fe8:	f240 11f5 	movw	r1, #501	; 0x1f5
 8018fec:	4628      	mov	r0, r5
        data[4] = 0;
 8018fee:	f888 3004 	strb.w	r3, [r8, #4]
        return http_find_error_file(hs, 501);
 8018ff2:	f7ff fa33 	bl	801845c <http_find_error_file>
 8018ff6:	4607      	mov	r7, r0
 8018ff8:	e780      	b.n	8018efc <http_recv+0x24c>
        if (hs->req != NULL) {
 8018ffa:	2800      	cmp	r0, #0
 8018ffc:	f43f ae6e 	beq.w	8018cdc <http_recv+0x2c>
 8019000:	f06f 0707 	mvn.w	r7, #7
 8019004:	e786      	b.n	8018f14 <http_recv+0x264>
            return http_find_file(hs, uri, is_09);
 8019006:	461a      	mov	r2, r3
 8019008:	4659      	mov	r1, fp
 801900a:	4628      	mov	r0, r5
 801900c:	f7ff f910 	bl	8018230 <http_find_file>
 8019010:	4607      	mov	r7, r0
 8019012:	e773      	b.n	8018efc <http_recv+0x24c>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 8019014:	463a      	mov	r2, r7
 8019016:	490e      	ldr	r1, [pc, #56]	; (8019050 <http_recv+0x3a0>)
 8019018:	4640      	mov	r0, r8
 801901a:	f000 f8eb 	bl	80191f4 <lwip_strnstr>
 801901e:	9b05      	ldr	r3, [sp, #20]
 8019020:	2800      	cmp	r0, #0
 8019022:	d047      	beq.n	80190b4 <http_recv+0x404>
            hs->keepalive = 1;
 8019024:	2001      	movs	r0, #1
 8019026:	e6cb      	b.n	8018dc0 <http_recv+0x110>
 8019028:	2001e690 	.word	0x2001e690
 801902c:	0802a16c 	.word	0x0802a16c
 8019030:	08043048 	.word	0x08043048
 8019034:	0802c57c 	.word	0x0802c57c
 8019038:	0802a2cc 	.word	0x0802a2cc
 801903c:	0802a2d4 	.word	0x0802a2d4
 8019040:	08042ec8 	.word	0x08042ec8
 8019044:	08043088 	.word	0x08043088
 8019048:	0802a048 	.word	0x0802a048
 801904c:	08043050 	.word	0x08043050
 8019050:	08043058 	.word	0x08043058
 8019054:	2001e64c 	.word	0x2001e64c
            } else if (hs->post_content_len_left == 0) {
 8019058:	9b07      	ldr	r3, [sp, #28]
 801905a:	b303      	cbz	r3, 801909e <http_recv+0x3ee>
        if (hs->req != NULL) {
 801905c:	6a28      	ldr	r0, [r5, #32]
 801905e:	b398      	cbz	r0, 80190c8 <http_recv+0x418>
          pbuf_free(hs->req);
 8019060:	f002 f8fe 	bl	801b260 <pbuf_free>
          hs->req = NULL;
 8019064:	2300      	movs	r3, #0
      pbuf_free(p);
 8019066:	4620      	mov	r0, r4
          hs->req = NULL;
 8019068:	622b      	str	r3, [r5, #32]
      pbuf_free(p);
 801906a:	f002 f8f9 	bl	801b260 <pbuf_free>
      if (parsed == ERR_OK) {
 801906e:	e775      	b.n	8018f5c <http_recv+0x2ac>
        if (content_len >= 0) {
 8019070:	f6bf aeed 	bge.w	8018e4e <http_recv+0x19e>
              *sp1 = ' ';
 8019074:	2320      	movs	r3, #32
 8019076:	9a04      	ldr	r2, [sp, #16]
 8019078:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 801907a:	9a06      	ldr	r2, [sp, #24]
              *sp2 = ' ';
 801907c:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 8019080:	7013      	strb	r3, [r2, #0]
            if (err == ERR_ARG) {
 8019082:	e75e      	b.n	8018f42 <http_recv+0x292>
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 8019084:	4652      	mov	r2, sl
 8019086:	4658      	mov	r0, fp
 8019088:	4915      	ldr	r1, [pc, #84]	; (80190e0 <http_recv+0x430>)
 801908a:	f000 f8b3 	bl	80191f4 <lwip_strnstr>
        if (is_post) {
 801908e:	e758      	b.n	8018f42 <http_recv+0x292>
            return http_find_file(hs, http_uri_buf, 0);
 8019090:	463a      	mov	r2, r7
 8019092:	4659      	mov	r1, fp
 8019094:	4628      	mov	r0, r5
 8019096:	f7ff f8cb 	bl	8018230 <http_find_file>
 801909a:	4607      	mov	r7, r0
 801909c:	e721      	b.n	8018ee2 <http_recv+0x232>
              q = pbuf_alloc(PBUF_RAW, 0, PBUF_REF);
 801909e:	9907      	ldr	r1, [sp, #28]
 80190a0:	2241      	movs	r2, #65	; 0x41
 80190a2:	4608      	mov	r0, r1
 80190a4:	f001 ff0a 	bl	801aebc <pbuf_alloc>
 80190a8:	4601      	mov	r1, r0
              return http_post_rxpbuf(hs, q);
 80190aa:	4628      	mov	r0, r5
 80190ac:	f7ff f9b0 	bl	8018410 <http_post_rxpbuf>
 80190b0:	4607      	mov	r7, r0
 80190b2:	e716      	b.n	8018ee2 <http_recv+0x232>
                         lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE2, data_len))) {
 80190b4:	463a      	mov	r2, r7
 80190b6:	490b      	ldr	r1, [pc, #44]	; (80190e4 <http_recv+0x434>)
 80190b8:	4640      	mov	r0, r8
 80190ba:	f000 f89b 	bl	80191f4 <lwip_strnstr>
            hs->keepalive = 1;
 80190be:	3800      	subs	r0, #0
 80190c0:	9b05      	ldr	r3, [sp, #20]
 80190c2:	bf18      	it	ne
 80190c4:	2001      	movne	r0, #1
 80190c6:	e67b      	b.n	8018dc0 <http_recv+0x110>
      pbuf_free(p);
 80190c8:	4620      	mov	r0, r4
 80190ca:	f002 f8c9 	bl	801b260 <pbuf_free>
      if (parsed == ERR_OK) {
 80190ce:	e745      	b.n	8018f5c <http_recv+0x2ac>
              *sp1 = ' ';
 80190d0:	2320      	movs	r3, #32
 80190d2:	9a04      	ldr	r2, [sp, #16]
 80190d4:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 80190d6:	9a06      	ldr	r2, [sp, #24]
              *sp2 = ' ';
 80190d8:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 80190dc:	7013      	strb	r3, [r2, #0]
      if (parsed != ERR_INPROGRESS) {
 80190de:	e5fd      	b.n	8018cdc <http_recv+0x2c>
 80190e0:	0802a16c 	.word	0x0802a16c
 80190e4:	08043070 	.word	0x08043070

080190e8 <httpd_init>:
 * @ingroup httpd
 * Initialize the httpd: set up a listening PCB and bind it to the defined port
 */
void
httpd_init(void)
{
 80190e8:	b510      	push	{r4, lr}
#endif
  LWIP_DEBUGF(HTTPD_DEBUG, ("httpd_init\n"));

  /* LWIP_ASSERT_CORE_LOCKED(); is checked by tcp_new() */

  pcb = altcp_tcp_new_ip_type(IPADDR_TYPE_ANY);
 80190ea:	202e      	movs	r0, #46	; 0x2e
 80190ec:	f003 fc60 	bl	801c9b0 <tcp_new_ip_type>
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 80190f0:	b358      	cbz	r0, 801914a <httpd_init+0x62>
  httpd_init_pcb(pcb, HTTPD_SERVER_PORT);
 80190f2:	4604      	mov	r4, r0
    altcp_setprio(pcb, HTTPD_TCP_PRIO);
 80190f4:	2101      	movs	r1, #1
 80190f6:	f002 fe3d 	bl	801bd74 <tcp_setprio>
    err = altcp_bind(pcb, IP_ANY_TYPE, port);
 80190fa:	2250      	movs	r2, #80	; 0x50
 80190fc:	4917      	ldr	r1, [pc, #92]	; (801915c <httpd_init+0x74>)
 80190fe:	4620      	mov	r0, r4
 8019100:	f002 fc0c 	bl	801b91c <tcp_bind>
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 8019104:	b958      	cbnz	r0, 801911e <httpd_init+0x36>
    pcb = altcp_listen(pcb);
 8019106:	4620      	mov	r0, r4
 8019108:	21ff      	movs	r1, #255	; 0xff
 801910a:	f002 fce9 	bl	801bae0 <tcp_listen_with_backlog>
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 801910e:	4604      	mov	r4, r0
 8019110:	b198      	cbz	r0, 801913a <httpd_init+0x52>
    altcp_accept(pcb, http_accept);
 8019112:	4620      	mov	r0, r4
 8019114:	4912      	ldr	r1, [pc, #72]	; (8019160 <httpd_init+0x78>)
}
 8019116:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    altcp_accept(pcb, http_accept);
 801911a:	f002 beb9 	b.w	801be90 <tcp_accept>
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 801911e:	4b11      	ldr	r3, [pc, #68]	; (8019164 <httpd_init+0x7c>)
 8019120:	f640 2257 	movw	r2, #2647	; 0xa57
 8019124:	4910      	ldr	r1, [pc, #64]	; (8019168 <httpd_init+0x80>)
 8019126:	4811      	ldr	r0, [pc, #68]	; (801916c <httpd_init+0x84>)
 8019128:	f00c f964 	bl	80253f4 <iprintf>
    pcb = altcp_listen(pcb);
 801912c:	4620      	mov	r0, r4
 801912e:	21ff      	movs	r1, #255	; 0xff
 8019130:	f002 fcd6 	bl	801bae0 <tcp_listen_with_backlog>
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 8019134:	4604      	mov	r4, r0
 8019136:	2800      	cmp	r0, #0
 8019138:	d1eb      	bne.n	8019112 <httpd_init+0x2a>
 801913a:	4b0a      	ldr	r3, [pc, #40]	; (8019164 <httpd_init+0x7c>)
 801913c:	f640 2259 	movw	r2, #2649	; 0xa59
 8019140:	490b      	ldr	r1, [pc, #44]	; (8019170 <httpd_init+0x88>)
 8019142:	480a      	ldr	r0, [pc, #40]	; (801916c <httpd_init+0x84>)
 8019144:	f00c f956 	bl	80253f4 <iprintf>
 8019148:	e7e3      	b.n	8019112 <httpd_init+0x2a>
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 801914a:	4b06      	ldr	r3, [pc, #24]	; (8019164 <httpd_init+0x7c>)
 801914c:	f640 2272 	movw	r2, #2674	; 0xa72
 8019150:	4908      	ldr	r1, [pc, #32]	; (8019174 <httpd_init+0x8c>)
 8019152:	4806      	ldr	r0, [pc, #24]	; (801916c <httpd_init+0x84>)
}
 8019154:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 8019158:	f00c b94c 	b.w	80253f4 <iprintf>
 801915c:	080459e4 	.word	0x080459e4
 8019160:	08017fd9 	.word	0x08017fd9
 8019164:	08042ec8 	.word	0x08042ec8
 8019168:	080430d0 	.word	0x080430d0
 801916c:	0802a048 	.word	0x0802a048
 8019170:	080430ec 	.word	0x080430ec
 8019174:	080430b4 	.word	0x080430b4

08019178 <http_set_ssi_handler>:
 * @param tags an array of SSI tag strings to search for in SSI-enabled files
 * @param num_tags number of tags in the 'tags' array
 */
void
http_set_ssi_handler(tSSIHandler ssi_handler, const char **tags, int num_tags)
{
 8019178:	b570      	push	{r4, r5, r6, lr}
 801917a:	460d      	mov	r5, r1
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_set_ssi_handler\n"));

  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 801917c:	4606      	mov	r6, r0
{
 801917e:	4614      	mov	r4, r2
  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 8019180:	b1c8      	cbz	r0, 80191b6 <http_set_ssi_handler+0x3e>
  httpd_ssi_handler = ssi_handler;
 8019182:	4b11      	ldr	r3, [pc, #68]	; (80191c8 <http_set_ssi_handler+0x50>)
 8019184:	601e      	str	r6, [r3, #0]

#if LWIP_HTTPD_SSI_RAW
  LWIP_UNUSED_ARG(tags);
  LWIP_UNUSED_ARG(num_tags);
#else /* LWIP_HTTPD_SSI_RAW */
  LWIP_ASSERT("no tags given", tags != NULL);
 8019186:	b175      	cbz	r5, 80191a6 <http_set_ssi_handler+0x2e>
  LWIP_ASSERT("invalid number of tags", num_tags > 0);
 8019188:	2c00      	cmp	r4, #0
 801918a:	dd04      	ble.n	8019196 <http_set_ssi_handler+0x1e>

  httpd_tags = tags;
 801918c:	4a0f      	ldr	r2, [pc, #60]	; (80191cc <http_set_ssi_handler+0x54>)
  httpd_num_tags = num_tags;
 801918e:	4b10      	ldr	r3, [pc, #64]	; (80191d0 <http_set_ssi_handler+0x58>)
  httpd_tags = tags;
 8019190:	6015      	str	r5, [r2, #0]
  httpd_num_tags = num_tags;
 8019192:	601c      	str	r4, [r3, #0]
#endif /* !LWIP_HTTPD_SSI_RAW */
}
 8019194:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid number of tags", num_tags > 0);
 8019196:	4b0f      	ldr	r3, [pc, #60]	; (80191d4 <http_set_ssi_handler+0x5c>)
 8019198:	f640 229f 	movw	r2, #2719	; 0xa9f
 801919c:	490e      	ldr	r1, [pc, #56]	; (80191d8 <http_set_ssi_handler+0x60>)
 801919e:	480f      	ldr	r0, [pc, #60]	; (80191dc <http_set_ssi_handler+0x64>)
 80191a0:	f00c f928 	bl	80253f4 <iprintf>
 80191a4:	e7f2      	b.n	801918c <http_set_ssi_handler+0x14>
  LWIP_ASSERT("no tags given", tags != NULL);
 80191a6:	4b0b      	ldr	r3, [pc, #44]	; (80191d4 <http_set_ssi_handler+0x5c>)
 80191a8:	f640 229e 	movw	r2, #2718	; 0xa9e
 80191ac:	490c      	ldr	r1, [pc, #48]	; (80191e0 <http_set_ssi_handler+0x68>)
 80191ae:	480b      	ldr	r0, [pc, #44]	; (80191dc <http_set_ssi_handler+0x64>)
 80191b0:	f00c f920 	bl	80253f4 <iprintf>
 80191b4:	e7e8      	b.n	8019188 <http_set_ssi_handler+0x10>
  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 80191b6:	4b07      	ldr	r3, [pc, #28]	; (80191d4 <http_set_ssi_handler+0x5c>)
 80191b8:	f640 2297 	movw	r2, #2711	; 0xa97
 80191bc:	4909      	ldr	r1, [pc, #36]	; (80191e4 <http_set_ssi_handler+0x6c>)
 80191be:	4807      	ldr	r0, [pc, #28]	; (80191dc <http_set_ssi_handler+0x64>)
 80191c0:	f00c f918 	bl	80253f4 <iprintf>
 80191c4:	e7dd      	b.n	8019182 <http_set_ssi_handler+0xa>
 80191c6:	bf00      	nop
 80191c8:	2001ea90 	.word	0x2001ea90
 80191cc:	2001ea94 	.word	0x2001ea94
 80191d0:	2001e68c 	.word	0x2001e68c
 80191d4:	08042ec8 	.word	0x08042ec8
 80191d8:	08043134 	.word	0x08043134
 80191dc:	0802a048 	.word	0x0802a048
 80191e0:	08043124 	.word	0x08043124
 80191e4:	0804310c 	.word	0x0804310c

080191e8 <lwip_htons>:
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
  return PP_HTONS(n);
 80191e8:	ba40      	rev16	r0, r0
}
 80191ea:	b280      	uxth	r0, r0
 80191ec:	4770      	bx	lr
 80191ee:	bf00      	nop

080191f0 <lwip_htonl>:
 */
u32_t
lwip_htonl(u32_t n)
{
  return PP_HTONL(n);
}
 80191f0:	ba00      	rev	r0, r0
 80191f2:	4770      	bx	lr

080191f4 <lwip_strnstr>:
 * lwIP default implementation for strnstr() non-standard function.
 * This can be \#defined to strnstr() depending on your platform port.
 */
char *
lwip_strnstr(const char *buffer, const char *token, size_t n)
{
 80191f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80191f8:	4604      	mov	r4, r0
  const char *p;
  size_t tokenlen = strlen(token);
 80191fa:	4608      	mov	r0, r1
{
 80191fc:	4688      	mov	r8, r1
 80191fe:	4616      	mov	r6, r2
  size_t tokenlen = strlen(token);
 8019200:	f7e7 f828 	bl	8000254 <strlen>
  if (tokenlen == 0) {
 8019204:	b1c0      	cbz	r0, 8019238 <lwip_strnstr+0x44>
    return LWIP_CONST_CAST(char *, buffer);
  }
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 8019206:	4605      	mov	r5, r0
 8019208:	7820      	ldrb	r0, [r4, #0]
 801920a:	b1b0      	cbz	r0, 801923a <lwip_strnstr+0x46>
 801920c:	4426      	add	r6, r4
 801920e:	1962      	adds	r2, r4, r5
 8019210:	4296      	cmp	r6, r2
 8019212:	d314      	bcc.n	801923e <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 8019214:	f898 7000 	ldrb.w	r7, [r8]
 8019218:	e005      	b.n	8019226 <lwip_strnstr+0x32>
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 801921a:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 801921e:	1962      	adds	r2, r4, r5
 8019220:	b158      	cbz	r0, 801923a <lwip_strnstr+0x46>
 8019222:	4296      	cmp	r6, r2
 8019224:	d30b      	bcc.n	801923e <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 8019226:	4287      	cmp	r7, r0
 8019228:	d1f7      	bne.n	801921a <lwip_strnstr+0x26>
 801922a:	4620      	mov	r0, r4
 801922c:	462a      	mov	r2, r5
 801922e:	4641      	mov	r1, r8
 8019230:	f00d f8b4 	bl	802639c <strncmp>
 8019234:	2800      	cmp	r0, #0
 8019236:	d1f0      	bne.n	801921a <lwip_strnstr+0x26>
 8019238:	4620      	mov	r0, r4
      return LWIP_CONST_CAST(char *, p);
    }
  }
  return NULL;
}
 801923a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return NULL;
 801923e:	2000      	movs	r0, #0
}
 8019240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08019244 <lwip_stricmp>:
lwip_stricmp(const char *str1, const char *str2)
{
  char c1, c2;

  do {
    c1 = *str1++;
 8019244:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 8019248:	f811 2b01 	ldrb.w	r2, [r1], #1
    if (c1 != c2) {
 801924c:	4293      	cmp	r3, r2
 801924e:	d01c      	beq.n	801928a <lwip_stricmp+0x46>
 8019250:	f043 0c20 	orr.w	ip, r3, #32
{
 8019254:	b500      	push	{lr}
 8019256:	f042 0e20 	orr.w	lr, r2, #32
 801925a:	f1ac 0261 	sub.w	r2, ip, #97	; 0x61
      char c1_upc = c1 | 0x20;
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 801925e:	2a19      	cmp	r2, #25
 8019260:	d810      	bhi.n	8019284 <lwip_stricmp+0x40>
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
        if (c1_upc != c2_upc) {
 8019262:	45f4      	cmp	ip, lr
 8019264:	d10e      	bne.n	8019284 <lwip_stricmp+0x40>
      } else {
        /* characters are not equal but none is in the alphabet range */
        return 1;
      }
    }
  } while (c1 != 0);
 8019266:	b1a3      	cbz	r3, 8019292 <lwip_stricmp+0x4e>
    c1 = *str1++;
 8019268:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 801926c:	f811 2b01 	ldrb.w	r2, [r1], #1
    if (c1 != c2) {
 8019270:	4293      	cmp	r3, r2
 8019272:	d0f8      	beq.n	8019266 <lwip_stricmp+0x22>
 8019274:	f043 0c20 	orr.w	ip, r3, #32
 8019278:	f042 0e20 	orr.w	lr, r2, #32
 801927c:	f1ac 0261 	sub.w	r2, ip, #97	; 0x61
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8019280:	2a19      	cmp	r2, #25
 8019282:	d9ee      	bls.n	8019262 <lwip_stricmp+0x1e>
        return 1;
 8019284:	2001      	movs	r0, #1
  return 0;
}
 8019286:	f85d fb04 	ldr.w	pc, [sp], #4
  } while (c1 != 0);
 801928a:	2b00      	cmp	r3, #0
 801928c:	d1da      	bne.n	8019244 <lwip_stricmp>
  return 0;
 801928e:	4618      	mov	r0, r3
}
 8019290:	4770      	bx	lr
  return 0;
 8019292:	4618      	mov	r0, r3
}
 8019294:	f85d fb04 	ldr.w	pc, [sp], #4

08019298 <lwip_strnicmp>:
 * lwIP default implementation for strnicmp() non-standard function.
 * This can be \#defined to strnicmp() depending on your platform port.
 */
int
lwip_strnicmp(const char *str1, const char *str2, size_t len)
{
 8019298:	4684      	mov	ip, r0
 801929a:	b570      	push	{r4, r5, r6, lr}
 801929c:	e004      	b.n	80192a8 <lwip_strnicmp+0x10>
      char c1_upc = c1 | 0x20;
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
        if (c1_upc != c2_upc) {
 801929e:	42b4      	cmp	r4, r6
 80192a0:	d113      	bne.n	80192ca <lwip_strnicmp+0x32>
        /* characters are not equal but none is in the alphabet range */
        return 1;
      }
    }
    len--;
  } while ((len != 0) && (c1 != 0));
 80192a2:	42e8      	cmn	r0, r5
 80192a4:	d013      	beq.n	80192ce <lwip_strnicmp+0x36>
 80192a6:	b193      	cbz	r3, 80192ce <lwip_strnicmp+0x36>
    c1 = *str1++;
 80192a8:	f81c 3b01 	ldrb.w	r3, [ip], #1
    c2 = *str2++;
 80192ac:	f811 eb01 	ldrb.w	lr, [r1], #1
      char c1_upc = c1 | 0x20;
 80192b0:	f043 0420 	orr.w	r4, r3, #32
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 80192b4:	eba2 050c 	sub.w	r5, r2, ip
    if (c1 != c2) {
 80192b8:	4573      	cmp	r3, lr
        if (c1_upc != c2_upc) {
 80192ba:	f04e 0620 	orr.w	r6, lr, #32
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 80192be:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
    if (c1 != c2) {
 80192c2:	d0ee      	beq.n	80192a2 <lwip_strnicmp+0xa>
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 80192c4:	f1be 0f19 	cmp.w	lr, #25
 80192c8:	d9e9      	bls.n	801929e <lwip_strnicmp+0x6>
        return 1;
 80192ca:	2001      	movs	r0, #1
  return 0;
}
 80192cc:	bd70      	pop	{r4, r5, r6, pc}
  return 0;
 80192ce:	2000      	movs	r0, #0
}
 80192d0:	bd70      	pop	{r4, r5, r6, pc}
 80192d2:	bf00      	nop

080192d4 <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 80192d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80192d8:	4605      	mov	r5, r0
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 80192da:	4f24      	ldr	r7, [pc, #144]	; (801936c <dns_call_found+0x98>)
 80192dc:	eb00 1000 	add.w	r0, r0, r0, lsl #4
 80192e0:	4c23      	ldr	r4, [pc, #140]	; (8019370 <dns_call_found+0x9c>)
{
 80192e2:	468a      	mov	sl, r1
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 80192e4:	012e      	lsls	r6, r5, #4
 80192e6:	eb07 1000 	add.w	r0, r7, r0, lsl #4
 80192ea:	f104 0930 	add.w	r9, r4, #48	; 0x30
      /* flush this entry */
      dns_requests[i].found = NULL;
 80192ee:	f04f 0b00 	mov.w	fp, #0
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 80192f2:	f100 0810 	add.w	r8, r0, #16
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 80192f6:	6823      	ldr	r3, [r4, #0]
 80192f8:	b143      	cbz	r3, 801930c <dns_call_found+0x38>
 80192fa:	7a22      	ldrb	r2, [r4, #8]
 80192fc:	42aa      	cmp	r2, r5
 80192fe:	d105      	bne.n	801930c <dns_call_found+0x38>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 8019300:	6862      	ldr	r2, [r4, #4]
 8019302:	4651      	mov	r1, sl
 8019304:	4640      	mov	r0, r8
 8019306:	4798      	blx	r3
      dns_requests[i].found = NULL;
 8019308:	f8c4 b000 	str.w	fp, [r4]
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 801930c:	340c      	adds	r4, #12
 801930e:	454c      	cmp	r4, r9
 8019310:	d1f1      	bne.n	80192f6 <dns_call_found+0x22>
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (i == idx) {
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 8019312:	1973      	adds	r3, r6, r5
 8019314:	2400      	movs	r4, #0
 8019316:	eb07 1303 	add.w	r3, r7, r3, lsl #4
 801931a:	4f14      	ldr	r7, [pc, #80]	; (801936c <dns_call_found+0x98>)
 801931c:	7bd9      	ldrb	r1, [r3, #15]
 801931e:	463a      	mov	r2, r7
    if (i == idx) {
 8019320:	b2e3      	uxtb	r3, r4
 8019322:	3401      	adds	r4, #1
 8019324:	429d      	cmp	r5, r3
 8019326:	d002      	beq.n	801932e <dns_call_found+0x5a>
    if (dns_table[i].state == DNS_STATE_ASKING) {
 8019328:	7a93      	ldrb	r3, [r2, #10]
 801932a:	2b02      	cmp	r3, #2
 801932c:	d015      	beq.n	801935a <dns_call_found+0x86>
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 801932e:	2c04      	cmp	r4, #4
 8019330:	f502 7288 	add.w	r2, r2, #272	; 0x110
 8019334:	d1f4      	bne.n	8019320 <dns_call_found+0x4c>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
        break;
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 8019336:	2903      	cmp	r1, #3
 8019338:	d80d      	bhi.n	8019356 <dns_call_found+0x82>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 801933a:	4435      	add	r5, r6
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 801933c:	f8df 8034 	ldr.w	r8, [pc, #52]	; 8019374 <dns_call_found+0xa0>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 8019340:	eb07 1705 	add.w	r7, r7, r5, lsl #4
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 8019344:	f858 0021 	ldr.w	r0, [r8, r1, lsl #2]
 8019348:	f007 f860 	bl	802040c <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 801934c:	2200      	movs	r2, #0
 801934e:	7bfb      	ldrb	r3, [r7, #15]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 8019350:	73fc      	strb	r4, [r7, #15]
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 8019352:	f848 2023 	str.w	r2, [r8, r3, lsl #2]
  }
#endif
}
 8019356:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 801935a:	7bd3      	ldrb	r3, [r2, #15]
 801935c:	428b      	cmp	r3, r1
 801935e:	d1e6      	bne.n	801932e <dns_call_found+0x5a>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 8019360:	4435      	add	r5, r6
 8019362:	2304      	movs	r3, #4
 8019364:	eb07 1705 	add.w	r7, r7, r5, lsl #4
 8019368:	73fb      	strb	r3, [r7, #15]
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 801936a:	e7f4      	b.n	8019356 <dns_call_found+0x82>
 801936c:	2001eae8 	.word	0x2001eae8
 8019370:	2001eaac 	.word	0x2001eaac
 8019374:	2001ea9c 	.word	0x2001ea9c

08019378 <dns_send.isra.0>:
dns_send(u8_t idx)
 8019378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 801937c:	0103      	lsls	r3, r0, #4
dns_send(u8_t idx)
 801937e:	b087      	sub	sp, #28
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 8019380:	eb00 1400 	add.w	r4, r0, r0, lsl #4
dns_send(u8_t idx)
 8019384:	4681      	mov	r9, r0
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 8019386:	9301      	str	r3, [sp, #4]
 8019388:	4b56      	ldr	r3, [pc, #344]	; (80194e4 <dns_send.isra.0+0x16c>)
 801938a:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 801938e:	7ae3      	ldrb	r3, [r4, #11]
 8019390:	2b01      	cmp	r3, #1
 8019392:	d907      	bls.n	80193a4 <dns_send.isra.0+0x2c>
 8019394:	4b54      	ldr	r3, [pc, #336]	; (80194e8 <dns_send.isra.0+0x170>)
 8019396:	f240 22fa 	movw	r2, #762	; 0x2fa
 801939a:	4954      	ldr	r1, [pc, #336]	; (80194ec <dns_send.isra.0+0x174>)
 801939c:	4854      	ldr	r0, [pc, #336]	; (80194f0 <dns_send.isra.0+0x178>)
 801939e:	f00c f829 	bl	80253f4 <iprintf>
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 80193a2:	7ae3      	ldrb	r3, [r4, #11]
 80193a4:	4a53      	ldr	r2, [pc, #332]	; (80194f4 <dns_send.isra.0+0x17c>)
 80193a6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80193aa:	2c00      	cmp	r4, #0
 80193ac:	f000 808b 	beq.w	80194c6 <dns_send.isra.0+0x14e>
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 80193b0:	9b01      	ldr	r3, [sp, #4]
 80193b2:	4e4c      	ldr	r6, [pc, #304]	; (80194e4 <dns_send.isra.0+0x16c>)
 80193b4:	eb03 0409 	add.w	r4, r3, r9
 80193b8:	0124      	lsls	r4, r4, #4
 80193ba:	f104 0510 	add.w	r5, r4, #16
 80193be:	4435      	add	r5, r6
 80193c0:	4628      	mov	r0, r5
 80193c2:	f7e6 ff47 	bl	8000254 <strlen>
 80193c6:	3012      	adds	r0, #18
 80193c8:	f44f 7220 	mov.w	r2, #640	; 0x280
 80193cc:	b281      	uxth	r1, r0
 80193ce:	2036      	movs	r0, #54	; 0x36
 80193d0:	f001 fd74 	bl	801aebc <pbuf_alloc>
  if (p != NULL) {
 80193d4:	4680      	mov	r8, r0
 80193d6:	2800      	cmp	r0, #0
 80193d8:	d06d      	beq.n	80194b6 <dns_send.isra.0+0x13e>
    hdr.id = lwip_htons(entry->txid);
 80193da:	4434      	add	r4, r6
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 80193dc:	2300      	movs	r3, #0
    query_idx = SIZEOF_DNS_HDR;
 80193de:	260c      	movs	r6, #12
    --hostname;
 80193e0:	3d01      	subs	r5, #1
    hdr.id = lwip_htons(entry->txid);
 80193e2:	8920      	ldrh	r0, [r4, #8]
      if (query_idx + n + 1 > 0xFFFF) {
 80193e4:	f64f 7afe 	movw	sl, #65534	; 0xfffe
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 80193e8:	9305      	str	r3, [sp, #20]
 80193ea:	e9cd 3303 	strd	r3, r3, [sp, #12]
    hdr.id = lwip_htons(entry->txid);
 80193ee:	f7ff fefb 	bl	80191e8 <lwip_htons>
    hdr.flags1 = DNS_FLAG1_RD;
 80193f2:	2301      	movs	r3, #1
    hdr.id = lwip_htons(entry->txid);
 80193f4:	f8ad 000c 	strh.w	r0, [sp, #12]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 80193f8:	a903      	add	r1, sp, #12
    hdr.flags1 = DNS_FLAG1_RD;
 80193fa:	f88d 300e 	strb.w	r3, [sp, #14]
    hdr.numquestions = PP_HTONS(1);
 80193fe:	f44f 7380 	mov.w	r3, #256	; 0x100
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8019402:	4632      	mov	r2, r6
 8019404:	4640      	mov	r0, r8
    hdr.numquestions = PP_HTONS(1);
 8019406:	f8ad 3010 	strh.w	r3, [sp, #16]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 801940a:	f002 f81d 	bl	801b448 <pbuf_take>
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 801940e:	786b      	ldrb	r3, [r5, #1]
      ++hostname;
 8019410:	1c6f      	adds	r7, r5, #1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8019412:	2b2e      	cmp	r3, #46	; 0x2e
 8019414:	d052      	beq.n	80194bc <dns_send.isra.0+0x144>
 8019416:	2b00      	cmp	r3, #0
 8019418:	d050      	beq.n	80194bc <dns_send.isra.0+0x144>
      ++hostname;
 801941a:	463d      	mov	r5, r7
 801941c:	f1c7 0101 	rsb	r1, r7, #1
        ++n;
 8019420:	186c      	adds	r4, r5, r1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8019422:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 8019426:	2b2e      	cmp	r3, #46	; 0x2e
 8019428:	b2e4      	uxtb	r4, r4
 801942a:	d001      	beq.n	8019430 <dns_send.isra.0+0xb8>
 801942c:	2b00      	cmp	r3, #0
 801942e:	d1f7      	bne.n	8019420 <dns_send.isra.0+0xa8>
      copy_len = (u16_t)(hostname - hostname_part);
 8019430:	eba5 0b07 	sub.w	fp, r5, r7
      if (query_idx + n + 1 > 0xFFFF) {
 8019434:	4623      	mov	r3, r4
      copy_len = (u16_t)(hostname - hostname_part);
 8019436:	fa1f fb8b 	uxth.w	fp, fp
      if (query_idx + n + 1 > 0xFFFF) {
 801943a:	4433      	add	r3, r6
 801943c:	4553      	cmp	r3, sl
 801943e:	dc37      	bgt.n	80194b0 <dns_send.isra.0+0x138>
      pbuf_put_at(p, query_idx, n);
 8019440:	4622      	mov	r2, r4
 8019442:	4631      	mov	r1, r6
 8019444:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 8019446:	4434      	add	r4, r6
      pbuf_put_at(p, query_idx, n);
 8019448:	f002 f8e4 	bl	801b614 <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 801944c:	1c73      	adds	r3, r6, #1
      query_idx = (u16_t)(query_idx + n + 1);
 801944e:	b2a4      	uxth	r4, r4
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 8019450:	465a      	mov	r2, fp
 8019452:	4639      	mov	r1, r7
 8019454:	b29b      	uxth	r3, r3
 8019456:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 8019458:	1c66      	adds	r6, r4, #1
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 801945a:	f002 f85b 	bl	801b514 <pbuf_take_at>
    } while (*hostname != 0);
 801945e:	782a      	ldrb	r2, [r5, #0]
      query_idx = (u16_t)(query_idx + n + 1);
 8019460:	b2b6      	uxth	r6, r6
    } while (*hostname != 0);
 8019462:	2a00      	cmp	r2, #0
 8019464:	d1d3      	bne.n	801940e <dns_send.isra.0+0x96>
    pbuf_put_at(p, query_idx, 0);
 8019466:	4631      	mov	r1, r6
 8019468:	4640      	mov	r0, r8
 801946a:	f002 f8d3 	bl	801b614 <pbuf_put_at>
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 801946e:	f44f 7280 	mov.w	r2, #256	; 0x100
    query_idx++;
 8019472:	1ca3      	adds	r3, r4, #2
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 8019474:	a902      	add	r1, sp, #8
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 8019476:	f8ad 2008 	strh.w	r2, [sp, #8]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 801947a:	4640      	mov	r0, r8
 801947c:	b29b      	uxth	r3, r3
    qry.cls = PP_HTONS(DNS_RRCLASS_IN);
 801947e:	f8ad 200a 	strh.w	r2, [sp, #10]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 8019482:	2204      	movs	r2, #4
 8019484:	f002 f846 	bl	801b514 <pbuf_take_at>
      dst = &dns_servers[entry->server_idx];
 8019488:	9b01      	ldr	r3, [sp, #4]
 801948a:	4a16      	ldr	r2, [pc, #88]	; (80194e4 <dns_send.isra.0+0x16c>)
 801948c:	444b      	add	r3, r9
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 801948e:	4919      	ldr	r1, [pc, #100]	; (80194f4 <dns_send.isra.0+0x17c>)
      dst = &dns_servers[entry->server_idx];
 8019490:	4699      	mov	r9, r3
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8019492:	4b19      	ldr	r3, [pc, #100]	; (80194f8 <dns_send.isra.0+0x180>)
      dst = &dns_servers[entry->server_idx];
 8019494:	eb02 1b09 	add.w	fp, r2, r9, lsl #4
 8019498:	f89b 200b 	ldrb.w	r2, [fp, #11]
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 801949c:	f89b 000f 	ldrb.w	r0, [fp, #15]
 80194a0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80194a4:	4641      	mov	r1, r8
 80194a6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80194aa:	2335      	movs	r3, #53	; 0x35
 80194ac:	f006 ff0c 	bl	80202c8 <udp_sendto>
    pbuf_free(p);
 80194b0:	4640      	mov	r0, r8
 80194b2:	f001 fed5 	bl	801b260 <pbuf_free>
}
 80194b6:	b007      	add	sp, #28
 80194b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 80194bc:	2300      	movs	r3, #0
      ++hostname;
 80194be:	463d      	mov	r5, r7
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 80194c0:	469b      	mov	fp, r3
 80194c2:	461c      	mov	r4, r3
 80194c4:	e7b9      	b.n	801943a <dns_send.isra.0+0xc2>
    dns_call_found(idx, NULL);
 80194c6:	4648      	mov	r0, r9
 80194c8:	4621      	mov	r1, r4
 80194ca:	f7ff ff03 	bl	80192d4 <dns_call_found>
    entry->state = DNS_STATE_UNUSED;
 80194ce:	9b01      	ldr	r3, [sp, #4]
 80194d0:	444b      	add	r3, r9
 80194d2:	4699      	mov	r9, r3
 80194d4:	4b03      	ldr	r3, [pc, #12]	; (80194e4 <dns_send.isra.0+0x16c>)
 80194d6:	eb03 1b09 	add.w	fp, r3, r9, lsl #4
 80194da:	f88b 400a 	strb.w	r4, [fp, #10]
}
 80194de:	b007      	add	sp, #28
 80194e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80194e4:	2001eae8 	.word	0x2001eae8
 80194e8:	0804320c 	.word	0x0804320c
 80194ec:	0804323c 	.word	0x0804323c
 80194f0:	0802a048 	.word	0x0802a048
 80194f4:	2001eae0 	.word	0x2001eae0
 80194f8:	2001ea9c 	.word	0x2001ea9c

080194fc <dns_check_entry>:
dns_check_entry(u8_t i)
{
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 80194fc:	2803      	cmp	r0, #3
{
 80194fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019502:	4604      	mov	r4, r0
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8019504:	d846      	bhi.n	8019594 <dns_check_entry+0x98>

  switch (entry->state) {
 8019506:	4e3a      	ldr	r6, [pc, #232]	; (80195f0 <dns_check_entry+0xf4>)
 8019508:	eb04 1304 	add.w	r3, r4, r4, lsl #4
 801950c:	0125      	lsls	r5, r4, #4
 801950e:	eb06 1303 	add.w	r3, r6, r3, lsl #4
 8019512:	7a9b      	ldrb	r3, [r3, #10]
 8019514:	2b03      	cmp	r3, #3
 8019516:	d861      	bhi.n	80195dc <dns_check_entry+0xe0>
 8019518:	e8df f003 	tbb	[pc, r3]
 801951c:	02270e0c 	.word	0x02270e0c
        }
      }
      break;
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 8019520:	192b      	adds	r3, r5, r4
 8019522:	011b      	lsls	r3, r3, #4
 8019524:	58f2      	ldr	r2, [r6, r3]
 8019526:	2a00      	cmp	r2, #0
 8019528:	d140      	bne.n	80195ac <dns_check_entry+0xb0>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 801952a:	442c      	add	r4, r5
 801952c:	2300      	movs	r3, #0
 801952e:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 8019532:	72b3      	strb	r3, [r6, #10]
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
      break;
  }
}
 8019534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019538:	4f2e      	ldr	r7, [pc, #184]	; (80195f4 <dns_check_entry+0xf8>)
  txid = (u16_t)DNS_RAND_TXID();
 801953a:	f00b ffff 	bl	802553c <rand>
 801953e:	4b2c      	ldr	r3, [pc, #176]	; (80195f0 <dns_check_entry+0xf4>)
 8019540:	b281      	uxth	r1, r0
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8019542:	7a9a      	ldrb	r2, [r3, #10]
 8019544:	2a02      	cmp	r2, #2
 8019546:	d02d      	beq.n	80195a4 <dns_check_entry+0xa8>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8019548:	f503 7388 	add.w	r3, r3, #272	; 0x110
 801954c:	429f      	cmp	r7, r3
 801954e:	d1f8      	bne.n	8019542 <dns_check_entry+0x46>
      entry->txid = dns_create_txid();
 8019550:	4425      	add	r5, r4
      entry->state = DNS_STATE_ASKING;
 8019552:	2202      	movs	r2, #2
      entry->tmr = 1;
 8019554:	2301      	movs	r3, #1
      err = dns_send(i);
 8019556:	4620      	mov	r0, r4
      entry->txid = dns_create_txid();
 8019558:	eb06 1605 	add.w	r6, r6, r5, lsl #4
 801955c:	8131      	strh	r1, [r6, #8]
      entry->state = DNS_STATE_ASKING;
 801955e:	8172      	strh	r2, [r6, #10]
      entry->tmr = 1;
 8019560:	81b3      	strh	r3, [r6, #12]
}
 8019562:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      err = dns_send(i);
 8019566:	f7ff bf07 	b.w	8019378 <dns_send.isra.0>
      if (--entry->tmr == 0) {
 801956a:	192a      	adds	r2, r5, r4
 801956c:	eb06 1202 	add.w	r2, r6, r2, lsl #4
 8019570:	7b13      	ldrb	r3, [r2, #12]
 8019572:	3b01      	subs	r3, #1
 8019574:	b2db      	uxtb	r3, r3
 8019576:	7313      	strb	r3, [r2, #12]
 8019578:	2b00      	cmp	r3, #0
 801957a:	d1db      	bne.n	8019534 <dns_check_entry+0x38>
        if (++entry->retries == DNS_MAX_RETRIES) {
 801957c:	7b53      	ldrb	r3, [r2, #13]
 801957e:	3301      	adds	r3, #1
 8019580:	b2db      	uxtb	r3, r3
 8019582:	2b04      	cmp	r3, #4
 8019584:	7353      	strb	r3, [r2, #13]
 8019586:	d016      	beq.n	80195b6 <dns_check_entry+0xba>
          entry->tmr = entry->retries;
 8019588:	7313      	strb	r3, [r2, #12]
        err = dns_send(i);
 801958a:	4620      	mov	r0, r4
}
 801958c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        err = dns_send(i);
 8019590:	f7ff bef2 	b.w	8019378 <dns_send.isra.0>
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8019594:	4b18      	ldr	r3, [pc, #96]	; (80195f8 <dns_check_entry+0xfc>)
 8019596:	f240 421c 	movw	r2, #1052	; 0x41c
 801959a:	4918      	ldr	r1, [pc, #96]	; (80195fc <dns_check_entry+0x100>)
 801959c:	4818      	ldr	r0, [pc, #96]	; (8019600 <dns_check_entry+0x104>)
 801959e:	f00b ff29 	bl	80253f4 <iprintf>
 80195a2:	e7b0      	b.n	8019506 <dns_check_entry+0xa>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 80195a4:	891a      	ldrh	r2, [r3, #8]
 80195a6:	428a      	cmp	r2, r1
 80195a8:	d1ce      	bne.n	8019548 <dns_check_entry+0x4c>
 80195aa:	e7c6      	b.n	801953a <dns_check_entry+0x3e>
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 80195ac:	3a01      	subs	r2, #1
 80195ae:	50f2      	str	r2, [r6, r3]
 80195b0:	2a00      	cmp	r2, #0
 80195b2:	d0ba      	beq.n	801952a <dns_check_entry+0x2e>
 80195b4:	e7be      	b.n	8019534 <dns_check_entry+0x38>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 80195b6:	7ad3      	ldrb	r3, [r2, #11]
 80195b8:	b913      	cbnz	r3, 80195c0 <dns_check_entry+0xc4>
 80195ba:	4b12      	ldr	r3, [pc, #72]	; (8019604 <dns_check_entry+0x108>)
 80195bc:	685b      	ldr	r3, [r3, #4]
 80195be:	b94b      	cbnz	r3, 80195d4 <dns_check_entry+0xd8>
            dns_call_found(i, NULL);
 80195c0:	4620      	mov	r0, r4
            entry->state = DNS_STATE_UNUSED;
 80195c2:	442c      	add	r4, r5
            dns_call_found(i, NULL);
 80195c4:	2100      	movs	r1, #0
 80195c6:	f7ff fe85 	bl	80192d4 <dns_call_found>
            entry->state = DNS_STATE_UNUSED;
 80195ca:	2300      	movs	r3, #0
 80195cc:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 80195d0:	72b3      	strb	r3, [r6, #10]
            break;
 80195d2:	e7af      	b.n	8019534 <dns_check_entry+0x38>
            entry->server_idx++;
 80195d4:	2301      	movs	r3, #1
 80195d6:	72d3      	strb	r3, [r2, #11]
            entry->tmr = 1;
 80195d8:	8193      	strh	r3, [r2, #12]
 80195da:	e7d6      	b.n	801958a <dns_check_entry+0x8e>
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 80195dc:	4b06      	ldr	r3, [pc, #24]	; (80195f8 <dns_check_entry+0xfc>)
 80195de:	f240 425b 	movw	r2, #1115	; 0x45b
 80195e2:	4909      	ldr	r1, [pc, #36]	; (8019608 <dns_check_entry+0x10c>)
 80195e4:	4806      	ldr	r0, [pc, #24]	; (8019600 <dns_check_entry+0x104>)
}
 80195e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 80195ea:	f00b bf03 	b.w	80253f4 <iprintf>
 80195ee:	bf00      	nop
 80195f0:	2001eae8 	.word	0x2001eae8
 80195f4:	2001ef28 	.word	0x2001ef28
 80195f8:	0804320c 	.word	0x0804320c
 80195fc:	08043254 	.word	0x08043254
 8019600:	0802a048 	.word	0x0802a048
 8019604:	2001eae0 	.word	0x2001eae0
 8019608:	08043270 	.word	0x08043270

0801960c <dns_recv>:
/**
 * Receive input function for DNS response packets arriving for the dns UDP pcb.
 */
static void
dns_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 801960c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019610:	4614      	mov	r4, r2
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(port);

  /* is the dns message big enough ? */
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 8019612:	8912      	ldrh	r2, [r2, #8]
{
 8019614:	b08d      	sub	sp, #52	; 0x34
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 8019616:	2a0f      	cmp	r2, #15
 8019618:	d805      	bhi.n	8019626 <dns_recv+0x1a>
    }
  }

ignore_packet:
  /* deallocate memory and return */
  pbuf_free(p);
 801961a:	4620      	mov	r0, r4
 801961c:	f001 fe20 	bl	801b260 <pbuf_free>
  return;
}
 8019620:	b00d      	add	sp, #52	; 0x34
 8019622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (pbuf_copy_partial(p, &hdr, SIZEOF_DNS_HDR, 0) == SIZEOF_DNS_HDR) {
 8019626:	4699      	mov	r9, r3
 8019628:	220c      	movs	r2, #12
 801962a:	2300      	movs	r3, #0
 801962c:	a906      	add	r1, sp, #24
 801962e:	4620      	mov	r0, r4
 8019630:	f001 feba 	bl	801b3a8 <pbuf_copy_partial>
 8019634:	280c      	cmp	r0, #12
 8019636:	4605      	mov	r5, r0
 8019638:	d1ef      	bne.n	801961a <dns_recv+0xe>
    txid = lwip_htons(hdr.id);
 801963a:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 8019930 <dns_recv+0x324>
 801963e:	2600      	movs	r6, #0
 8019640:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 8019644:	f7ff fdd0 	bl	80191e8 <lwip_htons>
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8019648:	4643      	mov	r3, r8
 801964a:	b2f7      	uxtb	r7, r6
      if ((entry->state == DNS_STATE_ASKING) &&
 801964c:	7a9a      	ldrb	r2, [r3, #10]
 801964e:	2a02      	cmp	r2, #2
 8019650:	d008      	beq.n	8019664 <dns_recv+0x58>
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8019652:	3601      	adds	r6, #1
 8019654:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8019658:	2e04      	cmp	r6, #4
 801965a:	d0de      	beq.n	801961a <dns_recv+0xe>
      if ((entry->state == DNS_STATE_ASKING) &&
 801965c:	7a9a      	ldrb	r2, [r3, #10]
 801965e:	b2f7      	uxtb	r7, r6
 8019660:	2a02      	cmp	r2, #2
 8019662:	d1f6      	bne.n	8019652 <dns_recv+0x46>
 8019664:	891a      	ldrh	r2, [r3, #8]
 8019666:	4282      	cmp	r2, r0
 8019668:	d1f3      	bne.n	8019652 <dns_recv+0x46>
        nquestions = lwip_htons(hdr.numquestions);
 801966a:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 801966e:	f7ff fdbb 	bl	80191e8 <lwip_htons>
 8019672:	4682      	mov	sl, r0
        nanswers   = lwip_htons(hdr.numanswers);
 8019674:	f8bd 001e 	ldrh.w	r0, [sp, #30]
 8019678:	f7ff fdb6 	bl	80191e8 <lwip_htons>
        if ((hdr.flags1 & DNS_FLAG1_RESPONSE) == 0) {
 801967c:	f89d 301a 	ldrb.w	r3, [sp, #26]
        nanswers   = lwip_htons(hdr.numanswers);
 8019680:	9000      	str	r0, [sp, #0]
        if (nquestions != 1) {
 8019682:	09db      	lsrs	r3, r3, #7
 8019684:	d0c9      	beq.n	801961a <dns_recv+0xe>
 8019686:	f1ba 0f01 	cmp.w	sl, #1
 801968a:	d1c6      	bne.n	801961a <dns_recv+0xe>
          if (!ip_addr_cmp(addr, &dns_servers[entry->server_idx])) {
 801968c:	eb06 1306 	add.w	r3, r6, r6, lsl #4
 8019690:	49a5      	ldr	r1, [pc, #660]	; (8019928 <dns_recv+0x31c>)
 8019692:	f8d9 2000 	ldr.w	r2, [r9]
 8019696:	eb08 1303 	add.w	r3, r8, r3, lsl #4
 801969a:	7adb      	ldrb	r3, [r3, #11]
 801969c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80196a0:	429a      	cmp	r2, r3
 80196a2:	d1ba      	bne.n	801961a <dns_recv+0xe>
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 80196a4:	f44f 7388 	mov.w	r3, #272	; 0x110
    if ((n < 0) || (response_offset == 0xFFFF)) {
 80196a8:	f64f 7bff 	movw	fp, #65535	; 0xffff
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 80196ac:	f8df 9284 	ldr.w	r9, [pc, #644]	; 8019934 <dns_recv+0x328>
 80196b0:	fb03 f306 	mul.w	r3, r3, r6
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 80196b4:	f103 0210 	add.w	r2, r3, #16
 80196b8:	9301      	str	r3, [sp, #4]
 80196ba:	4442      	add	r2, r8
 80196bc:	e9cd 7602 	strd	r7, r6, [sp, #8]
 80196c0:	462e      	mov	r6, r5
 80196c2:	4627      	mov	r7, r4
 80196c4:	4615      	mov	r5, r2
    n = pbuf_try_get_at(p, response_offset);
 80196c6:	4631      	mov	r1, r6
 80196c8:	4638      	mov	r0, r7
 80196ca:	f001 ff93 	bl	801b5f4 <pbuf_try_get_at>
    if ((n < 0) || (response_offset == 0xFFFF)) {
 80196ce:	2800      	cmp	r0, #0
 80196d0:	db2d      	blt.n	801972e <dns_recv+0x122>
 80196d2:	455e      	cmp	r6, fp
 80196d4:	d02b      	beq.n	801972e <dns_recv+0x122>
    if ((n & 0xc0) == 0xc0) {
 80196d6:	f000 03c0 	and.w	r3, r0, #192	; 0xc0
    response_offset++;
 80196da:	1c71      	adds	r1, r6, #1
    if ((n & 0xc0) == 0xc0) {
 80196dc:	2bc0      	cmp	r3, #192	; 0xc0
    response_offset++;
 80196de:	b28e      	uxth	r6, r1
    if ((n & 0xc0) == 0xc0) {
 80196e0:	d025      	beq.n	801972e <dns_recv+0x122>
      while (n > 0) {
 80196e2:	b330      	cbz	r0, 8019732 <dns_recv+0x126>
 80196e4:	46aa      	mov	sl, r5
 80196e6:	182c      	adds	r4, r5, r0
 80196e8:	e01b      	b.n	8019722 <dns_recv+0x116>
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 80196ea:	f81a 0b01 	ldrb.w	r0, [sl], #1
        response_offset++;
 80196ee:	b2db      	uxtb	r3, r3
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 80196f0:	f819 2000 	ldrb.w	r2, [r9, r0]
 80196f4:	4601      	mov	r1, r0
        ++query;
 80196f6:	4655      	mov	r5, sl
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 80196f8:	f002 0203 	and.w	r2, r2, #3
 80196fc:	2a01      	cmp	r2, #1
 80196fe:	f819 2003 	ldrb.w	r2, [r9, r3]
 8019702:	f002 0203 	and.w	r2, r2, #3
 8019706:	bf08      	it	eq
 8019708:	f100 0120 	addeq.w	r1, r0, #32
        response_offset++;
 801970c:	1c70      	adds	r0, r6, #1
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 801970e:	2a01      	cmp	r2, #1
 8019710:	bf08      	it	eq
 8019712:	3320      	addeq	r3, #32
        if (response_offset == 0xFFFF) {
 8019714:	455e      	cmp	r6, fp
        response_offset++;
 8019716:	b286      	uxth	r6, r0
        if (response_offset == 0xFFFF) {
 8019718:	d009      	beq.n	801972e <dns_recv+0x122>
 801971a:	4299      	cmp	r1, r3
 801971c:	d107      	bne.n	801972e <dns_recv+0x122>
      while (n > 0) {
 801971e:	4554      	cmp	r4, sl
 8019720:	d007      	beq.n	8019732 <dns_recv+0x126>
        int c = pbuf_try_get_at(p, response_offset);
 8019722:	4631      	mov	r1, r6
 8019724:	4638      	mov	r0, r7
 8019726:	f001 ff65 	bl	801b5f4 <pbuf_try_get_at>
        if (c < 0) {
 801972a:	1e03      	subs	r3, r0, #0
 801972c:	dadd      	bge.n	80196ea <dns_recv+0xde>
 801972e:	463c      	mov	r4, r7
 8019730:	e773      	b.n	801961a <dns_recv+0xe>
    n = pbuf_try_get_at(p, response_offset);
 8019732:	4631      	mov	r1, r6
 8019734:	4638      	mov	r0, r7
 8019736:	f001 ff5d 	bl	801b5f4 <pbuf_try_get_at>
    if (n < 0) {
 801973a:	2800      	cmp	r0, #0
      ++query;
 801973c:	f105 0501 	add.w	r5, r5, #1
    if (n < 0) {
 8019740:	dbf5      	blt.n	801972e <dns_recv+0x122>
  } while (n != 0);
 8019742:	d1c0      	bne.n	80196c6 <dns_recv+0xba>
  if (response_offset == 0xFFFF) {
 8019744:	4635      	mov	r5, r6
 8019746:	f64f 79ff 	movw	r9, #65535	; 0xffff
 801974a:	463c      	mov	r4, r7
 801974c:	9e03      	ldr	r6, [sp, #12]
 801974e:	454d      	cmp	r5, r9
 8019750:	9f02      	ldr	r7, [sp, #8]
 8019752:	f43f af62 	beq.w	801961a <dns_recv+0xe>
  return (u16_t)(response_offset + 1);
 8019756:	f105 0a01 	add.w	sl, r5, #1
 801975a:	fa1f fa8a 	uxth.w	sl, sl
        if (res_idx == 0xFFFF) {
 801975e:	45ca      	cmp	sl, r9
 8019760:	f43f af5b 	beq.w	801961a <dns_recv+0xe>
        if (pbuf_copy_partial(p, &qry, SIZEOF_DNS_QUERY, res_idx) != SIZEOF_DNS_QUERY) {
 8019764:	4653      	mov	r3, sl
 8019766:	2204      	movs	r2, #4
 8019768:	a904      	add	r1, sp, #16
 801976a:	4620      	mov	r0, r4
 801976c:	f001 fe1c 	bl	801b3a8 <pbuf_copy_partial>
 8019770:	2804      	cmp	r0, #4
 8019772:	f47f af52 	bne.w	801961a <dns_recv+0xe>
        if ((qry.cls != PP_HTONS(DNS_RRCLASS_IN)) ||
 8019776:	f8bd 3012 	ldrh.w	r3, [sp, #18]
 801977a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801977e:	f47f af4c 	bne.w	801961a <dns_recv+0xe>
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
 8019782:	f8bd 3010 	ldrh.w	r3, [sp, #16]
        if (res_idx + SIZEOF_DNS_QUERY > 0xFFFF) {
 8019786:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801978a:	f47f af46 	bne.w	801961a <dns_recv+0xe>
 801978e:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8019792:	459a      	cmp	sl, r3
 8019794:	f63f af41 	bhi.w	801961a <dns_recv+0xe>
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 8019798:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801979c:	071b      	lsls	r3, r3, #28
 801979e:	d017      	beq.n	80197d0 <dns_recv+0x1c4>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 80197a0:	f44f 7388 	mov.w	r3, #272	; 0x110
 80197a4:	fb03 8306 	mla	r3, r3, r6, r8
 80197a8:	7adb      	ldrb	r3, [r3, #11]
 80197aa:	2b00      	cmp	r3, #0
 80197ac:	f040 80ae 	bne.w	801990c <dns_recv+0x300>
 80197b0:	4b5d      	ldr	r3, [pc, #372]	; (8019928 <dns_recv+0x31c>)
 80197b2:	685b      	ldr	r3, [r3, #4]
 80197b4:	2b00      	cmp	r3, #0
 80197b6:	f000 80a9 	beq.w	801990c <dns_recv+0x300>
            entry->tmr     = 1;
 80197ba:	f44f 7388 	mov.w	r3, #272	; 0x110
            dns_check_entry(i);
 80197be:	4638      	mov	r0, r7
            entry->tmr     = 1;
 80197c0:	fb03 8606 	mla	r6, r3, r6, r8
 80197c4:	f240 3301 	movw	r3, #769	; 0x301
 80197c8:	81b3      	strh	r3, [r6, #12]
            dns_check_entry(i);
 80197ca:	f7ff fe97 	bl	80194fc <dns_check_entry>
            goto ignore_packet;
 80197ce:	e724      	b.n	801961a <dns_recv+0xe>
        res_idx = (u16_t)(res_idx + SIZEOF_DNS_QUERY);
 80197d0:	3505      	adds	r5, #5
 80197d2:	f8dd a000 	ldr.w	sl, [sp]
 80197d6:	b2ad      	uxth	r5, r5
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
 80197d8:	f1ba 0f00 	cmp.w	sl, #0
 80197dc:	f000 8096 	beq.w	801990c <dns_recv+0x300>
 80197e0:	8923      	ldrh	r3, [r4, #8]
 80197e2:	42ab      	cmp	r3, r5
 80197e4:	d80b      	bhi.n	80197fe <dns_recv+0x1f2>
 80197e6:	e091      	b.n	801990c <dns_recv+0x300>
      if (offset + n >= p->tot_len) {
 80197e8:	8922      	ldrh	r2, [r4, #8]
 80197ea:	4293      	cmp	r3, r2
 80197ec:	f6bf af15 	bge.w	801961a <dns_recv+0xe>
    n = pbuf_try_get_at(p, offset);
 80197f0:	4629      	mov	r1, r5
 80197f2:	f001 feff 	bl	801b5f4 <pbuf_try_get_at>
    if (n < 0) {
 80197f6:	2800      	cmp	r0, #0
 80197f8:	f6ff af0f 	blt.w	801961a <dns_recv+0xe>
  } while (n != 0);
 80197fc:	d017      	beq.n	801982e <dns_recv+0x222>
    n = pbuf_try_get_at(p, offset++);
 80197fe:	4629      	mov	r1, r5
 8019800:	4620      	mov	r0, r4
 8019802:	f001 fef7 	bl	801b5f4 <pbuf_try_get_at>
 8019806:	f105 0b01 	add.w	fp, r5, #1
 801980a:	4603      	mov	r3, r0
    n = pbuf_try_get_at(p, offset);
 801980c:	4620      	mov	r0, r4
    n = pbuf_try_get_at(p, offset++);
 801980e:	fa1f fb8b 	uxth.w	fp, fp
    if ((n < 0) || (offset == 0)) {
 8019812:	2b00      	cmp	r3, #0
    if ((n & 0xc0) == 0xc0) {
 8019814:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
      if (offset + n >= p->tot_len) {
 8019818:	445b      	add	r3, fp
    if ((n < 0) || (offset == 0)) {
 801981a:	f6ff aefe 	blt.w	801961a <dns_recv+0xe>
      offset = (u16_t)(offset + n);
 801981e:	b29d      	uxth	r5, r3
    if ((n < 0) || (offset == 0)) {
 8019820:	f1bb 0f00 	cmp.w	fp, #0
 8019824:	f43f aef9 	beq.w	801961a <dns_recv+0xe>
    if ((n & 0xc0) == 0xc0) {
 8019828:	2ac0      	cmp	r2, #192	; 0xc0
 801982a:	d1dd      	bne.n	80197e8 <dns_recv+0x1dc>
 801982c:	465d      	mov	r5, fp
  if (offset == 0xFFFF) {
 801982e:	454d      	cmp	r5, r9
 8019830:	f43f aef3 	beq.w	801961a <dns_recv+0xe>
  return (u16_t)(offset + 1);
 8019834:	f105 0b01 	add.w	fp, r5, #1
 8019838:	fa1f fb8b 	uxth.w	fp, fp
            if (res_idx == 0xFFFF) {
 801983c:	45cb      	cmp	fp, r9
 801983e:	f43f aeec 	beq.w	801961a <dns_recv+0xe>
            if (pbuf_copy_partial(p, &ans, SIZEOF_DNS_ANSWER, res_idx) != SIZEOF_DNS_ANSWER) {
 8019842:	465b      	mov	r3, fp
 8019844:	220a      	movs	r2, #10
 8019846:	a909      	add	r1, sp, #36	; 0x24
 8019848:	4620      	mov	r0, r4
 801984a:	f001 fdad 	bl	801b3a8 <pbuf_copy_partial>
            if (res_idx + SIZEOF_DNS_ANSWER > 0xFFFF) {
 801984e:	280a      	cmp	r0, #10
 8019850:	f47f aee3 	bne.w	801961a <dns_recv+0xe>
 8019854:	f64f 73f5 	movw	r3, #65525	; 0xfff5
 8019858:	459b      	cmp	fp, r3
 801985a:	f63f aede 	bhi.w	801961a <dns_recv+0xe>
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 801985e:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 8019862:	350b      	adds	r5, #11
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 8019864:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 8019868:	b2ad      	uxth	r5, r5
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 801986a:	d013      	beq.n	8019894 <dns_recv+0x288>
 801986c:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
            if ((int)(res_idx + lwip_htons(ans.len)) > 0xFFFF) {
 8019870:	f7ff fcba 	bl	80191e8 <lwip_htons>
 8019874:	4428      	add	r0, r5
 8019876:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 801987a:	f6bf aece 	bge.w	801961a <dns_recv+0xe>
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 801987e:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
            --nanswers;
 8019882:	f10a 3aff 	add.w	sl, sl, #4294967295
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 8019886:	f7ff fcaf 	bl	80191e8 <lwip_htons>
 801988a:	4405      	add	r5, r0
            --nanswers;
 801988c:	fa1f fa8a 	uxth.w	sl, sl
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 8019890:	b2ad      	uxth	r5, r5
            --nanswers;
 8019892:	e7a1      	b.n	80197d8 <dns_recv+0x1cc>
              if ((ans.type == PP_HTONS(DNS_RRTYPE_A)) && (ans.len == PP_HTONS(sizeof(ip4_addr_t)))) {
 8019894:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 8019898:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
 801989c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80198a0:	d1e6      	bne.n	8019870 <dns_recv+0x264>
 80198a2:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80198a6:	d1e3      	bne.n	8019870 <dns_recv+0x264>
                  if (pbuf_copy_partial(p, &ip4addr, sizeof(ip4_addr_t), res_idx) != sizeof(ip4_addr_t)) {
 80198a8:	462b      	mov	r3, r5
 80198aa:	2204      	movs	r2, #4
 80198ac:	a905      	add	r1, sp, #20
 80198ae:	4620      	mov	r0, r4
 80198b0:	f001 fd7a 	bl	801b3a8 <pbuf_copy_partial>
 80198b4:	2804      	cmp	r0, #4
 80198b6:	f47f aeb0 	bne.w	801961a <dns_recv+0xe>
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 80198ba:	f44f 7388 	mov.w	r3, #272	; 0x110
                  pbuf_free(p);
 80198be:	4620      	mov	r0, r4
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 80198c0:	fb03 f606 	mul.w	r6, r3, r6
 80198c4:	9b05      	ldr	r3, [sp, #20]
 80198c6:	eb08 0406 	add.w	r4, r8, r6
 80198ca:	6063      	str	r3, [r4, #4]
                  pbuf_free(p);
 80198cc:	f001 fcc8 	bl	801b260 <pbuf_free>
                  dns_correct_response(i, lwip_ntohl(ans.ttl));
 80198d0:	980a      	ldr	r0, [sp, #40]	; 0x28
 80198d2:	f7ff fc8d 	bl	80191f0 <lwip_htonl>
  if (entry->ttl > DNS_MAX_TTL) {
 80198d6:	4a15      	ldr	r2, [pc, #84]	; (801992c <dns_recv+0x320>)
                  dns_correct_response(i, lwip_ntohl(ans.ttl));
 80198d8:	4603      	mov	r3, r0
  dns_call_found(idx, &entry->ipaddr);
 80198da:	9901      	ldr	r1, [sp, #4]
 80198dc:	4638      	mov	r0, r7
  entry->ttl = ttl;
 80198de:	4293      	cmp	r3, r2
  dns_call_found(idx, &entry->ipaddr);
 80198e0:	f101 0104 	add.w	r1, r1, #4
  entry->ttl = ttl;
 80198e4:	bf28      	it	cs
 80198e6:	4613      	movcs	r3, r2
  dns_call_found(idx, &entry->ipaddr);
 80198e8:	4441      	add	r1, r8
  entry->ttl = ttl;
 80198ea:	f848 3006 	str.w	r3, [r8, r6]
  entry->state = DNS_STATE_DONE;
 80198ee:	2303      	movs	r3, #3
 80198f0:	72a3      	strb	r3, [r4, #10]
  dns_call_found(idx, &entry->ipaddr);
 80198f2:	f7ff fcef 	bl	80192d4 <dns_call_found>
  if (entry->ttl == 0) {
 80198f6:	f858 3006 	ldr.w	r3, [r8, r6]
 80198fa:	2b00      	cmp	r3, #0
 80198fc:	f47f ae90 	bne.w	8019620 <dns_recv+0x14>
    if (entry->state == DNS_STATE_DONE) {
 8019900:	7aa2      	ldrb	r2, [r4, #10]
 8019902:	2a03      	cmp	r2, #3
 8019904:	f47f ae8c 	bne.w	8019620 <dns_recv+0x14>
      entry->state = DNS_STATE_UNUSED;
 8019908:	72a3      	strb	r3, [r4, #10]
                  return;
 801990a:	e689      	b.n	8019620 <dns_recv+0x14>
        pbuf_free(p);
 801990c:	4620      	mov	r0, r4
 801990e:	f001 fca7 	bl	801b260 <pbuf_free>
        dns_call_found(i, NULL);
 8019912:	2100      	movs	r1, #0
 8019914:	4638      	mov	r0, r7
 8019916:	f7ff fcdd 	bl	80192d4 <dns_call_found>
        dns_table[i].state = DNS_STATE_UNUSED;
 801991a:	f44f 7388 	mov.w	r3, #272	; 0x110
 801991e:	2200      	movs	r2, #0
 8019920:	fb03 8606 	mla	r6, r3, r6, r8
 8019924:	72b2      	strb	r2, [r6, #10]
        return;
 8019926:	e67b      	b.n	8019620 <dns_recv+0x14>
 8019928:	2001eae0 	.word	0x2001eae0
 801992c:	00093a80 	.word	0x00093a80
 8019930:	2001eae8 	.word	0x2001eae8
 8019934:	08045c41 	.word	0x08045c41

08019938 <dns_init>:
}
 8019938:	4770      	bx	lr
 801993a:	bf00      	nop

0801993c <dns_setserver>:
  if (numdns < DNS_MAX_SERVERS) {
 801993c:	2801      	cmp	r0, #1
 801993e:	d900      	bls.n	8019942 <dns_setserver+0x6>
}
 8019940:	4770      	bx	lr
    if (dnsserver != NULL) {
 8019942:	b121      	cbz	r1, 801994e <dns_setserver+0x12>
      dns_servers[numdns] = (*dnsserver);
 8019944:	4b05      	ldr	r3, [pc, #20]	; (801995c <dns_setserver+0x20>)
 8019946:	680a      	ldr	r2, [r1, #0]
 8019948:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 801994c:	4770      	bx	lr
      dns_servers[numdns] = *IP_ADDR_ANY;
 801994e:	4a04      	ldr	r2, [pc, #16]	; (8019960 <dns_setserver+0x24>)
 8019950:	4b02      	ldr	r3, [pc, #8]	; (801995c <dns_setserver+0x20>)
 8019952:	6812      	ldr	r2, [r2, #0]
 8019954:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
 8019958:	4770      	bx	lr
 801995a:	bf00      	nop
 801995c:	2001eae0 	.word	0x2001eae0
 8019960:	080459e4 	.word	0x080459e4

08019964 <dns_tmr>:
{
 8019964:	b508      	push	{r3, lr}
    dns_check_entry(i);
 8019966:	2000      	movs	r0, #0
 8019968:	f7ff fdc8 	bl	80194fc <dns_check_entry>
 801996c:	2001      	movs	r0, #1
 801996e:	f7ff fdc5 	bl	80194fc <dns_check_entry>
 8019972:	2002      	movs	r0, #2
 8019974:	f7ff fdc2 	bl	80194fc <dns_check_entry>
 8019978:	2003      	movs	r0, #3
}
 801997a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    dns_check_entry(i);
 801997e:	f7ff bdbd 	b.w	80194fc <dns_check_entry>
 8019982:	bf00      	nop

08019984 <dns_gethostbyname_addrtype>:
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  u8_t is_mdns;
#endif
  /* not initialized or no valid server yet, or invalid addr pointer
   * or invalid hostname or invalid hostname length */
  if ((addr == NULL) ||
 8019984:	2900      	cmp	r1, #0
 8019986:	f000 812e 	beq.w	8019be6 <dns_gethostbyname_addrtype+0x262>
{
 801998a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if ((addr == NULL) ||
 801998e:	fab0 f780 	clz	r7, r0
{
 8019992:	b083      	sub	sp, #12
 8019994:	4606      	mov	r6, r0
  if ((addr == NULL) ||
 8019996:	097f      	lsrs	r7, r7, #5
 8019998:	2800      	cmp	r0, #0
 801999a:	f000 8103 	beq.w	8019ba4 <dns_gethostbyname_addrtype+0x220>
 801999e:	469b      	mov	fp, r3
      (!hostname) || (!hostname[0])) {
 80199a0:	7803      	ldrb	r3, [r0, #0]
 80199a2:	2b00      	cmp	r3, #0
 80199a4:	f000 80fe 	beq.w	8019ba4 <dns_gethostbyname_addrtype+0x220>
 80199a8:	4615      	mov	r5, r2
 80199aa:	4688      	mov	r8, r1
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) == 0)
  if (dns_pcbs[0] == NULL) {
    return ERR_ARG;
  }
#endif
  hostnamelen = strlen(hostname);
 80199ac:	f7e6 fc52 	bl	8000254 <strlen>
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 80199b0:	28ff      	cmp	r0, #255	; 0xff
  hostnamelen = strlen(hostname);
 80199b2:	4681      	mov	r9, r0
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 80199b4:	f200 80f6 	bhi.w	8019ba4 <dns_gethostbyname_addrtype+0x220>
    return ERR_OK;
  }
#endif /* LWIP_HAVE_LOOPIF */

  /* host name already in octet notation? set ip addr and return ERR_OK */
  if (ipaddr_aton(hostname, addr)) {
 80199b8:	4641      	mov	r1, r8
 80199ba:	4630      	mov	r0, r6
 80199bc:	f009 fa46 	bl	8022e4c <ip4addr_aton>
 80199c0:	b118      	cbz	r0, 80199ca <dns_gethostbyname_addrtype+0x46>
#if LWIP_IPV4 && LWIP_IPV6
    if ((IP_IS_V6(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV4)) ||
        (IP_IS_V4(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV6)))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
    {
      return ERR_OK;
 80199c2:	4638      	mov	r0, r7
  }

  /* queue query with specified callback */
  return dns_enqueue(hostname, hostnamelen, found, callback_arg LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)
                     LWIP_DNS_ISMDNS_ARG(is_mdns));
}
 80199c4:	b003      	add	sp, #12
 80199c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80199ca:	4f88      	ldr	r7, [pc, #544]	; (8019bec <dns_gethostbyname_addrtype+0x268>)
  if (ipaddr_aton(hostname, addr)) {
 80199cc:	4604      	mov	r4, r0
 80199ce:	46ba      	mov	sl, r7
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 80199d0:	f81a 3c06 	ldrb.w	r3, [sl, #-6]
 80199d4:	2b03      	cmp	r3, #3
 80199d6:	d03a      	beq.n	8019a4e <dns_gethostbyname_addrtype+0xca>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 80199d8:	3401      	adds	r4, #1
 80199da:	f50a 7a88 	add.w	sl, sl, #272	; 0x110
 80199de:	2c04      	cmp	r4, #4
 80199e0:	d1f6      	bne.n	80199d0 <dns_gethostbyname_addrtype+0x4c>
    if (ip_addr_isany_val(dns_servers[0])) {
 80199e2:	4b83      	ldr	r3, [pc, #524]	; (8019bf0 <dns_gethostbyname_addrtype+0x26c>)
 80199e4:	681b      	ldr	r3, [r3, #0]
 80199e6:	2b00      	cmp	r3, #0
 80199e8:	f000 80f6 	beq.w	8019bd8 <dns_gethostbyname_addrtype+0x254>
 80199ec:	2400      	movs	r4, #0
 80199ee:	f8df a20c 	ldr.w	sl, [pc, #524]	; 8019bfc <dns_gethostbyname_addrtype+0x278>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 80199f2:	f817 3c06 	ldrb.w	r3, [r7, #-6]
 80199f6:	fa5f f884 	uxtb.w	r8, r4
 80199fa:	2b02      	cmp	r3, #2
 80199fc:	d040      	beq.n	8019a80 <dns_gethostbyname_addrtype+0xfc>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 80199fe:	3401      	adds	r4, #1
 8019a00:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8019a04:	2c04      	cmp	r4, #4
 8019a06:	d1f4      	bne.n	80199f2 <dns_gethostbyname_addrtype+0x6e>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 8019a08:	4a7a      	ldr	r2, [pc, #488]	; (8019bf4 <dns_gethostbyname_addrtype+0x270>)
  lseqi = DNS_TABLE_SIZE;
 8019a0a:	4623      	mov	r3, r4
 8019a0c:	4f7a      	ldr	r7, [pc, #488]	; (8019bf8 <dns_gethostbyname_addrtype+0x274>)
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 8019a0e:	2400      	movs	r4, #0
 8019a10:	7811      	ldrb	r1, [r2, #0]
  lseq = 0;
 8019a12:	46a4      	mov	ip, r4
 8019a14:	463a      	mov	r2, r7
    if (entry->state == DNS_STATE_UNUSED) {
 8019a16:	7a90      	ldrb	r0, [r2, #10]
 8019a18:	fa5f f884 	uxtb.w	r8, r4
 8019a1c:	2800      	cmp	r0, #0
 8019a1e:	d041      	beq.n	8019aa4 <dns_gethostbyname_addrtype+0x120>
    if (entry->state == DNS_STATE_DONE) {
 8019a20:	2803      	cmp	r0, #3
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8019a22:	f104 0401 	add.w	r4, r4, #1
    if (entry->state == DNS_STATE_DONE) {
 8019a26:	d023      	beq.n	8019a70 <dns_gethostbyname_addrtype+0xec>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8019a28:	2c04      	cmp	r4, #4
 8019a2a:	f502 7288 	add.w	r2, r2, #272	; 0x110
 8019a2e:	d1f2      	bne.n	8019a16 <dns_gethostbyname_addrtype+0x92>
    if ((lseqi >= DNS_TABLE_SIZE) || (dns_table[lseqi].state != DNS_STATE_DONE)) {
 8019a30:	2b04      	cmp	r3, #4
 8019a32:	d007      	beq.n	8019a44 <dns_gethostbyname_addrtype+0xc0>
 8019a34:	eb03 1403 	add.w	r4, r3, r3, lsl #4
 8019a38:	eb07 1404 	add.w	r4, r7, r4, lsl #4
 8019a3c:	7aa2      	ldrb	r2, [r4, #10]
 8019a3e:	2a03      	cmp	r2, #3
 8019a40:	f000 80ae 	beq.w	8019ba0 <dns_gethostbyname_addrtype+0x21c>
      return ERR_MEM;
 8019a44:	f04f 30ff 	mov.w	r0, #4294967295
}
 8019a48:	b003      	add	sp, #12
 8019a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0) &&
 8019a4e:	4651      	mov	r1, sl
 8019a50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8019a54:	4630      	mov	r0, r6
 8019a56:	f7ff fc1f 	bl	8019298 <lwip_strnicmp>
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 8019a5a:	2800      	cmp	r0, #0
 8019a5c:	d1bc      	bne.n	80199d8 <dns_gethostbyname_addrtype+0x54>
        ip_addr_copy(*addr, dns_table[i].ipaddr);
 8019a5e:	4b66      	ldr	r3, [pc, #408]	; (8019bf8 <dns_gethostbyname_addrtype+0x274>)
 8019a60:	eb04 1404 	add.w	r4, r4, r4, lsl #4
 8019a64:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 8019a68:	6863      	ldr	r3, [r4, #4]
 8019a6a:	f8c8 3000 	str.w	r3, [r8]
 8019a6e:	e7a9      	b.n	80199c4 <dns_gethostbyname_addrtype+0x40>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 8019a70:	7b90      	ldrb	r0, [r2, #14]
 8019a72:	1a08      	subs	r0, r1, r0
 8019a74:	b2c0      	uxtb	r0, r0
      if (age > lseq) {
 8019a76:	4560      	cmp	r0, ip
 8019a78:	d9d6      	bls.n	8019a28 <dns_gethostbyname_addrtype+0xa4>
 8019a7a:	4643      	mov	r3, r8
 8019a7c:	4684      	mov	ip, r0
 8019a7e:	e7d3      	b.n	8019a28 <dns_gethostbyname_addrtype+0xa4>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0)) {
 8019a80:	f44f 7280 	mov.w	r2, #256	; 0x100
 8019a84:	4639      	mov	r1, r7
 8019a86:	4630      	mov	r0, r6
 8019a88:	f7ff fc06 	bl	8019298 <lwip_strnicmp>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8019a8c:	2800      	cmp	r0, #0
 8019a8e:	d1b6      	bne.n	80199fe <dns_gethostbyname_addrtype+0x7a>
 8019a90:	4b5a      	ldr	r3, [pc, #360]	; (8019bfc <dns_gethostbyname_addrtype+0x278>)
        if (dns_requests[r].found == 0) {
 8019a92:	681a      	ldr	r2, [r3, #0]
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8019a94:	330c      	adds	r3, #12
        if (dns_requests[r].found == 0) {
 8019a96:	2a00      	cmp	r2, #0
 8019a98:	f000 8091 	beq.w	8019bbe <dns_gethostbyname_addrtype+0x23a>
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8019a9c:	3001      	adds	r0, #1
 8019a9e:	2804      	cmp	r0, #4
 8019aa0:	d1f7      	bne.n	8019a92 <dns_gethostbyname_addrtype+0x10e>
 8019aa2:	e7ac      	b.n	80199fe <dns_gethostbyname_addrtype+0x7a>
    entry = &dns_table[i];
 8019aa4:	eb04 1404 	add.w	r4, r4, r4, lsl #4
 8019aa8:	eb07 1404 	add.w	r4, r7, r4, lsl #4
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8019aac:	f8df a14c 	ldr.w	sl, [pc, #332]	; 8019bfc <dns_gethostbyname_addrtype+0x278>
      entry = &dns_table[i];
 8019ab0:	2700      	movs	r7, #0
 8019ab2:	4652      	mov	r2, sl
    if (dns_requests[r].found == NULL) {
 8019ab4:	6813      	ldr	r3, [r2, #0]
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8019ab6:	320c      	adds	r2, #12
    if (dns_requests[r].found == NULL) {
 8019ab8:	b12b      	cbz	r3, 8019ac6 <dns_gethostbyname_addrtype+0x142>
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8019aba:	3701      	adds	r7, #1
 8019abc:	2f04      	cmp	r7, #4
 8019abe:	d1f9      	bne.n	8019ab4 <dns_gethostbyname_addrtype+0x130>
      return ERR_MEM;
 8019ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8019ac4:	e7c0      	b.n	8019a48 <dns_gethostbyname_addrtype+0xc4>
  req->dns_table_idx = i;
 8019ac6:	eb07 0247 	add.w	r2, r7, r7, lsl #1
  entry->seqno = dns_seqno;
 8019aca:	73a1      	strb	r1, [r4, #14]
  MEMCPY(entry->name, name, namelen);
 8019acc:	f104 0010 	add.w	r0, r4, #16
 8019ad0:	4631      	mov	r1, r6
  req->found = found;
 8019ad2:	f84a 5022 	str.w	r5, [sl, r2, lsl #2]
  req->dns_table_idx = i;
 8019ad6:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
  entry->seqno = dns_seqno;
 8019ada:	9301      	str	r3, [sp, #4]
  req->arg   = callback_arg;
 8019adc:	f8c2 b004 	str.w	fp, [r2, #4]
  req->dns_table_idx = i;
 8019ae0:	f882 8008 	strb.w	r8, [r2, #8]
  entry->state = DNS_STATE_NEW;
 8019ae4:	2201      	movs	r2, #1
 8019ae6:	72a2      	strb	r2, [r4, #10]
  MEMCPY(entry->name, name, namelen);
 8019ae8:	464a      	mov	r2, r9
 8019aea:	f00a fcbd 	bl	8024468 <memcpy>
  entry->name[namelen] = 0;
 8019aee:	44a1      	add	r9, r4
 8019af0:	9b01      	ldr	r3, [sp, #4]
 8019af2:	461d      	mov	r5, r3
 8019af4:	f889 3010 	strb.w	r3, [r9, #16]
  req->dns_table_idx = i;
 8019af8:	007b      	lsls	r3, r7, #1
 8019afa:	9301      	str	r3, [sp, #4]
 8019afc:	4b40      	ldr	r3, [pc, #256]	; (8019c00 <dns_gethostbyname_addrtype+0x27c>)
    if (dns_pcbs[i] == NULL) {
 8019afe:	f853 2b04 	ldr.w	r2, [r3], #4
 8019b02:	b2ee      	uxtb	r6, r5
 8019b04:	b30a      	cbz	r2, 8019b4a <dns_gethostbyname_addrtype+0x1c6>
  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 8019b06:	3501      	adds	r5, #1
 8019b08:	2d04      	cmp	r5, #4
 8019b0a:	d1f8      	bne.n	8019afe <dns_gethostbyname_addrtype+0x17a>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 8019b0c:	483d      	ldr	r0, [pc, #244]	; (8019c04 <dns_gethostbyname_addrtype+0x280>)
 8019b0e:	2304      	movs	r3, #4
 8019b10:	7806      	ldrb	r6, [r0, #0]
 8019b12:	3601      	adds	r6, #1
 8019b14:	b2f6      	uxtb	r6, r6
    if (idx >= DNS_MAX_SOURCE_PORTS) {
 8019b16:	2e03      	cmp	r6, #3
    if (dns_pcbs[idx] != NULL) {
 8019b18:	4632      	mov	r2, r6
    if (idx >= DNS_MAX_SOURCE_PORTS) {
 8019b1a:	d901      	bls.n	8019b20 <dns_gethostbyname_addrtype+0x19c>
 8019b1c:	2600      	movs	r6, #0
      idx = 0;
 8019b1e:	4632      	mov	r2, r6
    if (dns_pcbs[idx] != NULL) {
 8019b20:	4d37      	ldr	r5, [pc, #220]	; (8019c00 <dns_gethostbyname_addrtype+0x27c>)
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 8019b22:	1c71      	adds	r1, r6, #1
 8019b24:	3b01      	subs	r3, #1
    if (dns_pcbs[idx] != NULL) {
 8019b26:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8019b2a:	2a00      	cmp	r2, #0
 8019b2c:	d13d      	bne.n	8019baa <dns_gethostbyname_addrtype+0x226>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 8019b2e:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8019b32:	b2ce      	uxtb	r6, r1
 8019b34:	d1ef      	bne.n	8019b16 <dns_gethostbyname_addrtype+0x192>
    req->found = NULL;
 8019b36:	9a01      	ldr	r2, [sp, #4]
    return ERR_MEM;
 8019b38:	f04f 30ff 	mov.w	r0, #4294967295
    entry->state = DNS_STATE_UNUSED;
 8019b3c:	72a3      	strb	r3, [r4, #10]
    req->found = NULL;
 8019b3e:	443a      	add	r2, r7
 8019b40:	f84a 3022 	str.w	r3, [sl, r2, lsl #2]
  entry->pcb_idx = dns_alloc_pcb();
 8019b44:	2304      	movs	r3, #4
 8019b46:	73e3      	strb	r3, [r4, #15]
    return ERR_MEM;
 8019b48:	e73c      	b.n	80199c4 <dns_gethostbyname_addrtype+0x40>
  pcb = udp_new_ip_type(IPADDR_TYPE_ANY);
 8019b4a:	202e      	movs	r0, #46	; 0x2e
 8019b4c:	f006 fc9c 	bl	8020488 <udp_new_ip_type>
  if (pcb == NULL) {
 8019b50:	4681      	mov	r9, r0
 8019b52:	2800      	cmp	r0, #0
 8019b54:	d043      	beq.n	8019bde <dns_gethostbyname_addrtype+0x25a>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 8019b56:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 8019c0c <dns_gethostbyname_addrtype+0x288>
    u16_t port = (u16_t)DNS_RAND_TXID();
 8019b5a:	f00b fcef 	bl	802553c <rand>
 8019b5e:	b282      	uxth	r2, r0
    if (DNS_PORT_ALLOWED(port)) {
 8019b60:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8019b64:	d3f9      	bcc.n	8019b5a <dns_gethostbyname_addrtype+0x1d6>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 8019b66:	4659      	mov	r1, fp
 8019b68:	4648      	mov	r0, r9
 8019b6a:	f006 fa29 	bl	801ffc0 <udp_bind>
  } while (err == ERR_USE);
 8019b6e:	f110 0f08 	cmn.w	r0, #8
 8019b72:	d0f2      	beq.n	8019b5a <dns_gethostbyname_addrtype+0x1d6>
  if (err != ERR_OK) {
 8019b74:	b9d8      	cbnz	r0, 8019bae <dns_gethostbyname_addrtype+0x22a>
  udp_recv(pcb, dns_recv, NULL);
 8019b76:	4602      	mov	r2, r0
 8019b78:	4923      	ldr	r1, [pc, #140]	; (8019c08 <dns_gethostbyname_addrtype+0x284>)
 8019b7a:	4648      	mov	r0, r9
 8019b7c:	f006 fc34 	bl	80203e8 <udp_recv>
    dns_pcbs[i] = dns_alloc_random_port();
 8019b80:	4b1f      	ldr	r3, [pc, #124]	; (8019c00 <dns_gethostbyname_addrtype+0x27c>)
 8019b82:	f843 9025 	str.w	r9, [r3, r5, lsl #2]
      dns_last_pcb_idx = i;
 8019b86:	4b1f      	ldr	r3, [pc, #124]	; (8019c04 <dns_gethostbyname_addrtype+0x280>)
 8019b88:	701e      	strb	r6, [r3, #0]
  dns_seqno++;
 8019b8a:	4a1a      	ldr	r2, [pc, #104]	; (8019bf4 <dns_gethostbyname_addrtype+0x270>)
  dns_check_entry(i);
 8019b8c:	4640      	mov	r0, r8
  entry->pcb_idx = dns_alloc_pcb();
 8019b8e:	73e6      	strb	r6, [r4, #15]
  dns_seqno++;
 8019b90:	7813      	ldrb	r3, [r2, #0]
 8019b92:	3301      	adds	r3, #1
 8019b94:	7013      	strb	r3, [r2, #0]
  dns_check_entry(i);
 8019b96:	f7ff fcb1 	bl	80194fc <dns_check_entry>
  return ERR_INPROGRESS;
 8019b9a:	f06f 0004 	mvn.w	r0, #4
 8019b9e:	e711      	b.n	80199c4 <dns_gethostbyname_addrtype+0x40>
      entry = &dns_table[i];
 8019ba0:	4698      	mov	r8, r3
 8019ba2:	e783      	b.n	8019aac <dns_gethostbyname_addrtype+0x128>
    return ERR_ARG;
 8019ba4:	f06f 000f 	mvn.w	r0, #15
 8019ba8:	e70c      	b.n	80199c4 <dns_gethostbyname_addrtype+0x40>
      dns_last_pcb_idx = idx;
 8019baa:	7006      	strb	r6, [r0, #0]
      return idx;
 8019bac:	e7ed      	b.n	8019b8a <dns_gethostbyname_addrtype+0x206>
    udp_remove(pcb);
 8019bae:	4648      	mov	r0, r9
 8019bb0:	f006 fc2c 	bl	802040c <udp_remove>
    dns_pcbs[i] = dns_alloc_random_port();
 8019bb4:	2300      	movs	r3, #0
 8019bb6:	4a12      	ldr	r2, [pc, #72]	; (8019c00 <dns_gethostbyname_addrtype+0x27c>)
 8019bb8:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
    if (dns_pcbs[i] != NULL) {
 8019bbc:	e7a6      	b.n	8019b0c <dns_gethostbyname_addrtype+0x188>
          dns_requests[r].found = found;
 8019bbe:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8019bc2:	f84a 5020 	str.w	r5, [sl, r0, lsl #2]
 8019bc6:	eb0a 0a80 	add.w	sl, sl, r0, lsl #2
          return ERR_INPROGRESS;
 8019bca:	f06f 0004 	mvn.w	r0, #4
          dns_requests[r].arg = callback_arg;
 8019bce:	f8ca b004 	str.w	fp, [sl, #4]
          dns_requests[r].dns_table_idx = i;
 8019bd2:	f88a 8008 	strb.w	r8, [sl, #8]
          return ERR_INPROGRESS;
 8019bd6:	e6f5      	b.n	80199c4 <dns_gethostbyname_addrtype+0x40>
      return ERR_VAL;
 8019bd8:	f06f 0005 	mvn.w	r0, #5
 8019bdc:	e6f2      	b.n	80199c4 <dns_gethostbyname_addrtype+0x40>
    dns_pcbs[i] = dns_alloc_random_port();
 8019bde:	4b08      	ldr	r3, [pc, #32]	; (8019c00 <dns_gethostbyname_addrtype+0x27c>)
 8019be0:	f843 9025 	str.w	r9, [r3, r5, lsl #2]
    if (dns_pcbs[i] != NULL) {
 8019be4:	e792      	b.n	8019b0c <dns_gethostbyname_addrtype+0x188>
    return ERR_ARG;
 8019be6:	f06f 000f 	mvn.w	r0, #15
}
 8019bea:	4770      	bx	lr
 8019bec:	2001eaf8 	.word	0x2001eaf8
 8019bf0:	2001eae0 	.word	0x2001eae0
 8019bf4:	2001eadc 	.word	0x2001eadc
 8019bf8:	2001eae8 	.word	0x2001eae8
 8019bfc:	2001eaac 	.word	0x2001eaac
 8019c00:	2001ea9c 	.word	0x2001ea9c
 8019c04:	2001ea98 	.word	0x2001ea98
 8019c08:	0801960d 	.word	0x0801960d
 8019c0c:	080459e4 	.word	0x080459e4

08019c10 <dns_gethostbyname>:
{
 8019c10:	b510      	push	{r4, lr}
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 8019c12:	2400      	movs	r4, #0
{
 8019c14:	b082      	sub	sp, #8
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 8019c16:	9400      	str	r4, [sp, #0]
 8019c18:	f7ff feb4 	bl	8019984 <dns_gethostbyname_addrtype>
}
 8019c1c:	b002      	add	sp, #8
 8019c1e:	bd10      	pop	{r4, pc}

08019c20 <lwip_standard_chksum>:
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
  const u8_t *pb = (const u8_t *)dataptr;
  const u16_t *ps;
  u16_t t = 0;
 8019c20:	2300      	movs	r3, #0
{
 8019c22:	b510      	push	{r4, lr}
  u32_t sum = 0;
  int odd = ((mem_ptr_t)pb & 1);

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 8019c24:	4299      	cmp	r1, r3
{
 8019c26:	b082      	sub	sp, #8
  int odd = ((mem_ptr_t)pb & 1);
 8019c28:	f000 0401 	and.w	r4, r0, #1
  u16_t t = 0;
 8019c2c:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (odd && len > 0) {
 8019c30:	dd05      	ble.n	8019c3e <lwip_standard_chksum+0x1e>
 8019c32:	b124      	cbz	r4, 8019c3e <lwip_standard_chksum+0x1e>
    ((u8_t *)&t)[1] = *pb++;
 8019c34:	f810 3b01 	ldrb.w	r3, [r0], #1
    len--;
 8019c38:	3901      	subs	r1, #1
    ((u8_t *)&t)[1] = *pb++;
 8019c3a:	f88d 3007 	strb.w	r3, [sp, #7]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
  while (len > 1) {
 8019c3e:	2901      	cmp	r1, #1
 8019c40:	dd28      	ble.n	8019c94 <lwip_standard_chksum+0x74>
 8019c42:	3902      	subs	r1, #2
  u32_t sum = 0;
 8019c44:	2300      	movs	r3, #0
 8019c46:	ea4f 0e51 	mov.w	lr, r1, lsr #1
 8019c4a:	f10e 0c01 	add.w	ip, lr, #1
 8019c4e:	eb00 0c4c 	add.w	ip, r0, ip, lsl #1
    sum += *ps++;
 8019c52:	f830 2b02 	ldrh.w	r2, [r0], #2
  while (len > 1) {
 8019c56:	4584      	cmp	ip, r0
    sum += *ps++;
 8019c58:	4413      	add	r3, r2
  while (len > 1) {
 8019c5a:	d1fa      	bne.n	8019c52 <lwip_standard_chksum+0x32>
    len -= 2;
 8019c5c:	ebce 7ece 	rsb	lr, lr, lr, lsl #31
 8019c60:	eb01 014e 	add.w	r1, r1, lr, lsl #1
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 8019c64:	2901      	cmp	r1, #1
 8019c66:	d103      	bne.n	8019c70 <lwip_standard_chksum+0x50>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 8019c68:	f89c 2000 	ldrb.w	r2, [ip]
 8019c6c:	f88d 2006 	strb.w	r2, [sp, #6]
  }

  /* Add end bytes */
  sum += t;
 8019c70:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 8019c74:	4403      	add	r3, r0

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 8019c76:	b298      	uxth	r0, r3
 8019c78:	eb00 4313 	add.w	r3, r0, r3, lsr #16
  sum = FOLD_U32T(sum);
 8019c7c:	b298      	uxth	r0, r3
 8019c7e:	eb00 4013 	add.w	r0, r0, r3, lsr #16

  /* Swap if alignment was odd */
  if (odd) {
 8019c82:	b124      	cbz	r4, 8019c8e <lwip_standard_chksum+0x6e>
    sum = SWAP_BYTES_IN_WORD(sum);
 8019c84:	0203      	lsls	r3, r0, #8
 8019c86:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8019c8a:	b29b      	uxth	r3, r3
 8019c8c:	4318      	orrs	r0, r3
  }

  return (u16_t)sum;
}
 8019c8e:	b280      	uxth	r0, r0
 8019c90:	b002      	add	sp, #8
 8019c92:	bd10      	pop	{r4, pc}
  ps = (const u16_t *)(const void *)pb;
 8019c94:	4684      	mov	ip, r0
  u32_t sum = 0;
 8019c96:	2300      	movs	r3, #0
 8019c98:	e7e4      	b.n	8019c64 <lwip_standard_chksum+0x44>
 8019c9a:	bf00      	nop

08019c9c <inet_cksum_pseudo_base>:
#endif

/** Parts of the pseudo checksum which are common to IPv4 and IPv6 */
static u16_t
inet_cksum_pseudo_base(struct pbuf *p, u8_t proto, u16_t proto_len, u32_t acc)
{
 8019c9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019ca0:	4688      	mov	r8, r1
 8019ca2:	4617      	mov	r7, r2
 8019ca4:	461c      	mov	r4, r3
  struct pbuf *q;
  int swapped = 0;

  /* iterate through all pbuf in chain */
  for (q = p; q != NULL; q = q->next) {
 8019ca6:	b1f8      	cbz	r0, 8019ce8 <inet_cksum_pseudo_base+0x4c>
 8019ca8:	4605      	mov	r5, r0
  int swapped = 0;
 8019caa:	2600      	movs	r6, #0
    LWIP_DEBUGF(INET_DEBUG, ("inet_chksum_pseudo(): checksumming pbuf %p (has next %p) \n",
                             (void *)q, (void *)q->next));
    acc += LWIP_CHKSUM(q->payload, q->len);
 8019cac:	8969      	ldrh	r1, [r5, #10]
 8019cae:	6868      	ldr	r0, [r5, #4]
 8019cb0:	f7ff ffb6 	bl	8019c20 <lwip_standard_chksum>
 8019cb4:	4420      	add	r0, r4
    /*LWIP_DEBUGF(INET_DEBUG, ("inet_chksum_pseudo(): unwrapped lwip_chksum()=%"X32_F" \n", acc));*/
    /* just executing this next line is probably faster that the if statement needed
       to check whether we really need to execute it, and does no harm */
    acc = FOLD_U32T(acc);
    if (q->len % 2 != 0) {
 8019cb6:	896a      	ldrh	r2, [r5, #10]
    acc = FOLD_U32T(acc);
 8019cb8:	b284      	uxth	r4, r0
    if (q->len % 2 != 0) {
 8019cba:	f012 0f01 	tst.w	r2, #1
    acc = FOLD_U32T(acc);
 8019cbe:	eb04 4410 	add.w	r4, r4, r0, lsr #16
      swapped = !swapped;
      acc = SWAP_BYTES_IN_WORD(acc);
 8019cc2:	ea4f 2304 	mov.w	r3, r4, lsl #8
 8019cc6:	f3c4 2207 	ubfx	r2, r4, #8, #8
    if (q->len % 2 != 0) {
 8019cca:	d004      	beq.n	8019cd6 <inet_cksum_pseudo_base+0x3a>
      acc = SWAP_BYTES_IN_WORD(acc);
 8019ccc:	b29b      	uxth	r3, r3
 8019cce:	f086 0601 	eor.w	r6, r6, #1
 8019cd2:	ea43 0402 	orr.w	r4, r3, r2
  for (q = p; q != NULL; q = q->next) {
 8019cd6:	682d      	ldr	r5, [r5, #0]
 8019cd8:	2d00      	cmp	r5, #0
 8019cda:	d1e7      	bne.n	8019cac <inet_cksum_pseudo_base+0x10>
    }
    /*LWIP_DEBUGF(INET_DEBUG, ("inet_chksum_pseudo(): wrapped lwip_chksum()=%"X32_F" \n", acc));*/
  }

  if (swapped) {
 8019cdc:	b126      	cbz	r6, 8019ce8 <inet_cksum_pseudo_base+0x4c>
    acc = SWAP_BYTES_IN_WORD(acc);
 8019cde:	0222      	lsls	r2, r4, #8
 8019ce0:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8019ce4:	b292      	uxth	r2, r2
 8019ce6:	4314      	orrs	r4, r2
  }

  acc += (u32_t)lwip_htons((u16_t)proto);
 8019ce8:	4640      	mov	r0, r8
 8019cea:	f7ff fa7d 	bl	80191e8 <lwip_htons>
 8019cee:	4605      	mov	r5, r0
  acc += (u32_t)lwip_htons(proto_len);
 8019cf0:	4638      	mov	r0, r7
 8019cf2:	f7ff fa79 	bl	80191e8 <lwip_htons>
 8019cf6:	4428      	add	r0, r5
 8019cf8:	4404      	add	r4, r0

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  acc = FOLD_U32T(acc);
 8019cfa:	b2a0      	uxth	r0, r4
 8019cfc:	eb00 4414 	add.w	r4, r0, r4, lsr #16
  acc = FOLD_U32T(acc);
 8019d00:	b2a0      	uxth	r0, r4
 8019d02:	eb00 4014 	add.w	r0, r0, r4, lsr #16
  LWIP_DEBUGF(INET_DEBUG, ("inet_chksum_pseudo(): pbuf chain lwip_chksum()=%"X32_F"\n", acc));
  return (u16_t)~(acc & 0xffffUL);
 8019d06:	43c0      	mvns	r0, r0
}
 8019d08:	b280      	uxth	r0, r0
 8019d0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019d0e:	bf00      	nop

08019d10 <ip_chksum_pseudo>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
ip_chksum_pseudo(struct pbuf *p, u8_t proto, u16_t proto_len,
                 const ip_addr_t *src, const ip_addr_t *dest)
{
 8019d10:	b430      	push	{r4, r5}
 8019d12:	9c02      	ldr	r4, [sp, #8]
  addr = ip4_addr_get_u32(src);
 8019d14:	681d      	ldr	r5, [r3, #0]
  addr = ip4_addr_get_u32(dest);
 8019d16:	6824      	ldr	r4, [r4, #0]
  acc = (u32_t)(acc + ((addr >> 16) & 0xffffUL));
 8019d18:	0c23      	lsrs	r3, r4, #16
 8019d1a:	fa13 f384 	uxtah	r3, r3, r4
 8019d1e:	fa13 f385 	uxtah	r3, r3, r5
 8019d22:	eb03 4315 	add.w	r3, r3, r5, lsr #16
  acc = FOLD_U32T(acc);
 8019d26:	b29c      	uxth	r4, r3
 8019d28:	eb04 4313 	add.w	r3, r4, r3, lsr #16
  acc = FOLD_U32T(acc);
 8019d2c:	b29c      	uxth	r4, r3
  return inet_cksum_pseudo_base(p, proto, proto_len, acc);
 8019d2e:	eb04 4313 	add.w	r3, r4, r3, lsr #16
#if LWIP_IPV4
  {
    return inet_chksum_pseudo(p, proto, proto_len, ip_2_ip4(src), ip_2_ip4(dest));
  }
#endif /* LWIP_IPV4 */
}
 8019d32:	bc30      	pop	{r4, r5}
  return inet_cksum_pseudo_base(p, proto, proto_len, acc);
 8019d34:	f7ff bfb2 	b.w	8019c9c <inet_cksum_pseudo_base>

08019d38 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 8019d38:	b508      	push	{r3, lr}
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 8019d3a:	f7ff ff71 	bl	8019c20 <lwip_standard_chksum>
 8019d3e:	43c0      	mvns	r0, r0
}
 8019d40:	b280      	uxth	r0, r0
 8019d42:	bd08      	pop	{r3, pc}

08019d44 <inet_chksum_pbuf>:
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;

  acc = 0;
  for (q = p; q != NULL; q = q->next) {
 8019d44:	b338      	cbz	r0, 8019d96 <inet_chksum_pbuf+0x52>
{
 8019d46:	b570      	push	{r4, r5, r6, lr}
  int swapped = 0;
 8019d48:	2600      	movs	r6, #0
 8019d4a:	4605      	mov	r5, r0
  acc = 0;
 8019d4c:	4634      	mov	r4, r6
    acc += LWIP_CHKSUM(q->payload, q->len);
 8019d4e:	8969      	ldrh	r1, [r5, #10]
 8019d50:	6868      	ldr	r0, [r5, #4]
 8019d52:	f7ff ff65 	bl	8019c20 <lwip_standard_chksum>
 8019d56:	4404      	add	r4, r0
    acc = FOLD_U32T(acc);
    if (q->len % 2 != 0) {
 8019d58:	896b      	ldrh	r3, [r5, #10]
    acc = FOLD_U32T(acc);
 8019d5a:	b2a2      	uxth	r2, r4
    if (q->len % 2 != 0) {
 8019d5c:	f013 0f01 	tst.w	r3, #1
    acc = FOLD_U32T(acc);
 8019d60:	eb02 4414 	add.w	r4, r2, r4, lsr #16
      swapped = !swapped;
      acc = SWAP_BYTES_IN_WORD(acc);
 8019d64:	ea4f 2304 	mov.w	r3, r4, lsl #8
 8019d68:	f3c4 2207 	ubfx	r2, r4, #8, #8
    if (q->len % 2 != 0) {
 8019d6c:	d004      	beq.n	8019d78 <inet_chksum_pbuf+0x34>
      acc = SWAP_BYTES_IN_WORD(acc);
 8019d6e:	b29b      	uxth	r3, r3
 8019d70:	f086 0601 	eor.w	r6, r6, #1
 8019d74:	ea43 0402 	orr.w	r4, r3, r2
  for (q = p; q != NULL; q = q->next) {
 8019d78:	682d      	ldr	r5, [r5, #0]
 8019d7a:	2d00      	cmp	r5, #0
 8019d7c:	d1e7      	bne.n	8019d4e <inet_chksum_pbuf+0xa>
    }
  }

  if (swapped) {
 8019d7e:	b13e      	cbz	r6, 8019d90 <inet_chksum_pbuf+0x4c>
    acc = SWAP_BYTES_IN_WORD(acc);
 8019d80:	0220      	lsls	r0, r4, #8
 8019d82:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8019d86:	b280      	uxth	r0, r0
 8019d88:	4320      	orrs	r0, r4
  }
  return (u16_t)~(acc & 0xffffUL);
 8019d8a:	43c0      	mvns	r0, r0
 8019d8c:	b280      	uxth	r0, r0
}
 8019d8e:	bd70      	pop	{r4, r5, r6, pc}
  return (u16_t)~(acc & 0xffffUL);
 8019d90:	43e0      	mvns	r0, r4
 8019d92:	b280      	uxth	r0, r0
}
 8019d94:	bd70      	pop	{r4, r5, r6, pc}
  for (q = p; q != NULL; q = q->next) {
 8019d96:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 8019d9a:	4770      	bx	lr

08019d9c <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8019d9c:	b508      	push	{r3, lr}
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8019d9e:	f009 fe37 	bl	8023a10 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8019da2:	f000 f975 	bl	801a090 <mem_init>
  memp_init();
 8019da6:	f000 fcf9 	bl	801a79c <memp_init>
  pbuf_init();
  netif_init();
 8019daa:	f000 fdbd 	bl	801a928 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8019dae:	f005 fffd 	bl	801fdac <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8019db2:	f001 fd89 	bl	801b8c8 <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 8019db6:	f7ff fdbf 	bl	8019938 <dns_init>
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
#endif /* LWIP_TIMERS */
}
 8019dba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeouts_init();
 8019dbe:	f005 bf4d 	b.w	801fc5c <sys_timeouts_init>
 8019dc2:	bf00      	nop

08019dc4 <mem_link_valid>:
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
  nmem = ptr_to_mem(mem->next);
  pmem = ptr_to_mem(mem->prev);
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8019dc4:	f242 7310 	movw	r3, #10000	; 0x2710
  pmem = ptr_to_mem(mem->prev);
 8019dc8:	8841      	ldrh	r1, [r0, #2]
  nmem = ptr_to_mem(mem->next);
 8019dca:	f8b0 c000 	ldrh.w	ip, [r0]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8019dce:	4299      	cmp	r1, r3
 8019dd0:	d81b      	bhi.n	8019e0a <mem_link_valid+0x46>
 8019dd2:	459c      	cmp	ip, r3
 8019dd4:	bf94      	ite	ls
 8019dd6:	2200      	movls	r2, #0
 8019dd8:	2201      	movhi	r2, #1
 8019dda:	b9b2      	cbnz	r2, 8019e0a <mem_link_valid+0x46>
  return (mem_size_t)((u8_t *)mem - ram);
 8019ddc:	4b0f      	ldr	r3, [pc, #60]	; (8019e1c <mem_link_valid+0x58>)
{
 8019dde:	b410      	push	{r4}
  return (mem_size_t)((u8_t *)mem - ram);
 8019de0:	681c      	ldr	r4, [r3, #0]
 8019de2:	1b03      	subs	r3, r0, r4
 8019de4:	b29b      	uxth	r3, r3
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8019de6:	4299      	cmp	r1, r3
 8019de8:	d002      	beq.n	8019df0 <mem_link_valid+0x2c>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8019dea:	5a61      	ldrh	r1, [r4, r1]
 8019dec:	4299      	cmp	r1, r3
 8019dee:	d10e      	bne.n	8019e0e <mem_link_valid+0x4a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8019df0:	4a0b      	ldr	r2, [pc, #44]	; (8019e20 <mem_link_valid+0x5c>)
  return (struct mem *)(void *)&ram[ptr];
 8019df2:	4464      	add	r4, ip
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8019df4:	6812      	ldr	r2, [r2, #0]
 8019df6:	42a2      	cmp	r2, r4
 8019df8:	d00d      	beq.n	8019e16 <mem_link_valid+0x52>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8019dfa:	8860      	ldrh	r0, [r4, #2]
 8019dfc:	1ac0      	subs	r0, r0, r3
 8019dfe:	fab0 f080 	clz	r0, r0
 8019e02:	0940      	lsrs	r0, r0, #5
    return 0;
  }
  return 1;
}
 8019e04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019e08:	4770      	bx	lr
    return 0;
 8019e0a:	2000      	movs	r0, #0
}
 8019e0c:	4770      	bx	lr
    return 0;
 8019e0e:	4610      	mov	r0, r2
}
 8019e10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019e14:	4770      	bx	lr
  return 1;
 8019e16:	2001      	movs	r0, #1
 8019e18:	e7f4      	b.n	8019e04 <mem_link_valid+0x40>
 8019e1a:	bf00      	nop
 8019e1c:	2001ef4c 	.word	0x2001ef4c
 8019e20:	2001ef50 	.word	0x2001ef50

08019e24 <mem_sanity>:

#if MEM_SANITY_CHECK
static void
mem_sanity(void)
{
 8019e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  struct mem *mem;
  u8_t last_used;

  /* begin with first element here */
  mem = (struct mem *)ram;
 8019e28:	4f5f      	ldr	r7, [pc, #380]	; (8019fa8 <mem_sanity+0x184>)
 8019e2a:	683e      	ldr	r6, [r7, #0]
  LWIP_ASSERT("heap element used valid", (mem->used == 0) || (mem->used == 1));
 8019e2c:	7935      	ldrb	r5, [r6, #4]
 8019e2e:	2d01      	cmp	r5, #1
 8019e30:	d907      	bls.n	8019e42 <mem_sanity+0x1e>
 8019e32:	4b5e      	ldr	r3, [pc, #376]	; (8019fac <mem_sanity+0x188>)
 8019e34:	f240 223f 	movw	r2, #575	; 0x23f
 8019e38:	495d      	ldr	r1, [pc, #372]	; (8019fb0 <mem_sanity+0x18c>)
 8019e3a:	485e      	ldr	r0, [pc, #376]	; (8019fb4 <mem_sanity+0x190>)
 8019e3c:	f00b fada 	bl	80253f4 <iprintf>
  last_used = mem->used;
 8019e40:	7935      	ldrb	r5, [r6, #4]
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 8019e42:	8873      	ldrh	r3, [r6, #2]
 8019e44:	2b00      	cmp	r3, #0
 8019e46:	f040 80a7 	bne.w	8019f98 <mem_sanity+0x174>
  LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 8019e4a:	8834      	ldrh	r4, [r6, #0]
 8019e4c:	f242 7310 	movw	r3, #10000	; 0x2710
 8019e50:	429c      	cmp	r4, r3
 8019e52:	f200 8098 	bhi.w	8019f86 <mem_sanity+0x162>
  return (struct mem *)(void *)&ram[ptr];
 8019e56:	683b      	ldr	r3, [r7, #0]
 8019e58:	441c      	add	r4, r3
  LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));

  /* check all elements before the end of the heap */
  for (mem = ptr_to_mem(mem->next);
 8019e5a:	429c      	cmp	r4, r3
 8019e5c:	d961      	bls.n	8019f22 <mem_sanity+0xfe>
 8019e5e:	f8df 8170 	ldr.w	r8, [pc, #368]	; 8019fd0 <mem_sanity+0x1ac>
       ((u8_t *)mem > ram) && (mem < ram_end);
       mem = ptr_to_mem(mem->next)) {
    LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 8019e62:	f8df a148 	ldr.w	sl, [pc, #328]	; 8019fac <mem_sanity+0x188>
 8019e66:	f8df 916c 	ldr.w	r9, [pc, #364]	; 8019fd4 <mem_sanity+0x1b0>
 8019e6a:	4e52      	ldr	r6, [pc, #328]	; (8019fb4 <mem_sanity+0x190>)
 8019e6c:	e012      	b.n	8019e94 <mem_sanity+0x70>
    LWIP_ASSERT("heap element prev ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->prev) == ptr_to_mem(mem->prev)));
    LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));

    if (last_used == 0) {
      /* 2 unused elements in a row? */
      LWIP_ASSERT("heap element unused?", mem->used == 1);
 8019e6e:	2b01      	cmp	r3, #1
 8019e70:	d006      	beq.n	8019e80 <mem_sanity+0x5c>
 8019e72:	4653      	mov	r3, sl
 8019e74:	f240 2251 	movw	r2, #593	; 0x251
 8019e78:	494f      	ldr	r1, [pc, #316]	; (8019fb8 <mem_sanity+0x194>)
 8019e7a:	4630      	mov	r0, r6
 8019e7c:	f00b faba 	bl	80253f4 <iprintf>
    } else {
      LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
    }

    LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 8019e80:	4620      	mov	r0, r4
 8019e82:	f7ff ff9f 	bl	8019dc4 <mem_link_valid>
 8019e86:	b380      	cbz	r0, 8019eea <mem_sanity+0xc6>
  return (struct mem *)(void *)&ram[ptr];
 8019e88:	683b      	ldr	r3, [r7, #0]
 8019e8a:	8822      	ldrh	r2, [r4, #0]

    /* used/unused altering */
    last_used = mem->used;
 8019e8c:	7925      	ldrb	r5, [r4, #4]
  return (struct mem *)(void *)&ram[ptr];
 8019e8e:	189c      	adds	r4, r3, r2
  for (mem = ptr_to_mem(mem->next);
 8019e90:	42a3      	cmp	r3, r4
 8019e92:	d246      	bcs.n	8019f22 <mem_sanity+0xfe>
       ((u8_t *)mem > ram) && (mem < ram_end);
 8019e94:	f8d8 2000 	ldr.w	r2, [r8]
 8019e98:	42a2      	cmp	r2, r4
 8019e9a:	d942      	bls.n	8019f22 <mem_sanity+0xfe>
    LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 8019e9c:	1ce2      	adds	r2, r4, #3
 8019e9e:	f022 0203 	bic.w	r2, r2, #3
 8019ea2:	4294      	cmp	r4, r2
 8019ea4:	d006      	beq.n	8019eb4 <mem_sanity+0x90>
 8019ea6:	4653      	mov	r3, sl
 8019ea8:	f240 2249 	movw	r2, #585	; 0x249
 8019eac:	4649      	mov	r1, r9
 8019eae:	4630      	mov	r0, r6
 8019eb0:	f00b faa0 	bl	80253f4 <iprintf>
    LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 8019eb4:	8862      	ldrh	r2, [r4, #2]
 8019eb6:	f242 7310 	movw	r3, #10000	; 0x2710
 8019eba:	429a      	cmp	r2, r3
 8019ebc:	d81d      	bhi.n	8019efa <mem_sanity+0xd6>
    LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 8019ebe:	8822      	ldrh	r2, [r4, #0]
 8019ec0:	f242 7310 	movw	r3, #10000	; 0x2710
 8019ec4:	429a      	cmp	r2, r3
 8019ec6:	d824      	bhi.n	8019f12 <mem_sanity+0xee>
      LWIP_ASSERT("heap element unused?", mem->used == 1);
 8019ec8:	7923      	ldrb	r3, [r4, #4]
    if (last_used == 0) {
 8019eca:	2d00      	cmp	r5, #0
 8019ecc:	d0cf      	beq.n	8019e6e <mem_sanity+0x4a>
      LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
 8019ece:	2b01      	cmp	r3, #1
 8019ed0:	d9d6      	bls.n	8019e80 <mem_sanity+0x5c>
 8019ed2:	4653      	mov	r3, sl
 8019ed4:	f240 2253 	movw	r2, #595	; 0x253
 8019ed8:	4938      	ldr	r1, [pc, #224]	; (8019fbc <mem_sanity+0x198>)
 8019eda:	4630      	mov	r0, r6
 8019edc:	f00b fa8a 	bl	80253f4 <iprintf>
    LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 8019ee0:	4620      	mov	r0, r4
 8019ee2:	f7ff ff6f 	bl	8019dc4 <mem_link_valid>
 8019ee6:	2800      	cmp	r0, #0
 8019ee8:	d1ce      	bne.n	8019e88 <mem_sanity+0x64>
 8019eea:	4653      	mov	r3, sl
 8019eec:	f240 2256 	movw	r2, #598	; 0x256
 8019ef0:	4933      	ldr	r1, [pc, #204]	; (8019fc0 <mem_sanity+0x19c>)
 8019ef2:	4630      	mov	r0, r6
 8019ef4:	f00b fa7e 	bl	80253f4 <iprintf>
 8019ef8:	e7c6      	b.n	8019e88 <mem_sanity+0x64>
    LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 8019efa:	4653      	mov	r3, sl
 8019efc:	f240 224a 	movw	r2, #586	; 0x24a
 8019f00:	4930      	ldr	r1, [pc, #192]	; (8019fc4 <mem_sanity+0x1a0>)
 8019f02:	4630      	mov	r0, r6
 8019f04:	f00b fa76 	bl	80253f4 <iprintf>
    LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 8019f08:	8822      	ldrh	r2, [r4, #0]
 8019f0a:	f242 7310 	movw	r3, #10000	; 0x2710
 8019f0e:	429a      	cmp	r2, r3
 8019f10:	d9da      	bls.n	8019ec8 <mem_sanity+0xa4>
 8019f12:	4653      	mov	r3, sl
 8019f14:	f240 224b 	movw	r2, #587	; 0x24b
 8019f18:	492b      	ldr	r1, [pc, #172]	; (8019fc8 <mem_sanity+0x1a4>)
 8019f1a:	4630      	mov	r0, r6
 8019f1c:	f00b fa6a 	bl	80253f4 <iprintf>
 8019f20:	e7d2      	b.n	8019ec8 <mem_sanity+0xa4>
  return (struct mem *)(void *)&ram[ptr];
 8019f22:	f242 7210 	movw	r2, #10000	; 0x2710
 8019f26:	441a      	add	r2, r3
  }
  LWIP_ASSERT("heap end ptr sanity", mem == ptr_to_mem(MEM_SIZE_ALIGNED));
 8019f28:	4294      	cmp	r4, r2
 8019f2a:	d006      	beq.n	8019f3a <mem_sanity+0x116>
 8019f2c:	4b1f      	ldr	r3, [pc, #124]	; (8019fac <mem_sanity+0x188>)
 8019f2e:	f240 225b 	movw	r2, #603	; 0x25b
 8019f32:	4926      	ldr	r1, [pc, #152]	; (8019fcc <mem_sanity+0x1a8>)
 8019f34:	481f      	ldr	r0, [pc, #124]	; (8019fb4 <mem_sanity+0x190>)
 8019f36:	f00b fa5d 	bl	80253f4 <iprintf>
  LWIP_ASSERT("heap element used valid", mem->used == 1);
 8019f3a:	7923      	ldrb	r3, [r4, #4]
 8019f3c:	2b01      	cmp	r3, #1
 8019f3e:	d006      	beq.n	8019f4e <mem_sanity+0x12a>
 8019f40:	4b1a      	ldr	r3, [pc, #104]	; (8019fac <mem_sanity+0x188>)
 8019f42:	f44f 7217 	mov.w	r2, #604	; 0x25c
 8019f46:	491a      	ldr	r1, [pc, #104]	; (8019fb0 <mem_sanity+0x18c>)
 8019f48:	481a      	ldr	r0, [pc, #104]	; (8019fb4 <mem_sanity+0x190>)
 8019f4a:	f00b fa53 	bl	80253f4 <iprintf>
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == MEM_SIZE_ALIGNED);
 8019f4e:	8862      	ldrh	r2, [r4, #2]
 8019f50:	f242 7310 	movw	r3, #10000	; 0x2710
 8019f54:	429a      	cmp	r2, r3
 8019f56:	d006      	beq.n	8019f66 <mem_sanity+0x142>
 8019f58:	4b14      	ldr	r3, [pc, #80]	; (8019fac <mem_sanity+0x188>)
 8019f5a:	f240 225d 	movw	r2, #605	; 0x25d
 8019f5e:	4919      	ldr	r1, [pc, #100]	; (8019fc4 <mem_sanity+0x1a0>)
 8019f60:	4814      	ldr	r0, [pc, #80]	; (8019fb4 <mem_sanity+0x190>)
 8019f62:	f00b fa47 	bl	80253f4 <iprintf>
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 8019f66:	8822      	ldrh	r2, [r4, #0]
 8019f68:	f242 7310 	movw	r3, #10000	; 0x2710
 8019f6c:	429a      	cmp	r2, r3
 8019f6e:	d101      	bne.n	8019f74 <mem_sanity+0x150>
}
 8019f70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 8019f74:	4b0d      	ldr	r3, [pc, #52]	; (8019fac <mem_sanity+0x188>)
 8019f76:	f240 225e 	movw	r2, #606	; 0x25e
 8019f7a:	4913      	ldr	r1, [pc, #76]	; (8019fc8 <mem_sanity+0x1a4>)
 8019f7c:	480d      	ldr	r0, [pc, #52]	; (8019fb4 <mem_sanity+0x190>)
}
 8019f7e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 8019f82:	f00b ba37 	b.w	80253f4 <iprintf>
  LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 8019f86:	4b09      	ldr	r3, [pc, #36]	; (8019fac <mem_sanity+0x188>)
 8019f88:	f240 2242 	movw	r2, #578	; 0x242
 8019f8c:	490e      	ldr	r1, [pc, #56]	; (8019fc8 <mem_sanity+0x1a4>)
 8019f8e:	4809      	ldr	r0, [pc, #36]	; (8019fb4 <mem_sanity+0x190>)
 8019f90:	f00b fa30 	bl	80253f4 <iprintf>
  LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));
 8019f94:	8834      	ldrh	r4, [r6, #0]
 8019f96:	e75e      	b.n	8019e56 <mem_sanity+0x32>
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 8019f98:	4b04      	ldr	r3, [pc, #16]	; (8019fac <mem_sanity+0x188>)
 8019f9a:	f240 2241 	movw	r2, #577	; 0x241
 8019f9e:	4909      	ldr	r1, [pc, #36]	; (8019fc4 <mem_sanity+0x1a0>)
 8019fa0:	4804      	ldr	r0, [pc, #16]	; (8019fb4 <mem_sanity+0x190>)
 8019fa2:	f00b fa27 	bl	80253f4 <iprintf>
 8019fa6:	e750      	b.n	8019e4a <mem_sanity+0x26>
 8019fa8:	2001ef4c 	.word	0x2001ef4c
 8019fac:	08043290 	.word	0x08043290
 8019fb0:	080432c0 	.word	0x080432c0
 8019fb4:	0802a048 	.word	0x0802a048
 8019fb8:	08043328 	.word	0x08043328
 8019fbc:	08043340 	.word	0x08043340
 8019fc0:	0804335c 	.word	0x0804335c
 8019fc4:	080432d8 	.word	0x080432d8
 8019fc8:	080432f4 	.word	0x080432f4
 8019fcc:	08043374 	.word	0x08043374
 8019fd0:	2001ef50 	.word	0x2001ef50
 8019fd4:	08043310 	.word	0x08043310

08019fd8 <mem_overflow_check_raw>:
{
 8019fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019fdc:	1e4c      	subs	r4, r1, #1
 8019fde:	310f      	adds	r1, #15
 8019fe0:	b0a3      	sub	sp, #140	; 0x8c
 8019fe2:	4606      	mov	r6, r0
 8019fe4:	4615      	mov	r5, r2
 8019fe6:	4698      	mov	r8, r3
 8019fe8:	4404      	add	r4, r0
 8019fea:	180f      	adds	r7, r1, r0
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 8019fec:	f8df 9074 	ldr.w	r9, [pc, #116]	; 801a064 <mem_overflow_check_raw+0x8c>
      LWIP_ASSERT(errstr, 0);
 8019ff0:	f8df b074 	ldr.w	fp, [pc, #116]	; 801a068 <mem_overflow_check_raw+0x90>
 8019ff4:	f8df a074 	ldr.w	sl, [pc, #116]	; 801a06c <mem_overflow_check_raw+0x94>
    if (m[k] != 0xcd) {
 8019ff8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 8019ffc:	464a      	mov	r2, r9
 8019ffe:	2180      	movs	r1, #128	; 0x80
 801a000:	a802      	add	r0, sp, #8
    if (m[k] != 0xcd) {
 801a002:	2bcd      	cmp	r3, #205	; 0xcd
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 801a004:	462b      	mov	r3, r5
    if (m[k] != 0xcd) {
 801a006:	d009      	beq.n	801a01c <mem_overflow_check_raw+0x44>
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 801a008:	f8cd 8000 	str.w	r8, [sp]
 801a00c:	f00b fba8 	bl	8025760 <sniprintf>
      LWIP_ASSERT(errstr, 0);
 801a010:	465b      	mov	r3, fp
 801a012:	226d      	movs	r2, #109	; 0x6d
 801a014:	a902      	add	r1, sp, #8
 801a016:	4650      	mov	r0, sl
 801a018:	f00b f9ec 	bl	80253f4 <iprintf>
  for (k = 0; k < MEM_SANITY_REGION_AFTER_ALIGNED; k++) {
 801a01c:	42bc      	cmp	r4, r7
 801a01e:	d1eb      	bne.n	8019ff8 <mem_overflow_check_raw+0x20>
 801a020:	f1a6 0411 	sub.w	r4, r6, #17
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 801a024:	4f0e      	ldr	r7, [pc, #56]	; (801a060 <mem_overflow_check_raw+0x88>)
 801a026:	3e01      	subs	r6, #1
      LWIP_ASSERT(errstr, 0);
 801a028:	f8df a03c 	ldr.w	sl, [pc, #60]	; 801a068 <mem_overflow_check_raw+0x90>
 801a02c:	f8df 903c 	ldr.w	r9, [pc, #60]	; 801a06c <mem_overflow_check_raw+0x94>
    if (m[k] != 0xcd) {
 801a030:	f814 0f01 	ldrb.w	r0, [r4, #1]!
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 801a034:	463a      	mov	r2, r7
 801a036:	2180      	movs	r1, #128	; 0x80
 801a038:	462b      	mov	r3, r5
    if (m[k] != 0xcd) {
 801a03a:	28cd      	cmp	r0, #205	; 0xcd
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 801a03c:	a802      	add	r0, sp, #8
    if (m[k] != 0xcd) {
 801a03e:	d009      	beq.n	801a054 <mem_overflow_check_raw+0x7c>
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 801a040:	f8cd 8000 	str.w	r8, [sp]
 801a044:	f00b fb8c 	bl	8025760 <sniprintf>
      LWIP_ASSERT(errstr, 0);
 801a048:	4653      	mov	r3, sl
 801a04a:	2278      	movs	r2, #120	; 0x78
 801a04c:	a902      	add	r1, sp, #8
 801a04e:	4648      	mov	r0, r9
 801a050:	f00b f9d0 	bl	80253f4 <iprintf>
  for (k = 0; k < MEM_SANITY_REGION_BEFORE_ALIGNED; k++) {
 801a054:	42b4      	cmp	r4, r6
 801a056:	d1eb      	bne.n	801a030 <mem_overflow_check_raw+0x58>
}
 801a058:	b023      	add	sp, #140	; 0x8c
 801a05a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a05e:	bf00      	nop
 801a060:	080433a8 	.word	0x080433a8
 801a064:	08043388 	.word	0x08043388
 801a068:	08043290 	.word	0x08043290
 801a06c:	0802a048 	.word	0x0802a048

0801a070 <mem_overflow_init_raw>:
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 801a070:	f04f 33cd 	mov.w	r3, #3452816845	; 0xcdcdcdcd
  m = (u8_t *)p + size;
 801a074:	1842      	adds	r2, r0, r1
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 801a076:	f840 3c10 	str.w	r3, [r0, #-16]
 801a07a:	f840 3c0c 	str.w	r3, [r0, #-12]
 801a07e:	f840 3c08 	str.w	r3, [r0, #-8]
 801a082:	f840 3c04 	str.w	r3, [r0, #-4]
  memset(m, 0xcd, MEM_SANITY_REGION_AFTER_ALIGNED);
 801a086:	5043      	str	r3, [r0, r1]
 801a088:	6053      	str	r3, [r2, #4]
 801a08a:	6093      	str	r3, [r2, #8]
 801a08c:	60d3      	str	r3, [r2, #12]
}
 801a08e:	4770      	bx	lr

0801a090 <mem_init>:
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801a090:	4b14      	ldr	r3, [pc, #80]	; (801a0e4 <mem_init+0x54>)
  mem->next = MEM_SIZE_ALIGNED;
 801a092:	f242 7210 	movw	r2, #10000	; 0x2710
  mem->used = 0;
 801a096:	2000      	movs	r0, #0
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 801a098:	4913      	ldr	r1, [pc, #76]	; (801a0e8 <mem_init+0x58>)
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801a09a:	f023 0303 	bic.w	r3, r3, #3
{
 801a09e:	b510      	push	{r4, lr}
  mem->next = MEM_SIZE_ALIGNED;
 801a0a0:	601a      	str	r2, [r3, #0]
  return (struct mem *)(void *)&ram[ptr];
 801a0a2:	441a      	add	r2, r3
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801a0a4:	4c11      	ldr	r4, [pc, #68]	; (801a0ec <mem_init+0x5c>)
  mem->used = 0;
 801a0a6:	7118      	strb	r0, [r3, #4]
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 801a0a8:	600a      	str	r2, [r1, #0]
  ram_end->next = MEM_SIZE_ALIGNED;
 801a0aa:	f503 5200 	add.w	r2, r3, #8192	; 0x2000
 801a0ae:	4910      	ldr	r1, [pc, #64]	; (801a0f0 <mem_init+0x60>)
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801a0b0:	6023      	str	r3, [r4, #0]
  ram_end->used = 1;
 801a0b2:	2301      	movs	r3, #1
  ram_end->next = MEM_SIZE_ALIGNED;
 801a0b4:	f8c2 1710 	str.w	r1, [r2, #1808]	; 0x710
  ram_end->used = 1;
 801a0b8:	f882 3714 	strb.w	r3, [r2, #1812]	; 0x714
  MEM_SANITY();
 801a0bc:	f7ff feb2 	bl	8019e24 <mem_sanity>
  lfree = (struct mem *)(void *)ram;
 801a0c0:	6822      	ldr	r2, [r4, #0]
 801a0c2:	4b0c      	ldr	r3, [pc, #48]	; (801a0f4 <mem_init+0x64>)
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 801a0c4:	480c      	ldr	r0, [pc, #48]	; (801a0f8 <mem_init+0x68>)
  lfree = (struct mem *)(void *)ram;
 801a0c6:	601a      	str	r2, [r3, #0]
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 801a0c8:	f009 fcae 	bl	8023a28 <sys_mutex_new>
 801a0cc:	b900      	cbnz	r0, 801a0d0 <mem_init+0x40>
}
 801a0ce:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 801a0d0:	4b0a      	ldr	r3, [pc, #40]	; (801a0fc <mem_init+0x6c>)
 801a0d2:	f240 221f 	movw	r2, #543	; 0x21f
 801a0d6:	490a      	ldr	r1, [pc, #40]	; (801a100 <mem_init+0x70>)
 801a0d8:	480a      	ldr	r0, [pc, #40]	; (801a104 <mem_init+0x74>)
}
 801a0da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 801a0de:	f00b b989 	b.w	80253f4 <iprintf>
 801a0e2:	bf00      	nop
 801a0e4:	2001ef57 	.word	0x2001ef57
 801a0e8:	2001ef50 	.word	0x2001ef50
 801a0ec:	2001ef4c 	.word	0x2001ef4c
 801a0f0:	27102710 	.word	0x27102710
 801a0f4:	2001ef40 	.word	0x2001ef40
 801a0f8:	2001ef48 	.word	0x2001ef48
 801a0fc:	08043290 	.word	0x08043290
 801a100:	080433c8 	.word	0x080433c8
 801a104:	0802a048 	.word	0x0802a048

0801a108 <mem_free>:
mem_free(void *rmem)
{
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 801a108:	2800      	cmp	r0, #0
 801a10a:	d07f      	beq.n	801a20c <mem_free+0x104>
{
 801a10c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 801a110:	f010 0803 	ands.w	r8, r0, #3
 801a114:	4604      	mov	r4, r0
 801a116:	d170      	bne.n	801a1fa <mem_free+0xf2>

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 801a118:	4e5c      	ldr	r6, [pc, #368]	; (801a28c <mem_free+0x184>)
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 801a11a:	f1a0 0518 	sub.w	r5, r0, #24
  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 801a11e:	6833      	ldr	r3, [r6, #0]
 801a120:	42ab      	cmp	r3, r5
 801a122:	d805      	bhi.n	801a130 <mem_free+0x28>
 801a124:	4f5a      	ldr	r7, [pc, #360]	; (801a290 <mem_free+0x188>)
 801a126:	f100 030c 	add.w	r3, r0, #12
 801a12a:	683a      	ldr	r2, [r7, #0]
 801a12c:	429a      	cmp	r2, r3
 801a12e:	d208      	bcs.n	801a142 <mem_free+0x3a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 801a130:	4b58      	ldr	r3, [pc, #352]	; (801a294 <mem_free+0x18c>)
 801a132:	f240 227f 	movw	r2, #639	; 0x27f
 801a136:	4958      	ldr	r1, [pc, #352]	; (801a298 <mem_free+0x190>)
 801a138:	4858      	ldr	r0, [pc, #352]	; (801a29c <mem_free+0x194>)
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 801a13a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 801a13e:	f00b b959 	b.w	80253f4 <iprintf>
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 801a142:	4b57      	ldr	r3, [pc, #348]	; (801a2a0 <mem_free+0x198>)
 801a144:	4a57      	ldr	r2, [pc, #348]	; (801a2a4 <mem_free+0x19c>)
 801a146:	f830 1c12 	ldrh.w	r1, [r0, #-18]
 801a14a:	f7ff ff45 	bl	8019fd8 <mem_overflow_check_raw>
  if (!mem->used) {
 801a14e:	f814 3c14 	ldrb.w	r3, [r4, #-20]
 801a152:	2b00      	cmp	r3, #0
 801a154:	f000 8082 	beq.w	801a25c <mem_free+0x154>
  if (!mem_link_valid(mem)) {
 801a158:	4628      	mov	r0, r5
 801a15a:	f7ff fe33 	bl	8019dc4 <mem_link_valid>
 801a15e:	2800      	cmp	r0, #0
 801a160:	f000 8085 	beq.w	801a26e <mem_free+0x166>
  mem->used = 0;
 801a164:	f804 8c14 	strb.w	r8, [r4, #-20]
  if (mem < lfree) {
 801a168:	f8df 815c 	ldr.w	r8, [pc, #348]	; 801a2c8 <mem_free+0x1c0>
 801a16c:	f8d8 3000 	ldr.w	r3, [r8]
 801a170:	42ab      	cmp	r3, r5
 801a172:	d901      	bls.n	801a178 <mem_free+0x70>
    lfree = mem;
 801a174:	f8c8 5000 	str.w	r5, [r8]
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 801a178:	6833      	ldr	r3, [r6, #0]
 801a17a:	429d      	cmp	r5, r3
 801a17c:	d351      	bcc.n	801a222 <mem_free+0x11a>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 801a17e:	683b      	ldr	r3, [r7, #0]
 801a180:	429d      	cmp	r5, r3
 801a182:	d258      	bcs.n	801a236 <mem_free+0x12e>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801a184:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 801a188:	f242 7210 	movw	r2, #10000	; 0x2710
 801a18c:	4293      	cmp	r3, r2
 801a18e:	d83e      	bhi.n	801a20e <mem_free+0x106>
  return (struct mem *)(void *)&ram[ptr];
 801a190:	6832      	ldr	r2, [r6, #0]
 801a192:	4413      	add	r3, r2
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 801a194:	429d      	cmp	r5, r3
 801a196:	d013      	beq.n	801a1c0 <mem_free+0xb8>
 801a198:	7919      	ldrb	r1, [r3, #4]
 801a19a:	b989      	cbnz	r1, 801a1c0 <mem_free+0xb8>
 801a19c:	6839      	ldr	r1, [r7, #0]
 801a19e:	428b      	cmp	r3, r1
 801a1a0:	d00e      	beq.n	801a1c0 <mem_free+0xb8>
    if (lfree == nmem) {
 801a1a2:	f8d8 1000 	ldr.w	r1, [r8]
 801a1a6:	428b      	cmp	r3, r1
 801a1a8:	d06d      	beq.n	801a286 <mem_free+0x17e>
    mem->next = nmem->next;
 801a1aa:	8819      	ldrh	r1, [r3, #0]
 801a1ac:	f824 1c18 	strh.w	r1, [r4, #-24]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 801a1b0:	f242 7110 	movw	r1, #10000	; 0x2710
 801a1b4:	881b      	ldrh	r3, [r3, #0]
 801a1b6:	428b      	cmp	r3, r1
 801a1b8:	d002      	beq.n	801a1c0 <mem_free+0xb8>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 801a1ba:	4413      	add	r3, r2
  return (mem_size_t)((u8_t *)mem - ram);
 801a1bc:	1aa9      	subs	r1, r5, r2
 801a1be:	8059      	strh	r1, [r3, #2]
  pmem = ptr_to_mem(mem->prev);
 801a1c0:	f834 1c16 	ldrh.w	r1, [r4, #-22]
  return (struct mem *)(void *)&ram[ptr];
 801a1c4:	1853      	adds	r3, r2, r1
  if (pmem != mem && pmem->used == 0) {
 801a1c6:	429d      	cmp	r5, r3
 801a1c8:	d010      	beq.n	801a1ec <mem_free+0xe4>
 801a1ca:	7918      	ldrb	r0, [r3, #4]
 801a1cc:	b970      	cbnz	r0, 801a1ec <mem_free+0xe4>
    if (lfree == mem) {
 801a1ce:	f8d8 0000 	ldr.w	r0, [r8]
 801a1d2:	4285      	cmp	r5, r0
 801a1d4:	d054      	beq.n	801a280 <mem_free+0x178>
    pmem->next = mem->next;
 801a1d6:	f834 3c18 	ldrh.w	r3, [r4, #-24]
    if (mem->next != MEM_SIZE_ALIGNED) {
 801a1da:	f242 7010 	movw	r0, #10000	; 0x2710
    pmem->next = mem->next;
 801a1de:	5253      	strh	r3, [r2, r1]
    if (mem->next != MEM_SIZE_ALIGNED) {
 801a1e0:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 801a1e4:	4283      	cmp	r3, r0
 801a1e6:	d001      	beq.n	801a1ec <mem_free+0xe4>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 801a1e8:	441a      	add	r2, r3
 801a1ea:	8051      	strh	r1, [r2, #2]
  MEM_SANITY();
 801a1ec:	f7ff fe1a 	bl	8019e24 <mem_sanity>
  mem_free_count = 1;
 801a1f0:	4b2d      	ldr	r3, [pc, #180]	; (801a2a8 <mem_free+0x1a0>)
 801a1f2:	2201      	movs	r2, #1
 801a1f4:	701a      	strb	r2, [r3, #0]
}
 801a1f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 801a1fa:	4b26      	ldr	r3, [pc, #152]	; (801a294 <mem_free+0x18c>)
 801a1fc:	f240 2273 	movw	r2, #627	; 0x273
 801a200:	492a      	ldr	r1, [pc, #168]	; (801a2ac <mem_free+0x1a4>)
 801a202:	4826      	ldr	r0, [pc, #152]	; (801a29c <mem_free+0x194>)
}
 801a204:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 801a208:	f00b b8f4 	b.w	80253f4 <iprintf>
 801a20c:	4770      	bx	lr
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801a20e:	4b21      	ldr	r3, [pc, #132]	; (801a294 <mem_free+0x18c>)
 801a210:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 801a214:	4926      	ldr	r1, [pc, #152]	; (801a2b0 <mem_free+0x1a8>)
 801a216:	4821      	ldr	r0, [pc, #132]	; (801a29c <mem_free+0x194>)
 801a218:	f00b f8ec 	bl	80253f4 <iprintf>
  nmem = ptr_to_mem(mem->next);
 801a21c:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 801a220:	e7b6      	b.n	801a190 <mem_free+0x88>
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 801a222:	4b1c      	ldr	r3, [pc, #112]	; (801a294 <mem_free+0x18c>)
 801a224:	f240 12df 	movw	r2, #479	; 0x1df
 801a228:	4922      	ldr	r1, [pc, #136]	; (801a2b4 <mem_free+0x1ac>)
 801a22a:	481c      	ldr	r0, [pc, #112]	; (801a29c <mem_free+0x194>)
 801a22c:	f00b f8e2 	bl	80253f4 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 801a230:	683b      	ldr	r3, [r7, #0]
 801a232:	429d      	cmp	r5, r3
 801a234:	d306      	bcc.n	801a244 <mem_free+0x13c>
 801a236:	4b17      	ldr	r3, [pc, #92]	; (801a294 <mem_free+0x18c>)
 801a238:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801a23c:	491e      	ldr	r1, [pc, #120]	; (801a2b8 <mem_free+0x1b0>)
 801a23e:	4817      	ldr	r0, [pc, #92]	; (801a29c <mem_free+0x194>)
 801a240:	f00b f8d8 	bl	80253f4 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 801a244:	f814 3c14 	ldrb.w	r3, [r4, #-20]
 801a248:	2b00      	cmp	r3, #0
 801a24a:	d09b      	beq.n	801a184 <mem_free+0x7c>
 801a24c:	4b11      	ldr	r3, [pc, #68]	; (801a294 <mem_free+0x18c>)
 801a24e:	f240 12e1 	movw	r2, #481	; 0x1e1
 801a252:	491a      	ldr	r1, [pc, #104]	; (801a2bc <mem_free+0x1b4>)
 801a254:	4811      	ldr	r0, [pc, #68]	; (801a29c <mem_free+0x194>)
 801a256:	f00b f8cd 	bl	80253f4 <iprintf>
 801a25a:	e793      	b.n	801a184 <mem_free+0x7c>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 801a25c:	4b0d      	ldr	r3, [pc, #52]	; (801a294 <mem_free+0x18c>)
 801a25e:	f44f 7223 	mov.w	r2, #652	; 0x28c
 801a262:	4917      	ldr	r1, [pc, #92]	; (801a2c0 <mem_free+0x1b8>)
 801a264:	480d      	ldr	r0, [pc, #52]	; (801a29c <mem_free+0x194>)
}
 801a266:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 801a26a:	f00b b8c3 	b.w	80253f4 <iprintf>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 801a26e:	4b09      	ldr	r3, [pc, #36]	; (801a294 <mem_free+0x18c>)
 801a270:	f240 2295 	movw	r2, #661	; 0x295
 801a274:	4913      	ldr	r1, [pc, #76]	; (801a2c4 <mem_free+0x1bc>)
 801a276:	4809      	ldr	r0, [pc, #36]	; (801a29c <mem_free+0x194>)
}
 801a278:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 801a27c:	f00b b8ba 	b.w	80253f4 <iprintf>
      lfree = pmem;
 801a280:	f8c8 3000 	str.w	r3, [r8]
 801a284:	e7a7      	b.n	801a1d6 <mem_free+0xce>
      lfree = mem;
 801a286:	f8c8 5000 	str.w	r5, [r8]
 801a28a:	e78e      	b.n	801a1aa <mem_free+0xa2>
 801a28c:	2001ef4c 	.word	0x2001ef4c
 801a290:	2001ef50 	.word	0x2001ef50
 801a294:	08043290 	.word	0x08043290
 801a298:	08043408 	.word	0x08043408
 801a29c:	0802a048 	.word	0x0802a048
 801a2a0:	0802a2d0 	.word	0x0802a2d0
 801a2a4:	08043424 	.word	0x08043424
 801a2a8:	2001ef44 	.word	0x2001ef44
 801a2ac:	080433e4 	.word	0x080433e4
 801a2b0:	080434d8 	.word	0x080434d8
 801a2b4:	08043488 	.word	0x08043488
 801a2b8:	080434a0 	.word	0x080434a0
 801a2bc:	080434bc 	.word	0x080434bc
 801a2c0:	0804342c 	.word	0x0804342c
 801a2c4:	08043454 	.word	0x08043454
 801a2c8:	2001ef40 	.word	0x2001ef40

0801a2cc <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 801a2cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 801a2d0:	1ccc      	adds	r4, r1, #3
    newsize = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 801a2d2:	f242 7310 	movw	r3, #10000	; 0x2710
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 801a2d6:	f024 0403 	bic.w	r4, r4, #3
 801a2da:	b2a4      	uxth	r4, r4
  if (newsize < MIN_SIZE_ALIGNED) {
 801a2dc:	2c0c      	cmp	r4, #12
 801a2de:	bf38      	it	cc
 801a2e0:	240c      	movcc	r4, #12
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 801a2e2:	3420      	adds	r4, #32
 801a2e4:	b2a4      	uxth	r4, r4
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 801a2e6:	429c      	cmp	r4, r3
 801a2e8:	d87a      	bhi.n	801a3e0 <mem_trim+0x114>
 801a2ea:	42a1      	cmp	r1, r4
 801a2ec:	460e      	mov	r6, r1
 801a2ee:	d877      	bhi.n	801a3e0 <mem_trim+0x114>
    return NULL;
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801a2f0:	4f58      	ldr	r7, [pc, #352]	; (801a454 <mem_trim+0x188>)
 801a2f2:	4605      	mov	r5, r0
 801a2f4:	683b      	ldr	r3, [r7, #0]
 801a2f6:	4283      	cmp	r3, r0
 801a2f8:	d803      	bhi.n	801a302 <mem_trim+0x36>
 801a2fa:	4b57      	ldr	r3, [pc, #348]	; (801a458 <mem_trim+0x18c>)
 801a2fc:	681b      	ldr	r3, [r3, #0]
 801a2fe:	4283      	cmp	r3, r0
 801a300:	d810      	bhi.n	801a324 <mem_trim+0x58>
 801a302:	4b56      	ldr	r3, [pc, #344]	; (801a45c <mem_trim+0x190>)
 801a304:	f240 22d1 	movw	r2, #721	; 0x2d1
 801a308:	4955      	ldr	r1, [pc, #340]	; (801a460 <mem_trim+0x194>)
 801a30a:	4856      	ldr	r0, [pc, #344]	; (801a464 <mem_trim+0x198>)
 801a30c:	f00b f872 	bl	80253f4 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801a310:	683b      	ldr	r3, [r7, #0]
 801a312:	42ab      	cmp	r3, r5
 801a314:	d902      	bls.n	801a31c <mem_trim+0x50>
{
 801a316:	4628      	mov	r0, r5
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
}
 801a318:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801a31c:	4b4e      	ldr	r3, [pc, #312]	; (801a458 <mem_trim+0x18c>)
 801a31e:	681b      	ldr	r3, [r3, #0]
 801a320:	429d      	cmp	r5, r3
 801a322:	d2f8      	bcs.n	801a316 <mem_trim+0x4a>
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 801a324:	4b50      	ldr	r3, [pc, #320]	; (801a468 <mem_trim+0x19c>)
 801a326:	4628      	mov	r0, r5
 801a328:	4a50      	ldr	r2, [pc, #320]	; (801a46c <mem_trim+0x1a0>)
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 801a32a:	f1a5 0818 	sub.w	r8, r5, #24
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 801a32e:	f835 1c12 	ldrh.w	r1, [r5, #-18]
 801a332:	f7ff fe51 	bl	8019fd8 <mem_overflow_check_raw>
  return (mem_size_t)((u8_t *)mem - ram);
 801a336:	683a      	ldr	r2, [r7, #0]
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 801a338:	f835 1c18 	ldrh.w	r1, [r5, #-24]
  return (mem_size_t)((u8_t *)mem - ram);
 801a33c:	eba8 0802 	sub.w	r8, r8, r2
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 801a340:	f1a1 0328 	sub.w	r3, r1, #40	; 0x28
  return (mem_size_t)((u8_t *)mem - ram);
 801a344:	fa1f f888 	uxth.w	r8, r8
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 801a348:	eba3 0308 	sub.w	r3, r3, r8
 801a34c:	b29b      	uxth	r3, r3
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801a34e:	429c      	cmp	r4, r3
 801a350:	d83d      	bhi.n	801a3ce <mem_trim+0x102>
  if (newsize == size) {
 801a352:	d0e0      	beq.n	801a316 <mem_trim+0x4a>
  return (struct mem *)(void *)&ram[ptr];
 801a354:	eb02 0901 	add.w	r9, r2, r1
  if (mem2->used == 0) {
 801a358:	f899 0004 	ldrb.w	r0, [r9, #4]
 801a35c:	2800      	cmp	r0, #0
 801a35e:	d142      	bne.n	801a3e6 <mem_trim+0x11a>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801a360:	f242 7310 	movw	r3, #10000	; 0x2710
 801a364:	4299      	cmp	r1, r3
 801a366:	d061      	beq.n	801a42c <mem_trim+0x160>
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801a368:	f108 0308 	add.w	r3, r8, #8
    if (lfree == mem2) {
 801a36c:	4940      	ldr	r1, [pc, #256]	; (801a470 <mem_trim+0x1a4>)
    next = mem2->next;
 801a36e:	f8b9 0000 	ldrh.w	r0, [r9]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801a372:	441c      	add	r4, r3
    if (lfree == mem2) {
 801a374:	680b      	ldr	r3, [r1, #0]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801a376:	b2a4      	uxth	r4, r4
    if (lfree == mem2) {
 801a378:	454b      	cmp	r3, r9
  return (struct mem *)(void *)&ram[ptr];
 801a37a:	eb02 0304 	add.w	r3, r2, r4
    if (lfree == mem2) {
 801a37e:	d053      	beq.n	801a428 <mem_trim+0x15c>
    mem2->used = 0;
 801a380:	2100      	movs	r1, #0
    mem2->next = next;
 801a382:	8018      	strh	r0, [r3, #0]
    mem2->prev = ptr;
 801a384:	f8a3 8002 	strh.w	r8, [r3, #2]
    mem2->used = 0;
 801a388:	7119      	strb	r1, [r3, #4]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801a38a:	f242 7110 	movw	r1, #10000	; 0x2710
    mem->next = ptr2;
 801a38e:	f825 4c18 	strh.w	r4, [r5, #-24]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801a392:	881b      	ldrh	r3, [r3, #0]
 801a394:	428b      	cmp	r3, r1
 801a396:	d001      	beq.n	801a39c <mem_trim+0xd0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801a398:	4413      	add	r3, r2
 801a39a:	805c      	strh	r4, [r3, #2]
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 801a39c:	f04f 33cd 	mov.w	r3, #3452816845	; 0xcdcdcdcd
  m = (u8_t *)p + size;
 801a3a0:	19aa      	adds	r2, r5, r6
  mem->user_size = user_size;
 801a3a2:	f825 6c12 	strh.w	r6, [r5, #-18]
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 801a3a6:	f845 3c10 	str.w	r3, [r5, #-16]
 801a3aa:	f845 3c0c 	str.w	r3, [r5, #-12]
 801a3ae:	f845 3c08 	str.w	r3, [r5, #-8]
 801a3b2:	f845 3c04 	str.w	r3, [r5, #-4]
  memset(m, 0xcd, MEM_SANITY_REGION_AFTER_ALIGNED);
 801a3b6:	51ab      	str	r3, [r5, r6]
 801a3b8:	6053      	str	r3, [r2, #4]
 801a3ba:	6093      	str	r3, [r2, #8]
 801a3bc:	60d3      	str	r3, [r2, #12]
  MEM_SANITY();
 801a3be:	f7ff fd31 	bl	8019e24 <mem_sanity>
  mem_free_count = 1;
 801a3c2:	4b2c      	ldr	r3, [pc, #176]	; (801a474 <mem_trim+0x1a8>)
 801a3c4:	2201      	movs	r2, #1
  return rmem;
 801a3c6:	4628      	mov	r0, r5
  mem_free_count = 1;
 801a3c8:	701a      	strb	r2, [r3, #0]
}
 801a3ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801a3ce:	4b23      	ldr	r3, [pc, #140]	; (801a45c <mem_trim+0x190>)
 801a3d0:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 801a3d4:	4928      	ldr	r1, [pc, #160]	; (801a478 <mem_trim+0x1ac>)
 801a3d6:	4823      	ldr	r0, [pc, #140]	; (801a464 <mem_trim+0x198>)
 801a3d8:	f00b f80c 	bl	80253f4 <iprintf>
    return NULL;
 801a3dc:	2000      	movs	r0, #0
 801a3de:	e79b      	b.n	801a318 <mem_trim+0x4c>
    return NULL;
 801a3e0:	2000      	movs	r0, #0
}
 801a3e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 801a3e6:	f104 0014 	add.w	r0, r4, #20
 801a3ea:	4298      	cmp	r0, r3
 801a3ec:	d8d6      	bhi.n	801a39c <mem_trim+0xd0>
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801a3ee:	f108 0308 	add.w	r3, r8, #8
 801a3f2:	441c      	add	r4, r3
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801a3f4:	f242 7310 	movw	r3, #10000	; 0x2710
 801a3f8:	4299      	cmp	r1, r3
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801a3fa:	b2a4      	uxth	r4, r4
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801a3fc:	d01f      	beq.n	801a43e <mem_trim+0x172>
    if (mem2 < lfree) {
 801a3fe:	481c      	ldr	r0, [pc, #112]	; (801a470 <mem_trim+0x1a4>)
  return (struct mem *)(void *)&ram[ptr];
 801a400:	1913      	adds	r3, r2, r4
    if (mem2 < lfree) {
 801a402:	6807      	ldr	r7, [r0, #0]
 801a404:	429f      	cmp	r7, r3
 801a406:	d900      	bls.n	801a40a <mem_trim+0x13e>
      lfree = mem2;
 801a408:	6003      	str	r3, [r0, #0]
    mem2->next = mem->next;
 801a40a:	8019      	strh	r1, [r3, #0]
    mem2->used = 0;
 801a40c:	2100      	movs	r1, #0
    mem2->prev = ptr;
 801a40e:	f8a3 8002 	strh.w	r8, [r3, #2]
    mem2->used = 0;
 801a412:	7119      	strb	r1, [r3, #4]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801a414:	f242 7110 	movw	r1, #10000	; 0x2710
    mem->next = ptr2;
 801a418:	f825 4c18 	strh.w	r4, [r5, #-24]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801a41c:	881b      	ldrh	r3, [r3, #0]
 801a41e:	428b      	cmp	r3, r1
 801a420:	d0bc      	beq.n	801a39c <mem_trim+0xd0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801a422:	441a      	add	r2, r3
 801a424:	8054      	strh	r4, [r2, #2]
 801a426:	e7b9      	b.n	801a39c <mem_trim+0xd0>
      lfree = ptr_to_mem(ptr2);
 801a428:	600b      	str	r3, [r1, #0]
 801a42a:	e7a9      	b.n	801a380 <mem_trim+0xb4>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801a42c:	f240 22f5 	movw	r2, #757	; 0x2f5
 801a430:	4b0a      	ldr	r3, [pc, #40]	; (801a45c <mem_trim+0x190>)
 801a432:	4912      	ldr	r1, [pc, #72]	; (801a47c <mem_trim+0x1b0>)
 801a434:	480b      	ldr	r0, [pc, #44]	; (801a464 <mem_trim+0x198>)
 801a436:	f00a ffdd 	bl	80253f4 <iprintf>
  return (struct mem *)(void *)&ram[ptr];
 801a43a:	683a      	ldr	r2, [r7, #0]
 801a43c:	e794      	b.n	801a368 <mem_trim+0x9c>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801a43e:	f240 3216 	movw	r2, #790	; 0x316
 801a442:	490e      	ldr	r1, [pc, #56]	; (801a47c <mem_trim+0x1b0>)
 801a444:	4b05      	ldr	r3, [pc, #20]	; (801a45c <mem_trim+0x190>)
 801a446:	4807      	ldr	r0, [pc, #28]	; (801a464 <mem_trim+0x198>)
 801a448:	f00a ffd4 	bl	80253f4 <iprintf>
  return (struct mem *)(void *)&ram[ptr];
 801a44c:	683a      	ldr	r2, [r7, #0]
    mem2->next = mem->next;
 801a44e:	f835 1c18 	ldrh.w	r1, [r5, #-24]
 801a452:	e7d4      	b.n	801a3fe <mem_trim+0x132>
 801a454:	2001ef4c 	.word	0x2001ef4c
 801a458:	2001ef50 	.word	0x2001ef50
 801a45c:	08043290 	.word	0x08043290
 801a460:	08043504 	.word	0x08043504
 801a464:	0802a048 	.word	0x0802a048
 801a468:	0802a2d0 	.word	0x0802a2d0
 801a46c:	08043424 	.word	0x08043424
 801a470:	2001ef40 	.word	0x2001ef40
 801a474:	2001ef44 	.word	0x2001ef44
 801a478:	0804351c 	.word	0x0804351c
 801a47c:	0804353c 	.word	0x0804353c

0801a480 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 801a480:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 801a484:	4680      	mov	r8, r0
 801a486:	2800      	cmp	r0, #0
 801a488:	f000 80b2 	beq.w	801a5f0 <mem_malloc+0x170>
    return NULL;
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 801a48c:	f100 0b03 	add.w	fp, r0, #3
    size = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 801a490:	f242 7410 	movw	r4, #10000	; 0x2710
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 801a494:	f02b 0b03 	bic.w	fp, fp, #3
 801a498:	fa1f fb8b 	uxth.w	fp, fp
  if (size < MIN_SIZE_ALIGNED) {
 801a49c:	f1bb 0f0c 	cmp.w	fp, #12
 801a4a0:	bf38      	it	cc
 801a4a2:	f04f 0b0c 	movcc.w	fp, #12
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 801a4a6:	f10b 0720 	add.w	r7, fp, #32
 801a4aa:	b2bf      	uxth	r7, r7
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 801a4ac:	42a7      	cmp	r7, r4
 801a4ae:	f200 809f 	bhi.w	801a5f0 <mem_malloc+0x170>
 801a4b2:	42b8      	cmp	r0, r7
 801a4b4:	bf94      	ite	ls
 801a4b6:	f04f 0a00 	movls.w	sl, #0
 801a4ba:	f04f 0a01 	movhi.w	sl, #1
 801a4be:	f1ba 0f00 	cmp.w	sl, #0
 801a4c2:	f040 8095 	bne.w	801a5f0 <mem_malloc+0x170>
    return NULL;
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 801a4c6:	4866      	ldr	r0, [pc, #408]	; (801a660 <mem_malloc+0x1e0>)
 801a4c8:	f009 fabe 	bl	8023a48 <sys_mutex_lock>
  return (mem_size_t)((u8_t *)mem - ram);
 801a4cc:	4b65      	ldr	r3, [pc, #404]	; (801a664 <mem_malloc+0x1e4>)
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801a4ce:	eba4 0c07 	sub.w	ip, r4, r7
 801a4d2:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 801a68c <mem_malloc+0x20c>
  return (mem_size_t)((u8_t *)mem - ram);
 801a4d6:	6818      	ldr	r0, [r3, #0]
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 801a4d8:	f06f 0e07 	mvn.w	lr, #7
 801a4dc:	4d62      	ldr	r5, [pc, #392]	; (801a668 <mem_malloc+0x1e8>)
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801a4de:	f8d9 6000 	ldr.w	r6, [r9]
  return (mem_size_t)((u8_t *)mem - ram);
 801a4e2:	1a36      	subs	r6, r6, r0
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801a4e4:	b2b3      	uxth	r3, r6
 801a4e6:	459c      	cmp	ip, r3
  return (mem_size_t)((u8_t *)mem - ram);
 801a4e8:	461e      	mov	r6, r3
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801a4ea:	d97a      	bls.n	801a5e2 <mem_malloc+0x162>
      mem_free_count = 0;
 801a4ec:	f885 a000 	strb.w	sl, [r5]
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 801a4f0:	ebae 0203 	sub.w	r2, lr, r3
      if (mem_free_count != 0) {
 801a4f4:	7829      	ldrb	r1, [r5, #0]
  return (struct mem *)(void *)&ram[ptr];
 801a4f6:	18c4      	adds	r4, r0, r3
      if (mem_free_count != 0) {
 801a4f8:	2900      	cmp	r1, #0
 801a4fa:	d1f0      	bne.n	801a4de <mem_malloc+0x5e>
      if ((!mem->used) &&
 801a4fc:	7923      	ldrb	r3, [r4, #4]
 801a4fe:	2b00      	cmp	r3, #0
 801a500:	d16b      	bne.n	801a5da <mem_malloc+0x15a>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 801a502:	8821      	ldrh	r1, [r4, #0]
 801a504:	440a      	add	r2, r1
 801a506:	460b      	mov	r3, r1
      if ((!mem->used) &&
 801a508:	42ba      	cmp	r2, r7
 801a50a:	d3ec      	bcc.n	801a4e6 <mem_malloc+0x66>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 801a50c:	f107 0314 	add.w	r3, r7, #20
 801a510:	429a      	cmp	r2, r3
 801a512:	d371      	bcc.n	801a5f8 <mem_malloc+0x178>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 801a514:	f10b 0a28 	add.w	sl, fp, #40	; 0x28
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 801a518:	f242 7310 	movw	r3, #10000	; 0x2710
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 801a51c:	44b2      	add	sl, r6
 801a51e:	fa1f fa8a 	uxth.w	sl, sl
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 801a522:	459a      	cmp	sl, r3
 801a524:	f000 808f 	beq.w	801a646 <mem_malloc+0x1c6>
  return (struct mem *)(void *)&ram[ptr];
 801a528:	eb00 030a 	add.w	r3, r0, sl
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
          mem2->used = 0;
 801a52c:	2200      	movs	r2, #0
 801a52e:	711a      	strb	r2, [r3, #4]
          mem2->prev = ptr;
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
          mem->used = 1;

          if (mem2->next != MEM_SIZE_ALIGNED) {
 801a530:	f242 7210 	movw	r2, #10000	; 0x2710
          mem2->next = mem->next;
 801a534:	f820 100a 	strh.w	r1, [r0, sl]
          mem2->prev = ptr;
 801a538:	805e      	strh	r6, [r3, #2]
          mem->used = 1;
 801a53a:	2301      	movs	r3, #1
          mem->next = ptr2;
 801a53c:	f8a4 a000 	strh.w	sl, [r4]
          mem->used = 1;
 801a540:	7123      	strb	r3, [r4, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 801a542:	f830 300a 	ldrh.w	r3, [r0, sl]
 801a546:	4293      	cmp	r3, r2
 801a548:	d002      	beq.n	801a550 <mem_malloc+0xd0>
            ptr_to_mem(mem2->next)->prev = ptr2;
 801a54a:	4418      	add	r0, r3
 801a54c:	f8a0 a002 	strh.w	sl, [r0, #2]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 801a550:	f8d9 3000 	ldr.w	r3, [r9]
 801a554:	42a3      	cmp	r3, r4
 801a556:	f040 8081 	bne.w	801a65c <mem_malloc+0x1dc>
  return (struct mem *)(void *)&ram[ptr];
 801a55a:	4b42      	ldr	r3, [pc, #264]	; (801a664 <mem_malloc+0x1e4>)
          struct mem *cur = lfree;
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
            mem_free_count = 0;
 801a55c:	2000      	movs	r0, #0
          while (cur->used && cur != ram_end) {
 801a55e:	4e43      	ldr	r6, [pc, #268]	; (801a66c <mem_malloc+0x1ec>)
  return (struct mem *)(void *)&ram[ptr];
 801a560:	f8d3 c000 	ldr.w	ip, [r3]
          while (cur->used && cur != ram_end) {
 801a564:	6831      	ldr	r1, [r6, #0]
          struct mem *cur = lfree;
 801a566:	f8d9 3000 	ldr.w	r3, [r9]
          while (cur->used && cur != ram_end) {
 801a56a:	791a      	ldrb	r2, [r3, #4]
 801a56c:	b942      	cbnz	r2, 801a580 <mem_malloc+0x100>
 801a56e:	e009      	b.n	801a584 <mem_malloc+0x104>
            mem_free_count = 0;
 801a570:	7028      	strb	r0, [r5, #0]
            LWIP_MEM_ALLOC_UNPROTECT();
            /* prevent high interrupt latency... */
            LWIP_MEM_ALLOC_PROTECT();
            if (mem_free_count != 0) {
 801a572:	782a      	ldrb	r2, [r5, #0]
 801a574:	2a00      	cmp	r2, #0
 801a576:	d142      	bne.n	801a5fe <mem_malloc+0x17e>
  return (struct mem *)(void *)&ram[ptr];
 801a578:	881b      	ldrh	r3, [r3, #0]
 801a57a:	4463      	add	r3, ip
          while (cur->used && cur != ram_end) {
 801a57c:	791a      	ldrb	r2, [r3, #4]
 801a57e:	b10a      	cbz	r2, 801a584 <mem_malloc+0x104>
 801a580:	4299      	cmp	r1, r3
 801a582:	d1f5      	bne.n	801a570 <mem_malloc+0xf0>
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
          }
          lfree = cur;
 801a584:	f8c9 3000 	str.w	r3, [r9]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801a588:	f8d9 3000 	ldr.w	r3, [r9]
 801a58c:	4299      	cmp	r1, r3
 801a58e:	d004      	beq.n	801a59a <mem_malloc+0x11a>
 801a590:	f8d9 3000 	ldr.w	r3, [r9]
 801a594:	791b      	ldrb	r3, [r3, #4]
 801a596:	2b00      	cmp	r3, #0
 801a598:	d14d      	bne.n	801a636 <mem_malloc+0x1b6>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801a59a:	3708      	adds	r7, #8
        sys_mutex_unlock(&mem_mutex);
 801a59c:	4830      	ldr	r0, [pc, #192]	; (801a660 <mem_malloc+0x1e0>)
 801a59e:	f009 fa59 	bl	8023a54 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801a5a2:	6833      	ldr	r3, [r6, #0]
 801a5a4:	4427      	add	r7, r4
 801a5a6:	42bb      	cmp	r3, r7
 801a5a8:	d33d      	bcc.n	801a626 <mem_malloc+0x1a6>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 801a5aa:	07a3      	lsls	r3, r4, #30
 801a5ac:	d12c      	bne.n	801a608 <mem_malloc+0x188>
  void *p = (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 801a5ae:	f104 0518 	add.w	r5, r4, #24
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 801a5b2:	f04f 33cd 	mov.w	r3, #3452816845	; 0xcdcdcdcd
  mem->user_size = user_size;
 801a5b6:	f8a4 8006 	strh.w	r8, [r4, #6]
  m = (u8_t *)p + size;
 801a5ba:	eb05 0208 	add.w	r2, r5, r8
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 801a5be:	60a3      	str	r3, [r4, #8]
 801a5c0:	60e3      	str	r3, [r4, #12]
 801a5c2:	6123      	str	r3, [r4, #16]
 801a5c4:	6163      	str	r3, [r4, #20]
  memset(m, 0xcd, MEM_SANITY_REGION_AFTER_ALIGNED);
 801a5c6:	f845 3008 	str.w	r3, [r5, r8]
 801a5ca:	6053      	str	r3, [r2, #4]
 801a5cc:	6093      	str	r3, [r2, #8]
 801a5ce:	60d3      	str	r3, [r2, #12]
                    (((mem_ptr_t)mem) & (MEM_ALIGNMENT - 1)) == 0);

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
 801a5d0:	f7ff fc28 	bl	8019e24 <mem_sanity>
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
}
 801a5d4:	4628      	mov	r0, r5
 801a5d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 801a5da:	8826      	ldrh	r6, [r4, #0]
 801a5dc:	4633      	mov	r3, r6
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801a5de:	459c      	cmp	ip, r3
 801a5e0:	d884      	bhi.n	801a4ec <mem_malloc+0x6c>
  return NULL;
 801a5e2:	2500      	movs	r5, #0
  sys_mutex_unlock(&mem_mutex);
 801a5e4:	481e      	ldr	r0, [pc, #120]	; (801a660 <mem_malloc+0x1e0>)
 801a5e6:	f009 fa35 	bl	8023a54 <sys_mutex_unlock>
}
 801a5ea:	4628      	mov	r0, r5
 801a5ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return NULL;
 801a5f0:	2500      	movs	r5, #0
}
 801a5f2:	4628      	mov	r0, r5
 801a5f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
          mem->used = 1;
 801a5f8:	2301      	movs	r3, #1
 801a5fa:	7123      	strb	r3, [r4, #4]
 801a5fc:	e7a8      	b.n	801a550 <mem_malloc+0xd0>
        if (mem == lfree) {
 801a5fe:	f8d9 3000 	ldr.w	r3, [r9]
 801a602:	42a3      	cmp	r3, r4
 801a604:	d0af      	beq.n	801a566 <mem_malloc+0xe6>
 801a606:	e7c8      	b.n	801a59a <mem_malloc+0x11a>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 801a608:	4b19      	ldr	r3, [pc, #100]	; (801a670 <mem_malloc+0x1f0>)
 801a60a:	f240 32bb 	movw	r2, #955	; 0x3bb
 801a60e:	4919      	ldr	r1, [pc, #100]	; (801a674 <mem_malloc+0x1f4>)
 801a610:	4819      	ldr	r0, [pc, #100]	; (801a678 <mem_malloc+0x1f8>)
 801a612:	f00a feef 	bl	80253f4 <iprintf>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 801a616:	4b16      	ldr	r3, [pc, #88]	; (801a670 <mem_malloc+0x1f0>)
 801a618:	f240 32bd 	movw	r2, #957	; 0x3bd
 801a61c:	4917      	ldr	r1, [pc, #92]	; (801a67c <mem_malloc+0x1fc>)
 801a61e:	4816      	ldr	r0, [pc, #88]	; (801a678 <mem_malloc+0x1f8>)
 801a620:	f00a fee8 	bl	80253f4 <iprintf>
 801a624:	e7c3      	b.n	801a5ae <mem_malloc+0x12e>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801a626:	4b12      	ldr	r3, [pc, #72]	; (801a670 <mem_malloc+0x1f0>)
 801a628:	f240 32b9 	movw	r2, #953	; 0x3b9
 801a62c:	4914      	ldr	r1, [pc, #80]	; (801a680 <mem_malloc+0x200>)
 801a62e:	4812      	ldr	r0, [pc, #72]	; (801a678 <mem_malloc+0x1f8>)
 801a630:	f00a fee0 	bl	80253f4 <iprintf>
 801a634:	e7b9      	b.n	801a5aa <mem_malloc+0x12a>
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801a636:	4b0e      	ldr	r3, [pc, #56]	; (801a670 <mem_malloc+0x1f0>)
 801a638:	f240 32b5 	movw	r2, #949	; 0x3b5
 801a63c:	4911      	ldr	r1, [pc, #68]	; (801a684 <mem_malloc+0x204>)
 801a63e:	480e      	ldr	r0, [pc, #56]	; (801a678 <mem_malloc+0x1f8>)
 801a640:	f00a fed8 	bl	80253f4 <iprintf>
 801a644:	e7a9      	b.n	801a59a <mem_malloc+0x11a>
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 801a646:	4b0a      	ldr	r3, [pc, #40]	; (801a670 <mem_malloc+0x1f0>)
 801a648:	f240 3287 	movw	r2, #903	; 0x387
 801a64c:	490e      	ldr	r1, [pc, #56]	; (801a688 <mem_malloc+0x208>)
 801a64e:	480a      	ldr	r0, [pc, #40]	; (801a678 <mem_malloc+0x1f8>)
 801a650:	f00a fed0 	bl	80253f4 <iprintf>
  return (struct mem *)(void *)&ram[ptr];
 801a654:	4b03      	ldr	r3, [pc, #12]	; (801a664 <mem_malloc+0x1e4>)
          mem2->next = mem->next;
 801a656:	8821      	ldrh	r1, [r4, #0]
  return (struct mem *)(void *)&ram[ptr];
 801a658:	6818      	ldr	r0, [r3, #0]
 801a65a:	e765      	b.n	801a528 <mem_malloc+0xa8>
 801a65c:	4e03      	ldr	r6, [pc, #12]	; (801a66c <mem_malloc+0x1ec>)
 801a65e:	e79c      	b.n	801a59a <mem_malloc+0x11a>
 801a660:	2001ef48 	.word	0x2001ef48
 801a664:	2001ef4c 	.word	0x2001ef4c
 801a668:	2001ef44 	.word	0x2001ef44
 801a66c:	2001ef50 	.word	0x2001ef50
 801a670:	08043290 	.word	0x08043290
 801a674:	0804359c 	.word	0x0804359c
 801a678:	0802a048 	.word	0x0802a048
 801a67c:	080435cc 	.word	0x080435cc
 801a680:	0804356c 	.word	0x0804356c
 801a684:	08043550 	.word	0x08043550
 801a688:	0804353c 	.word	0x0804353c
 801a68c:	2001ef40 	.word	0x2001ef40

0801a690 <memp_overflow_check_all>:
 *
 * @see memp_overflow_check_element for a description of the check
 */
static void
memp_overflow_check_all(void)
{
 801a690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a694:	4f12      	ldr	r7, [pc, #72]	; (801a6e0 <memp_overflow_check_all+0x50>)
 801a696:	2308      	movs	r3, #8
 801a698:	4c12      	ldr	r4, [pc, #72]	; (801a6e4 <memp_overflow_check_all+0x54>)
 801a69a:	4d13      	ldr	r5, [pc, #76]	; (801a6e8 <memp_overflow_check_all+0x58>)
 801a69c:	f107 083c 	add.w	r8, r7, #60	; 0x3c
  mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 801a6a0:	f8df 9048 	ldr.w	r9, [pc, #72]	; 801a6ec <memp_overflow_check_all+0x5c>
  struct memp *p;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);

  for (i = 0; i < MEMP_MAX; ++i) {
    p = (struct memp *)LWIP_MEM_ALIGN(memp_pools[i]->base);
 801a6a4:	3403      	adds	r4, #3
 801a6a6:	f024 0403 	bic.w	r4, r4, #3
    for (j = 0; j < memp_pools[i]->num; ++j) {
 801a6aa:	b183      	cbz	r3, 801a6ce <memp_overflow_check_all+0x3e>
 801a6ac:	88a9      	ldrh	r1, [r5, #4]
 801a6ae:	2600      	movs	r6, #0
 801a6b0:	3601      	adds	r6, #1
  mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 801a6b2:	f104 001c 	add.w	r0, r4, #28
 801a6b6:	682b      	ldr	r3, [r5, #0]
 801a6b8:	464a      	mov	r2, r9
 801a6ba:	f7ff fc8d 	bl	8019fd8 <mem_overflow_check_raw>
      memp_overflow_check_element(p, memp_pools[i]);
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 801a6be:	88a9      	ldrh	r1, [r5, #4]
    for (j = 0; j < memp_pools[i]->num; ++j) {
 801a6c0:	88e8      	ldrh	r0, [r5, #6]
 801a6c2:	b2b3      	uxth	r3, r6
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 801a6c4:	f101 022c 	add.w	r2, r1, #44	; 0x2c
    for (j = 0; j < memp_pools[i]->num; ++j) {
 801a6c8:	4298      	cmp	r0, r3
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 801a6ca:	4414      	add	r4, r2
    for (j = 0; j < memp_pools[i]->num; ++j) {
 801a6cc:	d8f0      	bhi.n	801a6b0 <memp_overflow_check_all+0x20>
  for (i = 0; i < MEMP_MAX; ++i) {
 801a6ce:	45b8      	cmp	r8, r7
 801a6d0:	d004      	beq.n	801a6dc <memp_overflow_check_all+0x4c>
    p = (struct memp *)LWIP_MEM_ALIGN(memp_pools[i]->base);
 801a6d2:	f857 5b04 	ldr.w	r5, [r7], #4
 801a6d6:	68ac      	ldr	r4, [r5, #8]
    for (j = 0; j < memp_pools[i]->num; ++j) {
 801a6d8:	88eb      	ldrh	r3, [r5, #6]
 801a6da:	e7e3      	b.n	801a6a4 <memp_overflow_check_all+0x14>
    }
  }
  SYS_ARCH_UNPROTECT(old_level);
}
 801a6dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a6e0:	08043880 	.word	0x08043880
 801a6e4:	200296d0 	.word	0x200296d0
 801a6e8:	080437ec 	.word	0x080437ec
 801a6ec:	080435f0 	.word	0x080435f0

0801a6f0 <do_memp_free_pool>:
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 801a6f0:	078b      	lsls	r3, r1, #30
{
 801a6f2:	b570      	push	{r4, r5, r6, lr}
 801a6f4:	460c      	mov	r4, r1
 801a6f6:	4605      	mov	r5, r0
  LWIP_ASSERT("memp_free: mem properly aligned",
 801a6f8:	d11f      	bne.n	801a73a <do_memp_free_pool+0x4a>
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 801a6fa:	68ea      	ldr	r2, [r5, #12]
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 801a6fc:	f1a4 031c 	sub.w	r3, r4, #28
  memp->next = *desc->tab;
 801a700:	6811      	ldr	r1, [r2, #0]
 801a702:	f844 1c1c 	str.w	r1, [r4, #-28]
  *desc->tab = memp;
 801a706:	6013      	str	r3, [r2, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 801a708:	f854 2c1c 	ldr.w	r2, [r4, #-28]
 801a70c:	b15a      	cbz	r2, 801a726 <do_memp_free_pool+0x36>
      if (t == h) {
 801a70e:	429a      	cmp	r2, r3
 801a710:	d105      	bne.n	801a71e <do_memp_free_pool+0x2e>
 801a712:	e009      	b.n	801a728 <do_memp_free_pool+0x38>
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 801a714:	6812      	ldr	r2, [r2, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 801a716:	b133      	cbz	r3, 801a726 <do_memp_free_pool+0x36>
 801a718:	b12a      	cbz	r2, 801a726 <do_memp_free_pool+0x36>
      if (t == h) {
 801a71a:	4293      	cmp	r3, r2
 801a71c:	d004      	beq.n	801a728 <do_memp_free_pool+0x38>
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 801a71e:	6812      	ldr	r2, [r2, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 801a720:	681b      	ldr	r3, [r3, #0]
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 801a722:	2a00      	cmp	r2, #0
 801a724:	d1f6      	bne.n	801a714 <do_memp_free_pool+0x24>
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 801a726:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
 801a728:	4b08      	ldr	r3, [pc, #32]	; (801a74c <do_memp_free_pool+0x5c>)
 801a72a:	f240 1285 	movw	r2, #389	; 0x185
 801a72e:	4908      	ldr	r1, [pc, #32]	; (801a750 <do_memp_free_pool+0x60>)
 801a730:	4808      	ldr	r0, [pc, #32]	; (801a754 <do_memp_free_pool+0x64>)
}
 801a732:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
 801a736:	f00a be5d 	b.w	80253f4 <iprintf>
  LWIP_ASSERT("memp_free: mem properly aligned",
 801a73a:	4b04      	ldr	r3, [pc, #16]	; (801a74c <do_memp_free_pool+0x5c>)
 801a73c:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 801a740:	4905      	ldr	r1, [pc, #20]	; (801a758 <do_memp_free_pool+0x68>)
 801a742:	4804      	ldr	r0, [pc, #16]	; (801a754 <do_memp_free_pool+0x64>)
 801a744:	f00a fe56 	bl	80253f4 <iprintf>
 801a748:	e7d7      	b.n	801a6fa <do_memp_free_pool+0xa>
 801a74a:	bf00      	nop
 801a74c:	080435f8 	.word	0x080435f8
 801a750:	08043648 	.word	0x08043648
 801a754:	0802a048 	.word	0x0802a048
 801a758:	08043628 	.word	0x08043628

0801a75c <memp_init_pool>:
{
 801a75c:	b570      	push	{r4, r5, r6, lr}
  *desc->tab = NULL;
 801a75e:	2200      	movs	r2, #0
  for (i = 0; i < desc->num; ++i) {
 801a760:	88c1      	ldrh	r1, [r0, #6]
  *desc->tab = NULL;
 801a762:	e9d0 4302 	ldrd	r4, r3, [r0, #8]
 801a766:	601a      	str	r2, [r3, #0]
  for (i = 0; i < desc->num; ++i) {
 801a768:	b1b1      	cbz	r1, 801a798 <memp_init_pool+0x3c>
 801a76a:	3403      	adds	r4, #3
 801a76c:	4605      	mov	r5, r0
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 801a76e:	8881      	ldrh	r1, [r0, #4]
  for (i = 0; i < desc->num; ++i) {
 801a770:	4616      	mov	r6, r2
 801a772:	f024 0403 	bic.w	r4, r4, #3
 801a776:	e001      	b.n	801a77c <memp_init_pool+0x20>
    memp->next = *desc->tab;
 801a778:	68eb      	ldr	r3, [r5, #12]
 801a77a:	681a      	ldr	r2, [r3, #0]
 801a77c:	6022      	str	r2, [r4, #0]
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 801a77e:	f104 001c 	add.w	r0, r4, #28
    *desc->tab = memp;
 801a782:	601c      	str	r4, [r3, #0]
  for (i = 0; i < desc->num; ++i) {
 801a784:	3601      	adds	r6, #1
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 801a786:	f7ff fc73 	bl	801a070 <mem_overflow_init_raw>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 801a78a:	88a9      	ldrh	r1, [r5, #4]
  for (i = 0; i < desc->num; ++i) {
 801a78c:	88eb      	ldrh	r3, [r5, #6]
                                   + MEM_SANITY_REGION_AFTER_ALIGNED
 801a78e:	f101 022c 	add.w	r2, r1, #44	; 0x2c
  for (i = 0; i < desc->num; ++i) {
 801a792:	42b3      	cmp	r3, r6
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 801a794:	4414      	add	r4, r2
  for (i = 0; i < desc->num; ++i) {
 801a796:	dcef      	bgt.n	801a778 <memp_init_pool+0x1c>
}
 801a798:	bd70      	pop	{r4, r5, r6, pc}
 801a79a:	bf00      	nop

0801a79c <memp_init>:
{
 801a79c:	b538      	push	{r3, r4, r5, lr}
 801a79e:	4c07      	ldr	r4, [pc, #28]	; (801a7bc <memp_init+0x20>)
 801a7a0:	4807      	ldr	r0, [pc, #28]	; (801a7c0 <memp_init+0x24>)
 801a7a2:	f104 053c 	add.w	r5, r4, #60	; 0x3c
 801a7a6:	e001      	b.n	801a7ac <memp_init+0x10>
    memp_init_pool(memp_pools[i]);
 801a7a8:	f854 0b04 	ldr.w	r0, [r4], #4
 801a7ac:	f7ff ffd6 	bl	801a75c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801a7b0:	42ac      	cmp	r4, r5
 801a7b2:	d1f9      	bne.n	801a7a8 <memp_init+0xc>
}
 801a7b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_overflow_check_all();
 801a7b8:	f7ff bf6a 	b.w	801a690 <memp_overflow_check_all>
 801a7bc:	08043880 	.word	0x08043880
 801a7c0:	080437ec 	.word	0x080437ec

0801a7c4 <memp_malloc_fn>:
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801a7c4:	280f      	cmp	r0, #15
{
 801a7c6:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801a7c8:	d81d      	bhi.n	801a806 <memp_malloc_fn+0x42>
  memp_overflow_check_all();
 801a7ca:	4604      	mov	r4, r0
 801a7cc:	460e      	mov	r6, r1
 801a7ce:	4615      	mov	r5, r2
 801a7d0:	f7ff ff5e 	bl	801a690 <memp_overflow_check_all>
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 801a7d4:	4b11      	ldr	r3, [pc, #68]	; (801a81c <memp_malloc_fn+0x58>)
 801a7d6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801a7da:	68db      	ldr	r3, [r3, #12]
  memp = *desc->tab;
 801a7dc:	681c      	ldr	r4, [r3, #0]
  if (memp != NULL) {
 801a7de:	b144      	cbz	r4, 801a7f2 <memp_malloc_fn+0x2e>
    *desc->tab = memp->next;
 801a7e0:	6822      	ldr	r2, [r4, #0]
 801a7e2:	601a      	str	r2, [r3, #0]
    memp->next = NULL;
 801a7e4:	2300      	movs	r3, #0
 801a7e6:	6023      	str	r3, [r4, #0]
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801a7e8:	07a3      	lsls	r3, r4, #30
    memp->line = line;
 801a7ea:	e9c4 6501 	strd	r6, r5, [r4, #4]
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801a7ee:	d102      	bne.n	801a7f6 <memp_malloc_fn+0x32>
    return ((u8_t *)memp + MEMP_SIZE);
 801a7f0:	341c      	adds	r4, #28
}
 801a7f2:	4620      	mov	r0, r4
 801a7f4:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801a7f6:	4b0a      	ldr	r3, [pc, #40]	; (801a820 <memp_malloc_fn+0x5c>)
 801a7f8:	f44f 728c 	mov.w	r2, #280	; 0x118
 801a7fc:	4909      	ldr	r1, [pc, #36]	; (801a824 <memp_malloc_fn+0x60>)
 801a7fe:	480a      	ldr	r0, [pc, #40]	; (801a828 <memp_malloc_fn+0x64>)
 801a800:	f00a fdf8 	bl	80253f4 <iprintf>
 801a804:	e7f4      	b.n	801a7f0 <memp_malloc_fn+0x2c>
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801a806:	2400      	movs	r4, #0
 801a808:	4b05      	ldr	r3, [pc, #20]	; (801a820 <memp_malloc_fn+0x5c>)
 801a80a:	f240 1257 	movw	r2, #343	; 0x157
 801a80e:	4907      	ldr	r1, [pc, #28]	; (801a82c <memp_malloc_fn+0x68>)
 801a810:	4805      	ldr	r0, [pc, #20]	; (801a828 <memp_malloc_fn+0x64>)
 801a812:	f00a fdef 	bl	80253f4 <iprintf>
}
 801a816:	4620      	mov	r0, r4
 801a818:	bd70      	pop	{r4, r5, r6, pc}
 801a81a:	bf00      	nop
 801a81c:	0804387c 	.word	0x0804387c
 801a820:	080435f8 	.word	0x080435f8
 801a824:	08043668 	.word	0x08043668
 801a828:	0802a048 	.word	0x0802a048
 801a82c:	0804368c 	.word	0x0804368c

0801a830 <memp_free>:
{
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 801a830:	280f      	cmp	r0, #15
 801a832:	d80e      	bhi.n	801a852 <memp_free+0x22>
{
 801a834:	b570      	push	{r4, r5, r6, lr}
 801a836:	460d      	mov	r5, r1

  if (mem == NULL) {
 801a838:	b151      	cbz	r1, 801a850 <memp_free+0x20>
    return;
  }

#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
 801a83a:	4604      	mov	r4, r0
 801a83c:	f7ff ff28 	bl	801a690 <memp_overflow_check_all>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 801a840:	4b07      	ldr	r3, [pc, #28]	; (801a860 <memp_free+0x30>)
 801a842:	4629      	mov	r1, r5
 801a844:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 801a848:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  do_memp_free_pool(memp_pools[type], mem);
 801a84c:	f7ff bf50 	b.w	801a6f0 <do_memp_free_pool>
}
 801a850:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 801a852:	4b04      	ldr	r3, [pc, #16]	; (801a864 <memp_free+0x34>)
 801a854:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 801a858:	4903      	ldr	r1, [pc, #12]	; (801a868 <memp_free+0x38>)
 801a85a:	4804      	ldr	r0, [pc, #16]	; (801a86c <memp_free+0x3c>)
 801a85c:	f00a bdca 	b.w	80253f4 <iprintf>
 801a860:	0804387c 	.word	0x0804387c
 801a864:	080435f8 	.word	0x080435f8
 801a868:	080436ac 	.word	0x080436ac
 801a86c:	0802a048 	.word	0x0802a048

0801a870 <netif_null_output_ip4>:
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
}
 801a870:	f06f 000b 	mvn.w	r0, #11
 801a874:	4770      	bx	lr
 801a876:	bf00      	nop

0801a878 <netif_issue_reports>:
{
 801a878:	b510      	push	{r4, lr}
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 801a87a:	4604      	mov	r4, r0
 801a87c:	b150      	cbz	r0, 801a894 <netif_issue_reports+0x1c>
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 801a87e:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 801a882:	f003 0205 	and.w	r2, r3, #5
 801a886:	2a05      	cmp	r2, #5
 801a888:	d103      	bne.n	801a892 <netif_issue_reports+0x1a>
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801a88a:	6862      	ldr	r2, [r4, #4]
 801a88c:	b10a      	cbz	r2, 801a892 <netif_issue_reports+0x1a>
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 801a88e:	071b      	lsls	r3, r3, #28
 801a890:	d408      	bmi.n	801a8a4 <netif_issue_reports+0x2c>
}
 801a892:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 801a894:	4b06      	ldr	r3, [pc, #24]	; (801a8b0 <netif_issue_reports+0x38>)
 801a896:	f240 326d 	movw	r2, #877	; 0x36d
 801a89a:	4906      	ldr	r1, [pc, #24]	; (801a8b4 <netif_issue_reports+0x3c>)
 801a89c:	4806      	ldr	r0, [pc, #24]	; (801a8b8 <netif_issue_reports+0x40>)
 801a89e:	f00a fda9 	bl	80253f4 <iprintf>
 801a8a2:	e7ec      	b.n	801a87e <netif_issue_reports+0x6>
      etharp_gratuitous(netif);
 801a8a4:	1d21      	adds	r1, r4, #4
 801a8a6:	4620      	mov	r0, r4
}
 801a8a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      etharp_gratuitous(netif);
 801a8ac:	f007 bfac 	b.w	8022808 <etharp_request>
 801a8b0:	080438bc 	.word	0x080438bc
 801a8b4:	080438f0 	.word	0x080438f0
 801a8b8:	0802a048 	.word	0x0802a048

0801a8bc <netif_do_set_ipaddr.isra.0>:
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
 801a8bc:	b570      	push	{r4, r5, r6, lr}
 801a8be:	4605      	mov	r5, r0
 801a8c0:	b082      	sub	sp, #8
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 801a8c2:	460c      	mov	r4, r1
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
 801a8c4:	4616      	mov	r6, r2
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 801a8c6:	b301      	cbz	r1, 801a90a <netif_do_set_ipaddr.isra.0+0x4e>
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 801a8c8:	686b      	ldr	r3, [r5, #4]
 801a8ca:	6822      	ldr	r2, [r4, #0]
 801a8cc:	429a      	cmp	r2, r3
 801a8ce:	d101      	bne.n	801a8d4 <netif_do_set_ipaddr.isra.0+0x18>
}
 801a8d0:	b002      	add	sp, #8
 801a8d2:	bd70      	pop	{r4, r5, r6, pc}
    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 801a8d4:	6033      	str	r3, [r6, #0]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 801a8d6:	4630      	mov	r0, r6
 801a8d8:	a901      	add	r1, sp, #4
    *ip_2_ip4(&new_addr) = *ipaddr;
 801a8da:	9201      	str	r2, [sp, #4]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 801a8dc:	f002 fa5a 	bl	801cd94 <tcp_netif_ip_addr_changed>
  udp_netif_ip_addr_changed(old_addr, new_addr);
 801a8e0:	a901      	add	r1, sp, #4
 801a8e2:	4630      	mov	r0, r6
 801a8e4:	f005 fde4 	bl	80204b0 <udp_netif_ip_addr_changed>
  raw_netif_ip_addr_changed(old_addr, new_addr);
 801a8e8:	a901      	add	r1, sp, #4
 801a8ea:	4630      	mov	r0, r6
 801a8ec:	f000 ff6c 	bl	801b7c8 <raw_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801a8f0:	6823      	ldr	r3, [r4, #0]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 801a8f2:	2101      	movs	r1, #1
 801a8f4:	4628      	mov	r0, r5
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801a8f6:	606b      	str	r3, [r5, #4]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 801a8f8:	f7ff ffbe 	bl	801a878 <netif_issue_reports>
    NETIF_STATUS_CALLBACK(netif);
 801a8fc:	69eb      	ldr	r3, [r5, #28]
 801a8fe:	2b00      	cmp	r3, #0
 801a900:	d0e6      	beq.n	801a8d0 <netif_do_set_ipaddr.isra.0+0x14>
 801a902:	4628      	mov	r0, r5
 801a904:	4798      	blx	r3
}
 801a906:	b002      	add	sp, #8
 801a908:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 801a90a:	4b04      	ldr	r3, [pc, #16]	; (801a91c <netif_do_set_ipaddr.isra.0+0x60>)
 801a90c:	f240 12cb 	movw	r2, #459	; 0x1cb
 801a910:	4903      	ldr	r1, [pc, #12]	; (801a920 <netif_do_set_ipaddr.isra.0+0x64>)
 801a912:	4804      	ldr	r0, [pc, #16]	; (801a924 <netif_do_set_ipaddr.isra.0+0x68>)
 801a914:	f00a fd6e 	bl	80253f4 <iprintf>
 801a918:	e7d6      	b.n	801a8c8 <netif_do_set_ipaddr.isra.0+0xc>
 801a91a:	bf00      	nop
 801a91c:	080438bc 	.word	0x080438bc
 801a920:	08043914 	.word	0x08043914
 801a924:	0802a048 	.word	0x0802a048

0801a928 <netif_init>:
}
 801a928:	4770      	bx	lr
 801a92a:	bf00      	nop

0801a92c <netif_set_addr>:
{
 801a92c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY4;
 801a92e:	2900      	cmp	r1, #0
{
 801a930:	461f      	mov	r7, r3
    ipaddr = IP4_ADDR_ANY4;
 801a932:	4b16      	ldr	r3, [pc, #88]	; (801a98c <netif_set_addr+0x60>)
  if (ipaddr == NULL) {
 801a934:	460c      	mov	r4, r1
{
 801a936:	b083      	sub	sp, #12
 801a938:	4605      	mov	r5, r0
    ipaddr = IP4_ADDR_ANY4;
 801a93a:	bf14      	ite	ne
 801a93c:	460c      	movne	r4, r1
 801a93e:	461c      	moveq	r4, r3
  if (netmask == NULL) {
 801a940:	b30a      	cbz	r2, 801a986 <netif_set_addr+0x5a>
 801a942:	4616      	mov	r6, r2
  if (gw == NULL) {
 801a944:	b1ef      	cbz	r7, 801a982 <netif_set_addr+0x56>
  remove = ip4_addr_isany(ipaddr);
 801a946:	6823      	ldr	r3, [r4, #0]
 801a948:	b993      	cbnz	r3, 801a970 <netif_set_addr+0x44>
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 801a94a:	4621      	mov	r1, r4
 801a94c:	aa01      	add	r2, sp, #4
 801a94e:	4628      	mov	r0, r5
 801a950:	f7ff ffb4 	bl	801a8bc <netif_do_set_ipaddr.isra.0>
 801a954:	2101      	movs	r1, #1
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 801a956:	6833      	ldr	r3, [r6, #0]
 801a958:	68aa      	ldr	r2, [r5, #8]
 801a95a:	4293      	cmp	r3, r2
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 801a95c:	68ea      	ldr	r2, [r5, #12]
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801a95e:	bf18      	it	ne
 801a960:	60ab      	strne	r3, [r5, #8]
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 801a962:	683b      	ldr	r3, [r7, #0]
 801a964:	4293      	cmp	r3, r2
    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 801a966:	bf18      	it	ne
 801a968:	60eb      	strne	r3, [r5, #12]
  if (!remove) {
 801a96a:	b119      	cbz	r1, 801a974 <netif_set_addr+0x48>
}
 801a96c:	b003      	add	sp, #12
 801a96e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  remove = ip4_addr_isany(ipaddr);
 801a970:	2100      	movs	r1, #0
 801a972:	e7f0      	b.n	801a956 <netif_set_addr+0x2a>
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 801a974:	aa01      	add	r2, sp, #4
 801a976:	4621      	mov	r1, r4
 801a978:	4628      	mov	r0, r5
 801a97a:	f7ff ff9f 	bl	801a8bc <netif_do_set_ipaddr.isra.0>
}
 801a97e:	b003      	add	sp, #12
 801a980:	bdf0      	pop	{r4, r5, r6, r7, pc}
    gw = IP4_ADDR_ANY4;
 801a982:	4f02      	ldr	r7, [pc, #8]	; (801a98c <netif_set_addr+0x60>)
 801a984:	e7df      	b.n	801a946 <netif_set_addr+0x1a>
    netmask = IP4_ADDR_ANY4;
 801a986:	461e      	mov	r6, r3
 801a988:	e7dc      	b.n	801a944 <netif_set_addr+0x18>
 801a98a:	bf00      	nop
 801a98c:	080459e4 	.word	0x080459e4

0801a990 <netif_add>:
{
 801a990:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a994:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 801a996:	4606      	mov	r6, r0
 801a998:	2800      	cmp	r0, #0
 801a99a:	f000 8081 	beq.w	801aaa0 <netif_add+0x110>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 801a99e:	2d00      	cmp	r5, #0
 801a9a0:	f000 8087 	beq.w	801aab2 <netif_add+0x122>
  if (ipaddr == NULL) {
 801a9a4:	2900      	cmp	r1, #0
 801a9a6:	d06f      	beq.n	801aa88 <netif_add+0xf8>
  if (netmask == NULL) {
 801a9a8:	2a00      	cmp	r2, #0
 801a9aa:	d068      	beq.n	801aa7e <netif_add+0xee>
  if (gw == NULL) {
 801a9ac:	2b00      	cmp	r3, #0
 801a9ae:	d069      	beq.n	801aa84 <netif_add+0xf4>
  netif->state = state;
 801a9b0:	980a      	ldr	r0, [sp, #40]	; 0x28
  ip_addr_set_zero_ip4(&netif->ip_addr);
 801a9b2:	2400      	movs	r4, #0
  netif->num = netif_num;
 801a9b4:	f8df a128 	ldr.w	sl, [pc, #296]	; 801aae0 <netif_add+0x150>
  netif->state = state;
 801a9b8:	6270      	str	r0, [r6, #36]	; 0x24
  netif->input = input;
 801a9ba:	980c      	ldr	r0, [sp, #48]	; 0x30
  ip_addr_set_zero_ip4(&netif->gw);
 801a9bc:	60f4      	str	r4, [r6, #12]
  netif->input = input;
 801a9be:	6130      	str	r0, [r6, #16]
  netif->num = netif_num;
 801a9c0:	f89a 0000 	ldrb.w	r0, [sl]
  netif->mtu = 0;
 801a9c4:	85b4      	strh	r4, [r6, #44]	; 0x2c
  netif->num = netif_num;
 801a9c6:	f886 0038 	strb.w	r0, [r6, #56]	; 0x38
  netif->output = netif_null_output_ip4;
 801a9ca:	483e      	ldr	r0, [pc, #248]	; (801aac4 <netif_add+0x134>)
  netif->flags = 0;
 801a9cc:	f886 4035 	strb.w	r4, [r6, #53]	; 0x35
  netif->output = netif_null_output_ip4;
 801a9d0:	6170      	str	r0, [r6, #20]
  netif_set_addr(netif, ipaddr, netmask, gw);
 801a9d2:	4630      	mov	r0, r6
  memset(netif->client_data, 0, sizeof(netif->client_data));
 801a9d4:	62b4      	str	r4, [r6, #40]	; 0x28
  ip_addr_set_zero_ip4(&netif->netmask);
 801a9d6:	e9c6 4401 	strd	r4, r4, [r6, #4]
  netif->link_callback = NULL;
 801a9da:	e9c6 4407 	strd	r4, r4, [r6, #28]
  netif_set_addr(netif, ipaddr, netmask, gw);
 801a9de:	f7ff ffa5 	bl	801a92c <netif_set_addr>
  if (init(netif) != ERR_OK) {
 801a9e2:	4630      	mov	r0, r6
 801a9e4:	47a8      	blx	r5
 801a9e6:	2800      	cmp	r0, #0
 801a9e8:	d157      	bne.n	801aa9a <netif_add+0x10a>
      if (netif->num == 255) {
 801a9ea:	f896 2038 	ldrb.w	r2, [r6, #56]	; 0x38
 801a9ee:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 801aae4 <netif_add+0x154>
        LWIP_ASSERT("netif already added", netif2 != netif);
 801a9f2:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 801aad4 <netif_add+0x144>
 801a9f6:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 801aae8 <netif_add+0x158>
 801a9fa:	4f33      	ldr	r7, [pc, #204]	; (801aac8 <netif_add+0x138>)
      if (netif->num == 255) {
 801a9fc:	2aff      	cmp	r2, #255	; 0xff
 801a9fe:	d102      	bne.n	801aa06 <netif_add+0x76>
        netif->num = 0;
 801aa00:	2300      	movs	r3, #0
 801aa02:	f886 3038 	strb.w	r3, [r6, #56]	; 0x38
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801aa06:	f8d8 4000 	ldr.w	r4, [r8]
 801aa0a:	2c00      	cmp	r4, #0
 801aa0c:	d042      	beq.n	801aa94 <netif_add+0x104>
      num_netifs = 0;
 801aa0e:	2500      	movs	r5, #0
 801aa10:	e007      	b.n	801aa22 <netif_add+0x92>
        if (netif2->num == netif->num) {
 801aa12:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 801aa16:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 801aa1a:	429a      	cmp	r2, r3
 801aa1c:	d014      	beq.n	801aa48 <netif_add+0xb8>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801aa1e:	6824      	ldr	r4, [r4, #0]
 801aa20:	b1fc      	cbz	r4, 801aa62 <netif_add+0xd2>
        LWIP_ASSERT("netif already added", netif2 != netif);
 801aa22:	42a6      	cmp	r6, r4
        num_netifs++;
 801aa24:	f105 0501 	add.w	r5, r5, #1
        LWIP_ASSERT("netif already added", netif2 != netif);
 801aa28:	d013      	beq.n	801aa52 <netif_add+0xc2>
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 801aa2a:	2dff      	cmp	r5, #255	; 0xff
 801aa2c:	ddf1      	ble.n	801aa12 <netif_add+0x82>
 801aa2e:	465b      	mov	r3, fp
 801aa30:	f240 128d 	movw	r2, #397	; 0x18d
 801aa34:	4925      	ldr	r1, [pc, #148]	; (801aacc <netif_add+0x13c>)
 801aa36:	4638      	mov	r0, r7
 801aa38:	f00a fcdc 	bl	80253f4 <iprintf>
        if (netif2->num == netif->num) {
 801aa3c:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 801aa40:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 801aa44:	429a      	cmp	r2, r3
 801aa46:	d1ea      	bne.n	801aa1e <netif_add+0x8e>
          netif->num++;
 801aa48:	3201      	adds	r2, #1
 801aa4a:	b2d2      	uxtb	r2, r2
 801aa4c:	f886 2038 	strb.w	r2, [r6, #56]	; 0x38
    } while (netif2 != NULL);
 801aa50:	e7d4      	b.n	801a9fc <netif_add+0x6c>
        LWIP_ASSERT("netif already added", netif2 != netif);
 801aa52:	465b      	mov	r3, fp
 801aa54:	f240 128b 	movw	r2, #395	; 0x18b
 801aa58:	4649      	mov	r1, r9
 801aa5a:	4638      	mov	r0, r7
 801aa5c:	f00a fcca 	bl	80253f4 <iprintf>
 801aa60:	e7e3      	b.n	801aa2a <netif_add+0x9a>
  netif->next = netif_list;
 801aa62:	f8d8 4000 	ldr.w	r4, [r8]
  if (netif->num == 254) {
 801aa66:	2bfe      	cmp	r3, #254	; 0xfe
 801aa68:	d012      	beq.n	801aa90 <netif_add+0x100>
    netif_num = (u8_t)(netif->num + 1);
 801aa6a:	3301      	adds	r3, #1
 801aa6c:	b2db      	uxtb	r3, r3
  return netif;
 801aa6e:	4630      	mov	r0, r6
  netif->next = netif_list;
 801aa70:	6034      	str	r4, [r6, #0]
 801aa72:	f88a 3000 	strb.w	r3, [sl]
  netif_list = netif;
 801aa76:	f8c8 6000 	str.w	r6, [r8]
}
 801aa7a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 801aa7e:	4a14      	ldr	r2, [pc, #80]	; (801aad0 <netif_add+0x140>)
  if (gw == NULL) {
 801aa80:	2b00      	cmp	r3, #0
 801aa82:	d195      	bne.n	801a9b0 <netif_add+0x20>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 801aa84:	4b12      	ldr	r3, [pc, #72]	; (801aad0 <netif_add+0x140>)
 801aa86:	e793      	b.n	801a9b0 <netif_add+0x20>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 801aa88:	4911      	ldr	r1, [pc, #68]	; (801aad0 <netif_add+0x140>)
  if (netmask == NULL) {
 801aa8a:	2a00      	cmp	r2, #0
 801aa8c:	d18e      	bne.n	801a9ac <netif_add+0x1c>
 801aa8e:	e7f6      	b.n	801aa7e <netif_add+0xee>
    netif_num = 0;
 801aa90:	2300      	movs	r3, #0
 801aa92:	e7ec      	b.n	801aa6e <netif_add+0xde>
  if (netif->num == 254) {
 801aa94:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 801aa98:	e7e5      	b.n	801aa66 <netif_add+0xd6>
    return NULL;
 801aa9a:	4620      	mov	r0, r4
}
 801aa9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 801aaa0:	4b0c      	ldr	r3, [pc, #48]	; (801aad4 <netif_add+0x144>)
 801aaa2:	f240 1227 	movw	r2, #295	; 0x127
 801aaa6:	490c      	ldr	r1, [pc, #48]	; (801aad8 <netif_add+0x148>)
 801aaa8:	4807      	ldr	r0, [pc, #28]	; (801aac8 <netif_add+0x138>)
 801aaaa:	f00a fca3 	bl	80253f4 <iprintf>
 801aaae:	4630      	mov	r0, r6
 801aab0:	e7e3      	b.n	801aa7a <netif_add+0xea>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 801aab2:	4b08      	ldr	r3, [pc, #32]	; (801aad4 <netif_add+0x144>)
 801aab4:	f44f 7294 	mov.w	r2, #296	; 0x128
 801aab8:	4908      	ldr	r1, [pc, #32]	; (801aadc <netif_add+0x14c>)
 801aaba:	4803      	ldr	r0, [pc, #12]	; (801aac8 <netif_add+0x138>)
 801aabc:	f00a fc9a 	bl	80253f4 <iprintf>
 801aac0:	4628      	mov	r0, r5
 801aac2:	e7da      	b.n	801aa7a <netif_add+0xea>
 801aac4:	0801a871 	.word	0x0801a871
 801aac8:	0802a048 	.word	0x0802a048
 801aacc:	08043978 	.word	0x08043978
 801aad0:	080459e4 	.word	0x080459e4
 801aad4:	080438bc 	.word	0x080438bc
 801aad8:	08043924 	.word	0x08043924
 801aadc:	08043940 	.word	0x08043940
 801aae0:	2002e0bc 	.word	0x2002e0bc
 801aae4:	2002e0b8 	.word	0x2002e0b8
 801aae8:	08043964 	.word	0x08043964

0801aaec <netif_set_default>:
  netif_default = netif;
 801aaec:	4b01      	ldr	r3, [pc, #4]	; (801aaf4 <netif_set_default+0x8>)
 801aaee:	6018      	str	r0, [r3, #0]
}
 801aaf0:	4770      	bx	lr
 801aaf2:	bf00      	nop
 801aaf4:	2002e0b4 	.word	0x2002e0b4

0801aaf8 <netif_set_up>:
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 801aaf8:	b198      	cbz	r0, 801ab22 <netif_set_up+0x2a>
{
 801aafa:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_UP)) {
 801aafc:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 801ab00:	4604      	mov	r4, r0
 801ab02:	07da      	lsls	r2, r3, #31
 801ab04:	d40c      	bmi.n	801ab20 <netif_set_up+0x28>
    netif_set_flags(netif, NETIF_FLAG_UP);
 801ab06:	f043 0301 	orr.w	r3, r3, #1
    NETIF_STATUS_CALLBACK(netif);
 801ab0a:	69c2      	ldr	r2, [r0, #28]
    netif_set_flags(netif, NETIF_FLAG_UP);
 801ab0c:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    NETIF_STATUS_CALLBACK(netif);
 801ab10:	b102      	cbz	r2, 801ab14 <netif_set_up+0x1c>
 801ab12:	4790      	blx	r2
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801ab14:	4620      	mov	r0, r4
 801ab16:	2103      	movs	r1, #3
}
 801ab18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801ab1c:	f7ff beac 	b.w	801a878 <netif_issue_reports>
}
 801ab20:	bd10      	pop	{r4, pc}
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 801ab22:	4b03      	ldr	r3, [pc, #12]	; (801ab30 <netif_set_up+0x38>)
 801ab24:	f44f 7254 	mov.w	r2, #848	; 0x350
 801ab28:	4902      	ldr	r1, [pc, #8]	; (801ab34 <netif_set_up+0x3c>)
 801ab2a:	4803      	ldr	r0, [pc, #12]	; (801ab38 <netif_set_up+0x40>)
 801ab2c:	f00a bc62 	b.w	80253f4 <iprintf>
 801ab30:	080438bc 	.word	0x080438bc
 801ab34:	080439a8 	.word	0x080439a8
 801ab38:	0802a048 	.word	0x0802a048

0801ab3c <netif_set_down>:
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 801ab3c:	b1a8      	cbz	r0, 801ab6a <netif_set_down+0x2e>
{
 801ab3e:	b510      	push	{r4, lr}
  if (netif->flags & NETIF_FLAG_UP) {
 801ab40:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 801ab44:	4604      	mov	r4, r0
 801ab46:	07da      	lsls	r2, r3, #31
 801ab48:	d50b      	bpl.n	801ab62 <netif_set_down+0x26>
    netif_clear_flags(netif, NETIF_FLAG_UP);
 801ab4a:	f023 0201 	bic.w	r2, r3, #1
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801ab4e:	071b      	lsls	r3, r3, #28
    netif_clear_flags(netif, NETIF_FLAG_UP);
 801ab50:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801ab54:	d406      	bmi.n	801ab64 <netif_set_down+0x28>
    NETIF_STATUS_CALLBACK(netif);
 801ab56:	69e3      	ldr	r3, [r4, #28]
 801ab58:	b11b      	cbz	r3, 801ab62 <netif_set_down+0x26>
 801ab5a:	4620      	mov	r0, r4
}
 801ab5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_STATUS_CALLBACK(netif);
 801ab60:	4718      	bx	r3
}
 801ab62:	bd10      	pop	{r4, pc}
      etharp_cleanup_netif(netif);
 801ab64:	f007 fbc8 	bl	80222f8 <etharp_cleanup_netif>
 801ab68:	e7f5      	b.n	801ab56 <netif_set_down+0x1a>
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 801ab6a:	4b03      	ldr	r3, [pc, #12]	; (801ab78 <netif_set_down+0x3c>)
 801ab6c:	f240 329b 	movw	r2, #923	; 0x39b
 801ab70:	4902      	ldr	r1, [pc, #8]	; (801ab7c <netif_set_down+0x40>)
 801ab72:	4803      	ldr	r0, [pc, #12]	; (801ab80 <netif_set_down+0x44>)
 801ab74:	f00a bc3e 	b.w	80253f4 <iprintf>
 801ab78:	080438bc 	.word	0x080438bc
 801ab7c:	080439c4 	.word	0x080439c4
 801ab80:	0802a048 	.word	0x0802a048

0801ab84 <netif_set_status_callback>:
  if (netif) {
 801ab84:	b100      	cbz	r0, 801ab88 <netif_set_status_callback+0x4>
    netif->status_callback = status_callback;
 801ab86:	61c1      	str	r1, [r0, #28]
}
 801ab88:	4770      	bx	lr
 801ab8a:	bf00      	nop

0801ab8c <netif_set_link_up>:
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 801ab8c:	b1b8      	cbz	r0, 801abbe <netif_set_link_up+0x32>
{
 801ab8e:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 801ab90:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 801ab94:	4604      	mov	r4, r0
 801ab96:	075a      	lsls	r2, r3, #29
 801ab98:	d500      	bpl.n	801ab9c <netif_set_link_up+0x10>
}
 801ab9a:	bd10      	pop	{r4, pc}
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 801ab9c:	f043 0304 	orr.w	r3, r3, #4
 801aba0:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    dhcp_network_changed(netif);
 801aba4:	f006 fd96 	bl	80216d4 <dhcp_network_changed>
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801aba8:	2103      	movs	r1, #3
 801abaa:	4620      	mov	r0, r4
 801abac:	f7ff fe64 	bl	801a878 <netif_issue_reports>
    NETIF_LINK_CALLBACK(netif);
 801abb0:	6a23      	ldr	r3, [r4, #32]
 801abb2:	2b00      	cmp	r3, #0
 801abb4:	d0f1      	beq.n	801ab9a <netif_set_link_up+0xe>
 801abb6:	4620      	mov	r0, r4
}
 801abb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_LINK_CALLBACK(netif);
 801abbc:	4718      	bx	r3
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 801abbe:	4b03      	ldr	r3, [pc, #12]	; (801abcc <netif_set_link_up+0x40>)
 801abc0:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 801abc4:	4902      	ldr	r1, [pc, #8]	; (801abd0 <netif_set_link_up+0x44>)
 801abc6:	4803      	ldr	r0, [pc, #12]	; (801abd4 <netif_set_link_up+0x48>)
 801abc8:	f00a bc14 	b.w	80253f4 <iprintf>
 801abcc:	080438bc 	.word	0x080438bc
 801abd0:	080439e4 	.word	0x080439e4
 801abd4:	0802a048 	.word	0x0802a048

0801abd8 <netif_set_link_down>:
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 801abd8:	b158      	cbz	r0, 801abf2 <netif_set_link_down+0x1a>
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 801abda:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 801abde:	0751      	lsls	r1, r2, #29
 801abe0:	d506      	bpl.n	801abf0 <netif_set_link_down+0x18>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 801abe2:	f022 0204 	bic.w	r2, r2, #4
    NETIF_LINK_CALLBACK(netif);
 801abe6:	6a01      	ldr	r1, [r0, #32]
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 801abe8:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    NETIF_LINK_CALLBACK(netif);
 801abec:	b101      	cbz	r1, 801abf0 <netif_set_link_down+0x18>
 801abee:	4708      	bx	r1
}
 801abf0:	4770      	bx	lr
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 801abf2:	4b03      	ldr	r3, [pc, #12]	; (801ac00 <netif_set_link_down+0x28>)
 801abf4:	f240 4206 	movw	r2, #1030	; 0x406
 801abf8:	4902      	ldr	r1, [pc, #8]	; (801ac04 <netif_set_link_down+0x2c>)
 801abfa:	4803      	ldr	r0, [pc, #12]	; (801ac08 <netif_set_link_down+0x30>)
 801abfc:	f00a bbfa 	b.w	80253f4 <iprintf>
 801ac00:	080438bc 	.word	0x080438bc
 801ac04:	08043a08 	.word	0x08043a08
 801ac08:	0802a048 	.word	0x0802a048

0801ac0c <netif_set_link_callback>:
  if (netif) {
 801ac0c:	b100      	cbz	r0, 801ac10 <netif_set_link_callback+0x4>
    netif->link_callback = link_callback;
 801ac0e:	6201      	str	r1, [r0, #32]
}
 801ac10:	4770      	bx	lr
 801ac12:	bf00      	nop

0801ac14 <netif_get_by_index>:
{
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 801ac14:	4602      	mov	r2, r0
 801ac16:	b158      	cbz	r0, 801ac30 <netif_get_by_index+0x1c>
    NETIF_FOREACH(netif) {
 801ac18:	4b06      	ldr	r3, [pc, #24]	; (801ac34 <netif_get_by_index+0x20>)
 801ac1a:	6818      	ldr	r0, [r3, #0]
 801ac1c:	b910      	cbnz	r0, 801ac24 <netif_get_by_index+0x10>
 801ac1e:	e007      	b.n	801ac30 <netif_get_by_index+0x1c>
 801ac20:	6800      	ldr	r0, [r0, #0]
 801ac22:	b130      	cbz	r0, 801ac32 <netif_get_by_index+0x1e>
      if (idx == netif_get_index(netif)) {
 801ac24:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 801ac28:	3301      	adds	r3, #1
 801ac2a:	b2db      	uxtb	r3, r3
 801ac2c:	4293      	cmp	r3, r2
 801ac2e:	d1f7      	bne.n	801ac20 <netif_get_by_index+0xc>
      }
    }
  }

  return NULL;
}
 801ac30:	4770      	bx	lr
 801ac32:	4770      	bx	lr
 801ac34:	2002e0b8 	.word	0x2002e0b8

0801ac38 <pbuf_free_ooseq_callback>:
pbuf_free_ooseq(void)
{
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801ac38:	4907      	ldr	r1, [pc, #28]	; (801ac58 <pbuf_free_ooseq_callback+0x20>)
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 801ac3a:	2200      	movs	r2, #0
 801ac3c:	4b07      	ldr	r3, [pc, #28]	; (801ac5c <pbuf_free_ooseq_callback+0x24>)
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801ac3e:	6808      	ldr	r0, [r1, #0]
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 801ac40:	701a      	strb	r2, [r3, #0]
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801ac42:	b910      	cbnz	r0, 801ac4a <pbuf_free_ooseq_callback+0x12>
 801ac44:	e006      	b.n	801ac54 <pbuf_free_ooseq_callback+0x1c>
 801ac46:	68c0      	ldr	r0, [r0, #12]
 801ac48:	b120      	cbz	r0, 801ac54 <pbuf_free_ooseq_callback+0x1c>
    if (pcb->ooseq != NULL) {
 801ac4a:	6f43      	ldr	r3, [r0, #116]	; 0x74
 801ac4c:	2b00      	cmp	r3, #0
 801ac4e:	d0fa      	beq.n	801ac46 <pbuf_free_ooseq_callback+0xe>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 801ac50:	f002 b8ca 	b.w	801cde8 <tcp_free_ooseq>
static void
pbuf_free_ooseq_callback(void *arg)
{
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
}
 801ac54:	4770      	bx	lr
 801ac56:	bf00      	nop
 801ac58:	2002e0c4 	.word	0x2002e0c4
 801ac5c:	2002e0bd 	.word	0x2002e0bd

0801ac60 <pbuf_free.part.0>:
 * 2->1->1 becomes 1->1->1
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
 801ac60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  PERF_START;

  count = 0;
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 801ac64:	4604      	mov	r4, r0
 801ac66:	2800      	cmp	r0, #0
 801ac68:	d052      	beq.n	801ad10 <pbuf_free.part.0+0xb0>
  count = 0;
 801ac6a:	2500      	movs	r5, #0
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801ac6c:	4f29      	ldr	r7, [pc, #164]	; (801ad14 <pbuf_free.part.0+0xb4>)
 801ac6e:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 801ad24 <pbuf_free.part.0+0xc4>
 801ac72:	4e29      	ldr	r6, [pc, #164]	; (801ad18 <pbuf_free.part.0+0xb8>)
 801ac74:	e00a      	b.n	801ac8c <pbuf_free.part.0+0x2c>
      alloc_src = pbuf_get_allocsrc(p);
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801ac76:	6923      	ldr	r3, [r4, #16]
 801ac78:	2b00      	cmp	r3, #0
 801ac7a:	d03b      	beq.n	801acf4 <pbuf_free.part.0+0x94>
        pc->custom_free_function(p);
 801ac7c:	4620      	mov	r0, r4
 801ac7e:	4798      	blx	r3
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
        }
      }
      count++;
 801ac80:	3501      	adds	r5, #1
 801ac82:	b2ed      	uxtb	r5, r5
  while (p != NULL) {
 801ac84:	f1b9 0f00 	cmp.w	r9, #0
 801ac88:	d01b      	beq.n	801acc2 <pbuf_free.part.0+0x62>
 801ac8a:	464c      	mov	r4, r9
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801ac8c:	7ba3      	ldrb	r3, [r4, #14]
 801ac8e:	b1db      	cbz	r3, 801acc8 <pbuf_free.part.0+0x68>
    ref = --(p->ref);
 801ac90:	3b01      	subs	r3, #1
 801ac92:	b2db      	uxtb	r3, r3
 801ac94:	73a3      	strb	r3, [r4, #14]
    if (ref == 0) {
 801ac96:	b9a3      	cbnz	r3, 801acc2 <pbuf_free.part.0+0x62>
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801ac98:	7b63      	ldrb	r3, [r4, #13]
      q = p->next;
 801ac9a:	f8d4 9000 	ldr.w	r9, [r4]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801ac9e:	079b      	lsls	r3, r3, #30
 801aca0:	d4e9      	bmi.n	801ac76 <pbuf_free.part.0+0x16>
      alloc_src = pbuf_get_allocsrc(p);
 801aca2:	7b23      	ldrb	r3, [r4, #12]
 801aca4:	f003 030f 	and.w	r3, r3, #15
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801aca8:	2b02      	cmp	r3, #2
 801acaa:	d01e      	beq.n	801acea <pbuf_free.part.0+0x8a>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 801acac:	2b01      	cmp	r3, #1
 801acae:	d02a      	beq.n	801ad06 <pbuf_free.part.0+0xa6>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 801acb0:	b99b      	cbnz	r3, 801acda <pbuf_free.part.0+0x7a>
      count++;
 801acb2:	3501      	adds	r5, #1
          mem_free(p);
 801acb4:	4620      	mov	r0, r4
 801acb6:	f7ff fa27 	bl	801a108 <mem_free>
      count++;
 801acba:	b2ed      	uxtb	r5, r5
  while (p != NULL) {
 801acbc:	f1b9 0f00 	cmp.w	r9, #0
 801acc0:	d1e3      	bne.n	801ac8a <pbuf_free.part.0+0x2a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
}
 801acc2:	4628      	mov	r0, r5
 801acc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801acc8:	463b      	mov	r3, r7
 801acca:	f240 22f1 	movw	r2, #753	; 0x2f1
 801acce:	4641      	mov	r1, r8
 801acd0:	4630      	mov	r0, r6
 801acd2:	f00a fb8f 	bl	80253f4 <iprintf>
    ref = --(p->ref);
 801acd6:	7ba3      	ldrb	r3, [r4, #14]
 801acd8:	e7da      	b.n	801ac90 <pbuf_free.part.0+0x30>
          LWIP_ASSERT("invalid pbuf type", 0);
 801acda:	463b      	mov	r3, r7
 801acdc:	f240 320f 	movw	r2, #783	; 0x30f
 801ace0:	490e      	ldr	r1, [pc, #56]	; (801ad1c <pbuf_free.part.0+0xbc>)
 801ace2:	4630      	mov	r0, r6
 801ace4:	f00a fb86 	bl	80253f4 <iprintf>
 801ace8:	e7ca      	b.n	801ac80 <pbuf_free.part.0+0x20>
          memp_free(MEMP_PBUF_POOL, p);
 801acea:	4621      	mov	r1, r4
 801acec:	200f      	movs	r0, #15
 801acee:	f7ff fd9f 	bl	801a830 <memp_free>
 801acf2:	e7c5      	b.n	801ac80 <pbuf_free.part.0+0x20>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801acf4:	463b      	mov	r3, r7
 801acf6:	f240 22ff 	movw	r2, #767	; 0x2ff
 801acfa:	4909      	ldr	r1, [pc, #36]	; (801ad20 <pbuf_free.part.0+0xc0>)
 801acfc:	4630      	mov	r0, r6
 801acfe:	f00a fb79 	bl	80253f4 <iprintf>
        pc->custom_free_function(p);
 801ad02:	6923      	ldr	r3, [r4, #16]
 801ad04:	e7ba      	b.n	801ac7c <pbuf_free.part.0+0x1c>
          memp_free(MEMP_PBUF, p);
 801ad06:	4621      	mov	r1, r4
 801ad08:	200e      	movs	r0, #14
 801ad0a:	f7ff fd91 	bl	801a830 <memp_free>
 801ad0e:	e7b7      	b.n	801ac80 <pbuf_free.part.0+0x20>
  count = 0;
 801ad10:	4605      	mov	r5, r0
 801ad12:	e7d6      	b.n	801acc2 <pbuf_free.part.0+0x62>
 801ad14:	08043a2c 	.word	0x08043a2c
 801ad18:	0802a048 	.word	0x0802a048
 801ad1c:	08043a98 	.word	0x08043a98
 801ad20:	08043a74 	.word	0x08043a74
 801ad24:	08043a5c 	.word	0x08043a5c

0801ad28 <pbuf_copy.part.0>:
 * @return ERR_OK if pbuf was copied
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
 801ad28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
{
  size_t offset_to = 0, offset_from = 0, len;
 801ad2c:	2600      	movs	r6, #0
      len = p_to->len - offset_to;
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
    offset_to += len;
    offset_from += len;
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801ad2e:	f8df a124 	ldr.w	sl, [pc, #292]	; 801ae54 <pbuf_copy.part.0+0x12c>
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
 801ad32:	4605      	mov	r5, r0
 801ad34:	4688      	mov	r8, r1
  size_t offset_to = 0, offset_from = 0, len;
 801ad36:	4637      	mov	r7, r6
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801ad38:	8944      	ldrh	r4, [r0, #10]
 801ad3a:	894a      	ldrh	r2, [r1, #10]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801ad3c:	f8df b128 	ldr.w	fp, [pc, #296]	; 801ae68 <pbuf_copy.part.0+0x140>
 801ad40:	f8df 9118 	ldr.w	r9, [pc, #280]	; 801ae5c <pbuf_copy.part.0+0x134>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801ad44:	1be4      	subs	r4, r4, r7
 801ad46:	1b92      	subs	r2, r2, r6
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 801ad48:	6868      	ldr	r0, [r5, #4]
 801ad4a:	4294      	cmp	r4, r2
 801ad4c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801ad50:	4438      	add	r0, r7
 801ad52:	bf28      	it	cs
 801ad54:	4614      	movcs	r4, r2
 801ad56:	4431      	add	r1, r6
 801ad58:	4622      	mov	r2, r4
    offset_to += len;
 801ad5a:	4427      	add	r7, r4
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 801ad5c:	f009 fb84 	bl	8024468 <memcpy>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801ad60:	896b      	ldrh	r3, [r5, #10]
    offset_from += len;
 801ad62:	4426      	add	r6, r4
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801ad64:	429f      	cmp	r7, r3
 801ad66:	d837      	bhi.n	801add8 <pbuf_copy.part.0+0xb0>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 801ad68:	f8b8 200a 	ldrh.w	r2, [r8, #10]
 801ad6c:	4296      	cmp	r6, r2
 801ad6e:	d829      	bhi.n	801adc4 <pbuf_copy.part.0+0x9c>
    if (offset_from >= p_from->len) {
 801ad70:	4296      	cmp	r6, r2
      /* on to next p_from (if any) */
      offset_from = 0;
      p_from = p_from->next;
    }
    if (offset_to == p_to->len) {
 801ad72:	896b      	ldrh	r3, [r5, #10]
    if (offset_from >= p_from->len) {
 801ad74:	d317      	bcc.n	801ada6 <pbuf_copy.part.0+0x7e>
    if (offset_to == p_to->len) {
 801ad76:	429f      	cmp	r7, r3
      p_from = p_from->next;
 801ad78:	f8d8 8000 	ldr.w	r8, [r8]
    if (offset_to == p_to->len) {
 801ad7c:	d04b      	beq.n	801ae16 <pbuf_copy.part.0+0xee>
      offset_to = 0;
      p_to = p_to->next;
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 801ad7e:	f1b8 0f00 	cmp.w	r8, #0
 801ad82:	d144      	bne.n	801ae0e <pbuf_copy.part.0+0xe6>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801ad84:	892a      	ldrh	r2, [r5, #8]
 801ad86:	896b      	ldrh	r3, [r5, #10]
 801ad88:	429a      	cmp	r2, r3
 801ad8a:	d14c      	bne.n	801ae26 <pbuf_copy.part.0+0xfe>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801ad8c:	6828      	ldr	r0, [r5, #0]
 801ad8e:	b140      	cbz	r0, 801ada2 <pbuf_copy.part.0+0x7a>
 801ad90:	4b30      	ldr	r3, [pc, #192]	; (801ae54 <pbuf_copy.part.0+0x12c>)
 801ad92:	f240 32ee 	movw	r2, #1006	; 0x3ee
 801ad96:	4930      	ldr	r1, [pc, #192]	; (801ae58 <pbuf_copy.part.0+0x130>)
 801ad98:	4830      	ldr	r0, [pc, #192]	; (801ae5c <pbuf_copy.part.0+0x134>)
 801ad9a:	f00a fb2b 	bl	80253f4 <iprintf>
 801ad9e:	f06f 0005 	mvn.w	r0, #5
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
}
 801ada2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (offset_to == p_to->len) {
 801ada6:	429f      	cmp	r7, r3
 801ada8:	d040      	beq.n	801ae2c <pbuf_copy.part.0+0x104>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 801adaa:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 801adae:	4293      	cmp	r3, r2
 801adb0:	d01a      	beq.n	801ade8 <pbuf_copy.part.0+0xc0>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801adb2:	896c      	ldrh	r4, [r5, #10]
 801adb4:	2d00      	cmp	r5, #0
 801adb6:	d0c5      	beq.n	801ad44 <pbuf_copy.part.0+0x1c>
 801adb8:	892b      	ldrh	r3, [r5, #8]
 801adba:	42a3      	cmp	r3, r4
 801adbc:	d045      	beq.n	801ae4a <pbuf_copy.part.0+0x122>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801adbe:	f8b8 200a 	ldrh.w	r2, [r8, #10]
 801adc2:	e7bf      	b.n	801ad44 <pbuf_copy.part.0+0x1c>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 801adc4:	f240 32da 	movw	r2, #986	; 0x3da
 801adc8:	4653      	mov	r3, sl
 801adca:	4925      	ldr	r1, [pc, #148]	; (801ae60 <pbuf_copy.part.0+0x138>)
 801adcc:	4648      	mov	r0, r9
 801adce:	f00a fb11 	bl	80253f4 <iprintf>
    if (offset_from >= p_from->len) {
 801add2:	f8b8 200a 	ldrh.w	r2, [r8, #10]
 801add6:	e7cb      	b.n	801ad70 <pbuf_copy.part.0+0x48>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801add8:	4653      	mov	r3, sl
 801adda:	f240 32d9 	movw	r2, #985	; 0x3d9
 801adde:	4659      	mov	r1, fp
 801ade0:	4648      	mov	r0, r9
 801ade2:	f00a fb07 	bl	80253f4 <iprintf>
 801ade6:	e7bf      	b.n	801ad68 <pbuf_copy.part.0+0x40>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801ade8:	f8d8 3000 	ldr.w	r3, [r8]
 801adec:	2b00      	cmp	r3, #0
 801adee:	d0e0      	beq.n	801adb2 <pbuf_copy.part.0+0x8a>
 801adf0:	4b18      	ldr	r3, [pc, #96]	; (801ae54 <pbuf_copy.part.0+0x12c>)
 801adf2:	f240 32e9 	movw	r2, #1001	; 0x3e9
 801adf6:	4918      	ldr	r1, [pc, #96]	; (801ae58 <pbuf_copy.part.0+0x130>)
 801adf8:	4818      	ldr	r0, [pc, #96]	; (801ae5c <pbuf_copy.part.0+0x134>)
 801adfa:	f00a fafb 	bl	80253f4 <iprintf>
 801adfe:	f06f 0005 	mvn.w	r0, #5
}
 801ae02:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 801ae06:	f1b8 0f00 	cmp.w	r8, #0
 801ae0a:	d00a      	beq.n	801ae22 <pbuf_copy.part.0+0xfa>
      offset_to = 0;
 801ae0c:	2700      	movs	r7, #0
 801ae0e:	2600      	movs	r6, #0
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 801ae10:	f8b8 200a 	ldrh.w	r2, [r8, #10]
 801ae14:	e7c9      	b.n	801adaa <pbuf_copy.part.0+0x82>
      p_to = p_to->next;
 801ae16:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 801ae18:	2d00      	cmp	r5, #0
 801ae1a:	d1f4      	bne.n	801ae06 <pbuf_copy.part.0+0xde>
 801ae1c:	f1b8 0f00 	cmp.w	r8, #0
 801ae20:	d108      	bne.n	801ae34 <pbuf_copy.part.0+0x10c>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801ae22:	2d00      	cmp	r5, #0
 801ae24:	d1ae      	bne.n	801ad84 <pbuf_copy.part.0+0x5c>
  return ERR_OK;
 801ae26:	2000      	movs	r0, #0
}
 801ae28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p_to = p_to->next;
 801ae2c:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 801ae2e:	b10d      	cbz	r5, 801ae34 <pbuf_copy.part.0+0x10c>
      offset_to = 0;
 801ae30:	2700      	movs	r7, #0
 801ae32:	e7ed      	b.n	801ae10 <pbuf_copy.part.0+0xe8>
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 801ae34:	4b07      	ldr	r3, [pc, #28]	; (801ae54 <pbuf_copy.part.0+0x12c>)
 801ae36:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 801ae3a:	490a      	ldr	r1, [pc, #40]	; (801ae64 <pbuf_copy.part.0+0x13c>)
 801ae3c:	4807      	ldr	r0, [pc, #28]	; (801ae5c <pbuf_copy.part.0+0x134>)
 801ae3e:	f00a fad9 	bl	80253f4 <iprintf>
 801ae42:	f06f 000f 	mvn.w	r0, #15
}
 801ae46:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801ae4a:	682b      	ldr	r3, [r5, #0]
 801ae4c:	2b00      	cmp	r3, #0
 801ae4e:	d0b6      	beq.n	801adbe <pbuf_copy.part.0+0x96>
 801ae50:	e79e      	b.n	801ad90 <pbuf_copy.part.0+0x68>
 801ae52:	bf00      	nop
 801ae54:	08043a2c 	.word	0x08043a2c
 801ae58:	08043af0 	.word	0x08043af0
 801ae5c:	0802a048 	.word	0x0802a048
 801ae60:	08043ac4 	.word	0x08043ac4
 801ae64:	08043ae0 	.word	0x08043ae0
 801ae68:	08043aac 	.word	0x08043aac

0801ae6c <pbuf_alloc_reference>:
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801ae6c:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 801ae70:	2b01      	cmp	r3, #1
{
 801ae72:	b570      	push	{r4, r5, r6, lr}
 801ae74:	4614      	mov	r4, r2
 801ae76:	4606      	mov	r6, r0
 801ae78:	460d      	mov	r5, r1
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801ae7a:	d110      	bne.n	801ae9e <pbuf_alloc_reference+0x32>
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801ae7c:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 801ae80:	490b      	ldr	r1, [pc, #44]	; (801aeb0 <pbuf_alloc_reference+0x44>)
 801ae82:	200e      	movs	r0, #14
 801ae84:	f7ff fc9e 	bl	801a7c4 <memp_malloc_fn>
  if (p == NULL) {
 801ae88:	b140      	cbz	r0, 801ae9c <pbuf_alloc_reference+0x30>
  p->next = NULL;
 801ae8a:	2300      	movs	r3, #0
  p->ref = 1;
 801ae8c:	2201      	movs	r2, #1
  p->payload = payload;
 801ae8e:	6046      	str	r6, [r0, #4]
  p->tot_len = tot_len;
 801ae90:	8105      	strh	r5, [r0, #8]
  p->next = NULL;
 801ae92:	6003      	str	r3, [r0, #0]
  p->len = len;
 801ae94:	8145      	strh	r5, [r0, #10]
  p->type_internal = (u8_t)type;
 801ae96:	7304      	strb	r4, [r0, #12]
  p->flags = flags;
 801ae98:	7343      	strb	r3, [r0, #13]
  p->ref = 1;
 801ae9a:	81c2      	strh	r2, [r0, #14]
}
 801ae9c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801ae9e:	4b04      	ldr	r3, [pc, #16]	; (801aeb0 <pbuf_alloc_reference+0x44>)
 801aea0:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 801aea4:	4903      	ldr	r1, [pc, #12]	; (801aeb4 <pbuf_alloc_reference+0x48>)
 801aea6:	4804      	ldr	r0, [pc, #16]	; (801aeb8 <pbuf_alloc_reference+0x4c>)
 801aea8:	f00a faa4 	bl	80253f4 <iprintf>
 801aeac:	e7e6      	b.n	801ae7c <pbuf_alloc_reference+0x10>
 801aeae:	bf00      	nop
 801aeb0:	08043a2c 	.word	0x08043a2c
 801aeb4:	08043b1c 	.word	0x08043b1c
 801aeb8:	0802a048 	.word	0x0802a048

0801aebc <pbuf_alloc>:
  switch (type) {
 801aebc:	f5b2 7fc1 	cmp.w	r2, #386	; 0x182
{
 801aec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801aec4:	4689      	mov	r9, r1
  u16_t offset = (u16_t)layer;
 801aec6:	fa1f fa80 	uxth.w	sl, r0
  switch (type) {
 801aeca:	d03d      	beq.n	801af48 <pbuf_alloc+0x8c>
 801aecc:	d80e      	bhi.n	801aeec <pbuf_alloc+0x30>
 801aece:	f022 0440 	bic.w	r4, r2, #64	; 0x40
 801aed2:	2c01      	cmp	r4, #1
 801aed4:	d033      	beq.n	801af3e <pbuf_alloc+0x82>
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 801aed6:	4b41      	ldr	r3, [pc, #260]	; (801afdc <pbuf_alloc+0x120>)
 801aed8:	f240 1227 	movw	r2, #295	; 0x127
 801aedc:	4940      	ldr	r1, [pc, #256]	; (801afe0 <pbuf_alloc+0x124>)
      return NULL;
 801aede:	2500      	movs	r5, #0
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 801aee0:	4840      	ldr	r0, [pc, #256]	; (801afe4 <pbuf_alloc+0x128>)
 801aee2:	f00a fa87 	bl	80253f4 <iprintf>
}
 801aee6:	4628      	mov	r0, r5
 801aee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  switch (type) {
 801aeec:	f5b2 7f20 	cmp.w	r2, #640	; 0x280
 801aef0:	d1f1      	bne.n	801aed6 <pbuf_alloc+0x1a>
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 801aef2:	f10a 0303 	add.w	r3, sl, #3
 801aef6:	1cca      	adds	r2, r1, #3
 801aef8:	4606      	mov	r6, r0
 801aefa:	f022 0203 	bic.w	r2, r2, #3
 801aefe:	f023 0303 	bic.w	r3, r3, #3
 801af02:	4413      	add	r3, r2
 801af04:	b29b      	uxth	r3, r3
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801af06:	f103 0010 	add.w	r0, r3, #16
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801af0a:	4293      	cmp	r3, r2
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801af0c:	b280      	uxth	r0, r0
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801af0e:	d34d      	bcc.n	801afac <pbuf_alloc+0xf0>
 801af10:	4282      	cmp	r2, r0
 801af12:	d84b      	bhi.n	801afac <pbuf_alloc+0xf0>
      p = (struct pbuf *)mem_malloc(alloc_len);
 801af14:	f7ff fab4 	bl	801a480 <mem_malloc>
      if (p == NULL) {
 801af18:	4605      	mov	r5, r0
 801af1a:	2800      	cmp	r0, #0
 801af1c:	d0e3      	beq.n	801aee6 <pbuf_alloc+0x2a>
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 801af1e:	1983      	adds	r3, r0, r6
  p->next = NULL;
 801af20:	2100      	movs	r1, #0
  p->type_internal = (u8_t)type;
 801af22:	4a31      	ldr	r2, [pc, #196]	; (801afe8 <pbuf_alloc+0x12c>)
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 801af24:	3313      	adds	r3, #19
  p->tot_len = tot_len;
 801af26:	f8a0 9008 	strh.w	r9, [r0, #8]
  p->next = NULL;
 801af2a:	6001      	str	r1, [r0, #0]
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 801af2c:	f023 0303 	bic.w	r3, r3, #3
  p->len = len;
 801af30:	f8a0 900a 	strh.w	r9, [r0, #10]
  p->type_internal = (u8_t)type;
 801af34:	60c2      	str	r2, [r0, #12]
  p->payload = payload;
 801af36:	6043      	str	r3, [r0, #4]
}
 801af38:	4628      	mov	r0, r5
 801af3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      p = pbuf_alloc_reference(NULL, length, type);
 801af3e:	2000      	movs	r0, #0
}
 801af40:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
      p = pbuf_alloc_reference(NULL, length, type);
 801af44:	f7ff bf92 	b.w	801ae6c <pbuf_alloc_reference>
  switch (type) {
 801af48:	2400      	movs	r4, #0
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801af4a:	f8df 8090 	ldr.w	r8, [pc, #144]	; 801afdc <pbuf_alloc+0x120>
  p->type_internal = (u8_t)type;
 801af4e:	4f27      	ldr	r7, [pc, #156]	; (801afec <pbuf_alloc+0x130>)
  switch (type) {
 801af50:	4625      	mov	r5, r4
 801af52:	e009      	b.n	801af68 <pbuf_alloc+0xac>
          last->next = q;
 801af54:	6030      	str	r0, [r6, #0]
        rem_len = (u16_t)(rem_len - qlen);
 801af56:	eba9 0303 	sub.w	r3, r9, r3
        offset = 0;
 801af5a:	f04f 0a00 	mov.w	sl, #0
        rem_len = (u16_t)(rem_len - qlen);
 801af5e:	fa1f f983 	uxth.w	r9, r3
      } while (rem_len > 0);
 801af62:	f1b9 0f00 	cmp.w	r9, #0
 801af66:	d0be      	beq.n	801aee6 <pbuf_alloc+0x2a>
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801af68:	22f3      	movs	r2, #243	; 0xf3
 801af6a:	4641      	mov	r1, r8
 801af6c:	200f      	movs	r0, #15
 801af6e:	4626      	mov	r6, r4
 801af70:	f7ff fc28 	bl	801a7c4 <memp_malloc_fn>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801af74:	f10a 0203 	add.w	r2, sl, #3
  p->next = NULL;
 801af78:	2100      	movs	r1, #0
        if (q == NULL) {
 801af7a:	4604      	mov	r4, r0
 801af7c:	b1d0      	cbz	r0, 801afb4 <pbuf_alloc+0xf8>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801af7e:	f022 0303 	bic.w	r3, r2, #3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 801af82:	eb00 020a 	add.w	r2, r0, sl
  p->tot_len = tot_len;
 801af86:	f8a0 9008 	strh.w	r9, [r0, #8]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801af8a:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 801af8e:	3213      	adds	r2, #19
  p->next = NULL;
 801af90:	6001      	str	r1, [r0, #0]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801af92:	b29b      	uxth	r3, r3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 801af94:	f022 0203 	bic.w	r2, r2, #3
  p->type_internal = (u8_t)type;
 801af98:	60c7      	str	r7, [r0, #12]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801af9a:	454b      	cmp	r3, r9
  p->payload = payload;
 801af9c:	6042      	str	r2, [r0, #4]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801af9e:	bf28      	it	cs
 801afa0:	464b      	movcs	r3, r9
  p->len = len;
 801afa2:	8143      	strh	r3, [r0, #10]
        if (p == NULL) {
 801afa4:	2d00      	cmp	r5, #0
 801afa6:	d1d5      	bne.n	801af54 <pbuf_alloc+0x98>
 801afa8:	4605      	mov	r5, r0
 801afaa:	e7d4      	b.n	801af56 <pbuf_alloc+0x9a>
          return NULL;
 801afac:	2500      	movs	r5, #0
}
 801afae:	4628      	mov	r0, r5
 801afb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  queued = pbuf_free_ooseq_pending;
 801afb4:	4e0e      	ldr	r6, [pc, #56]	; (801aff0 <pbuf_alloc+0x134>)
  pbuf_free_ooseq_pending = 1;
 801afb6:	2201      	movs	r2, #1
  queued = pbuf_free_ooseq_pending;
 801afb8:	7833      	ldrb	r3, [r6, #0]
  pbuf_free_ooseq_pending = 1;
 801afba:	7032      	strb	r2, [r6, #0]
  if (!queued) {
 801afbc:	b133      	cbz	r3, 801afcc <pbuf_alloc+0x110>
          if (p) {
 801afbe:	2d00      	cmp	r5, #0
 801afc0:	d0f4      	beq.n	801afac <pbuf_alloc+0xf0>
  if (p == NULL) {
 801afc2:	4628      	mov	r0, r5
          return NULL;
 801afc4:	2500      	movs	r5, #0
 801afc6:	f7ff fe4b 	bl	801ac60 <pbuf_free.part.0>
 801afca:	e78c      	b.n	801aee6 <pbuf_alloc+0x2a>
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 801afcc:	4601      	mov	r1, r0
 801afce:	4809      	ldr	r0, [pc, #36]	; (801aff4 <pbuf_alloc+0x138>)
 801afd0:	f7fc fefc 	bl	8017dcc <tcpip_try_callback>
 801afd4:	2800      	cmp	r0, #0
 801afd6:	d0f2      	beq.n	801afbe <pbuf_alloc+0x102>
 801afd8:	7034      	strb	r4, [r6, #0]
 801afda:	e7f0      	b.n	801afbe <pbuf_alloc+0x102>
 801afdc:	08043a2c 	.word	0x08043a2c
 801afe0:	08043b30 	.word	0x08043b30
 801afe4:	0802a048 	.word	0x0802a048
 801afe8:	00010080 	.word	0x00010080
 801afec:	00010082 	.word	0x00010082
 801aff0:	2002e0bd 	.word	0x2002e0bd
 801aff4:	0801ac39 	.word	0x0801ac39

0801aff8 <pbuf_alloced_custom>:
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801aff8:	3003      	adds	r0, #3
 801affa:	f020 0003 	bic.w	r0, r0, #3
{
 801affe:	b510      	push	{r4, lr}
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801b000:	eb01 0e00 	add.w	lr, r1, r0
{
 801b004:	f8bd c00c 	ldrh.w	ip, [sp, #12]
 801b008:	9c02      	ldr	r4, [sp, #8]
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801b00a:	45e6      	cmp	lr, ip
 801b00c:	d80d      	bhi.n	801b02a <pbuf_alloced_custom+0x32>
  if (payload_mem != NULL) {
 801b00e:	b104      	cbz	r4, 801b012 <pbuf_alloced_custom+0x1a>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 801b010:	4404      	add	r4, r0
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 801b012:	4618      	mov	r0, r3
  p->next = NULL;
 801b014:	2300      	movs	r3, #0
  p->payload = payload;
 801b016:	6044      	str	r4, [r0, #4]
  p->flags = flags;
 801b018:	2402      	movs	r4, #2
  p->next = NULL;
 801b01a:	6003      	str	r3, [r0, #0]
  p->ref = 1;
 801b01c:	2301      	movs	r3, #1
  p->tot_len = tot_len;
 801b01e:	8101      	strh	r1, [r0, #8]
  p->len = len;
 801b020:	8141      	strh	r1, [r0, #10]
  p->type_internal = (u8_t)type;
 801b022:	7302      	strb	r2, [r0, #12]
  p->flags = flags;
 801b024:	7344      	strb	r4, [r0, #13]
  p->ref = 1;
 801b026:	81c3      	strh	r3, [r0, #14]
}
 801b028:	bd10      	pop	{r4, pc}
    return NULL;
 801b02a:	2000      	movs	r0, #0
}
 801b02c:	bd10      	pop	{r4, pc}
 801b02e:	bf00      	nop

0801b030 <pbuf_realloc>:
{
 801b030:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801b032:	4604      	mov	r4, r0
{
 801b034:	460d      	mov	r5, r1
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801b036:	2800      	cmp	r0, #0
 801b038:	d037      	beq.n	801b0aa <pbuf_realloc+0x7a>
  if (new_len >= p->tot_len) {
 801b03a:	8922      	ldrh	r2, [r4, #8]
 801b03c:	42aa      	cmp	r2, r5
 801b03e:	d91b      	bls.n	801b078 <pbuf_realloc+0x48>
  while (rem_len > q->len) {
 801b040:	8963      	ldrh	r3, [r4, #10]
 801b042:	429d      	cmp	r5, r3
 801b044:	d90d      	bls.n	801b062 <pbuf_realloc+0x32>
 801b046:	1aa9      	subs	r1, r5, r2
 801b048:	b289      	uxth	r1, r1
    q->tot_len = (u16_t)(q->tot_len - shrink);
 801b04a:	440a      	add	r2, r1
    rem_len = (u16_t)(rem_len - q->len);
 801b04c:	1aeb      	subs	r3, r5, r3
    q->tot_len = (u16_t)(q->tot_len - shrink);
 801b04e:	8122      	strh	r2, [r4, #8]
    rem_len = (u16_t)(rem_len - q->len);
 801b050:	b29d      	uxth	r5, r3
    q = q->next;
 801b052:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 801b054:	2c00      	cmp	r4, #0
 801b056:	d030      	beq.n	801b0ba <pbuf_realloc+0x8a>
  while (rem_len > q->len) {
 801b058:	8963      	ldrh	r3, [r4, #10]
 801b05a:	42ab      	cmp	r3, r5
 801b05c:	d201      	bcs.n	801b062 <pbuf_realloc+0x32>
    q->tot_len = (u16_t)(q->tot_len - shrink);
 801b05e:	8922      	ldrh	r2, [r4, #8]
 801b060:	e7f3      	b.n	801b04a <pbuf_realloc+0x1a>
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801b062:	7b22      	ldrb	r2, [r4, #12]
 801b064:	0712      	lsls	r2, r2, #28
 801b066:	d008      	beq.n	801b07a <pbuf_realloc+0x4a>
  if (q->next != NULL) {
 801b068:	6820      	ldr	r0, [r4, #0]
  q->len = rem_len;
 801b06a:	8165      	strh	r5, [r4, #10]
  q->tot_len = q->len;
 801b06c:	8125      	strh	r5, [r4, #8]
  if (q->next != NULL) {
 801b06e:	b108      	cbz	r0, 801b074 <pbuf_realloc+0x44>
  if (p == NULL) {
 801b070:	f7ff fdf6 	bl	801ac60 <pbuf_free.part.0>
  q->next = NULL;
 801b074:	2300      	movs	r3, #0
 801b076:	6023      	str	r3, [r4, #0]
}
 801b078:	bd38      	pop	{r3, r4, r5, pc}
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801b07a:	429d      	cmp	r5, r3
 801b07c:	d0f4      	beq.n	801b068 <pbuf_realloc+0x38>
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 801b07e:	7b63      	ldrb	r3, [r4, #13]
 801b080:	079b      	lsls	r3, r3, #30
 801b082:	d4f1      	bmi.n	801b068 <pbuf_realloc+0x38>
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 801b084:	6863      	ldr	r3, [r4, #4]
 801b086:	4620      	mov	r0, r4
 801b088:	1b1b      	subs	r3, r3, r4
 801b08a:	18e9      	adds	r1, r5, r3
 801b08c:	b289      	uxth	r1, r1
 801b08e:	f7ff f91d 	bl	801a2cc <mem_trim>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801b092:	4604      	mov	r4, r0
 801b094:	2800      	cmp	r0, #0
 801b096:	d1e7      	bne.n	801b068 <pbuf_realloc+0x38>
 801b098:	4b0c      	ldr	r3, [pc, #48]	; (801b0cc <pbuf_realloc+0x9c>)
 801b09a:	f240 12bd 	movw	r2, #445	; 0x1bd
 801b09e:	490c      	ldr	r1, [pc, #48]	; (801b0d0 <pbuf_realloc+0xa0>)
 801b0a0:	480c      	ldr	r0, [pc, #48]	; (801b0d4 <pbuf_realloc+0xa4>)
 801b0a2:	f00a f9a7 	bl	80253f4 <iprintf>
  q->len = rem_len;
 801b0a6:	8164      	strh	r4, [r4, #10]
 801b0a8:	deff      	udf	#255	; 0xff
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801b0aa:	4b08      	ldr	r3, [pc, #32]	; (801b0cc <pbuf_realloc+0x9c>)
 801b0ac:	f44f 72cc 	mov.w	r2, #408	; 0x198
 801b0b0:	4909      	ldr	r1, [pc, #36]	; (801b0d8 <pbuf_realloc+0xa8>)
 801b0b2:	4808      	ldr	r0, [pc, #32]	; (801b0d4 <pbuf_realloc+0xa4>)
 801b0b4:	f00a f99e 	bl	80253f4 <iprintf>
 801b0b8:	e7bf      	b.n	801b03a <pbuf_realloc+0xa>
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 801b0ba:	4b04      	ldr	r3, [pc, #16]	; (801b0cc <pbuf_realloc+0x9c>)
 801b0bc:	f240 12af 	movw	r2, #431	; 0x1af
 801b0c0:	4906      	ldr	r1, [pc, #24]	; (801b0dc <pbuf_realloc+0xac>)
 801b0c2:	4804      	ldr	r0, [pc, #16]	; (801b0d4 <pbuf_realloc+0xa4>)
 801b0c4:	f00a f996 	bl	80253f4 <iprintf>
  while (rem_len > q->len) {
 801b0c8:	8963      	ldrh	r3, [r4, #10]
 801b0ca:	deff      	udf	#255	; 0xff
 801b0cc:	08043a2c 	.word	0x08043a2c
 801b0d0:	08043b7c 	.word	0x08043b7c
 801b0d4:	0802a048 	.word	0x0802a048
 801b0d8:	08043b4c 	.word	0x08043b4c
 801b0dc:	08043b64 	.word	0x08043b64

0801b0e0 <pbuf_add_header>:
{
 801b0e0:	b508      	push	{r3, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 801b0e2:	b310      	cbz	r0, 801b12a <pbuf_add_header+0x4a>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 801b0e4:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 801b0e8:	d20c      	bcs.n	801b104 <pbuf_add_header+0x24>
  if (header_size_increment == 0) {
 801b0ea:	b169      	cbz	r1, 801b108 <pbuf_add_header+0x28>
  increment_magnitude = (u16_t)header_size_increment;
 801b0ec:	fa1f fc81 	uxth.w	ip, r1
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 801b0f0:	8902      	ldrh	r2, [r0, #8]
 801b0f2:	4603      	mov	r3, r0
 801b0f4:	4462      	add	r2, ip
 801b0f6:	b292      	uxth	r2, r2
 801b0f8:	4594      	cmp	ip, r2
 801b0fa:	d803      	bhi.n	801b104 <pbuf_add_header+0x24>
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 801b0fc:	f990 000c 	ldrsb.w	r0, [r0, #12]
 801b100:	2800      	cmp	r0, #0
 801b102:	db03      	blt.n	801b10c <pbuf_add_header+0x2c>
    return 1;
 801b104:	2001      	movs	r0, #1
}
 801b106:	bd08      	pop	{r3, pc}
    return 0;
 801b108:	4608      	mov	r0, r1
}
 801b10a:	bd08      	pop	{r3, pc}
    payload = (u8_t *)p->payload - header_size_increment;
 801b10c:	6858      	ldr	r0, [r3, #4]
 801b10e:	1a41      	subs	r1, r0, r1
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801b110:	f103 0010 	add.w	r0, r3, #16
 801b114:	4281      	cmp	r1, r0
 801b116:	d3f5      	bcc.n	801b104 <pbuf_add_header+0x24>
  p->len = (u16_t)(p->len + increment_magnitude);
 801b118:	f8b3 e00a 	ldrh.w	lr, [r3, #10]
  return 0;
 801b11c:	2000      	movs	r0, #0
  p->payload = payload;
 801b11e:	6059      	str	r1, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801b120:	44f4      	add	ip, lr
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 801b122:	811a      	strh	r2, [r3, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 801b124:	f8a3 c00a 	strh.w	ip, [r3, #10]
}
 801b128:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 801b12a:	4b04      	ldr	r3, [pc, #16]	; (801b13c <pbuf_add_header+0x5c>)
 801b12c:	f240 12df 	movw	r2, #479	; 0x1df
 801b130:	4903      	ldr	r1, [pc, #12]	; (801b140 <pbuf_add_header+0x60>)
 801b132:	4804      	ldr	r0, [pc, #16]	; (801b144 <pbuf_add_header+0x64>)
 801b134:	f00a f95e 	bl	80253f4 <iprintf>
    return 1;
 801b138:	2001      	movs	r0, #1
}
 801b13a:	bd08      	pop	{r3, pc}
 801b13c:	08043a2c 	.word	0x08043a2c
 801b140:	08045458 	.word	0x08045458
 801b144:	0802a048 	.word	0x0802a048

0801b148 <pbuf_remove_header>:
{
 801b148:	b508      	push	{r3, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 801b14a:	b1c8      	cbz	r0, 801b180 <pbuf_remove_header+0x38>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 801b14c:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 801b150:	d21f      	bcs.n	801b192 <pbuf_remove_header+0x4a>
  if (header_size_decrement == 0) {
 801b152:	b199      	cbz	r1, 801b17c <pbuf_remove_header+0x34>
  increment_magnitude = (u16_t)header_size_decrement;
 801b154:	fa1f fc81 	uxth.w	ip, r1
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801b158:	8942      	ldrh	r2, [r0, #10]
 801b15a:	4603      	mov	r3, r0
 801b15c:	4594      	cmp	ip, r2
 801b15e:	d81a      	bhi.n	801b196 <pbuf_remove_header+0x4e>
  p->payload = (u8_t *)p->payload + header_size_decrement;
 801b160:	6840      	ldr	r0, [r0, #4]
  p->len = (u16_t)(p->len - increment_magnitude);
 801b162:	eba2 020c 	sub.w	r2, r2, ip
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801b166:	f8b3 e008 	ldrh.w	lr, [r3, #8]
  p->payload = (u8_t *)p->payload + header_size_decrement;
 801b16a:	4401      	add	r1, r0
  p->len = (u16_t)(p->len - increment_magnitude);
 801b16c:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801b16e:	ebae 0c0c 	sub.w	ip, lr, ip
  return 0;
 801b172:	2000      	movs	r0, #0
  p->payload = (u8_t *)p->payload + header_size_decrement;
 801b174:	6059      	str	r1, [r3, #4]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801b176:	f8a3 c008 	strh.w	ip, [r3, #8]
}
 801b17a:	bd08      	pop	{r3, pc}
    return 0;
 801b17c:	4608      	mov	r0, r1
}
 801b17e:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 801b180:	4b09      	ldr	r3, [pc, #36]	; (801b1a8 <pbuf_remove_header+0x60>)
 801b182:	f240 224b 	movw	r2, #587	; 0x24b
 801b186:	4909      	ldr	r1, [pc, #36]	; (801b1ac <pbuf_remove_header+0x64>)
 801b188:	4809      	ldr	r0, [pc, #36]	; (801b1b0 <pbuf_remove_header+0x68>)
 801b18a:	f00a f933 	bl	80253f4 <iprintf>
    return 1;
 801b18e:	2001      	movs	r0, #1
}
 801b190:	bd08      	pop	{r3, pc}
    return 1;
 801b192:	2001      	movs	r0, #1
}
 801b194:	bd08      	pop	{r3, pc}
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801b196:	4b04      	ldr	r3, [pc, #16]	; (801b1a8 <pbuf_remove_header+0x60>)
 801b198:	f240 2255 	movw	r2, #597	; 0x255
 801b19c:	4905      	ldr	r1, [pc, #20]	; (801b1b4 <pbuf_remove_header+0x6c>)
 801b19e:	4804      	ldr	r0, [pc, #16]	; (801b1b0 <pbuf_remove_header+0x68>)
 801b1a0:	f00a f928 	bl	80253f4 <iprintf>
 801b1a4:	2001      	movs	r0, #1
}
 801b1a6:	bd08      	pop	{r3, pc}
 801b1a8:	08043a2c 	.word	0x08043a2c
 801b1ac:	08045458 	.word	0x08045458
 801b1b0:	0802a048 	.word	0x0802a048
 801b1b4:	08043b98 	.word	0x08043b98

0801b1b8 <pbuf_header_force>:
  if (header_size_increment < 0) {
 801b1b8:	2900      	cmp	r1, #0
 801b1ba:	db1a      	blt.n	801b1f2 <pbuf_header_force+0x3a>
{
 801b1bc:	b508      	push	{r3, lr}
 801b1be:	4603      	mov	r3, r0
  LWIP_ASSERT("p != NULL", p != NULL);
 801b1c0:	b1d0      	cbz	r0, 801b1f8 <pbuf_header_force+0x40>
  if (header_size_increment == 0) {
 801b1c2:	b341      	cbz	r1, 801b216 <pbuf_header_force+0x5e>
  increment_magnitude = (u16_t)header_size_increment;
 801b1c4:	fa1f fc81 	uxth.w	ip, r1
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 801b1c8:	891a      	ldrh	r2, [r3, #8]
 801b1ca:	4462      	add	r2, ip
 801b1cc:	b292      	uxth	r2, r2
 801b1ce:	4594      	cmp	ip, r2
 801b1d0:	d81f      	bhi.n	801b212 <pbuf_header_force+0x5a>
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 801b1d2:	f993 000c 	ldrsb.w	r0, [r3, #12]
 801b1d6:	2800      	cmp	r0, #0
    payload = (u8_t *)p->payload - header_size_increment;
 801b1d8:	6858      	ldr	r0, [r3, #4]
 801b1da:	eba0 0101 	sub.w	r1, r0, r1
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 801b1de:	db14      	blt.n	801b20a <pbuf_header_force+0x52>
  p->len = (u16_t)(p->len + increment_magnitude);
 801b1e0:	f8b3 e00a 	ldrh.w	lr, [r3, #10]
  return 0;
 801b1e4:	2000      	movs	r0, #0
  p->payload = payload;
 801b1e6:	6059      	str	r1, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801b1e8:	44f4      	add	ip, lr
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 801b1ea:	811a      	strh	r2, [r3, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 801b1ec:	f8a3 c00a 	strh.w	ip, [r3, #10]
}
 801b1f0:	bd08      	pop	{r3, pc}
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 801b1f2:	4249      	negs	r1, r1
 801b1f4:	f7ff bfa8 	b.w	801b148 <pbuf_remove_header>
  LWIP_ASSERT("p != NULL", p != NULL);
 801b1f8:	4b08      	ldr	r3, [pc, #32]	; (801b21c <pbuf_header_force+0x64>)
 801b1fa:	f240 12df 	movw	r2, #479	; 0x1df
 801b1fe:	4908      	ldr	r1, [pc, #32]	; (801b220 <pbuf_header_force+0x68>)
 801b200:	4808      	ldr	r0, [pc, #32]	; (801b224 <pbuf_header_force+0x6c>)
 801b202:	f00a f8f7 	bl	80253f4 <iprintf>
    return 1;
 801b206:	2001      	movs	r0, #1
}
 801b208:	bd08      	pop	{r3, pc}
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801b20a:	f103 0010 	add.w	r0, r3, #16
 801b20e:	4281      	cmp	r1, r0
 801b210:	d2e6      	bcs.n	801b1e0 <pbuf_header_force+0x28>
    return 1;
 801b212:	2001      	movs	r0, #1
}
 801b214:	bd08      	pop	{r3, pc}
    return 0;
 801b216:	4608      	mov	r0, r1
}
 801b218:	bd08      	pop	{r3, pc}
 801b21a:	bf00      	nop
 801b21c:	08043a2c 	.word	0x08043a2c
 801b220:	08045458 	.word	0x08045458
 801b224:	0802a048 	.word	0x0802a048

0801b228 <pbuf_free_header>:
{
 801b228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  while (free_left && p) {
 801b22a:	4604      	mov	r4, r0
 801b22c:	b158      	cbz	r0, 801b246 <pbuf_free_header+0x1e>
 801b22e:	460d      	mov	r5, r1
 801b230:	b149      	cbz	r1, 801b246 <pbuf_free_header+0x1e>
      f->next = 0;
 801b232:	2700      	movs	r7, #0
    if (free_left >= p->len) {
 801b234:	8963      	ldrh	r3, [r4, #10]
 801b236:	4620      	mov	r0, r4
 801b238:	42ab      	cmp	r3, r5
      free_left = (u16_t)(free_left - p->len);
 801b23a:	eba5 0203 	sub.w	r2, r5, r3
    if (free_left >= p->len) {
 801b23e:	d904      	bls.n	801b24a <pbuf_free_header+0x22>
      pbuf_remove_header(p, free_left);
 801b240:	4629      	mov	r1, r5
 801b242:	f7ff ff81 	bl	801b148 <pbuf_remove_header>
}
 801b246:	4620      	mov	r0, r4
 801b248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      p = p->next;
 801b24a:	6826      	ldr	r6, [r4, #0]
      free_left = (u16_t)(free_left - p->len);
 801b24c:	b295      	uxth	r5, r2
      f->next = 0;
 801b24e:	6027      	str	r7, [r4, #0]
  if (p == NULL) {
 801b250:	4634      	mov	r4, r6
 801b252:	f7ff fd05 	bl	801ac60 <pbuf_free.part.0>
  while (free_left && p) {
 801b256:	b10d      	cbz	r5, 801b25c <pbuf_free_header+0x34>
 801b258:	2e00      	cmp	r6, #0
 801b25a:	d1eb      	bne.n	801b234 <pbuf_free_header+0xc>
      p = p->next;
 801b25c:	4634      	mov	r4, r6
 801b25e:	e7f2      	b.n	801b246 <pbuf_free_header+0x1e>

0801b260 <pbuf_free>:
  if (p == NULL) {
 801b260:	b108      	cbz	r0, 801b266 <pbuf_free+0x6>
 801b262:	f7ff bcfd 	b.w	801ac60 <pbuf_free.part.0>
{
 801b266:	b510      	push	{r4, lr}
 801b268:	4604      	mov	r4, r0
    LWIP_ASSERT("p != NULL", p != NULL);
 801b26a:	4b04      	ldr	r3, [pc, #16]	; (801b27c <pbuf_free+0x1c>)
 801b26c:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 801b270:	4903      	ldr	r1, [pc, #12]	; (801b280 <pbuf_free+0x20>)
 801b272:	4804      	ldr	r0, [pc, #16]	; (801b284 <pbuf_free+0x24>)
 801b274:	f00a f8be 	bl	80253f4 <iprintf>
}
 801b278:	4620      	mov	r0, r4
 801b27a:	bd10      	pop	{r4, pc}
 801b27c:	08043a2c 	.word	0x08043a2c
 801b280:	08045458 	.word	0x08045458
 801b284:	0802a048 	.word	0x0802a048

0801b288 <pbuf_clen>:
  while (p != NULL) {
 801b288:	4603      	mov	r3, r0
 801b28a:	b130      	cbz	r0, 801b29a <pbuf_clen+0x12>
  len = 0;
 801b28c:	2000      	movs	r0, #0
    ++len;
 801b28e:	3001      	adds	r0, #1
    p = p->next;
 801b290:	681b      	ldr	r3, [r3, #0]
    ++len;
 801b292:	b280      	uxth	r0, r0
  while (p != NULL) {
 801b294:	2b00      	cmp	r3, #0
 801b296:	d1fa      	bne.n	801b28e <pbuf_clen+0x6>
 801b298:	4770      	bx	lr
}
 801b29a:	4770      	bx	lr

0801b29c <pbuf_ref>:
  if (p != NULL) {
 801b29c:	b120      	cbz	r0, 801b2a8 <pbuf_ref+0xc>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801b29e:	7b83      	ldrb	r3, [r0, #14]
 801b2a0:	3301      	adds	r3, #1
 801b2a2:	b2db      	uxtb	r3, r3
 801b2a4:	7383      	strb	r3, [r0, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801b2a6:	b103      	cbz	r3, 801b2aa <pbuf_ref+0xe>
}
 801b2a8:	4770      	bx	lr
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801b2aa:	4b03      	ldr	r3, [pc, #12]	; (801b2b8 <pbuf_ref+0x1c>)
 801b2ac:	f240 3242 	movw	r2, #834	; 0x342
 801b2b0:	4902      	ldr	r1, [pc, #8]	; (801b2bc <pbuf_ref+0x20>)
 801b2b2:	4803      	ldr	r0, [pc, #12]	; (801b2c0 <pbuf_ref+0x24>)
 801b2b4:	f00a b89e 	b.w	80253f4 <iprintf>
 801b2b8:	08043a2c 	.word	0x08043a2c
 801b2bc:	08043bb8 	.word	0x08043bb8
 801b2c0:	0802a048 	.word	0x0802a048

0801b2c4 <pbuf_cat>:
{
 801b2c4:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801b2c6:	b330      	cbz	r0, 801b316 <pbuf_cat+0x52>
 801b2c8:	460d      	mov	r5, r1
 801b2ca:	b321      	cbz	r1, 801b316 <pbuf_cat+0x52>
  for (p = h; p->next != NULL; p = p->next) {
 801b2cc:	6803      	ldr	r3, [r0, #0]
 801b2ce:	4604      	mov	r4, r0
 801b2d0:	b13b      	cbz	r3, 801b2e2 <pbuf_cat+0x1e>
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801b2d2:	8922      	ldrh	r2, [r4, #8]
 801b2d4:	8928      	ldrh	r0, [r5, #8]
 801b2d6:	4402      	add	r2, r0
 801b2d8:	8122      	strh	r2, [r4, #8]
  for (p = h; p->next != NULL; p = p->next) {
 801b2da:	461c      	mov	r4, r3
 801b2dc:	681b      	ldr	r3, [r3, #0]
 801b2de:	2b00      	cmp	r3, #0
 801b2e0:	d1f7      	bne.n	801b2d2 <pbuf_cat+0xe>
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 801b2e2:	8963      	ldrh	r3, [r4, #10]
 801b2e4:	8922      	ldrh	r2, [r4, #8]
 801b2e6:	429a      	cmp	r2, r3
 801b2e8:	d010      	beq.n	801b30c <pbuf_cat+0x48>
 801b2ea:	4b0f      	ldr	r3, [pc, #60]	; (801b328 <pbuf_cat+0x64>)
 801b2ec:	f240 3262 	movw	r2, #866	; 0x362
 801b2f0:	490e      	ldr	r1, [pc, #56]	; (801b32c <pbuf_cat+0x68>)
 801b2f2:	480f      	ldr	r0, [pc, #60]	; (801b330 <pbuf_cat+0x6c>)
 801b2f4:	f00a f87e 	bl	80253f4 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 801b2f8:	6823      	ldr	r3, [r4, #0]
 801b2fa:	b133      	cbz	r3, 801b30a <pbuf_cat+0x46>
 801b2fc:	4b0a      	ldr	r3, [pc, #40]	; (801b328 <pbuf_cat+0x64>)
 801b2fe:	f240 3263 	movw	r2, #867	; 0x363
 801b302:	490c      	ldr	r1, [pc, #48]	; (801b334 <pbuf_cat+0x70>)
 801b304:	480a      	ldr	r0, [pc, #40]	; (801b330 <pbuf_cat+0x6c>)
 801b306:	f00a f875 	bl	80253f4 <iprintf>
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801b30a:	8923      	ldrh	r3, [r4, #8]
 801b30c:	892a      	ldrh	r2, [r5, #8]
  p->next = t;
 801b30e:	6025      	str	r5, [r4, #0]
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801b310:	4413      	add	r3, r2
 801b312:	8123      	strh	r3, [r4, #8]
}
 801b314:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801b316:	4b04      	ldr	r3, [pc, #16]	; (801b328 <pbuf_cat+0x64>)
 801b318:	f240 3259 	movw	r2, #857	; 0x359
 801b31c:	4906      	ldr	r1, [pc, #24]	; (801b338 <pbuf_cat+0x74>)
 801b31e:	4804      	ldr	r0, [pc, #16]	; (801b330 <pbuf_cat+0x6c>)
}
 801b320:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801b324:	f00a b866 	b.w	80253f4 <iprintf>
 801b328:	08043a2c 	.word	0x08043a2c
 801b32c:	08043c04 	.word	0x08043c04
 801b330:	0802a048 	.word	0x0802a048
 801b334:	08043c34 	.word	0x08043c34
 801b338:	08043bcc 	.word	0x08043bcc

0801b33c <pbuf_chain>:
{
 801b33c:	b510      	push	{r4, lr}
 801b33e:	460c      	mov	r4, r1
  pbuf_cat(h, t);
 801b340:	f7ff ffc0 	bl	801b2c4 <pbuf_cat>
  if (p != NULL) {
 801b344:	b124      	cbz	r4, 801b350 <pbuf_chain+0x14>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801b346:	7ba3      	ldrb	r3, [r4, #14]
 801b348:	3301      	adds	r3, #1
 801b34a:	b2db      	uxtb	r3, r3
 801b34c:	73a3      	strb	r3, [r4, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801b34e:	b103      	cbz	r3, 801b352 <pbuf_chain+0x16>
}
 801b350:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801b352:	4b04      	ldr	r3, [pc, #16]	; (801b364 <pbuf_chain+0x28>)
 801b354:	f240 3242 	movw	r2, #834	; 0x342
 801b358:	4903      	ldr	r1, [pc, #12]	; (801b368 <pbuf_chain+0x2c>)
 801b35a:	4804      	ldr	r0, [pc, #16]	; (801b36c <pbuf_chain+0x30>)
}
 801b35c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801b360:	f00a b848 	b.w	80253f4 <iprintf>
 801b364:	08043a2c 	.word	0x08043a2c
 801b368:	08043bb8 	.word	0x08043bb8
 801b36c:	0802a048 	.word	0x0802a048

0801b370 <pbuf_copy>:
{
 801b370:	b508      	push	{r3, lr}
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801b372:	b140      	cbz	r0, 801b386 <pbuf_copy+0x16>
 801b374:	b139      	cbz	r1, 801b386 <pbuf_copy+0x16>
 801b376:	8902      	ldrh	r2, [r0, #8]
 801b378:	890b      	ldrh	r3, [r1, #8]
 801b37a:	429a      	cmp	r2, r3
 801b37c:	d303      	bcc.n	801b386 <pbuf_copy+0x16>
}
 801b37e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801b382:	f7ff bcd1 	b.w	801ad28 <pbuf_copy.part.0>
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801b386:	4b05      	ldr	r3, [pc, #20]	; (801b39c <pbuf_copy+0x2c>)
 801b388:	f240 32c9 	movw	r2, #969	; 0x3c9
 801b38c:	4904      	ldr	r1, [pc, #16]	; (801b3a0 <pbuf_copy+0x30>)
 801b38e:	4805      	ldr	r0, [pc, #20]	; (801b3a4 <pbuf_copy+0x34>)
 801b390:	f00a f830 	bl	80253f4 <iprintf>
}
 801b394:	f06f 000f 	mvn.w	r0, #15
 801b398:	bd08      	pop	{r3, pc}
 801b39a:	bf00      	nop
 801b39c:	08043a2c 	.word	0x08043a2c
 801b3a0:	08043c44 	.word	0x08043c44
 801b3a4:	0802a048 	.word	0x0802a048

0801b3a8 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 801b3a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  const struct pbuf *p;
  u16_t left = 0;
  u16_t buf_copy_len;
  u16_t copied_total = 0;

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 801b3ac:	4605      	mov	r5, r0
 801b3ae:	b370      	cbz	r0, 801b40e <pbuf_copy_partial+0x66>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 801b3b0:	460f      	mov	r7, r1
 801b3b2:	2900      	cmp	r1, #0
 801b3b4:	d036      	beq.n	801b424 <pbuf_copy_partial+0x7c>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801b3b6:	4690      	mov	r8, r2
 801b3b8:	b392      	cbz	r2, 801b420 <pbuf_copy_partial+0x78>
  u16_t left = 0;
 801b3ba:	2600      	movs	r6, #0
 801b3bc:	e005      	b.n	801b3ca <pbuf_copy_partial+0x22>
    if ((offset != 0) && (offset >= p->len)) {
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 801b3be:	b293      	uxth	r3, r2
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801b3c0:	682d      	ldr	r5, [r5, #0]
 801b3c2:	f1b8 0f00 	cmp.w	r8, #0
 801b3c6:	d01f      	beq.n	801b408 <pbuf_copy_partial+0x60>
 801b3c8:	b1f5      	cbz	r5, 801b408 <pbuf_copy_partial+0x60>
      buf_copy_len = (u16_t)(p->len - offset);
      if (buf_copy_len > len) {
        buf_copy_len = len;
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801b3ca:	19b8      	adds	r0, r7, r6
    if ((offset != 0) && (offset >= p->len)) {
 801b3cc:	f8b5 c00a 	ldrh.w	ip, [r5, #10]
 801b3d0:	b11b      	cbz	r3, 801b3da <pbuf_copy_partial+0x32>
 801b3d2:	4563      	cmp	r3, ip
      offset = (u16_t)(offset - p->len);
 801b3d4:	eba3 020c 	sub.w	r2, r3, ip
    if ((offset != 0) && (offset >= p->len)) {
 801b3d8:	d2f1      	bcs.n	801b3be <pbuf_copy_partial+0x16>
      buf_copy_len = (u16_t)(p->len - offset);
 801b3da:	ebac 0c03 	sub.w	ip, ip, r3
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801b3de:	6869      	ldr	r1, [r5, #4]
      buf_copy_len = (u16_t)(p->len - offset);
 801b3e0:	fa1f f48c 	uxth.w	r4, ip
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801b3e4:	4419      	add	r1, r3
 801b3e6:	4544      	cmp	r4, r8
 801b3e8:	bf28      	it	cs
 801b3ea:	4644      	movcs	r4, r8
 801b3ec:	4622      	mov	r2, r4
      copied_total = (u16_t)(copied_total + buf_copy_len);
 801b3ee:	4426      	add	r6, r4
      left = (u16_t)(left + buf_copy_len);
      len = (u16_t)(len - buf_copy_len);
 801b3f0:	eba8 0404 	sub.w	r4, r8, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801b3f4:	f009 f838 	bl	8024468 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 801b3f8:	b2b6      	uxth	r6, r6
      offset = 0;
 801b3fa:	2300      	movs	r3, #0
      len = (u16_t)(len - buf_copy_len);
 801b3fc:	fa1f f884 	uxth.w	r8, r4
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801b400:	682d      	ldr	r5, [r5, #0]
 801b402:	f1b8 0f00 	cmp.w	r8, #0
 801b406:	d1df      	bne.n	801b3c8 <pbuf_copy_partial+0x20>
    }
  }
  return copied_total;
}
 801b408:	4630      	mov	r0, r6
 801b40a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 801b40e:	4b0a      	ldr	r3, [pc, #40]	; (801b438 <pbuf_copy_partial+0x90>)
 801b410:	f240 420a 	movw	r2, #1034	; 0x40a
 801b414:	4909      	ldr	r1, [pc, #36]	; (801b43c <pbuf_copy_partial+0x94>)
 801b416:	462e      	mov	r6, r5
 801b418:	4809      	ldr	r0, [pc, #36]	; (801b440 <pbuf_copy_partial+0x98>)
 801b41a:	f009 ffeb 	bl	80253f4 <iprintf>
 801b41e:	e7f3      	b.n	801b408 <pbuf_copy_partial+0x60>
  u16_t left = 0;
 801b420:	4616      	mov	r6, r2
 801b422:	e7f1      	b.n	801b408 <pbuf_copy_partial+0x60>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 801b424:	4b04      	ldr	r3, [pc, #16]	; (801b438 <pbuf_copy_partial+0x90>)
 801b426:	f240 420b 	movw	r2, #1035	; 0x40b
 801b42a:	4906      	ldr	r1, [pc, #24]	; (801b444 <pbuf_copy_partial+0x9c>)
 801b42c:	463e      	mov	r6, r7
 801b42e:	4804      	ldr	r0, [pc, #16]	; (801b440 <pbuf_copy_partial+0x98>)
 801b430:	f009 ffe0 	bl	80253f4 <iprintf>
 801b434:	e7e8      	b.n	801b408 <pbuf_copy_partial+0x60>
 801b436:	bf00      	nop
 801b438:	08043a2c 	.word	0x08043a2c
 801b43c:	08043c74 	.word	0x08043c74
 801b440:	0802a048 	.word	0x0802a048
 801b444:	08043c94 	.word	0x08043c94

0801b448 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 801b448:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
  size_t copied_total = 0;

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 801b44c:	2800      	cmp	r0, #0
 801b44e:	d049      	beq.n	801b4e4 <pbuf_take+0x9c>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 801b450:	460f      	mov	r7, r1
 801b452:	2900      	cmp	r1, #0
 801b454:	d03c      	beq.n	801b4d0 <pbuf_take+0x88>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 801b456:	8903      	ldrh	r3, [r0, #8]
 801b458:	4604      	mov	r4, r0
 801b45a:	4690      	mov	r8, r2
 801b45c:	4293      	cmp	r3, r2
 801b45e:	d32d      	bcc.n	801b4bc <pbuf_take+0x74>
  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
    return ERR_ARG;
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 801b460:	b34a      	cbz	r2, 801b4b6 <pbuf_take+0x6e>
 801b462:	4615      	mov	r5, r2
  size_t copied_total = 0;
 801b464:	2600      	movs	r6, #0
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 801b466:	f8df b094 	ldr.w	fp, [pc, #148]	; 801b4fc <pbuf_take+0xb4>
 801b46a:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 801b510 <pbuf_take+0xc8>
    buf_copy_len = total_copy_len;
    if (buf_copy_len > p->len) {
 801b46e:	8962      	ldrh	r2, [r4, #10]
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 801b470:	19b9      	adds	r1, r7, r6
 801b472:	6860      	ldr	r0, [r4, #4]
 801b474:	42aa      	cmp	r2, r5
 801b476:	bf28      	it	cs
 801b478:	462a      	movcs	r2, r5
 801b47a:	4691      	mov	r9, r2
    total_copy_len -= buf_copy_len;
    copied_total += buf_copy_len;
 801b47c:	4416      	add	r6, r2
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 801b47e:	f008 fff3 	bl	8024468 <memcpy>
  for (p = buf; total_copy_len != 0; p = p->next) {
 801b482:	6824      	ldr	r4, [r4, #0]
 801b484:	ebb5 0509 	subs.w	r5, r5, r9
 801b488:	d009      	beq.n	801b49e <pbuf_take+0x56>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 801b48a:	2c00      	cmp	r4, #0
 801b48c:	d1ef      	bne.n	801b46e <pbuf_take+0x26>
 801b48e:	465b      	mov	r3, fp
 801b490:	f240 42bd 	movw	r2, #1213	; 0x4bd
 801b494:	4651      	mov	r1, sl
 801b496:	4818      	ldr	r0, [pc, #96]	; (801b4f8 <pbuf_take+0xb0>)
 801b498:	f009 ffac 	bl	80253f4 <iprintf>
 801b49c:	e7e7      	b.n	801b46e <pbuf_take+0x26>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 801b49e:	45b0      	cmp	r8, r6
 801b4a0:	d009      	beq.n	801b4b6 <pbuf_take+0x6e>
 801b4a2:	4b16      	ldr	r3, [pc, #88]	; (801b4fc <pbuf_take+0xb4>)
 801b4a4:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 801b4a8:	4915      	ldr	r1, [pc, #84]	; (801b500 <pbuf_take+0xb8>)
 801b4aa:	4813      	ldr	r0, [pc, #76]	; (801b4f8 <pbuf_take+0xb0>)
 801b4ac:	f009 ffa2 	bl	80253f4 <iprintf>
  return ERR_OK;
 801b4b0:	4628      	mov	r0, r5
}
 801b4b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return ERR_OK;
 801b4b6:	2000      	movs	r0, #0
}
 801b4b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 801b4bc:	4b0f      	ldr	r3, [pc, #60]	; (801b4fc <pbuf_take+0xb4>)
 801b4be:	f240 42b5 	movw	r2, #1205	; 0x4b5
 801b4c2:	4910      	ldr	r1, [pc, #64]	; (801b504 <pbuf_take+0xbc>)
 801b4c4:	480c      	ldr	r0, [pc, #48]	; (801b4f8 <pbuf_take+0xb0>)
 801b4c6:	f009 ff95 	bl	80253f4 <iprintf>
 801b4ca:	f04f 30ff 	mov.w	r0, #4294967295
 801b4ce:	e7f3      	b.n	801b4b8 <pbuf_take+0x70>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 801b4d0:	4b0a      	ldr	r3, [pc, #40]	; (801b4fc <pbuf_take+0xb4>)
 801b4d2:	f240 42b4 	movw	r2, #1204	; 0x4b4
 801b4d6:	490c      	ldr	r1, [pc, #48]	; (801b508 <pbuf_take+0xc0>)
 801b4d8:	4807      	ldr	r0, [pc, #28]	; (801b4f8 <pbuf_take+0xb0>)
 801b4da:	f009 ff8b 	bl	80253f4 <iprintf>
 801b4de:	f06f 000f 	mvn.w	r0, #15
 801b4e2:	e7e9      	b.n	801b4b8 <pbuf_take+0x70>
  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 801b4e4:	4b05      	ldr	r3, [pc, #20]	; (801b4fc <pbuf_take+0xb4>)
 801b4e6:	f240 42b3 	movw	r2, #1203	; 0x4b3
 801b4ea:	4908      	ldr	r1, [pc, #32]	; (801b50c <pbuf_take+0xc4>)
 801b4ec:	4802      	ldr	r0, [pc, #8]	; (801b4f8 <pbuf_take+0xb0>)
 801b4ee:	f009 ff81 	bl	80253f4 <iprintf>
 801b4f2:	f06f 000f 	mvn.w	r0, #15
 801b4f6:	e7df      	b.n	801b4b8 <pbuf_take+0x70>
 801b4f8:	0802a048 	.word	0x0802a048
 801b4fc:	08043a2c 	.word	0x08043a2c
 801b500:	08043d24 	.word	0x08043d24
 801b504:	08043cec 	.word	0x08043cec
 801b508:	08043cd0 	.word	0x08043cd0
 801b50c:	08043cb8 	.word	0x08043cb8
 801b510:	08043d0c 	.word	0x08043d0c

0801b514 <pbuf_take_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 801b514:	b390      	cbz	r0, 801b57c <pbuf_take_at+0x68>
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 801b516:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b51a:	460f      	mov	r7, r1
 801b51c:	4604      	mov	r4, r0
 801b51e:	e002      	b.n	801b526 <pbuf_take_at+0x12>
    q = q->next;
 801b520:	6824      	ldr	r4, [r4, #0]
    offset_left = (u16_t)(offset_left - q->len);
 801b522:	b283      	uxth	r3, r0
  while ((q != NULL) && (q->len <= offset_left)) {
 801b524:	b334      	cbz	r4, 801b574 <pbuf_take_at+0x60>
 801b526:	8965      	ldrh	r5, [r4, #10]
 801b528:	429d      	cmp	r5, r3
    offset_left = (u16_t)(offset_left - q->len);
 801b52a:	eba3 0005 	sub.w	r0, r3, r5
  while ((q != NULL) && (q->len <= offset_left)) {
 801b52e:	d9f7      	bls.n	801b520 <pbuf_take_at+0xc>
  u16_t target_offset;
  struct pbuf *q = pbuf_skip(buf, offset, &target_offset);

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 801b530:	8921      	ldrh	r1, [r4, #8]
 801b532:	189e      	adds	r6, r3, r2
 801b534:	42b1      	cmp	r1, r6
 801b536:	db1d      	blt.n	801b574 <pbuf_take_at+0x60>
    u16_t remaining_len = len;
    const u8_t *src_ptr = (const u8_t *)dataptr;
    /* copy the part that goes into the first pbuf */
    u16_t first_copy_len;
    LWIP_ASSERT("check pbuf_skip result", target_offset < q->len);
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 801b538:	1ae9      	subs	r1, r5, r3
 801b53a:	428a      	cmp	r2, r1
 801b53c:	dc07      	bgt.n	801b54e <pbuf_take_at+0x3a>
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 801b53e:	6860      	ldr	r0, [r4, #4]
 801b540:	4639      	mov	r1, r7
 801b542:	4418      	add	r0, r3
 801b544:	f008 ff90 	bl	8024468 <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
    src_ptr += first_copy_len;
    if (remaining_len > 0) {
      return pbuf_take(q->next, src_ptr, remaining_len);
    }
    return ERR_OK;
 801b548:	2000      	movs	r0, #0
  }
  return ERR_MEM;
}
 801b54a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 801b54e:	fa1f f881 	uxth.w	r8, r1
 801b552:	6860      	ldr	r0, [r4, #4]
 801b554:	4639      	mov	r1, r7
 801b556:	4642      	mov	r2, r8
 801b558:	4418      	add	r0, r3
 801b55a:	f008 ff85 	bl	8024468 <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 801b55e:	1b70      	subs	r0, r6, r5
 801b560:	b282      	uxth	r2, r0
    if (remaining_len > 0) {
 801b562:	2a00      	cmp	r2, #0
 801b564:	d0f0      	beq.n	801b548 <pbuf_take_at+0x34>
      return pbuf_take(q->next, src_ptr, remaining_len);
 801b566:	eb07 0108 	add.w	r1, r7, r8
 801b56a:	6820      	ldr	r0, [r4, #0]
}
 801b56c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      return pbuf_take(q->next, src_ptr, remaining_len);
 801b570:	f7ff bf6a 	b.w	801b448 <pbuf_take>
  return ERR_MEM;
 801b574:	f04f 30ff 	mov.w	r0, #4294967295
}
 801b578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ERR_MEM;
 801b57c:	f04f 30ff 	mov.w	r0, #4294967295
}
 801b580:	4770      	bx	lr
 801b582:	bf00      	nop

0801b584 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 801b584:	b538      	push	{r3, r4, r5, lr}
 801b586:	4615      	mov	r5, r2
 801b588:	460a      	mov	r2, r1
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 801b58a:	8929      	ldrh	r1, [r5, #8]
 801b58c:	f7ff fc96 	bl	801aebc <pbuf_alloc>
  if (q == NULL) {
 801b590:	4604      	mov	r4, r0
 801b592:	b138      	cbz	r0, 801b5a4 <pbuf_clone+0x20>
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801b594:	8902      	ldrh	r2, [r0, #8]
 801b596:	892b      	ldrh	r3, [r5, #8]
 801b598:	429a      	cmp	r2, r3
 801b59a:	d305      	bcc.n	801b5a8 <pbuf_clone+0x24>
 801b59c:	4629      	mov	r1, r5
 801b59e:	f7ff fbc3 	bl	801ad28 <pbuf_copy.part.0>
    return NULL;
  }
  err = pbuf_copy(q, p);
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801b5a2:	b940      	cbnz	r0, 801b5b6 <pbuf_clone+0x32>
  return q;
}
 801b5a4:	4620      	mov	r0, r4
 801b5a6:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801b5a8:	4b07      	ldr	r3, [pc, #28]	; (801b5c8 <pbuf_clone+0x44>)
 801b5aa:	f240 32c9 	movw	r2, #969	; 0x3c9
 801b5ae:	4907      	ldr	r1, [pc, #28]	; (801b5cc <pbuf_clone+0x48>)
 801b5b0:	4807      	ldr	r0, [pc, #28]	; (801b5d0 <pbuf_clone+0x4c>)
 801b5b2:	f009 ff1f 	bl	80253f4 <iprintf>
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801b5b6:	4b04      	ldr	r3, [pc, #16]	; (801b5c8 <pbuf_clone+0x44>)
 801b5b8:	f240 5224 	movw	r2, #1316	; 0x524
 801b5bc:	4905      	ldr	r1, [pc, #20]	; (801b5d4 <pbuf_clone+0x50>)
 801b5be:	4804      	ldr	r0, [pc, #16]	; (801b5d0 <pbuf_clone+0x4c>)
 801b5c0:	f009 ff18 	bl	80253f4 <iprintf>
}
 801b5c4:	4620      	mov	r0, r4
 801b5c6:	bd38      	pop	{r3, r4, r5, pc}
 801b5c8:	08043a2c 	.word	0x08043a2c
 801b5cc:	08043c44 	.word	0x08043c44
 801b5d0:	0802a048 	.word	0x0802a048
 801b5d4:	08043d3c 	.word	0x08043d3c

0801b5d8 <pbuf_get_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 801b5d8:	b918      	cbnz	r0, 801b5e2 <pbuf_get_at+0xa>
 801b5da:	e00a      	b.n	801b5f2 <pbuf_get_at+0x1a>
    q = q->next;
 801b5dc:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 801b5de:	b299      	uxth	r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 801b5e0:	b130      	cbz	r0, 801b5f0 <pbuf_get_at+0x18>
 801b5e2:	8943      	ldrh	r3, [r0, #10]
 801b5e4:	428b      	cmp	r3, r1
    offset_left = (u16_t)(offset_left - q->len);
 801b5e6:	eba1 0303 	sub.w	r3, r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 801b5ea:	d9f7      	bls.n	801b5dc <pbuf_get_at+0x4>
  u16_t q_idx;
  const struct pbuf *q = pbuf_skip_const(p, offset, &q_idx);

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
    return ((u8_t *)q->payload)[q_idx];
 801b5ec:	6843      	ldr	r3, [r0, #4]
 801b5ee:	5c58      	ldrb	r0, [r3, r1]
}
 801b5f0:	4770      	bx	lr
 801b5f2:	4770      	bx	lr

0801b5f4 <pbuf_try_get_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 801b5f4:	b140      	cbz	r0, 801b608 <pbuf_try_get_at+0x14>
 801b5f6:	8943      	ldrh	r3, [r0, #10]
 801b5f8:	428b      	cmp	r3, r1
    offset_left = (u16_t)(offset_left - q->len);
 801b5fa:	eba1 0303 	sub.w	r3, r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 801b5fe:	d806      	bhi.n	801b60e <pbuf_try_get_at+0x1a>
    q = q->next;
 801b600:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 801b602:	b299      	uxth	r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 801b604:	2800      	cmp	r0, #0
 801b606:	d1f6      	bne.n	801b5f6 <pbuf_try_get_at+0x2>
  }
  return -1;
 801b608:	f04f 30ff 	mov.w	r0, #4294967295
}
 801b60c:	4770      	bx	lr
    return ((u8_t *)q->payload)[q_idx];
 801b60e:	6843      	ldr	r3, [r0, #4]
 801b610:	5c58      	ldrb	r0, [r3, r1]
 801b612:	4770      	bx	lr

0801b614 <pbuf_put_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 801b614:	b918      	cbnz	r0, 801b61e <pbuf_put_at+0xa>
 801b616:	e00a      	b.n	801b62e <pbuf_put_at+0x1a>
    q = q->next;
 801b618:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 801b61a:	b299      	uxth	r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 801b61c:	b130      	cbz	r0, 801b62c <pbuf_put_at+0x18>
 801b61e:	8943      	ldrh	r3, [r0, #10]
 801b620:	428b      	cmp	r3, r1
    offset_left = (u16_t)(offset_left - q->len);
 801b622:	eba1 0303 	sub.w	r3, r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 801b626:	d9f7      	bls.n	801b618 <pbuf_put_at+0x4>
  u16_t q_idx;
  struct pbuf *q = pbuf_skip(p, offset, &q_idx);

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
    ((u8_t *)q->payload)[q_idx] = data;
 801b628:	6843      	ldr	r3, [r0, #4]
 801b62a:	545a      	strb	r2, [r3, r1]
  }
}
 801b62c:	4770      	bx	lr
 801b62e:	4770      	bx	lr

0801b630 <pbuf_memcmp>:
 * @return zero if equal, nonzero otherwise
 *         (0xffff if p is too short, diffoffset+1 otherwise)
 */
u16_t
pbuf_memcmp(const struct pbuf *p, u16_t offset, const void *s2, u16_t n)
{
 801b630:	b570      	push	{r4, r5, r6, lr}
  u16_t start = offset;
  const struct pbuf *q = p;
  u16_t i;

  /* pbuf long enough to perform check? */
  if (p->tot_len < (offset + n)) {
 801b632:	8905      	ldrh	r5, [r0, #8]
 801b634:	18cc      	adds	r4, r1, r3
 801b636:	42a5      	cmp	r5, r4
 801b638:	db2e      	blt.n	801b698 <pbuf_memcmp+0x68>
    return 0xffff;
  }

  /* get the correct pbuf from chain. We know it succeeds because of p->tot_len check above. */
  while ((q != NULL) && (q->len <= start)) {
 801b63a:	8944      	ldrh	r4, [r0, #10]
 801b63c:	428c      	cmp	r4, r1
    start = (u16_t)(start - q->len);
 801b63e:	eba1 0404 	sub.w	r4, r1, r4
  while ((q != NULL) && (q->len <= start)) {
 801b642:	d803      	bhi.n	801b64c <pbuf_memcmp+0x1c>
    q = q->next;
 801b644:	6800      	ldr	r0, [r0, #0]
    start = (u16_t)(start - q->len);
 801b646:	b2a1      	uxth	r1, r4
  while ((q != NULL) && (q->len <= start)) {
 801b648:	2800      	cmp	r0, #0
 801b64a:	d1f6      	bne.n	801b63a <pbuf_memcmp+0xa>
  }

  /* return requested data if pbuf is OK */
  for (i = 0; i < n; i++) {
 801b64c:	b1f3      	cbz	r3, 801b68c <pbuf_memcmp+0x5c>
 801b64e:	2500      	movs	r5, #0
 801b650:	1e56      	subs	r6, r2, #1
 801b652:	46ae      	mov	lr, r5
    /* We know pbuf_get_at() succeeds because of p->tot_len check above. */
    u8_t a = pbuf_get_at(q, (u16_t)(start + i));
 801b654:	eb01 0c0e 	add.w	ip, r1, lr
  while ((q != NULL) && (q->len <= offset_left)) {
 801b658:	4604      	mov	r4, r0
 801b65a:	fa1f fc8c 	uxth.w	ip, ip
 801b65e:	b920      	cbnz	r0, 801b66a <pbuf_memcmp+0x3a>
 801b660:	e00b      	b.n	801b67a <pbuf_memcmp+0x4a>
    q = q->next;
 801b662:	6824      	ldr	r4, [r4, #0]
    offset_left = (u16_t)(offset_left - q->len);
 801b664:	fa1f fc82 	uxth.w	ip, r2
  while ((q != NULL) && (q->len <= offset_left)) {
 801b668:	b13c      	cbz	r4, 801b67a <pbuf_memcmp+0x4a>
 801b66a:	8962      	ldrh	r2, [r4, #10]
 801b66c:	4594      	cmp	ip, r2
    offset_left = (u16_t)(offset_left - q->len);
 801b66e:	ebac 0202 	sub.w	r2, ip, r2
  while ((q != NULL) && (q->len <= offset_left)) {
 801b672:	d2f6      	bcs.n	801b662 <pbuf_memcmp+0x32>
    return ((u8_t *)q->payload)[q_idx];
 801b674:	6862      	ldr	r2, [r4, #4]
 801b676:	f812 400c 	ldrb.w	r4, [r2, ip]
    u8_t b = ((const u8_t *)s2)[i];
    if (a != b) {
 801b67a:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 801b67e:	42a2      	cmp	r2, r4
 801b680:	d106      	bne.n	801b690 <pbuf_memcmp+0x60>
  for (i = 0; i < n; i++) {
 801b682:	3501      	adds	r5, #1
 801b684:	fa1f fe85 	uxth.w	lr, r5
 801b688:	4573      	cmp	r3, lr
 801b68a:	d8e3      	bhi.n	801b654 <pbuf_memcmp+0x24>
      return (u16_t)LWIP_MIN(i + 1, 0xFFFF);
    }
  }
  return 0;
 801b68c:	2000      	movs	r0, #0
}
 801b68e:	bd70      	pop	{r4, r5, r6, pc}
      return (u16_t)LWIP_MIN(i + 1, 0xFFFF);
 801b690:	f10e 0001 	add.w	r0, lr, #1
 801b694:	b280      	uxth	r0, r0
}
 801b696:	bd70      	pop	{r4, r5, r6, pc}
    return 0xffff;
 801b698:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 801b69c:	bd70      	pop	{r4, r5, r6, pc}
 801b69e:	bf00      	nop

0801b6a0 <pbuf_memfind>:
 * @param start_offset offset into p at which to start searching
 * @return 0xFFFF if substr was not found in p or the index where it was found
 */
u16_t
pbuf_memfind(const struct pbuf *p, const void *mem, u16_t mem_len, u16_t start_offset)
{
 801b6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b6a2:	461c      	mov	r4, r3
  u16_t i;
  u16_t max_cmp_start = (u16_t)(p->tot_len - mem_len);
 801b6a4:	8905      	ldrh	r5, [r0, #8]
{
 801b6a6:	4613      	mov	r3, r2
  if (p->tot_len >= mem_len + start_offset) {
 801b6a8:	4422      	add	r2, r4
 801b6aa:	4295      	cmp	r5, r2
 801b6ac:	db15      	blt.n	801b6da <pbuf_memfind+0x3a>
  u16_t max_cmp_start = (u16_t)(p->tot_len - mem_len);
 801b6ae:	1aed      	subs	r5, r5, r3
 801b6b0:	4606      	mov	r6, r0
 801b6b2:	460f      	mov	r7, r1
 801b6b4:	b2ad      	uxth	r5, r5
    for (i = start_offset; i <= max_cmp_start; i++) {
 801b6b6:	42a5      	cmp	r5, r4
 801b6b8:	d204      	bcs.n	801b6c4 <pbuf_memfind+0x24>
 801b6ba:	e00e      	b.n	801b6da <pbuf_memfind+0x3a>
 801b6bc:	fa1f f48c 	uxth.w	r4, ip
 801b6c0:	42a5      	cmp	r5, r4
 801b6c2:	d30a      	bcc.n	801b6da <pbuf_memfind+0x3a>
      u16_t plus = pbuf_memcmp(p, i, mem, mem_len);
 801b6c4:	4621      	mov	r1, r4
 801b6c6:	463a      	mov	r2, r7
 801b6c8:	4630      	mov	r0, r6
 801b6ca:	f7ff ffb1 	bl	801b630 <pbuf_memcmp>
    for (i = start_offset; i <= max_cmp_start; i++) {
 801b6ce:	f104 0c01 	add.w	ip, r4, #1
      if (plus == 0) {
 801b6d2:	2800      	cmp	r0, #0
 801b6d4:	d1f2      	bne.n	801b6bc <pbuf_memfind+0x1c>
 801b6d6:	4620      	mov	r0, r4
        return i;
      }
    }
  }
  return 0xFFFF;
}
 801b6d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return 0xFFFF;
 801b6da:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 801b6de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801b6e0 <raw_input>:
 *           caller).
 *
 */
raw_input_state_t
raw_input(struct pbuf *p, struct netif *inp)
{
 801b6e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct raw_pcb *pcb, *prev;
  s16_t proto;
  raw_input_state_t ret = RAW_INPUT_NONE;
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801b6e4:	4e33      	ldr	r6, [pc, #204]	; (801b7b4 <raw_input+0xd4>)
{
 801b6e6:	4680      	mov	r8, r0
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801b6e8:	6831      	ldr	r1, [r6, #0]
 801b6ea:	6970      	ldr	r0, [r6, #20]
 801b6ec:	f007 fb90 	bl	8022e10 <ip4_addr_isbroadcast_u32>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 801b6f0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801b6f4:	7a5d      	ldrb	r5, [r3, #9]
  }
#endif /* LWIP_IPV4 */

  prev = NULL;
  pcb = raw_pcbs;
 801b6f6:	4b30      	ldr	r3, [pc, #192]	; (801b7b8 <raw_input+0xd8>)
 801b6f8:	681c      	ldr	r4, [r3, #0]
  /* loop through all raw pcbs until the packet is eaten by one */
  /* this allows multiple pcbs to match against the packet by design */
  while (pcb != NULL) {
 801b6fa:	2c00      	cmp	r4, #0
 801b6fc:	d056      	beq.n	801b7ac <raw_input+0xcc>
 801b6fe:	4681      	mov	r9, r0
  raw_input_state_t ret = RAW_INPUT_NONE;
 801b700:	2000      	movs	r0, #0
#ifndef LWIP_NOASSERT
        void *old_payload = p->payload;
#endif
        ret = RAW_INPUT_DELIVERED;
        /* the receive callback function did not eat the packet? */
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 801b702:	f106 0b10 	add.w	fp, r6, #16
 801b706:	46ca      	mov	sl, r9
  prev = NULL;
 801b708:	4606      	mov	r6, r0
 801b70a:	e004      	b.n	801b716 <raw_input+0x36>
      }
      /* no receive callback function was set for this raw PCB */
    }
    /* drop the packet */
    prev = pcb;
    pcb = pcb->next;
 801b70c:	68e3      	ldr	r3, [r4, #12]
  while (pcb != NULL) {
 801b70e:	4626      	mov	r6, r4
 801b710:	2b00      	cmp	r3, #0
 801b712:	d037      	beq.n	801b784 <raw_input+0xa4>
 801b714:	461c      	mov	r4, r3
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 801b716:	7c23      	ldrb	r3, [r4, #16]
 801b718:	42ab      	cmp	r3, r5
 801b71a:	d1f7      	bne.n	801b70c <raw_input+0x2c>
 801b71c:	7a22      	ldrb	r2, [r4, #8]
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801b71e:	b13a      	cbz	r2, 801b730 <raw_input+0x50>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801b720:	4b24      	ldr	r3, [pc, #144]	; (801b7b4 <raw_input+0xd4>)
 801b722:	685b      	ldr	r3, [r3, #4]
 801b724:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801b728:	3301      	adds	r3, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801b72a:	b2db      	uxtb	r3, r3
 801b72c:	429a      	cmp	r2, r3
 801b72e:	d1ed      	bne.n	801b70c <raw_input+0x2c>
 801b730:	6823      	ldr	r3, [r4, #0]
    if (broadcast != 0) {
 801b732:	f1ba 0f00 	cmp.w	sl, #0
 801b736:	d027      	beq.n	801b788 <raw_input+0xa8>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip))) {
 801b738:	2b00      	cmp	r3, #0
 801b73a:	d1e7      	bne.n	801b70c <raw_input+0x2c>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 801b73c:	7c63      	ldrb	r3, [r4, #17]
 801b73e:	07db      	lsls	r3, r3, #31
 801b740:	d504      	bpl.n	801b74c <raw_input+0x6c>
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 801b742:	4b1c      	ldr	r3, [pc, #112]	; (801b7b4 <raw_input+0xd4>)
 801b744:	6862      	ldr	r2, [r4, #4]
 801b746:	691b      	ldr	r3, [r3, #16]
 801b748:	429a      	cmp	r2, r3
 801b74a:	d1df      	bne.n	801b70c <raw_input+0x2c>
      if (pcb->recv != NULL) {
 801b74c:	f8d4 9014 	ldr.w	r9, [r4, #20]
 801b750:	f1b9 0f00 	cmp.w	r9, #0
 801b754:	d0da      	beq.n	801b70c <raw_input+0x2c>
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 801b756:	465b      	mov	r3, fp
 801b758:	4642      	mov	r2, r8
 801b75a:	4621      	mov	r1, r4
 801b75c:	69a0      	ldr	r0, [r4, #24]
        void *old_payload = p->payload;
 801b75e:	f8d8 7004 	ldr.w	r7, [r8, #4]
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 801b762:	47c8      	blx	r9
        if (eaten != 0) {
 801b764:	b9c8      	cbnz	r0, 801b79a <raw_input+0xba>
          LWIP_ASSERT("raw pcb recv callback altered pbuf payload pointer without eating packet",
 801b766:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801b76a:	42bb      	cmp	r3, r7
 801b76c:	d013      	beq.n	801b796 <raw_input+0xb6>
 801b76e:	4b13      	ldr	r3, [pc, #76]	; (801b7bc <raw_input+0xdc>)
 801b770:	22c0      	movs	r2, #192	; 0xc0
 801b772:	4913      	ldr	r1, [pc, #76]	; (801b7c0 <raw_input+0xe0>)
 801b774:	4626      	mov	r6, r4
 801b776:	4813      	ldr	r0, [pc, #76]	; (801b7c4 <raw_input+0xe4>)
 801b778:	f009 fe3c 	bl	80253f4 <iprintf>
    pcb = pcb->next;
 801b77c:	68e3      	ldr	r3, [r4, #12]
        ret = RAW_INPUT_DELIVERED;
 801b77e:	2002      	movs	r0, #2
  while (pcb != NULL) {
 801b780:	2b00      	cmp	r3, #0
 801b782:	d1c7      	bne.n	801b714 <raw_input+0x34>
  }
  return ret;
}
 801b784:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) ||
 801b788:	2b00      	cmp	r3, #0
 801b78a:	d0d7      	beq.n	801b73c <raw_input+0x5c>
 801b78c:	4a09      	ldr	r2, [pc, #36]	; (801b7b4 <raw_input+0xd4>)
 801b78e:	6952      	ldr	r2, [r2, #20]
 801b790:	4293      	cmp	r3, r2
 801b792:	d1bb      	bne.n	801b70c <raw_input+0x2c>
 801b794:	e7d2      	b.n	801b73c <raw_input+0x5c>
        ret = RAW_INPUT_DELIVERED;
 801b796:	2002      	movs	r0, #2
 801b798:	e7b8      	b.n	801b70c <raw_input+0x2c>
          if (prev != NULL) {
 801b79a:	b14e      	cbz	r6, 801b7b0 <raw_input+0xd0>
            pcb->next = raw_pcbs;
 801b79c:	4906      	ldr	r1, [pc, #24]	; (801b7b8 <raw_input+0xd8>)
          return RAW_INPUT_EATEN;
 801b79e:	2001      	movs	r0, #1
            prev->next = pcb->next;
 801b7a0:	68e2      	ldr	r2, [r4, #12]
            pcb->next = raw_pcbs;
 801b7a2:	680b      	ldr	r3, [r1, #0]
            prev->next = pcb->next;
 801b7a4:	60f2      	str	r2, [r6, #12]
            raw_pcbs = pcb;
 801b7a6:	600c      	str	r4, [r1, #0]
            pcb->next = raw_pcbs;
 801b7a8:	60e3      	str	r3, [r4, #12]
            raw_pcbs = pcb;
 801b7aa:	e7eb      	b.n	801b784 <raw_input+0xa4>
  raw_input_state_t ret = RAW_INPUT_NONE;
 801b7ac:	4620      	mov	r0, r4
 801b7ae:	e7e9      	b.n	801b784 <raw_input+0xa4>
          return RAW_INPUT_EATEN;
 801b7b0:	2001      	movs	r0, #1
 801b7b2:	e7e7      	b.n	801b784 <raw_input+0xa4>
 801b7b4:	2001ef28 	.word	0x2001ef28
 801b7b8:	2002e0c0 	.word	0x2002e0c0
 801b7bc:	08043d50 	.word	0x08043d50
 801b7c0:	08043d80 	.word	0x08043d80
 801b7c4:	0802a048 	.word	0x0802a048

0801b7c8 <raw_netif_ip_addr_changed>:
 */
void raw_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct raw_pcb *rpcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801b7c8:	b110      	cbz	r0, 801b7d0 <raw_netif_ip_addr_changed+0x8>
 801b7ca:	6802      	ldr	r2, [r0, #0]
 801b7cc:	b101      	cbz	r1, 801b7d0 <raw_netif_ip_addr_changed+0x8>
 801b7ce:	b902      	cbnz	r2, 801b7d2 <raw_netif_ip_addr_changed+0xa>
 801b7d0:	4770      	bx	lr
 801b7d2:	680b      	ldr	r3, [r1, #0]
 801b7d4:	2b00      	cmp	r3, #0
 801b7d6:	d0fb      	beq.n	801b7d0 <raw_netif_ip_addr_changed+0x8>
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 801b7d8:	4b08      	ldr	r3, [pc, #32]	; (801b7fc <raw_netif_ip_addr_changed+0x34>)
 801b7da:	681b      	ldr	r3, [r3, #0]
 801b7dc:	2b00      	cmp	r3, #0
 801b7de:	d0f7      	beq.n	801b7d0 <raw_netif_ip_addr_changed+0x8>
{
 801b7e0:	b410      	push	{r4}
 801b7e2:	e000      	b.n	801b7e6 <raw_netif_ip_addr_changed+0x1e>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&rpcb->local_ip, old_addr)) {
 801b7e4:	6802      	ldr	r2, [r0, #0]
 801b7e6:	681c      	ldr	r4, [r3, #0]
 801b7e8:	4294      	cmp	r4, r2
 801b7ea:	d101      	bne.n	801b7f0 <raw_netif_ip_addr_changed+0x28>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(rpcb->local_ip, *new_addr);
 801b7ec:	680a      	ldr	r2, [r1, #0]
 801b7ee:	601a      	str	r2, [r3, #0]
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 801b7f0:	68db      	ldr	r3, [r3, #12]
 801b7f2:	2b00      	cmp	r3, #0
 801b7f4:	d1f6      	bne.n	801b7e4 <raw_netif_ip_addr_changed+0x1c>
      }
    }
  }
}
 801b7f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b7fa:	4770      	bx	lr
 801b7fc:	2002e0c0 	.word	0x2002e0c0

0801b800 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 801b800:	b4f0      	push	{r4, r5, r6, r7}
 801b802:	4f13      	ldr	r7, [pc, #76]	; (801b850 <tcp_new_port+0x50>)
 801b804:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 801b808:	4e12      	ldr	r6, [pc, #72]	; (801b854 <tcp_new_port+0x54>)
  u16_t n = 0;
  struct tcp_pcb *pcb;

again:
  tcp_port++;
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 801b80a:	f64f 7cff 	movw	ip, #65535	; 0xffff
 801b80e:	8838      	ldrh	r0, [r7, #0]
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 801b810:	4d11      	ldr	r5, [pc, #68]	; (801b858 <tcp_new_port+0x58>)
  tcp_port++;
 801b812:	3001      	adds	r0, #1
 801b814:	4c11      	ldr	r4, [pc, #68]	; (801b85c <tcp_new_port+0x5c>)
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 801b816:	462b      	mov	r3, r5
  tcp_port++;
 801b818:	b280      	uxth	r0, r0
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 801b81a:	4560      	cmp	r0, ip
 801b81c:	bf08      	it	eq
 801b81e:	f44f 4040 	moveq.w	r0, #49152	; 0xc000
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 801b822:	681b      	ldr	r3, [r3, #0]
 801b824:	b913      	cbnz	r3, 801b82c <tcp_new_port+0x2c>
 801b826:	e00b      	b.n	801b840 <tcp_new_port+0x40>
 801b828:	68db      	ldr	r3, [r3, #12]
 801b82a:	b14b      	cbz	r3, 801b840 <tcp_new_port+0x40>
      if (pcb->local_port == tcp_port) {
 801b82c:	8ada      	ldrh	r2, [r3, #22]
 801b82e:	4282      	cmp	r2, r0
 801b830:	d1fa      	bne.n	801b828 <tcp_new_port+0x28>
        n++;
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 801b832:	3901      	subs	r1, #1
 801b834:	b289      	uxth	r1, r1
 801b836:	2900      	cmp	r1, #0
 801b838:	d1eb      	bne.n	801b812 <tcp_new_port+0x12>
 801b83a:	8038      	strh	r0, [r7, #0]
          return 0;
 801b83c:	4608      	mov	r0, r1
 801b83e:	e005      	b.n	801b84c <tcp_new_port+0x4c>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801b840:	42b4      	cmp	r4, r6
 801b842:	d002      	beq.n	801b84a <tcp_new_port+0x4a>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 801b844:	f854 3b04 	ldr.w	r3, [r4], #4
 801b848:	e7eb      	b.n	801b822 <tcp_new_port+0x22>
 801b84a:	8038      	strh	r0, [r7, #0]
        goto again;
      }
    }
  }
  return tcp_port;
}
 801b84c:	bcf0      	pop	{r4, r5, r6, r7}
 801b84e:	4770      	bx	lr
 801b850:	20000418 	.word	0x20000418
 801b854:	080444c0 	.word	0x080444c0
 801b858:	2002e0d0 	.word	0x2002e0d0
 801b85c:	080444b4 	.word	0x080444b4

0801b860 <tcp_close_shutdown_fin>:
{
 801b860:	b510      	push	{r4, lr}
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801b862:	4604      	mov	r4, r0
 801b864:	b310      	cbz	r0, 801b8ac <tcp_close_shutdown_fin+0x4c>
  switch (pcb->state) {
 801b866:	7d23      	ldrb	r3, [r4, #20]
 801b868:	2b04      	cmp	r3, #4
 801b86a:	d005      	beq.n	801b878 <tcp_close_shutdown_fin+0x18>
 801b86c:	2b07      	cmp	r3, #7
 801b86e:	d00e      	beq.n	801b88e <tcp_close_shutdown_fin+0x2e>
 801b870:	2b03      	cmp	r3, #3
 801b872:	d001      	beq.n	801b878 <tcp_close_shutdown_fin+0x18>
 801b874:	2000      	movs	r0, #0
}
 801b876:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 801b878:	4620      	mov	r0, r4
 801b87a:	f003 fd33 	bl	801f2e4 <tcp_send_fin>
      if (err == ERR_OK) {
 801b87e:	b950      	cbnz	r0, 801b896 <tcp_close_shutdown_fin+0x36>
        pcb->state = FIN_WAIT_1;
 801b880:	2305      	movs	r3, #5
 801b882:	7523      	strb	r3, [r4, #20]
    tcp_output(pcb);
 801b884:	4620      	mov	r0, r4
 801b886:	f003 fe9d 	bl	801f5c4 <tcp_output>
 801b88a:	2000      	movs	r0, #0
}
 801b88c:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 801b88e:	4620      	mov	r0, r4
 801b890:	f003 fd28 	bl	801f2e4 <tcp_send_fin>
      if (err == ERR_OK) {
 801b894:	b138      	cbz	r0, 801b8a6 <tcp_close_shutdown_fin+0x46>
  } else if (err == ERR_MEM) {
 801b896:	1c43      	adds	r3, r0, #1
 801b898:	d1ed      	bne.n	801b876 <tcp_close_shutdown_fin+0x16>
    tcp_set_flags(pcb, TF_CLOSEPEND);
 801b89a:	8b63      	ldrh	r3, [r4, #26]
    return ERR_OK;
 801b89c:	2000      	movs	r0, #0
    tcp_set_flags(pcb, TF_CLOSEPEND);
 801b89e:	f043 0308 	orr.w	r3, r3, #8
 801b8a2:	8363      	strh	r3, [r4, #26]
}
 801b8a4:	bd10      	pop	{r4, pc}
        pcb->state = LAST_ACK;
 801b8a6:	2309      	movs	r3, #9
 801b8a8:	7523      	strb	r3, [r4, #20]
  if (err == ERR_OK) {
 801b8aa:	e7eb      	b.n	801b884 <tcp_close_shutdown_fin+0x24>
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801b8ac:	4b03      	ldr	r3, [pc, #12]	; (801b8bc <tcp_close_shutdown_fin+0x5c>)
 801b8ae:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 801b8b2:	4903      	ldr	r1, [pc, #12]	; (801b8c0 <tcp_close_shutdown_fin+0x60>)
 801b8b4:	4803      	ldr	r0, [pc, #12]	; (801b8c4 <tcp_close_shutdown_fin+0x64>)
 801b8b6:	f009 fd9d 	bl	80253f4 <iprintf>
 801b8ba:	e7d4      	b.n	801b866 <tcp_close_shutdown_fin+0x6>
 801b8bc:	08043dcc 	.word	0x08043dcc
 801b8c0:	08043dfc 	.word	0x08043dfc
 801b8c4:	0802a048 	.word	0x0802a048

0801b8c8 <tcp_init>:
{
 801b8c8:	b508      	push	{r3, lr}
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801b8ca:	f009 fe37 	bl	802553c <rand>
 801b8ce:	4b02      	ldr	r3, [pc, #8]	; (801b8d8 <tcp_init+0x10>)
 801b8d0:	4a02      	ldr	r2, [pc, #8]	; (801b8dc <tcp_init+0x14>)
 801b8d2:	4303      	orrs	r3, r0
 801b8d4:	8013      	strh	r3, [r2, #0]
}
 801b8d6:	bd08      	pop	{r3, pc}
 801b8d8:	ffffc000 	.word	0xffffc000
 801b8dc:	20000418 	.word	0x20000418

0801b8e0 <tcp_free>:
{
 801b8e0:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801b8e2:	7d03      	ldrb	r3, [r0, #20]
{
 801b8e4:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801b8e6:	2b01      	cmp	r3, #1
 801b8e8:	d005      	beq.n	801b8f6 <tcp_free+0x16>
  memp_free(MEMP_TCP_PCB, pcb);
 801b8ea:	4621      	mov	r1, r4
 801b8ec:	2002      	movs	r0, #2
}
 801b8ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 801b8f2:	f7fe bf9d 	b.w	801a830 <memp_free>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801b8f6:	4906      	ldr	r1, [pc, #24]	; (801b910 <tcp_free+0x30>)
 801b8f8:	22d4      	movs	r2, #212	; 0xd4
 801b8fa:	4b06      	ldr	r3, [pc, #24]	; (801b914 <tcp_free+0x34>)
 801b8fc:	4806      	ldr	r0, [pc, #24]	; (801b918 <tcp_free+0x38>)
 801b8fe:	f009 fd79 	bl	80253f4 <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 801b902:	4621      	mov	r1, r4
 801b904:	2002      	movs	r0, #2
}
 801b906:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 801b90a:	f7fe bf91 	b.w	801a830 <memp_free>
 801b90e:	bf00      	nop
 801b910:	08043e08 	.word	0x08043e08
 801b914:	08043dcc 	.word	0x08043dcc
 801b918:	0802a048 	.word	0x0802a048

0801b91c <tcp_bind>:
    ipaddr = IP4_ADDR_ANY;
 801b91c:	2900      	cmp	r1, #0
{
 801b91e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY;
 801b920:	4b26      	ldr	r3, [pc, #152]	; (801b9bc <tcp_bind+0xa0>)
  if (ipaddr == NULL) {
 801b922:	460e      	mov	r6, r1
    ipaddr = IP4_ADDR_ANY;
 801b924:	bf14      	ite	ne
 801b926:	460e      	movne	r6, r1
 801b928:	461e      	moveq	r6, r3
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801b92a:	2800      	cmp	r0, #0
 801b92c:	d03c      	beq.n	801b9a8 <tcp_bind+0x8c>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801b92e:	7d03      	ldrb	r3, [r0, #20]
 801b930:	4607      	mov	r7, r0
 801b932:	bb7b      	cbnz	r3, 801b994 <tcp_bind+0x78>
  if (port == 0) {
 801b934:	b31a      	cbz	r2, 801b97e <tcp_bind+0x62>
 801b936:	4922      	ldr	r1, [pc, #136]	; (801b9c0 <tcp_bind+0xa4>)
 801b938:	4b22      	ldr	r3, [pc, #136]	; (801b9c4 <tcp_bind+0xa8>)
 801b93a:	f101 000c 	add.w	r0, r1, #12
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801b93e:	681b      	ldr	r3, [r3, #0]
 801b940:	b913      	cbnz	r3, 801b948 <tcp_bind+0x2c>
 801b942:	e00e      	b.n	801b962 <tcp_bind+0x46>
 801b944:	68db      	ldr	r3, [r3, #12]
 801b946:	b163      	cbz	r3, 801b962 <tcp_bind+0x46>
        if (cpcb->local_port == port) {
 801b948:	f8b3 c016 	ldrh.w	ip, [r3, #22]
 801b94c:	4594      	cmp	ip, r2
 801b94e:	d1f9      	bne.n	801b944 <tcp_bind+0x28>
                (ip_addr_isany(&cpcb->local_ip) ||
 801b950:	681c      	ldr	r4, [r3, #0]
 801b952:	b11c      	cbz	r4, 801b95c <tcp_bind+0x40>
                 ip_addr_isany(ipaddr) ||
 801b954:	6835      	ldr	r5, [r6, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 801b956:	b10d      	cbz	r5, 801b95c <tcp_bind+0x40>
 801b958:	42ac      	cmp	r4, r5
 801b95a:	d1f3      	bne.n	801b944 <tcp_bind+0x28>
              return ERR_USE;
 801b95c:	f06f 0007 	mvn.w	r0, #7
}
 801b960:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    for (i = 0; i < max_pcb_list; i++) {
 801b962:	4281      	cmp	r1, r0
 801b964:	d113      	bne.n	801b98e <tcp_bind+0x72>
  if (!ip_addr_isany(ipaddr)
 801b966:	6833      	ldr	r3, [r6, #0]
 801b968:	b103      	cbz	r3, 801b96c <tcp_bind+0x50>
    ip_addr_set(&pcb->local_ip, ipaddr);
 801b96a:	603b      	str	r3, [r7, #0]
  TCP_REG(&tcp_bound_pcbs, pcb);
 801b96c:	4b16      	ldr	r3, [pc, #88]	; (801b9c8 <tcp_bind+0xac>)
  pcb->local_port = port;
 801b96e:	82fa      	strh	r2, [r7, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 801b970:	681a      	ldr	r2, [r3, #0]
 801b972:	601f      	str	r7, [r3, #0]
 801b974:	60fa      	str	r2, [r7, #12]
 801b976:	f004 f951 	bl	801fc1c <tcp_timer_needed>
  return ERR_OK;
 801b97a:	2000      	movs	r0, #0
}
 801b97c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    port = tcp_new_port();
 801b97e:	f7ff ff3f 	bl	801b800 <tcp_new_port>
    if (port == 0) {
 801b982:	4602      	mov	r2, r0
 801b984:	2800      	cmp	r0, #0
 801b986:	d1ee      	bne.n	801b966 <tcp_bind+0x4a>
      return ERR_BUF;
 801b988:	f06f 0001 	mvn.w	r0, #1
}
 801b98c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801b98e:	f851 3b04 	ldr.w	r3, [r1], #4
 801b992:	e7d4      	b.n	801b93e <tcp_bind+0x22>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801b994:	4b0d      	ldr	r3, [pc, #52]	; (801b9cc <tcp_bind+0xb0>)
 801b996:	f240 22ab 	movw	r2, #683	; 0x2ab
 801b99a:	490d      	ldr	r1, [pc, #52]	; (801b9d0 <tcp_bind+0xb4>)
 801b99c:	480d      	ldr	r0, [pc, #52]	; (801b9d4 <tcp_bind+0xb8>)
 801b99e:	f009 fd29 	bl	80253f4 <iprintf>
 801b9a2:	f06f 0005 	mvn.w	r0, #5
}
 801b9a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801b9a8:	4b08      	ldr	r3, [pc, #32]	; (801b9cc <tcp_bind+0xb0>)
 801b9aa:	f240 22a9 	movw	r2, #681	; 0x2a9
 801b9ae:	490a      	ldr	r1, [pc, #40]	; (801b9d8 <tcp_bind+0xbc>)
 801b9b0:	4808      	ldr	r0, [pc, #32]	; (801b9d4 <tcp_bind+0xb8>)
 801b9b2:	f009 fd1f 	bl	80253f4 <iprintf>
 801b9b6:	f06f 000f 	mvn.w	r0, #15
}
 801b9ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b9bc:	080459e4 	.word	0x080459e4
 801b9c0:	080444b4 	.word	0x080444b4
 801b9c4:	2002e0d0 	.word	0x2002e0d0
 801b9c8:	2002e0cc 	.word	0x2002e0cc
 801b9cc:	08043dcc 	.word	0x08043dcc
 801b9d0:	08043e34 	.word	0x08043e34
 801b9d4:	0802a048 	.word	0x0802a048
 801b9d8:	08043e1c 	.word	0x08043e1c

0801b9dc <tcp_listen_with_backlog_and_err>:
{
 801b9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 801b9de:	4604      	mov	r4, r0
{
 801b9e0:	4617      	mov	r7, r2
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 801b9e2:	2800      	cmp	r0, #0
 801b9e4:	d060      	beq.n	801baa8 <tcp_listen_with_backlog_and_err+0xcc>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 801b9e6:	7d05      	ldrb	r5, [r0, #20]
 801b9e8:	2d00      	cmp	r5, #0
 801b9ea:	d14a      	bne.n	801ba82 <tcp_listen_with_backlog_and_err+0xa6>
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 801b9ec:	f240 3272 	movw	r2, #882	; 0x372
 801b9f0:	4933      	ldr	r1, [pc, #204]	; (801bac0 <tcp_listen_with_backlog_and_err+0xe4>)
 801b9f2:	2003      	movs	r0, #3
 801b9f4:	f7fe fee6 	bl	801a7c4 <memp_malloc_fn>
  if (lpcb == NULL) {
 801b9f8:	4606      	mov	r6, r0
 801b9fa:	2800      	cmp	r0, #0
 801b9fc:	d051      	beq.n	801baa2 <tcp_listen_with_backlog_and_err+0xc6>
  lpcb->callback_arg = pcb->callback_arg;
 801b9fe:	6923      	ldr	r3, [r4, #16]
  lpcb->state = LISTEN;
 801ba00:	2201      	movs	r2, #1
  lpcb->callback_arg = pcb->callback_arg;
 801ba02:	6103      	str	r3, [r0, #16]
  lpcb->local_port = pcb->local_port;
 801ba04:	8ae3      	ldrh	r3, [r4, #22]
  lpcb->state = LISTEN;
 801ba06:	7502      	strb	r2, [r0, #20]
  lpcb->local_port = pcb->local_port;
 801ba08:	82c3      	strh	r3, [r0, #22]
  lpcb->prio = pcb->prio;
 801ba0a:	7d62      	ldrb	r2, [r4, #21]
 801ba0c:	7542      	strb	r2, [r0, #21]
  lpcb->so_options = pcb->so_options;
 801ba0e:	7a62      	ldrb	r2, [r4, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 801ba10:	7205      	strb	r5, [r0, #8]
  lpcb->so_options = pcb->so_options;
 801ba12:	7242      	strb	r2, [r0, #9]
  lpcb->ttl = pcb->ttl;
 801ba14:	7ae2      	ldrb	r2, [r4, #11]
 801ba16:	72c2      	strb	r2, [r0, #11]
  lpcb->tos = pcb->tos;
 801ba18:	7aa2      	ldrb	r2, [r4, #10]
 801ba1a:	7282      	strb	r2, [r0, #10]
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 801ba1c:	6822      	ldr	r2, [r4, #0]
 801ba1e:	6002      	str	r2, [r0, #0]
  if (pcb->local_port != 0) {
 801ba20:	b99b      	cbnz	r3, 801ba4a <tcp_listen_with_backlog_and_err+0x6e>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801ba22:	7d23      	ldrb	r3, [r4, #20]
 801ba24:	2b01      	cmp	r3, #1
 801ba26:	d020      	beq.n	801ba6a <tcp_listen_with_backlog_and_err+0x8e>
  memp_free(MEMP_TCP_PCB, pcb);
 801ba28:	4621      	mov	r1, r4
 801ba2a:	2002      	movs	r0, #2
 801ba2c:	f7fe ff00 	bl	801a830 <memp_free>
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 801ba30:	4b24      	ldr	r3, [pc, #144]	; (801bac4 <tcp_listen_with_backlog_and_err+0xe8>)
  lpcb->accept = tcp_accept_null;
 801ba32:	4925      	ldr	r1, [pc, #148]	; (801bac8 <tcp_listen_with_backlog_and_err+0xec>)
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 801ba34:	681a      	ldr	r2, [r3, #0]
  lpcb->accept = tcp_accept_null;
 801ba36:	61b1      	str	r1, [r6, #24]
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 801ba38:	60f2      	str	r2, [r6, #12]
 801ba3a:	601e      	str	r6, [r3, #0]
 801ba3c:	f004 f8ee 	bl	801fc1c <tcp_timer_needed>
  res = ERR_OK;
 801ba40:	2300      	movs	r3, #0
  if (err != NULL) {
 801ba42:	b107      	cbz	r7, 801ba46 <tcp_listen_with_backlog_and_err+0x6a>
    *err = res;
 801ba44:	703b      	strb	r3, [r7, #0]
}
 801ba46:	4630      	mov	r0, r6
 801ba48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_RMV(&tcp_bound_pcbs, pcb);
 801ba4a:	4a20      	ldr	r2, [pc, #128]	; (801bacc <tcp_listen_with_backlog_and_err+0xf0>)
 801ba4c:	6813      	ldr	r3, [r2, #0]
 801ba4e:	42a3      	cmp	r3, r4
 801ba50:	d012      	beq.n	801ba78 <tcp_listen_with_backlog_and_err+0x9c>
 801ba52:	b12b      	cbz	r3, 801ba60 <tcp_listen_with_backlog_and_err+0x84>
 801ba54:	68d9      	ldr	r1, [r3, #12]
 801ba56:	42a1      	cmp	r1, r4
 801ba58:	d01e      	beq.n	801ba98 <tcp_listen_with_backlog_and_err+0xbc>
 801ba5a:	460b      	mov	r3, r1
 801ba5c:	2b00      	cmp	r3, #0
 801ba5e:	d1f9      	bne.n	801ba54 <tcp_listen_with_backlog_and_err+0x78>
 801ba60:	2300      	movs	r3, #0
 801ba62:	60e3      	str	r3, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801ba64:	7d23      	ldrb	r3, [r4, #20]
 801ba66:	2b01      	cmp	r3, #1
 801ba68:	d1de      	bne.n	801ba28 <tcp_listen_with_backlog_and_err+0x4c>
 801ba6a:	4b15      	ldr	r3, [pc, #84]	; (801bac0 <tcp_listen_with_backlog_and_err+0xe4>)
 801ba6c:	22d4      	movs	r2, #212	; 0xd4
 801ba6e:	4918      	ldr	r1, [pc, #96]	; (801bad0 <tcp_listen_with_backlog_and_err+0xf4>)
 801ba70:	4818      	ldr	r0, [pc, #96]	; (801bad4 <tcp_listen_with_backlog_and_err+0xf8>)
 801ba72:	f009 fcbf 	bl	80253f4 <iprintf>
 801ba76:	e7d7      	b.n	801ba28 <tcp_listen_with_backlog_and_err+0x4c>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 801ba78:	68e3      	ldr	r3, [r4, #12]
 801ba7a:	6013      	str	r3, [r2, #0]
 801ba7c:	2300      	movs	r3, #0
 801ba7e:	60e3      	str	r3, [r4, #12]
 801ba80:	e7f0      	b.n	801ba64 <tcp_listen_with_backlog_and_err+0x88>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 801ba82:	4b0f      	ldr	r3, [pc, #60]	; (801bac0 <tcp_listen_with_backlog_and_err+0xe4>)
 801ba84:	f240 325a 	movw	r2, #858	; 0x35a
 801ba88:	4913      	ldr	r1, [pc, #76]	; (801bad8 <tcp_listen_with_backlog_and_err+0xfc>)
  struct tcp_pcb_listen *lpcb = NULL;
 801ba8a:	2600      	movs	r6, #0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 801ba8c:	4811      	ldr	r0, [pc, #68]	; (801bad4 <tcp_listen_with_backlog_and_err+0xf8>)
 801ba8e:	f009 fcb1 	bl	80253f4 <iprintf>
 801ba92:	f06f 030e 	mvn.w	r3, #14
 801ba96:	e7d4      	b.n	801ba42 <tcp_listen_with_backlog_and_err+0x66>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 801ba98:	68e2      	ldr	r2, [r4, #12]
 801ba9a:	60da      	str	r2, [r3, #12]
 801ba9c:	2300      	movs	r3, #0
 801ba9e:	60e3      	str	r3, [r4, #12]
 801baa0:	e7e0      	b.n	801ba64 <tcp_listen_with_backlog_and_err+0x88>
    res = ERR_MEM;
 801baa2:	f04f 33ff 	mov.w	r3, #4294967295
 801baa6:	e7cc      	b.n	801ba42 <tcp_listen_with_backlog_and_err+0x66>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 801baa8:	4b05      	ldr	r3, [pc, #20]	; (801bac0 <tcp_listen_with_backlog_and_err+0xe4>)
 801baaa:	f240 3259 	movw	r2, #857	; 0x359
 801baae:	490b      	ldr	r1, [pc, #44]	; (801badc <tcp_listen_with_backlog_and_err+0x100>)
  struct tcp_pcb_listen *lpcb = NULL;
 801bab0:	4606      	mov	r6, r0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 801bab2:	4808      	ldr	r0, [pc, #32]	; (801bad4 <tcp_listen_with_backlog_and_err+0xf8>)
 801bab4:	f009 fc9e 	bl	80253f4 <iprintf>
 801bab8:	f06f 030f 	mvn.w	r3, #15
 801babc:	e7c1      	b.n	801ba42 <tcp_listen_with_backlog_and_err+0x66>
 801babe:	bf00      	nop
 801bac0:	08043dcc 	.word	0x08043dcc
 801bac4:	2002e0d0 	.word	0x2002e0d0
 801bac8:	0801c771 	.word	0x0801c771
 801bacc:	2002e0cc 	.word	0x2002e0cc
 801bad0:	08043e08 	.word	0x08043e08
 801bad4:	0802a048 	.word	0x0802a048
 801bad8:	08043e8c 	.word	0x08043e8c
 801badc:	08043e5c 	.word	0x08043e5c

0801bae0 <tcp_listen_with_backlog>:
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 801bae0:	2200      	movs	r2, #0
 801bae2:	f7ff bf7b 	b.w	801b9dc <tcp_listen_with_backlog_and_err>
 801bae6:	bf00      	nop

0801bae8 <tcp_update_rcv_ann_wnd>:
{
 801bae8:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 801baea:	4604      	mov	r4, r0
 801baec:	b1c0      	cbz	r0, 801bb20 <tcp_update_rcv_ann_wnd+0x38>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 801baee:	8d22      	ldrh	r2, [r4, #40]	; 0x28
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 801baf0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 801baf2:	f8b4 c032 	ldrh.w	ip, [r4, #50]	; 0x32
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 801baf6:	6a65      	ldr	r5, [r4, #36]	; 0x24
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 801baf8:	1ad0      	subs	r0, r2, r3
 801bafa:	f5bc 6f86 	cmp.w	ip, #1072	; 0x430
 801bafe:	4428      	add	r0, r5
 801bb00:	bf94      	ite	ls
 801bb02:	eba0 010c 	subls.w	r1, r0, ip
 801bb06:	f5a0 6186 	subhi.w	r1, r0, #1072	; 0x430
 801bb0a:	2900      	cmp	r1, #0
 801bb0c:	db01      	blt.n	801bb12 <tcp_update_rcv_ann_wnd+0x2a>
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 801bb0e:	8562      	strh	r2, [r4, #42]	; 0x2a
}
 801bb10:	bd38      	pop	{r3, r4, r5, pc}
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 801bb12:	1aea      	subs	r2, r5, r3
 801bb14:	2a00      	cmp	r2, #0
 801bb16:	dd0b      	ble.n	801bb30 <tcp_update_rcv_ann_wnd+0x48>
      pcb->rcv_ann_wnd = 0;
 801bb18:	2300      	movs	r3, #0
    return 0;
 801bb1a:	4618      	mov	r0, r3
      pcb->rcv_ann_wnd = 0;
 801bb1c:	8563      	strh	r3, [r4, #42]	; 0x2a
}
 801bb1e:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 801bb20:	4b0b      	ldr	r3, [pc, #44]	; (801bb50 <tcp_update_rcv_ann_wnd+0x68>)
 801bb22:	f240 32a6 	movw	r2, #934	; 0x3a6
 801bb26:	490b      	ldr	r1, [pc, #44]	; (801bb54 <tcp_update_rcv_ann_wnd+0x6c>)
 801bb28:	480b      	ldr	r0, [pc, #44]	; (801bb58 <tcp_update_rcv_ann_wnd+0x70>)
 801bb2a:	f009 fc63 	bl	80253f4 <iprintf>
 801bb2e:	e7de      	b.n	801baee <tcp_update_rcv_ann_wnd+0x6>
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 801bb30:	1b5d      	subs	r5, r3, r5
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801bb32:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 801bb36:	d202      	bcs.n	801bb3e <tcp_update_rcv_ann_wnd+0x56>
    return 0;
 801bb38:	2000      	movs	r0, #0
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 801bb3a:	8565      	strh	r5, [r4, #42]	; 0x2a
}
 801bb3c:	bd38      	pop	{r3, r4, r5, pc}
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801bb3e:	4b04      	ldr	r3, [pc, #16]	; (801bb50 <tcp_update_rcv_ann_wnd+0x68>)
 801bb40:	f240 32b6 	movw	r2, #950	; 0x3b6
 801bb44:	4905      	ldr	r1, [pc, #20]	; (801bb5c <tcp_update_rcv_ann_wnd+0x74>)
 801bb46:	4804      	ldr	r0, [pc, #16]	; (801bb58 <tcp_update_rcv_ann_wnd+0x70>)
 801bb48:	f009 fc54 	bl	80253f4 <iprintf>
 801bb4c:	e7f4      	b.n	801bb38 <tcp_update_rcv_ann_wnd+0x50>
 801bb4e:	bf00      	nop
 801bb50:	08043dcc 	.word	0x08043dcc
 801bb54:	08043ec4 	.word	0x08043ec4
 801bb58:	0802a048 	.word	0x0802a048
 801bb5c:	08043ee8 	.word	0x08043ee8

0801bb60 <tcp_recved>:
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 801bb60:	b340      	cbz	r0, 801bbb4 <tcp_recved+0x54>
{
 801bb62:	b570      	push	{r4, r5, r6, lr}
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801bb64:	7d03      	ldrb	r3, [r0, #20]
 801bb66:	4605      	mov	r5, r0
 801bb68:	460c      	mov	r4, r1
 801bb6a:	2b01      	cmp	r3, #1
 801bb6c:	d01a      	beq.n	801bba4 <tcp_recved+0x44>
  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 801bb6e:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
 801bb70:	1919      	adds	r1, r3, r4
 801bb72:	b289      	uxth	r1, r1
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 801bb74:	428b      	cmp	r3, r1
 801bb76:	d802      	bhi.n	801bb7e <tcp_recved+0x1e>
 801bb78:	f5b1 6f06 	cmp.w	r1, #2144	; 0x860
 801bb7c:	d901      	bls.n	801bb82 <tcp_recved+0x22>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 801bb7e:	f44f 6106 	mov.w	r1, #2144	; 0x860
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 801bb82:	4628      	mov	r0, r5
 801bb84:	8529      	strh	r1, [r5, #40]	; 0x28
 801bb86:	f7ff ffaf 	bl	801bae8 <tcp_update_rcv_ann_wnd>
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801bb8a:	f5b0 7f06 	cmp.w	r0, #536	; 0x218
 801bb8e:	d200      	bcs.n	801bb92 <tcp_recved+0x32>
}
 801bb90:	bd70      	pop	{r4, r5, r6, pc}
    tcp_ack_now(pcb);
 801bb92:	8b6b      	ldrh	r3, [r5, #26]
    tcp_output(pcb);
 801bb94:	4628      	mov	r0, r5
    tcp_ack_now(pcb);
 801bb96:	f043 0302 	orr.w	r3, r3, #2
 801bb9a:	836b      	strh	r3, [r5, #26]
}
 801bb9c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    tcp_output(pcb);
 801bba0:	f003 bd10 	b.w	801f5c4 <tcp_output>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801bba4:	4b07      	ldr	r3, [pc, #28]	; (801bbc4 <tcp_recved+0x64>)
 801bba6:	f240 32d2 	movw	r2, #978	; 0x3d2
 801bbaa:	4907      	ldr	r1, [pc, #28]	; (801bbc8 <tcp_recved+0x68>)
 801bbac:	4807      	ldr	r0, [pc, #28]	; (801bbcc <tcp_recved+0x6c>)
 801bbae:	f009 fc21 	bl	80253f4 <iprintf>
 801bbb2:	e7dc      	b.n	801bb6e <tcp_recved+0xe>
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 801bbb4:	4b03      	ldr	r3, [pc, #12]	; (801bbc4 <tcp_recved+0x64>)
 801bbb6:	f240 32cf 	movw	r2, #975	; 0x3cf
 801bbba:	4905      	ldr	r1, [pc, #20]	; (801bbd0 <tcp_recved+0x70>)
 801bbbc:	4803      	ldr	r0, [pc, #12]	; (801bbcc <tcp_recved+0x6c>)
 801bbbe:	f009 bc19 	b.w	80253f4 <iprintf>
 801bbc2:	bf00      	nop
 801bbc4:	08043dcc 	.word	0x08043dcc
 801bbc8:	08043f1c 	.word	0x08043f1c
 801bbcc:	0802a048 	.word	0x0802a048
 801bbd0:	08043f04 	.word	0x08043f04

0801bbd4 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 801bbd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801bbd6:	2800      	cmp	r0, #0
 801bbd8:	f000 808c 	beq.w	801bcf4 <tcp_connect+0x120>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801bbdc:	2900      	cmp	r1, #0
 801bbde:	d07f      	beq.n	801bce0 <tcp_connect+0x10c>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 801bbe0:	461e      	mov	r6, r3
 801bbe2:	7d03      	ldrb	r3, [r0, #20]
 801bbe4:	4604      	mov	r4, r0
 801bbe6:	2b00      	cmp	r3, #0
 801bbe8:	d16a      	bne.n	801bcc0 <tcp_connect+0xec>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 801bbea:	680b      	ldr	r3, [r1, #0]
  pcb->remote_port = port;

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801bbec:	7a00      	ldrb	r0, [r0, #8]
  pcb->remote_port = port;
 801bbee:	8322      	strh	r2, [r4, #24]
  ip_addr_set(&pcb->remote_ip, ipaddr);
 801bbf0:	6063      	str	r3, [r4, #4]
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801bbf2:	2800      	cmp	r0, #0
 801bbf4:	d049      	beq.n	801bc8a <tcp_connect+0xb6>
    netif = netif_get_by_index(pcb->netif_idx);
 801bbf6:	f7ff f80d 	bl	801ac14 <netif_get_by_index>
 801bbfa:	4605      	mov	r5, r0
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
  }
  if (netif == NULL) {
 801bbfc:	2d00      	cmp	r5, #0
 801bbfe:	d06c      	beq.n	801bcda <tcp_connect+0x106>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 801bc00:	6823      	ldr	r3, [r4, #0]
 801bc02:	b90b      	cbnz	r3, 801bc08 <tcp_connect+0x34>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
    if (local_ip == NULL) {
      return ERR_RTE;
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801bc04:	686b      	ldr	r3, [r5, #4]
 801bc06:	6023      	str	r3, [r4, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 801bc08:	8ae7      	ldrh	r7, [r4, #22]
  if (pcb->local_port == 0) {
 801bc0a:	b927      	cbnz	r7, 801bc16 <tcp_connect+0x42>
    pcb->local_port = tcp_new_port();
 801bc0c:	f7ff fdf8 	bl	801b800 <tcp_new_port>
 801bc10:	82e0      	strh	r0, [r4, #22]
    if (pcb->local_port == 0) {
 801bc12:	2800      	cmp	r0, #0
 801bc14:	d05e      	beq.n	801bcd4 <tcp_connect+0x100>
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 801bc16:	4b3c      	ldr	r3, [pc, #240]	; (801bd08 <tcp_connect+0x134>)
 801bc18:	4a3c      	ldr	r2, [pc, #240]	; (801bd0c <tcp_connect+0x138>)
 801bc1a:	6811      	ldr	r1, [r2, #0]
 801bc1c:	681a      	ldr	r2, [r3, #0]
 801bc1e:	440a      	add	r2, r1
  pcb->snd_wnd = TCP_WND;
 801bc20:	f44f 6106 	mov.w	r1, #2144	; 0x860
  iss += tcp_ticks;       /* XXX */
 801bc24:	601a      	str	r2, [r3, #0]
  pcb->snd_nxt = iss;
 801bc26:	6522      	str	r2, [r4, #80]	; 0x50
  pcb->lastack = iss - 1;
 801bc28:	3a01      	subs	r2, #1
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801bc2a:	4b39      	ldr	r3, [pc, #228]	; (801bd10 <tcp_connect+0x13c>)
  pcb->lastack = iss - 1;
 801bc2c:	6462      	str	r2, [r4, #68]	; 0x44
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801bc2e:	62a3      	str	r3, [r4, #40]	; 0x28
#if LWIP_IPV4
  {
    if (outif == NULL) {
      return sendmss;
    }
    mtu = outif->mtu;
 801bc30:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 801bc32:	f8a4 1060 	strh.w	r1, [r4, #96]	; 0x60
  pcb->snd_lbb = iss - 1;
 801bc36:	e9c4 2216 	strd	r2, r2, [r4, #88]	; 0x58
  pcb->rcv_nxt = 0;
 801bc3a:	2200      	movs	r2, #0
 801bc3c:	6262      	str	r2, [r4, #36]	; 0x24
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801bc3e:	62e2      	str	r2, [r4, #44]	; 0x2c
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801bc40:	2b00      	cmp	r3, #0
 801bc42:	d037      	beq.n	801bcb4 <tcp_connect+0xe0>
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 801bc44:	2b28      	cmp	r3, #40	; 0x28
 801bc46:	d907      	bls.n	801bc58 <tcp_connect+0x84>
 801bc48:	f1a3 0228 	sub.w	r2, r3, #40	; 0x28
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 801bc4c:	b292      	uxth	r2, r2
 801bc4e:	f5b2 7f06 	cmp.w	r2, #536	; 0x218
 801bc52:	bf28      	it	cs
 801bc54:	f44f 7206 	movcs.w	r2, #536	; 0x218
  pcb->cwnd = 1;
 801bc58:	2301      	movs	r3, #1
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 801bc5a:	2102      	movs	r1, #2
 801bc5c:	4620      	mov	r0, r4
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 801bc5e:	8662      	strh	r2, [r4, #50]	; 0x32
  pcb->connected = connected;
 801bc60:	f8c4 6088 	str.w	r6, [r4, #136]	; 0x88
  pcb->cwnd = 1;
 801bc64:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 801bc68:	f003 fa90 	bl	801f18c <tcp_enqueue_flags>
  if (ret == ERR_OK) {
 801bc6c:	4605      	mov	r5, r0
 801bc6e:	b9f8      	cbnz	r0, 801bcb0 <tcp_connect+0xdc>
    pcb->state = SYN_SENT;
 801bc70:	2302      	movs	r3, #2
 801bc72:	7523      	strb	r3, [r4, #20]
    if (old_local_port != 0) {
 801bc74:	b187      	cbz	r7, 801bc98 <tcp_connect+0xc4>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801bc76:	4a27      	ldr	r2, [pc, #156]	; (801bd14 <tcp_connect+0x140>)
 801bc78:	6813      	ldr	r3, [r2, #0]
 801bc7a:	42a3      	cmp	r3, r4
 801bc7c:	d01d      	beq.n	801bcba <tcp_connect+0xe6>
 801bc7e:	b15b      	cbz	r3, 801bc98 <tcp_connect+0xc4>
 801bc80:	68da      	ldr	r2, [r3, #12]
 801bc82:	42a2      	cmp	r2, r4
 801bc84:	d006      	beq.n	801bc94 <tcp_connect+0xc0>
 801bc86:	4613      	mov	r3, r2
 801bc88:	e7f9      	b.n	801bc7e <tcp_connect+0xaa>
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 801bc8a:	1d20      	adds	r0, r4, #4
 801bc8c:	f006 fee4 	bl	8022a58 <ip4_route>
 801bc90:	4605      	mov	r5, r0
 801bc92:	e7b3      	b.n	801bbfc <tcp_connect+0x28>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801bc94:	68e2      	ldr	r2, [r4, #12]
 801bc96:	60da      	str	r2, [r3, #12]
    TCP_REG_ACTIVE(pcb);
 801bc98:	4b1f      	ldr	r3, [pc, #124]	; (801bd18 <tcp_connect+0x144>)
 801bc9a:	681a      	ldr	r2, [r3, #0]
 801bc9c:	601c      	str	r4, [r3, #0]
 801bc9e:	60e2      	str	r2, [r4, #12]
 801bca0:	f003 ffbc 	bl	801fc1c <tcp_timer_needed>
 801bca4:	4b1d      	ldr	r3, [pc, #116]	; (801bd1c <tcp_connect+0x148>)
 801bca6:	2201      	movs	r2, #1
    tcp_output(pcb);
 801bca8:	4620      	mov	r0, r4
    TCP_REG_ACTIVE(pcb);
 801bcaa:	701a      	strb	r2, [r3, #0]
    tcp_output(pcb);
 801bcac:	f003 fc8a 	bl	801f5c4 <tcp_output>
}
 801bcb0:	4628      	mov	r0, r5
 801bcb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bcb4:	f44f 7206 	mov.w	r2, #536	; 0x218
 801bcb8:	e7ce      	b.n	801bc58 <tcp_connect+0x84>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801bcba:	68e3      	ldr	r3, [r4, #12]
 801bcbc:	6013      	str	r3, [r2, #0]
 801bcbe:	e7eb      	b.n	801bc98 <tcp_connect+0xc4>
  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 801bcc0:	4b17      	ldr	r3, [pc, #92]	; (801bd20 <tcp_connect+0x14c>)
 801bcc2:	f44f 6287 	mov.w	r2, #1080	; 0x438
 801bcc6:	4917      	ldr	r1, [pc, #92]	; (801bd24 <tcp_connect+0x150>)
 801bcc8:	f06f 0509 	mvn.w	r5, #9
 801bccc:	4816      	ldr	r0, [pc, #88]	; (801bd28 <tcp_connect+0x154>)
 801bcce:	f009 fb91 	bl	80253f4 <iprintf>
 801bcd2:	e7ed      	b.n	801bcb0 <tcp_connect+0xdc>
      return ERR_BUF;
 801bcd4:	f06f 0501 	mvn.w	r5, #1
 801bcd8:	e7ea      	b.n	801bcb0 <tcp_connect+0xdc>
    return ERR_RTE;
 801bcda:	f06f 0503 	mvn.w	r5, #3
 801bcde:	e7e7      	b.n	801bcb0 <tcp_connect+0xdc>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801bce0:	4b0f      	ldr	r3, [pc, #60]	; (801bd20 <tcp_connect+0x14c>)
 801bce2:	f240 4236 	movw	r2, #1078	; 0x436
 801bce6:	4911      	ldr	r1, [pc, #68]	; (801bd2c <tcp_connect+0x158>)
 801bce8:	f06f 050f 	mvn.w	r5, #15
 801bcec:	480e      	ldr	r0, [pc, #56]	; (801bd28 <tcp_connect+0x154>)
 801bcee:	f009 fb81 	bl	80253f4 <iprintf>
 801bcf2:	e7dd      	b.n	801bcb0 <tcp_connect+0xdc>
  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801bcf4:	4b0a      	ldr	r3, [pc, #40]	; (801bd20 <tcp_connect+0x14c>)
 801bcf6:	f240 4235 	movw	r2, #1077	; 0x435
 801bcfa:	490d      	ldr	r1, [pc, #52]	; (801bd30 <tcp_connect+0x15c>)
 801bcfc:	f06f 050f 	mvn.w	r5, #15
 801bd00:	4809      	ldr	r0, [pc, #36]	; (801bd28 <tcp_connect+0x154>)
 801bd02:	f009 fb77 	bl	80253f4 <iprintf>
 801bd06:	e7d3      	b.n	801bcb0 <tcp_connect+0xdc>
 801bd08:	20000414 	.word	0x20000414
 801bd0c:	2002e0d4 	.word	0x2002e0d4
 801bd10:	08600860 	.word	0x08600860
 801bd14:	2002e0cc 	.word	0x2002e0cc
 801bd18:	2002e0c4 	.word	0x2002e0c4
 801bd1c:	2002e0c8 	.word	0x2002e0c8
 801bd20:	08043dcc 	.word	0x08043dcc
 801bd24:	08043f7c 	.word	0x08043f7c
 801bd28:	0802a048 	.word	0x0802a048
 801bd2c:	08043f60 	.word	0x08043f60
 801bd30:	08043f44 	.word	0x08043f44

0801bd34 <tcp_segs_free>:
  while (seg != NULL) {
 801bd34:	b170      	cbz	r0, 801bd54 <tcp_segs_free+0x20>
{
 801bd36:	b538      	push	{r3, r4, r5, lr}
 801bd38:	4604      	mov	r4, r0
      pbuf_free(seg->p);
 801bd3a:	4625      	mov	r5, r4
    struct tcp_seg *next = seg->next;
 801bd3c:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 801bd3e:	6868      	ldr	r0, [r5, #4]
 801bd40:	b108      	cbz	r0, 801bd46 <tcp_segs_free+0x12>
      pbuf_free(seg->p);
 801bd42:	f7ff fa8d 	bl	801b260 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801bd46:	4629      	mov	r1, r5
 801bd48:	2004      	movs	r0, #4
 801bd4a:	f7fe fd71 	bl	801a830 <memp_free>
  while (seg != NULL) {
 801bd4e:	2c00      	cmp	r4, #0
 801bd50:	d1f3      	bne.n	801bd3a <tcp_segs_free+0x6>
}
 801bd52:	bd38      	pop	{r3, r4, r5, pc}
 801bd54:	4770      	bx	lr
 801bd56:	bf00      	nop

0801bd58 <tcp_seg_free>:
  if (seg != NULL) {
 801bd58:	b158      	cbz	r0, 801bd72 <tcp_seg_free+0x1a>
{
 801bd5a:	b510      	push	{r4, lr}
 801bd5c:	4604      	mov	r4, r0
    if (seg->p != NULL) {
 801bd5e:	6840      	ldr	r0, [r0, #4]
 801bd60:	b108      	cbz	r0, 801bd66 <tcp_seg_free+0xe>
      pbuf_free(seg->p);
 801bd62:	f7ff fa7d 	bl	801b260 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801bd66:	4621      	mov	r1, r4
 801bd68:	2004      	movs	r0, #4
}
 801bd6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    memp_free(MEMP_TCP_SEG, seg);
 801bd6e:	f7fe bd5f 	b.w	801a830 <memp_free>
 801bd72:	4770      	bx	lr

0801bd74 <tcp_setprio>:
  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 801bd74:	b108      	cbz	r0, 801bd7a <tcp_setprio+0x6>
  pcb->prio = prio;
 801bd76:	7541      	strb	r1, [r0, #21]
}
 801bd78:	4770      	bx	lr
  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 801bd7a:	4b03      	ldr	r3, [pc, #12]	; (801bd88 <tcp_setprio+0x14>)
 801bd7c:	f44f 62ce 	mov.w	r2, #1648	; 0x670
 801bd80:	4902      	ldr	r1, [pc, #8]	; (801bd8c <tcp_setprio+0x18>)
 801bd82:	4803      	ldr	r0, [pc, #12]	; (801bd90 <tcp_setprio+0x1c>)
 801bd84:	f009 bb36 	b.w	80253f4 <iprintf>
 801bd88:	08043dcc 	.word	0x08043dcc
 801bd8c:	08043fac 	.word	0x08043fac
 801bd90:	0802a048 	.word	0x0802a048

0801bd94 <tcp_seg_copy>:
{
 801bd94:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 801bd96:	4605      	mov	r5, r0
 801bd98:	b1a0      	cbz	r0, 801bdc4 <tcp_seg_copy+0x30>
  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 801bd9a:	f240 6284 	movw	r2, #1668	; 0x684
 801bd9e:	490d      	ldr	r1, [pc, #52]	; (801bdd4 <tcp_seg_copy+0x40>)
 801bda0:	2004      	movs	r0, #4
 801bda2:	f7fe fd0f 	bl	801a7c4 <memp_malloc_fn>
  if (cseg == NULL) {
 801bda6:	4604      	mov	r4, r0
 801bda8:	b150      	cbz	r0, 801bdc0 <tcp_seg_copy+0x2c>
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 801bdaa:	6868      	ldr	r0, [r5, #4]
 801bdac:	6829      	ldr	r1, [r5, #0]
 801bdae:	68aa      	ldr	r2, [r5, #8]
 801bdb0:	68eb      	ldr	r3, [r5, #12]
 801bdb2:	6060      	str	r0, [r4, #4]
 801bdb4:	6021      	str	r1, [r4, #0]
  pbuf_ref(cseg->p);
 801bdb6:	6860      	ldr	r0, [r4, #4]
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 801bdb8:	60a2      	str	r2, [r4, #8]
 801bdba:	60e3      	str	r3, [r4, #12]
  pbuf_ref(cseg->p);
 801bdbc:	f7ff fa6e 	bl	801b29c <pbuf_ref>
}
 801bdc0:	4620      	mov	r0, r4
 801bdc2:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 801bdc4:	4b03      	ldr	r3, [pc, #12]	; (801bdd4 <tcp_seg_copy+0x40>)
 801bdc6:	f240 6282 	movw	r2, #1666	; 0x682
 801bdca:	4903      	ldr	r1, [pc, #12]	; (801bdd8 <tcp_seg_copy+0x44>)
 801bdcc:	4803      	ldr	r0, [pc, #12]	; (801bddc <tcp_seg_copy+0x48>)
 801bdce:	f009 fb11 	bl	80253f4 <iprintf>
 801bdd2:	e7e2      	b.n	801bd9a <tcp_seg_copy+0x6>
 801bdd4:	08043dcc 	.word	0x08043dcc
 801bdd8:	08043fc8 	.word	0x08043fc8
 801bddc:	0802a048 	.word	0x0802a048

0801bde0 <tcp_arg>:
  if (pcb != NULL) {
 801bde0:	b100      	cbz	r0, 801bde4 <tcp_arg+0x4>
    pcb->callback_arg = arg;
 801bde2:	6101      	str	r1, [r0, #16]
}
 801bde4:	4770      	bx	lr
 801bde6:	bf00      	nop

0801bde8 <tcp_recv>:
  if (pcb != NULL) {
 801bde8:	b140      	cbz	r0, 801bdfc <tcp_recv+0x14>
{
 801bdea:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 801bdec:	7d03      	ldrb	r3, [r0, #20]
 801bdee:	4604      	mov	r4, r0
 801bdf0:	460d      	mov	r5, r1
 801bdf2:	2b01      	cmp	r3, #1
 801bdf4:	d003      	beq.n	801bdfe <tcp_recv+0x16>
    pcb->recv = recv;
 801bdf6:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
}
 801bdfa:	bd38      	pop	{r3, r4, r5, pc}
 801bdfc:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 801bdfe:	4b05      	ldr	r3, [pc, #20]	; (801be14 <tcp_recv+0x2c>)
 801be00:	f240 72df 	movw	r2, #2015	; 0x7df
 801be04:	4904      	ldr	r1, [pc, #16]	; (801be18 <tcp_recv+0x30>)
 801be06:	4805      	ldr	r0, [pc, #20]	; (801be1c <tcp_recv+0x34>)
 801be08:	f009 faf4 	bl	80253f4 <iprintf>
    pcb->recv = recv;
 801be0c:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
}
 801be10:	bd38      	pop	{r3, r4, r5, pc}
 801be12:	bf00      	nop
 801be14:	08043dcc 	.word	0x08043dcc
 801be18:	08043fe4 	.word	0x08043fe4
 801be1c:	0802a048 	.word	0x0802a048

0801be20 <tcp_sent>:
  if (pcb != NULL) {
 801be20:	b140      	cbz	r0, 801be34 <tcp_sent+0x14>
{
 801be22:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 801be24:	7d03      	ldrb	r3, [r0, #20]
 801be26:	4604      	mov	r4, r0
 801be28:	460d      	mov	r5, r1
 801be2a:	2b01      	cmp	r3, #1
 801be2c:	d003      	beq.n	801be36 <tcp_sent+0x16>
    pcb->sent = sent;
 801be2e:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
}
 801be32:	bd38      	pop	{r3, r4, r5, pc}
 801be34:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 801be36:	4b05      	ldr	r3, [pc, #20]	; (801be4c <tcp_sent+0x2c>)
 801be38:	f240 72f3 	movw	r2, #2035	; 0x7f3
 801be3c:	4904      	ldr	r1, [pc, #16]	; (801be50 <tcp_sent+0x30>)
 801be3e:	4805      	ldr	r0, [pc, #20]	; (801be54 <tcp_sent+0x34>)
 801be40:	f009 fad8 	bl	80253f4 <iprintf>
    pcb->sent = sent;
 801be44:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
}
 801be48:	bd38      	pop	{r3, r4, r5, pc}
 801be4a:	bf00      	nop
 801be4c:	08043dcc 	.word	0x08043dcc
 801be50:	0804400c 	.word	0x0804400c
 801be54:	0802a048 	.word	0x0802a048

0801be58 <tcp_err>:
  if (pcb != NULL) {
 801be58:	b140      	cbz	r0, 801be6c <tcp_err+0x14>
{
 801be5a:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 801be5c:	7d03      	ldrb	r3, [r0, #20]
 801be5e:	4604      	mov	r4, r0
 801be60:	460d      	mov	r5, r1
 801be62:	2b01      	cmp	r3, #1
 801be64:	d003      	beq.n	801be6e <tcp_err+0x16>
    pcb->errf = err;
 801be66:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 801be6a:	bd38      	pop	{r3, r4, r5, pc}
 801be6c:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 801be6e:	4b05      	ldr	r3, [pc, #20]	; (801be84 <tcp_err+0x2c>)
 801be70:	f640 020d 	movw	r2, #2061	; 0x80d
 801be74:	4904      	ldr	r1, [pc, #16]	; (801be88 <tcp_err+0x30>)
 801be76:	4805      	ldr	r0, [pc, #20]	; (801be8c <tcp_err+0x34>)
 801be78:	f009 fabc 	bl	80253f4 <iprintf>
    pcb->errf = err;
 801be7c:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 801be80:	bd38      	pop	{r3, r4, r5, pc}
 801be82:	bf00      	nop
 801be84:	08043dcc 	.word	0x08043dcc
 801be88:	08044034 	.word	0x08044034
 801be8c:	0802a048 	.word	0x0802a048

0801be90 <tcp_accept>:
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 801be90:	b118      	cbz	r0, 801be9a <tcp_accept+0xa>
 801be92:	7d03      	ldrb	r3, [r0, #20]
 801be94:	2b01      	cmp	r3, #1
    lpcb->accept = accept;
 801be96:	bf08      	it	eq
 801be98:	6181      	streq	r1, [r0, #24]
}
 801be9a:	4770      	bx	lr

0801be9c <tcp_poll>:
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 801be9c:	b1a8      	cbz	r0, 801beca <tcp_poll+0x2e>
{
 801be9e:	b570      	push	{r4, r5, r6, lr}
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 801bea0:	7d03      	ldrb	r3, [r0, #20]
 801bea2:	460e      	mov	r6, r1
 801bea4:	4604      	mov	r4, r0
 801bea6:	4615      	mov	r5, r2
 801bea8:	2b01      	cmp	r3, #1
 801beaa:	d003      	beq.n	801beb4 <tcp_poll+0x18>
  pcb->poll = poll;
 801beac:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
  pcb->pollinterval = interval;
 801beb0:	7765      	strb	r5, [r4, #29]
}
 801beb2:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 801beb4:	4b08      	ldr	r3, [pc, #32]	; (801bed8 <tcp_poll+0x3c>)
 801beb6:	f640 023e 	movw	r2, #2110	; 0x83e
 801beba:	4908      	ldr	r1, [pc, #32]	; (801bedc <tcp_poll+0x40>)
 801bebc:	4808      	ldr	r0, [pc, #32]	; (801bee0 <tcp_poll+0x44>)
 801bebe:	f009 fa99 	bl	80253f4 <iprintf>
  pcb->poll = poll;
 801bec2:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
  pcb->pollinterval = interval;
 801bec6:	7765      	strb	r5, [r4, #29]
}
 801bec8:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 801beca:	4b03      	ldr	r3, [pc, #12]	; (801bed8 <tcp_poll+0x3c>)
 801becc:	f640 023d 	movw	r2, #2109	; 0x83d
 801bed0:	4904      	ldr	r1, [pc, #16]	; (801bee4 <tcp_poll+0x48>)
 801bed2:	4803      	ldr	r0, [pc, #12]	; (801bee0 <tcp_poll+0x44>)
 801bed4:	f009 ba8e 	b.w	80253f4 <iprintf>
 801bed8:	08043dcc 	.word	0x08043dcc
 801bedc:	08044074 	.word	0x08044074
 801bee0:	0802a048 	.word	0x0802a048
 801bee4:	0804405c 	.word	0x0804405c

0801bee8 <tcp_pcb_purge>:
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 801bee8:	2800      	cmp	r0, #0
 801beea:	d041      	beq.n	801bf70 <tcp_pcb_purge+0x88>
{
 801beec:	b570      	push	{r4, r5, r6, lr}
  if (pcb->state != CLOSED &&
 801beee:	7d03      	ldrb	r3, [r0, #20]
 801bef0:	4605      	mov	r5, r0
      pcb->state != TIME_WAIT &&
 801bef2:	2b0a      	cmp	r3, #10
 801bef4:	d001      	beq.n	801befa <tcp_pcb_purge+0x12>
 801bef6:	2b01      	cmp	r3, #1
 801bef8:	d800      	bhi.n	801befc <tcp_pcb_purge+0x14>
}
 801befa:	bd70      	pop	{r4, r5, r6, pc}
    if (pcb->refused_data != NULL) {
 801befc:	6f80      	ldr	r0, [r0, #120]	; 0x78
 801befe:	b118      	cbz	r0, 801bf08 <tcp_pcb_purge+0x20>
      pbuf_free(pcb->refused_data);
 801bf00:	f7ff f9ae 	bl	801b260 <pbuf_free>
      pcb->refused_data = NULL;
 801bf04:	2300      	movs	r3, #0
 801bf06:	67ab      	str	r3, [r5, #120]	; 0x78
    if (pcb->ooseq != NULL) {
 801bf08:	6f6c      	ldr	r4, [r5, #116]	; 0x74
 801bf0a:	b164      	cbz	r4, 801bf26 <tcp_pcb_purge+0x3e>
      pbuf_free(seg->p);
 801bf0c:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 801bf0e:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 801bf10:	6870      	ldr	r0, [r6, #4]
 801bf12:	b108      	cbz	r0, 801bf18 <tcp_pcb_purge+0x30>
      pbuf_free(seg->p);
 801bf14:	f7ff f9a4 	bl	801b260 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801bf18:	4631      	mov	r1, r6
 801bf1a:	2004      	movs	r0, #4
 801bf1c:	f7fe fc88 	bl	801a830 <memp_free>
  while (seg != NULL) {
 801bf20:	2c00      	cmp	r4, #0
 801bf22:	d1f3      	bne.n	801bf0c <tcp_pcb_purge+0x24>
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
  if (pcb->ooseq) {
    tcp_segs_free(pcb->ooseq);
    pcb->ooseq = NULL;
 801bf24:	676c      	str	r4, [r5, #116]	; 0x74
    pcb->rtime = -1;
 801bf26:	f64f 73ff 	movw	r3, #65535	; 0xffff
    tcp_segs_free(pcb->unsent);
 801bf2a:	6eec      	ldr	r4, [r5, #108]	; 0x6c
    pcb->rtime = -1;
 801bf2c:	862b      	strh	r3, [r5, #48]	; 0x30
  while (seg != NULL) {
 801bf2e:	b15c      	cbz	r4, 801bf48 <tcp_pcb_purge+0x60>
      pbuf_free(seg->p);
 801bf30:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 801bf32:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 801bf34:	6870      	ldr	r0, [r6, #4]
 801bf36:	b108      	cbz	r0, 801bf3c <tcp_pcb_purge+0x54>
      pbuf_free(seg->p);
 801bf38:	f7ff f992 	bl	801b260 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801bf3c:	4631      	mov	r1, r6
 801bf3e:	2004      	movs	r0, #4
 801bf40:	f7fe fc76 	bl	801a830 <memp_free>
  while (seg != NULL) {
 801bf44:	2c00      	cmp	r4, #0
 801bf46:	d1f3      	bne.n	801bf30 <tcp_pcb_purge+0x48>
    tcp_segs_free(pcb->unacked);
 801bf48:	6f2c      	ldr	r4, [r5, #112]	; 0x70
  while (seg != NULL) {
 801bf4a:	b15c      	cbz	r4, 801bf64 <tcp_pcb_purge+0x7c>
      pbuf_free(seg->p);
 801bf4c:	4626      	mov	r6, r4
    struct tcp_seg *next = seg->next;
 801bf4e:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 801bf50:	6870      	ldr	r0, [r6, #4]
 801bf52:	b108      	cbz	r0, 801bf58 <tcp_pcb_purge+0x70>
      pbuf_free(seg->p);
 801bf54:	f7ff f984 	bl	801b260 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801bf58:	4631      	mov	r1, r6
 801bf5a:	2004      	movs	r0, #4
 801bf5c:	f7fe fc68 	bl	801a830 <memp_free>
  while (seg != NULL) {
 801bf60:	2c00      	cmp	r4, #0
 801bf62:	d1f3      	bne.n	801bf4c <tcp_pcb_purge+0x64>
    pcb->unacked = pcb->unsent = NULL;
 801bf64:	2300      	movs	r3, #0
 801bf66:	e9c5 331b 	strd	r3, r3, [r5, #108]	; 0x6c
    pcb->unsent_oversize = 0;
 801bf6a:	f8a5 3068 	strh.w	r3, [r5, #104]	; 0x68
}
 801bf6e:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 801bf70:	4b03      	ldr	r3, [pc, #12]	; (801bf80 <tcp_pcb_purge+0x98>)
 801bf72:	f640 0251 	movw	r2, #2129	; 0x851
 801bf76:	4903      	ldr	r1, [pc, #12]	; (801bf84 <tcp_pcb_purge+0x9c>)
 801bf78:	4803      	ldr	r0, [pc, #12]	; (801bf88 <tcp_pcb_purge+0xa0>)
 801bf7a:	f009 ba3b 	b.w	80253f4 <iprintf>
 801bf7e:	bf00      	nop
 801bf80:	08043dcc 	.word	0x08043dcc
 801bf84:	08044094 	.word	0x08044094
 801bf88:	0802a048 	.word	0x0802a048

0801bf8c <tcp_slowtmr>:
{
 801bf8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ++tcp_ticks;
 801bf90:	4da9      	ldr	r5, [pc, #676]	; (801c238 <tcp_slowtmr+0x2ac>)
{
 801bf92:	b087      	sub	sp, #28
  ++tcp_timer_ctr;
 801bf94:	f8df b2cc 	ldr.w	fp, [pc, #716]	; 801c264 <tcp_slowtmr+0x2d8>
  ++tcp_ticks;
 801bf98:	682b      	ldr	r3, [r5, #0]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801bf9a:	4fa8      	ldr	r7, [pc, #672]	; (801c23c <tcp_slowtmr+0x2b0>)
  ++tcp_ticks;
 801bf9c:	3301      	adds	r3, #1
 801bf9e:	602b      	str	r3, [r5, #0]
  ++tcp_timer_ctr;
 801bfa0:	f89b 3000 	ldrb.w	r3, [fp]
 801bfa4:	3301      	adds	r3, #1
 801bfa6:	f88b 3000 	strb.w	r3, [fp]
  pcb = tcp_active_pcbs;
 801bfaa:	4ba5      	ldr	r3, [pc, #660]	; (801c240 <tcp_slowtmr+0x2b4>)
 801bfac:	681c      	ldr	r4, [r3, #0]
  while (pcb != NULL) {
 801bfae:	2c00      	cmp	r4, #0
 801bfb0:	f000 808a 	beq.w	801c0c8 <tcp_slowtmr+0x13c>
  prev = NULL;
 801bfb4:	2600      	movs	r6, #0
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801bfb6:	46b1      	mov	r9, r6
 801bfb8:	7d23      	ldrb	r3, [r4, #20]
 801bfba:	2b00      	cmp	r3, #0
 801bfbc:	f000 80fc 	beq.w	801c1b8 <tcp_slowtmr+0x22c>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 801bfc0:	2b01      	cmp	r3, #1
 801bfc2:	f000 8104 	beq.w	801c1ce <tcp_slowtmr+0x242>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801bfc6:	2b0a      	cmp	r3, #10
 801bfc8:	f000 810c 	beq.w	801c1e4 <tcp_slowtmr+0x258>
    if (pcb->last_timer == tcp_timer_ctr) {
 801bfcc:	f89b 2000 	ldrb.w	r2, [fp]
 801bfd0:	7fa3      	ldrb	r3, [r4, #30]
 801bfd2:	4293      	cmp	r3, r2
 801bfd4:	f000 8113 	beq.w	801c1fe <tcp_slowtmr+0x272>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801bfd8:	7d23      	ldrb	r3, [r4, #20]
    pcb->last_timer = tcp_timer_ctr;
 801bfda:	77a2      	strb	r2, [r4, #30]
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801bfdc:	2b02      	cmp	r3, #2
 801bfde:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 801bfe2:	f000 8112 	beq.w	801c20a <tcp_slowtmr+0x27e>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801bfe6:	2a0b      	cmp	r2, #11
 801bfe8:	f240 80cb 	bls.w	801c182 <tcp_slowtmr+0x1f6>
      ++pcb_remove;
 801bfec:	f04f 0801 	mov.w	r8, #1
    if (pcb->state == FIN_WAIT_2) {
 801bff0:	2b06      	cmp	r3, #6
 801bff2:	f000 80b7 	beq.w	801c164 <tcp_slowtmr+0x1d8>
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 801bff6:	f894 a009 	ldrb.w	sl, [r4, #9]
 801bffa:	f01a 0a08 	ands.w	sl, sl, #8
 801bffe:	d01d      	beq.n	801c03c <tcp_slowtmr+0xb0>
 801c000:	2b04      	cmp	r3, #4
 801c002:	d007      	beq.n	801c014 <tcp_slowtmr+0x88>
 801c004:	f1a3 0307 	sub.w	r3, r3, #7
 801c008:	fab3 f383 	clz	r3, r3
 801c00c:	095b      	lsrs	r3, r3, #5
 801c00e:	2b00      	cmp	r3, #0
 801c010:	f000 80b4 	beq.w	801c17c <tcp_slowtmr+0x1f0>
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801c014:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 801c018:	4b8a      	ldr	r3, [pc, #552]	; (801c244 <tcp_slowtmr+0x2b8>)
 801c01a:	488b      	ldr	r0, [pc, #556]	; (801c248 <tcp_slowtmr+0x2bc>)
 801c01c:	440b      	add	r3, r1
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801c01e:	682a      	ldr	r2, [r5, #0]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801c020:	fba0 0303 	umull	r0, r3, r0, r3
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801c024:	6a20      	ldr	r0, [r4, #32]
 801c026:	1a12      	subs	r2, r2, r0
 801c028:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 801c02c:	f240 8160 	bls.w	801c2f0 <tcp_slowtmr+0x364>
        ++pcb_remove;
 801c030:	f108 0801 	add.w	r8, r8, #1
        ++pcb_reset;
 801c034:	f04f 0a01 	mov.w	sl, #1
        ++pcb_remove;
 801c038:	fa5f f888 	uxtb.w	r8, r8
    if (pcb->ooseq != NULL &&
 801c03c:	6f66      	ldr	r6, [r4, #116]	; 0x74
 801c03e:	b156      	cbz	r6, 801c056 <tcp_slowtmr+0xca>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801c040:	682b      	ldr	r3, [r5, #0]
 801c042:	6a22      	ldr	r2, [r4, #32]
 801c044:	1a9a      	subs	r2, r3, r2
 801c046:	f9b4 3040 	ldrsh.w	r3, [r4, #64]	; 0x40
 801c04a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    if (pcb->ooseq != NULL &&
 801c04e:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 801c052:	f080 80e1 	bcs.w	801c218 <tcp_slowtmr+0x28c>
    if (pcb->state == SYN_RCVD) {
 801c056:	7d23      	ldrb	r3, [r4, #20]
 801c058:	2b03      	cmp	r3, #3
 801c05a:	d057      	beq.n	801c10c <tcp_slowtmr+0x180>
    if (pcb->state == LAST_ACK) {
 801c05c:	2b09      	cmp	r3, #9
 801c05e:	d15a      	bne.n	801c116 <tcp_slowtmr+0x18a>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801c060:	682b      	ldr	r3, [r5, #0]
 801c062:	6a22      	ldr	r2, [r4, #32]
 801c064:	1a9b      	subs	r3, r3, r2
 801c066:	2bf0      	cmp	r3, #240	; 0xf0
 801c068:	d955      	bls.n	801c116 <tcp_slowtmr+0x18a>
      tcp_pcb_purge(pcb);
 801c06a:	4620      	mov	r0, r4
      tcp_err_fn err_fn = pcb->errf;
 801c06c:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
      tcp_pcb_purge(pcb);
 801c070:	f7ff ff3a 	bl	801bee8 <tcp_pcb_purge>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801c074:	4b72      	ldr	r3, [pc, #456]	; (801c240 <tcp_slowtmr+0x2b4>)
 801c076:	681b      	ldr	r3, [r3, #0]
      if (prev != NULL) {
 801c078:	f1b9 0f00 	cmp.w	r9, #0
 801c07c:	f000 817e 	beq.w	801c37c <tcp_slowtmr+0x3f0>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801c080:	42a3      	cmp	r3, r4
 801c082:	f000 81df 	beq.w	801c444 <tcp_slowtmr+0x4b8>
        prev->next = pcb->next;
 801c086:	68e3      	ldr	r3, [r4, #12]
 801c088:	f8c9 300c 	str.w	r3, [r9, #12]
      if (pcb_reset) {
 801c08c:	f1ba 0f00 	cmp.w	sl, #0
 801c090:	f040 8147 	bne.w	801c322 <tcp_slowtmr+0x396>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801c094:	7d23      	ldrb	r3, [r4, #20]
 801c096:	2b01      	cmp	r3, #1
      pcb = pcb->next;
 801c098:	e9d4 8a03 	ldrd	r8, sl, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801c09c:	f000 8153 	beq.w	801c346 <tcp_slowtmr+0x3ba>
  memp_free(MEMP_TCP_PCB, pcb);
 801c0a0:	4621      	mov	r1, r4
 801c0a2:	2002      	movs	r0, #2
 801c0a4:	f7fe fbc4 	bl	801a830 <memp_free>
      tcp_active_pcbs_changed = 0;
 801c0a8:	4c68      	ldr	r4, [pc, #416]	; (801c24c <tcp_slowtmr+0x2c0>)
 801c0aa:	2300      	movs	r3, #0
 801c0ac:	7023      	strb	r3, [r4, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 801c0ae:	b13e      	cbz	r6, 801c0c0 <tcp_slowtmr+0x134>
 801c0b0:	f06f 010c 	mvn.w	r1, #12
 801c0b4:	4650      	mov	r0, sl
 801c0b6:	47b0      	blx	r6
      if (tcp_active_pcbs_changed) {
 801c0b8:	7823      	ldrb	r3, [r4, #0]
 801c0ba:	2b00      	cmp	r3, #0
 801c0bc:	f47f af75 	bne.w	801bfaa <tcp_slowtmr+0x1e>
      pcb = pcb->next;
 801c0c0:	4644      	mov	r4, r8
  while (pcb != NULL) {
 801c0c2:	2c00      	cmp	r4, #0
 801c0c4:	f47f af78 	bne.w	801bfb8 <tcp_slowtmr+0x2c>
  pcb = tcp_tw_pcbs;
 801c0c8:	f8df 919c 	ldr.w	r9, [pc, #412]	; 801c268 <tcp_slowtmr+0x2dc>
 801c0cc:	f8d9 4000 	ldr.w	r4, [r9]
  while (pcb != NULL) {
 801c0d0:	b1cc      	cbz	r4, 801c106 <tcp_slowtmr+0x17a>
  prev = NULL;
 801c0d2:	2600      	movs	r6, #0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801c0d4:	f8df 8164 	ldr.w	r8, [pc, #356]	; 801c23c <tcp_slowtmr+0x2b0>
 801c0d8:	f8df a190 	ldr.w	sl, [pc, #400]	; 801c26c <tcp_slowtmr+0x2e0>
 801c0dc:	4f5c      	ldr	r7, [pc, #368]	; (801c250 <tcp_slowtmr+0x2c4>)
 801c0de:	7d23      	ldrb	r3, [r4, #20]
 801c0e0:	2b0a      	cmp	r3, #10
 801c0e2:	d006      	beq.n	801c0f2 <tcp_slowtmr+0x166>
 801c0e4:	4643      	mov	r3, r8
 801c0e6:	f240 52a1 	movw	r2, #1441	; 0x5a1
 801c0ea:	4651      	mov	r1, sl
 801c0ec:	4638      	mov	r0, r7
 801c0ee:	f009 f981 	bl	80253f4 <iprintf>
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801c0f2:	682b      	ldr	r3, [r5, #0]
 801c0f4:	6a22      	ldr	r2, [r4, #32]
 801c0f6:	1a9b      	subs	r3, r3, r2
 801c0f8:	2bf0      	cmp	r3, #240	; 0xf0
 801c0fa:	f200 80d4 	bhi.w	801c2a6 <tcp_slowtmr+0x31a>
      pcb = pcb->next;
 801c0fe:	4626      	mov	r6, r4
 801c100:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 801c102:	2c00      	cmp	r4, #0
 801c104:	d1eb      	bne.n	801c0de <tcp_slowtmr+0x152>
}
 801c106:	b007      	add	sp, #28
 801c108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801c10c:	682b      	ldr	r3, [r5, #0]
 801c10e:	6a22      	ldr	r2, [r4, #32]
 801c110:	1a9b      	subs	r3, r3, r2
 801c112:	2b28      	cmp	r3, #40	; 0x28
 801c114:	d8a9      	bhi.n	801c06a <tcp_slowtmr+0xde>
    if (pcb_remove) {
 801c116:	f1b8 0f00 	cmp.w	r8, #0
 801c11a:	d1a6      	bne.n	801c06a <tcp_slowtmr+0xde>
      ++prev->polltmr;
 801c11c:	7f23      	ldrb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 801c11e:	7f62      	ldrb	r2, [r4, #29]
      ++prev->polltmr;
 801c120:	3301      	adds	r3, #1
      pcb = pcb->next;
 801c122:	68e6      	ldr	r6, [r4, #12]
      ++prev->polltmr;
 801c124:	b2db      	uxtb	r3, r3
      if (prev->polltmr >= prev->pollinterval) {
 801c126:	429a      	cmp	r2, r3
      ++prev->polltmr;
 801c128:	7723      	strb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 801c12a:	d815      	bhi.n	801c158 <tcp_slowtmr+0x1cc>
        tcp_active_pcbs_changed = 0;
 801c12c:	f8df 911c 	ldr.w	r9, [pc, #284]	; 801c24c <tcp_slowtmr+0x2c0>
        TCP_EVENT_POLL(prev, err);
 801c130:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
        prev->polltmr = 0;
 801c134:	f884 801c 	strb.w	r8, [r4, #28]
        tcp_active_pcbs_changed = 0;
 801c138:	f889 8000 	strb.w	r8, [r9]
        TCP_EVENT_POLL(prev, err);
 801c13c:	2b00      	cmp	r3, #0
 801c13e:	f000 80ce 	beq.w	801c2de <tcp_slowtmr+0x352>
 801c142:	4621      	mov	r1, r4
 801c144:	6920      	ldr	r0, [r4, #16]
 801c146:	4798      	blx	r3
        if (tcp_active_pcbs_changed) {
 801c148:	f899 3000 	ldrb.w	r3, [r9]
 801c14c:	2b00      	cmp	r3, #0
 801c14e:	f47f af2c 	bne.w	801bfaa <tcp_slowtmr+0x1e>
        if (err == ERR_OK) {
 801c152:	2800      	cmp	r0, #0
 801c154:	f000 80c3 	beq.w	801c2de <tcp_slowtmr+0x352>
 801c158:	46a1      	mov	r9, r4
      pcb = pcb->next;
 801c15a:	4634      	mov	r4, r6
  while (pcb != NULL) {
 801c15c:	2c00      	cmp	r4, #0
 801c15e:	f47f af2b 	bne.w	801bfb8 <tcp_slowtmr+0x2c>
 801c162:	e7b1      	b.n	801c0c8 <tcp_slowtmr+0x13c>
      if (pcb->flags & TF_RXCLOSED) {
 801c164:	8b63      	ldrh	r3, [r4, #26]
 801c166:	06db      	lsls	r3, r3, #27
 801c168:	d508      	bpl.n	801c17c <tcp_slowtmr+0x1f0>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 801c16a:	682b      	ldr	r3, [r5, #0]
 801c16c:	6a22      	ldr	r2, [r4, #32]
 801c16e:	1a9b      	subs	r3, r3, r2
 801c170:	2b28      	cmp	r3, #40	; 0x28
 801c172:	d903      	bls.n	801c17c <tcp_slowtmr+0x1f0>
          ++pcb_remove;
 801c174:	f108 0801 	add.w	r8, r8, #1
 801c178:	fa5f f888 	uxtb.w	r8, r8
    pcb_reset = 0;
 801c17c:	f04f 0a00 	mov.w	sl, #0
 801c180:	e75c      	b.n	801c03c <tcp_slowtmr+0xb0>
      if (pcb->persist_backoff > 0) {
 801c182:	f894 8099 	ldrb.w	r8, [r4, #153]	; 0x99
 801c186:	f1b8 0f00 	cmp.w	r8, #0
 801c18a:	d071      	beq.n	801c270 <tcp_slowtmr+0x2e4>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801c18c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801c18e:	b133      	cbz	r3, 801c19e <tcp_slowtmr+0x212>
 801c190:	463b      	mov	r3, r7
 801c192:	f240 42d4 	movw	r2, #1236	; 0x4d4
 801c196:	492f      	ldr	r1, [pc, #188]	; (801c254 <tcp_slowtmr+0x2c8>)
 801c198:	482d      	ldr	r0, [pc, #180]	; (801c250 <tcp_slowtmr+0x2c4>)
 801c19a:	f009 f92b 	bl	80253f4 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 801c19e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801c1a0:	2b00      	cmp	r3, #0
 801c1a2:	f000 8171 	beq.w	801c488 <tcp_slowtmr+0x4fc>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 801c1a6:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 801c1aa:	2b0b      	cmp	r3, #11
 801c1ac:	f240 80d2 	bls.w	801c354 <tcp_slowtmr+0x3c8>
    if (pcb->state == FIN_WAIT_2) {
 801c1b0:	7d23      	ldrb	r3, [r4, #20]
          ++pcb_remove; /* max probes reached */
 801c1b2:	f04f 0801 	mov.w	r8, #1
 801c1b6:	e71b      	b.n	801bff0 <tcp_slowtmr+0x64>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801c1b8:	463b      	mov	r3, r7
 801c1ba:	f240 42be 	movw	r2, #1214	; 0x4be
 801c1be:	4926      	ldr	r1, [pc, #152]	; (801c258 <tcp_slowtmr+0x2cc>)
 801c1c0:	4823      	ldr	r0, [pc, #140]	; (801c250 <tcp_slowtmr+0x2c4>)
 801c1c2:	f009 f917 	bl	80253f4 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 801c1c6:	7d23      	ldrb	r3, [r4, #20]
 801c1c8:	2b01      	cmp	r3, #1
 801c1ca:	f47f aefc 	bne.w	801bfc6 <tcp_slowtmr+0x3a>
 801c1ce:	463b      	mov	r3, r7
 801c1d0:	f240 42bf 	movw	r2, #1215	; 0x4bf
 801c1d4:	4921      	ldr	r1, [pc, #132]	; (801c25c <tcp_slowtmr+0x2d0>)
 801c1d6:	481e      	ldr	r0, [pc, #120]	; (801c250 <tcp_slowtmr+0x2c4>)
 801c1d8:	f009 f90c 	bl	80253f4 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801c1dc:	7d23      	ldrb	r3, [r4, #20]
 801c1de:	2b0a      	cmp	r3, #10
 801c1e0:	f47f aef4 	bne.w	801bfcc <tcp_slowtmr+0x40>
 801c1e4:	463b      	mov	r3, r7
 801c1e6:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 801c1ea:	491d      	ldr	r1, [pc, #116]	; (801c260 <tcp_slowtmr+0x2d4>)
 801c1ec:	4818      	ldr	r0, [pc, #96]	; (801c250 <tcp_slowtmr+0x2c4>)
 801c1ee:	f009 f901 	bl	80253f4 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 801c1f2:	f89b 2000 	ldrb.w	r2, [fp]
 801c1f6:	7fa3      	ldrb	r3, [r4, #30]
 801c1f8:	4293      	cmp	r3, r2
 801c1fa:	f47f aeed 	bne.w	801bfd8 <tcp_slowtmr+0x4c>
      continue;
 801c1fe:	46a1      	mov	r9, r4
      pcb = pcb->next;
 801c200:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 801c202:	2c00      	cmp	r4, #0
 801c204:	f47f aed8 	bne.w	801bfb8 <tcp_slowtmr+0x2c>
 801c208:	e75e      	b.n	801c0c8 <tcp_slowtmr+0x13c>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801c20a:	2a05      	cmp	r2, #5
 801c20c:	d9b9      	bls.n	801c182 <tcp_slowtmr+0x1f6>
    pcb_reset = 0;
 801c20e:	f04f 0a00 	mov.w	sl, #0
      ++pcb_remove;
 801c212:	f04f 0801 	mov.w	r8, #1
 801c216:	e711      	b.n	801c03c <tcp_slowtmr+0xb0>
 801c218:	9405      	str	r4, [sp, #20]
      pbuf_free(seg->p);
 801c21a:	4634      	mov	r4, r6
    struct tcp_seg *next = seg->next;
 801c21c:	6836      	ldr	r6, [r6, #0]
    if (seg->p != NULL) {
 801c21e:	6860      	ldr	r0, [r4, #4]
 801c220:	b108      	cbz	r0, 801c226 <tcp_slowtmr+0x29a>
      pbuf_free(seg->p);
 801c222:	f7ff f81d 	bl	801b260 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801c226:	4621      	mov	r1, r4
 801c228:	2004      	movs	r0, #4
 801c22a:	f7fe fb01 	bl	801a830 <memp_free>
  while (seg != NULL) {
 801c22e:	2e00      	cmp	r6, #0
 801c230:	d1f3      	bne.n	801c21a <tcp_slowtmr+0x28e>
    pcb->ooseq = NULL;
 801c232:	9c05      	ldr	r4, [sp, #20]
 801c234:	6766      	str	r6, [r4, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 801c236:	e70e      	b.n	801c056 <tcp_slowtmr+0xca>
 801c238:	2002e0d4 	.word	0x2002e0d4
 801c23c:	08043dcc 	.word	0x08043dcc
 801c240:	2002e0c4 	.word	0x2002e0c4
 801c244:	000a4cb8 	.word	0x000a4cb8
 801c248:	10624dd3 	.word	0x10624dd3
 801c24c:	2002e0c8 	.word	0x2002e0c8
 801c250:	0802a048 	.word	0x0802a048
 801c254:	08044138 	.word	0x08044138
 801c258:	080440b0 	.word	0x080440b0
 801c25c:	080440dc 	.word	0x080440dc
 801c260:	08044108 	.word	0x08044108
 801c264:	2002e0d9 	.word	0x2002e0d9
 801c268:	2002e0dc 	.word	0x2002e0dc
 801c26c:	080441fc 	.word	0x080441fc
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 801c270:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	; 0x30
 801c274:	f647 70fe 	movw	r0, #32766	; 0x7ffe
 801c278:	b291      	uxth	r1, r2
 801c27a:	4281      	cmp	r1, r0
 801c27c:	d802      	bhi.n	801c284 <tcp_slowtmr+0x2f8>
          ++pcb->rtime;
 801c27e:	1c4a      	adds	r2, r1, #1
 801c280:	b212      	sxth	r2, r2
 801c282:	8622      	strh	r2, [r4, #48]	; 0x30
        if (pcb->rtime >= pcb->rto) {
 801c284:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	; 0x40
 801c288:	4291      	cmp	r1, r2
 801c28a:	f73f aeb1 	bgt.w	801bff0 <tcp_slowtmr+0x64>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 801c28e:	4620      	mov	r0, r4
 801c290:	f003 f85a 	bl	801f348 <tcp_rexmit_rto_prepare>
 801c294:	2800      	cmp	r0, #0
 801c296:	f000 80a0 	beq.w	801c3da <tcp_slowtmr+0x44e>
 801c29a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801c29c:	2b00      	cmp	r3, #0
 801c29e:	f000 8098 	beq.w	801c3d2 <tcp_slowtmr+0x446>
    if (pcb->state == FIN_WAIT_2) {
 801c2a2:	7d23      	ldrb	r3, [r4, #20]
 801c2a4:	e6a4      	b.n	801bff0 <tcp_slowtmr+0x64>
      tcp_pcb_purge(pcb);
 801c2a6:	4620      	mov	r0, r4
 801c2a8:	f7ff fe1e 	bl	801bee8 <tcp_pcb_purge>
      if (prev != NULL) {
 801c2ac:	2e00      	cmp	r6, #0
 801c2ae:	f000 80d1 	beq.w	801c454 <tcp_slowtmr+0x4c8>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 801c2b2:	f8d9 3000 	ldr.w	r3, [r9]
 801c2b6:	42a3      	cmp	r3, r4
 801c2b8:	f000 80ee 	beq.w	801c498 <tcp_slowtmr+0x50c>
        prev->next = pcb->next;
 801c2bc:	f8d4 b00c 	ldr.w	fp, [r4, #12]
 801c2c0:	f8c6 b00c 	str.w	fp, [r6, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801c2c4:	7d23      	ldrb	r3, [r4, #20]
 801c2c6:	2b01      	cmp	r3, #1
 801c2c8:	f000 80d7 	beq.w	801c47a <tcp_slowtmr+0x4ee>
  memp_free(MEMP_TCP_PCB, pcb);
 801c2cc:	4621      	mov	r1, r4
      pcb = pcb->next;
 801c2ce:	465c      	mov	r4, fp
  memp_free(MEMP_TCP_PCB, pcb);
 801c2d0:	2002      	movs	r0, #2
 801c2d2:	f7fe faad 	bl	801a830 <memp_free>
  while (pcb != NULL) {
 801c2d6:	2c00      	cmp	r4, #0
 801c2d8:	f47f af01 	bne.w	801c0de <tcp_slowtmr+0x152>
 801c2dc:	e713      	b.n	801c106 <tcp_slowtmr+0x17a>
          tcp_output(prev);
 801c2de:	4620      	mov	r0, r4
 801c2e0:	46a1      	mov	r9, r4
      pcb = pcb->next;
 801c2e2:	4634      	mov	r4, r6
          tcp_output(prev);
 801c2e4:	f003 f96e 	bl	801f5c4 <tcp_output>
  while (pcb != NULL) {
 801c2e8:	2c00      	cmp	r4, #0
 801c2ea:	f47f ae65 	bne.w	801bfb8 <tcp_slowtmr+0x2c>
 801c2ee:	e6eb      	b.n	801c0c8 <tcp_slowtmr+0x13c>
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 801c2f0:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
 801c2f4:	4870      	ldr	r0, [pc, #448]	; (801c4b8 <tcp_slowtmr+0x52c>)
 801c2f6:	fb00 1103 	mla	r1, r0, r3, r1
                 / TCP_SLOW_INTERVAL) {
 801c2fa:	4b70      	ldr	r3, [pc, #448]	; (801c4bc <tcp_slowtmr+0x530>)
 801c2fc:	fba3 3101 	umull	r3, r1, r3, r1
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801c300:	ebb2 1f51 	cmp.w	r2, r1, lsr #5
 801c304:	f67f af3a 	bls.w	801c17c <tcp_slowtmr+0x1f0>
        err = tcp_keepalive(pcb);
 801c308:	4620      	mov	r0, r4
 801c30a:	f003 fb91 	bl	801fa30 <tcp_keepalive>
        if (err == ERR_OK) {
 801c30e:	2800      	cmp	r0, #0
 801c310:	f47f af34 	bne.w	801c17c <tcp_slowtmr+0x1f0>
          pcb->keep_cnt_sent++;
 801c314:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
    pcb_reset = 0;
 801c318:	4682      	mov	sl, r0
          pcb->keep_cnt_sent++;
 801c31a:	3301      	adds	r3, #1
 801c31c:	f884 309b 	strb.w	r3, [r4, #155]	; 0x9b
 801c320:	e68c      	b.n	801c03c <tcp_slowtmr+0xb0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801c322:	8b23      	ldrh	r3, [r4, #24]
 801c324:	4620      	mov	r0, r4
 801c326:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801c328:	6d21      	ldr	r1, [r4, #80]	; 0x50
 801c32a:	9302      	str	r3, [sp, #8]
 801c32c:	8ae3      	ldrh	r3, [r4, #22]
 801c32e:	9301      	str	r3, [sp, #4]
 801c330:	1d23      	adds	r3, r4, #4
 801c332:	9300      	str	r3, [sp, #0]
 801c334:	4623      	mov	r3, r4
 801c336:	f003 f8cb 	bl	801f4d0 <tcp_rst>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801c33a:	7d23      	ldrb	r3, [r4, #20]
 801c33c:	2b01      	cmp	r3, #1
      pcb = pcb->next;
 801c33e:	e9d4 8a03 	ldrd	r8, sl, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801c342:	f47f aead 	bne.w	801c0a0 <tcp_slowtmr+0x114>
 801c346:	463b      	mov	r3, r7
 801c348:	22d4      	movs	r2, #212	; 0xd4
 801c34a:	495d      	ldr	r1, [pc, #372]	; (801c4c0 <tcp_slowtmr+0x534>)
 801c34c:	485d      	ldr	r0, [pc, #372]	; (801c4c4 <tcp_slowtmr+0x538>)
 801c34e:	f009 f851 	bl	80253f4 <iprintf>
 801c352:	e6a5      	b.n	801c0a0 <tcp_slowtmr+0x114>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 801c354:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
 801c358:	4a5b      	ldr	r2, [pc, #364]	; (801c4c8 <tcp_slowtmr+0x53c>)
 801c35a:	441a      	add	r2, r3
          if (pcb->persist_cnt < backoff_cnt) {
 801c35c:	f894 3098 	ldrb.w	r3, [r4, #152]	; 0x98
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 801c360:	f812 2c01 	ldrb.w	r2, [r2, #-1]
          if (pcb->persist_cnt < backoff_cnt) {
 801c364:	4293      	cmp	r3, r2
 801c366:	d216      	bcs.n	801c396 <tcp_slowtmr+0x40a>
            pcb->persist_cnt++;
 801c368:	3301      	adds	r3, #1
 801c36a:	b2db      	uxtb	r3, r3
          if (pcb->persist_cnt >= backoff_cnt) {
 801c36c:	4293      	cmp	r3, r2
            pcb->persist_cnt++;
 801c36e:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 801c372:	d210      	bcs.n	801c396 <tcp_slowtmr+0x40a>
    if (pcb->state == FIN_WAIT_2) {
 801c374:	7d23      	ldrb	r3, [r4, #20]
    pcb_remove = 0;
 801c376:	f04f 0800 	mov.w	r8, #0
 801c37a:	e639      	b.n	801bff0 <tcp_slowtmr+0x64>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 801c37c:	42a3      	cmp	r3, r4
 801c37e:	d006      	beq.n	801c38e <tcp_slowtmr+0x402>
 801c380:	463b      	mov	r3, r7
 801c382:	f240 5271 	movw	r2, #1393	; 0x571
 801c386:	4951      	ldr	r1, [pc, #324]	; (801c4cc <tcp_slowtmr+0x540>)
 801c388:	484e      	ldr	r0, [pc, #312]	; (801c4c4 <tcp_slowtmr+0x538>)
 801c38a:	f009 f833 	bl	80253f4 <iprintf>
        tcp_active_pcbs = pcb->next;
 801c38e:	68e3      	ldr	r3, [r4, #12]
 801c390:	4a4f      	ldr	r2, [pc, #316]	; (801c4d0 <tcp_slowtmr+0x544>)
 801c392:	6013      	str	r3, [r2, #0]
 801c394:	e67a      	b.n	801c08c <tcp_slowtmr+0x100>
            if (pcb->snd_wnd == 0) {
 801c396:	f8b4 6060 	ldrh.w	r6, [r4, #96]	; 0x60
 801c39a:	b936      	cbnz	r6, 801c3aa <tcp_slowtmr+0x41e>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 801c39c:	4620      	mov	r0, r4
 801c39e:	f003 fb6d 	bl	801fa7c <tcp_zero_window_probe>
 801c3a2:	b140      	cbz	r0, 801c3b6 <tcp_slowtmr+0x42a>
    pcb_remove = 0;
 801c3a4:	46b0      	mov	r8, r6
    if (pcb->state == FIN_WAIT_2) {
 801c3a6:	7d23      	ldrb	r3, [r4, #20]
 801c3a8:	e622      	b.n	801bff0 <tcp_slowtmr+0x64>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 801c3aa:	4631      	mov	r1, r6
 801c3ac:	4620      	mov	r0, r4
 801c3ae:	f002 fe17 	bl	801efe0 <tcp_split_unsent_seg>
 801c3b2:	2800      	cmp	r0, #0
 801c3b4:	d078      	beq.n	801c4a8 <tcp_slowtmr+0x51c>
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801c3b6:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
              pcb->persist_cnt = 0;
 801c3ba:	f04f 0800 	mov.w	r8, #0
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801c3be:	2b06      	cmp	r3, #6
              pcb->persist_cnt = 0;
 801c3c0:	f884 8098 	strb.w	r8, [r4, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801c3c4:	f63f af6d 	bhi.w	801c2a2 <tcp_slowtmr+0x316>
                pcb->persist_backoff++;
 801c3c8:	3301      	adds	r3, #1
 801c3ca:	f884 3099 	strb.w	r3, [r4, #153]	; 0x99
    if (pcb->state == FIN_WAIT_2) {
 801c3ce:	7d23      	ldrb	r3, [r4, #20]
 801c3d0:	e60e      	b.n	801bff0 <tcp_slowtmr+0x64>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 801c3d2:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801c3d4:	2b00      	cmp	r3, #0
 801c3d6:	f43f af64 	beq.w	801c2a2 <tcp_slowtmr+0x316>
            if (pcb->state != SYN_SENT) {
 801c3da:	7d23      	ldrb	r3, [r4, #20]
 801c3dc:	2b02      	cmp	r3, #2
 801c3de:	d014      	beq.n	801c40a <tcp_slowtmr+0x47e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 801c3e0:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 801c3e4:	f9b4 103c 	ldrsh.w	r1, [r4, #60]	; 0x3c
 801c3e8:	2a0c      	cmp	r2, #12
 801c3ea:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
 801c3ee:	bf28      	it	cs
 801c3f0:	220c      	movcs	r2, #12
 801c3f2:	eb03 03e1 	add.w	r3, r3, r1, asr #3
 801c3f6:	4937      	ldr	r1, [pc, #220]	; (801c4d4 <tcp_slowtmr+0x548>)
 801c3f8:	5c8a      	ldrb	r2, [r1, r2]
 801c3fa:	4093      	lsls	r3, r2
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 801c3fc:	f647 72ff 	movw	r2, #32767	; 0x7fff
 801c400:	4293      	cmp	r3, r2
 801c402:	bfa8      	it	ge
 801c404:	4613      	movge	r3, r2
 801c406:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 801c40a:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
            tcp_rexmit_rto_commit(pcb);
 801c40e:	4620      	mov	r0, r4
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 801c410:	f8b4 1048 	ldrh.w	r1, [r4, #72]	; 0x48
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801c414:	8e62      	ldrh	r2, [r4, #50]	; 0x32
            pcb->ssthresh = eff_wnd >> 1;
 801c416:	428b      	cmp	r3, r1
            pcb->cwnd = pcb->mss;
 801c418:	f8a4 2048 	strh.w	r2, [r4, #72]	; 0x48
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801c41c:	ea4f 0242 	mov.w	r2, r2, lsl #1
            pcb->ssthresh = eff_wnd >> 1;
 801c420:	bf28      	it	cs
 801c422:	460b      	movcs	r3, r1
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801c424:	b292      	uxth	r2, r2
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 801c426:	ebb2 0f53 	cmp.w	r2, r3, lsr #1
            pcb->ssthresh = eff_wnd >> 1;
 801c42a:	ea4f 0353 	mov.w	r3, r3, lsr #1
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 801c42e:	bf88      	it	hi
 801c430:	4613      	movhi	r3, r2
 801c432:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
            pcb->rtime = 0;
 801c436:	2300      	movs	r3, #0
 801c438:	8623      	strh	r3, [r4, #48]	; 0x30
            pcb->bytes_acked = 0;
 801c43a:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
            tcp_rexmit_rto_commit(pcb);
 801c43e:	f003 faab 	bl	801f998 <tcp_rexmit_rto_commit>
 801c442:	e72e      	b.n	801c2a2 <tcp_slowtmr+0x316>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801c444:	463b      	mov	r3, r7
 801c446:	f240 526d 	movw	r2, #1389	; 0x56d
 801c44a:	4923      	ldr	r1, [pc, #140]	; (801c4d8 <tcp_slowtmr+0x54c>)
 801c44c:	481d      	ldr	r0, [pc, #116]	; (801c4c4 <tcp_slowtmr+0x538>)
 801c44e:	f008 ffd1 	bl	80253f4 <iprintf>
 801c452:	e618      	b.n	801c086 <tcp_slowtmr+0xfa>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 801c454:	f8d9 3000 	ldr.w	r3, [r9]
 801c458:	42a3      	cmp	r3, r4
 801c45a:	d006      	beq.n	801c46a <tcp_slowtmr+0x4de>
 801c45c:	4643      	mov	r3, r8
 801c45e:	f240 52b3 	movw	r2, #1459	; 0x5b3
 801c462:	491e      	ldr	r1, [pc, #120]	; (801c4dc <tcp_slowtmr+0x550>)
 801c464:	4638      	mov	r0, r7
 801c466:	f008 ffc5 	bl	80253f4 <iprintf>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801c46a:	7d23      	ldrb	r3, [r4, #20]
        tcp_tw_pcbs = pcb->next;
 801c46c:	f8d4 b00c 	ldr.w	fp, [r4, #12]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801c470:	2b01      	cmp	r3, #1
        tcp_tw_pcbs = pcb->next;
 801c472:	f8c9 b000 	str.w	fp, [r9]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801c476:	f47f af29 	bne.w	801c2cc <tcp_slowtmr+0x340>
 801c47a:	4643      	mov	r3, r8
 801c47c:	22d4      	movs	r2, #212	; 0xd4
 801c47e:	4910      	ldr	r1, [pc, #64]	; (801c4c0 <tcp_slowtmr+0x534>)
 801c480:	4638      	mov	r0, r7
 801c482:	f008 ffb7 	bl	80253f4 <iprintf>
 801c486:	e721      	b.n	801c2cc <tcp_slowtmr+0x340>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 801c488:	463b      	mov	r3, r7
 801c48a:	f240 42d5 	movw	r2, #1237	; 0x4d5
 801c48e:	4914      	ldr	r1, [pc, #80]	; (801c4e0 <tcp_slowtmr+0x554>)
 801c490:	480c      	ldr	r0, [pc, #48]	; (801c4c4 <tcp_slowtmr+0x538>)
 801c492:	f008 ffaf 	bl	80253f4 <iprintf>
 801c496:	e686      	b.n	801c1a6 <tcp_slowtmr+0x21a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 801c498:	4643      	mov	r3, r8
 801c49a:	f240 52af 	movw	r2, #1455	; 0x5af
 801c49e:	4911      	ldr	r1, [pc, #68]	; (801c4e4 <tcp_slowtmr+0x558>)
 801c4a0:	4638      	mov	r0, r7
 801c4a2:	f008 ffa7 	bl	80253f4 <iprintf>
 801c4a6:	e709      	b.n	801c2bc <tcp_slowtmr+0x330>
                if (tcp_output(pcb) == ERR_OK) {
 801c4a8:	4620      	mov	r0, r4
 801c4aa:	f003 f88b 	bl	801f5c4 <tcp_output>
 801c4ae:	2800      	cmp	r0, #0
 801c4b0:	d181      	bne.n	801c3b6 <tcp_slowtmr+0x42a>
    pcb_remove = 0;
 801c4b2:	4680      	mov	r8, r0
    if (pcb->state == FIN_WAIT_2) {
 801c4b4:	7d23      	ldrb	r3, [r4, #20]
 801c4b6:	e59b      	b.n	801bff0 <tcp_slowtmr+0x64>
 801c4b8:	000124f8 	.word	0x000124f8
 801c4bc:	10624dd3 	.word	0x10624dd3
 801c4c0:	08043e08 	.word	0x08043e08
 801c4c4:	0802a048 	.word	0x0802a048
 801c4c8:	080444c0 	.word	0x080444c0
 801c4cc:	080441d0 	.word	0x080441d0
 801c4d0:	2002e0c4 	.word	0x2002e0c4
 801c4d4:	080444a0 	.word	0x080444a0
 801c4d8:	080441a4 	.word	0x080441a4
 801c4dc:	08044254 	.word	0x08044254
 801c4e0:	0804416c 	.word	0x0804416c
 801c4e4:	0804422c 	.word	0x0804422c

0801c4e8 <tcp_pcb_remove>:
{
 801c4e8:	b538      	push	{r3, r4, r5, lr}
 801c4ea:	4605      	mov	r5, r0
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801c4ec:	460c      	mov	r4, r1
 801c4ee:	2900      	cmp	r1, #0
 801c4f0:	d04a      	beq.n	801c588 <tcp_pcb_remove+0xa0>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 801c4f2:	2d00      	cmp	r5, #0
 801c4f4:	d051      	beq.n	801c59a <tcp_pcb_remove+0xb2>
  TCP_RMV(pcblist, pcb);
 801c4f6:	682b      	ldr	r3, [r5, #0]
 801c4f8:	42a3      	cmp	r3, r4
 801c4fa:	d032      	beq.n	801c562 <tcp_pcb_remove+0x7a>
 801c4fc:	b12b      	cbz	r3, 801c50a <tcp_pcb_remove+0x22>
 801c4fe:	68da      	ldr	r2, [r3, #12]
 801c500:	42a2      	cmp	r2, r4
 801c502:	d03e      	beq.n	801c582 <tcp_pcb_remove+0x9a>
 801c504:	4613      	mov	r3, r2
 801c506:	2b00      	cmp	r3, #0
 801c508:	d1f9      	bne.n	801c4fe <tcp_pcb_remove+0x16>
 801c50a:	2300      	movs	r3, #0
  tcp_pcb_purge(pcb);
 801c50c:	4620      	mov	r0, r4
  TCP_RMV(pcblist, pcb);
 801c50e:	60e3      	str	r3, [r4, #12]
  tcp_pcb_purge(pcb);
 801c510:	f7ff fcea 	bl	801bee8 <tcp_pcb_purge>
  if ((pcb->state != TIME_WAIT) &&
 801c514:	7d23      	ldrb	r3, [r4, #20]
 801c516:	2b0a      	cmp	r3, #10
 801c518:	d02d      	beq.n	801c576 <tcp_pcb_remove+0x8e>
 801c51a:	2b01      	cmp	r3, #1
 801c51c:	d01d      	beq.n	801c55a <tcp_pcb_remove+0x72>
      (pcb->flags & TF_ACK_DELAY)) {
 801c51e:	8b63      	ldrh	r3, [r4, #26]
      (pcb->state != LISTEN) &&
 801c520:	07da      	lsls	r2, r3, #31
 801c522:	d421      	bmi.n	801c568 <tcp_pcb_remove+0x80>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 801c524:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801c526:	b133      	cbz	r3, 801c536 <tcp_pcb_remove+0x4e>
 801c528:	4b20      	ldr	r3, [pc, #128]	; (801c5ac <tcp_pcb_remove+0xc4>)
 801c52a:	f640 0293 	movw	r2, #2195	; 0x893
 801c52e:	4920      	ldr	r1, [pc, #128]	; (801c5b0 <tcp_pcb_remove+0xc8>)
 801c530:	4820      	ldr	r0, [pc, #128]	; (801c5b4 <tcp_pcb_remove+0xcc>)
 801c532:	f008 ff5f 	bl	80253f4 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 801c536:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801c538:	b133      	cbz	r3, 801c548 <tcp_pcb_remove+0x60>
 801c53a:	4b1c      	ldr	r3, [pc, #112]	; (801c5ac <tcp_pcb_remove+0xc4>)
 801c53c:	f640 0294 	movw	r2, #2196	; 0x894
 801c540:	491d      	ldr	r1, [pc, #116]	; (801c5b8 <tcp_pcb_remove+0xd0>)
 801c542:	481c      	ldr	r0, [pc, #112]	; (801c5b4 <tcp_pcb_remove+0xcc>)
 801c544:	f008 ff56 	bl	80253f4 <iprintf>
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 801c548:	6f63      	ldr	r3, [r4, #116]	; 0x74
 801c54a:	b133      	cbz	r3, 801c55a <tcp_pcb_remove+0x72>
 801c54c:	4b17      	ldr	r3, [pc, #92]	; (801c5ac <tcp_pcb_remove+0xc4>)
 801c54e:	f640 0296 	movw	r2, #2198	; 0x896
 801c552:	491a      	ldr	r1, [pc, #104]	; (801c5bc <tcp_pcb_remove+0xd4>)
 801c554:	4817      	ldr	r0, [pc, #92]	; (801c5b4 <tcp_pcb_remove+0xcc>)
 801c556:	f008 ff4d 	bl	80253f4 <iprintf>
  pcb->state = CLOSED;
 801c55a:	2300      	movs	r3, #0
 801c55c:	7523      	strb	r3, [r4, #20]
  pcb->local_port = 0;
 801c55e:	82e3      	strh	r3, [r4, #22]
}
 801c560:	bd38      	pop	{r3, r4, r5, pc}
  TCP_RMV(pcblist, pcb);
 801c562:	68e3      	ldr	r3, [r4, #12]
 801c564:	602b      	str	r3, [r5, #0]
 801c566:	e7d0      	b.n	801c50a <tcp_pcb_remove+0x22>
    tcp_ack_now(pcb);
 801c568:	f043 0302 	orr.w	r3, r3, #2
    tcp_output(pcb);
 801c56c:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 801c56e:	8363      	strh	r3, [r4, #26]
    tcp_output(pcb);
 801c570:	f003 f828 	bl	801f5c4 <tcp_output>
  if (pcb->state != LISTEN) {
 801c574:	7d23      	ldrb	r3, [r4, #20]
 801c576:	2b01      	cmp	r3, #1
 801c578:	d0ef      	beq.n	801c55a <tcp_pcb_remove+0x72>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 801c57a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801c57c:	2b00      	cmp	r3, #0
 801c57e:	d1d3      	bne.n	801c528 <tcp_pcb_remove+0x40>
 801c580:	e7d9      	b.n	801c536 <tcp_pcb_remove+0x4e>
  TCP_RMV(pcblist, pcb);
 801c582:	68e2      	ldr	r2, [r4, #12]
 801c584:	60da      	str	r2, [r3, #12]
 801c586:	e7c0      	b.n	801c50a <tcp_pcb_remove+0x22>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801c588:	4b08      	ldr	r3, [pc, #32]	; (801c5ac <tcp_pcb_remove+0xc4>)
 801c58a:	f640 0283 	movw	r2, #2179	; 0x883
 801c58e:	490c      	ldr	r1, [pc, #48]	; (801c5c0 <tcp_pcb_remove+0xd8>)
 801c590:	4808      	ldr	r0, [pc, #32]	; (801c5b4 <tcp_pcb_remove+0xcc>)
 801c592:	f008 ff2f 	bl	80253f4 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 801c596:	2d00      	cmp	r5, #0
 801c598:	d1ad      	bne.n	801c4f6 <tcp_pcb_remove+0xe>
 801c59a:	4b04      	ldr	r3, [pc, #16]	; (801c5ac <tcp_pcb_remove+0xc4>)
 801c59c:	f640 0284 	movw	r2, #2180	; 0x884
 801c5a0:	4908      	ldr	r1, [pc, #32]	; (801c5c4 <tcp_pcb_remove+0xdc>)
 801c5a2:	4804      	ldr	r0, [pc, #16]	; (801c5b4 <tcp_pcb_remove+0xcc>)
 801c5a4:	f008 ff26 	bl	80253f4 <iprintf>
 801c5a8:	e7a5      	b.n	801c4f6 <tcp_pcb_remove+0xe>
 801c5aa:	bf00      	nop
 801c5ac:	08043dcc 	.word	0x08043dcc
 801c5b0:	080442b8 	.word	0x080442b8
 801c5b4:	0802a048 	.word	0x0802a048
 801c5b8:	080442d0 	.word	0x080442d0
 801c5bc:	080442ec 	.word	0x080442ec
 801c5c0:	0804427c 	.word	0x0804427c
 801c5c4:	08044298 	.word	0x08044298

0801c5c8 <tcp_abandon>:
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801c5c8:	2800      	cmp	r0, #0
 801c5ca:	f000 80ad 	beq.w	801c728 <tcp_abandon+0x160>
{
 801c5ce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801c5d2:	7d03      	ldrb	r3, [r0, #20]
{
 801c5d4:	b087      	sub	sp, #28
 801c5d6:	4605      	mov	r5, r0
 801c5d8:	460e      	mov	r6, r1
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801c5da:	2b01      	cmp	r3, #1
 801c5dc:	f000 808b 	beq.w	801c6f6 <tcp_abandon+0x12e>
  if (pcb->state == TIME_WAIT) {
 801c5e0:	2b0a      	cmp	r3, #10
 801c5e2:	f000 8093 	beq.w	801c70c <tcp_abandon+0x144>
    seqno = pcb->snd_nxt;
 801c5e6:	6d2a      	ldr	r2, [r5, #80]	; 0x50
    ackno = pcb->rcv_nxt;
 801c5e8:	f8d5 b024 	ldr.w	fp, [r5, #36]	; 0x24
    errf = pcb->errf;
 801c5ec:	f8d5 8090 	ldr.w	r8, [r5, #144]	; 0x90
    errf_arg = pcb->callback_arg;
 801c5f0:	f8d5 9010 	ldr.w	r9, [r5, #16]
    seqno = pcb->snd_nxt;
 801c5f4:	9205      	str	r2, [sp, #20]
    if (pcb->state == CLOSED) {
 801c5f6:	b96b      	cbnz	r3, 801c614 <tcp_abandon+0x4c>
      if (pcb->local_port != 0) {
 801c5f8:	8aef      	ldrh	r7, [r5, #22]
 801c5fa:	2f00      	cmp	r7, #0
 801c5fc:	d052      	beq.n	801c6a4 <tcp_abandon+0xdc>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801c5fe:	4a51      	ldr	r2, [pc, #324]	; (801c744 <tcp_abandon+0x17c>)
 801c600:	6813      	ldr	r3, [r2, #0]
 801c602:	42ab      	cmp	r3, r5
 801c604:	d074      	beq.n	801c6f0 <tcp_abandon+0x128>
 801c606:	2b00      	cmp	r3, #0
 801c608:	d050      	beq.n	801c6ac <tcp_abandon+0xe4>
 801c60a:	68da      	ldr	r2, [r3, #12]
 801c60c:	42aa      	cmp	r2, r5
 801c60e:	d04b      	beq.n	801c6a8 <tcp_abandon+0xe0>
 801c610:	4613      	mov	r3, r2
 801c612:	e7f8      	b.n	801c606 <tcp_abandon+0x3e>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801c614:	4629      	mov	r1, r5
 801c616:	484c      	ldr	r0, [pc, #304]	; (801c748 <tcp_abandon+0x180>)
      local_port = pcb->local_port;
 801c618:	8aef      	ldrh	r7, [r5, #22]
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801c61a:	f7ff ff65 	bl	801c4e8 <tcp_pcb_remove>
 801c61e:	4b4b      	ldr	r3, [pc, #300]	; (801c74c <tcp_abandon+0x184>)
 801c620:	2201      	movs	r2, #1
 801c622:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 801c624:	6f2c      	ldr	r4, [r5, #112]	; 0x70
 801c626:	b164      	cbz	r4, 801c642 <tcp_abandon+0x7a>
      pbuf_free(seg->p);
 801c628:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 801c62a:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 801c62c:	f8da 0004 	ldr.w	r0, [sl, #4]
 801c630:	b108      	cbz	r0, 801c636 <tcp_abandon+0x6e>
      pbuf_free(seg->p);
 801c632:	f7fe fe15 	bl	801b260 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801c636:	4651      	mov	r1, sl
 801c638:	2004      	movs	r0, #4
 801c63a:	f7fe f8f9 	bl	801a830 <memp_free>
  while (seg != NULL) {
 801c63e:	2c00      	cmp	r4, #0
 801c640:	d1f2      	bne.n	801c628 <tcp_abandon+0x60>
    if (pcb->unsent != NULL) {
 801c642:	6eec      	ldr	r4, [r5, #108]	; 0x6c
 801c644:	b164      	cbz	r4, 801c660 <tcp_abandon+0x98>
      pbuf_free(seg->p);
 801c646:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 801c648:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 801c64a:	f8da 0004 	ldr.w	r0, [sl, #4]
 801c64e:	b108      	cbz	r0, 801c654 <tcp_abandon+0x8c>
      pbuf_free(seg->p);
 801c650:	f7fe fe06 	bl	801b260 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801c654:	4651      	mov	r1, sl
 801c656:	2004      	movs	r0, #4
 801c658:	f7fe f8ea 	bl	801a830 <memp_free>
  while (seg != NULL) {
 801c65c:	2c00      	cmp	r4, #0
 801c65e:	d1f2      	bne.n	801c646 <tcp_abandon+0x7e>
    if (pcb->ooseq != NULL) {
 801c660:	6f6c      	ldr	r4, [r5, #116]	; 0x74
 801c662:	b164      	cbz	r4, 801c67e <tcp_abandon+0xb6>
      pbuf_free(seg->p);
 801c664:	46a2      	mov	sl, r4
    struct tcp_seg *next = seg->next;
 801c666:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 801c668:	f8da 0004 	ldr.w	r0, [sl, #4]
 801c66c:	b108      	cbz	r0, 801c672 <tcp_abandon+0xaa>
      pbuf_free(seg->p);
 801c66e:	f7fe fdf7 	bl	801b260 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801c672:	4651      	mov	r1, sl
 801c674:	2004      	movs	r0, #4
 801c676:	f7fe f8db 	bl	801a830 <memp_free>
  while (seg != NULL) {
 801c67a:	2c00      	cmp	r4, #0
 801c67c:	d1f2      	bne.n	801c664 <tcp_abandon+0x9c>
    if (send_rst) {
 801c67e:	b9ce      	cbnz	r6, 801c6b4 <tcp_abandon+0xec>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801c680:	7d2b      	ldrb	r3, [r5, #20]
 801c682:	2b01      	cmp	r3, #1
 801c684:	d024      	beq.n	801c6d0 <tcp_abandon+0x108>
  memp_free(MEMP_TCP_PCB, pcb);
 801c686:	4629      	mov	r1, r5
 801c688:	2002      	movs	r0, #2
 801c68a:	f7fe f8d1 	bl	801a830 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801c68e:	f1b8 0f00 	cmp.w	r8, #0
 801c692:	d02a      	beq.n	801c6ea <tcp_abandon+0x122>
 801c694:	f06f 010c 	mvn.w	r1, #12
 801c698:	4648      	mov	r0, r9
 801c69a:	4643      	mov	r3, r8
}
 801c69c:	b007      	add	sp, #28
 801c69e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801c6a2:	4718      	bx	r3
    int send_rst = 0;
 801c6a4:	461e      	mov	r6, r3
 801c6a6:	e7bd      	b.n	801c624 <tcp_abandon+0x5c>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801c6a8:	68ea      	ldr	r2, [r5, #12]
 801c6aa:	60da      	str	r2, [r3, #12]
 801c6ac:	2700      	movs	r7, #0
    int send_rst = 0;
 801c6ae:	463e      	mov	r6, r7
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801c6b0:	60ef      	str	r7, [r5, #12]
 801c6b2:	e7b7      	b.n	801c624 <tcp_abandon+0x5c>
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 801c6b4:	9701      	str	r7, [sp, #4]
 801c6b6:	465a      	mov	r2, fp
 801c6b8:	8b2b      	ldrh	r3, [r5, #24]
 801c6ba:	4628      	mov	r0, r5
 801c6bc:	9905      	ldr	r1, [sp, #20]
 801c6be:	9302      	str	r3, [sp, #8]
 801c6c0:	1d2b      	adds	r3, r5, #4
 801c6c2:	9300      	str	r3, [sp, #0]
 801c6c4:	462b      	mov	r3, r5
 801c6c6:	f002 ff03 	bl	801f4d0 <tcp_rst>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801c6ca:	7d2b      	ldrb	r3, [r5, #20]
 801c6cc:	2b01      	cmp	r3, #1
 801c6ce:	d1da      	bne.n	801c686 <tcp_abandon+0xbe>
 801c6d0:	491f      	ldr	r1, [pc, #124]	; (801c750 <tcp_abandon+0x188>)
 801c6d2:	22d4      	movs	r2, #212	; 0xd4
 801c6d4:	4b1f      	ldr	r3, [pc, #124]	; (801c754 <tcp_abandon+0x18c>)
 801c6d6:	4820      	ldr	r0, [pc, #128]	; (801c758 <tcp_abandon+0x190>)
 801c6d8:	f008 fe8c 	bl	80253f4 <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 801c6dc:	4629      	mov	r1, r5
 801c6de:	2002      	movs	r0, #2
 801c6e0:	f7fe f8a6 	bl	801a830 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801c6e4:	f1b8 0f00 	cmp.w	r8, #0
 801c6e8:	d1d4      	bne.n	801c694 <tcp_abandon+0xcc>
}
 801c6ea:	b007      	add	sp, #28
 801c6ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801c6f0:	68eb      	ldr	r3, [r5, #12]
 801c6f2:	6013      	str	r3, [r2, #0]
 801c6f4:	e7da      	b.n	801c6ac <tcp_abandon+0xe4>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801c6f6:	4b17      	ldr	r3, [pc, #92]	; (801c754 <tcp_abandon+0x18c>)
 801c6f8:	f44f 7210 	mov.w	r2, #576	; 0x240
 801c6fc:	4917      	ldr	r1, [pc, #92]	; (801c75c <tcp_abandon+0x194>)
 801c6fe:	4816      	ldr	r0, [pc, #88]	; (801c758 <tcp_abandon+0x190>)
 801c700:	f008 fe78 	bl	80253f4 <iprintf>
  if (pcb->state == TIME_WAIT) {
 801c704:	7d2b      	ldrb	r3, [r5, #20]
 801c706:	2b0a      	cmp	r3, #10
 801c708:	f47f af6d 	bne.w	801c5e6 <tcp_abandon+0x1e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801c70c:	4629      	mov	r1, r5
 801c70e:	4814      	ldr	r0, [pc, #80]	; (801c760 <tcp_abandon+0x198>)
 801c710:	f7ff feea 	bl	801c4e8 <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801c714:	7d2b      	ldrb	r3, [r5, #20]
 801c716:	2b01      	cmp	r3, #1
 801c718:	d00d      	beq.n	801c736 <tcp_abandon+0x16e>
  memp_free(MEMP_TCP_PCB, pcb);
 801c71a:	4629      	mov	r1, r5
 801c71c:	2002      	movs	r0, #2
}
 801c71e:	b007      	add	sp, #28
 801c720:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 801c724:	f7fe b884 	b.w	801a830 <memp_free>
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801c728:	4b0a      	ldr	r3, [pc, #40]	; (801c754 <tcp_abandon+0x18c>)
 801c72a:	f240 223d 	movw	r2, #573	; 0x23d
 801c72e:	490d      	ldr	r1, [pc, #52]	; (801c764 <tcp_abandon+0x19c>)
 801c730:	4809      	ldr	r0, [pc, #36]	; (801c758 <tcp_abandon+0x190>)
 801c732:	f008 be5f 	b.w	80253f4 <iprintf>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801c736:	4b07      	ldr	r3, [pc, #28]	; (801c754 <tcp_abandon+0x18c>)
 801c738:	22d4      	movs	r2, #212	; 0xd4
 801c73a:	4905      	ldr	r1, [pc, #20]	; (801c750 <tcp_abandon+0x188>)
 801c73c:	4806      	ldr	r0, [pc, #24]	; (801c758 <tcp_abandon+0x190>)
 801c73e:	f008 fe59 	bl	80253f4 <iprintf>
 801c742:	e7ea      	b.n	801c71a <tcp_abandon+0x152>
 801c744:	2002e0cc 	.word	0x2002e0cc
 801c748:	2002e0c4 	.word	0x2002e0c4
 801c74c:	2002e0c8 	.word	0x2002e0c8
 801c750:	08043e08 	.word	0x08043e08
 801c754:	08043dcc 	.word	0x08043dcc
 801c758:	0802a048 	.word	0x0802a048
 801c75c:	08044320 	.word	0x08044320
 801c760:	2002e0dc 	.word	0x2002e0dc
 801c764:	08044304 	.word	0x08044304

0801c768 <tcp_abort>:
  tcp_abandon(pcb, 1);
 801c768:	2101      	movs	r1, #1
 801c76a:	f7ff bf2d 	b.w	801c5c8 <tcp_abandon>
 801c76e:	bf00      	nop

0801c770 <tcp_accept_null>:
{
 801c770:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 801c772:	460c      	mov	r4, r1
 801c774:	b131      	cbz	r1, 801c784 <tcp_accept_null+0x14>
  tcp_abandon(pcb, 1);
 801c776:	4620      	mov	r0, r4
 801c778:	2101      	movs	r1, #1
 801c77a:	f7ff ff25 	bl	801c5c8 <tcp_abandon>
}
 801c77e:	f06f 000c 	mvn.w	r0, #12
 801c782:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 801c784:	4b06      	ldr	r3, [pc, #24]	; (801c7a0 <tcp_accept_null+0x30>)
 801c786:	f240 320f 	movw	r2, #783	; 0x30f
 801c78a:	4906      	ldr	r1, [pc, #24]	; (801c7a4 <tcp_accept_null+0x34>)
 801c78c:	4806      	ldr	r0, [pc, #24]	; (801c7a8 <tcp_accept_null+0x38>)
 801c78e:	f008 fe31 	bl	80253f4 <iprintf>
  tcp_abandon(pcb, 1);
 801c792:	4620      	mov	r0, r4
 801c794:	2101      	movs	r1, #1
 801c796:	f7ff ff17 	bl	801c5c8 <tcp_abandon>
}
 801c79a:	f06f 000c 	mvn.w	r0, #12
 801c79e:	bd10      	pop	{r4, pc}
 801c7a0:	08043dcc 	.word	0x08043dcc
 801c7a4:	08044354 	.word	0x08044354
 801c7a8:	0802a048 	.word	0x0802a048

0801c7ac <tcp_netif_ip_addr_changed_pcblist>:
{
 801c7ac:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801c7ae:	4605      	mov	r5, r0
{
 801c7b0:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801c7b2:	b178      	cbz	r0, 801c7d4 <tcp_netif_ip_addr_changed_pcblist+0x28>
  while (pcb != NULL) {
 801c7b4:	b134      	cbz	r4, 801c7c4 <tcp_netif_ip_addr_changed_pcblist+0x18>
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 801c7b6:	6822      	ldr	r2, [r4, #0]
 801c7b8:	682b      	ldr	r3, [r5, #0]
 801c7ba:	429a      	cmp	r2, r3
 801c7bc:	d003      	beq.n	801c7c6 <tcp_netif_ip_addr_changed_pcblist+0x1a>
      pcb = pcb->next;
 801c7be:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 801c7c0:	2c00      	cmp	r4, #0
 801c7c2:	d1f8      	bne.n	801c7b6 <tcp_netif_ip_addr_changed_pcblist+0xa>
}
 801c7c4:	bd38      	pop	{r3, r4, r5, pc}
      struct tcp_pcb *next = pcb->next;
 801c7c6:	68e3      	ldr	r3, [r4, #12]
  tcp_abandon(pcb, 1);
 801c7c8:	4620      	mov	r0, r4
 801c7ca:	2101      	movs	r1, #1
      pcb = next;
 801c7cc:	461c      	mov	r4, r3
  tcp_abandon(pcb, 1);
 801c7ce:	f7ff fefb 	bl	801c5c8 <tcp_abandon>
      pcb = next;
 801c7d2:	e7ef      	b.n	801c7b4 <tcp_netif_ip_addr_changed_pcblist+0x8>
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801c7d4:	4b03      	ldr	r3, [pc, #12]	; (801c7e4 <tcp_netif_ip_addr_changed_pcblist+0x38>)
 801c7d6:	f44f 6210 	mov.w	r2, #2304	; 0x900
 801c7da:	4903      	ldr	r1, [pc, #12]	; (801c7e8 <tcp_netif_ip_addr_changed_pcblist+0x3c>)
 801c7dc:	4803      	ldr	r0, [pc, #12]	; (801c7ec <tcp_netif_ip_addr_changed_pcblist+0x40>)
 801c7de:	f008 fe09 	bl	80253f4 <iprintf>
 801c7e2:	e7e7      	b.n	801c7b4 <tcp_netif_ip_addr_changed_pcblist+0x8>
 801c7e4:	08043dcc 	.word	0x08043dcc
 801c7e8:	08044374 	.word	0x08044374
 801c7ec:	0802a048 	.word	0x0802a048

0801c7f0 <tcp_kill_state>:
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801c7f0:	4b0f      	ldr	r3, [pc, #60]	; (801c830 <tcp_kill_state+0x40>)
 801c7f2:	6819      	ldr	r1, [r3, #0]
 801c7f4:	b1d1      	cbz	r1, 801c82c <tcp_kill_state+0x3c>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801c7f6:	4b0f      	ldr	r3, [pc, #60]	; (801c834 <tcp_kill_state+0x44>)
  inactivity = 0;
 801c7f8:	2200      	movs	r2, #0
{
 801c7fa:	b430      	push	{r4, r5}
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801c7fc:	681d      	ldr	r5, [r3, #0]
  inactive = NULL;
 801c7fe:	4614      	mov	r4, r2
 801c800:	e001      	b.n	801c806 <tcp_kill_state+0x16>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801c802:	68c9      	ldr	r1, [r1, #12]
 801c804:	b159      	cbz	r1, 801c81e <tcp_kill_state+0x2e>
    if (pcb->state == state) {
 801c806:	7d0b      	ldrb	r3, [r1, #20]
 801c808:	4283      	cmp	r3, r0
 801c80a:	d1fa      	bne.n	801c802 <tcp_kill_state+0x12>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801c80c:	6a0b      	ldr	r3, [r1, #32]
 801c80e:	1aeb      	subs	r3, r5, r3
 801c810:	4293      	cmp	r3, r2
 801c812:	d3f6      	bcc.n	801c802 <tcp_kill_state+0x12>
 801c814:	460c      	mov	r4, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801c816:	68c9      	ldr	r1, [r1, #12]
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801c818:	461a      	mov	r2, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801c81a:	2900      	cmp	r1, #0
 801c81c:	d1f3      	bne.n	801c806 <tcp_kill_state+0x16>
  if (inactive != NULL) {
 801c81e:	b11c      	cbz	r4, 801c828 <tcp_kill_state+0x38>
    tcp_abandon(inactive, 0);
 801c820:	4620      	mov	r0, r4
}
 801c822:	bc30      	pop	{r4, r5}
    tcp_abandon(inactive, 0);
 801c824:	f7ff bed0 	b.w	801c5c8 <tcp_abandon>
}
 801c828:	bc30      	pop	{r4, r5}
 801c82a:	4770      	bx	lr
 801c82c:	4770      	bx	lr
 801c82e:	bf00      	nop
 801c830:	2002e0c4 	.word	0x2002e0c4
 801c834:	2002e0d4 	.word	0x2002e0d4

0801c838 <tcp_alloc>:
{
 801c838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801c83a:	f44f 62e6 	mov.w	r2, #1840	; 0x730
{
 801c83e:	4605      	mov	r5, r0
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801c840:	494f      	ldr	r1, [pc, #316]	; (801c980 <tcp_alloc+0x148>)
 801c842:	2002      	movs	r0, #2
 801c844:	f7fd ffbe 	bl	801a7c4 <memp_malloc_fn>
  if (pcb == NULL) {
 801c848:	4603      	mov	r3, r0
 801c84a:	b320      	cbz	r0, 801c896 <tcp_alloc+0x5e>
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801c84c:	229c      	movs	r2, #156	; 0x9c
 801c84e:	2100      	movs	r1, #0
 801c850:	4618      	mov	r0, r3
    pcb->snd_buf = TCP_SND_BUF;
 801c852:	f44f 6486 	mov.w	r4, #1072	; 0x430
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801c856:	f007 fe2f 	bl	80244b8 <memset>
    pcb->last_timer = tcp_timer_ctr;
 801c85a:	494a      	ldr	r1, [pc, #296]	; (801c984 <tcp_alloc+0x14c>)
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801c85c:	4603      	mov	r3, r0
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 801c85e:	2206      	movs	r2, #6
    pcb->last_timer = tcp_timer_ctr;
 801c860:	7809      	ldrb	r1, [r1, #0]
    pcb->tmr = tcp_ticks;
 801c862:	4849      	ldr	r0, [pc, #292]	; (801c988 <tcp_alloc+0x150>)
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 801c864:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->tmr = tcp_ticks;
 801c868:	6800      	ldr	r0, [r0, #0]
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 801c86a:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->last_timer = tcp_timer_ctr;
 801c86c:	7799      	strb	r1, [r3, #30]
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 801c86e:	4a47      	ldr	r2, [pc, #284]	; (801c98c <tcp_alloc+0x154>)
    pcb->recv = tcp_recv_null;
 801c870:	4947      	ldr	r1, [pc, #284]	; (801c990 <tcp_alloc+0x158>)
    pcb->snd_buf = TCP_SND_BUF;
 801c872:	f8a3 4064 	strh.w	r4, [r3, #100]	; 0x64
    pcb->tmr = tcp_ticks;
 801c876:	6218      	str	r0, [r3, #32]
    pcb->rtime = -1;
 801c878:	4c46      	ldr	r4, [pc, #280]	; (801c994 <tcp_alloc+0x15c>)
    pcb->cwnd = 1;
 801c87a:	4847      	ldr	r0, [pc, #284]	; (801c998 <tcp_alloc+0x160>)
    pcb->recv = tcp_recv_null;
 801c87c:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 801c880:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    pcb->ttl = TCP_TTL;
 801c884:	22ff      	movs	r2, #255	; 0xff
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801c886:	4945      	ldr	r1, [pc, #276]	; (801c99c <tcp_alloc+0x164>)
    pcb->cwnd = 1;
 801c888:	6498      	str	r0, [r3, #72]	; 0x48
}
 801c88a:	4618      	mov	r0, r3
    pcb->prio = prio;
 801c88c:	755d      	strb	r5, [r3, #21]
    pcb->rtime = -1;
 801c88e:	631c      	str	r4, [r3, #48]	; 0x30
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801c890:	6299      	str	r1, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 801c892:	72da      	strb	r2, [r3, #11]
}
 801c894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  struct tcp_pcb *pcb = tcp_active_pcbs;
 801c896:	4e42      	ldr	r6, [pc, #264]	; (801c9a0 <tcp_alloc+0x168>)
 801c898:	6834      	ldr	r4, [r6, #0]
  while (pcb != NULL) {
 801c89a:	b15c      	cbz	r4, 801c8b4 <tcp_alloc+0x7c>
    struct tcp_pcb *next = pcb->next;
 801c89c:	4620      	mov	r0, r4
 801c89e:	68e4      	ldr	r4, [r4, #12]
    if (pcb->flags & TF_CLOSEPEND) {
 801c8a0:	8b43      	ldrh	r3, [r0, #26]
 801c8a2:	0719      	lsls	r1, r3, #28
 801c8a4:	d5f9      	bpl.n	801c89a <tcp_alloc+0x62>
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 801c8a6:	f023 0308 	bic.w	r3, r3, #8
 801c8aa:	8343      	strh	r3, [r0, #26]
      tcp_close_shutdown_fin(pcb);
 801c8ac:	f7fe ffd8 	bl	801b860 <tcp_close_shutdown_fin>
  while (pcb != NULL) {
 801c8b0:	2c00      	cmp	r4, #0
 801c8b2:	d1f3      	bne.n	801c89c <tcp_alloc+0x64>
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801c8b4:	4b3b      	ldr	r3, [pc, #236]	; (801c9a4 <tcp_alloc+0x16c>)
 801c8b6:	681b      	ldr	r3, [r3, #0]
 801c8b8:	b193      	cbz	r3, 801c8e0 <tcp_alloc+0xa8>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801c8ba:	4a33      	ldr	r2, [pc, #204]	; (801c988 <tcp_alloc+0x150>)
 801c8bc:	4618      	mov	r0, r3
 801c8be:	6a19      	ldr	r1, [r3, #32]
 801c8c0:	6814      	ldr	r4, [r2, #0]
 801c8c2:	1a61      	subs	r1, r4, r1
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801c8c4:	68db      	ldr	r3, [r3, #12]
 801c8c6:	b143      	cbz	r3, 801c8da <tcp_alloc+0xa2>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801c8c8:	6a1a      	ldr	r2, [r3, #32]
 801c8ca:	1aa2      	subs	r2, r4, r2
 801c8cc:	428a      	cmp	r2, r1
 801c8ce:	d3f9      	bcc.n	801c8c4 <tcp_alloc+0x8c>
 801c8d0:	4618      	mov	r0, r3
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801c8d2:	68db      	ldr	r3, [r3, #12]
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801c8d4:	4611      	mov	r1, r2
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801c8d6:	2b00      	cmp	r3, #0
 801c8d8:	d1f6      	bne.n	801c8c8 <tcp_alloc+0x90>
  tcp_abandon(pcb, 1);
 801c8da:	2101      	movs	r1, #1
 801c8dc:	f7ff fe74 	bl	801c5c8 <tcp_abandon>
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801c8e0:	f240 7239 	movw	r2, #1849	; 0x739
 801c8e4:	4926      	ldr	r1, [pc, #152]	; (801c980 <tcp_alloc+0x148>)
 801c8e6:	2002      	movs	r0, #2
 801c8e8:	f7fd ff6c 	bl	801a7c4 <memp_malloc_fn>
    if (pcb == NULL) {
 801c8ec:	4603      	mov	r3, r0
 801c8ee:	2800      	cmp	r0, #0
 801c8f0:	d1ac      	bne.n	801c84c <tcp_alloc+0x14>
      tcp_kill_state(LAST_ACK);
 801c8f2:	2009      	movs	r0, #9
 801c8f4:	f7ff ff7c 	bl	801c7f0 <tcp_kill_state>
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801c8f8:	f240 723f 	movw	r2, #1855	; 0x73f
 801c8fc:	4920      	ldr	r1, [pc, #128]	; (801c980 <tcp_alloc+0x148>)
 801c8fe:	2002      	movs	r0, #2
 801c900:	f7fd ff60 	bl	801a7c4 <memp_malloc_fn>
      if (pcb == NULL) {
 801c904:	4603      	mov	r3, r0
 801c906:	2800      	cmp	r0, #0
 801c908:	d1a0      	bne.n	801c84c <tcp_alloc+0x14>
        tcp_kill_state(CLOSING);
 801c90a:	2008      	movs	r0, #8
 801c90c:	f7ff ff70 	bl	801c7f0 <tcp_kill_state>
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801c910:	f240 7245 	movw	r2, #1861	; 0x745
 801c914:	491a      	ldr	r1, [pc, #104]	; (801c980 <tcp_alloc+0x148>)
 801c916:	2002      	movs	r0, #2
 801c918:	f7fd ff54 	bl	801a7c4 <memp_malloc_fn>
        if (pcb == NULL) {
 801c91c:	4603      	mov	r3, r0
 801c91e:	2800      	cmp	r0, #0
 801c920:	d194      	bne.n	801c84c <tcp_alloc+0x14>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801c922:	062a      	lsls	r2, r5, #24
 801c924:	d42a      	bmi.n	801c97c <tcp_alloc+0x144>
  if (mprio == 0) {
 801c926:	b1ed      	cbz	r5, 801c964 <tcp_alloc+0x12c>
 801c928:	462a      	mov	r2, r5
  mprio--;
 801c92a:	1e51      	subs	r1, r2, #1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801c92c:	6832      	ldr	r2, [r6, #0]
  mprio--;
 801c92e:	b2c9      	uxtb	r1, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801c930:	b1c2      	cbz	r2, 801c964 <tcp_alloc+0x12c>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801c932:	4815      	ldr	r0, [pc, #84]	; (801c988 <tcp_alloc+0x150>)
  inactivity = 0;
 801c934:	2600      	movs	r6, #0
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801c936:	6807      	ldr	r7, [r0, #0]
 801c938:	e005      	b.n	801c946 <tcp_alloc+0x10e>
 801c93a:	6a14      	ldr	r4, [r2, #32]
      inactivity = tcp_ticks - pcb->tmr;
 801c93c:	1b3e      	subs	r6, r7, r4
    if ((pcb->prio < mprio) ||
 801c93e:	4601      	mov	r1, r0
      inactivity = tcp_ticks - pcb->tmr;
 801c940:	4613      	mov	r3, r2
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801c942:	68d2      	ldr	r2, [r2, #12]
 801c944:	b14a      	cbz	r2, 801c95a <tcp_alloc+0x122>
    if ((pcb->prio < mprio) ||
 801c946:	7d50      	ldrb	r0, [r2, #21]
 801c948:	4288      	cmp	r0, r1
 801c94a:	d3f6      	bcc.n	801c93a <tcp_alloc+0x102>
 801c94c:	d1f9      	bne.n	801c942 <tcp_alloc+0x10a>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801c94e:	6a14      	ldr	r4, [r2, #32]
 801c950:	eba7 0e04 	sub.w	lr, r7, r4
 801c954:	45b6      	cmp	lr, r6
 801c956:	d3f4      	bcc.n	801c942 <tcp_alloc+0x10a>
 801c958:	e7f0      	b.n	801c93c <tcp_alloc+0x104>
  if (inactive != NULL) {
 801c95a:	b11b      	cbz	r3, 801c964 <tcp_alloc+0x12c>
  tcp_abandon(pcb, 1);
 801c95c:	2101      	movs	r1, #1
 801c95e:	4618      	mov	r0, r3
 801c960:	f7ff fe32 	bl	801c5c8 <tcp_abandon>
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801c964:	f240 724b 	movw	r2, #1867	; 0x74b
 801c968:	4905      	ldr	r1, [pc, #20]	; (801c980 <tcp_alloc+0x148>)
 801c96a:	2002      	movs	r0, #2
 801c96c:	f7fd ff2a 	bl	801a7c4 <memp_malloc_fn>
  if (pcb != NULL) {
 801c970:	4603      	mov	r3, r0
 801c972:	2800      	cmp	r0, #0
 801c974:	f47f af6a 	bne.w	801c84c <tcp_alloc+0x14>
}
 801c978:	4618      	mov	r0, r3
 801c97a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801c97c:	227f      	movs	r2, #127	; 0x7f
 801c97e:	e7d4      	b.n	801c92a <tcp_alloc+0xf2>
 801c980:	08043dcc 	.word	0x08043dcc
 801c984:	2002e0d9 	.word	0x2002e0d9
 801c988:	2002e0d4 	.word	0x2002e0d4
 801c98c:	006ddd00 	.word	0x006ddd00
 801c990:	0801cb95 	.word	0x0801cb95
 801c994:	0218ffff 	.word	0x0218ffff
 801c998:	04300001 	.word	0x04300001
 801c99c:	08600860 	.word	0x08600860
 801c9a0:	2002e0c4 	.word	0x2002e0c4
 801c9a4:	2002e0dc 	.word	0x2002e0dc

0801c9a8 <tcp_new>:
  return tcp_alloc(TCP_PRIO_NORMAL);
 801c9a8:	2040      	movs	r0, #64	; 0x40
 801c9aa:	f7ff bf45 	b.w	801c838 <tcp_alloc>
 801c9ae:	bf00      	nop

0801c9b0 <tcp_new_ip_type>:
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 801c9b0:	2040      	movs	r0, #64	; 0x40
 801c9b2:	f7ff bf41 	b.w	801c838 <tcp_alloc>
 801c9b6:	bf00      	nop

0801c9b8 <tcp_close_shutdown>:
{
 801c9b8:	b530      	push	{r4, r5, lr}
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 801c9ba:	4604      	mov	r4, r0
{
 801c9bc:	b085      	sub	sp, #20
 801c9be:	460d      	mov	r5, r1
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 801c9c0:	2800      	cmp	r0, #0
 801c9c2:	d06a      	beq.n	801ca9a <tcp_close_shutdown+0xe2>
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 801c9c4:	7d23      	ldrb	r3, [r4, #20]
 801c9c6:	b11d      	cbz	r5, 801c9d0 <tcp_close_shutdown+0x18>
 801c9c8:	2b04      	cmp	r3, #4
 801c9ca:	d00c      	beq.n	801c9e6 <tcp_close_shutdown+0x2e>
 801c9cc:	2b07      	cmp	r3, #7
 801c9ce:	d00a      	beq.n	801c9e6 <tcp_close_shutdown+0x2e>
  switch (pcb->state) {
 801c9d0:	2b01      	cmp	r3, #1
 801c9d2:	d06a      	beq.n	801caaa <tcp_close_shutdown+0xf2>
 801c9d4:	2b02      	cmp	r3, #2
 801c9d6:	d030      	beq.n	801ca3a <tcp_close_shutdown+0x82>
 801c9d8:	b333      	cbz	r3, 801ca28 <tcp_close_shutdown+0x70>
      return tcp_close_shutdown_fin(pcb);
 801c9da:	4620      	mov	r0, r4
}
 801c9dc:	b005      	add	sp, #20
 801c9de:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      return tcp_close_shutdown_fin(pcb);
 801c9e2:	f7fe bf3d 	b.w	801b860 <tcp_close_shutdown_fin>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801c9e6:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 801c9e8:	2a00      	cmp	r2, #0
 801c9ea:	d037      	beq.n	801ca5c <tcp_close_shutdown+0xa4>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801c9ec:	8b63      	ldrh	r3, [r4, #26]
 801c9ee:	06db      	lsls	r3, r3, #27
 801c9f0:	f140 8084 	bpl.w	801cafc <tcp_close_shutdown+0x144>
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801c9f4:	8b21      	ldrh	r1, [r4, #24]
 801c9f6:	1d20      	adds	r0, r4, #4
 801c9f8:	8ae2      	ldrh	r2, [r4, #22]
 801c9fa:	4623      	mov	r3, r4
 801c9fc:	e9cd 2101 	strd	r2, r1, [sp, #4]
 801ca00:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801ca02:	6d21      	ldr	r1, [r4, #80]	; 0x50
 801ca04:	9000      	str	r0, [sp, #0]
 801ca06:	4620      	mov	r0, r4
 801ca08:	f002 fd62 	bl	801f4d0 <tcp_rst>
      tcp_pcb_purge(pcb);
 801ca0c:	4620      	mov	r0, r4
 801ca0e:	f7ff fa6b 	bl	801bee8 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 801ca12:	4a45      	ldr	r2, [pc, #276]	; (801cb28 <tcp_close_shutdown+0x170>)
 801ca14:	6813      	ldr	r3, [r2, #0]
 801ca16:	42a3      	cmp	r3, r4
 801ca18:	d030      	beq.n	801ca7c <tcp_close_shutdown+0xc4>
 801ca1a:	2b00      	cmp	r3, #0
 801ca1c:	d030      	beq.n	801ca80 <tcp_close_shutdown+0xc8>
 801ca1e:	68da      	ldr	r2, [r3, #12]
 801ca20:	42a2      	cmp	r2, r4
 801ca22:	d068      	beq.n	801caf6 <tcp_close_shutdown+0x13e>
 801ca24:	4613      	mov	r3, r2
 801ca26:	e7f8      	b.n	801ca1a <tcp_close_shutdown+0x62>
      if (pcb->local_port != 0) {
 801ca28:	8ae3      	ldrh	r3, [r4, #22]
 801ca2a:	b9e3      	cbnz	r3, 801ca66 <tcp_close_shutdown+0xae>
  memp_free(MEMP_TCP_PCB, pcb);
 801ca2c:	4621      	mov	r1, r4
 801ca2e:	2002      	movs	r0, #2
 801ca30:	f7fd fefe 	bl	801a830 <memp_free>
}
 801ca34:	2000      	movs	r0, #0
 801ca36:	b005      	add	sp, #20
 801ca38:	bd30      	pop	{r4, r5, pc}
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801ca3a:	4621      	mov	r1, r4
 801ca3c:	483a      	ldr	r0, [pc, #232]	; (801cb28 <tcp_close_shutdown+0x170>)
 801ca3e:	f7ff fd53 	bl	801c4e8 <tcp_pcb_remove>
 801ca42:	2101      	movs	r1, #1
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801ca44:	7d23      	ldrb	r3, [r4, #20]
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801ca46:	4a39      	ldr	r2, [pc, #228]	; (801cb2c <tcp_close_shutdown+0x174>)
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801ca48:	428b      	cmp	r3, r1
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801ca4a:	7011      	strb	r1, [r2, #0]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801ca4c:	d1ee      	bne.n	801ca2c <tcp_close_shutdown+0x74>
 801ca4e:	4b38      	ldr	r3, [pc, #224]	; (801cb30 <tcp_close_shutdown+0x178>)
 801ca50:	22d4      	movs	r2, #212	; 0xd4
 801ca52:	4938      	ldr	r1, [pc, #224]	; (801cb34 <tcp_close_shutdown+0x17c>)
 801ca54:	4838      	ldr	r0, [pc, #224]	; (801cb38 <tcp_close_shutdown+0x180>)
 801ca56:	f008 fccd 	bl	80253f4 <iprintf>
 801ca5a:	e7e7      	b.n	801ca2c <tcp_close_shutdown+0x74>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801ca5c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 801ca5e:	f5b2 6f06 	cmp.w	r2, #2144	; 0x860
 801ca62:	d0b5      	beq.n	801c9d0 <tcp_close_shutdown+0x18>
 801ca64:	e7c2      	b.n	801c9ec <tcp_close_shutdown+0x34>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801ca66:	4a35      	ldr	r2, [pc, #212]	; (801cb3c <tcp_close_shutdown+0x184>)
 801ca68:	6813      	ldr	r3, [r2, #0]
 801ca6a:	42a3      	cmp	r3, r4
 801ca6c:	d051      	beq.n	801cb12 <tcp_close_shutdown+0x15a>
 801ca6e:	2b00      	cmp	r3, #0
 801ca70:	d03e      	beq.n	801caf0 <tcp_close_shutdown+0x138>
 801ca72:	68da      	ldr	r2, [r3, #12]
 801ca74:	42a2      	cmp	r2, r4
 801ca76:	d039      	beq.n	801caec <tcp_close_shutdown+0x134>
 801ca78:	4613      	mov	r3, r2
 801ca7a:	e7f8      	b.n	801ca6e <tcp_close_shutdown+0xb6>
      TCP_RMV_ACTIVE(pcb);
 801ca7c:	68e3      	ldr	r3, [r4, #12]
 801ca7e:	6013      	str	r3, [r2, #0]
      if (tcp_input_pcb == pcb) {
 801ca80:	4b2f      	ldr	r3, [pc, #188]	; (801cb40 <tcp_close_shutdown+0x188>)
      TCP_RMV_ACTIVE(pcb);
 801ca82:	2000      	movs	r0, #0
 801ca84:	4a29      	ldr	r2, [pc, #164]	; (801cb2c <tcp_close_shutdown+0x174>)
 801ca86:	2101      	movs	r1, #1
      if (tcp_input_pcb == pcb) {
 801ca88:	681b      	ldr	r3, [r3, #0]
      TCP_RMV_ACTIVE(pcb);
 801ca8a:	60e0      	str	r0, [r4, #12]
      if (tcp_input_pcb == pcb) {
 801ca8c:	42a3      	cmp	r3, r4
      TCP_RMV_ACTIVE(pcb);
 801ca8e:	7011      	strb	r1, [r2, #0]
      if (tcp_input_pcb == pcb) {
 801ca90:	d03c      	beq.n	801cb0c <tcp_close_shutdown+0x154>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801ca92:	7d23      	ldrb	r3, [r4, #20]
 801ca94:	2b01      	cmp	r3, #1
 801ca96:	d1c9      	bne.n	801ca2c <tcp_close_shutdown+0x74>
 801ca98:	e7d9      	b.n	801ca4e <tcp_close_shutdown+0x96>
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 801ca9a:	4b25      	ldr	r3, [pc, #148]	; (801cb30 <tcp_close_shutdown+0x178>)
 801ca9c:	f44f 72af 	mov.w	r2, #350	; 0x15e
 801caa0:	4928      	ldr	r1, [pc, #160]	; (801cb44 <tcp_close_shutdown+0x18c>)
 801caa2:	4825      	ldr	r0, [pc, #148]	; (801cb38 <tcp_close_shutdown+0x180>)
 801caa4:	f008 fca6 	bl	80253f4 <iprintf>
 801caa8:	e78c      	b.n	801c9c4 <tcp_close_shutdown+0xc>
 801caaa:	4927      	ldr	r1, [pc, #156]	; (801cb48 <tcp_close_shutdown+0x190>)
      pcb->listener = NULL;
 801caac:	2000      	movs	r0, #0
  switch (pcb->state) {
 801caae:	4b23      	ldr	r3, [pc, #140]	; (801cb3c <tcp_close_shutdown+0x184>)
 801cab0:	f101 0508 	add.w	r5, r1, #8
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 801cab4:	681b      	ldr	r3, [r3, #0]
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801cab6:	b133      	cbz	r3, 801cac6 <tcp_close_shutdown+0x10e>
    if (pcb->listener == lpcb) {
 801cab8:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 801caba:	4294      	cmp	r4, r2
      pcb->listener = NULL;
 801cabc:	bf08      	it	eq
 801cabe:	67d8      	streq	r0, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801cac0:	68db      	ldr	r3, [r3, #12]
 801cac2:	2b00      	cmp	r3, #0
 801cac4:	d1f8      	bne.n	801cab8 <tcp_close_shutdown+0x100>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801cac6:	42a9      	cmp	r1, r5
 801cac8:	d002      	beq.n	801cad0 <tcp_close_shutdown+0x118>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 801caca:	f851 3b04 	ldr.w	r3, [r1], #4
 801cace:	e7f1      	b.n	801cab4 <tcp_close_shutdown+0xfc>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 801cad0:	4621      	mov	r1, r4
 801cad2:	481e      	ldr	r0, [pc, #120]	; (801cb4c <tcp_close_shutdown+0x194>)
 801cad4:	f7ff fd08 	bl	801c4e8 <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 801cad8:	7d23      	ldrb	r3, [r4, #20]
 801cada:	2b01      	cmp	r3, #1
 801cadc:	d01c      	beq.n	801cb18 <tcp_close_shutdown+0x160>
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 801cade:	4621      	mov	r1, r4
 801cae0:	2003      	movs	r0, #3
 801cae2:	f7fd fea5 	bl	801a830 <memp_free>
}
 801cae6:	2000      	movs	r0, #0
 801cae8:	b005      	add	sp, #20
 801caea:	bd30      	pop	{r4, r5, pc}
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801caec:	68e2      	ldr	r2, [r4, #12]
 801caee:	60da      	str	r2, [r3, #12]
 801caf0:	2300      	movs	r3, #0
 801caf2:	60e3      	str	r3, [r4, #12]
 801caf4:	e79a      	b.n	801ca2c <tcp_close_shutdown+0x74>
      TCP_RMV_ACTIVE(pcb);
 801caf6:	68e2      	ldr	r2, [r4, #12]
 801caf8:	60da      	str	r2, [r3, #12]
 801cafa:	e7c1      	b.n	801ca80 <tcp_close_shutdown+0xc8>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801cafc:	4b0c      	ldr	r3, [pc, #48]	; (801cb30 <tcp_close_shutdown+0x178>)
 801cafe:	f44f 72b2 	mov.w	r2, #356	; 0x164
 801cb02:	4913      	ldr	r1, [pc, #76]	; (801cb50 <tcp_close_shutdown+0x198>)
 801cb04:	480c      	ldr	r0, [pc, #48]	; (801cb38 <tcp_close_shutdown+0x180>)
 801cb06:	f008 fc75 	bl	80253f4 <iprintf>
 801cb0a:	e773      	b.n	801c9f4 <tcp_close_shutdown+0x3c>
        tcp_trigger_input_pcb_close();
 801cb0c:	f001 fd9e 	bl	801e64c <tcp_trigger_input_pcb_close>
 801cb10:	e790      	b.n	801ca34 <tcp_close_shutdown+0x7c>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801cb12:	68e3      	ldr	r3, [r4, #12]
 801cb14:	6013      	str	r3, [r2, #0]
 801cb16:	e7eb      	b.n	801caf0 <tcp_close_shutdown+0x138>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 801cb18:	4b05      	ldr	r3, [pc, #20]	; (801cb30 <tcp_close_shutdown+0x178>)
 801cb1a:	22df      	movs	r2, #223	; 0xdf
 801cb1c:	490d      	ldr	r1, [pc, #52]	; (801cb54 <tcp_close_shutdown+0x19c>)
 801cb1e:	4806      	ldr	r0, [pc, #24]	; (801cb38 <tcp_close_shutdown+0x180>)
 801cb20:	f008 fc68 	bl	80253f4 <iprintf>
 801cb24:	e7db      	b.n	801cade <tcp_close_shutdown+0x126>
 801cb26:	bf00      	nop
 801cb28:	2002e0c4 	.word	0x2002e0c4
 801cb2c:	2002e0c8 	.word	0x2002e0c8
 801cb30:	08043dcc 	.word	0x08043dcc
 801cb34:	08043e08 	.word	0x08043e08
 801cb38:	0802a048 	.word	0x0802a048
 801cb3c:	2002e0cc 	.word	0x2002e0cc
 801cb40:	2002e108 	.word	0x2002e108
 801cb44:	080443a8 	.word	0x080443a8
 801cb48:	080444b8 	.word	0x080444b8
 801cb4c:	2002e0d0 	.word	0x2002e0d0
 801cb50:	080443c8 	.word	0x080443c8
 801cb54:	080443e4 	.word	0x080443e4

0801cb58 <tcp_close>:
{
 801cb58:	b508      	push	{r3, lr}
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 801cb5a:	b158      	cbz	r0, 801cb74 <tcp_close+0x1c>
  if (pcb->state != LISTEN) {
 801cb5c:	7d03      	ldrb	r3, [r0, #20]
 801cb5e:	2b01      	cmp	r3, #1
 801cb60:	d003      	beq.n	801cb6a <tcp_close+0x12>
    tcp_set_flags(pcb, TF_RXCLOSED);
 801cb62:	8b43      	ldrh	r3, [r0, #26]
 801cb64:	f043 0310 	orr.w	r3, r3, #16
 801cb68:	8343      	strh	r3, [r0, #26]
  return tcp_close_shutdown(pcb, 1);
 801cb6a:	2101      	movs	r1, #1
}
 801cb6c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return tcp_close_shutdown(pcb, 1);
 801cb70:	f7ff bf22 	b.w	801c9b8 <tcp_close_shutdown>
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 801cb74:	4b04      	ldr	r3, [pc, #16]	; (801cb88 <tcp_close+0x30>)
 801cb76:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 801cb7a:	4904      	ldr	r1, [pc, #16]	; (801cb8c <tcp_close+0x34>)
 801cb7c:	4804      	ldr	r0, [pc, #16]	; (801cb90 <tcp_close+0x38>)
 801cb7e:	f008 fc39 	bl	80253f4 <iprintf>
}
 801cb82:	f06f 000f 	mvn.w	r0, #15
 801cb86:	bd08      	pop	{r3, pc}
 801cb88:	08043dcc 	.word	0x08043dcc
 801cb8c:	08044400 	.word	0x08044400
 801cb90:	0802a048 	.word	0x0802a048

0801cb94 <tcp_recv_null>:
{
 801cb94:	b510      	push	{r4, lr}
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801cb96:	b1c9      	cbz	r1, 801cbcc <tcp_recv_null+0x38>
  if (p != NULL) {
 801cb98:	4614      	mov	r4, r2
 801cb9a:	4608      	mov	r0, r1
 801cb9c:	b13a      	cbz	r2, 801cbae <tcp_recv_null+0x1a>
    tcp_recved(pcb, p->tot_len);
 801cb9e:	8911      	ldrh	r1, [r2, #8]
 801cba0:	f7fe ffde 	bl	801bb60 <tcp_recved>
    pbuf_free(p);
 801cba4:	4620      	mov	r0, r4
 801cba6:	f7fe fb5b 	bl	801b260 <pbuf_free>
  return ERR_OK;
 801cbaa:	2000      	movs	r0, #0
}
 801cbac:	bd10      	pop	{r4, pc}
  } else if (err == ERR_OK) {
 801cbae:	b10b      	cbz	r3, 801cbb4 <tcp_recv_null+0x20>
  return ERR_OK;
 801cbb0:	4610      	mov	r0, r2
}
 801cbb2:	bd10      	pop	{r4, pc}
  if (pcb->state != LISTEN) {
 801cbb4:	7d0b      	ldrb	r3, [r1, #20]
 801cbb6:	2b01      	cmp	r3, #1
 801cbb8:	d003      	beq.n	801cbc2 <tcp_recv_null+0x2e>
    tcp_set_flags(pcb, TF_RXCLOSED);
 801cbba:	8b4b      	ldrh	r3, [r1, #26]
 801cbbc:	f043 0310 	orr.w	r3, r3, #16
 801cbc0:	834b      	strh	r3, [r1, #26]
  return tcp_close_shutdown(pcb, 1);
 801cbc2:	2101      	movs	r1, #1
}
 801cbc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return tcp_close_shutdown(pcb, 1);
 801cbc8:	f7ff bef6 	b.w	801c9b8 <tcp_close_shutdown>
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801cbcc:	4b04      	ldr	r3, [pc, #16]	; (801cbe0 <tcp_recv_null+0x4c>)
 801cbce:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801cbd2:	4904      	ldr	r1, [pc, #16]	; (801cbe4 <tcp_recv_null+0x50>)
 801cbd4:	4804      	ldr	r0, [pc, #16]	; (801cbe8 <tcp_recv_null+0x54>)
 801cbd6:	f008 fc0d 	bl	80253f4 <iprintf>
 801cbda:	f06f 000f 	mvn.w	r0, #15
}
 801cbde:	bd10      	pop	{r4, pc}
 801cbe0:	08043dcc 	.word	0x08043dcc
 801cbe4:	08044418 	.word	0x08044418
 801cbe8:	0802a048 	.word	0x0802a048

0801cbec <tcp_process_refused_data>:
{
 801cbec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 801cbee:	b378      	cbz	r0, 801cc50 <tcp_process_refused_data+0x64>
    u8_t refused_flags = pcb->refused_data->flags;
 801cbf0:	6f85      	ldr	r5, [r0, #120]	; 0x78
    pcb->refused_data = NULL;
 801cbf2:	2300      	movs	r3, #0
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801cbf4:	f8d0 6084 	ldr.w	r6, [r0, #132]	; 0x84
 801cbf8:	4604      	mov	r4, r0
    u8_t refused_flags = pcb->refused_data->flags;
 801cbfa:	7b6f      	ldrb	r7, [r5, #13]
    pcb->refused_data = NULL;
 801cbfc:	6783      	str	r3, [r0, #120]	; 0x78
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801cbfe:	b156      	cbz	r6, 801cc16 <tcp_process_refused_data+0x2a>
 801cc00:	4601      	mov	r1, r0
 801cc02:	462a      	mov	r2, r5
 801cc04:	6900      	ldr	r0, [r0, #16]
 801cc06:	47b0      	blx	r6
    if (err == ERR_OK) {
 801cc08:	b158      	cbz	r0, 801cc22 <tcp_process_refused_data+0x36>
    } else if (err == ERR_ABRT) {
 801cc0a:	300d      	adds	r0, #13
 801cc0c:	d01d      	beq.n	801cc4a <tcp_process_refused_data+0x5e>
      return ERR_INPROGRESS;
 801cc0e:	f06f 0004 	mvn.w	r0, #4
      pcb->refused_data = refused_data;
 801cc12:	67a5      	str	r5, [r4, #120]	; 0x78
}
 801cc14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_recved(pcb, p->tot_len);
 801cc16:	8929      	ldrh	r1, [r5, #8]
 801cc18:	f7fe ffa2 	bl	801bb60 <tcp_recved>
    pbuf_free(p);
 801cc1c:	4628      	mov	r0, r5
 801cc1e:	f7fe fb1f 	bl	801b260 <pbuf_free>
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 801cc22:	06bb      	lsls	r3, r7, #26
 801cc24:	d50f      	bpl.n	801cc46 <tcp_process_refused_data+0x5a>
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801cc26:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 801cc28:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801cc2c:	d001      	beq.n	801cc32 <tcp_process_refused_data+0x46>
          pcb->rcv_wnd++;
 801cc2e:	3301      	adds	r3, #1
 801cc30:	8523      	strh	r3, [r4, #40]	; 0x28
        TCP_EVENT_CLOSED(pcb, err);
 801cc32:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 801cc36:	b135      	cbz	r5, 801cc46 <tcp_process_refused_data+0x5a>
 801cc38:	2300      	movs	r3, #0
 801cc3a:	4621      	mov	r1, r4
 801cc3c:	6920      	ldr	r0, [r4, #16]
 801cc3e:	461a      	mov	r2, r3
 801cc40:	47a8      	blx	r5
        if (err == ERR_ABRT) {
 801cc42:	300d      	adds	r0, #13
 801cc44:	d001      	beq.n	801cc4a <tcp_process_refused_data+0x5e>
  return ERR_OK;
 801cc46:	2000      	movs	r0, #0
}
 801cc48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          return ERR_ABRT;
 801cc4a:	f06f 000c 	mvn.w	r0, #12
}
 801cc4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 801cc50:	4b04      	ldr	r3, [pc, #16]	; (801cc64 <tcp_process_refused_data+0x78>)
 801cc52:	f240 6209 	movw	r2, #1545	; 0x609
 801cc56:	4904      	ldr	r1, [pc, #16]	; (801cc68 <tcp_process_refused_data+0x7c>)
 801cc58:	4804      	ldr	r0, [pc, #16]	; (801cc6c <tcp_process_refused_data+0x80>)
 801cc5a:	f008 fbcb 	bl	80253f4 <iprintf>
 801cc5e:	f06f 000f 	mvn.w	r0, #15
}
 801cc62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801cc64:	08043dcc 	.word	0x08043dcc
 801cc68:	08044434 	.word	0x08044434
 801cc6c:	0802a048 	.word	0x0802a048

0801cc70 <tcp_fasttmr>:
{
 801cc70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ++tcp_timer_ctr;
 801cc74:	4d1c      	ldr	r5, [pc, #112]	; (801cce8 <tcp_fasttmr+0x78>)
        tcp_active_pcbs_changed = 0;
 801cc76:	2700      	movs	r7, #0
 801cc78:	f8df 8074 	ldr.w	r8, [pc, #116]	; 801ccf0 <tcp_fasttmr+0x80>
  ++tcp_timer_ctr;
 801cc7c:	782b      	ldrb	r3, [r5, #0]
        tcp_active_pcbs_changed = 0;
 801cc7e:	4e1b      	ldr	r6, [pc, #108]	; (801ccec <tcp_fasttmr+0x7c>)
  ++tcp_timer_ctr;
 801cc80:	3301      	adds	r3, #1
 801cc82:	702b      	strb	r3, [r5, #0]
  pcb = tcp_active_pcbs;
 801cc84:	f8d8 4000 	ldr.w	r4, [r8]
  while (pcb != NULL) {
 801cc88:	b1bc      	cbz	r4, 801ccba <tcp_fasttmr+0x4a>
    if (pcb->last_timer != tcp_timer_ctr) {
 801cc8a:	782a      	ldrb	r2, [r5, #0]
 801cc8c:	7fa3      	ldrb	r3, [r4, #30]
 801cc8e:	4293      	cmp	r3, r2
 801cc90:	d015      	beq.n	801ccbe <tcp_fasttmr+0x4e>
      if (pcb->flags & TF_ACK_DELAY) {
 801cc92:	8b63      	ldrh	r3, [r4, #26]
      pcb->last_timer = tcp_timer_ctr;
 801cc94:	77a2      	strb	r2, [r4, #30]
      if (pcb->flags & TF_ACK_DELAY) {
 801cc96:	07d9      	lsls	r1, r3, #31
 801cc98:	d41a      	bmi.n	801ccd0 <tcp_fasttmr+0x60>
      if (pcb->flags & TF_CLOSEPEND) {
 801cc9a:	071a      	lsls	r2, r3, #28
 801cc9c:	d411      	bmi.n	801ccc2 <tcp_fasttmr+0x52>
      if (pcb->refused_data != NULL) {
 801cc9e:	6fa3      	ldr	r3, [r4, #120]	; 0x78
      next = pcb->next;
 801cca0:	f8d4 900c 	ldr.w	r9, [r4, #12]
      if (pcb->refused_data != NULL) {
 801cca4:	b133      	cbz	r3, 801ccb4 <tcp_fasttmr+0x44>
        tcp_process_refused_data(pcb);
 801cca6:	4620      	mov	r0, r4
        tcp_active_pcbs_changed = 0;
 801cca8:	7037      	strb	r7, [r6, #0]
        tcp_process_refused_data(pcb);
 801ccaa:	f7ff ff9f 	bl	801cbec <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 801ccae:	7833      	ldrb	r3, [r6, #0]
 801ccb0:	2b00      	cmp	r3, #0
 801ccb2:	d1e7      	bne.n	801cc84 <tcp_fasttmr+0x14>
      pcb = next;
 801ccb4:	464c      	mov	r4, r9
  while (pcb != NULL) {
 801ccb6:	2c00      	cmp	r4, #0
 801ccb8:	d1e7      	bne.n	801cc8a <tcp_fasttmr+0x1a>
}
 801ccba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      pcb = pcb->next;
 801ccbe:	68e4      	ldr	r4, [r4, #12]
 801ccc0:	e7e2      	b.n	801cc88 <tcp_fasttmr+0x18>
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 801ccc2:	f023 0308 	bic.w	r3, r3, #8
        tcp_close_shutdown_fin(pcb);
 801ccc6:	4620      	mov	r0, r4
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 801ccc8:	8363      	strh	r3, [r4, #26]
        tcp_close_shutdown_fin(pcb);
 801ccca:	f7fe fdc9 	bl	801b860 <tcp_close_shutdown_fin>
 801ccce:	e7e6      	b.n	801cc9e <tcp_fasttmr+0x2e>
        tcp_ack_now(pcb);
 801ccd0:	f043 0302 	orr.w	r3, r3, #2
        tcp_output(pcb);
 801ccd4:	4620      	mov	r0, r4
        tcp_ack_now(pcb);
 801ccd6:	8363      	strh	r3, [r4, #26]
        tcp_output(pcb);
 801ccd8:	f002 fc74 	bl	801f5c4 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801ccdc:	8b63      	ldrh	r3, [r4, #26]
 801ccde:	f023 0303 	bic.w	r3, r3, #3
 801cce2:	b29b      	uxth	r3, r3
 801cce4:	8363      	strh	r3, [r4, #26]
 801cce6:	e7d8      	b.n	801cc9a <tcp_fasttmr+0x2a>
 801cce8:	2002e0d9 	.word	0x2002e0d9
 801ccec:	2002e0c8 	.word	0x2002e0c8
 801ccf0:	2002e0c4 	.word	0x2002e0c4

0801ccf4 <tcp_tmr>:
{
 801ccf4:	b508      	push	{r3, lr}
  tcp_fasttmr();
 801ccf6:	f7ff ffbb 	bl	801cc70 <tcp_fasttmr>
  if (++tcp_timer & 1) {
 801ccfa:	4a06      	ldr	r2, [pc, #24]	; (801cd14 <tcp_tmr+0x20>)
 801ccfc:	7813      	ldrb	r3, [r2, #0]
 801ccfe:	3301      	adds	r3, #1
 801cd00:	b2db      	uxtb	r3, r3
 801cd02:	7013      	strb	r3, [r2, #0]
 801cd04:	07db      	lsls	r3, r3, #31
 801cd06:	d400      	bmi.n	801cd0a <tcp_tmr+0x16>
}
 801cd08:	bd08      	pop	{r3, pc}
 801cd0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    tcp_slowtmr();
 801cd0e:	f7ff b93d 	b.w	801bf8c <tcp_slowtmr>
 801cd12:	bf00      	nop
 801cd14:	2002e0d8 	.word	0x2002e0d8

0801cd18 <tcp_next_iss>:
{
 801cd18:	b508      	push	{r3, lr}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 801cd1a:	b130      	cbz	r0, 801cd2a <tcp_next_iss+0x12>
  iss += tcp_ticks;       /* XXX */
 801cd1c:	4b07      	ldr	r3, [pc, #28]	; (801cd3c <tcp_next_iss+0x24>)
 801cd1e:	4a08      	ldr	r2, [pc, #32]	; (801cd40 <tcp_next_iss+0x28>)
 801cd20:	6818      	ldr	r0, [r3, #0]
 801cd22:	6812      	ldr	r2, [r2, #0]
 801cd24:	4410      	add	r0, r2
 801cd26:	6018      	str	r0, [r3, #0]
}
 801cd28:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 801cd2a:	4b06      	ldr	r3, [pc, #24]	; (801cd44 <tcp_next_iss+0x2c>)
 801cd2c:	f640 02af 	movw	r2, #2223	; 0x8af
 801cd30:	4905      	ldr	r1, [pc, #20]	; (801cd48 <tcp_next_iss+0x30>)
 801cd32:	4806      	ldr	r0, [pc, #24]	; (801cd4c <tcp_next_iss+0x34>)
 801cd34:	f008 fb5e 	bl	80253f4 <iprintf>
 801cd38:	e7f0      	b.n	801cd1c <tcp_next_iss+0x4>
 801cd3a:	bf00      	nop
 801cd3c:	20000414 	.word	0x20000414
 801cd40:	2002e0d4 	.word	0x2002e0d4
 801cd44:	08043dcc 	.word	0x08043dcc
 801cd48:	0804445c 	.word	0x0804445c
 801cd4c:	0802a048 	.word	0x0802a048

0801cd50 <tcp_eff_send_mss_netif>:
{
 801cd50:	b538      	push	{r3, r4, r5, lr}
 801cd52:	4605      	mov	r5, r0
 801cd54:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801cd56:	b172      	cbz	r2, 801cd76 <tcp_eff_send_mss_netif+0x26>
    if (outif == NULL) {
 801cd58:	b144      	cbz	r4, 801cd6c <tcp_eff_send_mss_netif+0x1c>
    mtu = outif->mtu;
 801cd5a:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
  if (mtu != 0) {
 801cd5c:	b133      	cbz	r3, 801cd6c <tcp_eff_send_mss_netif+0x1c>
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 801cd5e:	2b28      	cmp	r3, #40	; 0x28
 801cd60:	d906      	bls.n	801cd70 <tcp_eff_send_mss_netif+0x20>
 801cd62:	3b28      	subs	r3, #40	; 0x28
    sendmss = LWIP_MIN(sendmss, mss_s);
 801cd64:	b29b      	uxth	r3, r3
 801cd66:	429d      	cmp	r5, r3
 801cd68:	bf28      	it	cs
 801cd6a:	461d      	movcs	r5, r3
}
 801cd6c:	4628      	mov	r0, r5
 801cd6e:	bd38      	pop	{r3, r4, r5, pc}
 801cd70:	2500      	movs	r5, #0
 801cd72:	4628      	mov	r0, r5
 801cd74:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801cd76:	4b04      	ldr	r3, [pc, #16]	; (801cd88 <tcp_eff_send_mss_netif+0x38>)
 801cd78:	f640 02c5 	movw	r2, #2245	; 0x8c5
 801cd7c:	4903      	ldr	r1, [pc, #12]	; (801cd8c <tcp_eff_send_mss_netif+0x3c>)
 801cd7e:	4804      	ldr	r0, [pc, #16]	; (801cd90 <tcp_eff_send_mss_netif+0x40>)
 801cd80:	f008 fb38 	bl	80253f4 <iprintf>
 801cd84:	e7e8      	b.n	801cd58 <tcp_eff_send_mss_netif+0x8>
 801cd86:	bf00      	nop
 801cd88:	08043dcc 	.word	0x08043dcc
 801cd8c:	08044478 	.word	0x08044478
 801cd90:	0802a048 	.word	0x0802a048

0801cd94 <tcp_netif_ip_addr_changed>:
  if (!ip_addr_isany(old_addr)) {
 801cd94:	b308      	cbz	r0, 801cdda <tcp_netif_ip_addr_changed+0x46>
{
 801cd96:	b538      	push	{r3, r4, r5, lr}
  if (!ip_addr_isany(old_addr)) {
 801cd98:	6803      	ldr	r3, [r0, #0]
 801cd9a:	4604      	mov	r4, r0
 801cd9c:	b903      	cbnz	r3, 801cda0 <tcp_netif_ip_addr_changed+0xc>
}
 801cd9e:	bd38      	pop	{r3, r4, r5, pc}
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 801cda0:	4b0e      	ldr	r3, [pc, #56]	; (801cddc <tcp_netif_ip_addr_changed+0x48>)
 801cda2:	460d      	mov	r5, r1
 801cda4:	6819      	ldr	r1, [r3, #0]
 801cda6:	f7ff fd01 	bl	801c7ac <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 801cdaa:	4b0d      	ldr	r3, [pc, #52]	; (801cde0 <tcp_netif_ip_addr_changed+0x4c>)
 801cdac:	4620      	mov	r0, r4
 801cdae:	6819      	ldr	r1, [r3, #0]
 801cdb0:	f7ff fcfc 	bl	801c7ac <tcp_netif_ip_addr_changed_pcblist>
    if (!ip_addr_isany(new_addr)) {
 801cdb4:	2d00      	cmp	r5, #0
 801cdb6:	d0f2      	beq.n	801cd9e <tcp_netif_ip_addr_changed+0xa>
 801cdb8:	682b      	ldr	r3, [r5, #0]
 801cdba:	2b00      	cmp	r3, #0
 801cdbc:	d0ef      	beq.n	801cd9e <tcp_netif_ip_addr_changed+0xa>
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801cdbe:	4b09      	ldr	r3, [pc, #36]	; (801cde4 <tcp_netif_ip_addr_changed+0x50>)
 801cdc0:	681b      	ldr	r3, [r3, #0]
 801cdc2:	2b00      	cmp	r3, #0
 801cdc4:	d0eb      	beq.n	801cd9e <tcp_netif_ip_addr_changed+0xa>
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801cdc6:	6819      	ldr	r1, [r3, #0]
 801cdc8:	6822      	ldr	r2, [r4, #0]
 801cdca:	4291      	cmp	r1, r2
 801cdcc:	d101      	bne.n	801cdd2 <tcp_netif_ip_addr_changed+0x3e>
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801cdce:	682a      	ldr	r2, [r5, #0]
 801cdd0:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801cdd2:	68db      	ldr	r3, [r3, #12]
 801cdd4:	2b00      	cmp	r3, #0
 801cdd6:	d1f6      	bne.n	801cdc6 <tcp_netif_ip_addr_changed+0x32>
}
 801cdd8:	bd38      	pop	{r3, r4, r5, pc}
 801cdda:	4770      	bx	lr
 801cddc:	2002e0c4 	.word	0x2002e0c4
 801cde0:	2002e0cc 	.word	0x2002e0cc
 801cde4:	2002e0d0 	.word	0x2002e0d0

0801cde8 <tcp_free_ooseq>:
{
 801cde8:	b570      	push	{r4, r5, r6, lr}
  if (pcb->ooseq) {
 801cdea:	6f44      	ldr	r4, [r0, #116]	; 0x74
 801cdec:	b16c      	cbz	r4, 801ce0a <tcp_free_ooseq+0x22>
 801cdee:	4606      	mov	r6, r0
      pbuf_free(seg->p);
 801cdf0:	4625      	mov	r5, r4
    struct tcp_seg *next = seg->next;
 801cdf2:	6824      	ldr	r4, [r4, #0]
    if (seg->p != NULL) {
 801cdf4:	6868      	ldr	r0, [r5, #4]
 801cdf6:	b108      	cbz	r0, 801cdfc <tcp_free_ooseq+0x14>
      pbuf_free(seg->p);
 801cdf8:	f7fe fa32 	bl	801b260 <pbuf_free>
    memp_free(MEMP_TCP_SEG, seg);
 801cdfc:	4629      	mov	r1, r5
 801cdfe:	2004      	movs	r0, #4
 801ce00:	f7fd fd16 	bl	801a830 <memp_free>
  while (seg != NULL) {
 801ce04:	2c00      	cmp	r4, #0
 801ce06:	d1f3      	bne.n	801cdf0 <tcp_free_ooseq+0x8>
    pcb->ooseq = NULL;
 801ce08:	6774      	str	r4, [r6, #116]	; 0x74
}
 801ce0a:	bd70      	pop	{r4, r5, r6, pc}

0801ce0c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 801ce0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801ce0e:	4605      	mov	r5, r0
{
 801ce10:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801ce12:	2800      	cmp	r0, #0
 801ce14:	d03e      	beq.n	801ce94 <tcp_oos_insert_segment+0x88>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801ce16:	68eb      	ldr	r3, [r5, #12]
 801ce18:	8998      	ldrh	r0, [r3, #12]
 801ce1a:	f7fc f9e5 	bl	80191e8 <lwip_htons>
 801ce1e:	07c2      	lsls	r2, r0, #31
 801ce20:	d432      	bmi.n	801ce88 <tcp_oos_insert_segment+0x7c>
 801ce22:	4e20      	ldr	r6, [pc, #128]	; (801cea4 <tcp_oos_insert_segment+0x98>)
 801ce24:	e005      	b.n	801ce32 <tcp_oos_insert_segment+0x26>
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
      }
      old_seg = next;
      next = next->next;
 801ce26:	6827      	ldr	r7, [r4, #0]
      tcp_seg_free(old_seg);
 801ce28:	4620      	mov	r0, r4
 801ce2a:	f7fe ff95 	bl	801bd58 <tcp_seg_free>
    while (next &&
 801ce2e:	463c      	mov	r4, r7
 801ce30:	b1ef      	cbz	r7, 801ce6e <tcp_oos_insert_segment+0x62>
           TCP_SEQ_GEQ((seqno + cseg->len),
 801ce32:	68e1      	ldr	r1, [r4, #12]
 801ce34:	8923      	ldrh	r3, [r4, #8]
 801ce36:	6837      	ldr	r7, [r6, #0]
 801ce38:	892a      	ldrh	r2, [r5, #8]
 801ce3a:	6848      	ldr	r0, [r1, #4]
 801ce3c:	443a      	add	r2, r7
 801ce3e:	4403      	add	r3, r0
 801ce40:	1ad3      	subs	r3, r2, r3
    while (next &&
 801ce42:	2b00      	cmp	r3, #0
 801ce44:	db15      	blt.n	801ce72 <tcp_oos_insert_segment+0x66>
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801ce46:	8988      	ldrh	r0, [r1, #12]
 801ce48:	f7fc f9ce 	bl	80191e8 <lwip_htons>
 801ce4c:	07c3      	lsls	r3, r0, #31
 801ce4e:	d5ea      	bpl.n	801ce26 <tcp_oos_insert_segment+0x1a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801ce50:	68eb      	ldr	r3, [r5, #12]
 801ce52:	2001      	movs	r0, #1
 801ce54:	899f      	ldrh	r7, [r3, #12]
 801ce56:	f7fc f9c7 	bl	80191e8 <lwip_htons>
 801ce5a:	68eb      	ldr	r3, [r5, #12]
 801ce5c:	4338      	orrs	r0, r7
      next = next->next;
 801ce5e:	6827      	ldr	r7, [r4, #0]
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801ce60:	8198      	strh	r0, [r3, #12]
      tcp_seg_free(old_seg);
 801ce62:	4620      	mov	r0, r4
 801ce64:	f7fe ff78 	bl	801bd58 <tcp_seg_free>
    while (next &&
 801ce68:	463c      	mov	r4, r7
 801ce6a:	2f00      	cmp	r7, #0
 801ce6c:	d1e1      	bne.n	801ce32 <tcp_oos_insert_segment+0x26>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
      pbuf_realloc(cseg->p, cseg->len);
    }
  }
  cseg->next = next;
 801ce6e:	602c      	str	r4, [r5, #0]
}
 801ce70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801ce72:	1a12      	subs	r2, r2, r0
    if (next &&
 801ce74:	2a00      	cmp	r2, #0
 801ce76:	ddfa      	ble.n	801ce6e <tcp_oos_insert_segment+0x62>
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801ce78:	1bc1      	subs	r1, r0, r7
      pbuf_realloc(cseg->p, cseg->len);
 801ce7a:	6868      	ldr	r0, [r5, #4]
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801ce7c:	b289      	uxth	r1, r1
 801ce7e:	8129      	strh	r1, [r5, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801ce80:	f7fe f8d6 	bl	801b030 <pbuf_realloc>
  cseg->next = next;
 801ce84:	602c      	str	r4, [r5, #0]
}
 801ce86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_segs_free(next);
 801ce88:	4620      	mov	r0, r4
    next = NULL;
 801ce8a:	2400      	movs	r4, #0
    tcp_segs_free(next);
 801ce8c:	f7fe ff52 	bl	801bd34 <tcp_segs_free>
  cseg->next = next;
 801ce90:	602c      	str	r4, [r5, #0]
}
 801ce92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801ce94:	4b04      	ldr	r3, [pc, #16]	; (801cea8 <tcp_oos_insert_segment+0x9c>)
 801ce96:	f240 421f 	movw	r2, #1055	; 0x41f
 801ce9a:	4904      	ldr	r1, [pc, #16]	; (801ceac <tcp_oos_insert_segment+0xa0>)
 801ce9c:	4804      	ldr	r0, [pc, #16]	; (801ceb0 <tcp_oos_insert_segment+0xa4>)
 801ce9e:	f008 faa9 	bl	80253f4 <iprintf>
 801cea2:	e7b8      	b.n	801ce16 <tcp_oos_insert_segment+0xa>
 801cea4:	2002e104 	.word	0x2002e104
 801cea8:	080444c8 	.word	0x080444c8
 801ceac:	080444fc 	.word	0x080444fc
 801ceb0:	0802a048 	.word	0x0802a048

0801ceb4 <tcp_input_delayed_close>:
{
 801ceb4:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801ceb6:	4604      	mov	r4, r0
 801ceb8:	b1c8      	cbz	r0, 801ceee <tcp_input_delayed_close+0x3a>
  if (recv_flags & TF_CLOSED) {
 801ceba:	4b11      	ldr	r3, [pc, #68]	; (801cf00 <tcp_input_delayed_close+0x4c>)
 801cebc:	781b      	ldrb	r3, [r3, #0]
 801cebe:	f013 0310 	ands.w	r3, r3, #16
 801cec2:	d101      	bne.n	801cec8 <tcp_input_delayed_close+0x14>
  return 0;
 801cec4:	4618      	mov	r0, r3
}
 801cec6:	bd10      	pop	{r4, pc}
    if (!(pcb->flags & TF_RXCLOSED)) {
 801cec8:	8b63      	ldrh	r3, [r4, #26]
 801ceca:	06db      	lsls	r3, r3, #27
 801cecc:	d406      	bmi.n	801cedc <tcp_input_delayed_close+0x28>
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 801cece:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 801ced2:	b11b      	cbz	r3, 801cedc <tcp_input_delayed_close+0x28>
 801ced4:	f06f 010e 	mvn.w	r1, #14
 801ced8:	6920      	ldr	r0, [r4, #16]
 801ceda:	4798      	blx	r3
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801cedc:	4621      	mov	r1, r4
 801cede:	4809      	ldr	r0, [pc, #36]	; (801cf04 <tcp_input_delayed_close+0x50>)
 801cee0:	f7ff fb02 	bl	801c4e8 <tcp_pcb_remove>
    tcp_free(pcb);
 801cee4:	4620      	mov	r0, r4
 801cee6:	f7fe fcfb 	bl	801b8e0 <tcp_free>
 801ceea:	2001      	movs	r0, #1
}
 801ceec:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801ceee:	4b06      	ldr	r3, [pc, #24]	; (801cf08 <tcp_input_delayed_close+0x54>)
 801cef0:	f240 225a 	movw	r2, #602	; 0x25a
 801cef4:	4905      	ldr	r1, [pc, #20]	; (801cf0c <tcp_input_delayed_close+0x58>)
 801cef6:	4806      	ldr	r0, [pc, #24]	; (801cf10 <tcp_input_delayed_close+0x5c>)
 801cef8:	f008 fa7c 	bl	80253f4 <iprintf>
 801cefc:	e7dd      	b.n	801ceba <tcp_input_delayed_close+0x6>
 801cefe:	bf00      	nop
 801cf00:	2002e100 	.word	0x2002e100
 801cf04:	2002e0c4 	.word	0x2002e0c4
 801cf08:	080444c8 	.word	0x080444c8
 801cf0c:	08044524 	.word	0x08044524
 801cf10:	0802a048 	.word	0x0802a048

0801cf14 <tcp_free_acked_segments.constprop.0>:
#endif /* TCP_QUEUE_OOSEQ */

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
 801cf14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cf18:	b083      	sub	sp, #12
 801cf1a:	9201      	str	r2, [sp, #4]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801cf1c:	2900      	cmp	r1, #0
 801cf1e:	d03d      	beq.n	801cf9c <tcp_free_acked_segments.constprop.0+0x88>
 801cf20:	4607      	mov	r7, r0
 801cf22:	460c      	mov	r4, r1
 801cf24:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 801cfec <tcp_free_acked_segments.constprop.0+0xd8>
    seg_list = seg_list->next;

    clen = pbuf_clen(next->p);
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801cf28:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 801cfe0 <tcp_free_acked_segments.constprop.0+0xcc>
 801cf2c:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 801cff0 <tcp_free_acked_segments.constprop.0+0xdc>
 801cf30:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 801cfe8 <tcp_free_acked_segments.constprop.0+0xd4>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801cf34:	68e3      	ldr	r3, [r4, #12]
 801cf36:	6858      	ldr	r0, [r3, #4]
 801cf38:	f7fc f95a 	bl	80191f0 <lwip_htonl>
 801cf3c:	68e3      	ldr	r3, [r4, #12]
 801cf3e:	4605      	mov	r5, r0
 801cf40:	8926      	ldrh	r6, [r4, #8]
 801cf42:	8998      	ldrh	r0, [r3, #12]
 801cf44:	f7fc f950 	bl	80191e8 <lwip_htons>
 801cf48:	f8d8 3000 	ldr.w	r3, [r8]
 801cf4c:	f010 0003 	ands.w	r0, r0, #3
 801cf50:	eba5 0503 	sub.w	r5, r5, r3
 801cf54:	bf18      	it	ne
 801cf56:	2001      	movne	r0, #1
 801cf58:	4435      	add	r5, r6
 801cf5a:	4428      	add	r0, r5
  while (seg_list != NULL &&
 801cf5c:	2800      	cmp	r0, #0
 801cf5e:	dc37      	bgt.n	801cfd0 <tcp_free_acked_segments.constprop.0+0xbc>
    seg_list = seg_list->next;
 801cf60:	e9d4 6000 	ldrd	r6, r0, [r4]
    clen = pbuf_clen(next->p);
 801cf64:	f7fe f990 	bl	801b288 <pbuf_clen>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801cf68:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
    clen = pbuf_clen(next->p);
 801cf6c:	4605      	mov	r5, r0
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801cf6e:	4298      	cmp	r0, r3
 801cf70:	d824      	bhi.n	801cfbc <tcp_free_acked_segments.constprop.0+0xa8>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801cf72:	491a      	ldr	r1, [pc, #104]	; (801cfdc <tcp_free_acked_segments.constprop.0+0xc8>)
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801cf74:	1b5b      	subs	r3, r3, r5
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801cf76:	8922      	ldrh	r2, [r4, #8]
    tcp_seg_free(next);
 801cf78:	4620      	mov	r0, r4
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801cf7a:	880d      	ldrh	r5, [r1, #0]
 801cf7c:	4634      	mov	r4, r6
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801cf7e:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801cf82:	1953      	adds	r3, r2, r5
 801cf84:	800b      	strh	r3, [r1, #0]
    tcp_seg_free(next);
 801cf86:	f7fe fee7 	bl	801bd58 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801cf8a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 801cf8e:	b11b      	cbz	r3, 801cf98 <tcp_free_acked_segments.constprop.0+0x84>
      LWIP_ASSERT("tcp_receive: valid queue length",
 801cf90:	9b01      	ldr	r3, [sp, #4]
 801cf92:	ea56 0503 	orrs.w	r5, r6, r3
 801cf96:	d006      	beq.n	801cfa6 <tcp_free_acked_segments.constprop.0+0x92>
  while (seg_list != NULL &&
 801cf98:	2e00      	cmp	r6, #0
 801cf9a:	d1cb      	bne.n	801cf34 <tcp_free_acked_segments.constprop.0+0x20>
 801cf9c:	2500      	movs	r5, #0
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
}
 801cf9e:	4628      	mov	r0, r5
 801cfa0:	b003      	add	sp, #12
 801cfa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ASSERT("tcp_receive: valid queue length",
 801cfa6:	4b0e      	ldr	r3, [pc, #56]	; (801cfe0 <tcp_free_acked_segments.constprop.0+0xcc>)
 801cfa8:	f240 4261 	movw	r2, #1121	; 0x461
 801cfac:	490d      	ldr	r1, [pc, #52]	; (801cfe4 <tcp_free_acked_segments.constprop.0+0xd0>)
 801cfae:	480e      	ldr	r0, [pc, #56]	; (801cfe8 <tcp_free_acked_segments.constprop.0+0xd4>)
 801cfb0:	f008 fa20 	bl	80253f4 <iprintf>
}
 801cfb4:	4628      	mov	r0, r5
 801cfb6:	b003      	add	sp, #12
 801cfb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801cfbc:	465b      	mov	r3, fp
 801cfbe:	f240 4257 	movw	r2, #1111	; 0x457
 801cfc2:	4651      	mov	r1, sl
 801cfc4:	4648      	mov	r0, r9
 801cfc6:	f008 fa15 	bl	80253f4 <iprintf>
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801cfca:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 801cfce:	e7d0      	b.n	801cf72 <tcp_free_acked_segments.constprop.0+0x5e>
 801cfd0:	4625      	mov	r5, r4
}
 801cfd2:	4628      	mov	r0, r5
 801cfd4:	b003      	add	sp, #12
 801cfd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cfda:	bf00      	nop
 801cfdc:	2002e0f8 	.word	0x2002e0f8
 801cfe0:	080444c8 	.word	0x080444c8
 801cfe4:	08044574 	.word	0x08044574
 801cfe8:	0802a048 	.word	0x0802a048
 801cfec:	2002e0e0 	.word	0x2002e0e0
 801cff0:	0804454c 	.word	0x0804454c

0801cff4 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 801cff4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801cff8:	4604      	mov	r4, r0
 801cffa:	2800      	cmp	r0, #0
 801cffc:	f000 8200 	beq.w	801d400 <tcp_receive+0x40c>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801d000:	7d23      	ldrb	r3, [r4, #20]
 801d002:	2b03      	cmp	r3, #3
 801d004:	f240 811e 	bls.w	801d244 <tcp_receive+0x250>

  if (flags & TCP_ACK) {
 801d008:	4bb4      	ldr	r3, [pc, #720]	; (801d2dc <tcp_receive+0x2e8>)
 801d00a:	781b      	ldrb	r3, [r3, #0]
 801d00c:	06dd      	lsls	r5, r3, #27
 801d00e:	f100 8097 	bmi.w	801d140 <tcp_receive+0x14c>

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801d012:	4fb3      	ldr	r7, [pc, #716]	; (801d2e0 <tcp_receive+0x2ec>)
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801d014:	4eb3      	ldr	r6, [pc, #716]	; (801d2e4 <tcp_receive+0x2f0>)
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801d016:	8839      	ldrh	r1, [r7, #0]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801d018:	6833      	ldr	r3, [r6, #0]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801d01a:	2900      	cmp	r1, #0
 801d01c:	d07f      	beq.n	801d11e <tcp_receive+0x12a>
 801d01e:	7d22      	ldrb	r2, [r4, #20]
 801d020:	2a06      	cmp	r2, #6
 801d022:	d87c      	bhi.n	801d11e <tcp_receive+0x12a>
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801d024:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801d026:	eba2 0803 	sub.w	r8, r2, r3
 801d02a:	f1b8 0f01 	cmp.w	r8, #1
 801d02e:	d405      	bmi.n	801d03c <tcp_receive+0x48>
 801d030:	1c50      	adds	r0, r2, #1
 801d032:	1ac0      	subs	r0, r0, r3
 801d034:	1a41      	subs	r1, r0, r1
 801d036:	2900      	cmp	r1, #0
 801d038:	f340 81f3 	ble.w	801d422 <tcp_receive+0x42e>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801d03c:	1a99      	subs	r1, r3, r2
 801d03e:	2900      	cmp	r1, #0
 801d040:	f2c0 81ea 	blt.w	801d418 <tcp_receive+0x424>
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801d044:	f103 0c01 	add.w	ip, r3, #1
 801d048:	8d20      	ldrh	r0, [r4, #40]	; 0x28
 801d04a:	ebac 0102 	sub.w	r1, ip, r2
 801d04e:	1a09      	subs	r1, r1, r0
 801d050:	2900      	cmp	r1, #0
 801d052:	dc39      	bgt.n	801d0c8 <tcp_receive+0xd4>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 801d054:	429a      	cmp	r2, r3
 801d056:	f000 8470 	beq.w	801d93a <tcp_receive+0x946>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801d05a:	6f65      	ldr	r5, [r4, #116]	; 0x74
 801d05c:	2d00      	cmp	r5, #0
 801d05e:	f000 8378 	beq.w	801d752 <tcp_receive+0x75e>
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
          for (next = pcb->ooseq; next != NULL; next = next->next) {
            if (seqno == next->tcphdr->seqno) {
 801d062:	68e8      	ldr	r0, [r5, #12]
          struct tcp_seg *next, *prev = NULL;
 801d064:	f04f 0800 	mov.w	r8, #0
                  break;
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801d068:	f103 3eff 	add.w	lr, r3, #4294967295
            if (seqno == next->tcphdr->seqno) {
 801d06c:	6842      	ldr	r2, [r0, #4]
 801d06e:	429a      	cmp	r2, r3
 801d070:	d019      	beq.n	801d0a6 <tcp_receive+0xb2>
              if (prev == NULL) {
 801d072:	f1b8 0f00 	cmp.w	r8, #0
 801d076:	f000 815b 	beq.w	801d330 <tcp_receive+0x33c>
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801d07a:	f8d8 100c 	ldr.w	r1, [r8, #12]
 801d07e:	6849      	ldr	r1, [r1, #4]
 801d080:	ebae 0101 	sub.w	r1, lr, r1
 801d084:	2900      	cmp	r1, #0
 801d086:	db04      	blt.n	801d092 <tcp_receive+0x9e>
 801d088:	ebac 0102 	sub.w	r1, ip, r2
 801d08c:	2900      	cmp	r1, #0
 801d08e:	f340 8369 	ble.w	801d764 <tcp_receive+0x770>
              prev = next;

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801d092:	6829      	ldr	r1, [r5, #0]
 801d094:	46a8      	mov	r8, r5
 801d096:	2900      	cmp	r1, #0
 801d098:	f000 8159 	beq.w	801d34e <tcp_receive+0x35a>
 801d09c:	460d      	mov	r5, r1
            if (seqno == next->tcphdr->seqno) {
 801d09e:	68e8      	ldr	r0, [r5, #12]
 801d0a0:	6842      	ldr	r2, [r0, #4]
 801d0a2:	429a      	cmp	r2, r3
 801d0a4:	d1e5      	bne.n	801d072 <tcp_receive+0x7e>
              if (inseg.len > next->len) {
 801d0a6:	4890      	ldr	r0, [pc, #576]	; (801d2e8 <tcp_receive+0x2f4>)
 801d0a8:	892b      	ldrh	r3, [r5, #8]
 801d0aa:	8902      	ldrh	r2, [r0, #8]
 801d0ac:	429a      	cmp	r2, r3
 801d0ae:	d90b      	bls.n	801d0c8 <tcp_receive+0xd4>
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801d0b0:	f7fe fe70 	bl	801bd94 <tcp_seg_copy>
                if (cseg != NULL) {
 801d0b4:	b140      	cbz	r0, 801d0c8 <tcp_receive+0xd4>
                  if (prev != NULL) {
 801d0b6:	f1b8 0f00 	cmp.w	r8, #0
 801d0ba:	f000 8414 	beq.w	801d8e6 <tcp_receive+0x8f2>
                    prev->next = cseg;
 801d0be:	f8c8 0000 	str.w	r0, [r8]
                  tcp_oos_insert_segment(cseg, next);
 801d0c2:	4629      	mov	r1, r5
 801d0c4:	f7ff fea2 	bl	801ce0c <tcp_oos_insert_segment>
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801d0c8:	4620      	mov	r0, r4
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      tcp_ack_now(pcb);
    }
  }
}
 801d0ca:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        tcp_send_empty_ack(pcb);
 801d0ce:	f002 ba47 	b.w	801f560 <tcp_send_empty_ack>
      if (tcplen == 0) {
 801d0d2:	4f83      	ldr	r7, [pc, #524]	; (801d2e0 <tcp_receive+0x2ec>)
 801d0d4:	8839      	ldrh	r1, [r7, #0]
 801d0d6:	2900      	cmp	r1, #0
 801d0d8:	f040 8116 	bne.w	801d308 <tcp_receive+0x314>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801d0dc:	44f4      	add	ip, lr
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801d0de:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801d0e0:	f8b4 e060 	ldrh.w	lr, [r4, #96]	; 0x60
 801d0e4:	4470      	add	r0, lr
 801d0e6:	4560      	cmp	r0, ip
 801d0e8:	f040 810e 	bne.w	801d308 <tcp_receive+0x314>
          if (pcb->rtime >= 0) {
 801d0ec:	8e20      	ldrh	r0, [r4, #48]	; 0x30
            if (pcb->lastack == ackno) {
 801d0ee:	0400      	lsls	r0, r0, #16
 801d0f0:	f100 810a 	bmi.w	801d308 <tcp_receive+0x314>
 801d0f4:	4590      	cmp	r8, r2
 801d0f6:	f040 8107 	bne.w	801d308 <tcp_receive+0x314>
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801d0fa:	f894 0043 	ldrb.w	r0, [r4, #67]	; 0x43
 801d0fe:	28ff      	cmp	r0, #255	; 0xff
 801d100:	f000 8393 	beq.w	801d82a <tcp_receive+0x836>
                ++pcb->dupacks;
 801d104:	3001      	adds	r0, #1
 801d106:	b2c0      	uxtb	r0, r0
              if (pcb->dupacks > 3) {
 801d108:	2803      	cmp	r0, #3
                ++pcb->dupacks;
 801d10a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
              if (pcb->dupacks > 3) {
 801d10e:	f200 838c 	bhi.w	801d82a <tcp_receive+0x836>
              if (pcb->dupacks >= 3) {
 801d112:	f000 8396 	beq.w	801d842 <tcp_receive+0x84e>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801d116:	6b60      	ldr	r0, [r4, #52]	; 0x34
 801d118:	2800      	cmp	r0, #0
 801d11a:	f040 80b6 	bne.w	801d28a <tcp_receive+0x296>
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801d11e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801d120:	1a99      	subs	r1, r3, r2
 801d122:	2900      	cmp	r1, #0
 801d124:	db06      	blt.n	801d134 <tcp_receive+0x140>
 801d126:	f1c2 0201 	rsb	r2, r2, #1
 801d12a:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 801d12c:	1a52      	subs	r2, r2, r1
 801d12e:	4413      	add	r3, r2
 801d130:	2b00      	cmp	r3, #0
 801d132:	dd03      	ble.n	801d13c <tcp_receive+0x148>
      tcp_ack_now(pcb);
 801d134:	8b63      	ldrh	r3, [r4, #26]
 801d136:	f043 0302 	orr.w	r3, r3, #2
 801d13a:	8363      	strh	r3, [r4, #26]
}
 801d13c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801d140:	4e68      	ldr	r6, [pc, #416]	; (801d2e4 <tcp_receive+0x2f0>)
 801d142:	6d62      	ldr	r2, [r4, #84]	; 0x54
 801d144:	6833      	ldr	r3, [r6, #0]
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801d146:	f8b4 e060 	ldrh.w	lr, [r4, #96]	; 0x60
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801d14a:	1ad1      	subs	r1, r2, r3
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801d14c:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801d150:	2900      	cmp	r1, #0
 801d152:	db7f      	blt.n	801d254 <tcp_receive+0x260>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801d154:	4d65      	ldr	r5, [pc, #404]	; (801d2ec <tcp_receive+0x2f8>)
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801d156:	429a      	cmp	r2, r3
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801d158:	682a      	ldr	r2, [r5, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801d15a:	f000 80d9 	beq.w	801d310 <tcp_receive+0x31c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801d15e:	4594      	cmp	ip, r2
 801d160:	f000 80df 	beq.w	801d322 <tcp_receive+0x32e>
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 801d164:	f8d4 8044 	ldr.w	r8, [r4, #68]	; 0x44
 801d168:	eba2 0108 	sub.w	r1, r2, r8
 801d16c:	2900      	cmp	r1, #0
 801d16e:	ddb0      	ble.n	801d0d2 <tcp_receive+0xde>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801d170:	6d23      	ldr	r3, [r4, #80]	; 0x50
 801d172:	1ad3      	subs	r3, r2, r3
 801d174:	2b00      	cmp	r3, #0
 801d176:	dc7d      	bgt.n	801d274 <tcp_receive+0x280>
      if (pcb->flags & TF_INFR) {
 801d178:	8b63      	ldrh	r3, [r4, #26]
 801d17a:	0758      	lsls	r0, r3, #29
 801d17c:	d509      	bpl.n	801d192 <tcp_receive+0x19e>
        tcp_clear_flags(pcb, TF_INFR);
 801d17e:	f023 0304 	bic.w	r3, r3, #4
 801d182:	8363      	strh	r3, [r4, #26]
        pcb->cwnd = pcb->ssthresh;
 801d184:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
 801d188:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
        pcb->bytes_acked = 0;
 801d18c:	2300      	movs	r3, #0
 801d18e:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801d192:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	; 0x3c
 801d196:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      pcb->lastack = ackno;
 801d198:	6462      	str	r2, [r4, #68]	; 0x44
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801d19a:	eb03 03e0 	add.w	r3, r3, r0, asr #3
      if (pcb->state >= ESTABLISHED) {
 801d19e:	7d22      	ldrb	r2, [r4, #20]
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801d1a0:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
      if (pcb->state >= ESTABLISHED) {
 801d1a4:	2a03      	cmp	r2, #3
      pcb->nrtx = 0;
 801d1a6:	f04f 0300 	mov.w	r3, #0
 801d1aa:	f8a4 3042 	strh.w	r3, [r4, #66]	; 0x42
      if (pcb->state >= ESTABLISHED) {
 801d1ae:	d913      	bls.n	801d1d8 <tcp_receive+0x1e4>
        if (pcb->cwnd < pcb->ssthresh) {
 801d1b0:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 801d1b4:	b289      	uxth	r1, r1
        if (pcb->cwnd < pcb->ssthresh) {
 801d1b6:	f8b4 204a 	ldrh.w	r2, [r4, #74]	; 0x4a
 801d1ba:	429a      	cmp	r2, r3
 801d1bc:	f200 81c9 	bhi.w	801d552 <tcp_receive+0x55e>
          TCP_WND_INC(pcb->bytes_acked, acked);
 801d1c0:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 801d1c4:	4411      	add	r1, r2
 801d1c6:	b289      	uxth	r1, r1
 801d1c8:	428a      	cmp	r2, r1
 801d1ca:	f200 82a9 	bhi.w	801d720 <tcp_receive+0x72c>
          if (pcb->bytes_acked >= pcb->cwnd) {
 801d1ce:	428b      	cmp	r3, r1
 801d1d0:	f240 82a8 	bls.w	801d724 <tcp_receive+0x730>
 801d1d4:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 801d1d8:	4620      	mov	r0, r4
 801d1da:	e9d4 211b 	ldrd	r2, r1, [r4, #108]	; 0x6c
 801d1de:	f7ff fe99 	bl	801cf14 <tcp_free_acked_segments.constprop.0>
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801d1e2:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 801d1e4:	4602      	mov	r2, r0
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 801d1e6:	6720      	str	r0, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801d1e8:	4620      	mov	r0, r4
 801d1ea:	f7ff fe93 	bl	801cf14 <tcp_free_acked_segments.constprop.0>
      if (pcb->unacked == NULL) {
 801d1ee:	6f22      	ldr	r2, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801d1f0:	66e0      	str	r0, [r4, #108]	; 0x6c
      if (pcb->unacked == NULL) {
 801d1f2:	fab2 f382 	clz	r3, r2
 801d1f6:	095b      	lsrs	r3, r3, #5
 801d1f8:	425b      	negs	r3, r3
 801d1fa:	8623      	strh	r3, [r4, #48]	; 0x30
      pcb->polltmr = 0;
 801d1fc:	2300      	movs	r3, #0
 801d1fe:	7723      	strb	r3, [r4, #28]
      if (pcb->unsent == NULL) {
 801d200:	2800      	cmp	r0, #0
 801d202:	f000 81a3 	beq.w	801d54c <tcp_receive+0x558>
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801d206:	4b3a      	ldr	r3, [pc, #232]	; (801d2f0 <tcp_receive+0x2fc>)
 801d208:	8819      	ldrh	r1, [r3, #0]
 801d20a:	f8b4 3064 	ldrh.w	r3, [r4, #100]	; 0x64
 801d20e:	440b      	add	r3, r1
 801d210:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
      if (pcb->flags & TF_RTO) {
 801d214:	8b63      	ldrh	r3, [r4, #26]
 801d216:	0519      	lsls	r1, r3, #20
 801d218:	f140 80fa 	bpl.w	801d410 <tcp_receive+0x41c>
        if (pcb->unacked == NULL) {
 801d21c:	2a00      	cmp	r2, #0
 801d21e:	f000 81af 	beq.w	801d580 <tcp_receive+0x58c>
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 801d222:	68d3      	ldr	r3, [r2, #12]
 801d224:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 801d226:	6858      	ldr	r0, [r3, #4]
 801d228:	f7fb ffe2 	bl	80191f0 <lwip_htonl>
 801d22c:	1a38      	subs	r0, r7, r0
 801d22e:	2800      	cmp	r0, #0
 801d230:	f300 80ee 	bgt.w	801d410 <tcp_receive+0x41c>
          tcp_clear_flags(pcb, TF_RTO);
 801d234:	8b63      	ldrh	r3, [r4, #26]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801d236:	4f2a      	ldr	r7, [pc, #168]	; (801d2e0 <tcp_receive+0x2ec>)
          tcp_clear_flags(pcb, TF_RTO);
 801d238:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801d23c:	8839      	ldrh	r1, [r7, #0]
          tcp_clear_flags(pcb, TF_RTO);
 801d23e:	8363      	strh	r3, [r4, #26]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801d240:	6833      	ldr	r3, [r6, #0]
 801d242:	e01d      	b.n	801d280 <tcp_receive+0x28c>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801d244:	4b2b      	ldr	r3, [pc, #172]	; (801d2f4 <tcp_receive+0x300>)
 801d246:	f240 427c 	movw	r2, #1148	; 0x47c
 801d24a:	492b      	ldr	r1, [pc, #172]	; (801d2f8 <tcp_receive+0x304>)
 801d24c:	482b      	ldr	r0, [pc, #172]	; (801d2fc <tcp_receive+0x308>)
 801d24e:	f008 f8d1 	bl	80253f4 <iprintf>
 801d252:	e6d9      	b.n	801d008 <tcp_receive+0x14>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801d254:	4a2a      	ldr	r2, [pc, #168]	; (801d300 <tcp_receive+0x30c>)
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801d256:	4d25      	ldr	r5, [pc, #148]	; (801d2ec <tcp_receive+0x2f8>)
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801d258:	6812      	ldr	r2, [r2, #0]
 801d25a:	89d1      	ldrh	r1, [r2, #14]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801d25c:	682a      	ldr	r2, [r5, #0]
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801d25e:	f8b4 0062 	ldrh.w	r0, [r4, #98]	; 0x62
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801d262:	f8a4 1060 	strh.w	r1, [r4, #96]	; 0x60
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801d266:	4288      	cmp	r0, r1
      pcb->snd_wl2 = ackno;
 801d268:	e9c4 3215 	strd	r3, r2, [r4, #84]	; 0x54
        pcb->snd_wnd_max = pcb->snd_wnd;
 801d26c:	bf38      	it	cc
 801d26e:	f8a4 1062 	strhcc.w	r1, [r4, #98]	; 0x62
      pcb->snd_wl1 = seqno;
 801d272:	e777      	b.n	801d164 <tcp_receive+0x170>
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801d274:	4f1a      	ldr	r7, [pc, #104]	; (801d2e0 <tcp_receive+0x2ec>)
      tcp_send_empty_ack(pcb);
 801d276:	4620      	mov	r0, r4
 801d278:	f002 f972 	bl	801f560 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801d27c:	6833      	ldr	r3, [r6, #0]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801d27e:	8839      	ldrh	r1, [r7, #0]
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801d280:	6b60      	ldr	r0, [r4, #52]	; 0x34
 801d282:	2800      	cmp	r0, #0
 801d284:	f43f aec9 	beq.w	801d01a <tcp_receive+0x26>
 801d288:	682a      	ldr	r2, [r5, #0]
 801d28a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 801d28c:	1aaa      	subs	r2, r5, r2
 801d28e:	2a00      	cmp	r2, #0
 801d290:	f6bf aec3 	bge.w	801d01a <tcp_receive+0x26>
      m = (s16_t)(m - (pcb->sa >> 3));
 801d294:	f9b4 503c 	ldrsh.w	r5, [r4, #60]	; 0x3c
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801d298:	b280      	uxth	r0, r0
 801d29a:	4a1a      	ldr	r2, [pc, #104]	; (801d304 <tcp_receive+0x310>)
      m = (s16_t)(m - (pcb->sa >> 3));
 801d29c:	f3c5 0ccf 	ubfx	ip, r5, #3, #16
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801d2a0:	f8b2 e000 	ldrh.w	lr, [r2]
      m = (s16_t)(m - (pcb->sa >> 3));
 801d2a4:	ebae 020c 	sub.w	r2, lr, ip
 801d2a8:	1a12      	subs	r2, r2, r0
 801d2aa:	b292      	uxth	r2, r2
      pcb->sa = (s16_t)(pcb->sa + m);
 801d2ac:	4415      	add	r5, r2
      if (m < 0) {
 801d2ae:	f412 4f00 	tst.w	r2, #32768	; 0x8000
      pcb->sa = (s16_t)(pcb->sa + m);
 801d2b2:	b22d      	sxth	r5, r5
 801d2b4:	87a5      	strh	r5, [r4, #60]	; 0x3c
      if (m < 0) {
 801d2b6:	d003      	beq.n	801d2c0 <tcp_receive+0x2cc>
        m = (s16_t) - m;
 801d2b8:	ebac 0c0e 	sub.w	ip, ip, lr
 801d2bc:	4460      	add	r0, ip
 801d2be:	b282      	uxth	r2, r0
      m = (s16_t)(m - (pcb->sv >> 2));
 801d2c0:	f9b4 003e 	ldrsh.w	r0, [r4, #62]	; 0x3e
      pcb->sv = (s16_t)(pcb->sv + m);
 801d2c4:	eba0 00a0 	sub.w	r0, r0, r0, asr #2
 801d2c8:	4410      	add	r0, r2
      pcb->rttest = 0;
 801d2ca:	2200      	movs	r2, #0
      pcb->sv = (s16_t)(pcb->sv + m);
 801d2cc:	b280      	uxth	r0, r0
      pcb->rttest = 0;
 801d2ce:	6362      	str	r2, [r4, #52]	; 0x34
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801d2d0:	eb00 05e5 	add.w	r5, r0, r5, asr #3
      pcb->sv = (s16_t)(pcb->sv + m);
 801d2d4:	87e0      	strh	r0, [r4, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801d2d6:	f8a4 5040 	strh.w	r5, [r4, #64]	; 0x40
      pcb->rttest = 0;
 801d2da:	e69e      	b.n	801d01a <tcp_receive+0x26>
 801d2dc:	2002e0e4 	.word	0x2002e0e4
 801d2e0:	2002e11e 	.word	0x2002e11e
 801d2e4:	2002e104 	.word	0x2002e104
 801d2e8:	2002e0e8 	.word	0x2002e0e8
 801d2ec:	2002e0e0 	.word	0x2002e0e0
 801d2f0:	2002e0f8 	.word	0x2002e0f8
 801d2f4:	080444c8 	.word	0x080444c8
 801d2f8:	080445b0 	.word	0x080445b0
 801d2fc:	0802a048 	.word	0x0802a048
 801d300:	2002e110 	.word	0x2002e110
 801d304:	2002e0d4 	.word	0x2002e0d4
        pcb->dupacks = 0;
 801d308:	2200      	movs	r2, #0
 801d30a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801d30e:	e7b7      	b.n	801d280 <tcp_receive+0x28c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801d310:	ebac 0102 	sub.w	r1, ip, r2
 801d314:	2900      	cmp	r1, #0
 801d316:	f6bf af22 	bge.w	801d15e <tcp_receive+0x16a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801d31a:	49ac      	ldr	r1, [pc, #688]	; (801d5cc <tcp_receive+0x5d8>)
 801d31c:	6809      	ldr	r1, [r1, #0]
 801d31e:	89c9      	ldrh	r1, [r1, #14]
 801d320:	e79d      	b.n	801d25e <tcp_receive+0x26a>
 801d322:	49aa      	ldr	r1, [pc, #680]	; (801d5cc <tcp_receive+0x5d8>)
 801d324:	6809      	ldr	r1, [r1, #0]
 801d326:	89c9      	ldrh	r1, [r1, #14]
 801d328:	458e      	cmp	lr, r1
 801d32a:	f4bf af1b 	bcs.w	801d164 <tcp_receive+0x170>
 801d32e:	e796      	b.n	801d25e <tcp_receive+0x26a>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 801d330:	1a99      	subs	r1, r3, r2
 801d332:	2900      	cmp	r1, #0
 801d334:	f6bf aead 	bge.w	801d092 <tcp_receive+0x9e>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801d338:	48a5      	ldr	r0, [pc, #660]	; (801d5d0 <tcp_receive+0x5dc>)
 801d33a:	f7fe fd2b 	bl	801bd94 <tcp_seg_copy>
                  if (cseg != NULL) {
 801d33e:	2800      	cmp	r0, #0
 801d340:	f43f aec2 	beq.w	801d0c8 <tcp_receive+0xd4>
                    tcp_oos_insert_segment(cseg, next);
 801d344:	4629      	mov	r1, r5
                    pcb->ooseq = cseg;
 801d346:	6760      	str	r0, [r4, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 801d348:	f7ff fd60 	bl	801ce0c <tcp_oos_insert_segment>
 801d34c:	e6bc      	b.n	801d0c8 <tcp_receive+0xd4>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801d34e:	1a9b      	subs	r3, r3, r2
              if (next->next == NULL &&
 801d350:	2b00      	cmp	r3, #0
 801d352:	f77f aeb9 	ble.w	801d0c8 <tcp_receive+0xd4>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801d356:	8980      	ldrh	r0, [r0, #12]
 801d358:	f7fb ff46 	bl	80191e8 <lwip_htons>
 801d35c:	07c1      	lsls	r1, r0, #31
 801d35e:	f53f aeb3 	bmi.w	801d0c8 <tcp_receive+0xd4>
                next->next = tcp_seg_copy(&inseg);
 801d362:	489b      	ldr	r0, [pc, #620]	; (801d5d0 <tcp_receive+0x5dc>)
 801d364:	f7fe fd16 	bl	801bd94 <tcp_seg_copy>
 801d368:	6028      	str	r0, [r5, #0]
                if (next->next != NULL) {
 801d36a:	2800      	cmp	r0, #0
 801d36c:	f43f aeac 	beq.w	801d0c8 <tcp_receive+0xd4>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801d370:	68eb      	ldr	r3, [r5, #12]
 801d372:	892a      	ldrh	r2, [r5, #8]
 801d374:	6859      	ldr	r1, [r3, #4]
 801d376:	6833      	ldr	r3, [r6, #0]
 801d378:	440a      	add	r2, r1
 801d37a:	1ad2      	subs	r2, r2, r3
 801d37c:	2a00      	cmp	r2, #0
 801d37e:	dd05      	ble.n	801d38c <tcp_receive+0x398>
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801d380:	1a5b      	subs	r3, r3, r1
                    pbuf_realloc(next->p, next->len);
 801d382:	6868      	ldr	r0, [r5, #4]
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801d384:	b299      	uxth	r1, r3
 801d386:	8129      	strh	r1, [r5, #8]
                    pbuf_realloc(next->p, next->len);
 801d388:	f7fd fe52 	bl	801b030 <pbuf_realloc>
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801d38c:	6832      	ldr	r2, [r6, #0]
 801d38e:	883b      	ldrh	r3, [r7, #0]
 801d390:	4413      	add	r3, r2
 801d392:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801d394:	1a9b      	subs	r3, r3, r2
 801d396:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 801d398:	1a9b      	subs	r3, r3, r2
 801d39a:	2b00      	cmp	r3, #0
 801d39c:	f77f ae94 	ble.w	801d0c8 <tcp_receive+0xd4>
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801d3a0:	682b      	ldr	r3, [r5, #0]
 801d3a2:	68db      	ldr	r3, [r3, #12]
 801d3a4:	8998      	ldrh	r0, [r3, #12]
 801d3a6:	f7fb ff1f 	bl	80191e8 <lwip_htons>
 801d3aa:	07c2      	lsls	r2, r0, #31
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801d3ac:	682b      	ldr	r3, [r5, #0]
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801d3ae:	f100 82b1 	bmi.w	801d914 <tcp_receive+0x920>
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801d3b2:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 801d3b4:	6832      	ldr	r2, [r6, #0]
                    pbuf_realloc(next->next->p, next->next->len);
 801d3b6:	6858      	ldr	r0, [r3, #4]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801d3b8:	1a89      	subs	r1, r1, r2
 801d3ba:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801d3bc:	4411      	add	r1, r2
 801d3be:	b289      	uxth	r1, r1
 801d3c0:	8119      	strh	r1, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801d3c2:	f7fd fe35 	bl	801b030 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801d3c6:	682b      	ldr	r3, [r5, #0]
 801d3c8:	891d      	ldrh	r5, [r3, #8]
 801d3ca:	68db      	ldr	r3, [r3, #12]
 801d3cc:	8998      	ldrh	r0, [r3, #12]
 801d3ce:	f7fb ff0b 	bl	80191e8 <lwip_htons>
 801d3d2:	f010 0303 	ands.w	r3, r0, #3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801d3d6:	6831      	ldr	r1, [r6, #0]
                    tcplen = TCP_TCPLEN(next->next);
 801d3d8:	bf18      	it	ne
 801d3da:	2301      	movne	r3, #1
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801d3dc:	8d22      	ldrh	r2, [r4, #40]	; 0x28
                    tcplen = TCP_TCPLEN(next->next);
 801d3de:	442b      	add	r3, r5
 801d3e0:	b29b      	uxth	r3, r3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801d3e2:	4419      	add	r1, r3
                    tcplen = TCP_TCPLEN(next->next);
 801d3e4:	803b      	strh	r3, [r7, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801d3e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801d3e8:	4413      	add	r3, r2
 801d3ea:	4299      	cmp	r1, r3
 801d3ec:	f43f ae6c 	beq.w	801d0c8 <tcp_receive+0xd4>
 801d3f0:	4b78      	ldr	r3, [pc, #480]	; (801d5d4 <tcp_receive+0x5e0>)
 801d3f2:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 801d3f6:	4978      	ldr	r1, [pc, #480]	; (801d5d8 <tcp_receive+0x5e4>)
 801d3f8:	4878      	ldr	r0, [pc, #480]	; (801d5dc <tcp_receive+0x5e8>)
 801d3fa:	f007 fffb 	bl	80253f4 <iprintf>
 801d3fe:	e663      	b.n	801d0c8 <tcp_receive+0xd4>
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801d400:	4b74      	ldr	r3, [pc, #464]	; (801d5d4 <tcp_receive+0x5e0>)
 801d402:	f240 427b 	movw	r2, #1147	; 0x47b
 801d406:	4976      	ldr	r1, [pc, #472]	; (801d5e0 <tcp_receive+0x5ec>)
 801d408:	4874      	ldr	r0, [pc, #464]	; (801d5dc <tcp_receive+0x5e8>)
 801d40a:	f007 fff3 	bl	80253f4 <iprintf>
 801d40e:	e5f7      	b.n	801d000 <tcp_receive+0xc>
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801d410:	4f74      	ldr	r7, [pc, #464]	; (801d5e4 <tcp_receive+0x5f0>)
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801d412:	6833      	ldr	r3, [r6, #0]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801d414:	8839      	ldrh	r1, [r7, #0]
 801d416:	e733      	b.n	801d280 <tcp_receive+0x28c>
        tcp_ack_now(pcb);
 801d418:	8b63      	ldrh	r3, [r4, #26]
 801d41a:	f043 0302 	orr.w	r3, r3, #2
 801d41e:	8363      	strh	r3, [r4, #26]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801d420:	e652      	b.n	801d0c8 <tcp_receive+0xd4>
      struct pbuf *p = inseg.p;
 801d422:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 801d5d0 <tcp_receive+0x5dc>
 801d426:	f8d9 5004 	ldr.w	r5, [r9, #4]
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801d42a:	2d00      	cmp	r5, #0
 801d42c:	f000 8170 	beq.w	801d710 <tcp_receive+0x71c>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801d430:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801d434:	4598      	cmp	r8, r3
 801d436:	f200 80c0 	bhi.w	801d5ba <tcp_receive+0x5c6>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801d43a:	f8d9 3004 	ldr.w	r3, [r9, #4]
      off = (u16_t)off32;
 801d43e:	fa1f f888 	uxth.w	r8, r8
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801d442:	891a      	ldrh	r2, [r3, #8]
 801d444:	4542      	cmp	r2, r8
 801d446:	f0c0 80ad 	bcc.w	801d5a4 <tcp_receive+0x5b0>
      inseg.len -= off;
 801d44a:	f8b9 3008 	ldrh.w	r3, [r9, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801d44e:	eba2 0208 	sub.w	r2, r2, r8
      inseg.len -= off;
 801d452:	eba3 0308 	sub.w	r3, r3, r8
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801d456:	b292      	uxth	r2, r2
      inseg.len -= off;
 801d458:	f8a9 3008 	strh.w	r3, [r9, #8]
      while (p->len < off) {
 801d45c:	896b      	ldrh	r3, [r5, #10]
 801d45e:	4543      	cmp	r3, r8
 801d460:	d20a      	bcs.n	801d478 <tcp_receive+0x484>
        p->len = 0;
 801d462:	2100      	movs	r1, #0
        off -= p->len;
 801d464:	eba8 0303 	sub.w	r3, r8, r3
        p->len = 0;
 801d468:	8169      	strh	r1, [r5, #10]
        p->tot_len = new_tot_len;
 801d46a:	812a      	strh	r2, [r5, #8]
        p = p->next;
 801d46c:	682d      	ldr	r5, [r5, #0]
        off -= p->len;
 801d46e:	fa1f f883 	uxth.w	r8, r3
      while (p->len < off) {
 801d472:	896b      	ldrh	r3, [r5, #10]
 801d474:	4543      	cmp	r3, r8
 801d476:	d3f5      	bcc.n	801d464 <tcp_receive+0x470>
      pbuf_remove_header(p, off);
 801d478:	4641      	mov	r1, r8
 801d47a:	4628      	mov	r0, r5
 801d47c:	f7fd fe64 	bl	801b148 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801d480:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801d482:	f8d9 200c 	ldr.w	r2, [r9, #12]
 801d486:	6033      	str	r3, [r6, #0]
 801d488:	6053      	str	r3, [r2, #4]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801d48a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 801d48c:	2b00      	cmp	r3, #0
 801d48e:	f43f ae1b 	beq.w	801d0c8 <tcp_receive+0xd4>
        tcplen = TCP_TCPLEN(&inseg);
 801d492:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801d496:	f8b9 5008 	ldrh.w	r5, [r9, #8]
 801d49a:	8998      	ldrh	r0, [r3, #12]
 801d49c:	f7fb fea4 	bl	80191e8 <lwip_htons>
 801d4a0:	f010 0303 	ands.w	r3, r0, #3
        if (tcplen > pcb->rcv_wnd) {
 801d4a4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
        tcplen = TCP_TCPLEN(&inseg);
 801d4a6:	bf18      	it	ne
 801d4a8:	2301      	movne	r3, #1
 801d4aa:	442b      	add	r3, r5
 801d4ac:	b29b      	uxth	r3, r3
        if (tcplen > pcb->rcv_wnd) {
 801d4ae:	429a      	cmp	r2, r3
        tcplen = TCP_TCPLEN(&inseg);
 801d4b0:	803b      	strh	r3, [r7, #0]
        if (tcplen > pcb->rcv_wnd) {
 801d4b2:	f0c0 8181 	bcc.w	801d7b8 <tcp_receive+0x7c4>
        if (pcb->ooseq != NULL) {
 801d4b6:	6f63      	ldr	r3, [r4, #116]	; 0x74
 801d4b8:	2b00      	cmp	r3, #0
 801d4ba:	f000 80a0 	beq.w	801d5fe <tcp_receive+0x60a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801d4be:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801d4c2:	8998      	ldrh	r0, [r3, #12]
 801d4c4:	f7fb fe90 	bl	80191e8 <lwip_htons>
 801d4c8:	07c2      	lsls	r2, r0, #31
 801d4ca:	f100 8095 	bmi.w	801d5f8 <tcp_receive+0x604>
            struct tcp_seg *next = pcb->ooseq;
 801d4ce:	6f65      	ldr	r5, [r4, #116]	; 0x74
            while (next &&
 801d4d0:	b955      	cbnz	r5, 801d4e8 <tcp_receive+0x4f4>
 801d4d2:	e1f4      	b.n	801d8be <tcp_receive+0x8ca>
              next = next->next;
 801d4d4:	f8d5 8000 	ldr.w	r8, [r5]
              tcp_seg_free(tmp);
 801d4d8:	4628      	mov	r0, r5
 801d4da:	f7fe fc3d 	bl	801bd58 <tcp_seg_free>
            while (next &&
 801d4de:	4645      	mov	r5, r8
 801d4e0:	f1b8 0f00 	cmp.w	r8, #0
 801d4e4:	f000 81eb 	beq.w	801d8be <tcp_receive+0x8ca>
                   TCP_SEQ_GEQ(seqno + tcplen,
 801d4e8:	68e8      	ldr	r0, [r5, #12]
 801d4ea:	883a      	ldrh	r2, [r7, #0]
 801d4ec:	f8d6 e000 	ldr.w	lr, [r6]
 801d4f0:	892b      	ldrh	r3, [r5, #8]
 801d4f2:	f8d0 c004 	ldr.w	ip, [r0, #4]
 801d4f6:	eb02 010e 	add.w	r1, r2, lr
 801d4fa:	4463      	add	r3, ip
 801d4fc:	1acb      	subs	r3, r1, r3
            while (next &&
 801d4fe:	2b00      	cmp	r3, #0
 801d500:	f2c0 81a5 	blt.w	801d84e <tcp_receive+0x85a>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801d504:	8980      	ldrh	r0, [r0, #12]
 801d506:	f7fb fe6f 	bl	80191e8 <lwip_htons>
 801d50a:	07c3      	lsls	r3, r0, #31
 801d50c:	d5e2      	bpl.n	801d4d4 <tcp_receive+0x4e0>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801d50e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801d512:	8998      	ldrh	r0, [r3, #12]
 801d514:	f7fb fe68 	bl	80191e8 <lwip_htons>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801d518:	0780      	lsls	r0, r0, #30
 801d51a:	d4db      	bmi.n	801d4d4 <tcp_receive+0x4e0>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801d51c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801d520:	2001      	movs	r0, #1
 801d522:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 801d526:	f7fb fe5f 	bl	80191e8 <lwip_htons>
 801d52a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801d52e:	ea48 0000 	orr.w	r0, r8, r0
                tcplen = TCP_TCPLEN(&inseg);
 801d532:	f8b9 8008 	ldrh.w	r8, [r9, #8]
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801d536:	8198      	strh	r0, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801d538:	b280      	uxth	r0, r0
 801d53a:	f7fb fe55 	bl	80191e8 <lwip_htons>
 801d53e:	f010 0003 	ands.w	r0, r0, #3
 801d542:	bf18      	it	ne
 801d544:	2001      	movne	r0, #1
 801d546:	4440      	add	r0, r8
 801d548:	8038      	strh	r0, [r7, #0]
 801d54a:	e7c3      	b.n	801d4d4 <tcp_receive+0x4e0>
        pcb->unsent_oversize = 0;
 801d54c:	f8a4 0068 	strh.w	r0, [r4, #104]	; 0x68
 801d550:	e659      	b.n	801d206 <tcp_receive+0x212>
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801d552:	8b62      	ldrh	r2, [r4, #26]
 801d554:	f412 6f00 	tst.w	r2, #2048	; 0x800
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801d558:	8e62      	ldrh	r2, [r4, #50]	; 0x32
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801d55a:	bf14      	ite	ne
 801d55c:	2001      	movne	r0, #1
 801d55e:	2002      	moveq	r0, #2
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801d560:	fb12 f200 	smulbb	r2, r2, r0
 801d564:	b292      	uxth	r2, r2
          TCP_WND_INC(pcb->cwnd, increase);
 801d566:	428a      	cmp	r2, r1
 801d568:	bf94      	ite	ls
 801d56a:	1898      	addls	r0, r3, r2
 801d56c:	1858      	addhi	r0, r3, r1
 801d56e:	b282      	uxth	r2, r0
 801d570:	4293      	cmp	r3, r2
 801d572:	f240 80e0 	bls.w	801d736 <tcp_receive+0x742>
 801d576:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801d57a:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
 801d57e:	e62b      	b.n	801d1d8 <tcp_receive+0x1e4>
          if ((pcb->unsent == NULL) ||
 801d580:	b148      	cbz	r0, 801d596 <tcp_receive+0x5a2>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801d582:	68c3      	ldr	r3, [r0, #12]
 801d584:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 801d586:	6858      	ldr	r0, [r3, #4]
 801d588:	f7fb fe32 	bl	80191f0 <lwip_htonl>
 801d58c:	1a38      	subs	r0, r7, r0
          if ((pcb->unsent == NULL) ||
 801d58e:	2800      	cmp	r0, #0
 801d590:	f73f af3e 	bgt.w	801d410 <tcp_receive+0x41c>
            tcp_clear_flags(pcb, TF_RTO);
 801d594:	8b63      	ldrh	r3, [r4, #26]
 801d596:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801d59a:	4f12      	ldr	r7, [pc, #72]	; (801d5e4 <tcp_receive+0x5f0>)
            tcp_clear_flags(pcb, TF_RTO);
 801d59c:	8363      	strh	r3, [r4, #26]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801d59e:	8839      	ldrh	r1, [r7, #0]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801d5a0:	6833      	ldr	r3, [r6, #0]
 801d5a2:	e66d      	b.n	801d280 <tcp_receive+0x28c>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801d5a4:	4b0b      	ldr	r3, [pc, #44]	; (801d5d4 <tcp_receive+0x5e0>)
 801d5a6:	f240 5297 	movw	r2, #1431	; 0x597
 801d5aa:	490f      	ldr	r1, [pc, #60]	; (801d5e8 <tcp_receive+0x5f4>)
 801d5ac:	480b      	ldr	r0, [pc, #44]	; (801d5dc <tcp_receive+0x5e8>)
 801d5ae:	f007 ff21 	bl	80253f4 <iprintf>
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801d5b2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801d5b6:	891a      	ldrh	r2, [r3, #8]
 801d5b8:	e747      	b.n	801d44a <tcp_receive+0x456>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801d5ba:	4b06      	ldr	r3, [pc, #24]	; (801d5d4 <tcp_receive+0x5e0>)
 801d5bc:	f240 5295 	movw	r2, #1429	; 0x595
 801d5c0:	490a      	ldr	r1, [pc, #40]	; (801d5ec <tcp_receive+0x5f8>)
 801d5c2:	4806      	ldr	r0, [pc, #24]	; (801d5dc <tcp_receive+0x5e8>)
 801d5c4:	f007 ff16 	bl	80253f4 <iprintf>
 801d5c8:	e737      	b.n	801d43a <tcp_receive+0x446>
 801d5ca:	bf00      	nop
 801d5cc:	2002e110 	.word	0x2002e110
 801d5d0:	2002e0e8 	.word	0x2002e0e8
 801d5d4:	080444c8 	.word	0x080444c8
 801d5d8:	080445fc 	.word	0x080445fc
 801d5dc:	0802a048 	.word	0x0802a048
 801d5e0:	08044594 	.word	0x08044594
 801d5e4:	2002e11e 	.word	0x2002e11e
 801d5e8:	080445ec 	.word	0x080445ec
 801d5ec:	080445dc 	.word	0x080445dc
              pcb->ooseq = pcb->ooseq->next;
 801d5f0:	6803      	ldr	r3, [r0, #0]
 801d5f2:	6763      	str	r3, [r4, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 801d5f4:	f7fe fbb0 	bl	801bd58 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 801d5f8:	6f60      	ldr	r0, [r4, #116]	; 0x74
 801d5fa:	2800      	cmp	r0, #0
 801d5fc:	d1f8      	bne.n	801d5f0 <tcp_receive+0x5fc>
        pcb->rcv_nxt = seqno + tcplen;
 801d5fe:	883a      	ldrh	r2, [r7, #0]
 801d600:	6831      	ldr	r1, [r6, #0]
 801d602:	4411      	add	r1, r2
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801d604:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        pcb->rcv_nxt = seqno + tcplen;
 801d606:	6261      	str	r1, [r4, #36]	; 0x24
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801d608:	4293      	cmp	r3, r2
 801d60a:	f0c0 80cb 	bcc.w	801d7a4 <tcp_receive+0x7b0>
        pcb->rcv_wnd -= tcplen;
 801d60e:	1a9b      	subs	r3, r3, r2
        tcp_update_rcv_ann_wnd(pcb);
 801d610:	4620      	mov	r0, r4
        pcb->rcv_wnd -= tcplen;
 801d612:	8523      	strh	r3, [r4, #40]	; 0x28
        tcp_update_rcv_ann_wnd(pcb);
 801d614:	f7fe fa68 	bl	801bae8 <tcp_update_rcv_ann_wnd>
        if (inseg.p->tot_len > 0) {
 801d618:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801d61c:	891a      	ldrh	r2, [r3, #8]
 801d61e:	b122      	cbz	r2, 801d62a <tcp_receive+0x636>
          recv_data = inseg.p;
 801d620:	4ab2      	ldr	r2, [pc, #712]	; (801d8ec <tcp_receive+0x8f8>)
 801d622:	6013      	str	r3, [r2, #0]
          inseg.p = NULL;
 801d624:	2300      	movs	r3, #0
 801d626:	f8c9 3004 	str.w	r3, [r9, #4]
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801d62a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801d62e:	8998      	ldrh	r0, [r3, #12]
 801d630:	f7fb fdda 	bl	80191e8 <lwip_htons>
 801d634:	07c2      	lsls	r2, r0, #31
 801d636:	d504      	bpl.n	801d642 <tcp_receive+0x64e>
          recv_flags |= TF_GOT_FIN;
 801d638:	4aad      	ldr	r2, [pc, #692]	; (801d8f0 <tcp_receive+0x8fc>)
 801d63a:	7813      	ldrb	r3, [r2, #0]
 801d63c:	f043 0320 	orr.w	r3, r3, #32
 801d640:	7013      	strb	r3, [r2, #0]
        while (pcb->ooseq != NULL &&
 801d642:	6f65      	ldr	r5, [r4, #116]	; 0x74
 801d644:	2d00      	cmp	r5, #0
 801d646:	d07b      	beq.n	801d740 <tcp_receive+0x74c>
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801d648:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 801d8f8 <tcp_receive+0x904>
 801d64c:	f8df 82c0 	ldr.w	r8, [pc, #704]	; 801d910 <tcp_receive+0x91c>
 801d650:	4fa8      	ldr	r7, [pc, #672]	; (801d8f4 <tcp_receive+0x900>)
 801d652:	e033      	b.n	801d6bc <tcp_receive+0x6c8>
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801d654:	68eb      	ldr	r3, [r5, #12]
 801d656:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 801d65a:	8998      	ldrh	r0, [r3, #12]
 801d65c:	f7fb fdc4 	bl	80191e8 <lwip_htons>
 801d660:	f010 0003 	ands.w	r0, r0, #3
 801d664:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 801d666:	bf18      	it	ne
 801d668:	2001      	movne	r0, #1
 801d66a:	4450      	add	r0, sl
 801d66c:	1a18      	subs	r0, r3, r0
 801d66e:	8520      	strh	r0, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 801d670:	4620      	mov	r0, r4
 801d672:	f7fe fa39 	bl	801bae8 <tcp_update_rcv_ann_wnd>
          if (cseg->p->tot_len > 0) {
 801d676:	6869      	ldr	r1, [r5, #4]
 801d678:	890b      	ldrh	r3, [r1, #8]
 801d67a:	b13b      	cbz	r3, 801d68c <tcp_receive+0x698>
            if (recv_data) {
 801d67c:	4b9b      	ldr	r3, [pc, #620]	; (801d8ec <tcp_receive+0x8f8>)
 801d67e:	6818      	ldr	r0, [r3, #0]
 801d680:	2800      	cmp	r0, #0
 801d682:	d05b      	beq.n	801d73c <tcp_receive+0x748>
              pbuf_cat(recv_data, cseg->p);
 801d684:	f7fd fe1e 	bl	801b2c4 <pbuf_cat>
            cseg->p = NULL;
 801d688:	2300      	movs	r3, #0
 801d68a:	606b      	str	r3, [r5, #4]
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801d68c:	68eb      	ldr	r3, [r5, #12]
 801d68e:	8998      	ldrh	r0, [r3, #12]
 801d690:	f7fb fdaa 	bl	80191e8 <lwip_htons>
 801d694:	07c3      	lsls	r3, r0, #31
 801d696:	d509      	bpl.n	801d6ac <tcp_receive+0x6b8>
            recv_flags |= TF_GOT_FIN;
 801d698:	4a95      	ldr	r2, [pc, #596]	; (801d8f0 <tcp_receive+0x8fc>)
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801d69a:	7d21      	ldrb	r1, [r4, #20]
            recv_flags |= TF_GOT_FIN;
 801d69c:	7813      	ldrb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801d69e:	2904      	cmp	r1, #4
            recv_flags |= TF_GOT_FIN;
 801d6a0:	f043 0320 	orr.w	r3, r3, #32
 801d6a4:	7013      	strb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801d6a6:	d101      	bne.n	801d6ac <tcp_receive+0x6b8>
              pcb->state = CLOSE_WAIT;
 801d6a8:	2307      	movs	r3, #7
 801d6aa:	7523      	strb	r3, [r4, #20]
          pcb->ooseq = cseg->next;
 801d6ac:	682b      	ldr	r3, [r5, #0]
          tcp_seg_free(cseg);
 801d6ae:	4628      	mov	r0, r5
          pcb->ooseq = cseg->next;
 801d6b0:	6763      	str	r3, [r4, #116]	; 0x74
          tcp_seg_free(cseg);
 801d6b2:	f7fe fb51 	bl	801bd58 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801d6b6:	6f65      	ldr	r5, [r4, #116]	; 0x74
 801d6b8:	2d00      	cmp	r5, #0
 801d6ba:	d041      	beq.n	801d740 <tcp_receive+0x74c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801d6bc:	68ea      	ldr	r2, [r5, #12]
        while (pcb->ooseq != NULL &&
 801d6be:	6a61      	ldr	r1, [r4, #36]	; 0x24
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801d6c0:	6853      	ldr	r3, [r2, #4]
        while (pcb->ooseq != NULL &&
 801d6c2:	428b      	cmp	r3, r1
 801d6c4:	d13c      	bne.n	801d740 <tcp_receive+0x74c>
          seqno = pcb->ooseq->tcphdr->seqno;
 801d6c6:	6033      	str	r3, [r6, #0]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801d6c8:	8990      	ldrh	r0, [r2, #12]
 801d6ca:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 801d6ce:	f7fb fd8b 	bl	80191e8 <lwip_htons>
 801d6d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801d6d4:	f010 0003 	ands.w	r0, r0, #3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801d6d8:	f8b5 b008 	ldrh.w	fp, [r5, #8]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801d6dc:	bf18      	it	ne
 801d6de:	2001      	movne	r0, #1
 801d6e0:	449a      	add	sl, r3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801d6e2:	68eb      	ldr	r3, [r5, #12]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801d6e4:	4450      	add	r0, sl
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801d6e6:	f8b4 a028 	ldrh.w	sl, [r4, #40]	; 0x28
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801d6ea:	6260      	str	r0, [r4, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801d6ec:	8998      	ldrh	r0, [r3, #12]
 801d6ee:	f7fb fd7b 	bl	80191e8 <lwip_htons>
 801d6f2:	f010 0003 	ands.w	r0, r0, #3
 801d6f6:	bf18      	it	ne
 801d6f8:	2001      	movne	r0, #1
 801d6fa:	4458      	add	r0, fp
 801d6fc:	4582      	cmp	sl, r0
 801d6fe:	d2a9      	bcs.n	801d654 <tcp_receive+0x660>
 801d700:	464b      	mov	r3, r9
 801d702:	f240 622b 	movw	r2, #1579	; 0x62b
 801d706:	4641      	mov	r1, r8
 801d708:	4638      	mov	r0, r7
 801d70a:	f007 fe73 	bl	80253f4 <iprintf>
 801d70e:	e7a1      	b.n	801d654 <tcp_receive+0x660>
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801d710:	4b79      	ldr	r3, [pc, #484]	; (801d8f8 <tcp_receive+0x904>)
 801d712:	f240 5294 	movw	r2, #1428	; 0x594
 801d716:	4979      	ldr	r1, [pc, #484]	; (801d8fc <tcp_receive+0x908>)
 801d718:	4876      	ldr	r0, [pc, #472]	; (801d8f4 <tcp_receive+0x900>)
 801d71a:	f007 fe6b 	bl	80253f4 <iprintf>
 801d71e:	e687      	b.n	801d430 <tcp_receive+0x43c>
          TCP_WND_INC(pcb->bytes_acked, acked);
 801d720:	f64f 71ff 	movw	r1, #65535	; 0xffff
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801d724:	8e62      	ldrh	r2, [r4, #50]	; 0x32
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801d726:	1ac9      	subs	r1, r1, r3
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801d728:	441a      	add	r2, r3
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801d72a:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801d72e:	b292      	uxth	r2, r2
 801d730:	4293      	cmp	r3, r2
 801d732:	f63f af20 	bhi.w	801d576 <tcp_receive+0x582>
 801d736:	f8a4 2048 	strh.w	r2, [r4, #72]	; 0x48
 801d73a:	e54d      	b.n	801d1d8 <tcp_receive+0x1e4>
              recv_data = cseg->p;
 801d73c:	6019      	str	r1, [r3, #0]
 801d73e:	e7a3      	b.n	801d688 <tcp_receive+0x694>
        tcp_ack(pcb);
 801d740:	8b63      	ldrh	r3, [r4, #26]
 801d742:	07d8      	lsls	r0, r3, #31
 801d744:	d50a      	bpl.n	801d75c <tcp_receive+0x768>
 801d746:	f023 0301 	bic.w	r3, r3, #1
 801d74a:	f043 0302 	orr.w	r3, r3, #2
 801d74e:	8363      	strh	r3, [r4, #26]
 801d750:	e4f4      	b.n	801d13c <tcp_receive+0x148>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801d752:	486b      	ldr	r0, [pc, #428]	; (801d900 <tcp_receive+0x90c>)
 801d754:	f7fe fb1e 	bl	801bd94 <tcp_seg_copy>
 801d758:	6760      	str	r0, [r4, #116]	; 0x74
 801d75a:	e4b5      	b.n	801d0c8 <tcp_receive+0xd4>
        tcp_ack(pcb);
 801d75c:	f043 0301 	orr.w	r3, r3, #1
 801d760:	8363      	strh	r3, [r4, #26]
 801d762:	e4eb      	b.n	801d13c <tcp_receive+0x148>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801d764:	4866      	ldr	r0, [pc, #408]	; (801d900 <tcp_receive+0x90c>)
 801d766:	f7fe fb15 	bl	801bd94 <tcp_seg_copy>
                  if (cseg != NULL) {
 801d76a:	4607      	mov	r7, r0
 801d76c:	2800      	cmp	r0, #0
 801d76e:	f43f acab 	beq.w	801d0c8 <tcp_receive+0xd4>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 801d772:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801d776:	6832      	ldr	r2, [r6, #0]
 801d778:	6859      	ldr	r1, [r3, #4]
 801d77a:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 801d77e:	440b      	add	r3, r1
 801d780:	1a9b      	subs	r3, r3, r2
 801d782:	2b00      	cmp	r3, #0
 801d784:	dd07      	ble.n	801d796 <tcp_receive+0x7a2>
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801d786:	1a52      	subs	r2, r2, r1
                      pbuf_realloc(prev->p, prev->len);
 801d788:	f8d8 0004 	ldr.w	r0, [r8, #4]
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801d78c:	b291      	uxth	r1, r2
 801d78e:	f8a8 1008 	strh.w	r1, [r8, #8]
                      pbuf_realloc(prev->p, prev->len);
 801d792:	f7fd fc4d 	bl	801b030 <pbuf_realloc>
                    tcp_oos_insert_segment(cseg, next);
 801d796:	4629      	mov	r1, r5
 801d798:	4638      	mov	r0, r7
                    prev->next = cseg;
 801d79a:	f8c8 7000 	str.w	r7, [r8]
                    tcp_oos_insert_segment(cseg, next);
 801d79e:	f7ff fb35 	bl	801ce0c <tcp_oos_insert_segment>
 801d7a2:	e491      	b.n	801d0c8 <tcp_receive+0xd4>
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801d7a4:	4b54      	ldr	r3, [pc, #336]	; (801d8f8 <tcp_receive+0x904>)
 801d7a6:	f240 6207 	movw	r2, #1543	; 0x607
 801d7aa:	4956      	ldr	r1, [pc, #344]	; (801d904 <tcp_receive+0x910>)
 801d7ac:	4851      	ldr	r0, [pc, #324]	; (801d8f4 <tcp_receive+0x900>)
 801d7ae:	f007 fe21 	bl	80253f4 <iprintf>
        pcb->rcv_wnd -= tcplen;
 801d7b2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 801d7b4:	883a      	ldrh	r2, [r7, #0]
 801d7b6:	e72a      	b.n	801d60e <tcp_receive+0x61a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801d7b8:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801d7bc:	8998      	ldrh	r0, [r3, #12]
 801d7be:	f7fb fd13 	bl	80191e8 <lwip_htons>
 801d7c2:	07c5      	lsls	r5, r0, #31
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801d7c4:	f8d9 300c 	ldr.w	r3, [r9, #12]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801d7c8:	d47d      	bmi.n	801d8c6 <tcp_receive+0x8d2>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801d7ca:	8998      	ldrh	r0, [r3, #12]
          inseg.len = (u16_t)pcb->rcv_wnd;
 801d7cc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 801d7ce:	f8a9 3008 	strh.w	r3, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801d7d2:	f7fb fd09 	bl	80191e8 <lwip_htons>
 801d7d6:	0780      	lsls	r0, r0, #30
            inseg.len -= 1;
 801d7d8:	f8b9 1008 	ldrh.w	r1, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801d7dc:	d503      	bpl.n	801d7e6 <tcp_receive+0x7f2>
            inseg.len -= 1;
 801d7de:	3901      	subs	r1, #1
 801d7e0:	b289      	uxth	r1, r1
 801d7e2:	f8a9 1008 	strh.w	r1, [r9, #8]
          pbuf_realloc(inseg.p, inseg.len);
 801d7e6:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801d7ea:	f7fd fc21 	bl	801b030 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801d7ee:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801d7f2:	f8b9 5008 	ldrh.w	r5, [r9, #8]
 801d7f6:	8998      	ldrh	r0, [r3, #12]
 801d7f8:	f7fb fcf6 	bl	80191e8 <lwip_htons>
 801d7fc:	f010 0303 	ands.w	r3, r0, #3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801d800:	6832      	ldr	r2, [r6, #0]
          tcplen = TCP_TCPLEN(&inseg);
 801d802:	bf18      	it	ne
 801d804:	2301      	movne	r3, #1
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801d806:	6a61      	ldr	r1, [r4, #36]	; 0x24
          tcplen = TCP_TCPLEN(&inseg);
 801d808:	442b      	add	r3, r5
 801d80a:	b29b      	uxth	r3, r3
 801d80c:	803b      	strh	r3, [r7, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801d80e:	4413      	add	r3, r2
 801d810:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 801d812:	440a      	add	r2, r1
 801d814:	4293      	cmp	r3, r2
 801d816:	f43f ae4e 	beq.w	801d4b6 <tcp_receive+0x4c2>
 801d81a:	4b37      	ldr	r3, [pc, #220]	; (801d8f8 <tcp_receive+0x904>)
 801d81c:	f240 52cb 	movw	r2, #1483	; 0x5cb
 801d820:	4939      	ldr	r1, [pc, #228]	; (801d908 <tcp_receive+0x914>)
 801d822:	4834      	ldr	r0, [pc, #208]	; (801d8f4 <tcp_receive+0x900>)
 801d824:	f007 fde6 	bl	80253f4 <iprintf>
 801d828:	e645      	b.n	801d4b6 <tcp_receive+0x4c2>
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801d82a:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 801d82e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801d832:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 801d834:	4413      	add	r3, r2
 801d836:	b29b      	uxth	r3, r3
 801d838:	429a      	cmp	r2, r3
 801d83a:	bf88      	it	hi
 801d83c:	460b      	movhi	r3, r1
 801d83e:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
                tcp_rexmit_fast(pcb);
 801d842:	4620      	mov	r0, r4
 801d844:	f001 fe0a 	bl	801f45c <tcp_rexmit_fast>
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801d848:	8839      	ldrh	r1, [r7, #0]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801d84a:	6833      	ldr	r3, [r6, #0]
 801d84c:	e518      	b.n	801d280 <tcp_receive+0x28c>
                TCP_SEQ_GT(seqno + tcplen,
 801d84e:	eba1 030c 	sub.w	r3, r1, ip
            if (next &&
 801d852:	2b00      	cmp	r3, #0
 801d854:	dc01      	bgt.n	801d85a <tcp_receive+0x866>
            pcb->ooseq = next;
 801d856:	6765      	str	r5, [r4, #116]	; 0x74
 801d858:	e6d4      	b.n	801d604 <tcp_receive+0x610>
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801d85a:	ebac 0c0e 	sub.w	ip, ip, lr
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801d85e:	f8d9 300c 	ldr.w	r3, [r9, #12]
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801d862:	f8a9 c008 	strh.w	ip, [r9, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801d866:	8998      	ldrh	r0, [r3, #12]
 801d868:	f7fb fcbe 	bl	80191e8 <lwip_htons>
 801d86c:	0781      	lsls	r1, r0, #30
 801d86e:	d504      	bpl.n	801d87a <tcp_receive+0x886>
                inseg.len -= 1;
 801d870:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 801d874:	3b01      	subs	r3, #1
 801d876:	f8a9 3008 	strh.w	r3, [r9, #8]
              pbuf_realloc(inseg.p, inseg.len);
 801d87a:	f8b9 1008 	ldrh.w	r1, [r9, #8]
 801d87e:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801d882:	f7fd fbd5 	bl	801b030 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801d886:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801d88a:	f8b9 8008 	ldrh.w	r8, [r9, #8]
 801d88e:	8998      	ldrh	r0, [r3, #12]
 801d890:	f7fb fcaa 	bl	80191e8 <lwip_htons>
 801d894:	f010 0003 	ands.w	r0, r0, #3
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801d898:	68eb      	ldr	r3, [r5, #12]
              tcplen = TCP_TCPLEN(&inseg);
 801d89a:	bf18      	it	ne
 801d89c:	2001      	movne	r0, #1
 801d89e:	eb08 0200 	add.w	r2, r8, r0
 801d8a2:	b292      	uxth	r2, r2
 801d8a4:	803a      	strh	r2, [r7, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801d8a6:	6859      	ldr	r1, [r3, #4]
 801d8a8:	6833      	ldr	r3, [r6, #0]
 801d8aa:	4413      	add	r3, r2
 801d8ac:	428b      	cmp	r3, r1
 801d8ae:	d0d2      	beq.n	801d856 <tcp_receive+0x862>
 801d8b0:	4b11      	ldr	r3, [pc, #68]	; (801d8f8 <tcp_receive+0x904>)
 801d8b2:	f240 52fc 	movw	r2, #1532	; 0x5fc
 801d8b6:	4915      	ldr	r1, [pc, #84]	; (801d90c <tcp_receive+0x918>)
 801d8b8:	480e      	ldr	r0, [pc, #56]	; (801d8f4 <tcp_receive+0x900>)
 801d8ba:	f007 fd9b 	bl	80253f4 <iprintf>
        pcb->rcv_nxt = seqno + tcplen;
 801d8be:	883a      	ldrh	r2, [r7, #0]
 801d8c0:	6831      	ldr	r1, [r6, #0]
 801d8c2:	4411      	add	r1, r2
 801d8c4:	e7c7      	b.n	801d856 <tcp_receive+0x862>
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801d8c6:	899d      	ldrh	r5, [r3, #12]
 801d8c8:	4628      	mov	r0, r5
 801d8ca:	f425 557c 	bic.w	r5, r5, #16128	; 0x3f00
 801d8ce:	f7fb fc8b 	bl	80191e8 <lwip_htons>
 801d8d2:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 801d8d6:	f7fb fc87 	bl	80191e8 <lwip_htons>
 801d8da:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801d8de:	4328      	orrs	r0, r5
 801d8e0:	8198      	strh	r0, [r3, #12]
 801d8e2:	b280      	uxth	r0, r0
 801d8e4:	e772      	b.n	801d7cc <tcp_receive+0x7d8>
                    pcb->ooseq = cseg;
 801d8e6:	6760      	str	r0, [r4, #116]	; 0x74
 801d8e8:	f7ff bbeb 	b.w	801d0c2 <tcp_receive+0xce>
 801d8ec:	2002e0fc 	.word	0x2002e0fc
 801d8f0:	2002e100 	.word	0x2002e100
 801d8f4:	0802a048 	.word	0x0802a048
 801d8f8:	080444c8 	.word	0x080444c8
 801d8fc:	080445cc 	.word	0x080445cc
 801d900:	2002e0e8 	.word	0x2002e0e8
 801d904:	08044670 	.word	0x08044670
 801d908:	080445fc 	.word	0x080445fc
 801d90c:	08044634 	.word	0x08044634
 801d910:	08044690 	.word	0x08044690
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801d914:	68db      	ldr	r3, [r3, #12]
 801d916:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 801d91a:	4640      	mov	r0, r8
 801d91c:	f428 587c 	bic.w	r8, r8, #16128	; 0x3f00
 801d920:	f7fb fc62 	bl	80191e8 <lwip_htons>
 801d924:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 801d928:	f7fb fc5e 	bl	80191e8 <lwip_htons>
 801d92c:	682b      	ldr	r3, [r5, #0]
 801d92e:	ea48 0800 	orr.w	r8, r8, r0
 801d932:	68da      	ldr	r2, [r3, #12]
 801d934:	f8a2 800c 	strh.w	r8, [r2, #12]
 801d938:	e53b      	b.n	801d3b2 <tcp_receive+0x3be>
 801d93a:	f8df 9004 	ldr.w	r9, [pc, #4]	; 801d940 <tcp_receive+0x94c>
 801d93e:	e5a8      	b.n	801d492 <tcp_receive+0x49e>
 801d940:	2002e0e8 	.word	0x2002e0e8

0801d944 <tcp_parseopt.part.0>:

static u8_t
tcp_get_next_optbyte(void)
{
  u16_t optidx = tcp_optidx++;
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801d944:	494a      	ldr	r1, [pc, #296]	; (801da70 <tcp_parseopt.part.0+0x12c>)
 801d946:	4b4b      	ldr	r3, [pc, #300]	; (801da74 <tcp_parseopt.part.0+0x130>)

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801d948:	4a4b      	ldr	r2, [pc, #300]	; (801da78 <tcp_parseopt.part.0+0x134>)
tcp_parseopt(struct tcp_pcb *pcb)
 801d94a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801d94e:	f8b1 e000 	ldrh.w	lr, [r1]
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801d952:	2100      	movs	r1, #0
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801d954:	681c      	ldr	r4, [r3, #0]
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801d956:	fa5f f88e 	uxtb.w	r8, lr
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801d95a:	4b48      	ldr	r3, [pc, #288]	; (801da7c <tcp_parseopt.part.0+0x138>)
 801d95c:	f8df 9120 	ldr.w	r9, [pc, #288]	; 801da80 <tcp_parseopt.part.0+0x13c>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801d960:	8816      	ldrh	r6, [r2, #0]
    return tcphdr_opt2[idx];
 801d962:	ea6f 0708 	mvn.w	r7, r8
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801d966:	681d      	ldr	r5, [r3, #0]
 801d968:	f8b9 2000 	ldrh.w	r2, [r9]
 801d96c:	f102 0c14 	add.w	ip, r2, #20
 801d970:	44ac      	add	ip, r5
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801d972:	4296      	cmp	r6, r2
  u16_t optidx = tcp_optidx++;
 801d974:	f102 0301 	add.w	r3, r2, #1
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801d978:	d96d      	bls.n	801da56 <tcp_parseopt.part.0+0x112>
  u16_t optidx = tcp_optidx++;
 801d97a:	b29b      	uxth	r3, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801d97c:	b1ac      	cbz	r4, 801d9aa <tcp_parseopt.part.0+0x66>
 801d97e:	4596      	cmp	lr, r2
    return tcphdr_opt2[idx];
 801d980:	eb07 0103 	add.w	r1, r7, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801d984:	d811      	bhi.n	801d9aa <tcp_parseopt.part.0+0x66>
    return tcphdr_opt2[idx];
 801d986:	b2c9      	uxtb	r1, r1
 801d988:	5c61      	ldrb	r1, [r4, r1]
      u8_t opt = tcp_get_next_optbyte();
      switch (opt) {
 801d98a:	2901      	cmp	r1, #1
 801d98c:	d011      	beq.n	801d9b2 <tcp_parseopt.part.0+0x6e>
 801d98e:	2902      	cmp	r1, #2
 801d990:	d017      	beq.n	801d9c2 <tcp_parseopt.part.0+0x7e>
 801d992:	b191      	cbz	r1, 801d9ba <tcp_parseopt.part.0+0x76>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801d994:	b10c      	cbz	r4, 801d99a <tcp_parseopt.part.0+0x56>
 801d996:	4573      	cmp	r3, lr
 801d998:	d242      	bcs.n	801da20 <tcp_parseopt.part.0+0xdc>
    return opts[optidx];
 801d99a:	442b      	add	r3, r5
 801d99c:	7d1b      	ldrb	r3, [r3, #20]
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
          if (data < 2) {
 801d99e:	2b01      	cmp	r3, #1
 801d9a0:	d961      	bls.n	801da66 <tcp_parseopt.part.0+0x122>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801d9a2:	441a      	add	r2, r3
 801d9a4:	b292      	uxth	r2, r2
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801d9a6:	2101      	movs	r1, #1
 801d9a8:	e7e0      	b.n	801d96c <tcp_parseopt.part.0+0x28>
    return opts[optidx];
 801d9aa:	f89c 1000 	ldrb.w	r1, [ip]
      switch (opt) {
 801d9ae:	2901      	cmp	r1, #1
 801d9b0:	d1ed      	bne.n	801d98e <tcp_parseopt.part.0+0x4a>
 801d9b2:	f10c 0c01 	add.w	ip, ip, #1
  u16_t optidx = tcp_optidx++;
 801d9b6:	461a      	mov	r2, r3
 801d9b8:	e7db      	b.n	801d972 <tcp_parseopt.part.0+0x2e>
 801d9ba:	f8a9 3000 	strh.w	r3, [r9]
      }
    }
  }
}
 801d9be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  u16_t optidx = tcp_optidx++;
 801d9c2:	1c91      	adds	r1, r2, #2
 801d9c4:	b289      	uxth	r1, r1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801d9c6:	b10c      	cbz	r4, 801d9cc <tcp_parseopt.part.0+0x88>
 801d9c8:	4573      	cmp	r3, lr
 801d9ca:	d224      	bcs.n	801da16 <tcp_parseopt.part.0+0xd2>
    return opts[optidx];
 801d9cc:	442b      	add	r3, r5
 801d9ce:	7d1b      	ldrb	r3, [r3, #20]
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801d9d0:	2b04      	cmp	r3, #4
 801d9d2:	d145      	bne.n	801da60 <tcp_parseopt.part.0+0x11c>
 801d9d4:	1c4b      	adds	r3, r1, #1
 801d9d6:	42b3      	cmp	r3, r6
 801d9d8:	da42      	bge.n	801da60 <tcp_parseopt.part.0+0x11c>
  u16_t optidx = tcp_optidx++;
 801d9da:	1cd3      	adds	r3, r2, #3
 801d9dc:	b29b      	uxth	r3, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801d9de:	b384      	cbz	r4, 801da42 <tcp_parseopt.part.0+0xfe>
 801d9e0:	458e      	cmp	lr, r1
 801d9e2:	d822      	bhi.n	801da2a <tcp_parseopt.part.0+0xe6>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801d9e4:	eba1 0108 	sub.w	r1, r1, r8
  u16_t optidx = tcp_optidx++;
 801d9e8:	3204      	adds	r2, #4
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801d9ea:	459e      	cmp	lr, r3
    return tcphdr_opt2[idx];
 801d9ec:	b2c9      	uxtb	r1, r1
  u16_t optidx = tcp_optidx++;
 801d9ee:	b292      	uxth	r2, r2
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801d9f0:	f814 c001 	ldrb.w	ip, [r4, r1]
 801d9f4:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801d9f8:	d820      	bhi.n	801da3c <tcp_parseopt.part.0+0xf8>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801d9fa:	eba3 0108 	sub.w	r1, r3, r8
    return tcphdr_opt2[idx];
 801d9fe:	b2c9      	uxtb	r1, r1
 801da00:	5c63      	ldrb	r3, [r4, r1]
          mss |= tcp_get_next_optbyte();
 801da02:	ea4c 0303 	orr.w	r3, ip, r3
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801da06:	1e59      	subs	r1, r3, #1
 801da08:	f5b1 7f06 	cmp.w	r1, #536	; 0x218
 801da0c:	bf28      	it	cs
 801da0e:	f44f 7306 	movcs.w	r3, #536	; 0x218
 801da12:	8643      	strh	r3, [r0, #50]	; 0x32
          break;
 801da14:	e7c7      	b.n	801d9a6 <tcp_parseopt.part.0+0x62>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801da16:	eba3 0308 	sub.w	r3, r3, r8
    return tcphdr_opt2[idx];
 801da1a:	b2db      	uxtb	r3, r3
 801da1c:	5ce3      	ldrb	r3, [r4, r3]
 801da1e:	e7d7      	b.n	801d9d0 <tcp_parseopt.part.0+0x8c>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801da20:	eba3 0308 	sub.w	r3, r3, r8
    return tcphdr_opt2[idx];
 801da24:	b2db      	uxtb	r3, r3
 801da26:	5ce3      	ldrb	r3, [r4, r3]
 801da28:	e7b9      	b.n	801d99e <tcp_parseopt.part.0+0x5a>
    return opts[optidx];
 801da2a:	4429      	add	r1, r5
  u16_t optidx = tcp_optidx++;
 801da2c:	3204      	adds	r2, #4
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801da2e:	459e      	cmp	lr, r3
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801da30:	f891 c014 	ldrb.w	ip, [r1, #20]
  u16_t optidx = tcp_optidx++;
 801da34:	b292      	uxth	r2, r2
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801da36:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801da3a:	d9de      	bls.n	801d9fa <tcp_parseopt.part.0+0xb6>
    return opts[optidx];
 801da3c:	442b      	add	r3, r5
 801da3e:	7d1b      	ldrb	r3, [r3, #20]
 801da40:	e7df      	b.n	801da02 <tcp_parseopt.part.0+0xbe>
 801da42:	4429      	add	r1, r5
  u16_t optidx = tcp_optidx++;
 801da44:	3204      	adds	r2, #4
    return opts[optidx];
 801da46:	442b      	add	r3, r5
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801da48:	f891 c014 	ldrb.w	ip, [r1, #20]
  u16_t optidx = tcp_optidx++;
 801da4c:	b292      	uxth	r2, r2
    return opts[optidx];
 801da4e:	7d1b      	ldrb	r3, [r3, #20]
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801da50:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
    return opts[optidx];
 801da54:	e7d5      	b.n	801da02 <tcp_parseopt.part.0+0xbe>
 801da56:	2900      	cmp	r1, #0
 801da58:	d0b1      	beq.n	801d9be <tcp_parseopt.part.0+0x7a>
 801da5a:	f8a9 2000 	strh.w	r2, [r9]
 801da5e:	e7ae      	b.n	801d9be <tcp_parseopt.part.0+0x7a>
 801da60:	f8a9 1000 	strh.w	r1, [r9]
 801da64:	e7ab      	b.n	801d9be <tcp_parseopt.part.0+0x7a>
  u16_t optidx = tcp_optidx++;
 801da66:	3202      	adds	r2, #2
 801da68:	f8a9 2000 	strh.w	r2, [r9]
 801da6c:	e7a7      	b.n	801d9be <tcp_parseopt.part.0+0x7a>
 801da6e:	bf00      	nop
 801da70:	2002e114 	.word	0x2002e114
 801da74:	2002e118 	.word	0x2002e118
 801da78:	2002e11c 	.word	0x2002e11c
 801da7c:	2002e110 	.word	0x2002e110
 801da80:	2002e10c 	.word	0x2002e10c

0801da84 <tcp_input>:
{
 801da84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801da88:	4604      	mov	r4, r0
{
 801da8a:	b089      	sub	sp, #36	; 0x24
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801da8c:	2800      	cmp	r0, #0
 801da8e:	f000 80d2 	beq.w	801dc36 <tcp_input+0x1b2>
  if (p->len < TCP_HLEN) {
 801da92:	8963      	ldrh	r3, [r4, #10]
  tcphdr = (struct tcp_hdr *)p->payload;
 801da94:	4e6b      	ldr	r6, [pc, #428]	; (801dc44 <tcp_input+0x1c0>)
 801da96:	6862      	ldr	r2, [r4, #4]
  if (p->len < TCP_HLEN) {
 801da98:	2b13      	cmp	r3, #19
  tcphdr = (struct tcp_hdr *)p->payload;
 801da9a:	6032      	str	r2, [r6, #0]
  if (p->len < TCP_HLEN) {
 801da9c:	d805      	bhi.n	801daaa <tcp_input+0x26>
  pbuf_free(p);
 801da9e:	4620      	mov	r0, r4
}
 801daa0:	b009      	add	sp, #36	; 0x24
 801daa2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 801daa6:	f7fd bbdb 	b.w	801b260 <pbuf_free>
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801daaa:	4f67      	ldr	r7, [pc, #412]	; (801dc48 <tcp_input+0x1c4>)
 801daac:	6839      	ldr	r1, [r7, #0]
 801daae:	6978      	ldr	r0, [r7, #20]
 801dab0:	f005 f9ae 	bl	8022e10 <ip4_addr_isbroadcast_u32>
 801dab4:	2800      	cmp	r0, #0
 801dab6:	d1f2      	bne.n	801da9e <tcp_input+0x1a>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 801dab8:	697b      	ldr	r3, [r7, #20]
 801daba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801dabe:	2be0      	cmp	r3, #224	; 0xe0
 801dac0:	d0ed      	beq.n	801da9e <tcp_input+0x1a>
    u16_t chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801dac2:	f107 0314 	add.w	r3, r7, #20
 801dac6:	f107 0910 	add.w	r9, r7, #16
 801daca:	2106      	movs	r1, #6
 801dacc:	4620      	mov	r0, r4
 801dace:	9300      	str	r3, [sp, #0]
 801dad0:	464b      	mov	r3, r9
 801dad2:	8922      	ldrh	r2, [r4, #8]
 801dad4:	f7fc f91c 	bl	8019d10 <ip_chksum_pseudo>
    if (chksum != 0) {
 801dad8:	4605      	mov	r5, r0
 801dada:	2800      	cmp	r0, #0
 801dadc:	d1df      	bne.n	801da9e <tcp_input+0x1a>
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 801dade:	6833      	ldr	r3, [r6, #0]
 801dae0:	8998      	ldrh	r0, [r3, #12]
 801dae2:	f7fb fb81 	bl	80191e8 <lwip_htons>
 801dae6:	0a80      	lsrs	r0, r0, #10
 801dae8:	f000 01fc 	and.w	r1, r0, #252	; 0xfc
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 801daec:	2913      	cmp	r1, #19
 801daee:	d9d6      	bls.n	801da9e <tcp_input+0x1a>
 801daf0:	8923      	ldrh	r3, [r4, #8]
 801daf2:	b28a      	uxth	r2, r1
 801daf4:	428b      	cmp	r3, r1
 801daf6:	d3d2      	bcc.n	801da9e <tcp_input+0x1a>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801daf8:	f1a2 0314 	sub.w	r3, r2, #20
 801dafc:	4853      	ldr	r0, [pc, #332]	; (801dc4c <tcp_input+0x1c8>)
  tcphdr_opt2 = NULL;
 801dafe:	f8df 8178 	ldr.w	r8, [pc, #376]	; 801dc78 <tcp_input+0x1f4>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801db02:	b29b      	uxth	r3, r3
  tcphdr_opt2 = NULL;
 801db04:	f8c8 5000 	str.w	r5, [r8]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801db08:	8003      	strh	r3, [r0, #0]
  if (p->len >= hdrlen_bytes) {
 801db0a:	8960      	ldrh	r0, [r4, #10]
 801db0c:	4290      	cmp	r0, r2
 801db0e:	f080 819f 	bcs.w	801de50 <tcp_input+0x3cc>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801db12:	6823      	ldr	r3, [r4, #0]
 801db14:	2b00      	cmp	r3, #0
 801db16:	f000 837b 	beq.w	801e210 <tcp_input+0x78c>
    pbuf_remove_header(p, TCP_HLEN);
 801db1a:	2114      	movs	r1, #20
 801db1c:	4620      	mov	r0, r4
 801db1e:	f7fd fb13 	bl	801b148 <pbuf_remove_header>
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801db22:	4b4a      	ldr	r3, [pc, #296]	; (801dc4c <tcp_input+0x1c8>)
    tcphdr_opt1len = p->len;
 801db24:	8965      	ldrh	r5, [r4, #10]
    pbuf_remove_header(p, tcphdr_opt1len);
 801db26:	4620      	mov	r0, r4
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801db28:	f8b3 a000 	ldrh.w	sl, [r3]
    tcphdr_opt1len = p->len;
 801db2c:	4b48      	ldr	r3, [pc, #288]	; (801dc50 <tcp_input+0x1cc>)
    pbuf_remove_header(p, tcphdr_opt1len);
 801db2e:	4629      	mov	r1, r5
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801db30:	ebaa 0b05 	sub.w	fp, sl, r5
    tcphdr_opt1len = p->len;
 801db34:	801d      	strh	r5, [r3, #0]
    pbuf_remove_header(p, tcphdr_opt1len);
 801db36:	f7fd fb07 	bl	801b148 <pbuf_remove_header>
    if (opt2len > p->next->len) {
 801db3a:	6820      	ldr	r0, [r4, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801db3c:	fa1f fb8b 	uxth.w	fp, fp
    if (opt2len > p->next->len) {
 801db40:	8943      	ldrh	r3, [r0, #10]
 801db42:	455b      	cmp	r3, fp
 801db44:	d3ab      	bcc.n	801da9e <tcp_input+0x1a>
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801db46:	6843      	ldr	r3, [r0, #4]
    pbuf_remove_header(p->next, opt2len);
 801db48:	4659      	mov	r1, fp
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801db4a:	f8c8 3000 	str.w	r3, [r8]
    pbuf_remove_header(p->next, opt2len);
 801db4e:	f7fd fafb 	bl	801b148 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 801db52:	8923      	ldrh	r3, [r4, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 801db54:	8962      	ldrh	r2, [r4, #10]
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 801db56:	442b      	add	r3, r5
 801db58:	eba3 030a 	sub.w	r3, r3, sl
 801db5c:	b29b      	uxth	r3, r3
 801db5e:	8123      	strh	r3, [r4, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 801db60:	2a00      	cmp	r2, #0
 801db62:	f040 835c 	bne.w	801e21e <tcp_input+0x79a>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801db66:	6822      	ldr	r2, [r4, #0]
 801db68:	8912      	ldrh	r2, [r2, #8]
 801db6a:	429a      	cmp	r2, r3
 801db6c:	d005      	beq.n	801db7a <tcp_input+0xf6>
 801db6e:	4b39      	ldr	r3, [pc, #228]	; (801dc54 <tcp_input+0x1d0>)
 801db70:	22e0      	movs	r2, #224	; 0xe0
 801db72:	4939      	ldr	r1, [pc, #228]	; (801dc58 <tcp_input+0x1d4>)
 801db74:	4839      	ldr	r0, [pc, #228]	; (801dc5c <tcp_input+0x1d8>)
 801db76:	f007 fc3d 	bl	80253f4 <iprintf>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 801db7a:	6835      	ldr	r5, [r6, #0]
 801db7c:	8828      	ldrh	r0, [r5, #0]
 801db7e:	f7fb fb33 	bl	80191e8 <lwip_htons>
 801db82:	8028      	strh	r0, [r5, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801db84:	6835      	ldr	r5, [r6, #0]
 801db86:	8868      	ldrh	r0, [r5, #2]
 801db88:	f7fb fb2e 	bl	80191e8 <lwip_htons>
 801db8c:	8068      	strh	r0, [r5, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801db8e:	6835      	ldr	r5, [r6, #0]
 801db90:	6868      	ldr	r0, [r5, #4]
 801db92:	f7fb fb2d 	bl	80191f0 <lwip_htonl>
 801db96:	4b32      	ldr	r3, [pc, #200]	; (801dc60 <tcp_input+0x1dc>)
 801db98:	6068      	str	r0, [r5, #4]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801db9a:	6835      	ldr	r5, [r6, #0]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801db9c:	6018      	str	r0, [r3, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801db9e:	68a8      	ldr	r0, [r5, #8]
 801dba0:	f7fb fb26 	bl	80191f0 <lwip_htonl>
 801dba4:	4b2f      	ldr	r3, [pc, #188]	; (801dc64 <tcp_input+0x1e0>)
 801dba6:	60a8      	str	r0, [r5, #8]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801dba8:	6835      	ldr	r5, [r6, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801dbaa:	6018      	str	r0, [r3, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801dbac:	89e8      	ldrh	r0, [r5, #14]
 801dbae:	f7fb fb1b 	bl	80191e8 <lwip_htons>
  flags = TCPH_FLAGS(tcphdr);
 801dbb2:	6833      	ldr	r3, [r6, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801dbb4:	81e8      	strh	r0, [r5, #14]
  flags = TCPH_FLAGS(tcphdr);
 801dbb6:	8998      	ldrh	r0, [r3, #12]
 801dbb8:	f7fb fb16 	bl	80191e8 <lwip_htons>
 801dbbc:	492a      	ldr	r1, [pc, #168]	; (801dc68 <tcp_input+0x1e4>)
 801dbbe:	f000 023f 	and.w	r2, r0, #63	; 0x3f
  tcplen = p->tot_len;
 801dbc2:	8923      	ldrh	r3, [r4, #8]
  flags = TCPH_FLAGS(tcphdr);
 801dbc4:	700a      	strb	r2, [r1, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 801dbc6:	0782      	lsls	r2, r0, #30
 801dbc8:	f040 8139 	bne.w	801de3e <tcp_input+0x3ba>
  tcplen = p->tot_len;
 801dbcc:	4a27      	ldr	r2, [pc, #156]	; (801dc6c <tcp_input+0x1e8>)
 801dbce:	9205      	str	r2, [sp, #20]
 801dbd0:	8013      	strh	r3, [r2, #0]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801dbd2:	4b27      	ldr	r3, [pc, #156]	; (801dc70 <tcp_input+0x1ec>)
 801dbd4:	681d      	ldr	r5, [r3, #0]
 801dbd6:	2d00      	cmp	r5, #0
 801dbd8:	f000 80e0 	beq.w	801dd9c <tcp_input+0x318>
  prev = NULL;
 801dbdc:	f04f 0800 	mov.w	r8, #0
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801dbe0:	4b1c      	ldr	r3, [pc, #112]	; (801dc54 <tcp_input+0x1d0>)
 801dbe2:	f8df b098 	ldr.w	fp, [pc, #152]	; 801dc7c <tcp_input+0x1f8>
 801dbe6:	f8df a074 	ldr.w	sl, [pc, #116]	; 801dc5c <tcp_input+0x1d8>
 801dbea:	e019      	b.n	801dc20 <tcp_input+0x19c>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801dbec:	2a0a      	cmp	r2, #10
 801dbee:	f000 80cd 	beq.w	801dd8c <tcp_input+0x308>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801dbf2:	2a01      	cmp	r2, #1
 801dbf4:	f000 80c3 	beq.w	801dd7e <tcp_input+0x2fa>
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801dbf8:	7a29      	ldrb	r1, [r5, #8]
 801dbfa:	b131      	cbz	r1, 801dc0a <tcp_input+0x186>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801dbfc:	687a      	ldr	r2, [r7, #4]
 801dbfe:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 801dc02:	3201      	adds	r2, #1
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801dc04:	b2d2      	uxtb	r2, r2
 801dc06:	4291      	cmp	r1, r2
 801dc08:	d104      	bne.n	801dc14 <tcp_input+0x190>
    if (pcb->remote_port == tcphdr->src &&
 801dc0a:	6832      	ldr	r2, [r6, #0]
 801dc0c:	8b28      	ldrh	r0, [r5, #24]
 801dc0e:	8811      	ldrh	r1, [r2, #0]
 801dc10:	4288      	cmp	r0, r1
 801dc12:	d035      	beq.n	801dc80 <tcp_input+0x1fc>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801dc14:	68ea      	ldr	r2, [r5, #12]
 801dc16:	46a8      	mov	r8, r5
 801dc18:	2a00      	cmp	r2, #0
 801dc1a:	f000 80bf 	beq.w	801dd9c <tcp_input+0x318>
 801dc1e:	4615      	mov	r5, r2
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801dc20:	7d2a      	ldrb	r2, [r5, #20]
 801dc22:	2a00      	cmp	r2, #0
 801dc24:	d1e2      	bne.n	801dbec <tcp_input+0x168>
 801dc26:	22fb      	movs	r2, #251	; 0xfb
 801dc28:	4659      	mov	r1, fp
 801dc2a:	4650      	mov	r0, sl
 801dc2c:	f007 fbe2 	bl	80253f4 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801dc30:	7d2a      	ldrb	r2, [r5, #20]
 801dc32:	4b08      	ldr	r3, [pc, #32]	; (801dc54 <tcp_input+0x1d0>)
 801dc34:	e7da      	b.n	801dbec <tcp_input+0x168>
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801dc36:	4b07      	ldr	r3, [pc, #28]	; (801dc54 <tcp_input+0x1d0>)
 801dc38:	2283      	movs	r2, #131	; 0x83
 801dc3a:	490e      	ldr	r1, [pc, #56]	; (801dc74 <tcp_input+0x1f0>)
 801dc3c:	4807      	ldr	r0, [pc, #28]	; (801dc5c <tcp_input+0x1d8>)
 801dc3e:	f007 fbd9 	bl	80253f4 <iprintf>
 801dc42:	e726      	b.n	801da92 <tcp_input+0xe>
 801dc44:	2002e110 	.word	0x2002e110
 801dc48:	2001ef28 	.word	0x2001ef28
 801dc4c:	2002e11c 	.word	0x2002e11c
 801dc50:	2002e114 	.word	0x2002e114
 801dc54:	080444c8 	.word	0x080444c8
 801dc58:	080446ec 	.word	0x080446ec
 801dc5c:	0802a048 	.word	0x0802a048
 801dc60:	2002e104 	.word	0x2002e104
 801dc64:	2002e0e0 	.word	0x2002e0e0
 801dc68:	2002e0e4 	.word	0x2002e0e4
 801dc6c:	2002e11e 	.word	0x2002e11e
 801dc70:	2002e0c4 	.word	0x2002e0c4
 801dc74:	080446b8 	.word	0x080446b8
 801dc78:	2002e118 	.word	0x2002e118
 801dc7c:	0804470c 	.word	0x0804470c
    if (pcb->remote_port == tcphdr->src &&
 801dc80:	8852      	ldrh	r2, [r2, #2]
 801dc82:	8ae9      	ldrh	r1, [r5, #22]
 801dc84:	4291      	cmp	r1, r2
 801dc86:	d1c5      	bne.n	801dc14 <tcp_input+0x190>
        pcb->local_port == tcphdr->dest &&
 801dc88:	6869      	ldr	r1, [r5, #4]
 801dc8a:	693a      	ldr	r2, [r7, #16]
 801dc8c:	4291      	cmp	r1, r2
 801dc8e:	d1c1      	bne.n	801dc14 <tcp_input+0x190>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801dc90:	6829      	ldr	r1, [r5, #0]
 801dc92:	697a      	ldr	r2, [r7, #20]
 801dc94:	4291      	cmp	r1, r2
 801dc96:	d1bd      	bne.n	801dc14 <tcp_input+0x190>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801dc98:	68eb      	ldr	r3, [r5, #12]
 801dc9a:	42ab      	cmp	r3, r5
 801dc9c:	f000 846e 	beq.w	801e57c <tcp_input+0xaf8>
      if (prev != NULL) {
 801dca0:	f1b8 0f00 	cmp.w	r8, #0
 801dca4:	d009      	beq.n	801dcba <tcp_input+0x236>
        pcb->next = tcp_active_pcbs;
 801dca6:	4a75      	ldr	r2, [pc, #468]	; (801de7c <tcp_input+0x3f8>)
        prev->next = pcb->next;
 801dca8:	f8c8 300c 	str.w	r3, [r8, #12]
        pcb->next = tcp_active_pcbs;
 801dcac:	6813      	ldr	r3, [r2, #0]
        tcp_active_pcbs = pcb;
 801dcae:	6015      	str	r5, [r2, #0]
        pcb->next = tcp_active_pcbs;
 801dcb0:	60eb      	str	r3, [r5, #12]
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 801dcb2:	68eb      	ldr	r3, [r5, #12]
 801dcb4:	42ab      	cmp	r3, r5
 801dcb6:	f000 8447 	beq.w	801e548 <tcp_input+0xac4>
    inseg.next = NULL;
 801dcba:	2300      	movs	r3, #0
 801dcbc:	4f70      	ldr	r7, [pc, #448]	; (801de80 <tcp_input+0x3fc>)
    recv_data = NULL;
 801dcbe:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 801dea8 <tcp_input+0x424>
    recv_flags = 0;
 801dcc2:	f8df a1e8 	ldr.w	sl, [pc, #488]	; 801deac <tcp_input+0x428>
    recv_acked = 0;
 801dcc6:	f8df b1e8 	ldr.w	fp, [pc, #488]	; 801deb0 <tcp_input+0x42c>
    inseg.len = p->tot_len;
 801dcca:	8922      	ldrh	r2, [r4, #8]
    inseg.next = NULL;
 801dccc:	603b      	str	r3, [r7, #0]
    recv_data = NULL;
 801dcce:	f8c8 3000 	str.w	r3, [r8]
    recv_flags = 0;
 801dcd2:	f88a 3000 	strb.w	r3, [sl]
    recv_acked = 0;
 801dcd6:	f8ab 3000 	strh.w	r3, [fp]
    if (flags & TCP_PSH) {
 801dcda:	4b6a      	ldr	r3, [pc, #424]	; (801de84 <tcp_input+0x400>)
    inseg.len = p->tot_len;
 801dcdc:	813a      	strh	r2, [r7, #8]
    if (flags & TCP_PSH) {
 801dcde:	781b      	ldrb	r3, [r3, #0]
    inseg.tcphdr = tcphdr;
 801dce0:	6832      	ldr	r2, [r6, #0]
    inseg.p = p;
 801dce2:	607c      	str	r4, [r7, #4]
    inseg.tcphdr = tcphdr;
 801dce4:	60fa      	str	r2, [r7, #12]
    if (flags & TCP_PSH) {
 801dce6:	071a      	lsls	r2, r3, #28
 801dce8:	d503      	bpl.n	801dcf2 <tcp_input+0x26e>
      p->flags |= PBUF_FLAG_PUSH;
 801dcea:	7b62      	ldrb	r2, [r4, #13]
 801dcec:	f042 0201 	orr.w	r2, r2, #1
 801dcf0:	7362      	strb	r2, [r4, #13]
    if (pcb->refused_data != NULL) {
 801dcf2:	6faa      	ldr	r2, [r5, #120]	; 0x78
 801dcf4:	b172      	cbz	r2, 801dd14 <tcp_input+0x290>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801dcf6:	4628      	mov	r0, r5
 801dcf8:	f7fe ff78 	bl	801cbec <tcp_process_refused_data>
 801dcfc:	300d      	adds	r0, #13
 801dcfe:	f000 8296 	beq.w	801e22e <tcp_input+0x7aa>
 801dd02:	6fab      	ldr	r3, [r5, #120]	; 0x78
 801dd04:	b123      	cbz	r3, 801dd10 <tcp_input+0x28c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801dd06:	9b05      	ldr	r3, [sp, #20]
 801dd08:	881b      	ldrh	r3, [r3, #0]
 801dd0a:	2b00      	cmp	r3, #0
 801dd0c:	f040 828f 	bne.w	801e22e <tcp_input+0x7aa>
  if (flags & TCP_RST) {
 801dd10:	4b5c      	ldr	r3, [pc, #368]	; (801de84 <tcp_input+0x400>)
 801dd12:	781b      	ldrb	r3, [r3, #0]
    tcp_input_pcb = pcb;
 801dd14:	4c5c      	ldr	r4, [pc, #368]	; (801de88 <tcp_input+0x404>)
  if (flags & TCP_RST) {
 801dd16:	075a      	lsls	r2, r3, #29
    tcp_input_pcb = pcb;
 801dd18:	6025      	str	r5, [r4, #0]
  if (flags & TCP_RST) {
 801dd1a:	f140 8163 	bpl.w	801dfe4 <tcp_input+0x560>
    if (pcb->state == SYN_SENT) {
 801dd1e:	7d29      	ldrb	r1, [r5, #20]
 801dd20:	2902      	cmp	r1, #2
 801dd22:	f000 8350 	beq.w	801e3c6 <tcp_input+0x942>
      if (seqno == pcb->rcv_nxt) {
 801dd26:	4b59      	ldr	r3, [pc, #356]	; (801de8c <tcp_input+0x408>)
 801dd28:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 801dd2a:	681b      	ldr	r3, [r3, #0]
 801dd2c:	429a      	cmp	r2, r3
 801dd2e:	f000 844a 	beq.w	801e5c6 <tcp_input+0xb42>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801dd32:	1a9b      	subs	r3, r3, r2
 801dd34:	d404      	bmi.n	801dd40 <tcp_input+0x2bc>
 801dd36:	8d2a      	ldrh	r2, [r5, #40]	; 0x28
 801dd38:	1a9b      	subs	r3, r3, r2
 801dd3a:	2b00      	cmp	r3, #0
 801dd3c:	f340 833e 	ble.w	801e3bc <tcp_input+0x938>
      if (recv_flags & TF_RESET) {
 801dd40:	f89a 3000 	ldrb.w	r3, [sl]
 801dd44:	0718      	lsls	r0, r3, #28
 801dd46:	f140 8278 	bpl.w	801e23a <tcp_input+0x7b6>
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 801dd4a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 801dd4e:	b11b      	cbz	r3, 801dd58 <tcp_input+0x2d4>
 801dd50:	f06f 010d 	mvn.w	r1, #13
 801dd54:	6928      	ldr	r0, [r5, #16]
 801dd56:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801dd58:	4848      	ldr	r0, [pc, #288]	; (801de7c <tcp_input+0x3f8>)
 801dd5a:	4629      	mov	r1, r5
 801dd5c:	f7fe fbc4 	bl	801c4e8 <tcp_pcb_remove>
        tcp_free(pcb);
 801dd60:	4628      	mov	r0, r5
 801dd62:	f7fd fdbd 	bl	801b8e0 <tcp_free>
    tcp_input_pcb = NULL;
 801dd66:	2500      	movs	r5, #0
    if (inseg.p != NULL) {
 801dd68:	6878      	ldr	r0, [r7, #4]
    tcp_input_pcb = NULL;
 801dd6a:	6025      	str	r5, [r4, #0]
    recv_data = NULL;
 801dd6c:	f8c8 5000 	str.w	r5, [r8]
    if (inseg.p != NULL) {
 801dd70:	b110      	cbz	r0, 801dd78 <tcp_input+0x2f4>
      pbuf_free(inseg.p);
 801dd72:	f7fd fa75 	bl	801b260 <pbuf_free>
      inseg.p = NULL;
 801dd76:	607d      	str	r5, [r7, #4]
}
 801dd78:	b009      	add	sp, #36	; 0x24
 801dd7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801dd7e:	22fd      	movs	r2, #253	; 0xfd
 801dd80:	4943      	ldr	r1, [pc, #268]	; (801de90 <tcp_input+0x40c>)
 801dd82:	4650      	mov	r0, sl
 801dd84:	f007 fb36 	bl	80253f4 <iprintf>
 801dd88:	4b42      	ldr	r3, [pc, #264]	; (801de94 <tcp_input+0x410>)
 801dd8a:	e735      	b.n	801dbf8 <tcp_input+0x174>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801dd8c:	22fc      	movs	r2, #252	; 0xfc
 801dd8e:	4942      	ldr	r1, [pc, #264]	; (801de98 <tcp_input+0x414>)
 801dd90:	4650      	mov	r0, sl
 801dd92:	f007 fb2f 	bl	80253f4 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801dd96:	7d2a      	ldrb	r2, [r5, #20]
 801dd98:	4b3e      	ldr	r3, [pc, #248]	; (801de94 <tcp_input+0x410>)
 801dd9a:	e72a      	b.n	801dbf2 <tcp_input+0x16e>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801dd9c:	4b3f      	ldr	r3, [pc, #252]	; (801de9c <tcp_input+0x418>)
 801dd9e:	681d      	ldr	r5, [r3, #0]
 801dda0:	2d00      	cmp	r5, #0
 801dda2:	d05b      	beq.n	801de5c <tcp_input+0x3d8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801dda4:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 801de94 <tcp_input+0x410>
 801dda8:	f8df b108 	ldr.w	fp, [pc, #264]	; 801deb4 <tcp_input+0x430>
 801ddac:	f8df a108 	ldr.w	sl, [pc, #264]	; 801deb8 <tcp_input+0x434>
 801ddb0:	e002      	b.n	801ddb8 <tcp_input+0x334>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801ddb2:	68ed      	ldr	r5, [r5, #12]
 801ddb4:	2d00      	cmp	r5, #0
 801ddb6:	d051      	beq.n	801de5c <tcp_input+0x3d8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801ddb8:	7d2b      	ldrb	r3, [r5, #20]
 801ddba:	2b0a      	cmp	r3, #10
 801ddbc:	4643      	mov	r3, r8
 801ddbe:	d005      	beq.n	801ddcc <tcp_input+0x348>
 801ddc0:	f240 121f 	movw	r2, #287	; 0x11f
 801ddc4:	4659      	mov	r1, fp
 801ddc6:	4650      	mov	r0, sl
 801ddc8:	f007 fb14 	bl	80253f4 <iprintf>
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801ddcc:	7a2a      	ldrb	r2, [r5, #8]
 801ddce:	b132      	cbz	r2, 801ddde <tcp_input+0x35a>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801ddd0:	687b      	ldr	r3, [r7, #4]
 801ddd2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801ddd6:	3301      	adds	r3, #1
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801ddd8:	b2db      	uxtb	r3, r3
 801ddda:	429a      	cmp	r2, r3
 801dddc:	d1e9      	bne.n	801ddb2 <tcp_input+0x32e>
      if (pcb->remote_port == tcphdr->src &&
 801ddde:	6832      	ldr	r2, [r6, #0]
 801dde0:	8b2b      	ldrh	r3, [r5, #24]
 801dde2:	8811      	ldrh	r1, [r2, #0]
 801dde4:	428b      	cmp	r3, r1
 801dde6:	d1e4      	bne.n	801ddb2 <tcp_input+0x32e>
          pcb->local_port == tcphdr->dest &&
 801dde8:	8852      	ldrh	r2, [r2, #2]
      if (pcb->remote_port == tcphdr->src &&
 801ddea:	8ae8      	ldrh	r0, [r5, #22]
 801ddec:	4290      	cmp	r0, r2
 801ddee:	d1e0      	bne.n	801ddb2 <tcp_input+0x32e>
          pcb->local_port == tcphdr->dest &&
 801ddf0:	6869      	ldr	r1, [r5, #4]
 801ddf2:	693a      	ldr	r2, [r7, #16]
 801ddf4:	4291      	cmp	r1, r2
 801ddf6:	d1dc      	bne.n	801ddb2 <tcp_input+0x32e>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801ddf8:	6829      	ldr	r1, [r5, #0]
 801ddfa:	697a      	ldr	r2, [r7, #20]
 801ddfc:	4291      	cmp	r1, r2
 801ddfe:	d1d8      	bne.n	801ddb2 <tcp_input+0x32e>
  if (flags & TCP_RST) {
 801de00:	4a20      	ldr	r2, [pc, #128]	; (801de84 <tcp_input+0x400>)
 801de02:	7812      	ldrb	r2, [r2, #0]
 801de04:	0757      	lsls	r7, r2, #29
 801de06:	f53f ae4a 	bmi.w	801da9e <tcp_input+0x1a>
  if (flags & TCP_SYN) {
 801de0a:	0796      	lsls	r6, r2, #30
 801de0c:	f140 8395 	bpl.w	801e53a <tcp_input+0xab6>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 801de10:	4a1e      	ldr	r2, [pc, #120]	; (801de8c <tcp_input+0x408>)
 801de12:	6a69      	ldr	r1, [r5, #36]	; 0x24
 801de14:	6812      	ldr	r2, [r2, #0]
 801de16:	1a51      	subs	r1, r2, r1
 801de18:	d404      	bmi.n	801de24 <tcp_input+0x3a0>
 801de1a:	8d2e      	ldrh	r6, [r5, #40]	; 0x28
 801de1c:	1b89      	subs	r1, r1, r6
 801de1e:	2900      	cmp	r1, #0
 801de20:	f340 83ba 	ble.w	801e598 <tcp_input+0xb14>
  if ((tcplen > 0)) {
 801de24:	9b05      	ldr	r3, [sp, #20]
 801de26:	881b      	ldrh	r3, [r3, #0]
 801de28:	2b00      	cmp	r3, #0
 801de2a:	f43f ae38 	beq.w	801da9e <tcp_input+0x1a>
    tcp_ack_now(pcb);
 801de2e:	8b6b      	ldrh	r3, [r5, #26]
    tcp_output(pcb);
 801de30:	4628      	mov	r0, r5
    tcp_ack_now(pcb);
 801de32:	f043 0302 	orr.w	r3, r3, #2
 801de36:	836b      	strh	r3, [r5, #26]
    tcp_output(pcb);
 801de38:	f001 fbc4 	bl	801f5c4 <tcp_output>
        pbuf_free(p);
 801de3c:	e62f      	b.n	801da9e <tcp_input+0x1a>
    tcplen++;
 801de3e:	1c5a      	adds	r2, r3, #1
 801de40:	4917      	ldr	r1, [pc, #92]	; (801dea0 <tcp_input+0x41c>)
 801de42:	b292      	uxth	r2, r2
 801de44:	9105      	str	r1, [sp, #20]
    if (tcplen < p->tot_len) {
 801de46:	4293      	cmp	r3, r2
    tcplen++;
 801de48:	800a      	strh	r2, [r1, #0]
    if (tcplen < p->tot_len) {
 801de4a:	f67f aec2 	bls.w	801dbd2 <tcp_input+0x14e>
 801de4e:	e626      	b.n	801da9e <tcp_input+0x1a>
    tcphdr_opt1len = tcphdr_optlen;
 801de50:	4a14      	ldr	r2, [pc, #80]	; (801dea4 <tcp_input+0x420>)
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801de52:	4620      	mov	r0, r4
    tcphdr_opt1len = tcphdr_optlen;
 801de54:	8013      	strh	r3, [r2, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801de56:	f7fd f977 	bl	801b148 <pbuf_remove_header>
 801de5a:	e68e      	b.n	801db7a <tcp_input+0xf6>
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801de5c:	f8df a05c 	ldr.w	sl, [pc, #92]	; 801debc <tcp_input+0x438>
 801de60:	f8da 8000 	ldr.w	r8, [sl]
 801de64:	f1b8 0f00 	cmp.w	r8, #0
 801de68:	f000 8237 	beq.w	801e2da <tcp_input+0x856>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801de6c:	f8d7 c004 	ldr.w	ip, [r7, #4]
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801de70:	4645      	mov	r5, r8
      if (lpcb->local_port == tcphdr->dest) {
 801de72:	6830      	ldr	r0, [r6, #0]
    prev = NULL;
 801de74:	2100      	movs	r1, #0
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801de76:	f8d7 e014 	ldr.w	lr, [r7, #20]
 801de7a:	e027      	b.n	801decc <tcp_input+0x448>
 801de7c:	2002e0c4 	.word	0x2002e0c4
 801de80:	2002e0e8 	.word	0x2002e0e8
 801de84:	2002e0e4 	.word	0x2002e0e4
 801de88:	2002e108 	.word	0x2002e108
 801de8c:	2002e104 	.word	0x2002e104
 801de90:	08044760 	.word	0x08044760
 801de94:	080444c8 	.word	0x080444c8
 801de98:	08044734 	.word	0x08044734
 801de9c:	2002e0dc 	.word	0x2002e0dc
 801dea0:	2002e11e 	.word	0x2002e11e
 801dea4:	2002e114 	.word	0x2002e114
 801dea8:	2002e0fc 	.word	0x2002e0fc
 801deac:	2002e100 	.word	0x2002e100
 801deb0:	2002e0f8 	.word	0x2002e0f8
 801deb4:	080447e0 	.word	0x080447e0
 801deb8:	0802a048 	.word	0x0802a048
 801debc:	2002e0d0 	.word	0x2002e0d0
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801dec0:	68eb      	ldr	r3, [r5, #12]
 801dec2:	4629      	mov	r1, r5
 801dec4:	461d      	mov	r5, r3
 801dec6:	2b00      	cmp	r3, #0
 801dec8:	f000 8208 	beq.w	801e2dc <tcp_input+0x858>
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801decc:	7a2a      	ldrb	r2, [r5, #8]
 801dece:	b12a      	cbz	r2, 801dedc <tcp_input+0x458>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801ded0:	f89c 3038 	ldrb.w	r3, [ip, #56]	; 0x38
 801ded4:	3301      	adds	r3, #1
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801ded6:	b2db      	uxtb	r3, r3
 801ded8:	429a      	cmp	r2, r3
 801deda:	d1f1      	bne.n	801dec0 <tcp_input+0x43c>
      if (lpcb->local_port == tcphdr->dest) {
 801dedc:	8aea      	ldrh	r2, [r5, #22]
 801dede:	8843      	ldrh	r3, [r0, #2]
 801dee0:	429a      	cmp	r2, r3
 801dee2:	d1ed      	bne.n	801dec0 <tcp_input+0x43c>
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801dee4:	682a      	ldr	r2, [r5, #0]
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 801dee6:	b10a      	cbz	r2, 801deec <tcp_input+0x468>
 801dee8:	4572      	cmp	r2, lr
 801deea:	d1e9      	bne.n	801dec0 <tcp_input+0x43c>
      if (prev != NULL) {
 801deec:	b129      	cbz	r1, 801defa <tcp_input+0x476>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801deee:	68ea      	ldr	r2, [r5, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801def0:	f8ca 5000 	str.w	r5, [sl]
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801def4:	60ca      	str	r2, [r1, #12]
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801def6:	f8c5 800c 	str.w	r8, [r5, #12]
  if (flags & TCP_RST) {
 801defa:	4a9d      	ldr	r2, [pc, #628]	; (801e170 <tcp_input+0x6ec>)
 801defc:	7812      	ldrb	r2, [r2, #0]
 801defe:	0751      	lsls	r1, r2, #29
 801df00:	f53f adcd 	bmi.w	801da9e <tcp_input+0x1a>
  if (flags & TCP_ACK) {
 801df04:	f012 0810 	ands.w	r8, r2, #16
 801df08:	f040 8273 	bne.w	801e3f2 <tcp_input+0x96e>
  } else if (flags & TCP_SYN) {
 801df0c:	0791      	lsls	r1, r2, #30
 801df0e:	f57f adc6 	bpl.w	801da9e <tcp_input+0x1a>
    npcb = tcp_alloc(pcb->prio);
 801df12:	7d68      	ldrb	r0, [r5, #21]
 801df14:	f7fe fc90 	bl	801c838 <tcp_alloc>
    if (npcb == NULL) {
 801df18:	4681      	mov	r9, r0
 801df1a:	2800      	cmp	r0, #0
 801df1c:	f000 82ce 	beq.w	801e4bc <tcp_input+0xa38>
    npcb->rcv_nxt = seqno + 1;
 801df20:	4b94      	ldr	r3, [pc, #592]	; (801e174 <tcp_input+0x6f0>)
    npcb->remote_port = tcphdr->src;
 801df22:	6831      	ldr	r1, [r6, #0]
    npcb->rcv_nxt = seqno + 1;
 801df24:	681b      	ldr	r3, [r3, #0]
    npcb->remote_port = tcphdr->src;
 801df26:	780a      	ldrb	r2, [r1, #0]
    npcb->rcv_nxt = seqno + 1;
 801df28:	3301      	adds	r3, #1
    npcb->remote_port = tcphdr->src;
 801df2a:	7849      	ldrb	r1, [r1, #1]
 801df2c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    npcb->local_port = pcb->local_port;
 801df30:	8ae9      	ldrh	r1, [r5, #22]
    npcb->rcv_nxt = seqno + 1;
 801df32:	6243      	str	r3, [r0, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 801df34:	62c3      	str	r3, [r0, #44]	; 0x2c
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801df36:	697b      	ldr	r3, [r7, #20]
    npcb->remote_port = tcphdr->src;
 801df38:	8302      	strh	r2, [r0, #24]
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801df3a:	6003      	str	r3, [r0, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801df3c:	693b      	ldr	r3, [r7, #16]
    npcb->local_port = pcb->local_port;
 801df3e:	82c1      	strh	r1, [r0, #22]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801df40:	6043      	str	r3, [r0, #4]
    npcb->state = SYN_RCVD;
 801df42:	2303      	movs	r3, #3
 801df44:	7503      	strb	r3, [r0, #20]
    iss = tcp_next_iss(npcb);
 801df46:	f7fe fee7 	bl	801cd18 <tcp_next_iss>
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801df4a:	4b8a      	ldr	r3, [pc, #552]	; (801e174 <tcp_input+0x6f0>)
    npcb->snd_nxt = iss;
 801df4c:	f8c9 0050 	str.w	r0, [r9, #80]	; 0x50
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801df50:	681b      	ldr	r3, [r3, #0]
    npcb->lastack = iss;
 801df52:	f8c9 0044 	str.w	r0, [r9, #68]	; 0x44
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801df56:	3b01      	subs	r3, #1
    npcb->snd_lbb = iss;
 801df58:	f8c9 005c 	str.w	r0, [r9, #92]	; 0x5c
    TCP_REG_ACTIVE(npcb);
 801df5c:	4a86      	ldr	r2, [pc, #536]	; (801e178 <tcp_input+0x6f4>)
    npcb->snd_wl2 = iss;
 801df5e:	e9c9 3015 	strd	r3, r0, [r9, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 801df62:	692b      	ldr	r3, [r5, #16]
    npcb->listener = pcb;
 801df64:	f8c9 507c 	str.w	r5, [r9, #124]	; 0x7c
    npcb->callback_arg = pcb->callback_arg;
 801df68:	f8c9 3010 	str.w	r3, [r9, #16]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801df6c:	7a6b      	ldrb	r3, [r5, #9]
 801df6e:	f003 030c 	and.w	r3, r3, #12
 801df72:	f889 3009 	strb.w	r3, [r9, #9]
    npcb->netif_idx = pcb->netif_idx;
 801df76:	7a2b      	ldrb	r3, [r5, #8]
 801df78:	f889 3008 	strb.w	r3, [r9, #8]
    TCP_REG_ACTIVE(npcb);
 801df7c:	6813      	ldr	r3, [r2, #0]
 801df7e:	f8c2 9000 	str.w	r9, [r2]
 801df82:	f8c9 300c 	str.w	r3, [r9, #12]
 801df86:	f001 fe49 	bl	801fc1c <tcp_timer_needed>
  if (tcphdr_optlen != 0) {
 801df8a:	4b7c      	ldr	r3, [pc, #496]	; (801e17c <tcp_input+0x6f8>)
    TCP_REG_ACTIVE(npcb);
 801df8c:	4a7c      	ldr	r2, [pc, #496]	; (801e180 <tcp_input+0x6fc>)
 801df8e:	2101      	movs	r1, #1
  if (tcphdr_optlen != 0) {
 801df90:	881b      	ldrh	r3, [r3, #0]
    TCP_REG_ACTIVE(npcb);
 801df92:	7011      	strb	r1, [r2, #0]
  if (tcphdr_optlen != 0) {
 801df94:	b12b      	cbz	r3, 801dfa2 <tcp_input+0x51e>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801df96:	4b7b      	ldr	r3, [pc, #492]	; (801e184 <tcp_input+0x700>)
 801df98:	4648      	mov	r0, r9
 801df9a:	f8a3 8000 	strh.w	r8, [r3]
 801df9e:	f7ff fcd1 	bl	801d944 <tcp_parseopt.part.0>
    npcb->snd_wnd = tcphdr->wnd;
 801dfa2:	6833      	ldr	r3, [r6, #0]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801dfa4:	f109 0204 	add.w	r2, r9, #4
 801dfa8:	f8b9 5032 	ldrh.w	r5, [r9, #50]	; 0x32
    npcb->snd_wnd = tcphdr->wnd;
 801dfac:	89db      	ldrh	r3, [r3, #14]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801dfae:	4610      	mov	r0, r2
 801dfb0:	9205      	str	r2, [sp, #20]
    npcb->snd_wnd = tcphdr->wnd;
 801dfb2:	f8a9 3060 	strh.w	r3, [r9, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 801dfb6:	f8a9 3062 	strh.w	r3, [r9, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801dfba:	f004 fd4d 	bl	8022a58 <ip4_route>
 801dfbe:	9a05      	ldr	r2, [sp, #20]
 801dfc0:	4601      	mov	r1, r0
 801dfc2:	4628      	mov	r0, r5
 801dfc4:	f7fe fec4 	bl	801cd50 <tcp_eff_send_mss_netif>
 801dfc8:	4603      	mov	r3, r0
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801dfca:	2112      	movs	r1, #18
 801dfcc:	4648      	mov	r0, r9
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801dfce:	f8a9 3032 	strh.w	r3, [r9, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801dfd2:	f001 f8db 	bl	801f18c <tcp_enqueue_flags>
    if (rc != ERR_OK) {
 801dfd6:	2800      	cmp	r0, #0
 801dfd8:	f040 82ca 	bne.w	801e570 <tcp_input+0xaec>
    tcp_output(npcb);
 801dfdc:	4648      	mov	r0, r9
 801dfde:	f001 faf1 	bl	801f5c4 <tcp_output>
 801dfe2:	e55c      	b.n	801da9e <tcp_input+0x1a>
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801dfe4:	f013 0102 	ands.w	r1, r3, #2
 801dfe8:	d004      	beq.n	801dff4 <tcp_input+0x570>
 801dfea:	7d2a      	ldrb	r2, [r5, #20]
 801dfec:	3a02      	subs	r2, #2
 801dfee:	2a01      	cmp	r2, #1
 801dff0:	f200 81e4 	bhi.w	801e3bc <tcp_input+0x938>
  if ((pcb->flags & TF_RXCLOSED) == 0) {
 801dff4:	8b6a      	ldrh	r2, [r5, #26]
 801dff6:	06d0      	lsls	r0, r2, #27
 801dff8:	d402      	bmi.n	801e000 <tcp_input+0x57c>
    pcb->tmr = tcp_ticks;
 801dffa:	4a63      	ldr	r2, [pc, #396]	; (801e188 <tcp_input+0x704>)
 801dffc:	6812      	ldr	r2, [r2, #0]
 801dffe:	622a      	str	r2, [r5, #32]
  if (tcphdr_optlen != 0) {
 801e000:	4a5e      	ldr	r2, [pc, #376]	; (801e17c <tcp_input+0x6f8>)
 801e002:	8810      	ldrh	r0, [r2, #0]
  pcb->persist_probe = 0;
 801e004:	2200      	movs	r2, #0
 801e006:	f8a5 209a 	strh.w	r2, [r5, #154]	; 0x9a
  if (tcphdr_optlen != 0) {
 801e00a:	b140      	cbz	r0, 801e01e <tcp_input+0x59a>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801e00c:	485d      	ldr	r0, [pc, #372]	; (801e184 <tcp_input+0x700>)
 801e00e:	8002      	strh	r2, [r0, #0]
 801e010:	4628      	mov	r0, r5
 801e012:	e9cd 3106 	strd	r3, r1, [sp, #24]
 801e016:	f7ff fc95 	bl	801d944 <tcp_parseopt.part.0>
 801e01a:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
  switch (pcb->state) {
 801e01e:	7d2a      	ldrb	r2, [r5, #20]
 801e020:	3a02      	subs	r2, #2
 801e022:	2a07      	cmp	r2, #7
 801e024:	f63f ae8c 	bhi.w	801dd40 <tcp_input+0x2bc>
 801e028:	e8df f002 	tbb	[pc, r2]
 801e02c:	89041331 	.word	0x89041331
 801e030:	55b4046e 	.word	0x55b4046e
      tcp_receive(pcb);
 801e034:	4628      	mov	r0, r5
 801e036:	f7fe ffdd 	bl	801cff4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801e03a:	f89a 3000 	ldrb.w	r3, [sl]
 801e03e:	069e      	lsls	r6, r3, #26
 801e040:	f57f ae7e 	bpl.w	801dd40 <tcp_input+0x2bc>
        tcp_ack_now(pcb);
 801e044:	8b6b      	ldrh	r3, [r5, #26]
 801e046:	f043 0302 	orr.w	r3, r3, #2
 801e04a:	836b      	strh	r3, [r5, #26]
        pcb->state = CLOSE_WAIT;
 801e04c:	2307      	movs	r3, #7
 801e04e:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 801e050:	e676      	b.n	801dd40 <tcp_input+0x2bc>
      if (flags & TCP_ACK) {
 801e052:	06da      	lsls	r2, r3, #27
 801e054:	f140 821c 	bpl.w	801e490 <tcp_input+0xa0c>
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801e058:	4b4c      	ldr	r3, [pc, #304]	; (801e18c <tcp_input+0x708>)
 801e05a:	6819      	ldr	r1, [r3, #0]
 801e05c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 801e05e:	43db      	mvns	r3, r3
 801e060:	42cb      	cmn	r3, r1
 801e062:	d404      	bmi.n	801e06e <tcp_input+0x5ea>
 801e064:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 801e066:	1acb      	subs	r3, r1, r3
 801e068:	2b00      	cmp	r3, #0
 801e06a:	f340 823a 	ble.w	801e4e2 <tcp_input+0xa5e>
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801e06e:	9a05      	ldr	r2, [sp, #20]
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801e070:	6833      	ldr	r3, [r6, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801e072:	8810      	ldrh	r0, [r2, #0]
 801e074:	4a3f      	ldr	r2, [pc, #252]	; (801e174 <tcp_input+0x6f0>)
 801e076:	6812      	ldr	r2, [r2, #0]
 801e078:	4402      	add	r2, r0
 801e07a:	8818      	ldrh	r0, [r3, #0]
 801e07c:	9002      	str	r0, [sp, #8]
 801e07e:	4628      	mov	r0, r5
 801e080:	885b      	ldrh	r3, [r3, #2]
 801e082:	e9cd 9300 	strd	r9, r3, [sp]
 801e086:	4b42      	ldr	r3, [pc, #264]	; (801e190 <tcp_input+0x70c>)
 801e088:	f001 fa22 	bl	801f4d0 <tcp_rst>
    if (err != ERR_ABRT) {
 801e08c:	e658      	b.n	801dd40 <tcp_input+0x2bc>
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801e08e:	f003 0212 	and.w	r2, r3, #18
 801e092:	2a12      	cmp	r2, #18
 801e094:	f000 813b 	beq.w	801e30e <tcp_input+0x88a>
      else if (flags & TCP_ACK) {
 801e098:	06d9      	lsls	r1, r3, #27
 801e09a:	f57f ae51 	bpl.w	801dd40 <tcp_input+0x2bc>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801e09e:	9a05      	ldr	r2, [sp, #20]
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801e0a0:	6833      	ldr	r3, [r6, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801e0a2:	8811      	ldrh	r1, [r2, #0]
 801e0a4:	4a33      	ldr	r2, [pc, #204]	; (801e174 <tcp_input+0x6f0>)
 801e0a6:	8818      	ldrh	r0, [r3, #0]
 801e0a8:	6812      	ldr	r2, [r2, #0]
 801e0aa:	440a      	add	r2, r1
 801e0ac:	4937      	ldr	r1, [pc, #220]	; (801e18c <tcp_input+0x708>)
 801e0ae:	6809      	ldr	r1, [r1, #0]
 801e0b0:	9002      	str	r0, [sp, #8]
 801e0b2:	4628      	mov	r0, r5
 801e0b4:	885b      	ldrh	r3, [r3, #2]
 801e0b6:	e9cd 9300 	strd	r9, r3, [sp]
 801e0ba:	4b35      	ldr	r3, [pc, #212]	; (801e190 <tcp_input+0x70c>)
 801e0bc:	f001 fa08 	bl	801f4d0 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801e0c0:	f895 3042 	ldrb.w	r3, [r5, #66]	; 0x42
 801e0c4:	2b05      	cmp	r3, #5
 801e0c6:	f63f ae3b 	bhi.w	801dd40 <tcp_input+0x2bc>
          pcb->rtime = 0;
 801e0ca:	2300      	movs	r3, #0
          tcp_rexmit_rto(pcb);
 801e0cc:	4628      	mov	r0, r5
          pcb->rtime = 0;
 801e0ce:	862b      	strh	r3, [r5, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 801e0d0:	f001 fc80 	bl	801f9d4 <tcp_rexmit_rto>
    if (err != ERR_ABRT) {
 801e0d4:	e634      	b.n	801dd40 <tcp_input+0x2bc>
      tcp_receive(pcb);
 801e0d6:	4628      	mov	r0, r5
 801e0d8:	f7fe ff8c 	bl	801cff4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801e0dc:	4b24      	ldr	r3, [pc, #144]	; (801e170 <tcp_input+0x6ec>)
 801e0de:	781b      	ldrb	r3, [r3, #0]
 801e0e0:	06de      	lsls	r6, r3, #27
 801e0e2:	f57f ae2d 	bpl.w	801dd40 <tcp_input+0x2bc>
 801e0e6:	4b29      	ldr	r3, [pc, #164]	; (801e18c <tcp_input+0x708>)
 801e0e8:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 801e0ea:	681b      	ldr	r3, [r3, #0]
 801e0ec:	429a      	cmp	r2, r3
 801e0ee:	f47f ae27 	bne.w	801dd40 <tcp_input+0x2bc>
 801e0f2:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 801e0f4:	2b00      	cmp	r3, #0
 801e0f6:	f47f ae23 	bne.w	801dd40 <tcp_input+0x2bc>
        recv_flags |= TF_CLOSED;
 801e0fa:	f89a 3000 	ldrb.w	r3, [sl]
 801e0fe:	f043 0310 	orr.w	r3, r3, #16
 801e102:	f88a 3000 	strb.w	r3, [sl]
    if (err != ERR_ABRT) {
 801e106:	e61b      	b.n	801dd40 <tcp_input+0x2bc>
      tcp_receive(pcb);
 801e108:	4628      	mov	r0, r5
 801e10a:	f7fe ff73 	bl	801cff4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801e10e:	f89a 3000 	ldrb.w	r3, [sl]
 801e112:	069a      	lsls	r2, r3, #26
 801e114:	f57f ae14 	bpl.w	801dd40 <tcp_input+0x2bc>
        tcp_ack_now(pcb);
 801e118:	8b6b      	ldrh	r3, [r5, #26]
        tcp_pcb_purge(pcb);
 801e11a:	4628      	mov	r0, r5
        tcp_ack_now(pcb);
 801e11c:	f043 0302 	orr.w	r3, r3, #2
 801e120:	836b      	strh	r3, [r5, #26]
        tcp_pcb_purge(pcb);
 801e122:	f7fd fee1 	bl	801bee8 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801e126:	4b14      	ldr	r3, [pc, #80]	; (801e178 <tcp_input+0x6f4>)
 801e128:	681b      	ldr	r3, [r3, #0]
 801e12a:	42ab      	cmp	r3, r5
 801e12c:	d061      	beq.n	801e1f2 <tcp_input+0x76e>
 801e12e:	2b00      	cmp	r3, #0
 801e130:	d062      	beq.n	801e1f8 <tcp_input+0x774>
 801e132:	68da      	ldr	r2, [r3, #12]
 801e134:	42aa      	cmp	r2, r5
 801e136:	f000 8210 	beq.w	801e55a <tcp_input+0xad6>
 801e13a:	4613      	mov	r3, r2
 801e13c:	e7f7      	b.n	801e12e <tcp_input+0x6aa>
      tcp_receive(pcb);
 801e13e:	4628      	mov	r0, r5
 801e140:	f7fe ff58 	bl	801cff4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801e144:	f89a 3000 	ldrb.w	r3, [sl]
 801e148:	f013 0f20 	tst.w	r3, #32
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801e14c:	4b08      	ldr	r3, [pc, #32]	; (801e170 <tcp_input+0x6ec>)
 801e14e:	781b      	ldrb	r3, [r3, #0]
      if (recv_flags & TF_GOT_FIN) {
 801e150:	f000 818e 	beq.w	801e470 <tcp_input+0x9ec>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801e154:	06d8      	lsls	r0, r3, #27
 801e156:	d504      	bpl.n	801e162 <tcp_input+0x6de>
 801e158:	4b0c      	ldr	r3, [pc, #48]	; (801e18c <tcp_input+0x708>)
 801e15a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 801e15c:	681b      	ldr	r3, [r3, #0]
 801e15e:	429a      	cmp	r2, r3
 801e160:	d038      	beq.n	801e1d4 <tcp_input+0x750>
          tcp_ack_now(pcb);
 801e162:	8b6b      	ldrh	r3, [r5, #26]
 801e164:	f043 0302 	orr.w	r3, r3, #2
 801e168:	836b      	strh	r3, [r5, #26]
          pcb->state = CLOSING;
 801e16a:	2308      	movs	r3, #8
 801e16c:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 801e16e:	e5e7      	b.n	801dd40 <tcp_input+0x2bc>
 801e170:	2002e0e4 	.word	0x2002e0e4
 801e174:	2002e104 	.word	0x2002e104
 801e178:	2002e0c4 	.word	0x2002e0c4
 801e17c:	2002e11c 	.word	0x2002e11c
 801e180:	2002e0c8 	.word	0x2002e0c8
 801e184:	2002e10c 	.word	0x2002e10c
 801e188:	2002e0d4 	.word	0x2002e0d4
 801e18c:	2002e0e0 	.word	0x2002e0e0
 801e190:	2001ef3c 	.word	0x2001ef3c
      tcp_receive(pcb);
 801e194:	4628      	mov	r0, r5
 801e196:	f7fe ff2d 	bl	801cff4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801e19a:	4ba8      	ldr	r3, [pc, #672]	; (801e43c <tcp_input+0x9b8>)
 801e19c:	781b      	ldrb	r3, [r3, #0]
 801e19e:	06db      	lsls	r3, r3, #27
 801e1a0:	f57f adce 	bpl.w	801dd40 <tcp_input+0x2bc>
 801e1a4:	4ba6      	ldr	r3, [pc, #664]	; (801e440 <tcp_input+0x9bc>)
 801e1a6:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 801e1a8:	681b      	ldr	r3, [r3, #0]
 801e1aa:	429a      	cmp	r2, r3
 801e1ac:	f47f adc8 	bne.w	801dd40 <tcp_input+0x2bc>
 801e1b0:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 801e1b2:	2b00      	cmp	r3, #0
 801e1b4:	f47f adc4 	bne.w	801dd40 <tcp_input+0x2bc>
        tcp_pcb_purge(pcb);
 801e1b8:	4628      	mov	r0, r5
 801e1ba:	f7fd fe95 	bl	801bee8 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801e1be:	4ba1      	ldr	r3, [pc, #644]	; (801e444 <tcp_input+0x9c0>)
 801e1c0:	681b      	ldr	r3, [r3, #0]
 801e1c2:	42ab      	cmp	r3, r5
 801e1c4:	d015      	beq.n	801e1f2 <tcp_input+0x76e>
 801e1c6:	b1bb      	cbz	r3, 801e1f8 <tcp_input+0x774>
 801e1c8:	68da      	ldr	r2, [r3, #12]
 801e1ca:	42aa      	cmp	r2, r5
 801e1cc:	f000 81c5 	beq.w	801e55a <tcp_input+0xad6>
 801e1d0:	4613      	mov	r3, r2
 801e1d2:	e7f8      	b.n	801e1c6 <tcp_input+0x742>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801e1d4:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 801e1d6:	2b00      	cmp	r3, #0
 801e1d8:	d1c3      	bne.n	801e162 <tcp_input+0x6de>
          tcp_ack_now(pcb);
 801e1da:	8b6b      	ldrh	r3, [r5, #26]
          tcp_pcb_purge(pcb);
 801e1dc:	4628      	mov	r0, r5
          tcp_ack_now(pcb);
 801e1de:	f043 0302 	orr.w	r3, r3, #2
 801e1e2:	836b      	strh	r3, [r5, #26]
          tcp_pcb_purge(pcb);
 801e1e4:	f7fd fe80 	bl	801bee8 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 801e1e8:	4b96      	ldr	r3, [pc, #600]	; (801e444 <tcp_input+0x9c0>)
 801e1ea:	681b      	ldr	r3, [r3, #0]
 801e1ec:	42ab      	cmp	r3, r5
 801e1ee:	f040 81b7 	bne.w	801e560 <tcp_input+0xadc>
        TCP_RMV_ACTIVE(pcb);
 801e1f2:	68eb      	ldr	r3, [r5, #12]
 801e1f4:	4a93      	ldr	r2, [pc, #588]	; (801e444 <tcp_input+0x9c0>)
 801e1f6:	6013      	str	r3, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801e1f8:	4b93      	ldr	r3, [pc, #588]	; (801e448 <tcp_input+0x9c4>)
        pcb->state = TIME_WAIT;
 801e1fa:	220a      	movs	r2, #10
 801e1fc:	752a      	strb	r2, [r5, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801e1fe:	681a      	ldr	r2, [r3, #0]
 801e200:	601d      	str	r5, [r3, #0]
 801e202:	60ea      	str	r2, [r5, #12]
        TCP_RMV_ACTIVE(pcb);
 801e204:	2201      	movs	r2, #1
 801e206:	4b91      	ldr	r3, [pc, #580]	; (801e44c <tcp_input+0x9c8>)
 801e208:	701a      	strb	r2, [r3, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801e20a:	f001 fd07 	bl	801fc1c <tcp_timer_needed>
    if (err != ERR_ABRT) {
 801e20e:	e597      	b.n	801dd40 <tcp_input+0x2bc>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801e210:	4b8f      	ldr	r3, [pc, #572]	; (801e450 <tcp_input+0x9cc>)
 801e212:	22c2      	movs	r2, #194	; 0xc2
 801e214:	498f      	ldr	r1, [pc, #572]	; (801e454 <tcp_input+0x9d0>)
 801e216:	4890      	ldr	r0, [pc, #576]	; (801e458 <tcp_input+0x9d4>)
 801e218:	f007 f8ec 	bl	80253f4 <iprintf>
 801e21c:	e47d      	b.n	801db1a <tcp_input+0x96>
    LWIP_ASSERT("p->len == 0", p->len == 0);
 801e21e:	4b8c      	ldr	r3, [pc, #560]	; (801e450 <tcp_input+0x9cc>)
 801e220:	22df      	movs	r2, #223	; 0xdf
 801e222:	498e      	ldr	r1, [pc, #568]	; (801e45c <tcp_input+0x9d8>)
 801e224:	488c      	ldr	r0, [pc, #560]	; (801e458 <tcp_input+0x9d4>)
 801e226:	f007 f8e5 	bl	80253f4 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801e22a:	8923      	ldrh	r3, [r4, #8]
 801e22c:	e49b      	b.n	801db66 <tcp_input+0xe2>
        if (pcb->rcv_ann_wnd == 0) {
 801e22e:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 801e230:	2b00      	cmp	r3, #0
 801e232:	f000 80d9 	beq.w	801e3e8 <tcp_input+0x964>
 801e236:	4c8a      	ldr	r4, [pc, #552]	; (801e460 <tcp_input+0x9dc>)
 801e238:	e595      	b.n	801dd66 <tcp_input+0x2e2>
        if (recv_acked > 0) {
 801e23a:	f8bb 2000 	ldrh.w	r2, [fp]
 801e23e:	b15a      	cbz	r2, 801e258 <tcp_input+0x7d4>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801e240:	f8d5 3080 	ldr.w	r3, [r5, #128]	; 0x80
 801e244:	b12b      	cbz	r3, 801e252 <tcp_input+0x7ce>
 801e246:	4629      	mov	r1, r5
 801e248:	6928      	ldr	r0, [r5, #16]
 801e24a:	4798      	blx	r3
            if (err == ERR_ABRT) {
 801e24c:	300d      	adds	r0, #13
 801e24e:	f43f ad8a 	beq.w	801dd66 <tcp_input+0x2e2>
          recv_acked = 0;
 801e252:	2300      	movs	r3, #0
 801e254:	f8ab 3000 	strh.w	r3, [fp]
        if (tcp_input_delayed_close(pcb)) {
 801e258:	4628      	mov	r0, r5
 801e25a:	f7fe fe2b 	bl	801ceb4 <tcp_input_delayed_close>
 801e25e:	2800      	cmp	r0, #0
 801e260:	f47f ad81 	bne.w	801dd66 <tcp_input+0x2e2>
        if (recv_data != NULL) {
 801e264:	f8d8 3000 	ldr.w	r3, [r8]
 801e268:	b1fb      	cbz	r3, 801e2aa <tcp_input+0x826>
          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801e26a:	6fab      	ldr	r3, [r5, #120]	; 0x78
 801e26c:	b133      	cbz	r3, 801e27c <tcp_input+0x7f8>
 801e26e:	4b78      	ldr	r3, [pc, #480]	; (801e450 <tcp_input+0x9cc>)
 801e270:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801e274:	497b      	ldr	r1, [pc, #492]	; (801e464 <tcp_input+0x9e0>)
 801e276:	4878      	ldr	r0, [pc, #480]	; (801e458 <tcp_input+0x9d4>)
 801e278:	f007 f8bc 	bl	80253f4 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 801e27c:	8b6b      	ldrh	r3, [r5, #26]
 801e27e:	f013 0310 	ands.w	r3, r3, #16
 801e282:	f040 8113 	bne.w	801e4ac <tcp_input+0xa28>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801e286:	f8d5 6084 	ldr.w	r6, [r5, #132]	; 0x84
 801e28a:	2e00      	cmp	r6, #0
 801e28c:	f000 8121 	beq.w	801e4d2 <tcp_input+0xa4e>
 801e290:	f8d8 2000 	ldr.w	r2, [r8]
 801e294:	4629      	mov	r1, r5
 801e296:	6928      	ldr	r0, [r5, #16]
 801e298:	47b0      	blx	r6
          if (err == ERR_ABRT) {
 801e29a:	f110 0f0d 	cmn.w	r0, #13
 801e29e:	f43f ad62 	beq.w	801dd66 <tcp_input+0x2e2>
          if (err != ERR_OK) {
 801e2a2:	b110      	cbz	r0, 801e2aa <tcp_input+0x826>
            pcb->refused_data = recv_data;
 801e2a4:	f8d8 3000 	ldr.w	r3, [r8]
 801e2a8:	67ab      	str	r3, [r5, #120]	; 0x78
        if (recv_flags & TF_GOT_FIN) {
 801e2aa:	f89a 3000 	ldrb.w	r3, [sl]
 801e2ae:	0699      	lsls	r1, r3, #26
 801e2b0:	d507      	bpl.n	801e2c2 <tcp_input+0x83e>
          if (pcb->refused_data != NULL) {
 801e2b2:	6fab      	ldr	r3, [r5, #120]	; 0x78
 801e2b4:	2b00      	cmp	r3, #0
 801e2b6:	f000 80ad 	beq.w	801e414 <tcp_input+0x990>
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801e2ba:	7b5a      	ldrb	r2, [r3, #13]
 801e2bc:	f042 0220 	orr.w	r2, r2, #32
 801e2c0:	735a      	strb	r2, [r3, #13]
        tcp_input_pcb = NULL;
 801e2c2:	2300      	movs	r3, #0
        if (tcp_input_delayed_close(pcb)) {
 801e2c4:	4628      	mov	r0, r5
        tcp_input_pcb = NULL;
 801e2c6:	6023      	str	r3, [r4, #0]
        if (tcp_input_delayed_close(pcb)) {
 801e2c8:	f7fe fdf4 	bl	801ceb4 <tcp_input_delayed_close>
 801e2cc:	2800      	cmp	r0, #0
 801e2ce:	f47f ad4a 	bne.w	801dd66 <tcp_input+0x2e2>
        tcp_output(pcb);
 801e2d2:	4628      	mov	r0, r5
 801e2d4:	f001 f976 	bl	801f5c4 <tcp_output>
 801e2d8:	e545      	b.n	801dd66 <tcp_input+0x2e2>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801e2da:	6830      	ldr	r0, [r6, #0]
 801e2dc:	8980      	ldrh	r0, [r0, #12]
 801e2de:	f7fa ff83 	bl	80191e8 <lwip_htons>
 801e2e2:	f010 0004 	ands.w	r0, r0, #4
 801e2e6:	f47f abda 	bne.w	801da9e <tcp_input+0x1a>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801e2ea:	9a05      	ldr	r2, [sp, #20]
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801e2ec:	6833      	ldr	r3, [r6, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801e2ee:	8811      	ldrh	r1, [r2, #0]
 801e2f0:	4a5d      	ldr	r2, [pc, #372]	; (801e468 <tcp_input+0x9e4>)
 801e2f2:	881d      	ldrh	r5, [r3, #0]
 801e2f4:	6812      	ldr	r2, [r2, #0]
 801e2f6:	440a      	add	r2, r1
 801e2f8:	4951      	ldr	r1, [pc, #324]	; (801e440 <tcp_input+0x9bc>)
 801e2fa:	6809      	ldr	r1, [r1, #0]
 801e2fc:	9502      	str	r5, [sp, #8]
 801e2fe:	885b      	ldrh	r3, [r3, #2]
 801e300:	e9cd 9300 	strd	r9, r3, [sp]
 801e304:	4b59      	ldr	r3, [pc, #356]	; (801e46c <tcp_input+0x9e8>)
 801e306:	f001 f8e3 	bl	801f4d0 <tcp_rst>
 801e30a:	f7ff bbc8 	b.w	801da9e <tcp_input+0x1a>
          && (ackno == pcb->lastack + 1)) {
 801e30e:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 801e310:	494b      	ldr	r1, [pc, #300]	; (801e440 <tcp_input+0x9bc>)
 801e312:	3201      	adds	r2, #1
 801e314:	6809      	ldr	r1, [r1, #0]
 801e316:	428a      	cmp	r2, r1
 801e318:	f47f aebe 	bne.w	801e098 <tcp_input+0x614>
        pcb->rcv_nxt = seqno + 1;
 801e31c:	4b52      	ldr	r3, [pc, #328]	; (801e468 <tcp_input+0x9e4>)
        pcb->snd_wnd = tcphdr->wnd;
 801e31e:	6830      	ldr	r0, [r6, #0]
        pcb->rcv_nxt = seqno + 1;
 801e320:	681b      	ldr	r3, [r3, #0]
        pcb->lastack = ackno;
 801e322:	646a      	str	r2, [r5, #68]	; 0x44
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801e324:	1d2a      	adds	r2, r5, #4
        pcb->rcv_nxt = seqno + 1;
 801e326:	1c59      	adds	r1, r3, #1
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801e328:	3b01      	subs	r3, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801e32a:	8e6e      	ldrh	r6, [r5, #50]	; 0x32
        pcb->rcv_nxt = seqno + 1;
 801e32c:	6269      	str	r1, [r5, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801e32e:	62e9      	str	r1, [r5, #44]	; 0x2c
        pcb->snd_wnd = tcphdr->wnd;
 801e330:	89c1      	ldrh	r1, [r0, #14]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801e332:	4610      	mov	r0, r2
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801e334:	656b      	str	r3, [r5, #84]	; 0x54
        pcb->state = ESTABLISHED;
 801e336:	2304      	movs	r3, #4
        pcb->snd_wnd = tcphdr->wnd;
 801e338:	f8a5 1060 	strh.w	r1, [r5, #96]	; 0x60
        pcb->state = ESTABLISHED;
 801e33c:	752b      	strb	r3, [r5, #20]
        pcb->snd_wnd_max = pcb->snd_wnd;
 801e33e:	f8a5 1062 	strh.w	r1, [r5, #98]	; 0x62
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801e342:	9205      	str	r2, [sp, #20]
 801e344:	f004 fb88 	bl	8022a58 <ip4_route>
 801e348:	9a05      	ldr	r2, [sp, #20]
 801e34a:	4601      	mov	r1, r0
 801e34c:	4630      	mov	r0, r6
 801e34e:	f7fe fcff 	bl	801cd50 <tcp_eff_send_mss_netif>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801e352:	f241 131c 	movw	r3, #4380	; 0x111c
 801e356:	0042      	lsls	r2, r0, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801e358:	8668      	strh	r0, [r5, #50]	; 0x32
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801e35a:	0081      	lsls	r1, r0, #2
 801e35c:	429a      	cmp	r2, r3
 801e35e:	4616      	mov	r6, r2
 801e360:	bf38      	it	cc
 801e362:	461e      	movcc	r6, r3
 801e364:	ebb6 0f80 	cmp.w	r6, r0, lsl #2
 801e368:	f240 814d 	bls.w	801e606 <tcp_input+0xb82>
 801e36c:	b28b      	uxth	r3, r1
 801e36e:	f8a5 3048 	strh.w	r3, [r5, #72]	; 0x48
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801e372:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 801e376:	2b00      	cmp	r3, #0
 801e378:	f000 813d 	beq.w	801e5f6 <tcp_input+0xb72>
        --pcb->snd_queuelen;
 801e37c:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
        rseg = pcb->unacked;
 801e380:	6f2e      	ldr	r6, [r5, #112]	; 0x70
        --pcb->snd_queuelen;
 801e382:	3b01      	subs	r3, #1
 801e384:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
        if (rseg == NULL) {
 801e388:	2e00      	cmp	r6, #0
 801e38a:	f000 812f 	beq.w	801e5ec <tcp_input+0xb68>
          pcb->unacked = rseg->next;
 801e38e:	6833      	ldr	r3, [r6, #0]
 801e390:	672b      	str	r3, [r5, #112]	; 0x70
        tcp_seg_free(rseg);
 801e392:	4630      	mov	r0, r6
 801e394:	f7fd fce0 	bl	801bd58 <tcp_seg_free>
        if (pcb->unacked == NULL) {
 801e398:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 801e39a:	2b00      	cmp	r3, #0
 801e39c:	f000 8122 	beq.w	801e5e4 <tcp_input+0xb60>
          pcb->rtime = 0;
 801e3a0:	2300      	movs	r3, #0
 801e3a2:	862b      	strh	r3, [r5, #48]	; 0x30
          pcb->nrtx = 0;
 801e3a4:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801e3a8:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 801e3ac:	b133      	cbz	r3, 801e3bc <tcp_input+0x938>
 801e3ae:	2200      	movs	r2, #0
 801e3b0:	4629      	mov	r1, r5
 801e3b2:	6928      	ldr	r0, [r5, #16]
 801e3b4:	4798      	blx	r3
        if (err == ERR_ABRT) {
 801e3b6:	300d      	adds	r0, #13
 801e3b8:	f43f acd5 	beq.w	801dd66 <tcp_input+0x2e2>
        tcp_ack_now(pcb);
 801e3bc:	8b6b      	ldrh	r3, [r5, #26]
 801e3be:	f043 0302 	orr.w	r3, r3, #2
 801e3c2:	836b      	strh	r3, [r5, #26]
    if (err != ERR_ABRT) {
 801e3c4:	e4bc      	b.n	801dd40 <tcp_input+0x2bc>
      if (ackno == pcb->snd_nxt) {
 801e3c6:	4b1e      	ldr	r3, [pc, #120]	; (801e440 <tcp_input+0x9bc>)
 801e3c8:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 801e3ca:	681b      	ldr	r3, [r3, #0]
 801e3cc:	429a      	cmp	r2, r3
 801e3ce:	f47f acb7 	bne.w	801dd40 <tcp_input+0x2bc>
      recv_flags |= TF_RESET;
 801e3d2:	f89a 3000 	ldrb.w	r3, [sl]
 801e3d6:	f043 0308 	orr.w	r3, r3, #8
 801e3da:	f88a 3000 	strb.w	r3, [sl]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801e3de:	8b6b      	ldrh	r3, [r5, #26]
 801e3e0:	f023 0301 	bic.w	r3, r3, #1
 801e3e4:	836b      	strh	r3, [r5, #26]
    if (err != ERR_ABRT) {
 801e3e6:	e4ab      	b.n	801dd40 <tcp_input+0x2bc>
          tcp_send_empty_ack(pcb);
 801e3e8:	4628      	mov	r0, r5
 801e3ea:	4c1d      	ldr	r4, [pc, #116]	; (801e460 <tcp_input+0x9dc>)
 801e3ec:	f001 f8b8 	bl	801f560 <tcp_send_empty_ack>
 801e3f0:	e4b9      	b.n	801dd66 <tcp_input+0x2e2>
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801e3f2:	8802      	ldrh	r2, [r0, #0]
 801e3f4:	e9cd 9300 	strd	r9, r3, [sp]
 801e3f8:	9b05      	ldr	r3, [sp, #20]
 801e3fa:	9202      	str	r2, [sp, #8]
 801e3fc:	881a      	ldrh	r2, [r3, #0]
 801e3fe:	4b1a      	ldr	r3, [pc, #104]	; (801e468 <tcp_input+0x9e4>)
 801e400:	681b      	ldr	r3, [r3, #0]
 801e402:	441a      	add	r2, r3
 801e404:	4b0e      	ldr	r3, [pc, #56]	; (801e440 <tcp_input+0x9bc>)
 801e406:	4628      	mov	r0, r5
 801e408:	6819      	ldr	r1, [r3, #0]
 801e40a:	4b18      	ldr	r3, [pc, #96]	; (801e46c <tcp_input+0x9e8>)
 801e40c:	f001 f860 	bl	801f4d0 <tcp_rst>
 801e410:	f7ff bb45 	b.w	801da9e <tcp_input+0x1a>
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801e414:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
 801e416:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801e41a:	d001      	beq.n	801e420 <tcp_input+0x99c>
              pcb->rcv_wnd++;
 801e41c:	3301      	adds	r3, #1
 801e41e:	852b      	strh	r3, [r5, #40]	; 0x28
            TCP_EVENT_CLOSED(pcb, err);
 801e420:	f8d5 6084 	ldr.w	r6, [r5, #132]	; 0x84
 801e424:	2e00      	cmp	r6, #0
 801e426:	f43f af4c 	beq.w	801e2c2 <tcp_input+0x83e>
 801e42a:	2300      	movs	r3, #0
 801e42c:	4629      	mov	r1, r5
 801e42e:	6928      	ldr	r0, [r5, #16]
 801e430:	461a      	mov	r2, r3
 801e432:	47b0      	blx	r6
            if (err == ERR_ABRT) {
 801e434:	300d      	adds	r0, #13
 801e436:	f47f af44 	bne.w	801e2c2 <tcp_input+0x83e>
 801e43a:	e494      	b.n	801dd66 <tcp_input+0x2e2>
 801e43c:	2002e0e4 	.word	0x2002e0e4
 801e440:	2002e0e0 	.word	0x2002e0e0
 801e444:	2002e0c4 	.word	0x2002e0c4
 801e448:	2002e0dc 	.word	0x2002e0dc
 801e44c:	2002e0c8 	.word	0x2002e0c8
 801e450:	080444c8 	.word	0x080444c8
 801e454:	080446d0 	.word	0x080446d0
 801e458:	0802a048 	.word	0x0802a048
 801e45c:	080446e0 	.word	0x080446e0
 801e460:	2002e108 	.word	0x2002e108
 801e464:	0804487c 	.word	0x0804487c
 801e468:	2002e104 	.word	0x2002e104
 801e46c:	2001ef3c 	.word	0x2001ef3c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801e470:	06d9      	lsls	r1, r3, #27
 801e472:	f57f ac65 	bpl.w	801dd40 <tcp_input+0x2bc>
 801e476:	4b6a      	ldr	r3, [pc, #424]	; (801e620 <tcp_input+0xb9c>)
 801e478:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 801e47a:	681b      	ldr	r3, [r3, #0]
 801e47c:	429a      	cmp	r2, r3
 801e47e:	f47f ac5f 	bne.w	801dd40 <tcp_input+0x2bc>
 801e482:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 801e484:	2b00      	cmp	r3, #0
 801e486:	f47f ac5b 	bne.w	801dd40 <tcp_input+0x2bc>
        pcb->state = FIN_WAIT_2;
 801e48a:	2306      	movs	r3, #6
 801e48c:	752b      	strb	r3, [r5, #20]
    if (err != ERR_ABRT) {
 801e48e:	e457      	b.n	801dd40 <tcp_input+0x2bc>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 801e490:	2900      	cmp	r1, #0
 801e492:	f43f ac55 	beq.w	801dd40 <tcp_input+0x2bc>
 801e496:	4b63      	ldr	r3, [pc, #396]	; (801e624 <tcp_input+0xba0>)
 801e498:	681a      	ldr	r2, [r3, #0]
 801e49a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801e49c:	3b01      	subs	r3, #1
 801e49e:	4293      	cmp	r3, r2
 801e4a0:	f47f ac4e 	bne.w	801dd40 <tcp_input+0x2bc>
        tcp_rexmit(pcb);
 801e4a4:	4628      	mov	r0, r5
 801e4a6:	f000 ff95 	bl	801f3d4 <tcp_rexmit>
    if (err != ERR_ABRT) {
 801e4aa:	e449      	b.n	801dd40 <tcp_input+0x2bc>
            pbuf_free(recv_data);
 801e4ac:	f8d8 0000 	ldr.w	r0, [r8]
 801e4b0:	f7fc fed6 	bl	801b260 <pbuf_free>
            tcp_abort(pcb);
 801e4b4:	4628      	mov	r0, r5
 801e4b6:	f7fe f957 	bl	801c768 <tcp_abort>
            goto aborted;
 801e4ba:	e454      	b.n	801dd66 <tcp_input+0x2e2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801e4bc:	69ab      	ldr	r3, [r5, #24]
 801e4be:	2b00      	cmp	r3, #0
 801e4c0:	f43f aaed 	beq.w	801da9e <tcp_input+0x1a>
 801e4c4:	4601      	mov	r1, r0
 801e4c6:	f04f 32ff 	mov.w	r2, #4294967295
 801e4ca:	6928      	ldr	r0, [r5, #16]
 801e4cc:	4798      	blx	r3
 801e4ce:	f7ff bae6 	b.w	801da9e <tcp_input+0x1a>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801e4d2:	4633      	mov	r3, r6
 801e4d4:	4630      	mov	r0, r6
 801e4d6:	f8d8 2000 	ldr.w	r2, [r8]
 801e4da:	4629      	mov	r1, r5
 801e4dc:	f7fe fb5a 	bl	801cb94 <tcp_recv_null>
 801e4e0:	e6db      	b.n	801e29a <tcp_input+0x816>
          pcb->state = ESTABLISHED;
 801e4e2:	2304      	movs	r3, #4
 801e4e4:	752b      	strb	r3, [r5, #20]
          if (pcb->listener == NULL) {
 801e4e6:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 801e4e8:	2b00      	cmp	r3, #0
 801e4ea:	d0e3      	beq.n	801e4b4 <tcp_input+0xa30>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801e4ec:	699b      	ldr	r3, [r3, #24]
 801e4ee:	2b00      	cmp	r3, #0
 801e4f0:	d05d      	beq.n	801e5ae <tcp_input+0xb2a>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801e4f2:	2200      	movs	r2, #0
 801e4f4:	4629      	mov	r1, r5
 801e4f6:	6928      	ldr	r0, [r5, #16]
 801e4f8:	4798      	blx	r3
          if (err != ERR_OK) {
 801e4fa:	2800      	cmp	r0, #0
 801e4fc:	d153      	bne.n	801e5a6 <tcp_input+0xb22>
          tcp_receive(pcb);
 801e4fe:	4628      	mov	r0, r5
 801e500:	f7fe fd78 	bl	801cff4 <tcp_receive>
          if (recv_acked != 0) {
 801e504:	f8bb 3000 	ldrh.w	r3, [fp]
 801e508:	b113      	cbz	r3, 801e510 <tcp_input+0xa8c>
            recv_acked--;
 801e50a:	3b01      	subs	r3, #1
 801e50c:	f8ab 3000 	strh.w	r3, [fp]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801e510:	8e69      	ldrh	r1, [r5, #50]	; 0x32
 801e512:	f241 131c 	movw	r3, #4380	; 0x111c
 801e516:	004a      	lsls	r2, r1, #1
 801e518:	0088      	lsls	r0, r1, #2
 801e51a:	429a      	cmp	r2, r3
 801e51c:	4616      	mov	r6, r2
 801e51e:	bf38      	it	cc
 801e520:	461e      	movcc	r6, r3
 801e522:	ebb6 0f81 	cmp.w	r6, r1, lsl #2
 801e526:	d959      	bls.n	801e5dc <tcp_input+0xb58>
 801e528:	b283      	uxth	r3, r0
 801e52a:	f8a5 3048 	strh.w	r3, [r5, #72]	; 0x48
          if (recv_flags & TF_GOT_FIN) {
 801e52e:	f89a 3000 	ldrb.w	r3, [sl]
 801e532:	069b      	lsls	r3, r3, #26
 801e534:	f57f ac04 	bpl.w	801dd40 <tcp_input+0x2bc>
 801e538:	e584      	b.n	801e044 <tcp_input+0x5c0>
  } else if (flags & TCP_FIN) {
 801e53a:	07d0      	lsls	r0, r2, #31
 801e53c:	f57f ac72 	bpl.w	801de24 <tcp_input+0x3a0>
    pcb->tmr = tcp_ticks;
 801e540:	4b39      	ldr	r3, [pc, #228]	; (801e628 <tcp_input+0xba4>)
 801e542:	681b      	ldr	r3, [r3, #0]
 801e544:	622b      	str	r3, [r5, #32]
 801e546:	e46d      	b.n	801de24 <tcp_input+0x3a0>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 801e548:	4b38      	ldr	r3, [pc, #224]	; (801e62c <tcp_input+0xba8>)
 801e54a:	f240 1215 	movw	r2, #277	; 0x115
 801e54e:	4938      	ldr	r1, [pc, #224]	; (801e630 <tcp_input+0xbac>)
 801e550:	4838      	ldr	r0, [pc, #224]	; (801e634 <tcp_input+0xbb0>)
 801e552:	f006 ff4f 	bl	80253f4 <iprintf>
 801e556:	f7ff bbb0 	b.w	801dcba <tcp_input+0x236>
        TCP_RMV_ACTIVE(pcb);
 801e55a:	68ea      	ldr	r2, [r5, #12]
 801e55c:	60da      	str	r2, [r3, #12]
 801e55e:	e64b      	b.n	801e1f8 <tcp_input+0x774>
          TCP_RMV_ACTIVE(pcb);
 801e560:	2b00      	cmp	r3, #0
 801e562:	f43f ae49 	beq.w	801e1f8 <tcp_input+0x774>
 801e566:	68da      	ldr	r2, [r3, #12]
 801e568:	42aa      	cmp	r2, r5
 801e56a:	d0f6      	beq.n	801e55a <tcp_input+0xad6>
 801e56c:	4613      	mov	r3, r2
 801e56e:	e7f7      	b.n	801e560 <tcp_input+0xadc>
      tcp_abandon(npcb, 0);
 801e570:	2100      	movs	r1, #0
 801e572:	4648      	mov	r0, r9
 801e574:	f7fe f828 	bl	801c5c8 <tcp_abandon>
      return;
 801e578:	f7ff ba91 	b.w	801da9e <tcp_input+0x1a>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801e57c:	4b2b      	ldr	r3, [pc, #172]	; (801e62c <tcp_input+0xba8>)
 801e57e:	f240 120d 	movw	r2, #269	; 0x10d
 801e582:	492d      	ldr	r1, [pc, #180]	; (801e638 <tcp_input+0xbb4>)
 801e584:	482b      	ldr	r0, [pc, #172]	; (801e634 <tcp_input+0xbb0>)
 801e586:	f006 ff35 	bl	80253f4 <iprintf>
      if (prev != NULL) {
 801e58a:	f1b8 0f00 	cmp.w	r8, #0
 801e58e:	f43f ab90 	beq.w	801dcb2 <tcp_input+0x22e>
 801e592:	68eb      	ldr	r3, [r5, #12]
 801e594:	f7ff bb87 	b.w	801dca6 <tcp_input+0x222>
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801e598:	e9cd 0301 	strd	r0, r3, [sp, #4]
 801e59c:	9b05      	ldr	r3, [sp, #20]
 801e59e:	f8cd 9000 	str.w	r9, [sp]
 801e5a2:	881b      	ldrh	r3, [r3, #0]
 801e5a4:	e72d      	b.n	801e402 <tcp_input+0x97e>
            if (err != ERR_ABRT) {
 801e5a6:	300d      	adds	r0, #13
 801e5a8:	f43f abdd 	beq.w	801dd66 <tcp_input+0x2e2>
 801e5ac:	e782      	b.n	801e4b4 <tcp_input+0xa30>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801e5ae:	4b1f      	ldr	r3, [pc, #124]	; (801e62c <tcp_input+0xba8>)
 801e5b0:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 801e5b4:	4921      	ldr	r1, [pc, #132]	; (801e63c <tcp_input+0xbb8>)
 801e5b6:	481f      	ldr	r0, [pc, #124]	; (801e634 <tcp_input+0xbb0>)
 801e5b8:	f006 ff1c 	bl	80253f4 <iprintf>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801e5bc:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 801e5be:	699b      	ldr	r3, [r3, #24]
 801e5c0:	2b00      	cmp	r3, #0
 801e5c2:	d196      	bne.n	801e4f2 <tcp_input+0xa6e>
 801e5c4:	e776      	b.n	801e4b4 <tcp_input+0xa30>
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801e5c6:	2900      	cmp	r1, #0
 801e5c8:	f47f af03 	bne.w	801e3d2 <tcp_input+0x94e>
 801e5cc:	4b17      	ldr	r3, [pc, #92]	; (801e62c <tcp_input+0xba8>)
 801e5ce:	f44f 724e 	mov.w	r2, #824	; 0x338
 801e5d2:	491b      	ldr	r1, [pc, #108]	; (801e640 <tcp_input+0xbbc>)
 801e5d4:	4817      	ldr	r0, [pc, #92]	; (801e634 <tcp_input+0xbb0>)
 801e5d6:	f006 ff0d 	bl	80253f4 <iprintf>
 801e5da:	e6fa      	b.n	801e3d2 <tcp_input+0x94e>
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801e5dc:	429a      	cmp	r2, r3
 801e5de:	bf88      	it	hi
 801e5e0:	b293      	uxthhi	r3, r2
 801e5e2:	e7a2      	b.n	801e52a <tcp_input+0xaa6>
          pcb->rtime = -1;
 801e5e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801e5e8:	862b      	strh	r3, [r5, #48]	; 0x30
 801e5ea:	e6dd      	b.n	801e3a8 <tcp_input+0x924>
          rseg = pcb->unsent;
 801e5ec:	6eee      	ldr	r6, [r5, #108]	; 0x6c
          LWIP_ASSERT("no segment to free", rseg != NULL);
 801e5ee:	b176      	cbz	r6, 801e60e <tcp_input+0xb8a>
          pcb->unsent = rseg->next;
 801e5f0:	6833      	ldr	r3, [r6, #0]
 801e5f2:	66eb      	str	r3, [r5, #108]	; 0x6c
 801e5f4:	e6cd      	b.n	801e392 <tcp_input+0x90e>
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801e5f6:	4b0d      	ldr	r3, [pc, #52]	; (801e62c <tcp_input+0xba8>)
 801e5f8:	f44f 725b 	mov.w	r2, #876	; 0x36c
 801e5fc:	4911      	ldr	r1, [pc, #68]	; (801e644 <tcp_input+0xbc0>)
 801e5fe:	480d      	ldr	r0, [pc, #52]	; (801e634 <tcp_input+0xbb0>)
 801e600:	f006 fef8 	bl	80253f4 <iprintf>
 801e604:	e6ba      	b.n	801e37c <tcp_input+0x8f8>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801e606:	429a      	cmp	r2, r3
 801e608:	bf88      	it	hi
 801e60a:	b293      	uxthhi	r3, r2
 801e60c:	e6af      	b.n	801e36e <tcp_input+0x8ea>
          LWIP_ASSERT("no segment to free", rseg != NULL);
 801e60e:	4b07      	ldr	r3, [pc, #28]	; (801e62c <tcp_input+0xba8>)
 801e610:	f44f 725d 	mov.w	r2, #884	; 0x374
 801e614:	490c      	ldr	r1, [pc, #48]	; (801e648 <tcp_input+0xbc4>)
 801e616:	4807      	ldr	r0, [pc, #28]	; (801e634 <tcp_input+0xbb0>)
 801e618:	f006 feec 	bl	80253f4 <iprintf>
 801e61c:	e7e8      	b.n	801e5f0 <tcp_input+0xb6c>
 801e61e:	bf00      	nop
 801e620:	2002e0e0 	.word	0x2002e0e0
 801e624:	2002e104 	.word	0x2002e104
 801e628:	2002e0d4 	.word	0x2002e0d4
 801e62c:	080444c8 	.word	0x080444c8
 801e630:	080447b4 	.word	0x080447b4
 801e634:	0802a048 	.word	0x0802a048
 801e638:	08044788 	.word	0x08044788
 801e63c:	0804485c 	.word	0x0804485c
 801e640:	08044810 	.word	0x08044810
 801e644:	08044830 	.word	0x08044830
 801e648:	08044848 	.word	0x08044848

0801e64c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
  recv_flags |= TF_CLOSED;
 801e64c:	4a02      	ldr	r2, [pc, #8]	; (801e658 <tcp_trigger_input_pcb_close+0xc>)
 801e64e:	7813      	ldrb	r3, [r2, #0]
 801e650:	f043 0310 	orr.w	r3, r3, #16
 801e654:	7013      	strb	r3, [r2, #0]
}
 801e656:	4770      	bx	lr
 801e658:	2002e100 	.word	0x2002e100

0801e65c <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 801e65c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e660:	9f08      	ldr	r7, [sp, #32]
 801e662:	4680      	mov	r8, r0
 801e664:	460d      	mov	r5, r1
 801e666:	4614      	mov	r4, r2
 801e668:	461e      	mov	r6, r3
 801e66a:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 801e66e:	f89d a028 	ldrb.w	sl, [sp, #40]	; 0x28
  struct pbuf *p;
  u16_t alloc = length;

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801e672:	2f00      	cmp	r7, #0
 801e674:	d033      	beq.n	801e6de <tcp_pbuf_prealloc+0x82>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 801e676:	42a5      	cmp	r5, r4
 801e678:	d20e      	bcs.n	801e698 <tcp_pbuf_prealloc+0x3c>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801e67a:	f019 0f02 	tst.w	r9, #2
 801e67e:	d008      	beq.n	801e692 <tcp_pbuf_prealloc+0x36>
        (!(pcb->flags & TF_NODELAY) &&
         (!first_seg ||
          pcb->unsent != NULL ||
          pcb->unacked != NULL))) {
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 801e680:	f205 211b 	addw	r1, r5, #539	; 0x21b
 801e684:	f021 0103 	bic.w	r1, r1, #3
 801e688:	428c      	cmp	r4, r1
 801e68a:	bf28      	it	cs
 801e68c:	460c      	movcs	r4, r1
 801e68e:	b2a1      	uxth	r1, r4
 801e690:	e003      	b.n	801e69a <tcp_pbuf_prealloc+0x3e>
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801e692:	8b7b      	ldrh	r3, [r7, #26]
 801e694:	065b      	lsls	r3, r3, #25
 801e696:	d518      	bpl.n	801e6ca <tcp_pbuf_prealloc+0x6e>
 801e698:	4629      	mov	r1, r5
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 801e69a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801e69e:	4640      	mov	r0, r8
 801e6a0:	f7fc fc0c 	bl	801aebc <pbuf_alloc>
  if (p == NULL) {
 801e6a4:	4604      	mov	r4, r0
 801e6a6:	b168      	cbz	r0, 801e6c4 <tcp_pbuf_prealloc+0x68>
    return NULL;
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 801e6a8:	6803      	ldr	r3, [r0, #0]
 801e6aa:	b133      	cbz	r3, 801e6ba <tcp_pbuf_prealloc+0x5e>
 801e6ac:	4b0f      	ldr	r3, [pc, #60]	; (801e6ec <tcp_pbuf_prealloc+0x90>)
 801e6ae:	f240 120b 	movw	r2, #267	; 0x10b
 801e6b2:	490f      	ldr	r1, [pc, #60]	; (801e6f0 <tcp_pbuf_prealloc+0x94>)
 801e6b4:	480f      	ldr	r0, [pc, #60]	; (801e6f4 <tcp_pbuf_prealloc+0x98>)
 801e6b6:	f006 fe9d 	bl	80253f4 <iprintf>
  *oversize = p->len - length;
 801e6ba:	8963      	ldrh	r3, [r4, #10]
 801e6bc:	1b5b      	subs	r3, r3, r5
 801e6be:	8033      	strh	r3, [r6, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 801e6c0:	8125      	strh	r5, [r4, #8]
 801e6c2:	8165      	strh	r5, [r4, #10]
  return p;
}
 801e6c4:	4620      	mov	r0, r4
 801e6c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        (!(pcb->flags & TF_NODELAY) &&
 801e6ca:	f1ba 0f00 	cmp.w	sl, #0
 801e6ce:	d0d7      	beq.n	801e680 <tcp_pbuf_prealloc+0x24>
         (!first_seg ||
 801e6d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801e6d2:	2b00      	cmp	r3, #0
 801e6d4:	d1d4      	bne.n	801e680 <tcp_pbuf_prealloc+0x24>
          pcb->unsent != NULL ||
 801e6d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801e6d8:	2b00      	cmp	r3, #0
 801e6da:	d1d1      	bne.n	801e680 <tcp_pbuf_prealloc+0x24>
 801e6dc:	e7dc      	b.n	801e698 <tcp_pbuf_prealloc+0x3c>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801e6de:	4b03      	ldr	r3, [pc, #12]	; (801e6ec <tcp_pbuf_prealloc+0x90>)
 801e6e0:	22e9      	movs	r2, #233	; 0xe9
 801e6e2:	4905      	ldr	r1, [pc, #20]	; (801e6f8 <tcp_pbuf_prealloc+0x9c>)
 801e6e4:	4803      	ldr	r0, [pc, #12]	; (801e6f4 <tcp_pbuf_prealloc+0x98>)
 801e6e6:	f006 fe85 	bl	80253f4 <iprintf>
 801e6ea:	e7c4      	b.n	801e676 <tcp_pbuf_prealloc+0x1a>
 801e6ec:	08044898 	.word	0x08044898
 801e6f0:	080448ec 	.word	0x080448ec
 801e6f4:	0802a048 	.word	0x0802a048
 801e6f8:	080448cc 	.word	0x080448cc

0801e6fc <tcp_create_segment>:
{
 801e6fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e700:	460e      	mov	r6, r1
 801e702:	f89d a020 	ldrb.w	sl, [sp, #32]
 801e706:	4690      	mov	r8, r2
 801e708:	4699      	mov	r9, r3
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801e70a:	4607      	mov	r7, r0
 801e70c:	2800      	cmp	r0, #0
 801e70e:	d04c      	beq.n	801e7aa <tcp_create_segment+0xae>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801e710:	2e00      	cmp	r6, #0
 801e712:	d052      	beq.n	801e7ba <tcp_create_segment+0xbe>
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801e714:	ea4f 058a 	mov.w	r5, sl, lsl #2
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801e718:	22a8      	movs	r2, #168	; 0xa8
 801e71a:	4931      	ldr	r1, [pc, #196]	; (801e7e0 <tcp_create_segment+0xe4>)
 801e71c:	2004      	movs	r0, #4
 801e71e:	f7fc f851 	bl	801a7c4 <memp_malloc_fn>
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801e722:	f005 0504 	and.w	r5, r5, #4
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801e726:	4604      	mov	r4, r0
 801e728:	2800      	cmp	r0, #0
 801e72a:	d054      	beq.n	801e7d6 <tcp_create_segment+0xda>
  seg->flags = optflags;
 801e72c:	f880 a00a 	strb.w	sl, [r0, #10]
  seg->next = NULL;
 801e730:	2300      	movs	r3, #0
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801e732:	8932      	ldrh	r2, [r6, #8]
 801e734:	fa1f fa85 	uxth.w	sl, r5
  seg->p = p;
 801e738:	6046      	str	r6, [r0, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801e73a:	42aa      	cmp	r2, r5
  seg->next = NULL;
 801e73c:	6003      	str	r3, [r0, #0]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801e73e:	d32c      	bcc.n	801e79a <tcp_create_segment+0x9e>
  seg->len = p->tot_len - optlen;
 801e740:	eba2 020a 	sub.w	r2, r2, sl
  if (pbuf_add_header(p, TCP_HLEN)) {
 801e744:	4630      	mov	r0, r6
 801e746:	2114      	movs	r1, #20
  seg->len = p->tot_len - optlen;
 801e748:	8122      	strh	r2, [r4, #8]
  if (pbuf_add_header(p, TCP_HLEN)) {
 801e74a:	f7fc fcc9 	bl	801b0e0 <pbuf_add_header>
 801e74e:	4606      	mov	r6, r0
 801e750:	2800      	cmp	r0, #0
 801e752:	d139      	bne.n	801e7c8 <tcp_create_segment+0xcc>
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801e754:	6863      	ldr	r3, [r4, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801e756:	02ad      	lsls	r5, r5, #10
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801e758:	8af8      	ldrh	r0, [r7, #22]
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801e75a:	f8d3 a004 	ldr.w	sl, [r3, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801e75e:	f505 45a0 	add.w	r5, r5, #20480	; 0x5000
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801e762:	f8c4 a00c 	str.w	sl, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801e766:	f7fa fd3f 	bl	80191e8 <lwip_htons>
 801e76a:	f8aa 0000 	strh.w	r0, [sl]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801e76e:	8b38      	ldrh	r0, [r7, #24]
 801e770:	68e7      	ldr	r7, [r4, #12]
 801e772:	f7fa fd39 	bl	80191e8 <lwip_htons>
 801e776:	8078      	strh	r0, [r7, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801e778:	4648      	mov	r0, r9
 801e77a:	68e7      	ldr	r7, [r4, #12]
 801e77c:	f7fa fd38 	bl	80191f0 <lwip_htonl>
 801e780:	6078      	str	r0, [r7, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801e782:	ea45 0008 	orr.w	r0, r5, r8
 801e786:	68e7      	ldr	r7, [r4, #12]
 801e788:	f7fa fd2e 	bl	80191e8 <lwip_htons>
  seg->tcphdr->urgp = 0;
 801e78c:	68e3      	ldr	r3, [r4, #12]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801e78e:	81b8      	strh	r0, [r7, #12]
  seg->tcphdr->urgp = 0;
 801e790:	749e      	strb	r6, [r3, #18]
 801e792:	74de      	strb	r6, [r3, #19]
}
 801e794:	4620      	mov	r0, r4
 801e796:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801e79a:	22b0      	movs	r2, #176	; 0xb0
 801e79c:	4b10      	ldr	r3, [pc, #64]	; (801e7e0 <tcp_create_segment+0xe4>)
 801e79e:	4911      	ldr	r1, [pc, #68]	; (801e7e4 <tcp_create_segment+0xe8>)
 801e7a0:	4811      	ldr	r0, [pc, #68]	; (801e7e8 <tcp_create_segment+0xec>)
 801e7a2:	f006 fe27 	bl	80253f4 <iprintf>
  seg->len = p->tot_len - optlen;
 801e7a6:	8932      	ldrh	r2, [r6, #8]
 801e7a8:	e7ca      	b.n	801e740 <tcp_create_segment+0x44>
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801e7aa:	4b0d      	ldr	r3, [pc, #52]	; (801e7e0 <tcp_create_segment+0xe4>)
 801e7ac:	22a3      	movs	r2, #163	; 0xa3
 801e7ae:	490f      	ldr	r1, [pc, #60]	; (801e7ec <tcp_create_segment+0xf0>)
 801e7b0:	480d      	ldr	r0, [pc, #52]	; (801e7e8 <tcp_create_segment+0xec>)
 801e7b2:	f006 fe1f 	bl	80253f4 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801e7b6:	2e00      	cmp	r6, #0
 801e7b8:	d1ac      	bne.n	801e714 <tcp_create_segment+0x18>
 801e7ba:	4b09      	ldr	r3, [pc, #36]	; (801e7e0 <tcp_create_segment+0xe4>)
 801e7bc:	22a4      	movs	r2, #164	; 0xa4
 801e7be:	490c      	ldr	r1, [pc, #48]	; (801e7f0 <tcp_create_segment+0xf4>)
 801e7c0:	4809      	ldr	r0, [pc, #36]	; (801e7e8 <tcp_create_segment+0xec>)
 801e7c2:	f006 fe17 	bl	80253f4 <iprintf>
 801e7c6:	e7a5      	b.n	801e714 <tcp_create_segment+0x18>
    tcp_seg_free(seg);
 801e7c8:	4620      	mov	r0, r4
    return NULL;
 801e7ca:	2400      	movs	r4, #0
    tcp_seg_free(seg);
 801e7cc:	f7fd fac4 	bl	801bd58 <tcp_seg_free>
}
 801e7d0:	4620      	mov	r0, r4
 801e7d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    pbuf_free(p);
 801e7d6:	4630      	mov	r0, r6
 801e7d8:	f7fc fd42 	bl	801b260 <pbuf_free>
    return NULL;
 801e7dc:	e7da      	b.n	801e794 <tcp_create_segment+0x98>
 801e7de:	bf00      	nop
 801e7e0:	08044898 	.word	0x08044898
 801e7e4:	08044944 	.word	0x08044944
 801e7e8:	0802a048 	.word	0x0802a048
 801e7ec:	08044900 	.word	0x08044900
 801e7f0:	08044920 	.word	0x08044920

0801e7f4 <tcp_output_alloc_header_common.constprop.0>:
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801e7f4:	3114      	adds	r1, #20
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 801e7f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801e7fa:	b289      	uxth	r1, r1
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 801e7fc:	4606      	mov	r6, r0
 801e7fe:	4617      	mov	r7, r2
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801e800:	2022      	movs	r0, #34	; 0x22
 801e802:	f44f 7220 	mov.w	r2, #640	; 0x280
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 801e806:	461c      	mov	r4, r3
 801e808:	f8bd a020 	ldrh.w	sl, [sp, #32]
 801e80c:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 801e810:	f8bd 8028 	ldrh.w	r8, [sp, #40]	; 0x28
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801e814:	f7fc fb52 	bl	801aebc <pbuf_alloc>
  if (p != NULL) {
 801e818:	4605      	mov	r5, r0
 801e81a:	b300      	cbz	r0, 801e85e <tcp_output_alloc_header_common.constprop.0+0x6a>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801e81c:	8943      	ldrh	r3, [r0, #10]
 801e81e:	2b13      	cmp	r3, #19
 801e820:	d920      	bls.n	801e864 <tcp_output_alloc_header_common.constprop.0+0x70>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
    tcphdr->src = lwip_htons(src_port);
 801e822:	4620      	mov	r0, r4
    tcphdr = (struct tcp_hdr *)p->payload;
 801e824:	686c      	ldr	r4, [r5, #4]
    tcphdr->src = lwip_htons(src_port);
 801e826:	f7fa fcdf 	bl	80191e8 <lwip_htons>
 801e82a:	8020      	strh	r0, [r4, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801e82c:	4650      	mov	r0, sl
 801e82e:	f7fa fcdb 	bl	80191e8 <lwip_htons>
    tcphdr->seqno = seqno_be;
 801e832:	6067      	str	r7, [r4, #4]
    tcphdr->dest = lwip_htons(dst_port);
 801e834:	8060      	strh	r0, [r4, #2]
    tcphdr->ackno = lwip_htonl(ackno);
 801e836:	4630      	mov	r0, r6
 801e838:	f7fa fcda 	bl	80191f0 <lwip_htonl>
 801e83c:	4603      	mov	r3, r0
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801e83e:	f449 40a0 	orr.w	r0, r9, #20480	; 0x5000
    tcphdr->ackno = lwip_htonl(ackno);
 801e842:	60a3      	str	r3, [r4, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801e844:	f7fa fcd0 	bl	80191e8 <lwip_htons>
 801e848:	4603      	mov	r3, r0
    tcphdr->wnd = lwip_htons(wnd);
 801e84a:	4640      	mov	r0, r8
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801e84c:	81a3      	strh	r3, [r4, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801e84e:	f7fa fccb 	bl	80191e8 <lwip_htons>
    tcphdr->chksum = 0;
 801e852:	2300      	movs	r3, #0
    tcphdr->wnd = lwip_htons(wnd);
 801e854:	81e0      	strh	r0, [r4, #14]
    tcphdr->chksum = 0;
 801e856:	7423      	strb	r3, [r4, #16]
 801e858:	7463      	strb	r3, [r4, #17]
    tcphdr->urgp = 0;
 801e85a:	74a3      	strb	r3, [r4, #18]
 801e85c:	74e3      	strb	r3, [r4, #19]
  }
  return p;
}
 801e85e:	4628      	mov	r0, r5
 801e860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801e864:	4b03      	ldr	r3, [pc, #12]	; (801e874 <tcp_output_alloc_header_common.constprop.0+0x80>)
 801e866:	f240 7223 	movw	r2, #1827	; 0x723
 801e86a:	4903      	ldr	r1, [pc, #12]	; (801e878 <tcp_output_alloc_header_common.constprop.0+0x84>)
 801e86c:	4803      	ldr	r0, [pc, #12]	; (801e87c <tcp_output_alloc_header_common.constprop.0+0x88>)
 801e86e:	f006 fdc1 	bl	80253f4 <iprintf>
 801e872:	e7d6      	b.n	801e822 <tcp_output_alloc_header_common.constprop.0+0x2e>
 801e874:	08044898 	.word	0x08044898
 801e878:	0804495c 	.word	0x0804495c
 801e87c:	0802a048 	.word	0x0802a048

0801e880 <tcp_output_alloc_header.constprop.0>:
 * @param datalen length of tcp data to reserve in pbuf
 * @param seqno_be seqno in network byte order (big-endian)
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 801e880:	b570      	push	{r4, r5, r6, lr}
 801e882:	460d      	mov	r5, r1
 801e884:	b084      	sub	sp, #16
                        u32_t seqno_be /* already in network byte order */)
{
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801e886:	4604      	mov	r4, r0
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 801e888:	4616      	mov	r6, r2
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801e88a:	b190      	cbz	r0, 801e8b2 <tcp_output_alloc_header.constprop.0+0x32>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801e88c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 801e88e:	2210      	movs	r2, #16
 801e890:	8b21      	ldrh	r1, [r4, #24]
 801e892:	9302      	str	r3, [sp, #8]
 801e894:	e9cd 1200 	strd	r1, r2, [sp]
 801e898:	4632      	mov	r2, r6
 801e89a:	4629      	mov	r1, r5
 801e89c:	8ae3      	ldrh	r3, [r4, #22]
 801e89e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801e8a0:	f7ff ffa8 	bl	801e7f4 <tcp_output_alloc_header_common.constprop.0>
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801e8a4:	b118      	cbz	r0, 801e8ae <tcp_output_alloc_header.constprop.0+0x2e>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801e8a6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 801e8a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e8aa:	4413      	add	r3, r2
 801e8ac:	62e3      	str	r3, [r4, #44]	; 0x2c
  }
  return p;
}
 801e8ae:	b004      	add	sp, #16
 801e8b0:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801e8b2:	4b04      	ldr	r3, [pc, #16]	; (801e8c4 <tcp_output_alloc_header.constprop.0+0x44>)
 801e8b4:	f240 7242 	movw	r2, #1858	; 0x742
 801e8b8:	4903      	ldr	r1, [pc, #12]	; (801e8c8 <tcp_output_alloc_header.constprop.0+0x48>)
 801e8ba:	4804      	ldr	r0, [pc, #16]	; (801e8cc <tcp_output_alloc_header.constprop.0+0x4c>)
 801e8bc:	f006 fd9a 	bl	80253f4 <iprintf>
 801e8c0:	e7e4      	b.n	801e88c <tcp_output_alloc_header.constprop.0+0xc>
 801e8c2:	bf00      	nop
 801e8c4:	08044898 	.word	0x08044898
 801e8c8:	0804498c 	.word	0x0804498c
 801e8cc:	0802a048 	.word	0x0802a048

0801e8d0 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801e8d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e8d4:	4605      	mov	r5, r0
 801e8d6:	b085      	sub	sp, #20
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801e8d8:	460c      	mov	r4, r1
{
 801e8da:	4690      	mov	r8, r2
 801e8dc:	461e      	mov	r6, r3
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801e8de:	2900      	cmp	r1, #0
 801e8e0:	d034      	beq.n	801e94c <tcp_output_control_segment+0x7c>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801e8e2:	2d00      	cmp	r5, #0
 801e8e4:	d03a      	beq.n	801e95c <tcp_output_control_segment+0x8c>
 801e8e6:	7a28      	ldrb	r0, [r5, #8]
 801e8e8:	bb10      	cbnz	r0, 801e930 <tcp_output_control_segment+0x60>
    return ip_route(src, dst);
 801e8ea:	4630      	mov	r0, r6
 801e8ec:	f004 f8b4 	bl	8022a58 <ip4_route>

  netif = tcp_route(pcb, src, dst);
  if (netif == NULL) {
 801e8f0:	4607      	mov	r7, r0
 801e8f2:	b310      	cbz	r0, 801e93a <tcp_output_control_segment+0x6a>
  } else {
    u8_t ttl, tos;
#if CHECKSUM_GEN_TCP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_TCP) {
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801e8f4:	9600      	str	r6, [sp, #0]
 801e8f6:	4643      	mov	r3, r8
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
 801e8f8:	f8d4 9004 	ldr.w	r9, [r4, #4]
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801e8fc:	2106      	movs	r1, #6
 801e8fe:	8922      	ldrh	r2, [r4, #8]
 801e900:	4620      	mov	r0, r4
 801e902:	f7fb fa05 	bl	8019d10 <ip_chksum_pseudo>
 801e906:	f8a9 0010 	strh.w	r0, [r9, #16]
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801e90a:	7aeb      	ldrb	r3, [r5, #11]
      tos = pcb->tos;
 801e90c:	7aad      	ldrb	r5, [r5, #10]
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
      tos = 0;
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801e90e:	9500      	str	r5, [sp, #0]
 801e910:	2506      	movs	r5, #6
 801e912:	4632      	mov	r2, r6
 801e914:	4641      	mov	r1, r8
 801e916:	9501      	str	r5, [sp, #4]
 801e918:	4620      	mov	r0, r4
 801e91a:	9702      	str	r7, [sp, #8]
 801e91c:	f004 fa66 	bl	8022dec <ip4_output_if>
 801e920:	4605      	mov	r5, r0
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801e922:	4620      	mov	r0, r4
 801e924:	f7fc fc9c 	bl	801b260 <pbuf_free>
  return err;
}
 801e928:	4628      	mov	r0, r5
 801e92a:	b005      	add	sp, #20
 801e92c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return netif_get_by_index(pcb->netif_idx);
 801e930:	f7fc f970 	bl	801ac14 <netif_get_by_index>
  if (netif == NULL) {
 801e934:	4607      	mov	r7, r0
 801e936:	2800      	cmp	r0, #0
 801e938:	d1dc      	bne.n	801e8f4 <tcp_output_control_segment+0x24>
    err = ERR_RTE;
 801e93a:	f06f 0503 	mvn.w	r5, #3
  pbuf_free(p);
 801e93e:	4620      	mov	r0, r4
 801e940:	f7fc fc8e 	bl	801b260 <pbuf_free>
}
 801e944:	4628      	mov	r0, r5
 801e946:	b005      	add	sp, #20
 801e948:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801e94c:	4b0d      	ldr	r3, [pc, #52]	; (801e984 <tcp_output_control_segment+0xb4>)
 801e94e:	f240 7287 	movw	r2, #1927	; 0x787
 801e952:	490d      	ldr	r1, [pc, #52]	; (801e988 <tcp_output_control_segment+0xb8>)
 801e954:	480d      	ldr	r0, [pc, #52]	; (801e98c <tcp_output_control_segment+0xbc>)
 801e956:	f006 fd4d 	bl	80253f4 <iprintf>
 801e95a:	e7c2      	b.n	801e8e2 <tcp_output_control_segment+0x12>
    return ip_route(src, dst);
 801e95c:	4630      	mov	r0, r6
 801e95e:	f004 f87b 	bl	8022a58 <ip4_route>
  if (netif == NULL) {
 801e962:	4607      	mov	r7, r0
 801e964:	2800      	cmp	r0, #0
 801e966:	d0e8      	beq.n	801e93a <tcp_output_control_segment+0x6a>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801e968:	9600      	str	r6, [sp, #0]
 801e96a:	4643      	mov	r3, r8
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
 801e96c:	f8d4 9004 	ldr.w	r9, [r4, #4]
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801e970:	2106      	movs	r1, #6
 801e972:	8922      	ldrh	r2, [r4, #8]
 801e974:	4620      	mov	r0, r4
 801e976:	f7fb f9cb 	bl	8019d10 <ip_chksum_pseudo>
      ttl = TCP_TTL;
 801e97a:	23ff      	movs	r3, #255	; 0xff
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801e97c:	f8a9 0010 	strh.w	r0, [r9, #16]
    if (pcb != NULL) {
 801e980:	e7c5      	b.n	801e90e <tcp_output_control_segment+0x3e>
 801e982:	bf00      	nop
 801e984:	08044898 	.word	0x08044898
 801e988:	080449b4 	.word	0x080449b4
 801e98c:	0802a048 	.word	0x0802a048

0801e990 <tcp_write>:
{
 801e990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t oversize = 0;
 801e994:	2400      	movs	r4, #0
{
 801e996:	b091      	sub	sp, #68	; 0x44
 801e998:	9107      	str	r1, [sp, #28]
 801e99a:	9309      	str	r3, [sp, #36]	; 0x24
  u16_t oversize = 0;
 801e99c:	f8ad 403e 	strh.w	r4, [sp, #62]	; 0x3e
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801e9a0:	2800      	cmp	r0, #0
 801e9a2:	f000 82fc 	beq.w	801ef9e <tcp_write+0x60e>
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 801e9a6:	f8b0 3062 	ldrh.w	r3, [r0, #98]	; 0x62
 801e9aa:	4692      	mov	sl, r2
 801e9ac:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 801e9ae:	4681      	mov	r9, r0
 801e9b0:	085b      	lsrs	r3, r3, #1
 801e9b2:	4293      	cmp	r3, r2
 801e9b4:	bf28      	it	cs
 801e9b6:	4613      	movcs	r3, r2
 801e9b8:	469b      	mov	fp, r3
  mss_local = mss_local ? mss_local : pcb->mss;
 801e9ba:	2b00      	cmp	r3, #0
 801e9bc:	bf08      	it	eq
 801e9be:	4693      	moveq	fp, r2
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801e9c0:	9b07      	ldr	r3, [sp, #28]
 801e9c2:	2b00      	cmp	r3, #0
 801e9c4:	f000 82df 	beq.w	801ef86 <tcp_write+0x5f6>
  if ((pcb->state != ESTABLISHED) &&
 801e9c8:	7d03      	ldrb	r3, [r0, #20]
      (pcb->state != CLOSE_WAIT) &&
 801e9ca:	1e9a      	subs	r2, r3, #2
      (pcb->state != SYN_SENT) &&
 801e9cc:	2a02      	cmp	r2, #2
 801e9ce:	d902      	bls.n	801e9d6 <tcp_write+0x46>
 801e9d0:	2b07      	cmp	r3, #7
 801e9d2:	f040 829c 	bne.w	801ef0e <tcp_write+0x57e>
  } else if (len == 0) {
 801e9d6:	f1ba 0f00 	cmp.w	sl, #0
 801e9da:	f000 80ec 	beq.w	801ebb6 <tcp_write+0x226>
  if (len > pcb->snd_buf) {
 801e9de:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
 801e9e2:	4553      	cmp	r3, sl
 801e9e4:	f0c0 82b6 	bcc.w	801ef54 <tcp_write+0x5c4>
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 801e9e8:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
 801e9ec:	2e08      	cmp	r6, #8
 801e9ee:	f200 82b1 	bhi.w	801ef54 <tcp_write+0x5c4>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801e9f2:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
  if (pcb->snd_queuelen != 0) {
 801e9f6:	2e00      	cmp	r6, #0
 801e9f8:	f000 80d3 	beq.w	801eba2 <tcp_write+0x212>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801e9fc:	2b00      	cmp	r3, #0
 801e9fe:	f040 80dc 	bne.w	801ebba <tcp_write+0x22a>
 801ea02:	f8d9 806c 	ldr.w	r8, [r9, #108]	; 0x6c
 801ea06:	f1b8 0f00 	cmp.w	r8, #0
 801ea0a:	f000 8263 	beq.w	801eed4 <tcp_write+0x544>
 801ea0e:	4643      	mov	r3, r8
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801ea10:	461a      	mov	r2, r3
 801ea12:	681b      	ldr	r3, [r3, #0]
 801ea14:	2b00      	cmp	r3, #0
 801ea16:	d1fb      	bne.n	801ea10 <tcp_write+0x80>
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801ea18:	7a94      	ldrb	r4, [r2, #10]
 801ea1a:	4698      	mov	r8, r3
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801ea1c:	8913      	ldrh	r3, [r2, #8]
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801ea1e:	00a4      	lsls	r4, r4, #2
 801ea20:	920b      	str	r2, [sp, #44]	; 0x2c
 801ea22:	f004 0404 	and.w	r4, r4, #4
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801ea26:	191a      	adds	r2, r3, r4
 801ea28:	4593      	cmp	fp, r2
 801ea2a:	f2c0 81a6 	blt.w	801ed7a <tcp_write+0x3ea>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801ea2e:	ebab 0404 	sub.w	r4, fp, r4
 801ea32:	1ae4      	subs	r4, r4, r3
    oversize = pcb->unsent_oversize;
 801ea34:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
    space = mss_local - (last_unsent->len + unsent_optlen);
 801ea38:	b2a4      	uxth	r4, r4
    oversize = pcb->unsent_oversize;
 801ea3a:	930a      	str	r3, [sp, #40]	; 0x28
 801ea3c:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    if (oversize > 0) {
 801ea40:	2b00      	cmp	r3, #0
 801ea42:	f000 80cf 	beq.w	801ebe4 <tcp_write+0x254>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801ea46:	42a3      	cmp	r3, r4
 801ea48:	f200 818a 	bhi.w	801ed60 <tcp_write+0x3d0>
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801ea4c:	45a2      	cmp	sl, r4
 801ea4e:	4653      	mov	r3, sl
 801ea50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801ea52:	bf28      	it	cs
 801ea54:	4623      	movcs	r3, r4
 801ea56:	4293      	cmp	r3, r2
 801ea58:	bf28      	it	cs
 801ea5a:	4613      	movcs	r3, r2
      oversize -= oversize_used;
 801ea5c:	1ad2      	subs	r2, r2, r3
      space -= oversize_used;
 801ea5e:	1ae4      	subs	r4, r4, r3
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801ea60:	930a      	str	r3, [sp, #40]	; 0x28
      oversize -= oversize_used;
 801ea62:	b292      	uxth	r2, r2
      space -= oversize_used;
 801ea64:	b2a4      	uxth	r4, r4
      oversize -= oversize_used;
 801ea66:	f8ad 203e 	strh.w	r2, [sp, #62]	; 0x3e
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801ea6a:	2a00      	cmp	r2, #0
 801ea6c:	f000 8183 	beq.w	801ed76 <tcp_write+0x3e6>
 801ea70:	459a      	cmp	sl, r3
 801ea72:	f000 8180 	beq.w	801ed76 <tcp_write+0x3e6>
 801ea76:	4bb2      	ldr	r3, [pc, #712]	; (801ed40 <tcp_write+0x3b0>)
 801ea78:	f44f 7200 	mov.w	r2, #512	; 0x200
 801ea7c:	49b1      	ldr	r1, [pc, #708]	; (801ed44 <tcp_write+0x3b4>)
 801ea7e:	48b2      	ldr	r0, [pc, #712]	; (801ed48 <tcp_write+0x3b8>)
 801ea80:	f006 fcb8 	bl	80253f4 <iprintf>
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801ea84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801ea86:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801ea88:	459a      	cmp	sl, r3
 801ea8a:	f200 80b0 	bhi.w	801ebee <tcp_write+0x25e>
  struct pbuf *concat_p = NULL;
 801ea8e:	2300      	movs	r3, #0
 801ea90:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801ea92:	930c      	str	r3, [sp, #48]	; 0x30
  u16_t extendlen = 0;
 801ea94:	930d      	str	r3, [sp, #52]	; 0x34
  while (pos < len) {
 801ea96:	45a2      	cmp	sl, r4
 801ea98:	f240 80ee 	bls.w	801ec78 <tcp_write+0x2e8>
 801ea9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ea9e:	f04f 0800 	mov.w	r8, #0
 801eaa2:	f003 0301 	and.w	r3, r3, #1
 801eaa6:	f8cd 8014 	str.w	r8, [sp, #20]
 801eaaa:	9308      	str	r3, [sp, #32]
 801eaac:	4643      	mov	r3, r8
 801eaae:	46d8      	mov	r8, fp
 801eab0:	469b      	mov	fp, r3
 801eab2:	e042      	b.n	801eb3a <tcp_write+0x1aa>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801eab4:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801eab8:	2b00      	cmp	r3, #0
 801eaba:	f040 80f0 	bne.w	801ec9e <tcp_write+0x30e>
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801eabe:	2201      	movs	r2, #1
 801eac0:	4629      	mov	r1, r5
 801eac2:	2036      	movs	r0, #54	; 0x36
 801eac4:	f7fc f9fa 	bl	801aebc <pbuf_alloc>
 801eac8:	2800      	cmp	r0, #0
 801eaca:	f000 8100 	beq.w	801ecce <tcp_write+0x33e>
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801eace:	9a07      	ldr	r2, [sp, #28]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801ead0:	2100      	movs	r1, #0
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801ead2:	9006      	str	r0, [sp, #24]
 801ead4:	4422      	add	r2, r4
 801ead6:	6042      	str	r2, [r0, #4]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801ead8:	f44f 7220 	mov.w	r2, #640	; 0x280
 801eadc:	2036      	movs	r0, #54	; 0x36
 801eade:	f7fc f9ed 	bl	801aebc <pbuf_alloc>
 801eae2:	9b06      	ldr	r3, [sp, #24]
 801eae4:	4607      	mov	r7, r0
 801eae6:	2800      	cmp	r0, #0
 801eae8:	f000 8195 	beq.w	801ee16 <tcp_write+0x486>
      pbuf_cat(p/*header*/, p2/*data*/);
 801eaec:	4619      	mov	r1, r3
 801eaee:	f7fc fbe9 	bl	801b2c4 <pbuf_cat>
    queuelen += pbuf_clen(p);
 801eaf2:	4638      	mov	r0, r7
 801eaf4:	f7fc fbc8 	bl	801b288 <pbuf_clen>
 801eaf8:	4430      	add	r0, r6
 801eafa:	b286      	uxth	r6, r0
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801eafc:	2e09      	cmp	r6, #9
 801eafe:	d84a      	bhi.n	801eb96 <tcp_write+0x206>
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801eb00:	f8d9 305c 	ldr.w	r3, [r9, #92]	; 0x5c
 801eb04:	2200      	movs	r2, #0
 801eb06:	4639      	mov	r1, r7
 801eb08:	4648      	mov	r0, r9
 801eb0a:	4423      	add	r3, r4
 801eb0c:	9200      	str	r2, [sp, #0]
 801eb0e:	f7ff fdf5 	bl	801e6fc <tcp_create_segment>
 801eb12:	4607      	mov	r7, r0
 801eb14:	2800      	cmp	r0, #0
 801eb16:	f000 80da 	beq.w	801ecce <tcp_write+0x33e>
    if (queue == NULL) {
 801eb1a:	9b05      	ldr	r3, [sp, #20]
 801eb1c:	2b00      	cmp	r3, #0
 801eb1e:	f000 80a3 	beq.w	801ec68 <tcp_write+0x2d8>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801eb22:	f1bb 0f00 	cmp.w	fp, #0
 801eb26:	f000 80c2 	beq.w	801ecae <tcp_write+0x31e>
    pos += seglen;
 801eb2a:	442c      	add	r4, r5
      prev_seg->next = seg;
 801eb2c:	f8cb 7000 	str.w	r7, [fp]
    pos += seglen;
 801eb30:	b2a4      	uxth	r4, r4
  while (pos < len) {
 801eb32:	45a2      	cmp	sl, r4
 801eb34:	f240 809e 	bls.w	801ec74 <tcp_write+0x2e4>
 801eb38:	46bb      	mov	fp, r7
    u16_t left = len - pos;
 801eb3a:	ebaa 0504 	sub.w	r5, sl, r4
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801eb3e:	9b08      	ldr	r3, [sp, #32]
    u16_t seglen = LWIP_MIN(left, max_len);
 801eb40:	b2ad      	uxth	r5, r5
 801eb42:	4545      	cmp	r5, r8
 801eb44:	bf28      	it	cs
 801eb46:	4645      	movcs	r5, r8
 801eb48:	b2ad      	uxth	r5, r5
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801eb4a:	2b00      	cmp	r3, #0
 801eb4c:	d0b2      	beq.n	801eab4 <tcp_write+0x124>
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 801eb4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801eb50:	4642      	mov	r2, r8
 801eb52:	4629      	mov	r1, r5
 801eb54:	2036      	movs	r0, #54	; 0x36
 801eb56:	e9cd 9300 	strd	r9, r3, [sp]
 801eb5a:	9b05      	ldr	r3, [sp, #20]
 801eb5c:	fab3 f383 	clz	r3, r3
 801eb60:	095b      	lsrs	r3, r3, #5
 801eb62:	9302      	str	r3, [sp, #8]
 801eb64:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 801eb68:	f7ff fd78 	bl	801e65c <tcp_pbuf_prealloc>
 801eb6c:	4607      	mov	r7, r0
 801eb6e:	2800      	cmp	r0, #0
 801eb70:	f000 80ad 	beq.w	801ecce <tcp_write+0x33e>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801eb74:	8943      	ldrh	r3, [r0, #10]
 801eb76:	42ab      	cmp	r3, r5
 801eb78:	f0c0 80a1 	bcc.w	801ecbe <tcp_write+0x32e>
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 801eb7c:	9b07      	ldr	r3, [sp, #28]
 801eb7e:	462a      	mov	r2, r5
 801eb80:	6878      	ldr	r0, [r7, #4]
 801eb82:	1919      	adds	r1, r3, r4
 801eb84:	f005 fc70 	bl	8024468 <memcpy>
    queuelen += pbuf_clen(p);
 801eb88:	4638      	mov	r0, r7
 801eb8a:	f7fc fb7d 	bl	801b288 <pbuf_clen>
 801eb8e:	4430      	add	r0, r6
 801eb90:	b286      	uxth	r6, r0
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801eb92:	2e09      	cmp	r6, #9
 801eb94:	d9b4      	bls.n	801eb00 <tcp_write+0x170>
      pbuf_free(p);
 801eb96:	4638      	mov	r0, r7
 801eb98:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801eb9c:	f7fc fb60 	bl	801b260 <pbuf_free>
      goto memerr;
 801eba0:	e097      	b.n	801ecd2 <tcp_write+0x342>
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801eba2:	2b00      	cmp	r3, #0
 801eba4:	f000 80b6 	beq.w	801ed14 <tcp_write+0x384>
 801eba8:	4b65      	ldr	r3, [pc, #404]	; (801ed40 <tcp_write+0x3b0>)
 801ebaa:	f44f 72ac 	mov.w	r2, #344	; 0x158
 801ebae:	4967      	ldr	r1, [pc, #412]	; (801ed4c <tcp_write+0x3bc>)
 801ebb0:	4865      	ldr	r0, [pc, #404]	; (801ed48 <tcp_write+0x3b8>)
 801ebb2:	f006 fc1f 	bl	80253f4 <iprintf>
  queuelen = pcb->snd_queuelen;
 801ebb6:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
  if (pcb->unsent != NULL) {
 801ebba:	f8d9 806c 	ldr.w	r8, [r9, #108]	; 0x6c
 801ebbe:	f1b8 0f00 	cmp.w	r8, #0
 801ebc2:	f47f af24 	bne.w	801ea0e <tcp_write+0x7e>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801ebc6:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
 801ebca:	2b00      	cmp	r3, #0
 801ebcc:	f040 80ac 	bne.w	801ed28 <tcp_write+0x398>
  while (pos < len) {
 801ebd0:	f1ba 0f00 	cmp.w	sl, #0
 801ebd4:	f000 81c7 	beq.w	801ef66 <tcp_write+0x5d6>
          extendlen = seglen;
 801ebd8:	2400      	movs	r4, #0
 801ebda:	940d      	str	r4, [sp, #52]	; 0x34
 801ebdc:	940c      	str	r4, [sp, #48]	; 0x30
 801ebde:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
 801ebe2:	e75b      	b.n	801ea9c <tcp_write+0x10c>
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801ebe4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801ebe6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ebe8:	459a      	cmp	sl, r3
 801ebea:	f67f af50 	bls.w	801ea8e <tcp_write+0xfe>
 801ebee:	2c00      	cmp	r4, #0
 801ebf0:	f43f af4d 	beq.w	801ea8e <tcp_write+0xfe>
 801ebf4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801ebf6:	8912      	ldrh	r2, [r2, #8]
 801ebf8:	920d      	str	r2, [sp, #52]	; 0x34
 801ebfa:	2a00      	cmp	r2, #0
 801ebfc:	f000 809c 	beq.w	801ed38 <tcp_write+0x3a8>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801ec00:	ebaa 0703 	sub.w	r7, sl, r3
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801ec04:	9b09      	ldr	r3, [sp, #36]	; 0x24
      u16_t seglen = LWIP_MIN(space, len - pos);
 801ec06:	42a7      	cmp	r7, r4
 801ec08:	bfa8      	it	ge
 801ec0a:	4627      	movge	r7, r4
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801ec0c:	07da      	lsls	r2, r3, #31
      u16_t seglen = LWIP_MIN(space, len - pos);
 801ec0e:	b2bd      	uxth	r5, r7
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801ec10:	f100 8187 	bmi.w	801ef22 <tcp_write+0x592>
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801ec14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ec16:	685a      	ldr	r2, [r3, #4]
 801ec18:	4613      	mov	r3, r2
 801ec1a:	6812      	ldr	r2, [r2, #0]
 801ec1c:	2a00      	cmp	r2, #0
 801ec1e:	d1fb      	bne.n	801ec18 <tcp_write+0x288>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801ec20:	920c      	str	r2, [sp, #48]	; 0x30
 801ec22:	7b1a      	ldrb	r2, [r3, #12]
 801ec24:	f012 0fc0 	tst.w	r2, #192	; 0xc0
 801ec28:	d106      	bne.n	801ec38 <tcp_write+0x2a8>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 801ec2a:	895a      	ldrh	r2, [r3, #10]
 801ec2c:	685b      	ldr	r3, [r3, #4]
 801ec2e:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801ec30:	9a07      	ldr	r2, [sp, #28]
 801ec32:	429a      	cmp	r2, r3
 801ec34:	f000 8167 	beq.w	801ef06 <tcp_write+0x576>
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 801ec38:	2201      	movs	r2, #1
 801ec3a:	4629      	mov	r1, r5
 801ec3c:	2000      	movs	r0, #0
 801ec3e:	f7fc f93d 	bl	801aebc <pbuf_alloc>
 801ec42:	900c      	str	r0, [sp, #48]	; 0x30
 801ec44:	2800      	cmp	r0, #0
 801ec46:	f000 813e 	beq.w	801eec6 <tcp_write+0x536>
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801ec4a:	9b07      	ldr	r3, [sp, #28]
 801ec4c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801ec4e:	440b      	add	r3, r1
 801ec50:	6043      	str	r3, [r0, #4]
          queuelen += pbuf_clen(concat_p);
 801ec52:	f7fc fb19 	bl	801b288 <pbuf_clen>
 801ec56:	4406      	add	r6, r0
  u16_t extendlen = 0;
 801ec58:	2300      	movs	r3, #0
          queuelen += pbuf_clen(concat_p);
 801ec5a:	b2b6      	uxth	r6, r6
  u16_t extendlen = 0;
 801ec5c:	930d      	str	r3, [sp, #52]	; 0x34
      pos += seglen;
 801ec5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ec60:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 801ec62:	18ec      	adds	r4, r5, r3
 801ec64:	b2a4      	uxth	r4, r4
 801ec66:	e716      	b.n	801ea96 <tcp_write+0x106>
    pos += seglen;
 801ec68:	442c      	add	r4, r5
 801ec6a:	9005      	str	r0, [sp, #20]
 801ec6c:	b2a4      	uxth	r4, r4
  while (pos < len) {
 801ec6e:	45a2      	cmp	sl, r4
 801ec70:	f63f af62 	bhi.w	801eb38 <tcp_write+0x1a8>
 801ec74:	f8dd 8014 	ldr.w	r8, [sp, #20]
  if (oversize_used > 0) {
 801ec78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ec7a:	2b00      	cmp	r3, #0
 801ec7c:	f000 80db 	beq.w	801ee36 <tcp_write+0x4a6>
    for (p = last_unsent->p; p; p = p->next) {
 801ec80:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801ec82:	6854      	ldr	r4, [r2, #4]
 801ec84:	2c00      	cmp	r4, #0
 801ec86:	f000 8090 	beq.w	801edaa <tcp_write+0x41a>
 801ec8a:	469b      	mov	fp, r3
 801ec8c:	9d07      	ldr	r5, [sp, #28]
      p->tot_len += oversize_used;
 801ec8e:	8923      	ldrh	r3, [r4, #8]
      if (p->next == NULL) {
 801ec90:	6822      	ldr	r2, [r4, #0]
      p->tot_len += oversize_used;
 801ec92:	445b      	add	r3, fp
 801ec94:	8123      	strh	r3, [r4, #8]
      if (p->next == NULL) {
 801ec96:	2a00      	cmp	r2, #0
 801ec98:	d079      	beq.n	801ed8e <tcp_write+0x3fe>
  u16_t extendlen = 0;
 801ec9a:	4614      	mov	r4, r2
 801ec9c:	e7f7      	b.n	801ec8e <tcp_write+0x2fe>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801ec9e:	4b28      	ldr	r3, [pc, #160]	; (801ed40 <tcp_write+0x3b0>)
 801eca0:	f240 2271 	movw	r2, #625	; 0x271
 801eca4:	492a      	ldr	r1, [pc, #168]	; (801ed50 <tcp_write+0x3c0>)
 801eca6:	4828      	ldr	r0, [pc, #160]	; (801ed48 <tcp_write+0x3b8>)
 801eca8:	f006 fba4 	bl	80253f4 <iprintf>
 801ecac:	e707      	b.n	801eabe <tcp_write+0x12e>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801ecae:	4b24      	ldr	r3, [pc, #144]	; (801ed40 <tcp_write+0x3b0>)
 801ecb0:	f240 22ab 	movw	r2, #683	; 0x2ab
 801ecb4:	4927      	ldr	r1, [pc, #156]	; (801ed54 <tcp_write+0x3c4>)
 801ecb6:	4824      	ldr	r0, [pc, #144]	; (801ed48 <tcp_write+0x3b8>)
 801ecb8:	f006 fb9c 	bl	80253f4 <iprintf>
 801ecbc:	e735      	b.n	801eb2a <tcp_write+0x19a>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801ecbe:	4b20      	ldr	r3, [pc, #128]	; (801ed40 <tcp_write+0x3b0>)
 801ecc0:	f240 2266 	movw	r2, #614	; 0x266
 801ecc4:	4924      	ldr	r1, [pc, #144]	; (801ed58 <tcp_write+0x3c8>)
 801ecc6:	4820      	ldr	r0, [pc, #128]	; (801ed48 <tcp_write+0x3b8>)
 801ecc8:	f006 fb94 	bl	80253f4 <iprintf>
 801eccc:	e756      	b.n	801eb7c <tcp_write+0x1ec>
 801ecce:	f8dd 8014 	ldr.w	r8, [sp, #20]
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801ecd2:	f8b9 301a 	ldrh.w	r3, [r9, #26]
 801ecd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801ecda:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (concat_p != NULL) {
 801ecde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801ece0:	b113      	cbz	r3, 801ece8 <tcp_write+0x358>
    pbuf_free(concat_p);
 801ece2:	4618      	mov	r0, r3
 801ece4:	f7fc fabc 	bl	801b260 <pbuf_free>
  if (queue != NULL) {
 801ece8:	f1b8 0f00 	cmp.w	r8, #0
 801ecec:	d002      	beq.n	801ecf4 <tcp_write+0x364>
    tcp_segs_free(queue);
 801ecee:	4640      	mov	r0, r8
 801ecf0:	f7fd f820 	bl	801bd34 <tcp_segs_free>
  if (pcb->snd_queuelen != 0) {
 801ecf4:	f8b9 3066 	ldrh.w	r3, [r9, #102]	; 0x66
 801ecf8:	b13b      	cbz	r3, 801ed0a <tcp_write+0x37a>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801ecfa:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
 801ecfe:	b923      	cbnz	r3, 801ed0a <tcp_write+0x37a>
 801ed00:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 801ed04:	2b00      	cmp	r3, #0
 801ed06:	f000 808c 	beq.w	801ee22 <tcp_write+0x492>
  return ERR_MEM;
 801ed0a:	f04f 30ff 	mov.w	r0, #4294967295
}
 801ed0e:	b011      	add	sp, #68	; 0x44
 801ed10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801ed14:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 801ed18:	2b00      	cmp	r3, #0
 801ed1a:	f47f af45 	bne.w	801eba8 <tcp_write+0x218>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801ed1e:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
 801ed22:	2b00      	cmp	r3, #0
 801ed24:	f43f af58 	beq.w	801ebd8 <tcp_write+0x248>
 801ed28:	4b05      	ldr	r3, [pc, #20]	; (801ed40 <tcp_write+0x3b0>)
 801ed2a:	f240 224a 	movw	r2, #586	; 0x24a
 801ed2e:	490b      	ldr	r1, [pc, #44]	; (801ed5c <tcp_write+0x3cc>)
 801ed30:	4805      	ldr	r0, [pc, #20]	; (801ed48 <tcp_write+0x3b8>)
 801ed32:	f006 fb5f 	bl	80253f4 <iprintf>
 801ed36:	e74b      	b.n	801ebd0 <tcp_write+0x240>
  struct pbuf *concat_p = NULL;
 801ed38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801ed3a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801ed3c:	930c      	str	r3, [sp, #48]	; 0x30
 801ed3e:	e6ad      	b.n	801ea9c <tcp_write+0x10c>
 801ed40:	08044898 	.word	0x08044898
 801ed44:	08044ad4 	.word	0x08044ad4
 801ed48:	0802a048 	.word	0x0802a048
 801ed4c:	08044a68 	.word	0x08044a68
 801ed50:	08044b90 	.word	0x08044b90
 801ed54:	08044ba0 	.word	0x08044ba0
 801ed58:	08044b50 	.word	0x08044b50
 801ed5c:	08044b20 	.word	0x08044b20
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801ed60:	4b94      	ldr	r3, [pc, #592]	; (801efb4 <tcp_write+0x624>)
 801ed62:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 801ed66:	4994      	ldr	r1, [pc, #592]	; (801efb8 <tcp_write+0x628>)
 801ed68:	4894      	ldr	r0, [pc, #592]	; (801efbc <tcp_write+0x62c>)
 801ed6a:	f006 fb43 	bl	80253f4 <iprintf>
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801ed6e:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801ed72:	930a      	str	r3, [sp, #40]	; 0x28
 801ed74:	e66a      	b.n	801ea4c <tcp_write+0xbc>
 801ed76:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 801ed78:	e735      	b.n	801ebe6 <tcp_write+0x256>
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801ed7a:	4b8e      	ldr	r3, [pc, #568]	; (801efb4 <tcp_write+0x624>)
 801ed7c:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801ed80:	498f      	ldr	r1, [pc, #572]	; (801efc0 <tcp_write+0x630>)
 801ed82:	488e      	ldr	r0, [pc, #568]	; (801efbc <tcp_write+0x62c>)
 801ed84:	f006 fb36 	bl	80253f4 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801ed88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ed8a:	891b      	ldrh	r3, [r3, #8]
 801ed8c:	e64f      	b.n	801ea2e <tcp_write+0x9e>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801ed8e:	8963      	ldrh	r3, [r4, #10]
 801ed90:	465a      	mov	r2, fp
 801ed92:	6860      	ldr	r0, [r4, #4]
 801ed94:	4629      	mov	r1, r5
 801ed96:	4418      	add	r0, r3
 801ed98:	f005 fb66 	bl	8024468 <memcpy>
        p->len += oversize_used;
 801ed9c:	8963      	ldrh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801ed9e:	6822      	ldr	r2, [r4, #0]
        p->len += oversize_used;
 801eda0:	445b      	add	r3, fp
 801eda2:	8163      	strh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801eda4:	2a00      	cmp	r2, #0
 801eda6:	f47f af78 	bne.w	801ec9a <tcp_write+0x30a>
    last_unsent->len += oversize_used;
 801edaa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801edac:	990a      	ldr	r1, [sp, #40]	; 0x28
 801edae:	8913      	ldrh	r3, [r2, #8]
 801edb0:	4419      	add	r1, r3
  pcb->unsent_oversize = oversize;
 801edb2:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
    last_unsent->len += oversize_used;
 801edb6:	8111      	strh	r1, [r2, #8]
  pcb->unsent_oversize = oversize;
 801edb8:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 801edbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801edbe:	2b00      	cmp	r3, #0
 801edc0:	d061      	beq.n	801ee86 <tcp_write+0x4f6>
    pbuf_cat(last_unsent->p, concat_p);
 801edc2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 801edc4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801edc6:	6860      	ldr	r0, [r4, #4]
 801edc8:	4629      	mov	r1, r5
 801edca:	f7fc fa7b 	bl	801b2c4 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 801edce:	892a      	ldrh	r2, [r5, #8]
 801edd0:	8923      	ldrh	r3, [r4, #8]
 801edd2:	4413      	add	r3, r2
 801edd4:	8123      	strh	r3, [r4, #8]
    last_unsent->next = queue;
 801edd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801edd8:	f8c3 8000 	str.w	r8, [r3]
  pcb->snd_lbb += len;
 801eddc:	f8d9 305c 	ldr.w	r3, [r9, #92]	; 0x5c
  pcb->snd_queuelen = queuelen;
 801ede0:	f8a9 6066 	strh.w	r6, [r9, #102]	; 0x66
  pcb->snd_lbb += len;
 801ede4:	4453      	add	r3, sl
 801ede6:	f8c9 305c 	str.w	r3, [r9, #92]	; 0x5c
  pcb->snd_buf -= len;
 801edea:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
 801edee:	eba3 0a0a 	sub.w	sl, r3, sl
 801edf2:	f8a9 a064 	strh.w	sl, [r9, #100]	; 0x64
  if (pcb->snd_queuelen != 0) {
 801edf6:	b11e      	cbz	r6, 801ee00 <tcp_write+0x470>
    LWIP_ASSERT("tcp_write: valid queue length",
 801edf8:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
 801edfc:	2b00      	cmp	r3, #0
 801edfe:	d036      	beq.n	801ee6e <tcp_write+0x4de>
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 801ee00:	b12f      	cbz	r7, 801ee0e <tcp_write+0x47e>
 801ee02:	68fb      	ldr	r3, [r7, #12]
 801ee04:	b11b      	cbz	r3, 801ee0e <tcp_write+0x47e>
 801ee06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ee08:	f012 0502 	ands.w	r5, r2, #2
 801ee0c:	d025      	beq.n	801ee5a <tcp_write+0x4ca>
  return ERR_OK;
 801ee0e:	2000      	movs	r0, #0
}
 801ee10:	b011      	add	sp, #68	; 0x44
 801ee12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        pbuf_free(p2);
 801ee16:	4618      	mov	r0, r3
 801ee18:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801ee1c:	f7fc fa20 	bl	801b260 <pbuf_free>
        goto memerr;
 801ee20:	e757      	b.n	801ecd2 <tcp_write+0x342>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801ee22:	4b64      	ldr	r3, [pc, #400]	; (801efb4 <tcp_write+0x624>)
 801ee24:	f240 3227 	movw	r2, #807	; 0x327
 801ee28:	4966      	ldr	r1, [pc, #408]	; (801efc4 <tcp_write+0x634>)
 801ee2a:	4864      	ldr	r0, [pc, #400]	; (801efbc <tcp_write+0x62c>)
 801ee2c:	f006 fae2 	bl	80253f4 <iprintf>
  return ERR_MEM;
 801ee30:	f04f 30ff 	mov.w	r0, #4294967295
 801ee34:	e76b      	b.n	801ed0e <tcp_write+0x37e>
  pcb->unsent_oversize = oversize;
 801ee36:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801ee3a:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 801ee3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801ee40:	2b00      	cmp	r3, #0
 801ee42:	d051      	beq.n	801eee8 <tcp_write+0x558>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 801ee44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ee46:	2b00      	cmp	r3, #0
 801ee48:	d1bb      	bne.n	801edc2 <tcp_write+0x432>
 801ee4a:	4b5a      	ldr	r3, [pc, #360]	; (801efb4 <tcp_write+0x624>)
 801ee4c:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 801ee50:	495d      	ldr	r1, [pc, #372]	; (801efc8 <tcp_write+0x638>)
 801ee52:	485a      	ldr	r0, [pc, #360]	; (801efbc <tcp_write+0x62c>)
 801ee54:	f006 face 	bl	80253f4 <iprintf>
 801ee58:	e7b3      	b.n	801edc2 <tcp_write+0x432>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801ee5a:	2008      	movs	r0, #8
 801ee5c:	899c      	ldrh	r4, [r3, #12]
 801ee5e:	f7fa f9c3 	bl	80191e8 <lwip_htons>
 801ee62:	4602      	mov	r2, r0
 801ee64:	68fb      	ldr	r3, [r7, #12]
  return ERR_OK;
 801ee66:	4628      	mov	r0, r5
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801ee68:	4314      	orrs	r4, r2
 801ee6a:	819c      	strh	r4, [r3, #12]
 801ee6c:	e74f      	b.n	801ed0e <tcp_write+0x37e>
    LWIP_ASSERT("tcp_write: valid queue length",
 801ee6e:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 801ee72:	2b00      	cmp	r3, #0
 801ee74:	d1c4      	bne.n	801ee00 <tcp_write+0x470>
 801ee76:	4b4f      	ldr	r3, [pc, #316]	; (801efb4 <tcp_write+0x624>)
 801ee78:	f240 3212 	movw	r2, #786	; 0x312
 801ee7c:	4951      	ldr	r1, [pc, #324]	; (801efc4 <tcp_write+0x634>)
 801ee7e:	484f      	ldr	r0, [pc, #316]	; (801efbc <tcp_write+0x62c>)
 801ee80:	f006 fab8 	bl	80253f4 <iprintf>
 801ee84:	e7bc      	b.n	801ee00 <tcp_write+0x470>
  } else if (extendlen > 0) {
 801ee86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801ee88:	2b00      	cmp	r3, #0
 801ee8a:	d0a4      	beq.n	801edd6 <tcp_write+0x446>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801ee8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ee8e:	6859      	ldr	r1, [r3, #4]
 801ee90:	2900      	cmp	r1, #0
 801ee92:	d02e      	beq.n	801eef2 <tcp_write+0x562>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801ee94:	680a      	ldr	r2, [r1, #0]
 801ee96:	2a00      	cmp	r2, #0
 801ee98:	d07f      	beq.n	801ef9a <tcp_write+0x60a>
 801ee9a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 801ee9c:	e000      	b.n	801eea0 <tcp_write+0x510>
 801ee9e:	4602      	mov	r2, r0
      p->tot_len += extendlen;
 801eea0:	890b      	ldrh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801eea2:	6810      	ldr	r0, [r2, #0]
      p->tot_len += extendlen;
 801eea4:	4423      	add	r3, r4
 801eea6:	810b      	strh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801eea8:	4611      	mov	r1, r2
 801eeaa:	2800      	cmp	r0, #0
 801eeac:	d1f7      	bne.n	801ee9e <tcp_write+0x50e>
    p->tot_len += extendlen;
 801eeae:	8913      	ldrh	r3, [r2, #8]
 801eeb0:	990d      	ldr	r1, [sp, #52]	; 0x34
 801eeb2:	440b      	add	r3, r1
 801eeb4:	8113      	strh	r3, [r2, #8]
    p->len += extendlen;
 801eeb6:	8953      	ldrh	r3, [r2, #10]
 801eeb8:	440b      	add	r3, r1
 801eeba:	8153      	strh	r3, [r2, #10]
    last_unsent->len += extendlen;
 801eebc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801eebe:	8913      	ldrh	r3, [r2, #8]
 801eec0:	440b      	add	r3, r1
 801eec2:	8113      	strh	r3, [r2, #8]
 801eec4:	e787      	b.n	801edd6 <tcp_write+0x446>
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801eec6:	f8b9 301a 	ldrh.w	r3, [r9, #26]
 801eeca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801eece:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (concat_p != NULL) {
 801eed2:	e70f      	b.n	801ecf4 <tcp_write+0x364>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801eed4:	4b37      	ldr	r3, [pc, #220]	; (801efb4 <tcp_write+0x624>)
 801eed6:	f240 1255 	movw	r2, #341	; 0x155
 801eeda:	493c      	ldr	r1, [pc, #240]	; (801efcc <tcp_write+0x63c>)
 801eedc:	4837      	ldr	r0, [pc, #220]	; (801efbc <tcp_write+0x62c>)
 801eede:	f006 fa89 	bl	80253f4 <iprintf>
  queuelen = pcb->snd_queuelen;
 801eee2:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
 801eee6:	e668      	b.n	801ebba <tcp_write+0x22a>
  } else if (extendlen > 0) {
 801eee8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801eeea:	b19b      	cbz	r3, 801ef14 <tcp_write+0x584>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801eeec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801eeee:	2b00      	cmp	r3, #0
 801eef0:	d1cc      	bne.n	801ee8c <tcp_write+0x4fc>
 801eef2:	4b30      	ldr	r3, [pc, #192]	; (801efb4 <tcp_write+0x624>)
 801eef4:	f240 22e6 	movw	r2, #742	; 0x2e6
 801eef8:	4935      	ldr	r1, [pc, #212]	; (801efd0 <tcp_write+0x640>)
 801eefa:	4830      	ldr	r0, [pc, #192]	; (801efbc <tcp_write+0x62c>)
 801eefc:	f006 fa7a 	bl	80253f4 <iprintf>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801ef00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ef02:	6859      	ldr	r1, [r3, #4]
 801ef04:	e7c6      	b.n	801ee94 <tcp_write+0x504>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801ef06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ef08:	bba3      	cbnz	r3, 801ef74 <tcp_write+0x5e4>
          extendlen = seglen;
 801ef0a:	950d      	str	r5, [sp, #52]	; 0x34
 801ef0c:	e6a7      	b.n	801ec5e <tcp_write+0x2ce>
    return ERR_CONN;
 801ef0e:	f06f 000a 	mvn.w	r0, #10
 801ef12:	e6fc      	b.n	801ed0e <tcp_write+0x37e>
  if (last_unsent == NULL) {
 801ef14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ef16:	2b00      	cmp	r3, #0
 801ef18:	f47f af5d 	bne.w	801edd6 <tcp_write+0x446>
    pcb->unsent = queue;
 801ef1c:	f8c9 806c 	str.w	r8, [r9, #108]	; 0x6c
 801ef20:	e75c      	b.n	801eddc <tcp_write+0x44c>
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 801ef22:	e9cd 9300 	strd	r9, r3, [sp]
 801ef26:	2301      	movs	r3, #1
 801ef28:	4622      	mov	r2, r4
 801ef2a:	4629      	mov	r1, r5
 801ef2c:	2000      	movs	r0, #0
 801ef2e:	9302      	str	r3, [sp, #8]
 801ef30:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 801ef34:	f7ff fb92 	bl	801e65c <tcp_pbuf_prealloc>
 801ef38:	4603      	mov	r3, r0
 801ef3a:	4604      	mov	r4, r0
 801ef3c:	900c      	str	r0, [sp, #48]	; 0x30
 801ef3e:	2800      	cmp	r0, #0
 801ef40:	d0c1      	beq.n	801eec6 <tcp_write+0x536>
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 801ef42:	980a      	ldr	r0, [sp, #40]	; 0x28
 801ef44:	462a      	mov	r2, r5
 801ef46:	9907      	ldr	r1, [sp, #28]
 801ef48:	4401      	add	r1, r0
 801ef4a:	6858      	ldr	r0, [r3, #4]
 801ef4c:	f005 fa8c 	bl	8024468 <memcpy>
        queuelen += pbuf_clen(concat_p);
 801ef50:	4620      	mov	r0, r4
 801ef52:	e67e      	b.n	801ec52 <tcp_write+0x2c2>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801ef54:	f8b9 301a 	ldrh.w	r3, [r9, #26]
    return ERR_MEM;
 801ef58:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801ef5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801ef60:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (err != ERR_OK) {
 801ef64:	e6d3      	b.n	801ed0e <tcp_write+0x37e>
  pcb->unsent_oversize = oversize;
 801ef66:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801ef6a:	46d0      	mov	r8, sl
 801ef6c:	4657      	mov	r7, sl
 801ef6e:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 801ef72:	e7d3      	b.n	801ef1c <tcp_write+0x58c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801ef74:	4b0f      	ldr	r3, [pc, #60]	; (801efb4 <tcp_write+0x624>)
 801ef76:	f240 2231 	movw	r2, #561	; 0x231
 801ef7a:	4916      	ldr	r1, [pc, #88]	; (801efd4 <tcp_write+0x644>)
 801ef7c:	480f      	ldr	r0, [pc, #60]	; (801efbc <tcp_write+0x62c>)
 801ef7e:	f006 fa39 	bl	80253f4 <iprintf>
          extendlen = seglen;
 801ef82:	950d      	str	r5, [sp, #52]	; 0x34
 801ef84:	e66b      	b.n	801ec5e <tcp_write+0x2ce>
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801ef86:	4b0b      	ldr	r3, [pc, #44]	; (801efb4 <tcp_write+0x624>)
 801ef88:	f240 12ad 	movw	r2, #429	; 0x1ad
 801ef8c:	4912      	ldr	r1, [pc, #72]	; (801efd8 <tcp_write+0x648>)
 801ef8e:	480b      	ldr	r0, [pc, #44]	; (801efbc <tcp_write+0x62c>)
 801ef90:	f006 fa30 	bl	80253f4 <iprintf>
 801ef94:	f06f 000f 	mvn.w	r0, #15
 801ef98:	e6b9      	b.n	801ed0e <tcp_write+0x37e>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801ef9a:	460a      	mov	r2, r1
 801ef9c:	e787      	b.n	801eeae <tcp_write+0x51e>
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801ef9e:	4b05      	ldr	r3, [pc, #20]	; (801efb4 <tcp_write+0x624>)
 801efa0:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 801efa4:	490d      	ldr	r1, [pc, #52]	; (801efdc <tcp_write+0x64c>)
 801efa6:	4805      	ldr	r0, [pc, #20]	; (801efbc <tcp_write+0x62c>)
 801efa8:	f006 fa24 	bl	80253f4 <iprintf>
 801efac:	f06f 000f 	mvn.w	r0, #15
 801efb0:	e6ad      	b.n	801ed0e <tcp_write+0x37e>
 801efb2:	bf00      	nop
 801efb4:	08044898 	.word	0x08044898
 801efb8:	08044ab4 	.word	0x08044ab4
 801efbc:	0802a048 	.word	0x0802a048
 801efc0:	08044a9c 	.word	0x08044a9c
 801efc4:	08044c24 	.word	0x08044c24
 801efc8:	08044bb4 	.word	0x08044bb4
 801efcc:	08044a2c 	.word	0x08044a2c
 801efd0:	08044bec 	.word	0x08044bec
 801efd4:	08044af4 	.word	0x08044af4
 801efd8:	080449f8 	.word	0x080449f8
 801efdc:	080449e0 	.word	0x080449e0

0801efe0 <tcp_split_unsent_seg>:
{
 801efe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801efe4:	4605      	mov	r5, r0
{
 801efe6:	b083      	sub	sp, #12
 801efe8:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801efea:	2800      	cmp	r0, #0
 801efec:	f000 80a7 	beq.w	801f13e <tcp_split_unsent_seg+0x15e>
  useg = pcb->unsent;
 801eff0:	6eee      	ldr	r6, [r5, #108]	; 0x6c
  if (useg == NULL) {
 801eff2:	b376      	cbz	r6, 801f052 <tcp_split_unsent_seg+0x72>
  if (split == 0) {
 801eff4:	2c00      	cmp	r4, #0
 801eff6:	f000 80b3 	beq.w	801f160 <tcp_split_unsent_seg+0x180>
  if (useg->len <= split) {
 801effa:	f8b6 9008 	ldrh.w	r9, [r6, #8]
 801effe:	45a1      	cmp	r9, r4
 801f000:	f240 8099 	bls.w	801f136 <tcp_split_unsent_seg+0x156>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801f004:	8e6b      	ldrh	r3, [r5, #50]	; 0x32
 801f006:	42a3      	cmp	r3, r4
 801f008:	d328      	bcc.n	801f05c <tcp_split_unsent_seg+0x7c>
  optflags = useg->flags;
 801f00a:	f896 a00a 	ldrb.w	sl, [r6, #10]
  remainder = useg->len - split;
 801f00e:	eba9 0804 	sub.w	r8, r9, r4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801f012:	f44f 7220 	mov.w	r2, #640	; 0x280
 801f016:	2036      	movs	r0, #54	; 0x36
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801f018:	ea4f 0b8a 	mov.w	fp, sl, lsl #2
  remainder = useg->len - split;
 801f01c:	fa1f f888 	uxth.w	r8, r8
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801f020:	f00b 0b04 	and.w	fp, fp, #4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801f024:	eb08 010b 	add.w	r1, r8, fp
 801f028:	b289      	uxth	r1, r1
 801f02a:	f7fb ff47 	bl	801aebc <pbuf_alloc>
  if (p == NULL) {
 801f02e:	4607      	mov	r7, r0
 801f030:	b178      	cbz	r0, 801f052 <tcp_split_unsent_seg+0x72>
  offset = useg->p->tot_len - useg->len + split;
 801f032:	6870      	ldr	r0, [r6, #4]
 801f034:	8932      	ldrh	r2, [r6, #8]
 801f036:	8903      	ldrh	r3, [r0, #8]
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801f038:	6879      	ldr	r1, [r7, #4]
  offset = useg->p->tot_len - useg->len + split;
 801f03a:	1a9b      	subs	r3, r3, r2
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801f03c:	4642      	mov	r2, r8
 801f03e:	4459      	add	r1, fp
  offset = useg->p->tot_len - useg->len + split;
 801f040:	4423      	add	r3, r4
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801f042:	b29b      	uxth	r3, r3
 801f044:	f7fc f9b0 	bl	801b3a8 <pbuf_copy_partial>
 801f048:	4540      	cmp	r0, r8
 801f04a:	d01d      	beq.n	801f088 <tcp_split_unsent_seg+0xa8>
    pbuf_free(p);
 801f04c:	4638      	mov	r0, r7
 801f04e:	f7fc f907 	bl	801b260 <pbuf_free>
  return ERR_MEM;
 801f052:	f04f 30ff 	mov.w	r0, #4294967295
}
 801f056:	b003      	add	sp, #12
 801f058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801f05c:	4b45      	ldr	r3, [pc, #276]	; (801f174 <tcp_split_unsent_seg+0x194>)
 801f05e:	f240 325b 	movw	r2, #859	; 0x35b
 801f062:	4945      	ldr	r1, [pc, #276]	; (801f178 <tcp_split_unsent_seg+0x198>)
 801f064:	4845      	ldr	r0, [pc, #276]	; (801f17c <tcp_split_unsent_seg+0x19c>)
 801f066:	f006 f9c5 	bl	80253f4 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801f06a:	f8b6 9008 	ldrh.w	r9, [r6, #8]
 801f06e:	f1b9 0f00 	cmp.w	r9, #0
 801f072:	d1ca      	bne.n	801f00a <tcp_split_unsent_seg+0x2a>
 801f074:	4b3f      	ldr	r3, [pc, #252]	; (801f174 <tcp_split_unsent_seg+0x194>)
 801f076:	f44f 7257 	mov.w	r2, #860	; 0x35c
 801f07a:	4941      	ldr	r1, [pc, #260]	; (801f180 <tcp_split_unsent_seg+0x1a0>)
 801f07c:	483f      	ldr	r0, [pc, #252]	; (801f17c <tcp_split_unsent_seg+0x19c>)
 801f07e:	f006 f9b9 	bl	80253f4 <iprintf>
  remainder = useg->len - split;
 801f082:	f8b6 9008 	ldrh.w	r9, [r6, #8]
 801f086:	e7c0      	b.n	801f00a <tcp_split_unsent_seg+0x2a>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801f088:	68f3      	ldr	r3, [r6, #12]
 801f08a:	8998      	ldrh	r0, [r3, #12]
 801f08c:	f7fa f8ac 	bl	80191e8 <lwip_htons>
  if (split_flags & TCP_PSH) {
 801f090:	f010 0b08 	ands.w	fp, r0, #8
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801f094:	fa5f f880 	uxtb.w	r8, r0
  if (split_flags & TCP_PSH) {
 801f098:	d159      	bne.n	801f14e <tcp_split_unsent_seg+0x16e>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801f09a:	f008 083f 	and.w	r8, r8, #63	; 0x3f
  if (split_flags & TCP_FIN) {
 801f09e:	f018 0f01 	tst.w	r8, #1
 801f0a2:	d003      	beq.n	801f0ac <tcp_split_unsent_seg+0xcc>
    split_flags &= ~TCP_FIN;
 801f0a4:	f008 08fe 	and.w	r8, r8, #254	; 0xfe
    remainder_flags |= TCP_FIN;
 801f0a8:	f04b 0b01 	orr.w	fp, fp, #1
  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801f0ac:	68f3      	ldr	r3, [r6, #12]
 801f0ae:	6858      	ldr	r0, [r3, #4]
 801f0b0:	f7fa f89e 	bl	80191f0 <lwip_htonl>
 801f0b4:	f8cd a000 	str.w	sl, [sp]
 801f0b8:	1823      	adds	r3, r4, r0
 801f0ba:	465a      	mov	r2, fp
 801f0bc:	4639      	mov	r1, r7
 801f0be:	4628      	mov	r0, r5
 801f0c0:	f7ff fb1c 	bl	801e6fc <tcp_create_segment>
  if (seg == NULL) {
 801f0c4:	4682      	mov	sl, r0
 801f0c6:	2800      	cmp	r0, #0
 801f0c8:	d0c0      	beq.n	801f04c <tcp_split_unsent_seg+0x6c>
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801f0ca:	6870      	ldr	r0, [r6, #4]
 801f0cc:	eba4 0409 	sub.w	r4, r4, r9
 801f0d0:	f7fc f8da 	bl	801b288 <pbuf_clen>
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801f0d4:	6872      	ldr	r2, [r6, #4]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801f0d6:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 801f0da:	b2a4      	uxth	r4, r4
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801f0dc:	8911      	ldrh	r1, [r2, #8]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801f0de:	1a1b      	subs	r3, r3, r0
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801f0e0:	4610      	mov	r0, r2
 801f0e2:	4421      	add	r1, r4
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801f0e4:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801f0e8:	b289      	uxth	r1, r1
 801f0ea:	f7fb ffa1 	bl	801b030 <pbuf_realloc>
  useg->len -= remainder;
 801f0ee:	8933      	ldrh	r3, [r6, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801f0f0:	4640      	mov	r0, r8
  useg->len -= remainder;
 801f0f2:	441c      	add	r4, r3
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801f0f4:	68f3      	ldr	r3, [r6, #12]
  useg->len -= remainder;
 801f0f6:	8134      	strh	r4, [r6, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801f0f8:	899c      	ldrh	r4, [r3, #12]
 801f0fa:	f7fa f875 	bl	80191e8 <lwip_htons>
 801f0fe:	68f3      	ldr	r3, [r6, #12]
 801f100:	4304      	orrs	r4, r0
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801f102:	6870      	ldr	r0, [r6, #4]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801f104:	819c      	strh	r4, [r3, #12]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801f106:	f7fc f8bf 	bl	801b288 <pbuf_clen>
 801f10a:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 801f10e:	4403      	add	r3, r0
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801f110:	f8da 0004 	ldr.w	r0, [sl, #4]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801f114:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801f118:	f7fc f8b6 	bl	801b288 <pbuf_clen>
 801f11c:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 801f120:	4418      	add	r0, r3
  seg->next = useg->next;
 801f122:	6833      	ldr	r3, [r6, #0]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801f124:	f8a5 0066 	strh.w	r0, [r5, #102]	; 0x66
  seg->next = useg->next;
 801f128:	f8ca 3000 	str.w	r3, [sl]
  useg->next = seg;
 801f12c:	f8c6 a000 	str.w	sl, [r6]
  if (seg->next == NULL) {
 801f130:	f8da 3000 	ldr.w	r3, [sl]
 801f134:	b183      	cbz	r3, 801f158 <tcp_split_unsent_seg+0x178>
    return ERR_OK;
 801f136:	2000      	movs	r0, #0
}
 801f138:	b003      	add	sp, #12
 801f13a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801f13e:	4b0d      	ldr	r3, [pc, #52]	; (801f174 <tcp_split_unsent_seg+0x194>)
 801f140:	f240 324b 	movw	r2, #843	; 0x34b
 801f144:	490f      	ldr	r1, [pc, #60]	; (801f184 <tcp_split_unsent_seg+0x1a4>)
 801f146:	480d      	ldr	r0, [pc, #52]	; (801f17c <tcp_split_unsent_seg+0x19c>)
 801f148:	f006 f954 	bl	80253f4 <iprintf>
 801f14c:	e750      	b.n	801eff0 <tcp_split_unsent_seg+0x10>
    split_flags &= ~TCP_PSH;
 801f14e:	f008 0837 	and.w	r8, r8, #55	; 0x37
    remainder_flags |= TCP_PSH;
 801f152:	f04f 0b08 	mov.w	fp, #8
 801f156:	e7a2      	b.n	801f09e <tcp_split_unsent_seg+0xbe>
  return ERR_OK;
 801f158:	4618      	mov	r0, r3
    pcb->unsent_oversize = 0;
 801f15a:	f8a5 3068 	strh.w	r3, [r5, #104]	; 0x68
 801f15e:	e77a      	b.n	801f056 <tcp_split_unsent_seg+0x76>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801f160:	4b04      	ldr	r3, [pc, #16]	; (801f174 <tcp_split_unsent_seg+0x194>)
 801f162:	f240 3253 	movw	r2, #851	; 0x353
 801f166:	4908      	ldr	r1, [pc, #32]	; (801f188 <tcp_split_unsent_seg+0x1a8>)
 801f168:	4804      	ldr	r0, [pc, #16]	; (801f17c <tcp_split_unsent_seg+0x19c>)
 801f16a:	f006 f943 	bl	80253f4 <iprintf>
    return ERR_VAL;
 801f16e:	f06f 0005 	mvn.w	r0, #5
 801f172:	e770      	b.n	801f056 <tcp_split_unsent_seg+0x76>
 801f174:	08044898 	.word	0x08044898
 801f178:	08044c8c 	.word	0x08044c8c
 801f17c:	0802a048 	.word	0x0802a048
 801f180:	08044c9c 	.word	0x08044c9c
 801f184:	08044c44 	.word	0x08044c44
 801f188:	08044c68 	.word	0x08044c68

0801f18c <tcp_enqueue_flags>:
{
 801f18c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801f190:	f011 0703 	ands.w	r7, r1, #3
{
 801f194:	b082      	sub	sp, #8
 801f196:	460d      	mov	r5, r1
 801f198:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801f19a:	d05e      	beq.n	801f25a <tcp_enqueue_flags+0xce>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801f19c:	2c00      	cmp	r4, #0
 801f19e:	d065      	beq.n	801f26c <tcp_enqueue_flags+0xe0>
  if (flags & TCP_SYN) {
 801f1a0:	f015 0802 	ands.w	r8, r5, #2
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801f1a4:	f44f 7220 	mov.w	r2, #640	; 0x280
  if (flags & TCP_SYN) {
 801f1a8:	d049      	beq.n	801f23e <tcp_enqueue_flags+0xb2>
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801f1aa:	2104      	movs	r1, #4
 801f1ac:	2036      	movs	r0, #54	; 0x36
 801f1ae:	f7fb fe85 	bl	801aebc <pbuf_alloc>
 801f1b2:	4606      	mov	r6, r0
 801f1b4:	2800      	cmp	r0, #0
 801f1b6:	d049      	beq.n	801f24c <tcp_enqueue_flags+0xc0>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801f1b8:	8943      	ldrh	r3, [r0, #10]
 801f1ba:	2b03      	cmp	r3, #3
 801f1bc:	d872      	bhi.n	801f2a4 <tcp_enqueue_flags+0x118>
    optflags = TF_SEG_OPTS_MSS;
 801f1be:	f04f 0801 	mov.w	r8, #1
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801f1c2:	4b40      	ldr	r3, [pc, #256]	; (801f2c4 <tcp_enqueue_flags+0x138>)
 801f1c4:	f240 4239 	movw	r2, #1081	; 0x439
 801f1c8:	493f      	ldr	r1, [pc, #252]	; (801f2c8 <tcp_enqueue_flags+0x13c>)
 801f1ca:	4840      	ldr	r0, [pc, #256]	; (801f2cc <tcp_enqueue_flags+0x140>)
 801f1cc:	f006 f912 	bl	80253f4 <iprintf>
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801f1d0:	4631      	mov	r1, r6
 801f1d2:	f8cd 8000 	str.w	r8, [sp]
 801f1d6:	462a      	mov	r2, r5
 801f1d8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 801f1da:	4620      	mov	r0, r4
 801f1dc:	f7ff fa8e 	bl	801e6fc <tcp_create_segment>
 801f1e0:	4606      	mov	r6, r0
 801f1e2:	2800      	cmp	r0, #0
 801f1e4:	d032      	beq.n	801f24c <tcp_enqueue_flags+0xc0>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801f1e6:	68c3      	ldr	r3, [r0, #12]
 801f1e8:	079a      	lsls	r2, r3, #30
 801f1ea:	d153      	bne.n	801f294 <tcp_enqueue_flags+0x108>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801f1ec:	8933      	ldrh	r3, [r6, #8]
 801f1ee:	2b00      	cmp	r3, #0
 801f1f0:	d144      	bne.n	801f27c <tcp_enqueue_flags+0xf0>
  if (pcb->unsent == NULL) {
 801f1f2:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801f1f4:	2b00      	cmp	r3, #0
 801f1f6:	d04b      	beq.n	801f290 <tcp_enqueue_flags+0x104>
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801f1f8:	461a      	mov	r2, r3
 801f1fa:	681b      	ldr	r3, [r3, #0]
 801f1fc:	2b00      	cmp	r3, #0
 801f1fe:	d1fb      	bne.n	801f1f8 <tcp_enqueue_flags+0x6c>
    useg->next = seg;
 801f200:	6016      	str	r6, [r2, #0]
  pcb->unsent_oversize = 0;
 801f202:	2300      	movs	r3, #0
 801f204:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801f208:	b117      	cbz	r7, 801f210 <tcp_enqueue_flags+0x84>
    pcb->snd_lbb++;
 801f20a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 801f20c:	3301      	adds	r3, #1
 801f20e:	65e3      	str	r3, [r4, #92]	; 0x5c
  if (flags & TCP_FIN) {
 801f210:	07eb      	lsls	r3, r5, #31
 801f212:	d503      	bpl.n	801f21c <tcp_enqueue_flags+0x90>
    tcp_set_flags(pcb, TF_FIN);
 801f214:	8b63      	ldrh	r3, [r4, #26]
 801f216:	f043 0320 	orr.w	r3, r3, #32
 801f21a:	8363      	strh	r3, [r4, #26]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801f21c:	6870      	ldr	r0, [r6, #4]
 801f21e:	f7fc f833 	bl	801b288 <pbuf_clen>
 801f222:	f8b4 3066 	ldrh.w	r3, [r4, #102]	; 0x66
 801f226:	4418      	add	r0, r3
 801f228:	b280      	uxth	r0, r0
 801f22a:	f8a4 0066 	strh.w	r0, [r4, #102]	; 0x66
  if (pcb->snd_queuelen != 0) {
 801f22e:	b118      	cbz	r0, 801f238 <tcp_enqueue_flags+0xac>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801f230:	6f20      	ldr	r0, [r4, #112]	; 0x70
 801f232:	2800      	cmp	r0, #0
 801f234:	d039      	beq.n	801f2aa <tcp_enqueue_flags+0x11e>
  return ERR_OK;
 801f236:	2000      	movs	r0, #0
}
 801f238:	b002      	add	sp, #8
 801f23a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801f23e:	4641      	mov	r1, r8
 801f240:	2036      	movs	r0, #54	; 0x36
 801f242:	f7fb fe3b 	bl	801aebc <pbuf_alloc>
 801f246:	4606      	mov	r6, r0
 801f248:	2800      	cmp	r0, #0
 801f24a:	d1c1      	bne.n	801f1d0 <tcp_enqueue_flags+0x44>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801f24c:	8b63      	ldrh	r3, [r4, #26]
    return ERR_MEM;
 801f24e:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801f252:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801f256:	8363      	strh	r3, [r4, #26]
    return ERR_MEM;
 801f258:	e7ee      	b.n	801f238 <tcp_enqueue_flags+0xac>
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801f25a:	4b1a      	ldr	r3, [pc, #104]	; (801f2c4 <tcp_enqueue_flags+0x138>)
 801f25c:	f240 4211 	movw	r2, #1041	; 0x411
 801f260:	491b      	ldr	r1, [pc, #108]	; (801f2d0 <tcp_enqueue_flags+0x144>)
 801f262:	481a      	ldr	r0, [pc, #104]	; (801f2cc <tcp_enqueue_flags+0x140>)
 801f264:	f006 f8c6 	bl	80253f4 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801f268:	2c00      	cmp	r4, #0
 801f26a:	d199      	bne.n	801f1a0 <tcp_enqueue_flags+0x14>
 801f26c:	4b15      	ldr	r3, [pc, #84]	; (801f2c4 <tcp_enqueue_flags+0x138>)
 801f26e:	f240 4213 	movw	r2, #1043	; 0x413
 801f272:	4918      	ldr	r1, [pc, #96]	; (801f2d4 <tcp_enqueue_flags+0x148>)
 801f274:	4815      	ldr	r0, [pc, #84]	; (801f2cc <tcp_enqueue_flags+0x140>)
 801f276:	f006 f8bd 	bl	80253f4 <iprintf>
 801f27a:	e791      	b.n	801f1a0 <tcp_enqueue_flags+0x14>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801f27c:	4b11      	ldr	r3, [pc, #68]	; (801f2c4 <tcp_enqueue_flags+0x138>)
 801f27e:	f240 4243 	movw	r2, #1091	; 0x443
 801f282:	4915      	ldr	r1, [pc, #84]	; (801f2d8 <tcp_enqueue_flags+0x14c>)
 801f284:	4811      	ldr	r0, [pc, #68]	; (801f2cc <tcp_enqueue_flags+0x140>)
 801f286:	f006 f8b5 	bl	80253f4 <iprintf>
  if (pcb->unsent == NULL) {
 801f28a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801f28c:	2b00      	cmp	r3, #0
 801f28e:	d1b3      	bne.n	801f1f8 <tcp_enqueue_flags+0x6c>
    pcb->unsent = seg;
 801f290:	66e6      	str	r6, [r4, #108]	; 0x6c
 801f292:	e7b6      	b.n	801f202 <tcp_enqueue_flags+0x76>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801f294:	4b0b      	ldr	r3, [pc, #44]	; (801f2c4 <tcp_enqueue_flags+0x138>)
 801f296:	f240 4242 	movw	r2, #1090	; 0x442
 801f29a:	4910      	ldr	r1, [pc, #64]	; (801f2dc <tcp_enqueue_flags+0x150>)
 801f29c:	480b      	ldr	r0, [pc, #44]	; (801f2cc <tcp_enqueue_flags+0x140>)
 801f29e:	f006 f8a9 	bl	80253f4 <iprintf>
 801f2a2:	e7a3      	b.n	801f1ec <tcp_enqueue_flags+0x60>
    optflags = TF_SEG_OPTS_MSS;
 801f2a4:	f04f 0801 	mov.w	r8, #1
 801f2a8:	e792      	b.n	801f1d0 <tcp_enqueue_flags+0x44>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801f2aa:	6ee4      	ldr	r4, [r4, #108]	; 0x6c
 801f2ac:	2c00      	cmp	r4, #0
 801f2ae:	d1c3      	bne.n	801f238 <tcp_enqueue_flags+0xac>
 801f2b0:	4b04      	ldr	r3, [pc, #16]	; (801f2c4 <tcp_enqueue_flags+0x138>)
 801f2b2:	f240 4265 	movw	r2, #1125	; 0x465
 801f2b6:	490a      	ldr	r1, [pc, #40]	; (801f2e0 <tcp_enqueue_flags+0x154>)
 801f2b8:	4804      	ldr	r0, [pc, #16]	; (801f2cc <tcp_enqueue_flags+0x140>)
 801f2ba:	f006 f89b 	bl	80253f4 <iprintf>
  return ERR_OK;
 801f2be:	4620      	mov	r0, r4
 801f2c0:	e7ba      	b.n	801f238 <tcp_enqueue_flags+0xac>
 801f2c2:	bf00      	nop
 801f2c4:	08044898 	.word	0x08044898
 801f2c8:	08044d24 	.word	0x08044d24
 801f2cc:	0802a048 	.word	0x0802a048
 801f2d0:	08044cac 	.word	0x08044cac
 801f2d4:	08044d04 	.word	0x08044d04
 801f2d8:	08044d78 	.word	0x08044d78
 801f2dc:	08044d60 	.word	0x08044d60
 801f2e0:	08044da4 	.word	0x08044da4

0801f2e4 <tcp_send_fin>:
{
 801f2e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801f2e6:	4606      	mov	r6, r0
 801f2e8:	b188      	cbz	r0, 801f30e <tcp_send_fin+0x2a>
  if (pcb->unsent != NULL) {
 801f2ea:	6ef4      	ldr	r4, [r6, #108]	; 0x6c
 801f2ec:	b14c      	cbz	r4, 801f302 <tcp_send_fin+0x1e>
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801f2ee:	4625      	mov	r5, r4
 801f2f0:	6824      	ldr	r4, [r4, #0]
 801f2f2:	2c00      	cmp	r4, #0
 801f2f4:	d1fb      	bne.n	801f2ee <tcp_send_fin+0xa>
    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801f2f6:	68eb      	ldr	r3, [r5, #12]
 801f2f8:	8998      	ldrh	r0, [r3, #12]
 801f2fa:	f7f9 ff75 	bl	80191e8 <lwip_htons>
 801f2fe:	0743      	lsls	r3, r0, #29
 801f300:	d00d      	beq.n	801f31e <tcp_send_fin+0x3a>
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801f302:	4630      	mov	r0, r6
 801f304:	2101      	movs	r1, #1
}
 801f306:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801f30a:	f7ff bf3f 	b.w	801f18c <tcp_enqueue_flags>
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801f30e:	4b0b      	ldr	r3, [pc, #44]	; (801f33c <tcp_send_fin+0x58>)
 801f310:	f240 32eb 	movw	r2, #1003	; 0x3eb
 801f314:	490a      	ldr	r1, [pc, #40]	; (801f340 <tcp_send_fin+0x5c>)
 801f316:	480b      	ldr	r0, [pc, #44]	; (801f344 <tcp_send_fin+0x60>)
 801f318:	f006 f86c 	bl	80253f4 <iprintf>
 801f31c:	e7e5      	b.n	801f2ea <tcp_send_fin+0x6>
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801f31e:	68eb      	ldr	r3, [r5, #12]
 801f320:	2001      	movs	r0, #1
 801f322:	899f      	ldrh	r7, [r3, #12]
 801f324:	f7f9 ff60 	bl	80191e8 <lwip_htons>
      tcp_set_flags(pcb, TF_FIN);
 801f328:	8b73      	ldrh	r3, [r6, #26]
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801f32a:	4338      	orrs	r0, r7
 801f32c:	68ea      	ldr	r2, [r5, #12]
      tcp_set_flags(pcb, TF_FIN);
 801f32e:	f043 0320 	orr.w	r3, r3, #32
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801f332:	8190      	strh	r0, [r2, #12]
}
 801f334:	4620      	mov	r0, r4
      tcp_set_flags(pcb, TF_FIN);
 801f336:	8373      	strh	r3, [r6, #26]
}
 801f338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f33a:	bf00      	nop
 801f33c:	08044898 	.word	0x08044898
 801f340:	08044dcc 	.word	0x08044dcc
 801f344:	0802a048 	.word	0x0802a048

0801f348 <tcp_rexmit_rto_prepare>:
{
 801f348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801f34a:	4605      	mov	r5, r0
 801f34c:	2800      	cmp	r0, #0
 801f34e:	d032      	beq.n	801f3b6 <tcp_rexmit_rto_prepare+0x6e>
  if (pcb->unacked == NULL) {
 801f350:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 801f352:	b132      	cbz	r2, 801f362 <tcp_rexmit_rto_prepare+0x1a>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801f354:	6813      	ldr	r3, [r2, #0]
 801f356:	4614      	mov	r4, r2
 801f358:	b15b      	cbz	r3, 801f372 <tcp_rexmit_rto_prepare+0x2a>
  if (seg->p->ref != 1) {
 801f35a:	6863      	ldr	r3, [r4, #4]
 801f35c:	7b9b      	ldrb	r3, [r3, #14]
 801f35e:	2b01      	cmp	r3, #1
 801f360:	d003      	beq.n	801f36a <tcp_rexmit_rto_prepare+0x22>
    return ERR_VAL;
 801f362:	f06f 0305 	mvn.w	r3, #5
}
 801f366:	4618      	mov	r0, r3
 801f368:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801f36a:	6824      	ldr	r4, [r4, #0]
 801f36c:	6823      	ldr	r3, [r4, #0]
 801f36e:	2b00      	cmp	r3, #0
 801f370:	d1f3      	bne.n	801f35a <tcp_rexmit_rto_prepare+0x12>
  if (seg->p->ref != 1) {
 801f372:	6863      	ldr	r3, [r4, #4]
 801f374:	7b9b      	ldrb	r3, [r3, #14]
 801f376:	2b01      	cmp	r3, #1
 801f378:	d1f3      	bne.n	801f362 <tcp_rexmit_rto_prepare+0x1a>
  tcp_set_flags(pcb, TF_RTO);
 801f37a:	8b6b      	ldrh	r3, [r5, #26]
  pcb->unacked = NULL;
 801f37c:	2700      	movs	r7, #0
  seg->next = pcb->unsent;
 801f37e:	6ee9      	ldr	r1, [r5, #108]	; 0x6c
  tcp_set_flags(pcb, TF_RTO);
 801f380:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  seg->next = pcb->unsent;
 801f384:	6021      	str	r1, [r4, #0]
  tcp_set_flags(pcb, TF_RTO);
 801f386:	836b      	strh	r3, [r5, #26]
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801f388:	68e3      	ldr	r3, [r4, #12]
  pcb->unacked = NULL;
 801f38a:	e9c5 271b 	strd	r2, r7, [r5, #108]	; 0x6c
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801f38e:	6858      	ldr	r0, [r3, #4]
 801f390:	f7f9 ff2e 	bl	80191f0 <lwip_htonl>
 801f394:	68e3      	ldr	r3, [r4, #12]
 801f396:	4606      	mov	r6, r0
 801f398:	8924      	ldrh	r4, [r4, #8]
 801f39a:	8998      	ldrh	r0, [r3, #12]
 801f39c:	f7f9 ff24 	bl	80191e8 <lwip_htons>
 801f3a0:	f010 0003 	ands.w	r0, r0, #3
 801f3a4:	4426      	add	r6, r4
  return ERR_OK;
 801f3a6:	463b      	mov	r3, r7
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801f3a8:	bf18      	it	ne
 801f3aa:	2001      	movne	r0, #1
  pcb->rttest = 0;
 801f3ac:	636f      	str	r7, [r5, #52]	; 0x34
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801f3ae:	4430      	add	r0, r6
 801f3b0:	64e8      	str	r0, [r5, #76]	; 0x4c
}
 801f3b2:	4618      	mov	r0, r3
 801f3b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801f3b6:	4b04      	ldr	r3, [pc, #16]	; (801f3c8 <tcp_rexmit_rto_prepare+0x80>)
 801f3b8:	f240 6263 	movw	r2, #1635	; 0x663
 801f3bc:	4903      	ldr	r1, [pc, #12]	; (801f3cc <tcp_rexmit_rto_prepare+0x84>)
 801f3be:	4804      	ldr	r0, [pc, #16]	; (801f3d0 <tcp_rexmit_rto_prepare+0x88>)
 801f3c0:	f006 f818 	bl	80253f4 <iprintf>
 801f3c4:	e7c4      	b.n	801f350 <tcp_rexmit_rto_prepare+0x8>
 801f3c6:	bf00      	nop
 801f3c8:	08044898 	.word	0x08044898
 801f3cc:	08044de8 	.word	0x08044de8
 801f3d0:	0802a048 	.word	0x0802a048

0801f3d4 <tcp_rexmit>:
{
 801f3d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801f3d6:	4607      	mov	r7, r0
 801f3d8:	2800      	cmp	r0, #0
 801f3da:	d031      	beq.n	801f440 <tcp_rexmit+0x6c>
  if (pcb->unacked == NULL) {
 801f3dc:	6f3e      	ldr	r6, [r7, #112]	; 0x70
 801f3de:	b34e      	cbz	r6, 801f434 <tcp_rexmit+0x60>
  if (seg->p->ref != 1) {
 801f3e0:	6873      	ldr	r3, [r6, #4]
 801f3e2:	7b9b      	ldrb	r3, [r3, #14]
 801f3e4:	2b01      	cmp	r3, #1
 801f3e6:	d125      	bne.n	801f434 <tcp_rexmit+0x60>
  pcb->unacked = seg->next;
 801f3e8:	6832      	ldr	r2, [r6, #0]
  cur_seg = &(pcb->unsent);
 801f3ea:	f107 056c 	add.w	r5, r7, #108	; 0x6c
  while (*cur_seg &&
 801f3ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  pcb->unacked = seg->next;
 801f3f0:	673a      	str	r2, [r7, #112]	; 0x70
  while (*cur_seg &&
 801f3f2:	b91b      	cbnz	r3, 801f3fc <tcp_rexmit+0x28>
 801f3f4:	e00f      	b.n	801f416 <tcp_rexmit+0x42>
    cur_seg = &((*cur_seg)->next );
 801f3f6:	682d      	ldr	r5, [r5, #0]
  while (*cur_seg &&
 801f3f8:	682b      	ldr	r3, [r5, #0]
 801f3fa:	b163      	cbz	r3, 801f416 <tcp_rexmit+0x42>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801f3fc:	68db      	ldr	r3, [r3, #12]
 801f3fe:	6858      	ldr	r0, [r3, #4]
 801f400:	f7f9 fef6 	bl	80191f0 <lwip_htonl>
 801f404:	68f3      	ldr	r3, [r6, #12]
 801f406:	4604      	mov	r4, r0
 801f408:	6858      	ldr	r0, [r3, #4]
 801f40a:	f7f9 fef1 	bl	80191f0 <lwip_htonl>
 801f40e:	1a24      	subs	r4, r4, r0
  while (*cur_seg &&
 801f410:	2c00      	cmp	r4, #0
 801f412:	dbf0      	blt.n	801f3f6 <tcp_rexmit+0x22>
  seg->next = *cur_seg;
 801f414:	682b      	ldr	r3, [r5, #0]
 801f416:	6033      	str	r3, [r6, #0]
  *cur_seg = seg;
 801f418:	602e      	str	r6, [r5, #0]
  if (seg->next == NULL) {
 801f41a:	6833      	ldr	r3, [r6, #0]
 801f41c:	b16b      	cbz	r3, 801f43a <tcp_rexmit+0x66>
  if (pcb->nrtx < 0xFF) {
 801f41e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 801f422:	2bff      	cmp	r3, #255	; 0xff
 801f424:	d002      	beq.n	801f42c <tcp_rexmit+0x58>
    ++pcb->nrtx;
 801f426:	3301      	adds	r3, #1
 801f428:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  pcb->rttest = 0;
 801f42c:	2300      	movs	r3, #0
  return ERR_OK;
 801f42e:	4618      	mov	r0, r3
  pcb->rttest = 0;
 801f430:	637b      	str	r3, [r7, #52]	; 0x34
}
 801f432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_VAL;
 801f434:	f06f 0005 	mvn.w	r0, #5
}
 801f438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pcb->unsent_oversize = 0;
 801f43a:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 801f43e:	e7ee      	b.n	801f41e <tcp_rexmit+0x4a>
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801f440:	4b03      	ldr	r3, [pc, #12]	; (801f450 <tcp_rexmit+0x7c>)
 801f442:	f240 62c1 	movw	r2, #1729	; 0x6c1
 801f446:	4903      	ldr	r1, [pc, #12]	; (801f454 <tcp_rexmit+0x80>)
 801f448:	4803      	ldr	r0, [pc, #12]	; (801f458 <tcp_rexmit+0x84>)
 801f44a:	f005 ffd3 	bl	80253f4 <iprintf>
 801f44e:	e7c5      	b.n	801f3dc <tcp_rexmit+0x8>
 801f450:	08044898 	.word	0x08044898
 801f454:	08044e0c 	.word	0x08044e0c
 801f458:	0802a048 	.word	0x0802a048

0801f45c <tcp_rexmit_fast>:
{
 801f45c:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801f45e:	4604      	mov	r4, r0
 801f460:	b340      	cbz	r0, 801f4b4 <tcp_rexmit_fast+0x58>
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801f462:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801f464:	b113      	cbz	r3, 801f46c <tcp_rexmit_fast+0x10>
 801f466:	8b63      	ldrh	r3, [r4, #26]
 801f468:	075b      	lsls	r3, r3, #29
 801f46a:	d500      	bpl.n	801f46e <tcp_rexmit_fast+0x12>
}
 801f46c:	bd10      	pop	{r4, pc}
    if (tcp_rexmit(pcb) == ERR_OK) {
 801f46e:	4620      	mov	r0, r4
 801f470:	f7ff ffb0 	bl	801f3d4 <tcp_rexmit>
 801f474:	2800      	cmp	r0, #0
 801f476:	d1f9      	bne.n	801f46c <tcp_rexmit_fast+0x10>
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801f478:	f8b4 1060 	ldrh.w	r1, [r4, #96]	; 0x60
 801f47c:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801f480:	8e62      	ldrh	r2, [r4, #50]	; 0x32
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801f482:	4299      	cmp	r1, r3
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801f484:	ea4f 0042 	mov.w	r0, r2, lsl #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801f488:	bf28      	it	cs
 801f48a:	4619      	movcs	r1, r3
 801f48c:	084b      	lsrs	r3, r1, #1
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801f48e:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801f492:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801f496:	d902      	bls.n	801f49e <tcp_rexmit_fast+0x42>
        pcb->ssthresh = 2 * pcb->mss;
 801f498:	b283      	uxth	r3, r0
 801f49a:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      tcp_set_flags(pcb, TF_INFR);
 801f49e:	8b61      	ldrh	r1, [r4, #26]
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801f4a0:	4402      	add	r2, r0
      tcp_set_flags(pcb, TF_INFR);
 801f4a2:	f041 0104 	orr.w	r1, r1, #4
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801f4a6:	4413      	add	r3, r2
      pcb->rtime = 0;
 801f4a8:	2200      	movs	r2, #0
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801f4aa:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 801f4ae:	8361      	strh	r1, [r4, #26]
      pcb->rtime = 0;
 801f4b0:	8622      	strh	r2, [r4, #48]	; 0x30
}
 801f4b2:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801f4b4:	4b03      	ldr	r3, [pc, #12]	; (801f4c4 <tcp_rexmit_fast+0x68>)
 801f4b6:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801f4ba:	4903      	ldr	r1, [pc, #12]	; (801f4c8 <tcp_rexmit_fast+0x6c>)
 801f4bc:	4803      	ldr	r0, [pc, #12]	; (801f4cc <tcp_rexmit_fast+0x70>)
 801f4be:	f005 ff99 	bl	80253f4 <iprintf>
 801f4c2:	e7ce      	b.n	801f462 <tcp_rexmit_fast+0x6>
 801f4c4:	08044898 	.word	0x08044898
 801f4c8:	08044e24 	.word	0x08044e24
 801f4cc:	0802a048 	.word	0x0802a048

0801f4d0 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801f4d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f4d4:	b084      	sub	sp, #16
 801f4d6:	4607      	mov	r7, r0
 801f4d8:	460e      	mov	r6, r1
 801f4da:	4615      	mov	r5, r2
 801f4dc:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801f4e0:	461c      	mov	r4, r3
{
 801f4e2:	f8bd 9034 	ldrh.w	r9, [sp, #52]	; 0x34
 801f4e6:	f8bd a038 	ldrh.w	sl, [sp, #56]	; 0x38
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801f4ea:	b1fb      	cbz	r3, 801f52c <tcp_rst+0x5c>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801f4ec:	f1b8 0f00 	cmp.w	r8, #0
 801f4f0:	d026      	beq.n	801f540 <tcp_rst+0x70>
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801f4f2:	4630      	mov	r0, r6
 801f4f4:	f7f9 fe7c 	bl	80191f0 <lwip_htonl>
 801f4f8:	2114      	movs	r1, #20
 801f4fa:	4602      	mov	r2, r0
 801f4fc:	4628      	mov	r0, r5
 801f4fe:	f246 0508 	movw	r5, #24584	; 0x6008
 801f502:	464b      	mov	r3, r9
 801f504:	f8cd a000 	str.w	sl, [sp]
 801f508:	e9cd 1501 	strd	r1, r5, [sp, #4]
 801f50c:	2100      	movs	r1, #0
 801f50e:	f7ff f971 	bl	801e7f4 <tcp_output_alloc_header_common.constprop.0>
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801f512:	4601      	mov	r1, r0
 801f514:	b138      	cbz	r0, 801f526 <tcp_rst+0x56>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801f516:	4643      	mov	r3, r8
 801f518:	4622      	mov	r2, r4
 801f51a:	4638      	mov	r0, r7
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801f51c:	b004      	add	sp, #16
 801f51e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801f522:	f7ff b9d5 	b.w	801e8d0 <tcp_output_control_segment>
}
 801f526:	b004      	add	sp, #16
 801f528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801f52c:	4b08      	ldr	r3, [pc, #32]	; (801f550 <tcp_rst+0x80>)
 801f52e:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801f532:	4908      	ldr	r1, [pc, #32]	; (801f554 <tcp_rst+0x84>)
 801f534:	4808      	ldr	r0, [pc, #32]	; (801f558 <tcp_rst+0x88>)
 801f536:	f005 ff5d 	bl	80253f4 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801f53a:	f1b8 0f00 	cmp.w	r8, #0
 801f53e:	d1d8      	bne.n	801f4f2 <tcp_rst+0x22>
 801f540:	4b03      	ldr	r3, [pc, #12]	; (801f550 <tcp_rst+0x80>)
 801f542:	f240 72c5 	movw	r2, #1989	; 0x7c5
 801f546:	4905      	ldr	r1, [pc, #20]	; (801f55c <tcp_rst+0x8c>)
 801f548:	4803      	ldr	r0, [pc, #12]	; (801f558 <tcp_rst+0x88>)
 801f54a:	f005 ff53 	bl	80253f4 <iprintf>
 801f54e:	e7d0      	b.n	801f4f2 <tcp_rst+0x22>
 801f550:	08044898 	.word	0x08044898
 801f554:	08044e44 	.word	0x08044e44
 801f558:	0802a048 	.word	0x0802a048
 801f55c:	08044e60 	.word	0x08044e60

0801f560 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801f560:	b510      	push	{r4, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
  u8_t num_sacks = 0;

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801f562:	4604      	mov	r4, r0
 801f564:	b1c0      	cbz	r0, 801f598 <tcp_send_empty_ack+0x38>
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801f566:	6d20      	ldr	r0, [r4, #80]	; 0x50
 801f568:	f7f9 fe42 	bl	80191f0 <lwip_htonl>
 801f56c:	2100      	movs	r1, #0
 801f56e:	4602      	mov	r2, r0
 801f570:	4620      	mov	r0, r4
 801f572:	f7ff f985 	bl	801e880 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 801f576:	4601      	mov	r1, r0
 801f578:	b1b0      	cbz	r0, 801f5a8 <tcp_send_empty_ack+0x48>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801f57a:	1d23      	adds	r3, r4, #4
 801f57c:	4622      	mov	r2, r4
 801f57e:	4620      	mov	r0, r4
 801f580:	f7ff f9a6 	bl	801e8d0 <tcp_output_control_segment>
  if (err != ERR_OK) {
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801f584:	8b63      	ldrh	r3, [r4, #26]
  if (err != ERR_OK) {
 801f586:	b118      	cbz	r0, 801f590 <tcp_send_empty_ack+0x30>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801f588:	f043 0303 	orr.w	r3, r3, #3
 801f58c:	8363      	strh	r3, [r4, #26]
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
  }

  return err;
}
 801f58e:	bd10      	pop	{r4, pc}
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801f590:	f023 0303 	bic.w	r3, r3, #3
 801f594:	8363      	strh	r3, [r4, #26]
}
 801f596:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801f598:	4b07      	ldr	r3, [pc, #28]	; (801f5b8 <tcp_send_empty_ack+0x58>)
 801f59a:	f240 72ea 	movw	r2, #2026	; 0x7ea
 801f59e:	4907      	ldr	r1, [pc, #28]	; (801f5bc <tcp_send_empty_ack+0x5c>)
 801f5a0:	4807      	ldr	r0, [pc, #28]	; (801f5c0 <tcp_send_empty_ack+0x60>)
 801f5a2:	f005 ff27 	bl	80253f4 <iprintf>
 801f5a6:	e7de      	b.n	801f566 <tcp_send_empty_ack+0x6>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801f5a8:	8b63      	ldrh	r3, [r4, #26]
    return ERR_BUF;
 801f5aa:	f06f 0001 	mvn.w	r0, #1
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801f5ae:	f043 0303 	orr.w	r3, r3, #3
 801f5b2:	8363      	strh	r3, [r4, #26]
}
 801f5b4:	bd10      	pop	{r4, pc}
 801f5b6:	bf00      	nop
 801f5b8:	08044898 	.word	0x08044898
 801f5bc:	08044e7c 	.word	0x08044e7c
 801f5c0:	0802a048 	.word	0x0802a048

0801f5c4 <tcp_output>:
{
 801f5c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801f5c8:	4604      	mov	r4, r0
{
 801f5ca:	b085      	sub	sp, #20
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801f5cc:	2800      	cmp	r0, #0
 801f5ce:	f000 81bc 	beq.w	801f94a <tcp_output+0x386>
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801f5d2:	7d23      	ldrb	r3, [r4, #20]
 801f5d4:	2b01      	cmp	r3, #1
 801f5d6:	f000 8173 	beq.w	801f8c0 <tcp_output+0x2fc>
  if (tcp_input_pcb == pcb) {
 801f5da:	4bb3      	ldr	r3, [pc, #716]	; (801f8a8 <tcp_output+0x2e4>)
 801f5dc:	681b      	ldr	r3, [r3, #0]
 801f5de:	42a3      	cmp	r3, r4
 801f5e0:	f000 817a 	beq.w	801f8d8 <tcp_output+0x314>
  seg = pcb->unsent;
 801f5e4:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  if (seg == NULL) {
 801f5e6:	b345      	cbz	r5, 801f63a <tcp_output+0x76>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801f5e8:	7a20      	ldrb	r0, [r4, #8]
  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801f5ea:	f104 0904 	add.w	r9, r4, #4
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801f5ee:	f8b4 7048 	ldrh.w	r7, [r4, #72]	; 0x48
 801f5f2:	f8b4 6060 	ldrh.w	r6, [r4, #96]	; 0x60
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801f5f6:	2800      	cmp	r0, #0
 801f5f8:	f040 81af 	bne.w	801f95a <tcp_output+0x396>
    return ip_route(src, dst);
 801f5fc:	4648      	mov	r0, r9
 801f5fe:	f003 fa2b 	bl	8022a58 <ip4_route>
 801f602:	4682      	mov	sl, r0
  if (netif == NULL) {
 801f604:	f1ba 0f00 	cmp.w	sl, #0
 801f608:	f000 81b9 	beq.w	801f97e <tcp_output+0x3ba>
  if (ip_addr_isany(&pcb->local_ip)) {
 801f60c:	6823      	ldr	r3, [r4, #0]
 801f60e:	b913      	cbnz	r3, 801f616 <tcp_output+0x52>
    ip_addr_copy(pcb->local_ip, *local_ip);
 801f610:	f8da 3004 	ldr.w	r3, [sl, #4]
 801f614:	6023      	str	r3, [r4, #0]
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801f616:	68eb      	ldr	r3, [r5, #12]
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801f618:	42b7      	cmp	r7, r6
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801f61a:	6858      	ldr	r0, [r3, #4]
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801f61c:	bf28      	it	cs
 801f61e:	4637      	movcs	r7, r6
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801f620:	f7f9 fde6 	bl	80191f0 <lwip_htonl>
 801f624:	892b      	ldrh	r3, [r5, #8]
 801f626:	6c62      	ldr	r2, [r4, #68]	; 0x44
 801f628:	1a9b      	subs	r3, r3, r2
 801f62a:	4418      	add	r0, r3
 801f62c:	42b8      	cmp	r0, r7
 801f62e:	d90f      	bls.n	801f650 <tcp_output+0x8c>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801f630:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 801f634:	42bb      	cmp	r3, r7
 801f636:	f000 8159 	beq.w	801f8ec <tcp_output+0x328>
    if (pcb->flags & TF_ACK_NOW) {
 801f63a:	8b62      	ldrh	r2, [r4, #26]
 801f63c:	0791      	lsls	r1, r2, #30
 801f63e:	f100 814f 	bmi.w	801f8e0 <tcp_output+0x31c>
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801f642:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  return ERR_OK;
 801f646:	2000      	movs	r0, #0
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801f648:	8362      	strh	r2, [r4, #26]
}
 801f64a:	b005      	add	sp, #20
 801f64c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  pcb->persist_backoff = 0;
 801f650:	2300      	movs	r3, #0
 801f652:	f884 3099 	strb.w	r3, [r4, #153]	; 0x99
  useg = pcb->unacked;
 801f656:	6f23      	ldr	r3, [r4, #112]	; 0x70
  if (useg != NULL) {
 801f658:	2b00      	cmp	r3, #0
 801f65a:	f000 8157 	beq.w	801f90c <tcp_output+0x348>
    for (; useg->next != NULL; useg = useg->next);
 801f65e:	4698      	mov	r8, r3
 801f660:	681b      	ldr	r3, [r3, #0]
 801f662:	2b00      	cmp	r3, #0
 801f664:	d1fb      	bne.n	801f65e <tcp_output+0x9a>
    LWIP_ASSERT("RST not expected here!",
 801f666:	464e      	mov	r6, r9
 801f668:	e0b7      	b.n	801f7da <tcp_output+0x216>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801f66a:	68eb      	ldr	r3, [r5, #12]
 801f66c:	2010      	movs	r0, #16
 801f66e:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 801f672:	f7f9 fdb9 	bl	80191e8 <lwip_htons>
 801f676:	ea49 0000 	orr.w	r0, r9, r0
 801f67a:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801f67e:	f8a9 000c 	strh.w	r0, [r9, #12]
  if (seg->p->ref != 1) {
 801f682:	686b      	ldr	r3, [r5, #4]
 801f684:	7b9b      	ldrb	r3, [r3, #14]
 801f686:	2b01      	cmp	r3, #1
 801f688:	d160      	bne.n	801f74c <tcp_output+0x188>
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801f68a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801f68c:	f7f9 fdb0 	bl	80191f0 <lwip_htonl>
 801f690:	f8c9 0008 	str.w	r0, [r9, #8]
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801f694:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 801f696:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801f69a:	f7f9 fda5 	bl	80191e8 <lwip_htons>
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801f69e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 801f6a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801f6a2:	f8a9 000e 	strh.w	r0, [r9, #14]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801f6a6:	4413      	add	r3, r2
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801f6a8:	f8d5 900c 	ldr.w	r9, [r5, #12]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801f6ac:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801f6ae:	7aab      	ldrb	r3, [r5, #10]
 801f6b0:	07db      	lsls	r3, r3, #31
 801f6b2:	f100 80d0 	bmi.w	801f856 <tcp_output+0x292>
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801f6b6:	f109 0b14 	add.w	fp, r9, #20
  if (pcb->rtime < 0) {
 801f6ba:	f9b4 3030 	ldrsh.w	r3, [r4, #48]	; 0x30
 801f6be:	2b00      	cmp	r3, #0
 801f6c0:	da01      	bge.n	801f6c6 <tcp_output+0x102>
    pcb->rtime = 0;
 801f6c2:	2300      	movs	r3, #0
 801f6c4:	8623      	strh	r3, [r4, #48]	; 0x30
  if (pcb->rttest == 0) {
 801f6c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801f6c8:	2b00      	cmp	r3, #0
 801f6ca:	f000 80b9 	beq.w	801f840 <tcp_output+0x27c>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801f6ce:	6868      	ldr	r0, [r5, #4]
  seg->tcphdr->chksum = 0;
 801f6d0:	f04f 0c00 	mov.w	ip, #0
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801f6d4:	6843      	ldr	r3, [r0, #4]
  seg->p->tot_len -= len;
 801f6d6:	8902      	ldrh	r2, [r0, #8]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801f6d8:	eba9 0303 	sub.w	r3, r9, r3
  seg->p->len -= len;
 801f6dc:	8941      	ldrh	r1, [r0, #10]
  seg->p->payload = seg->tcphdr;
 801f6de:	f8c0 9004 	str.w	r9, [r0, #4]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801f6e2:	b29b      	uxth	r3, r3
  seg->p->tot_len -= len;
 801f6e4:	1ad2      	subs	r2, r2, r3
  seg->p->len -= len;
 801f6e6:	1acb      	subs	r3, r1, r3
  seg->p->tot_len -= len;
 801f6e8:	b292      	uxth	r2, r2
  seg->p->len -= len;
 801f6ea:	8143      	strh	r3, [r0, #10]
  seg->p->tot_len -= len;
 801f6ec:	8102      	strh	r2, [r0, #8]
  seg->tcphdr->chksum = 0;
 801f6ee:	f889 c010 	strb.w	ip, [r9, #16]
 801f6f2:	f889 c011 	strb.w	ip, [r9, #17]
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801f6f6:	7aab      	ldrb	r3, [r5, #10]
 801f6f8:	009b      	lsls	r3, r3, #2
 801f6fa:	f003 0304 	and.w	r3, r3, #4
 801f6fe:	3314      	adds	r3, #20
 801f700:	444b      	add	r3, r9
 801f702:	459b      	cmp	fp, r3
 801f704:	d00a      	beq.n	801f71c <tcp_output+0x158>
 801f706:	f240 621c 	movw	r2, #1564	; 0x61c
 801f70a:	4b68      	ldr	r3, [pc, #416]	; (801f8ac <tcp_output+0x2e8>)
 801f70c:	4968      	ldr	r1, [pc, #416]	; (801f8b0 <tcp_output+0x2ec>)
 801f70e:	4869      	ldr	r0, [pc, #420]	; (801f8b4 <tcp_output+0x2f0>)
 801f710:	f005 fe70 	bl	80253f4 <iprintf>
    seg->tcphdr->chksum = ip_chksum_pseudo(seg->p, IP_PROTO_TCP,
 801f714:	6868      	ldr	r0, [r5, #4]
 801f716:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801f71a:	8902      	ldrh	r2, [r0, #8]
 801f71c:	4623      	mov	r3, r4
 801f71e:	2106      	movs	r1, #6
 801f720:	9600      	str	r6, [sp, #0]
 801f722:	f7fa faf5 	bl	8019d10 <ip_chksum_pseudo>
 801f726:	f8a9 0010 	strh.w	r0, [r9, #16]
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801f72a:	6868      	ldr	r0, [r5, #4]
 801f72c:	4632      	mov	r2, r6
 801f72e:	f8cd a008 	str.w	sl, [sp, #8]
 801f732:	4621      	mov	r1, r4
 801f734:	7aa3      	ldrb	r3, [r4, #10]
 801f736:	9300      	str	r3, [sp, #0]
 801f738:	2306      	movs	r3, #6
 801f73a:	9301      	str	r3, [sp, #4]
 801f73c:	7ae3      	ldrb	r3, [r4, #11]
 801f73e:	f003 fb55 	bl	8022dec <ip4_output_if>
    if (err != ERR_OK) {
 801f742:	2800      	cmp	r0, #0
 801f744:	f040 8116 	bne.w	801f974 <tcp_output+0x3b0>
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801f748:	f8d5 900c 	ldr.w	r9, [r5, #12]
    pcb->unsent = seg->next;
 801f74c:	682b      	ldr	r3, [r5, #0]
 801f74e:	66e3      	str	r3, [r4, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801f750:	7d23      	ldrb	r3, [r4, #20]
 801f752:	2b02      	cmp	r3, #2
 801f754:	d003      	beq.n	801f75e <tcp_output+0x19a>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801f756:	8b63      	ldrh	r3, [r4, #26]
 801f758:	f023 0303 	bic.w	r3, r3, #3
 801f75c:	8363      	strh	r3, [r4, #26]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801f75e:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801f762:	f7f9 fd45 	bl	80191f0 <lwip_htonl>
 801f766:	68eb      	ldr	r3, [r5, #12]
 801f768:	4681      	mov	r9, r0
 801f76a:	f8b5 b008 	ldrh.w	fp, [r5, #8]
 801f76e:	8998      	ldrh	r0, [r3, #12]
 801f770:	f7f9 fd3a 	bl	80191e8 <lwip_htons>
 801f774:	f010 0003 	ands.w	r0, r0, #3
 801f778:	44d9      	add	r9, fp
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801f77a:	6d23      	ldr	r3, [r4, #80]	; 0x50
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801f77c:	bf18      	it	ne
 801f77e:	2001      	movne	r0, #1
 801f780:	4448      	add	r0, r9
    if (TCP_TCPLEN(seg) > 0) {
 801f782:	f8b5 9008 	ldrh.w	r9, [r5, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801f786:	1a1b      	subs	r3, r3, r0
 801f788:	2b00      	cmp	r3, #0
    if (TCP_TCPLEN(seg) > 0) {
 801f78a:	68eb      	ldr	r3, [r5, #12]
      pcb->snd_nxt = snd_nxt;
 801f78c:	bfb8      	it	lt
 801f78e:	6520      	strlt	r0, [r4, #80]	; 0x50
    if (TCP_TCPLEN(seg) > 0) {
 801f790:	8998      	ldrh	r0, [r3, #12]
 801f792:	f7f9 fd29 	bl	80191e8 <lwip_htons>
 801f796:	f010 0003 	ands.w	r0, r0, #3
 801f79a:	bf18      	it	ne
 801f79c:	2001      	movne	r0, #1
 801f79e:	eb10 0f09 	cmn.w	r0, r9
 801f7a2:	d046      	beq.n	801f832 <tcp_output+0x26e>
      seg->next = NULL;
 801f7a4:	2300      	movs	r3, #0
 801f7a6:	602b      	str	r3, [r5, #0]
      if (pcb->unacked == NULL) {
 801f7a8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801f7aa:	2b00      	cmp	r3, #0
 801f7ac:	d045      	beq.n	801f83a <tcp_output+0x276>
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801f7ae:	68eb      	ldr	r3, [r5, #12]
 801f7b0:	6858      	ldr	r0, [r3, #4]
 801f7b2:	f7f9 fd1d 	bl	80191f0 <lwip_htonl>
 801f7b6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801f7ba:	4681      	mov	r9, r0
 801f7bc:	6858      	ldr	r0, [r3, #4]
 801f7be:	f7f9 fd17 	bl	80191f0 <lwip_htonl>
 801f7c2:	eba9 0000 	sub.w	r0, r9, r0
 801f7c6:	2800      	cmp	r0, #0
 801f7c8:	f2c0 80a2 	blt.w	801f910 <tcp_output+0x34c>
          useg->next = seg;
 801f7cc:	f8c8 5000 	str.w	r5, [r8]
 801f7d0:	46a8      	mov	r8, r5
    seg = pcb->unsent;
 801f7d2:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  while (seg != NULL &&
 801f7d4:	2d00      	cmp	r5, #0
 801f7d6:	f000 80c4 	beq.w	801f962 <tcp_output+0x39e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801f7da:	68eb      	ldr	r3, [r5, #12]
 801f7dc:	6858      	ldr	r0, [r3, #4]
 801f7de:	f7f9 fd07 	bl	80191f0 <lwip_htonl>
 801f7e2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 801f7e4:	1ac0      	subs	r0, r0, r3
 801f7e6:	892b      	ldrh	r3, [r5, #8]
 801f7e8:	4418      	add	r0, r3
  while (seg != NULL &&
 801f7ea:	42b8      	cmp	r0, r7
 801f7ec:	f200 80bb 	bhi.w	801f966 <tcp_output+0x3a2>
    LWIP_ASSERT("RST not expected here!",
 801f7f0:	68eb      	ldr	r3, [r5, #12]
 801f7f2:	8998      	ldrh	r0, [r3, #12]
 801f7f4:	f7f9 fcf8 	bl	80191e8 <lwip_htons>
 801f7f8:	0742      	lsls	r2, r0, #29
 801f7fa:	d412      	bmi.n	801f822 <tcp_output+0x25e>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801f7fc:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801f7fe:	b14b      	cbz	r3, 801f814 <tcp_output+0x250>
 801f800:	8b63      	ldrh	r3, [r4, #26]
 801f802:	f013 0f44 	tst.w	r3, #68	; 0x44
 801f806:	461a      	mov	r2, r3
 801f808:	d104      	bne.n	801f814 <tcp_output+0x250>
 801f80a:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 801f80c:	2900      	cmp	r1, #0
 801f80e:	d038      	beq.n	801f882 <tcp_output+0x2be>
 801f810:	6808      	ldr	r0, [r1, #0]
 801f812:	b388      	cbz	r0, 801f878 <tcp_output+0x2b4>
    if (pcb->state != SYN_SENT) {
 801f814:	7d23      	ldrb	r3, [r4, #20]
 801f816:	2b02      	cmp	r3, #2
 801f818:	f47f af27 	bne.w	801f66a <tcp_output+0xa6>
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801f81c:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801f820:	e72f      	b.n	801f682 <tcp_output+0xbe>
    LWIP_ASSERT("RST not expected here!",
 801f822:	4b22      	ldr	r3, [pc, #136]	; (801f8ac <tcp_output+0x2e8>)
 801f824:	f240 5236 	movw	r2, #1334	; 0x536
 801f828:	4923      	ldr	r1, [pc, #140]	; (801f8b8 <tcp_output+0x2f4>)
 801f82a:	4822      	ldr	r0, [pc, #136]	; (801f8b4 <tcp_output+0x2f0>)
 801f82c:	f005 fde2 	bl	80253f4 <iprintf>
 801f830:	e7e4      	b.n	801f7fc <tcp_output+0x238>
      tcp_seg_free(seg);
 801f832:	4628      	mov	r0, r5
 801f834:	f7fc fa90 	bl	801bd58 <tcp_seg_free>
 801f838:	e7cb      	b.n	801f7d2 <tcp_output+0x20e>
        pcb->unacked = seg;
 801f83a:	46a8      	mov	r8, r5
 801f83c:	6725      	str	r5, [r4, #112]	; 0x70
        useg = seg;
 801f83e:	e7c8      	b.n	801f7d2 <tcp_output+0x20e>
    pcb->rttest = tcp_ticks;
 801f840:	4b1e      	ldr	r3, [pc, #120]	; (801f8bc <tcp_output+0x2f8>)
 801f842:	681b      	ldr	r3, [r3, #0]
 801f844:	6363      	str	r3, [r4, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801f846:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801f84a:	f7f9 fcd1 	bl	80191f0 <lwip_htonl>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801f84e:	f8d5 900c 	ldr.w	r9, [r5, #12]
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801f852:	63a0      	str	r0, [r4, #56]	; 0x38
 801f854:	e73b      	b.n	801f6ce <tcp_output+0x10a>
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801f856:	4632      	mov	r2, r6
 801f858:	4651      	mov	r1, sl
 801f85a:	f44f 7006 	mov.w	r0, #536	; 0x218
    opts += 1;
 801f85e:	f109 0b18 	add.w	fp, r9, #24
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801f862:	f7fd fa75 	bl	801cd50 <tcp_eff_send_mss_netif>
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801f866:	f040 7001 	orr.w	r0, r0, #33816576	; 0x2040000
 801f86a:	f7f9 fcc1 	bl	80191f0 <lwip_htonl>
 801f86e:	f8c9 0014 	str.w	r0, [r9, #20]
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801f872:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801f876:	e720      	b.n	801f6ba <tcp_output+0xf6>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801f878:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 801f87c:	8e60      	ldrh	r0, [r4, #50]	; 0x32
 801f87e:	4584      	cmp	ip, r0
 801f880:	d2c8      	bcs.n	801f814 <tcp_output+0x250>
 801f882:	f8b4 0064 	ldrh.w	r0, [r4, #100]	; 0x64
 801f886:	2800      	cmp	r0, #0
 801f888:	d0c4      	beq.n	801f814 <tcp_output+0x250>
 801f88a:	f8b4 0066 	ldrh.w	r0, [r4, #102]	; 0x66
 801f88e:	2808      	cmp	r0, #8
 801f890:	d8c0      	bhi.n	801f814 <tcp_output+0x250>
 801f892:	f013 0fa0 	tst.w	r3, #160	; 0xa0
 801f896:	d1bd      	bne.n	801f814 <tcp_output+0x250>
  if (pcb->unsent == NULL) {
 801f898:	2900      	cmp	r1, #0
 801f89a:	f47f aed2 	bne.w	801f642 <tcp_output+0x7e>
    pcb->unsent_oversize = 0;
 801f89e:	2100      	movs	r1, #0
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801f8a0:	461a      	mov	r2, r3
    pcb->unsent_oversize = 0;
 801f8a2:	f8a4 1068 	strh.w	r1, [r4, #104]	; 0x68
 801f8a6:	e6cc      	b.n	801f642 <tcp_output+0x7e>
 801f8a8:	2002e108 	.word	0x2002e108
 801f8ac:	08044898 	.word	0x08044898
 801f8b0:	08044ef4 	.word	0x08044ef4
 801f8b4:	0802a048 	.word	0x0802a048
 801f8b8:	08044edc 	.word	0x08044edc
 801f8bc:	2002e0d4 	.word	0x2002e0d4
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801f8c0:	4b30      	ldr	r3, [pc, #192]	; (801f984 <tcp_output+0x3c0>)
 801f8c2:	f240 42e3 	movw	r2, #1251	; 0x4e3
 801f8c6:	4930      	ldr	r1, [pc, #192]	; (801f988 <tcp_output+0x3c4>)
 801f8c8:	4830      	ldr	r0, [pc, #192]	; (801f98c <tcp_output+0x3c8>)
 801f8ca:	f005 fd93 	bl	80253f4 <iprintf>
  if (tcp_input_pcb == pcb) {
 801f8ce:	4b30      	ldr	r3, [pc, #192]	; (801f990 <tcp_output+0x3cc>)
 801f8d0:	681b      	ldr	r3, [r3, #0]
 801f8d2:	42a3      	cmp	r3, r4
 801f8d4:	f47f ae86 	bne.w	801f5e4 <tcp_output+0x20>
    return ERR_OK;
 801f8d8:	2000      	movs	r0, #0
}
 801f8da:	b005      	add	sp, #20
 801f8dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return tcp_send_empty_ack(pcb);
 801f8e0:	4620      	mov	r0, r4
}
 801f8e2:	b005      	add	sp, #20
 801f8e4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      return tcp_send_empty_ack(pcb);
 801f8e8:	f7ff be3a 	b.w	801f560 <tcp_send_empty_ack>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801f8ec:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801f8ee:	2b00      	cmp	r3, #0
 801f8f0:	f47f aea3 	bne.w	801f63a <tcp_output+0x76>
 801f8f4:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
 801f8f8:	2b00      	cmp	r3, #0
 801f8fa:	f47f ae9e 	bne.w	801f63a <tcp_output+0x76>
      pcb->persist_cnt = 0;
 801f8fe:	f44f 7280 	mov.w	r2, #256	; 0x100
      pcb->persist_probe = 0;
 801f902:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
      pcb->persist_cnt = 0;
 801f906:	f8a4 2098 	strh.w	r2, [r4, #152]	; 0x98
 801f90a:	e696      	b.n	801f63a <tcp_output+0x76>
 801f90c:	4698      	mov	r8, r3
 801f90e:	e6aa      	b.n	801f666 <tcp_output+0xa2>
          while (*cur_seg &&
 801f910:	6f23      	ldr	r3, [r4, #112]	; 0x70
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801f912:	f104 0b70 	add.w	fp, r4, #112	; 0x70
          while (*cur_seg &&
 801f916:	b92b      	cbnz	r3, 801f924 <tcp_output+0x360>
 801f918:	e013      	b.n	801f942 <tcp_output+0x37e>
            cur_seg = &((*cur_seg)->next );
 801f91a:	f8db b000 	ldr.w	fp, [fp]
          while (*cur_seg &&
 801f91e:	f8db 3000 	ldr.w	r3, [fp]
 801f922:	b173      	cbz	r3, 801f942 <tcp_output+0x37e>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801f924:	68db      	ldr	r3, [r3, #12]
 801f926:	6858      	ldr	r0, [r3, #4]
 801f928:	f7f9 fc62 	bl	80191f0 <lwip_htonl>
 801f92c:	68eb      	ldr	r3, [r5, #12]
 801f92e:	4681      	mov	r9, r0
 801f930:	6858      	ldr	r0, [r3, #4]
 801f932:	f7f9 fc5d 	bl	80191f0 <lwip_htonl>
 801f936:	eba9 0000 	sub.w	r0, r9, r0
          while (*cur_seg &&
 801f93a:	2800      	cmp	r0, #0
 801f93c:	dbed      	blt.n	801f91a <tcp_output+0x356>
          seg->next = (*cur_seg);
 801f93e:	f8db 3000 	ldr.w	r3, [fp]
 801f942:	602b      	str	r3, [r5, #0]
          (*cur_seg) = seg;
 801f944:	f8cb 5000 	str.w	r5, [fp]
 801f948:	e743      	b.n	801f7d2 <tcp_output+0x20e>
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801f94a:	4b0e      	ldr	r3, [pc, #56]	; (801f984 <tcp_output+0x3c0>)
 801f94c:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801f950:	4910      	ldr	r1, [pc, #64]	; (801f994 <tcp_output+0x3d0>)
 801f952:	480e      	ldr	r0, [pc, #56]	; (801f98c <tcp_output+0x3c8>)
 801f954:	f005 fd4e 	bl	80253f4 <iprintf>
 801f958:	e63b      	b.n	801f5d2 <tcp_output+0xe>
    return netif_get_by_index(pcb->netif_idx);
 801f95a:	f7fb f95b 	bl	801ac14 <netif_get_by_index>
 801f95e:	4682      	mov	sl, r0
 801f960:	e650      	b.n	801f604 <tcp_output+0x40>
 801f962:	8b63      	ldrh	r3, [r4, #26]
 801f964:	e79b      	b.n	801f89e <tcp_output+0x2da>
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801f966:	8b63      	ldrh	r3, [r4, #26]
  if (pcb->unsent == NULL) {
 801f968:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801f96a:	461a      	mov	r2, r3
  if (pcb->unsent == NULL) {
 801f96c:	2900      	cmp	r1, #0
 801f96e:	f47f ae68 	bne.w	801f642 <tcp_output+0x7e>
 801f972:	e794      	b.n	801f89e <tcp_output+0x2da>
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801f974:	8b63      	ldrh	r3, [r4, #26]
 801f976:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801f97a:	8363      	strh	r3, [r4, #26]
      return err;
 801f97c:	e665      	b.n	801f64a <tcp_output+0x86>
    return ERR_RTE;
 801f97e:	f06f 0003 	mvn.w	r0, #3
 801f982:	e662      	b.n	801f64a <tcp_output+0x86>
 801f984:	08044898 	.word	0x08044898
 801f988:	08044eb4 	.word	0x08044eb4
 801f98c:	0802a048 	.word	0x0802a048
 801f990:	2002e108 	.word	0x2002e108
 801f994:	08044e9c 	.word	0x08044e9c

0801f998 <tcp_rexmit_rto_commit>:
{
 801f998:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801f99a:	4604      	mov	r4, r0
 801f99c:	b158      	cbz	r0, 801f9b6 <tcp_rexmit_rto_commit+0x1e>
  if (pcb->nrtx < 0xFF) {
 801f99e:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 801f9a2:	2bff      	cmp	r3, #255	; 0xff
 801f9a4:	d002      	beq.n	801f9ac <tcp_rexmit_rto_commit+0x14>
    ++pcb->nrtx;
 801f9a6:	3301      	adds	r3, #1
 801f9a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  tcp_output(pcb);
 801f9ac:	4620      	mov	r0, r4
}
 801f9ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 801f9b2:	f7ff be07 	b.w	801f5c4 <tcp_output>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801f9b6:	4b04      	ldr	r3, [pc, #16]	; (801f9c8 <tcp_rexmit_rto_commit+0x30>)
 801f9b8:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801f9bc:	4903      	ldr	r1, [pc, #12]	; (801f9cc <tcp_rexmit_rto_commit+0x34>)
 801f9be:	4804      	ldr	r0, [pc, #16]	; (801f9d0 <tcp_rexmit_rto_commit+0x38>)
 801f9c0:	f005 fd18 	bl	80253f4 <iprintf>
 801f9c4:	e7eb      	b.n	801f99e <tcp_rexmit_rto_commit+0x6>
 801f9c6:	bf00      	nop
 801f9c8:	08044898 	.word	0x08044898
 801f9cc:	08044f08 	.word	0x08044f08
 801f9d0:	0802a048 	.word	0x0802a048

0801f9d4 <tcp_rexmit_rto>:
{
 801f9d4:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801f9d6:	4604      	mov	r4, r0
 801f9d8:	b118      	cbz	r0, 801f9e2 <tcp_rexmit_rto+0xe>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801f9da:	f7ff fcb5 	bl	801f348 <tcp_rexmit_rto_prepare>
 801f9de:	b198      	cbz	r0, 801fa08 <tcp_rexmit_rto+0x34>
}
 801f9e0:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801f9e2:	4b0f      	ldr	r3, [pc, #60]	; (801fa20 <tcp_rexmit_rto+0x4c>)
 801f9e4:	f240 62ad 	movw	r2, #1709	; 0x6ad
 801f9e8:	490e      	ldr	r1, [pc, #56]	; (801fa24 <tcp_rexmit_rto+0x50>)
 801f9ea:	480f      	ldr	r0, [pc, #60]	; (801fa28 <tcp_rexmit_rto+0x54>)
 801f9ec:	f005 fd02 	bl	80253f4 <iprintf>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801f9f0:	4620      	mov	r0, r4
 801f9f2:	f7ff fca9 	bl	801f348 <tcp_rexmit_rto_prepare>
 801f9f6:	2800      	cmp	r0, #0
 801f9f8:	d1f2      	bne.n	801f9e0 <tcp_rexmit_rto+0xc>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801f9fa:	4b09      	ldr	r3, [pc, #36]	; (801fa20 <tcp_rexmit_rto+0x4c>)
 801f9fc:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801fa00:	490a      	ldr	r1, [pc, #40]	; (801fa2c <tcp_rexmit_rto+0x58>)
 801fa02:	4809      	ldr	r0, [pc, #36]	; (801fa28 <tcp_rexmit_rto+0x54>)
 801fa04:	f005 fcf6 	bl	80253f4 <iprintf>
  if (pcb->nrtx < 0xFF) {
 801fa08:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 801fa0c:	2bff      	cmp	r3, #255	; 0xff
 801fa0e:	d002      	beq.n	801fa16 <tcp_rexmit_rto+0x42>
    ++pcb->nrtx;
 801fa10:	3301      	adds	r3, #1
 801fa12:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  tcp_output(pcb);
 801fa16:	4620      	mov	r0, r4
}
 801fa18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 801fa1c:	f7ff bdd2 	b.w	801f5c4 <tcp_output>
 801fa20:	08044898 	.word	0x08044898
 801fa24:	08044f2c 	.word	0x08044f2c
 801fa28:	0802a048 	.word	0x0802a048
 801fa2c:	08044f08 	.word	0x08044f08

0801fa30 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801fa30:	b510      	push	{r4, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801fa32:	4604      	mov	r4, r0
 801fa34:	b188      	cbz	r0, 801fa5a <tcp_keepalive+0x2a>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801fa36:	6d20      	ldr	r0, [r4, #80]	; 0x50
 801fa38:	3801      	subs	r0, #1
 801fa3a:	f7f9 fbd9 	bl	80191f0 <lwip_htonl>
 801fa3e:	2100      	movs	r1, #0
 801fa40:	4602      	mov	r2, r0
 801fa42:	4620      	mov	r0, r4
 801fa44:	f7fe ff1c 	bl	801e880 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 801fa48:	4601      	mov	r1, r0
 801fa4a:	b170      	cbz	r0, 801fa6a <tcp_keepalive+0x3a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801fa4c:	1d23      	adds	r3, r4, #4
 801fa4e:	4622      	mov	r2, r4
 801fa50:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 801fa52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801fa56:	f7fe bf3b 	b.w	801e8d0 <tcp_output_control_segment>
  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801fa5a:	4b05      	ldr	r3, [pc, #20]	; (801fa70 <tcp_keepalive+0x40>)
 801fa5c:	f640 0224 	movw	r2, #2084	; 0x824
 801fa60:	4904      	ldr	r1, [pc, #16]	; (801fa74 <tcp_keepalive+0x44>)
 801fa62:	4805      	ldr	r0, [pc, #20]	; (801fa78 <tcp_keepalive+0x48>)
 801fa64:	f005 fcc6 	bl	80253f4 <iprintf>
 801fa68:	e7e5      	b.n	801fa36 <tcp_keepalive+0x6>
}
 801fa6a:	f04f 30ff 	mov.w	r0, #4294967295
 801fa6e:	bd10      	pop	{r4, pc}
 801fa70:	08044898 	.word	0x08044898
 801fa74:	08044f48 	.word	0x08044f48
 801fa78:	0802a048 	.word	0x0802a048

0801fa7c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801fa7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801fa80:	4604      	mov	r4, r0
 801fa82:	2800      	cmp	r0, #0
 801fa84:	d051      	beq.n	801fb2a <tcp_zero_window_probe+0xae>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801fa86:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  if (seg == NULL) {
 801fa88:	2d00      	cmp	r5, #0
 801fa8a:	d04b      	beq.n	801fb24 <tcp_zero_window_probe+0xa8>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801fa8c:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 801fa90:	2bff      	cmp	r3, #255	; 0xff
 801fa92:	d002      	beq.n	801fa9a <tcp_zero_window_probe+0x1e>
    ++pcb->persist_probe;
 801fa94:	3301      	adds	r3, #1
 801fa96:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801fa9a:	68eb      	ldr	r3, [r5, #12]
 801fa9c:	8998      	ldrh	r0, [r3, #12]
 801fa9e:	f7f9 fba3 	bl	80191e8 <lwip_htons>
 801faa2:	07c3      	lsls	r3, r0, #31
 801faa4:	d527      	bpl.n	801faf6 <tcp_zero_window_probe+0x7a>
 801faa6:	8929      	ldrh	r1, [r5, #8]
 801faa8:	bb29      	cbnz	r1, 801faf6 <tcp_zero_window_probe+0x7a>
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801faaa:	68eb      	ldr	r3, [r5, #12]
 801faac:	4620      	mov	r0, r4
 801faae:	685a      	ldr	r2, [r3, #4]
 801fab0:	f7fe fee6 	bl	801e880 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 801fab4:	4606      	mov	r6, r0
 801fab6:	b388      	cbz	r0, 801fb1c <tcp_zero_window_probe+0xa0>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801fab8:	f8d6 8004 	ldr.w	r8, [r6, #4]

  if (is_fin) {
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801fabc:	2011      	movs	r0, #17
 801fabe:	f9b8 700c 	ldrsh.w	r7, [r8, #12]
 801fac2:	f7f9 fb91 	bl	80191e8 <lwip_htons>
 801fac6:	f427 577c 	bic.w	r7, r7, #16128	; 0x3f00
 801faca:	4338      	orrs	r0, r7
 801facc:	f8a8 000c 	strh.w	r0, [r8, #12]
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801fad0:	68eb      	ldr	r3, [r5, #12]
 801fad2:	6858      	ldr	r0, [r3, #4]
 801fad4:	f7f9 fb8c 	bl	80191f0 <lwip_htonl>
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801fad8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801fada:	3001      	adds	r0, #1
    pcb->snd_nxt = snd_nxt;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801fadc:	4622      	mov	r2, r4
 801fade:	4631      	mov	r1, r6
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801fae0:	1a1b      	subs	r3, r3, r0
 801fae2:	2b00      	cmp	r3, #0
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801fae4:	f104 0304 	add.w	r3, r4, #4
    pcb->snd_nxt = snd_nxt;
 801fae8:	bfb8      	it	lt
 801faea:	6520      	strlt	r0, [r4, #80]	; 0x50
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801faec:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 801faee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801faf2:	f7fe beed 	b.w	801e8d0 <tcp_output_control_segment>
  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801faf6:	68eb      	ldr	r3, [r5, #12]
 801faf8:	2101      	movs	r1, #1
 801fafa:	4620      	mov	r0, r4
 801fafc:	685a      	ldr	r2, [r3, #4]
 801fafe:	f7fe febf 	bl	801e880 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 801fb02:	4606      	mov	r6, r0
 801fb04:	b150      	cbz	r0, 801fb1c <tcp_zero_window_probe+0xa0>
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801fb06:	6868      	ldr	r0, [r5, #4]
 801fb08:	892a      	ldrh	r2, [r5, #8]
 801fb0a:	8903      	ldrh	r3, [r0, #8]
    char *d = ((char *)p->payload + TCP_HLEN);
 801fb0c:	6871      	ldr	r1, [r6, #4]
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801fb0e:	1a9b      	subs	r3, r3, r2
 801fb10:	2201      	movs	r2, #1
 801fb12:	3114      	adds	r1, #20
 801fb14:	b29b      	uxth	r3, r3
 801fb16:	f7fb fc47 	bl	801b3a8 <pbuf_copy_partial>
 801fb1a:	e7d9      	b.n	801fad0 <tcp_zero_window_probe+0x54>
    return ERR_MEM;
 801fb1c:	f04f 30ff 	mov.w	r0, #4294967295
}
 801fb20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return ERR_OK;
 801fb24:	4628      	mov	r0, r5
}
 801fb26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801fb2a:	4b04      	ldr	r3, [pc, #16]	; (801fb3c <tcp_zero_window_probe+0xc0>)
 801fb2c:	f640 024f 	movw	r2, #2127	; 0x84f
 801fb30:	4903      	ldr	r1, [pc, #12]	; (801fb40 <tcp_zero_window_probe+0xc4>)
 801fb32:	4804      	ldr	r0, [pc, #16]	; (801fb44 <tcp_zero_window_probe+0xc8>)
 801fb34:	f005 fc5e 	bl	80253f4 <iprintf>
 801fb38:	e7a5      	b.n	801fa86 <tcp_zero_window_probe+0xa>
 801fb3a:	bf00      	nop
 801fb3c:	08044898 	.word	0x08044898
 801fb40:	08044f64 	.word	0x08044f64
 801fb44:	0802a048 	.word	0x0802a048

0801fb48 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801fb48:	4613      	mov	r3, r2
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801fb4a:	22bc      	movs	r2, #188	; 0xbc
{
 801fb4c:	b570      	push	{r4, r5, r6, lr}
 801fb4e:	460e      	mov	r6, r1
 801fb50:	4604      	mov	r4, r0
  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801fb52:	4910      	ldr	r1, [pc, #64]	; (801fb94 <sys_timeout_abs+0x4c>)
 801fb54:	200c      	movs	r0, #12
{
 801fb56:	461d      	mov	r5, r3
  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801fb58:	f7fa fe34 	bl	801a7c4 <memp_malloc_fn>
  if (timeout == NULL) {
 801fb5c:	b190      	cbz	r0, 801fb84 <sys_timeout_abs+0x3c>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
    return;
  }

  timeout->next = NULL;
 801fb5e:	2300      	movs	r3, #0
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801fb60:	490d      	ldr	r1, [pc, #52]	; (801fb98 <sys_timeout_abs+0x50>)
  timeout->h = handler;
 801fb62:	6086      	str	r6, [r0, #8]
  timeout->arg = arg;
 801fb64:	60c5      	str	r5, [r0, #12]
  timeout->time = abs_time;
 801fb66:	e9c0 3400 	strd	r3, r4, [r0]
  if (next_timeout == NULL) {
 801fb6a:	680b      	ldr	r3, [r1, #0]
 801fb6c:	b91b      	cbnz	r3, 801fb76 <sys_timeout_abs+0x2e>
 801fb6e:	e007      	b.n	801fb80 <sys_timeout_abs+0x38>
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
    timeout->next = next_timeout;
    next_timeout = timeout;
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801fb70:	4619      	mov	r1, r3
 801fb72:	681b      	ldr	r3, [r3, #0]
 801fb74:	b11b      	cbz	r3, 801fb7e <sys_timeout_abs+0x36>
 801fb76:	685a      	ldr	r2, [r3, #4]
 801fb78:	1aa2      	subs	r2, r4, r2
 801fb7a:	2a00      	cmp	r2, #0
 801fb7c:	daf8      	bge.n	801fb70 <sys_timeout_abs+0x28>
        timeout->next = t->next;
 801fb7e:	6003      	str	r3, [r0, #0]
        t->next = timeout;
 801fb80:	6008      	str	r0, [r1, #0]
        break;
      }
    }
  }
}
 801fb82:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801fb84:	4b03      	ldr	r3, [pc, #12]	; (801fb94 <sys_timeout_abs+0x4c>)
 801fb86:	22be      	movs	r2, #190	; 0xbe
 801fb88:	4904      	ldr	r1, [pc, #16]	; (801fb9c <sys_timeout_abs+0x54>)
 801fb8a:	4805      	ldr	r0, [pc, #20]	; (801fba0 <sys_timeout_abs+0x58>)
}
 801fb8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801fb90:	f005 bc30 	b.w	80253f4 <iprintf>
 801fb94:	08044f88 	.word	0x08044f88
 801fb98:	2002e124 	.word	0x2002e124
 801fb9c:	08044fbc 	.word	0x08044fbc
 801fba0:	0802a048 	.word	0x0802a048

0801fba4 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801fba4:	b538      	push	{r3, r4, r5, lr}
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801fba6:	6843      	ldr	r3, [r0, #4]
{
 801fba8:	4604      	mov	r4, r0
  cyclic->handler();
 801fbaa:	4798      	blx	r3

  now = sys_now();
 801fbac:	f7f4 fd74 	bl	8014698 <sys_now>
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801fbb0:	4b09      	ldr	r3, [pc, #36]	; (801fbd8 <lwip_cyclic_timer+0x34>)
 801fbb2:	6825      	ldr	r5, [r4, #0]
 801fbb4:	681b      	ldr	r3, [r3, #0]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801fbb6:	4909      	ldr	r1, [pc, #36]	; (801fbdc <lwip_cyclic_timer+0x38>)
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801fbb8:	442b      	add	r3, r5
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801fbba:	1a1a      	subs	r2, r3, r0
 801fbbc:	2a00      	cmp	r2, #0
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801fbbe:	4622      	mov	r2, r4
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801fbc0:	da04      	bge.n	801fbcc <lwip_cyclic_timer+0x28>
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801fbc2:	4428      	add	r0, r5
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801fbc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801fbc8:	f7ff bfbe 	b.w	801fb48 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801fbcc:	4618      	mov	r0, r3
}
 801fbce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801fbd2:	f7ff bfb9 	b.w	801fb48 <sys_timeout_abs>
 801fbd6:	bf00      	nop
 801fbd8:	2002e120 	.word	0x2002e120
 801fbdc:	0801fba5 	.word	0x0801fba5

0801fbe0 <tcpip_tcp_timer>:
{
 801fbe0:	b508      	push	{r3, lr}
  tcp_tmr();
 801fbe2:	f7fd f887 	bl	801ccf4 <tcp_tmr>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801fbe6:	4b09      	ldr	r3, [pc, #36]	; (801fc0c <tcpip_tcp_timer+0x2c>)
 801fbe8:	681b      	ldr	r3, [r3, #0]
 801fbea:	b143      	cbz	r3, 801fbfe <tcpip_tcp_timer+0x1e>

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801fbec:	f7f4 fd54 	bl	8014698 <sys_now>

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801fbf0:	2200      	movs	r2, #0
 801fbf2:	4907      	ldr	r1, [pc, #28]	; (801fc10 <tcpip_tcp_timer+0x30>)
 801fbf4:	30fa      	adds	r0, #250	; 0xfa
}
 801fbf6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801fbfa:	f7ff bfa5 	b.w	801fb48 <sys_timeout_abs>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801fbfe:	4b05      	ldr	r3, [pc, #20]	; (801fc14 <tcpip_tcp_timer+0x34>)
 801fc00:	681b      	ldr	r3, [r3, #0]
 801fc02:	2b00      	cmp	r3, #0
 801fc04:	d1f2      	bne.n	801fbec <tcpip_tcp_timer+0xc>
    tcpip_tcp_timer_active = 0;
 801fc06:	4a04      	ldr	r2, [pc, #16]	; (801fc18 <tcpip_tcp_timer+0x38>)
 801fc08:	6013      	str	r3, [r2, #0]
}
 801fc0a:	bd08      	pop	{r3, pc}
 801fc0c:	2002e0c4 	.word	0x2002e0c4
 801fc10:	0801fbe1 	.word	0x0801fbe1
 801fc14:	2002e0dc 	.word	0x2002e0dc
 801fc18:	2002e128 	.word	0x2002e128

0801fc1c <tcp_timer_needed>:
{
 801fc1c:	b508      	push	{r3, lr}
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801fc1e:	4b0b      	ldr	r3, [pc, #44]	; (801fc4c <tcp_timer_needed+0x30>)
 801fc20:	681a      	ldr	r2, [r3, #0]
 801fc22:	b98a      	cbnz	r2, 801fc48 <tcp_timer_needed+0x2c>
 801fc24:	4a0a      	ldr	r2, [pc, #40]	; (801fc50 <tcp_timer_needed+0x34>)
 801fc26:	6812      	ldr	r2, [r2, #0]
 801fc28:	b152      	cbz	r2, 801fc40 <tcp_timer_needed+0x24>
    tcpip_tcp_timer_active = 1;
 801fc2a:	2201      	movs	r2, #1
 801fc2c:	601a      	str	r2, [r3, #0]
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801fc2e:	f7f4 fd33 	bl	8014698 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 801fc32:	2200      	movs	r2, #0
 801fc34:	4907      	ldr	r1, [pc, #28]	; (801fc54 <tcp_timer_needed+0x38>)
 801fc36:	30fa      	adds	r0, #250	; 0xfa
}
 801fc38:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801fc3c:	f7ff bf84 	b.w	801fb48 <sys_timeout_abs>
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801fc40:	4a05      	ldr	r2, [pc, #20]	; (801fc58 <tcp_timer_needed+0x3c>)
 801fc42:	6812      	ldr	r2, [r2, #0]
 801fc44:	2a00      	cmp	r2, #0
 801fc46:	d1f0      	bne.n	801fc2a <tcp_timer_needed+0xe>
}
 801fc48:	bd08      	pop	{r3, pc}
 801fc4a:	bf00      	nop
 801fc4c:	2002e128 	.word	0x2002e128
 801fc50:	2002e0c4 	.word	0x2002e0c4
 801fc54:	0801fbe1 	.word	0x0801fbe1
 801fc58:	2002e0dc 	.word	0x2002e0dc

0801fc5c <sys_timeouts_init>:
{
 801fc5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801fc60:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 801fc64:	4c11      	ldr	r4, [pc, #68]	; (801fcac <sys_timeouts_init+0x50>)
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801fc66:	f8df 9050 	ldr.w	r9, [pc, #80]	; 801fcb8 <sys_timeouts_init+0x5c>
 801fc6a:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 801fc6e:	f8df 804c 	ldr.w	r8, [pc, #76]	; 801fcbc <sys_timeouts_init+0x60>
 801fc72:	f104 0620 	add.w	r6, r4, #32
 801fc76:	4f0e      	ldr	r7, [pc, #56]	; (801fcb0 <sys_timeouts_init+0x54>)
 801fc78:	d20d      	bcs.n	801fc96 <sys_timeouts_init+0x3a>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801fc7a:	f7f4 fd0d 	bl	8014698 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 801fc7e:	4622      	mov	r2, r4
 801fc80:	490c      	ldr	r1, [pc, #48]	; (801fcb4 <sys_timeouts_init+0x58>)
 801fc82:	4428      	add	r0, r5
 801fc84:	f7ff ff60 	bl	801fb48 <sys_timeout_abs>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801fc88:	42b4      	cmp	r4, r6
 801fc8a:	d00c      	beq.n	801fca6 <sys_timeouts_init+0x4a>
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801fc8c:	f854 5f08 	ldr.w	r5, [r4, #8]!
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801fc90:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 801fc94:	d3f1      	bcc.n	801fc7a <sys_timeouts_init+0x1e>
 801fc96:	464b      	mov	r3, r9
 801fc98:	4641      	mov	r1, r8
 801fc9a:	f240 1229 	movw	r2, #297	; 0x129
 801fc9e:	4638      	mov	r0, r7
 801fca0:	f005 fba8 	bl	80253f4 <iprintf>
 801fca4:	e7e9      	b.n	801fc7a <sys_timeouts_init+0x1e>
}
 801fca6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801fcaa:	bf00      	nop
 801fcac:	0804503c 	.word	0x0804503c
 801fcb0:	0802a048 	.word	0x0802a048
 801fcb4:	0801fba5 	.word	0x0801fba5
 801fcb8:	08044f88 	.word	0x08044f88
 801fcbc:	08044ffc 	.word	0x08044ffc

0801fcc0 <sys_timeout>:
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801fcc0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 801fcc4:	b570      	push	{r4, r5, r6, lr}
 801fcc6:	4604      	mov	r4, r0
 801fcc8:	460d      	mov	r5, r1
 801fcca:	4616      	mov	r6, r2
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801fccc:	d208      	bcs.n	801fce0 <sys_timeout+0x20>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801fcce:	f7f4 fce3 	bl	8014698 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 801fcd2:	4632      	mov	r2, r6
 801fcd4:	4629      	mov	r1, r5
 801fcd6:	4420      	add	r0, r4
#endif
}
 801fcd8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801fcdc:	f7ff bf34 	b.w	801fb48 <sys_timeout_abs>
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801fce0:	4b03      	ldr	r3, [pc, #12]	; (801fcf0 <sys_timeout+0x30>)
 801fce2:	f240 1229 	movw	r2, #297	; 0x129
 801fce6:	4903      	ldr	r1, [pc, #12]	; (801fcf4 <sys_timeout+0x34>)
 801fce8:	4803      	ldr	r0, [pc, #12]	; (801fcf8 <sys_timeout+0x38>)
 801fcea:	f005 fb83 	bl	80253f4 <iprintf>
 801fcee:	e7ee      	b.n	801fcce <sys_timeout+0xe>
 801fcf0:	08044f88 	.word	0x08044f88
 801fcf4:	08044ffc 	.word	0x08044ffc
 801fcf8:	0802a048 	.word	0x0802a048

0801fcfc <sys_untimeout>:
 * @param handler callback function that would be called by the timeout
 * @param arg callback argument that would be passed to handler
*/
void
sys_untimeout(sys_timeout_handler handler, void *arg)
{
 801fcfc:	b430      	push	{r4, r5}
  struct sys_timeo *prev_t, *t;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801fcfe:	4d0d      	ldr	r5, [pc, #52]	; (801fd34 <sys_untimeout+0x38>)
 801fd00:	682b      	ldr	r3, [r5, #0]
 801fd02:	b19b      	cbz	r3, 801fd2c <sys_untimeout+0x30>
    return;
  }

  for (t = next_timeout, prev_t = NULL; t != NULL; prev_t = t, t = t->next) {
 801fd04:	2400      	movs	r4, #0
 801fd06:	e003      	b.n	801fd10 <sys_untimeout+0x14>
 801fd08:	681a      	ldr	r2, [r3, #0]
 801fd0a:	461c      	mov	r4, r3
 801fd0c:	4613      	mov	r3, r2
 801fd0e:	b16a      	cbz	r2, 801fd2c <sys_untimeout+0x30>
    if ((t->h == handler) && (t->arg == arg)) {
 801fd10:	689a      	ldr	r2, [r3, #8]
 801fd12:	4282      	cmp	r2, r0
 801fd14:	d1f8      	bne.n	801fd08 <sys_untimeout+0xc>
 801fd16:	68da      	ldr	r2, [r3, #12]
 801fd18:	428a      	cmp	r2, r1
 801fd1a:	d1f5      	bne.n	801fd08 <sys_untimeout+0xc>
      /* We have a match */
      /* Unlink from previous in list */
      if (prev_t == NULL) {
        next_timeout = t->next;
 801fd1c:	681a      	ldr	r2, [r3, #0]
      if (prev_t == NULL) {
 801fd1e:	b13c      	cbz	r4, 801fd30 <sys_untimeout+0x34>
      } else {
        prev_t->next = t->next;
 801fd20:	6022      	str	r2, [r4, #0]
      }
      memp_free(MEMP_SYS_TIMEOUT, t);
 801fd22:	4619      	mov	r1, r3
 801fd24:	200c      	movs	r0, #12
      return;
    }
  }
  return;
}
 801fd26:	bc30      	pop	{r4, r5}
      memp_free(MEMP_SYS_TIMEOUT, t);
 801fd28:	f7fa bd82 	b.w	801a830 <memp_free>
}
 801fd2c:	bc30      	pop	{r4, r5}
 801fd2e:	4770      	bx	lr
        next_timeout = t->next;
 801fd30:	602a      	str	r2, [r5, #0]
 801fd32:	e7f6      	b.n	801fd22 <sys_untimeout+0x26>
 801fd34:	2002e124 	.word	0x2002e124

0801fd38 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801fd38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801fd3c:	f7f4 fcac 	bl	8014698 <sys_now>
 801fd40:	4c0f      	ldr	r4, [pc, #60]	; (801fd80 <sys_check_timeouts+0x48>)

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
    handler = tmptimeout->h;
    arg = tmptimeout->arg;
    current_timeout_due_time = tmptimeout->time;
 801fd42:	f8df 8040 	ldr.w	r8, [pc, #64]	; 801fd84 <sys_check_timeouts+0x4c>
  now = sys_now();
 801fd46:	4607      	mov	r7, r0
 801fd48:	e00f      	b.n	801fd6a <sys_check_timeouts+0x32>
    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801fd4a:	685a      	ldr	r2, [r3, #4]
 801fd4c:	eba7 0c02 	sub.w	ip, r7, r2
 801fd50:	f1bc 0f00 	cmp.w	ip, #0
 801fd54:	db0e      	blt.n	801fd74 <sys_check_timeouts+0x3c>
    handler = tmptimeout->h;
 801fd56:	689d      	ldr	r5, [r3, #8]
    next_timeout = tmptimeout->next;
 801fd58:	681e      	ldr	r6, [r3, #0]
    arg = tmptimeout->arg;
 801fd5a:	f8d3 900c 	ldr.w	r9, [r3, #12]
    current_timeout_due_time = tmptimeout->time;
 801fd5e:	f8c8 2000 	str.w	r2, [r8]
    next_timeout = tmptimeout->next;
 801fd62:	6026      	str	r6, [r4, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801fd64:	f7fa fd64 	bl	801a830 <memp_free>
    if (handler != NULL) {
 801fd68:	b935      	cbnz	r5, 801fd78 <sys_check_timeouts+0x40>
    tmptimeout = next_timeout;
 801fd6a:	6823      	ldr	r3, [r4, #0]
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801fd6c:	200c      	movs	r0, #12
 801fd6e:	4619      	mov	r1, r3
    if (tmptimeout == NULL) {
 801fd70:	2b00      	cmp	r3, #0
 801fd72:	d1ea      	bne.n	801fd4a <sys_check_timeouts+0x12>
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801fd74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      handler(arg);
 801fd78:	4648      	mov	r0, r9
 801fd7a:	47a8      	blx	r5
 801fd7c:	e7f5      	b.n	801fd6a <sys_check_timeouts+0x32>
 801fd7e:	bf00      	nop
 801fd80:	2002e124 	.word	0x2002e124
 801fd84:	2002e120 	.word	0x2002e120

0801fd88 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801fd88:	b510      	push	{r4, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801fd8a:	4c07      	ldr	r4, [pc, #28]	; (801fda8 <sys_timeouts_sleeptime+0x20>)
 801fd8c:	6823      	ldr	r3, [r4, #0]
 801fd8e:	b13b      	cbz	r3, 801fda0 <sys_timeouts_sleeptime+0x18>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
  }
  now = sys_now();
 801fd90:	f7f4 fc82 	bl	8014698 <sys_now>
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801fd94:	6823      	ldr	r3, [r4, #0]
 801fd96:	685b      	ldr	r3, [r3, #4]
    return 0;
 801fd98:	1a18      	subs	r0, r3, r0
 801fd9a:	bf48      	it	mi
 801fd9c:	2000      	movmi	r0, #0
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
    return ret;
  }
}
 801fd9e:	bd10      	pop	{r4, pc}
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801fda0:	f04f 30ff 	mov.w	r0, #4294967295
}
 801fda4:	bd10      	pop	{r4, pc}
 801fda6:	bf00      	nop
 801fda8:	2002e124 	.word	0x2002e124

0801fdac <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801fdac:	b508      	push	{r3, lr}
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801fdae:	f005 fbc5 	bl	802553c <rand>
 801fdb2:	4b02      	ldr	r3, [pc, #8]	; (801fdbc <udp_init+0x10>)
 801fdb4:	4a02      	ldr	r2, [pc, #8]	; (801fdc0 <udp_init+0x14>)
 801fdb6:	4303      	orrs	r3, r0
 801fdb8:	8013      	strh	r3, [r2, #0]
#endif /* LWIP_RAND */
}
 801fdba:	bd08      	pop	{r3, pc}
 801fdbc:	ffffc000 	.word	0xffffc000
 801fdc0:	2000041a 	.word	0x2000041a

0801fdc4 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801fdc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801fdc8:	4680      	mov	r8, r0
{
 801fdca:	b085      	sub	sp, #20
 801fdcc:	460f      	mov	r7, r1
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801fdce:	2800      	cmp	r0, #0
 801fdd0:	f000 80af 	beq.w	801ff32 <udp_input+0x16e>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801fdd4:	2f00      	cmp	r7, #0
 801fdd6:	f000 80b5 	beq.w	801ff44 <udp_input+0x180>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801fdda:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 801fdde:	2b07      	cmp	r3, #7
 801fde0:	f240 8091 	bls.w	801ff06 <udp_input+0x142>
  }

  udphdr = (struct udp_hdr *)p->payload;

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801fde4:	f8df 91d4 	ldr.w	r9, [pc, #468]	; 801ffbc <udp_input+0x1f8>
  udphdr = (struct udp_hdr *)p->payload;
 801fde8:	f8d8 4004 	ldr.w	r4, [r8, #4]
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801fdec:	f8d9 1000 	ldr.w	r1, [r9]
 801fdf0:	f8d9 0014 	ldr.w	r0, [r9, #20]
 801fdf4:	f003 f80c 	bl	8022e10 <ip4_addr_isbroadcast_u32>
 801fdf8:	4682      	mov	sl, r0

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801fdfa:	8820      	ldrh	r0, [r4, #0]
 801fdfc:	f7f9 f9f4 	bl	80191e8 <lwip_htons>
 801fe00:	4603      	mov	r3, r0
  dest = lwip_ntohs(udphdr->dest);
 801fe02:	8860      	ldrh	r0, [r4, #2]
  src = lwip_ntohs(udphdr->src);
 801fe04:	9303      	str	r3, [sp, #12]
  dest = lwip_ntohs(udphdr->dest);
 801fe06:	f7f9 f9ef 	bl	80191e8 <lwip_htons>
  uncon_pcb = NULL;
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801fe0a:	4b64      	ldr	r3, [pc, #400]	; (801ff9c <udp_input+0x1d8>)
  dest = lwip_ntohs(udphdr->dest);
 801fe0c:	4605      	mov	r5, r0
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801fe0e:	681c      	ldr	r4, [r3, #0]
 801fe10:	2c00      	cmp	r4, #0
 801fe12:	d064      	beq.n	801fede <udp_input+0x11a>
  uncon_pcb = NULL;
 801fe14:	f04f 0b00 	mov.w	fp, #0
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801fe18:	f8df c190 	ldr.w	ip, [pc, #400]	; 801ffac <udp_input+0x1e8>
 801fe1c:	4960      	ldr	r1, [pc, #384]	; (801ffa0 <udp_input+0x1dc>)
  prev = NULL;
 801fe1e:	465e      	mov	r6, fp
 801fe20:	e004      	b.n	801fe2c <udp_input+0x68>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801fe22:	68e2      	ldr	r2, [r4, #12]
 801fe24:	4626      	mov	r6, r4
 801fe26:	2a00      	cmp	r2, #0
 801fe28:	d056      	beq.n	801fed8 <udp_input+0x114>
 801fe2a:	4614      	mov	r4, r2
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801fe2c:	8a62      	ldrh	r2, [r4, #18]
 801fe2e:	42aa      	cmp	r2, r5
 801fe30:	d1f7      	bne.n	801fe22 <udp_input+0x5e>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801fe32:	2f00      	cmp	r7, #0
 801fe34:	d06d      	beq.n	801ff12 <udp_input+0x14e>
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801fe36:	7a20      	ldrb	r0, [r4, #8]
 801fe38:	b138      	cbz	r0, 801fe4a <udp_input+0x86>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801fe3a:	f8d9 2004 	ldr.w	r2, [r9, #4]
 801fe3e:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 801fe42:	3201      	adds	r2, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801fe44:	b2d2      	uxtb	r2, r2
 801fe46:	4290      	cmp	r0, r2
 801fe48:	d1eb      	bne.n	801fe22 <udp_input+0x5e>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801fe4a:	6822      	ldr	r2, [r4, #0]
    if (broadcast != 0) {
 801fe4c:	f1ba 0f00 	cmp.w	sl, #0
 801fe50:	d038      	beq.n	801fec4 <udp_input+0x100>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801fe52:	b13a      	cbz	r2, 801fe64 <udp_input+0xa0>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801fe54:	f8d9 0014 	ldr.w	r0, [r9, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801fe58:	1c43      	adds	r3, r0, #1
 801fe5a:	d003      	beq.n	801fe64 <udp_input+0xa0>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801fe5c:	4050      	eors	r0, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801fe5e:	68bb      	ldr	r3, [r7, #8]
 801fe60:	4218      	tst	r0, r3
 801fe62:	d1de      	bne.n	801fe22 <udp_input+0x5e>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801fe64:	7c20      	ldrb	r0, [r4, #16]
 801fe66:	0743      	lsls	r3, r0, #29
 801fe68:	d409      	bmi.n	801fe7e <udp_input+0xba>
        if (uncon_pcb == NULL) {
 801fe6a:	f1bb 0f00 	cmp.w	fp, #0
 801fe6e:	d059      	beq.n	801ff24 <udp_input+0x160>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801fe70:	f1ba 0f00 	cmp.w	sl, #0
 801fe74:	d003      	beq.n	801fe7e <udp_input+0xba>
 801fe76:	f8d9 0014 	ldr.w	r0, [r9, #20]
 801fe7a:	3001      	adds	r0, #1
 801fe7c:	d069      	beq.n	801ff52 <udp_input+0x18e>
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801fe7e:	8aa2      	ldrh	r2, [r4, #20]
 801fe80:	9803      	ldr	r0, [sp, #12]
 801fe82:	4282      	cmp	r2, r0
 801fe84:	d1cd      	bne.n	801fe22 <udp_input+0x5e>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801fe86:	6862      	ldr	r2, [r4, #4]
      if ((pcb->remote_port == src) &&
 801fe88:	b11a      	cbz	r2, 801fe92 <udp_input+0xce>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801fe8a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801fe8e:	4282      	cmp	r2, r0
 801fe90:	d1c7      	bne.n	801fe22 <udp_input+0x5e>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
        /* the first fully matching PCB */
        if (prev != NULL) {
 801fe92:	b12e      	cbz	r6, 801fea0 <udp_input+0xdc>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801fe94:	68e3      	ldr	r3, [r4, #12]
          pcb->next = udp_pcbs;
 801fe96:	4a41      	ldr	r2, [pc, #260]	; (801ff9c <udp_input+0x1d8>)
          prev->next = pcb->next;
 801fe98:	60f3      	str	r3, [r6, #12]
          pcb->next = udp_pcbs;
 801fe9a:	6813      	ldr	r3, [r2, #0]
          udp_pcbs = pcb;
 801fe9c:	6014      	str	r4, [r2, #0]
          pcb->next = udp_pcbs;
 801fe9e:	60e3      	str	r3, [r4, #12]
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801fea0:	2108      	movs	r1, #8
 801fea2:	4640      	mov	r0, r8
 801fea4:	f7fb f950 	bl	801b148 <pbuf_remove_header>
 801fea8:	2800      	cmp	r0, #0
 801feaa:	d15b      	bne.n	801ff64 <udp_input+0x1a0>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801feac:	69a5      	ldr	r5, [r4, #24]
 801feae:	b355      	cbz	r5, 801ff06 <udp_input+0x142>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801feb0:	9b03      	ldr	r3, [sp, #12]
 801feb2:	4642      	mov	r2, r8
 801feb4:	69e0      	ldr	r0, [r4, #28]
 801feb6:	4621      	mov	r1, r4
 801feb8:	9300      	str	r3, [sp, #0]
 801feba:	4b3a      	ldr	r3, [pc, #232]	; (801ffa4 <udp_input+0x1e0>)
 801febc:	47a8      	blx	r5
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801febe:	b005      	add	sp, #20
 801fec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801fec4:	2a00      	cmp	r2, #0
 801fec6:	d0cd      	beq.n	801fe64 <udp_input+0xa0>
 801fec8:	f8d9 0014 	ldr.w	r0, [r9, #20]
 801fecc:	4282      	cmp	r2, r0
 801fece:	d0c9      	beq.n	801fe64 <udp_input+0xa0>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801fed0:	68e2      	ldr	r2, [r4, #12]
 801fed2:	4626      	mov	r6, r4
 801fed4:	2a00      	cmp	r2, #0
 801fed6:	d1a8      	bne.n	801fe2a <udp_input+0x66>
  if (pcb != NULL) {
 801fed8:	f1bb 0f00 	cmp.w	fp, #0
 801fedc:	d15b      	bne.n	801ff96 <udp_input+0x1d2>
  if (for_us) {
 801fede:	687a      	ldr	r2, [r7, #4]
 801fee0:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801fee4:	429a      	cmp	r2, r3
 801fee6:	d10e      	bne.n	801ff06 <udp_input+0x142>
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801fee8:	2108      	movs	r1, #8
 801feea:	4640      	mov	r0, r8
 801feec:	f7fb f92c 	bl	801b148 <pbuf_remove_header>
 801fef0:	2800      	cmp	r0, #0
 801fef2:	d137      	bne.n	801ff64 <udp_input+0x1a0>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801fef4:	f1ba 0f00 	cmp.w	sl, #0
 801fef8:	d105      	bne.n	801ff06 <udp_input+0x142>
 801fefa:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801fefe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801ff02:	2be0      	cmp	r3, #224	; 0xe0
 801ff04:	d13b      	bne.n	801ff7e <udp_input+0x1ba>
      pbuf_free(p);
 801ff06:	4640      	mov	r0, r8
}
 801ff08:	b005      	add	sp, #20
 801ff0a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 801ff0e:	f7fb b9a7 	b.w	801b260 <pbuf_free>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801ff12:	4663      	mov	r3, ip
 801ff14:	2288      	movs	r2, #136	; 0x88
 801ff16:	4824      	ldr	r0, [pc, #144]	; (801ffa8 <udp_input+0x1e4>)
 801ff18:	f005 fa6c 	bl	80253f4 <iprintf>
 801ff1c:	f8df c08c 	ldr.w	ip, [pc, #140]	; 801ffac <udp_input+0x1e8>
 801ff20:	491f      	ldr	r1, [pc, #124]	; (801ffa0 <udp_input+0x1dc>)
 801ff22:	e788      	b.n	801fe36 <udp_input+0x72>
      if ((pcb->remote_port == src) &&
 801ff24:	8aa2      	ldrh	r2, [r4, #20]
 801ff26:	46a3      	mov	fp, r4
 801ff28:	9803      	ldr	r0, [sp, #12]
 801ff2a:	4282      	cmp	r2, r0
 801ff2c:	f47f af79 	bne.w	801fe22 <udp_input+0x5e>
 801ff30:	e7a9      	b.n	801fe86 <udp_input+0xc2>
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801ff32:	4b1e      	ldr	r3, [pc, #120]	; (801ffac <udp_input+0x1e8>)
 801ff34:	22cf      	movs	r2, #207	; 0xcf
 801ff36:	491e      	ldr	r1, [pc, #120]	; (801ffb0 <udp_input+0x1ec>)
 801ff38:	481b      	ldr	r0, [pc, #108]	; (801ffa8 <udp_input+0x1e4>)
 801ff3a:	f005 fa5b 	bl	80253f4 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801ff3e:	2f00      	cmp	r7, #0
 801ff40:	f47f af4b 	bne.w	801fdda <udp_input+0x16>
 801ff44:	4b19      	ldr	r3, [pc, #100]	; (801ffac <udp_input+0x1e8>)
 801ff46:	22d0      	movs	r2, #208	; 0xd0
 801ff48:	491a      	ldr	r1, [pc, #104]	; (801ffb4 <udp_input+0x1f0>)
 801ff4a:	4817      	ldr	r0, [pc, #92]	; (801ffa8 <udp_input+0x1e4>)
 801ff4c:	f005 fa52 	bl	80253f4 <iprintf>
 801ff50:	e743      	b.n	801fdda <udp_input+0x16>
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801ff52:	6878      	ldr	r0, [r7, #4]
 801ff54:	f8db 3000 	ldr.w	r3, [fp]
 801ff58:	4283      	cmp	r3, r0
 801ff5a:	d090      	beq.n	801fe7e <udp_input+0xba>
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801ff5c:	4290      	cmp	r0, r2
 801ff5e:	bf08      	it	eq
 801ff60:	46a3      	moveq	fp, r4
 801ff62:	e78c      	b.n	801fe7e <udp_input+0xba>
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801ff64:	4b11      	ldr	r3, [pc, #68]	; (801ffac <udp_input+0x1e8>)
 801ff66:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801ff6a:	4913      	ldr	r1, [pc, #76]	; (801ffb8 <udp_input+0x1f4>)
 801ff6c:	480e      	ldr	r0, [pc, #56]	; (801ffa8 <udp_input+0x1e4>)
 801ff6e:	f005 fa41 	bl	80253f4 <iprintf>
      pbuf_free(p);
 801ff72:	4640      	mov	r0, r8
}
 801ff74:	b005      	add	sp, #20
 801ff76:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 801ff7a:	f7fb b971 	b.w	801b260 <pbuf_free>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801ff7e:	f8b9 100c 	ldrh.w	r1, [r9, #12]
 801ff82:	4640      	mov	r0, r8
 801ff84:	3108      	adds	r1, #8
 801ff86:	b209      	sxth	r1, r1
 801ff88:	f7fb f916 	bl	801b1b8 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801ff8c:	2103      	movs	r1, #3
 801ff8e:	4640      	mov	r0, r8
 801ff90:	f002 fd5a 	bl	8022a48 <icmp_dest_unreach>
 801ff94:	e7b7      	b.n	801ff06 <udp_input+0x142>
 801ff96:	465c      	mov	r4, fp
 801ff98:	e782      	b.n	801fea0 <udp_input+0xdc>
 801ff9a:	bf00      	nop
 801ff9c:	2002e12c 	.word	0x2002e12c
 801ffa0:	080450c8 	.word	0x080450c8
 801ffa4:	2001ef38 	.word	0x2001ef38
 801ffa8:	0802a048 	.word	0x0802a048
 801ffac:	08045064 	.word	0x08045064
 801ffb0:	08045094 	.word	0x08045094
 801ffb4:	080450ac 	.word	0x080450ac
 801ffb8:	080450f0 	.word	0x080450f0
 801ffbc:	2001ef28 	.word	0x2001ef28

0801ffc0 <udp_bind>:
  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
    ipaddr = IP4_ADDR_ANY;
 801ffc0:	4b38      	ldr	r3, [pc, #224]	; (80200a4 <udp_bind+0xe4>)
 801ffc2:	2900      	cmp	r1, #0
{
 801ffc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ipaddr = IP4_ADDR_ANY;
 801ffc8:	bf08      	it	eq
 801ffca:	4619      	moveq	r1, r3
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801ffcc:	2800      	cmp	r0, #0
 801ffce:	d05e      	beq.n	802008e <udp_bind+0xce>
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801ffd0:	4f35      	ldr	r7, [pc, #212]	; (80200a8 <udp_bind+0xe8>)
 801ffd2:	683e      	ldr	r6, [r7, #0]
 801ffd4:	b34e      	cbz	r6, 802002a <udp_bind+0x6a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801ffd6:	42b0      	cmp	r0, r6
 801ffd8:	d031      	beq.n	802003e <udp_bind+0x7e>
 801ffda:	4634      	mov	r4, r6
 801ffdc:	e001      	b.n	801ffe2 <udp_bind+0x22>
 801ffde:	42a0      	cmp	r0, r4
 801ffe0:	d02d      	beq.n	802003e <udp_bind+0x7e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801ffe2:	68e4      	ldr	r4, [r4, #12]
 801ffe4:	2c00      	cmp	r4, #0
 801ffe6:	d1fa      	bne.n	801ffde <udp_bind+0x1e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801ffe8:	b362      	cbz	r2, 8020044 <udp_bind+0x84>
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801ffea:	680d      	ldr	r5, [r1, #0]
 801ffec:	4633      	mov	r3, r6
 801ffee:	e001      	b.n	801fff4 <udp_bind+0x34>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801fff0:	68db      	ldr	r3, [r3, #12]
 801fff2:	b19b      	cbz	r3, 802001c <udp_bind+0x5c>
      if (pcb != ipcb) {
 801fff4:	4298      	cmp	r0, r3
 801fff6:	d0fb      	beq.n	801fff0 <udp_bind+0x30>
          if ((ipcb->local_port == port) &&
 801fff8:	8a59      	ldrh	r1, [r3, #18]
 801fffa:	4291      	cmp	r1, r2
 801fffc:	d1f8      	bne.n	801fff0 <udp_bind+0x30>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801fffe:	6819      	ldr	r1, [r3, #0]
              ip_addr_isany(&ipcb->local_ip))) {
 8020000:	2900      	cmp	r1, #0
 8020002:	bf18      	it	ne
 8020004:	42a9      	cmpne	r1, r5
 8020006:	d001      	beq.n	802000c <udp_bind+0x4c>
 8020008:	2d00      	cmp	r5, #0
 802000a:	d1f1      	bne.n	801fff0 <udp_bind+0x30>
      return ERR_USE;
 802000c:	f06f 0307 	mvn.w	r3, #7
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
}
 8020010:	4618      	mov	r0, r3
 8020012:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8020016:	680d      	ldr	r5, [r1, #0]
 8020018:	f8ae 2000 	strh.w	r2, [lr]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 802001c:	6005      	str	r5, [r0, #0]
  pcb->local_port = port;
 802001e:	8242      	strh	r2, [r0, #18]
  if (rebind == 0) {
 8020020:	b13c      	cbz	r4, 8020032 <udp_bind+0x72>
  return ERR_OK;
 8020022:	2300      	movs	r3, #0
}
 8020024:	4618      	mov	r0, r3
 8020026:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (port == 0) {
 802002a:	b372      	cbz	r2, 802008a <udp_bind+0xca>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 802002c:	680b      	ldr	r3, [r1, #0]
  pcb->local_port = port;
 802002e:	8242      	strh	r2, [r0, #18]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8020030:	6003      	str	r3, [r0, #0]
  return ERR_OK;
 8020032:	2300      	movs	r3, #0
    pcb->next = udp_pcbs;
 8020034:	60c6      	str	r6, [r0, #12]
    udp_pcbs = pcb;
 8020036:	6038      	str	r0, [r7, #0]
}
 8020038:	4618      	mov	r0, r3
 802003a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      rebind = 1;
 802003e:	2401      	movs	r4, #1
  if (port == 0) {
 8020040:	2a00      	cmp	r2, #0
 8020042:	d1d2      	bne.n	801ffea <udp_bind+0x2a>
 8020044:	f8df e070 	ldr.w	lr, [pc, #112]	; 80200b8 <udp_bind+0xf8>
  rebind = 0;
 8020048:	f44f 4580 	mov.w	r5, #16384	; 0x4000
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 802004c:	f64f 78ff 	movw	r8, #65535	; 0xffff
 8020050:	f8be 2000 	ldrh.w	r2, [lr]
 8020054:	4542      	cmp	r2, r8
 8020056:	d015      	beq.n	8020084 <udp_bind+0xc4>
 8020058:	3201      	adds	r2, #1
 802005a:	b292      	uxth	r2, r2
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 802005c:	2e00      	cmp	r6, #0
 802005e:	d0da      	beq.n	8020016 <udp_bind+0x56>
 8020060:	4633      	mov	r3, r6
 8020062:	e002      	b.n	802006a <udp_bind+0xaa>
 8020064:	68db      	ldr	r3, [r3, #12]
 8020066:	2b00      	cmp	r3, #0
 8020068:	d0d5      	beq.n	8020016 <udp_bind+0x56>
    if (pcb->local_port == udp_port) {
 802006a:	f8b3 c012 	ldrh.w	ip, [r3, #18]
 802006e:	4594      	cmp	ip, r2
 8020070:	d1f8      	bne.n	8020064 <udp_bind+0xa4>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8020072:	3d01      	subs	r5, #1
 8020074:	b2ad      	uxth	r5, r5
 8020076:	2d00      	cmp	r5, #0
 8020078:	d1ec      	bne.n	8020054 <udp_bind+0x94>
      return ERR_USE;
 802007a:	f06f 0307 	mvn.w	r3, #7
 802007e:	f8ae 2000 	strh.w	r2, [lr]
 8020082:	e7cf      	b.n	8020024 <udp_bind+0x64>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8020084:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8020088:	e7e8      	b.n	802005c <udp_bind+0x9c>
  rebind = 0;
 802008a:	4634      	mov	r4, r6
 802008c:	e7da      	b.n	8020044 <udp_bind+0x84>
  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 802008e:	4b07      	ldr	r3, [pc, #28]	; (80200ac <udp_bind+0xec>)
 8020090:	f240 32b7 	movw	r2, #951	; 0x3b7
 8020094:	4906      	ldr	r1, [pc, #24]	; (80200b0 <udp_bind+0xf0>)
 8020096:	4807      	ldr	r0, [pc, #28]	; (80200b4 <udp_bind+0xf4>)
 8020098:	f005 f9ac 	bl	80253f4 <iprintf>
 802009c:	f06f 030f 	mvn.w	r3, #15
 80200a0:	e7c0      	b.n	8020024 <udp_bind+0x64>
 80200a2:	bf00      	nop
 80200a4:	080459e4 	.word	0x080459e4
 80200a8:	2002e12c 	.word	0x2002e12c
 80200ac:	08045064 	.word	0x08045064
 80200b0:	0804510c 	.word	0x0804510c
 80200b4:	0802a048 	.word	0x0802a048
 80200b8:	2000041a 	.word	0x2000041a

080200bc <udp_sendto_if_src>:
{
 80200bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80200c0:	b085      	sub	sp, #20
 80200c2:	e9dd ba0e 	ldrd	fp, sl, [sp, #56]	; 0x38
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 80200c6:	2800      	cmp	r0, #0
 80200c8:	f000 8087 	beq.w	80201da <udp_sendto_if_src+0x11e>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 80200cc:	460d      	mov	r5, r1
 80200ce:	2900      	cmp	r1, #0
 80200d0:	d079      	beq.n	80201c6 <udp_sendto_if_src+0x10a>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80200d2:	4690      	mov	r8, r2
 80200d4:	2a00      	cmp	r2, #0
 80200d6:	d06c      	beq.n	80201b2 <udp_sendto_if_src+0xf6>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 80200d8:	f1ba 0f00 	cmp.w	sl, #0
 80200dc:	d05f      	beq.n	802019e <udp_sendto_if_src+0xe2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 80200de:	f1bb 0f00 	cmp.w	fp, #0
 80200e2:	f000 8084 	beq.w	80201ee <udp_sendto_if_src+0x132>
  if (pcb->local_port == 0) {
 80200e6:	8a42      	ldrh	r2, [r0, #18]
 80200e8:	4699      	mov	r9, r3
 80200ea:	4604      	mov	r4, r0
 80200ec:	b39a      	cbz	r2, 8020156 <udp_sendto_if_src+0x9a>
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 80200ee:	892a      	ldrh	r2, [r5, #8]
 80200f0:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 80200f4:	429a      	cmp	r2, r3
 80200f6:	d84f      	bhi.n	8020198 <udp_sendto_if_src+0xdc>
  if (pbuf_add_header(p, UDP_HLEN)) {
 80200f8:	2108      	movs	r1, #8
 80200fa:	4628      	mov	r0, r5
 80200fc:	f7fa fff0 	bl	801b0e0 <pbuf_add_header>
 8020100:	bb98      	cbnz	r0, 802016a <udp_sendto_if_src+0xae>
 8020102:	462e      	mov	r6, r5
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8020104:	8973      	ldrh	r3, [r6, #10]
 8020106:	2b07      	cmp	r3, #7
 8020108:	d93e      	bls.n	8020188 <udp_sendto_if_src+0xcc>
  udphdr = (struct udp_hdr *)q->payload;
 802010a:	6877      	ldr	r7, [r6, #4]
  udphdr->src = lwip_htons(pcb->local_port);
 802010c:	8a60      	ldrh	r0, [r4, #18]
 802010e:	f7f9 f86b 	bl	80191e8 <lwip_htons>
 8020112:	8038      	strh	r0, [r7, #0]
  udphdr->dest = lwip_htons(dst_port);
 8020114:	4648      	mov	r0, r9
 8020116:	f7f9 f867 	bl	80191e8 <lwip_htons>
  udphdr->chksum = 0x0000;
 802011a:	2300      	movs	r3, #0
  udphdr->dest = lwip_htons(dst_port);
 802011c:	8078      	strh	r0, [r7, #2]
  udphdr->chksum = 0x0000;
 802011e:	71bb      	strb	r3, [r7, #6]
 8020120:	71fb      	strb	r3, [r7, #7]
    udphdr->len = lwip_htons(q->tot_len);
 8020122:	8930      	ldrh	r0, [r6, #8]
 8020124:	f7f9 f860 	bl	80191e8 <lwip_htons>
 8020128:	80b8      	strh	r0, [r7, #4]
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 802012a:	f8cd b008 	str.w	fp, [sp, #8]
 802012e:	2011      	movs	r0, #17
 8020130:	7aa3      	ldrb	r3, [r4, #10]
 8020132:	4642      	mov	r2, r8
 8020134:	4651      	mov	r1, sl
 8020136:	9300      	str	r3, [sp, #0]
 8020138:	7ae3      	ldrb	r3, [r4, #11]
 802013a:	9001      	str	r0, [sp, #4]
 802013c:	4630      	mov	r0, r6
 802013e:	f002 fdb9 	bl	8022cb4 <ip4_output_if_src>
  if (q != p) {
 8020142:	42ae      	cmp	r6, r5
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8020144:	4607      	mov	r7, r0
  if (q != p) {
 8020146:	d002      	beq.n	802014e <udp_sendto_if_src+0x92>
    pbuf_free(q);
 8020148:	4630      	mov	r0, r6
 802014a:	f7fb f889 	bl	801b260 <pbuf_free>
}
 802014e:	4638      	mov	r0, r7
 8020150:	b005      	add	sp, #20
 8020152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8020156:	4601      	mov	r1, r0
 8020158:	f7ff ff32 	bl	801ffc0 <udp_bind>
    if (err != ERR_OK) {
 802015c:	4607      	mov	r7, r0
 802015e:	2800      	cmp	r0, #0
 8020160:	d0c5      	beq.n	80200ee <udp_sendto_if_src+0x32>
}
 8020162:	4638      	mov	r0, r7
 8020164:	b005      	add	sp, #20
 8020166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 802016a:	f44f 7220 	mov.w	r2, #640	; 0x280
 802016e:	2108      	movs	r1, #8
 8020170:	2022      	movs	r0, #34	; 0x22
 8020172:	f7fa fea3 	bl	801aebc <pbuf_alloc>
    if (q == NULL) {
 8020176:	4606      	mov	r6, r0
 8020178:	b170      	cbz	r0, 8020198 <udp_sendto_if_src+0xdc>
    if (p->tot_len != 0) {
 802017a:	892b      	ldrh	r3, [r5, #8]
 802017c:	2b00      	cmp	r3, #0
 802017e:	d0c1      	beq.n	8020104 <udp_sendto_if_src+0x48>
      pbuf_chain(q, p);
 8020180:	4629      	mov	r1, r5
 8020182:	f7fb f8db 	bl	801b33c <pbuf_chain>
 8020186:	e7bd      	b.n	8020104 <udp_sendto_if_src+0x48>
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8020188:	4b1e      	ldr	r3, [pc, #120]	; (8020204 <udp_sendto_if_src+0x148>)
 802018a:	f240 320d 	movw	r2, #781	; 0x30d
 802018e:	491e      	ldr	r1, [pc, #120]	; (8020208 <udp_sendto_if_src+0x14c>)
 8020190:	481e      	ldr	r0, [pc, #120]	; (802020c <udp_sendto_if_src+0x150>)
 8020192:	f005 f92f 	bl	80253f4 <iprintf>
 8020196:	e7b8      	b.n	802010a <udp_sendto_if_src+0x4e>
    return ERR_MEM;
 8020198:	f04f 37ff 	mov.w	r7, #4294967295
 802019c:	e7d7      	b.n	802014e <udp_sendto_if_src+0x92>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 802019e:	4b19      	ldr	r3, [pc, #100]	; (8020204 <udp_sendto_if_src+0x148>)
 80201a0:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 80201a4:	491a      	ldr	r1, [pc, #104]	; (8020210 <udp_sendto_if_src+0x154>)
 80201a6:	f06f 070f 	mvn.w	r7, #15
 80201aa:	4818      	ldr	r0, [pc, #96]	; (802020c <udp_sendto_if_src+0x150>)
 80201ac:	f005 f922 	bl	80253f4 <iprintf>
 80201b0:	e7cd      	b.n	802014e <udp_sendto_if_src+0x92>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80201b2:	4b14      	ldr	r3, [pc, #80]	; (8020204 <udp_sendto_if_src+0x148>)
 80201b4:	f240 22d3 	movw	r2, #723	; 0x2d3
 80201b8:	4916      	ldr	r1, [pc, #88]	; (8020214 <udp_sendto_if_src+0x158>)
 80201ba:	f06f 070f 	mvn.w	r7, #15
 80201be:	4813      	ldr	r0, [pc, #76]	; (802020c <udp_sendto_if_src+0x150>)
 80201c0:	f005 f918 	bl	80253f4 <iprintf>
 80201c4:	e7c3      	b.n	802014e <udp_sendto_if_src+0x92>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 80201c6:	4b0f      	ldr	r3, [pc, #60]	; (8020204 <udp_sendto_if_src+0x148>)
 80201c8:	f240 22d2 	movw	r2, #722	; 0x2d2
 80201cc:	4912      	ldr	r1, [pc, #72]	; (8020218 <udp_sendto_if_src+0x15c>)
 80201ce:	f06f 070f 	mvn.w	r7, #15
 80201d2:	480e      	ldr	r0, [pc, #56]	; (802020c <udp_sendto_if_src+0x150>)
 80201d4:	f005 f90e 	bl	80253f4 <iprintf>
 80201d8:	e7b9      	b.n	802014e <udp_sendto_if_src+0x92>
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 80201da:	4b0a      	ldr	r3, [pc, #40]	; (8020204 <udp_sendto_if_src+0x148>)
 80201dc:	f240 22d1 	movw	r2, #721	; 0x2d1
 80201e0:	490e      	ldr	r1, [pc, #56]	; (802021c <udp_sendto_if_src+0x160>)
 80201e2:	f06f 070f 	mvn.w	r7, #15
 80201e6:	4809      	ldr	r0, [pc, #36]	; (802020c <udp_sendto_if_src+0x150>)
 80201e8:	f005 f904 	bl	80253f4 <iprintf>
 80201ec:	e7af      	b.n	802014e <udp_sendto_if_src+0x92>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 80201ee:	4b05      	ldr	r3, [pc, #20]	; (8020204 <udp_sendto_if_src+0x148>)
 80201f0:	f240 22d5 	movw	r2, #725	; 0x2d5
 80201f4:	490a      	ldr	r1, [pc, #40]	; (8020220 <udp_sendto_if_src+0x164>)
 80201f6:	f06f 070f 	mvn.w	r7, #15
 80201fa:	4804      	ldr	r0, [pc, #16]	; (802020c <udp_sendto_if_src+0x150>)
 80201fc:	f005 f8fa 	bl	80253f4 <iprintf>
 8020200:	e7a5      	b.n	802014e <udp_sendto_if_src+0x92>
 8020202:	bf00      	nop
 8020204:	08045064 	.word	0x08045064
 8020208:	080451d0 	.word	0x080451d0
 802020c:	0802a048 	.word	0x0802a048
 8020210:	08045188 	.word	0x08045188
 8020214:	08045164 	.word	0x08045164
 8020218:	08045144 	.word	0x08045144
 802021c:	08045124 	.word	0x08045124
 8020220:	080451ac 	.word	0x080451ac

08020224 <udp_sendto_if>:
{
 8020224:	b570      	push	{r4, r5, r6, lr}
 8020226:	b082      	sub	sp, #8
 8020228:	9c06      	ldr	r4, [sp, #24]
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 802022a:	2800      	cmp	r0, #0
 802022c:	d036      	beq.n	802029c <udp_sendto_if+0x78>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 802022e:	b359      	cbz	r1, 8020288 <udp_sendto_if+0x64>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8020230:	b302      	cbz	r2, 8020274 <udp_sendto_if+0x50>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8020232:	b1ac      	cbz	r4, 8020260 <udp_sendto_if+0x3c>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8020234:	6805      	ldr	r5, [r0, #0]
 8020236:	b935      	cbnz	r5, 8020246 <udp_sendto_if+0x22>
      src_ip = netif_ip_addr4(netif);
 8020238:	1d25      	adds	r5, r4, #4
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 802023a:	e9cd 4500 	strd	r4, r5, [sp]
 802023e:	f7ff ff3d 	bl	80200bc <udp_sendto_if_src>
}
 8020242:	b002      	add	sp, #8
 8020244:	bd70      	pop	{r4, r5, r6, pc}
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8020246:	f005 0cf0 	and.w	ip, r5, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 802024a:	f1bc 0fe0 	cmp.w	ip, #224	; 0xe0
 802024e:	d0f3      	beq.n	8020238 <udp_sendto_if+0x14>
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8020250:	6866      	ldr	r6, [r4, #4]
 8020252:	42b5      	cmp	r5, r6
 8020254:	d101      	bne.n	802025a <udp_sendto_if+0x36>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8020256:	4605      	mov	r5, r0
 8020258:	e7ef      	b.n	802023a <udp_sendto_if+0x16>
        return ERR_RTE;
 802025a:	f06f 0003 	mvn.w	r0, #3
 802025e:	e7f0      	b.n	8020242 <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8020260:	4b13      	ldr	r3, [pc, #76]	; (80202b0 <udp_sendto_if+0x8c>)
 8020262:	f240 2283 	movw	r2, #643	; 0x283
 8020266:	4913      	ldr	r1, [pc, #76]	; (80202b4 <udp_sendto_if+0x90>)
 8020268:	4813      	ldr	r0, [pc, #76]	; (80202b8 <udp_sendto_if+0x94>)
 802026a:	f005 f8c3 	bl	80253f4 <iprintf>
 802026e:	f06f 000f 	mvn.w	r0, #15
 8020272:	e7e6      	b.n	8020242 <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8020274:	4b0e      	ldr	r3, [pc, #56]	; (80202b0 <udp_sendto_if+0x8c>)
 8020276:	f240 2282 	movw	r2, #642	; 0x282
 802027a:	4910      	ldr	r1, [pc, #64]	; (80202bc <udp_sendto_if+0x98>)
 802027c:	480e      	ldr	r0, [pc, #56]	; (80202b8 <udp_sendto_if+0x94>)
 802027e:	f005 f8b9 	bl	80253f4 <iprintf>
 8020282:	f06f 000f 	mvn.w	r0, #15
 8020286:	e7dc      	b.n	8020242 <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8020288:	4b09      	ldr	r3, [pc, #36]	; (80202b0 <udp_sendto_if+0x8c>)
 802028a:	f240 2281 	movw	r2, #641	; 0x281
 802028e:	490c      	ldr	r1, [pc, #48]	; (80202c0 <udp_sendto_if+0x9c>)
 8020290:	4809      	ldr	r0, [pc, #36]	; (80202b8 <udp_sendto_if+0x94>)
 8020292:	f005 f8af 	bl	80253f4 <iprintf>
 8020296:	f06f 000f 	mvn.w	r0, #15
 802029a:	e7d2      	b.n	8020242 <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 802029c:	4b04      	ldr	r3, [pc, #16]	; (80202b0 <udp_sendto_if+0x8c>)
 802029e:	f44f 7220 	mov.w	r2, #640	; 0x280
 80202a2:	4908      	ldr	r1, [pc, #32]	; (80202c4 <udp_sendto_if+0xa0>)
 80202a4:	4804      	ldr	r0, [pc, #16]	; (80202b8 <udp_sendto_if+0x94>)
 80202a6:	f005 f8a5 	bl	80253f4 <iprintf>
 80202aa:	f06f 000f 	mvn.w	r0, #15
 80202ae:	e7c8      	b.n	8020242 <udp_sendto_if+0x1e>
 80202b0:	08045064 	.word	0x08045064
 80202b4:	08045258 	.word	0x08045258
 80202b8:	0802a048 	.word	0x0802a048
 80202bc:	08045238 	.word	0x08045238
 80202c0:	0804521c 	.word	0x0804521c
 80202c4:	08045200 	.word	0x08045200

080202c8 <udp_sendto>:
{
 80202c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80202cc:	b082      	sub	sp, #8
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 80202ce:	b388      	cbz	r0, 8020334 <udp_sendto+0x6c>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 80202d0:	460e      	mov	r6, r1
 80202d2:	b329      	cbz	r1, 8020320 <udp_sendto+0x58>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80202d4:	4615      	mov	r5, r2
 80202d6:	b1ca      	cbz	r2, 802030c <udp_sendto+0x44>
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 80202d8:	4604      	mov	r4, r0
 80202da:	7a00      	ldrb	r0, [r0, #8]
 80202dc:	4698      	mov	r8, r3
 80202de:	b168      	cbz	r0, 80202fc <udp_sendto+0x34>
    netif = netif_get_by_index(pcb->netif_idx);
 80202e0:	f7fa fc98 	bl	801ac14 <netif_get_by_index>
 80202e4:	4607      	mov	r7, r0
  if (netif == NULL) {
 80202e6:	b177      	cbz	r7, 8020306 <udp_sendto+0x3e>
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 80202e8:	4643      	mov	r3, r8
 80202ea:	462a      	mov	r2, r5
 80202ec:	4631      	mov	r1, r6
 80202ee:	4620      	mov	r0, r4
 80202f0:	9700      	str	r7, [sp, #0]
 80202f2:	f7ff ff97 	bl	8020224 <udp_sendto_if>
}
 80202f6:	b002      	add	sp, #8
 80202f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      netif = ip_route(&pcb->local_ip, dst_ip);
 80202fc:	4610      	mov	r0, r2
 80202fe:	f002 fbab 	bl	8022a58 <ip4_route>
 8020302:	4607      	mov	r7, r0
 8020304:	e7ef      	b.n	80202e6 <udp_sendto+0x1e>
    return ERR_RTE;
 8020306:	f06f 0003 	mvn.w	r0, #3
 802030a:	e7f4      	b.n	80202f6 <udp_sendto+0x2e>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 802030c:	4b0e      	ldr	r3, [pc, #56]	; (8020348 <udp_sendto+0x80>)
 802030e:	f240 221a 	movw	r2, #538	; 0x21a
 8020312:	490e      	ldr	r1, [pc, #56]	; (802034c <udp_sendto+0x84>)
 8020314:	480e      	ldr	r0, [pc, #56]	; (8020350 <udp_sendto+0x88>)
 8020316:	f005 f86d 	bl	80253f4 <iprintf>
 802031a:	f06f 000f 	mvn.w	r0, #15
 802031e:	e7ea      	b.n	80202f6 <udp_sendto+0x2e>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8020320:	4b09      	ldr	r3, [pc, #36]	; (8020348 <udp_sendto+0x80>)
 8020322:	f240 2219 	movw	r2, #537	; 0x219
 8020326:	490b      	ldr	r1, [pc, #44]	; (8020354 <udp_sendto+0x8c>)
 8020328:	4809      	ldr	r0, [pc, #36]	; (8020350 <udp_sendto+0x88>)
 802032a:	f005 f863 	bl	80253f4 <iprintf>
 802032e:	f06f 000f 	mvn.w	r0, #15
 8020332:	e7e0      	b.n	80202f6 <udp_sendto+0x2e>
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8020334:	4b04      	ldr	r3, [pc, #16]	; (8020348 <udp_sendto+0x80>)
 8020336:	f44f 7206 	mov.w	r2, #536	; 0x218
 802033a:	4907      	ldr	r1, [pc, #28]	; (8020358 <udp_sendto+0x90>)
 802033c:	4804      	ldr	r0, [pc, #16]	; (8020350 <udp_sendto+0x88>)
 802033e:	f005 f859 	bl	80253f4 <iprintf>
 8020342:	f06f 000f 	mvn.w	r0, #15
 8020346:	e7d6      	b.n	80202f6 <udp_sendto+0x2e>
 8020348:	08045064 	.word	0x08045064
 802034c:	080452ac 	.word	0x080452ac
 8020350:	0802a048 	.word	0x0802a048
 8020354:	08045290 	.word	0x08045290
 8020358:	08045278 	.word	0x08045278

0802035c <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 802035c:	b570      	push	{r4, r5, r6, lr}
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 802035e:	b320      	cbz	r0, 80203aa <udp_connect+0x4e>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8020360:	460d      	mov	r5, r1
 8020362:	b361      	cbz	r1, 80203be <udp_connect+0x62>

  if (pcb->local_port == 0) {
 8020364:	4616      	mov	r6, r2
 8020366:	8a42      	ldrh	r2, [r0, #18]
 8020368:	4604      	mov	r4, r0
 802036a:	b1c2      	cbz	r2, 802039e <udp_connect+0x42>
    if (err != ERR_OK) {
      return err;
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 802036c:	682a      	ldr	r2, [r5, #0]
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
  pcb->flags |= UDP_FLAGS_CONNECTED;
 802036e:	7c23      	ldrb	r3, [r4, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8020370:	4918      	ldr	r1, [pc, #96]	; (80203d4 <udp_connect+0x78>)
  pcb->flags |= UDP_FLAGS_CONNECTED;
 8020372:	f043 0304 	orr.w	r3, r3, #4
  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 8020376:	6062      	str	r2, [r4, #4]
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8020378:	680a      	ldr	r2, [r1, #0]
  pcb->remote_port = port;
 802037a:	82a6      	strh	r6, [r4, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 802037c:	7423      	strb	r3, [r4, #16]
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 802037e:	b142      	cbz	r2, 8020392 <udp_connect+0x36>
    if (pcb == ipcb) {
 8020380:	4294      	cmp	r4, r2
 8020382:	d00a      	beq.n	802039a <udp_connect+0x3e>
 8020384:	4613      	mov	r3, r2
 8020386:	e001      	b.n	802038c <udp_connect+0x30>
 8020388:	429c      	cmp	r4, r3
 802038a:	d006      	beq.n	802039a <udp_connect+0x3e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 802038c:	68db      	ldr	r3, [r3, #12]
 802038e:	2b00      	cmp	r3, #0
 8020390:	d1fa      	bne.n	8020388 <udp_connect+0x2c>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
  udp_pcbs = pcb;
  return ERR_OK;
 8020392:	2000      	movs	r0, #0
  pcb->next = udp_pcbs;
 8020394:	60e2      	str	r2, [r4, #12]
  udp_pcbs = pcb;
 8020396:	600c      	str	r4, [r1, #0]
}
 8020398:	bd70      	pop	{r4, r5, r6, pc}
      return ERR_OK;
 802039a:	2000      	movs	r0, #0
}
 802039c:	bd70      	pop	{r4, r5, r6, pc}
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 802039e:	4601      	mov	r1, r0
 80203a0:	f7ff fe0e 	bl	801ffc0 <udp_bind>
    if (err != ERR_OK) {
 80203a4:	2800      	cmp	r0, #0
 80203a6:	d0e1      	beq.n	802036c <udp_connect+0x10>
}
 80203a8:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 80203aa:	4b0b      	ldr	r3, [pc, #44]	; (80203d8 <udp_connect+0x7c>)
 80203ac:	f240 4235 	movw	r2, #1077	; 0x435
 80203b0:	490a      	ldr	r1, [pc, #40]	; (80203dc <udp_connect+0x80>)
 80203b2:	480b      	ldr	r0, [pc, #44]	; (80203e0 <udp_connect+0x84>)
 80203b4:	f005 f81e 	bl	80253f4 <iprintf>
 80203b8:	f06f 000f 	mvn.w	r0, #15
}
 80203bc:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 80203be:	4b06      	ldr	r3, [pc, #24]	; (80203d8 <udp_connect+0x7c>)
 80203c0:	f240 4236 	movw	r2, #1078	; 0x436
 80203c4:	4907      	ldr	r1, [pc, #28]	; (80203e4 <udp_connect+0x88>)
 80203c6:	4806      	ldr	r0, [pc, #24]	; (80203e0 <udp_connect+0x84>)
 80203c8:	f005 f814 	bl	80253f4 <iprintf>
 80203cc:	f06f 000f 	mvn.w	r0, #15
}
 80203d0:	bd70      	pop	{r4, r5, r6, pc}
 80203d2:	bf00      	nop
 80203d4:	2002e12c 	.word	0x2002e12c
 80203d8:	08045064 	.word	0x08045064
 80203dc:	080452c8 	.word	0x080452c8
 80203e0:	0802a048 	.word	0x0802a048
 80203e4:	080452e4 	.word	0x080452e4

080203e8 <udp_recv>:
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 80203e8:	b110      	cbz	r0, 80203f0 <udp_recv+0x8>

  /* remember recv() callback and user data */
  pcb->recv = recv;
  pcb->recv_arg = recv_arg;
 80203ea:	e9c0 1206 	strd	r1, r2, [r0, #24]
}
 80203ee:	4770      	bx	lr
  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 80203f0:	4b03      	ldr	r3, [pc, #12]	; (8020400 <udp_recv+0x18>)
 80203f2:	f240 428a 	movw	r2, #1162	; 0x48a
 80203f6:	4903      	ldr	r1, [pc, #12]	; (8020404 <udp_recv+0x1c>)
 80203f8:	4803      	ldr	r0, [pc, #12]	; (8020408 <udp_recv+0x20>)
 80203fa:	f004 bffb 	b.w	80253f4 <iprintf>
 80203fe:	bf00      	nop
 8020400:	08045064 	.word	0x08045064
 8020404:	08045300 	.word	0x08045300
 8020408:	0802a048 	.word	0x0802a048

0802040c <udp_remove>:
{
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 802040c:	4601      	mov	r1, r0
 802040e:	b1c0      	cbz	r0, 8020442 <udp_remove+0x36>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8020410:	4b0f      	ldr	r3, [pc, #60]	; (8020450 <udp_remove+0x44>)
 8020412:	681a      	ldr	r2, [r3, #0]
 8020414:	4282      	cmp	r2, r0
 8020416:	d00a      	beq.n	802042e <udp_remove+0x22>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8020418:	b132      	cbz	r2, 8020428 <udp_remove+0x1c>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 802041a:	68d3      	ldr	r3, [r2, #12]
 802041c:	428b      	cmp	r3, r1
 802041e:	d100      	bne.n	8020422 <udp_remove+0x16>
 8020420:	b953      	cbnz	r3, 8020438 <udp_remove+0x2c>
 8020422:	461a      	mov	r2, r3
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8020424:	2a00      	cmp	r2, #0
 8020426:	d1f8      	bne.n	802041a <udp_remove+0xe>
        pcb2->next = pcb->next;
        break;
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8020428:	2001      	movs	r0, #1
 802042a:	f7fa ba01 	b.w	801a830 <memp_free>
    udp_pcbs = udp_pcbs->next;
 802042e:	68c2      	ldr	r2, [r0, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 8020430:	2001      	movs	r0, #1
    udp_pcbs = udp_pcbs->next;
 8020432:	601a      	str	r2, [r3, #0]
  memp_free(MEMP_UDP_PCB, pcb);
 8020434:	f7fa b9fc 	b.w	801a830 <memp_free>
        pcb2->next = pcb->next;
 8020438:	68cb      	ldr	r3, [r1, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 802043a:	2001      	movs	r0, #1
        pcb2->next = pcb->next;
 802043c:	60d3      	str	r3, [r2, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 802043e:	f7fa b9f7 	b.w	801a830 <memp_free>
  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8020442:	4b04      	ldr	r3, [pc, #16]	; (8020454 <udp_remove+0x48>)
 8020444:	f240 42a1 	movw	r2, #1185	; 0x4a1
 8020448:	4903      	ldr	r1, [pc, #12]	; (8020458 <udp_remove+0x4c>)
 802044a:	4804      	ldr	r0, [pc, #16]	; (802045c <udp_remove+0x50>)
 802044c:	f004 bfd2 	b.w	80253f4 <iprintf>
 8020450:	2002e12c 	.word	0x2002e12c
 8020454:	08045064 	.word	0x08045064
 8020458:	08045318 	.word	0x08045318
 802045c:	0802a048 	.word	0x0802a048

08020460 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8020460:	b510      	push	{r4, lr}
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8020462:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 8020466:	4907      	ldr	r1, [pc, #28]	; (8020484 <udp_new+0x24>)
 8020468:	2001      	movs	r0, #1
 802046a:	f7fa f9ab 	bl	801a7c4 <memp_malloc_fn>
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 802046e:	4604      	mov	r4, r0
 8020470:	b128      	cbz	r0, 802047e <udp_new+0x1e>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8020472:	2220      	movs	r2, #32
 8020474:	2100      	movs	r1, #0
 8020476:	f004 f81f 	bl	80244b8 <memset>
    pcb->ttl = UDP_TTL;
 802047a:	23ff      	movs	r3, #255	; 0xff
 802047c:	72e3      	strb	r3, [r4, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
}
 802047e:	4620      	mov	r0, r4
 8020480:	bd10      	pop	{r4, pc}
 8020482:	bf00      	nop
 8020484:	08045064 	.word	0x08045064

08020488 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 8020488:	b510      	push	{r4, lr}
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 802048a:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 802048e:	4907      	ldr	r1, [pc, #28]	; (80204ac <udp_new_ip_type+0x24>)
 8020490:	2001      	movs	r0, #1
 8020492:	f7fa f997 	bl	801a7c4 <memp_malloc_fn>
  if (pcb != NULL) {
 8020496:	4604      	mov	r4, r0
 8020498:	b128      	cbz	r0, 80204a6 <udp_new_ip_type+0x1e>
    memset(pcb, 0, sizeof(struct udp_pcb));
 802049a:	2220      	movs	r2, #32
 802049c:	2100      	movs	r1, #0
 802049e:	f004 f80b 	bl	80244b8 <memset>
    pcb->ttl = UDP_TTL;
 80204a2:	23ff      	movs	r3, #255	; 0xff
 80204a4:	72e3      	strb	r3, [r4, #11]
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
}
 80204a6:	4620      	mov	r0, r4
 80204a8:	bd10      	pop	{r4, pc}
 80204aa:	bf00      	nop
 80204ac:	08045064 	.word	0x08045064

080204b0 <udp_netif_ip_addr_changed>:
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80204b0:	b110      	cbz	r0, 80204b8 <udp_netif_ip_addr_changed+0x8>
 80204b2:	6802      	ldr	r2, [r0, #0]
 80204b4:	b101      	cbz	r1, 80204b8 <udp_netif_ip_addr_changed+0x8>
 80204b6:	b902      	cbnz	r2, 80204ba <udp_netif_ip_addr_changed+0xa>
 80204b8:	4770      	bx	lr
 80204ba:	680b      	ldr	r3, [r1, #0]
 80204bc:	2b00      	cmp	r3, #0
 80204be:	d0fb      	beq.n	80204b8 <udp_netif_ip_addr_changed+0x8>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80204c0:	4b08      	ldr	r3, [pc, #32]	; (80204e4 <udp_netif_ip_addr_changed+0x34>)
 80204c2:	681b      	ldr	r3, [r3, #0]
 80204c4:	2b00      	cmp	r3, #0
 80204c6:	d0f7      	beq.n	80204b8 <udp_netif_ip_addr_changed+0x8>
{
 80204c8:	b410      	push	{r4}
 80204ca:	e000      	b.n	80204ce <udp_netif_ip_addr_changed+0x1e>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80204cc:	6802      	ldr	r2, [r0, #0]
 80204ce:	681c      	ldr	r4, [r3, #0]
 80204d0:	4294      	cmp	r4, r2
 80204d2:	d101      	bne.n	80204d8 <udp_netif_ip_addr_changed+0x28>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80204d4:	680a      	ldr	r2, [r1, #0]
 80204d6:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80204d8:	68db      	ldr	r3, [r3, #12]
 80204da:	2b00      	cmp	r3, #0
 80204dc:	d1f6      	bne.n	80204cc <udp_netif_ip_addr_changed+0x1c>
      }
    }
  }
}
 80204de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80204e2:	4770      	bx	lr
 80204e4:	2002e12c 	.word	0x2002e12c

080204e8 <dhcp_option_long>:
  return options_out_len;
}

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 80204e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 80204ea:	1d07      	adds	r7, r0, #4
{
 80204ec:	4604      	mov	r4, r0
 80204ee:	460d      	mov	r5, r1
 80204f0:	4616      	mov	r6, r2
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 80204f2:	2f44      	cmp	r7, #68	; 0x44
 80204f4:	d80e      	bhi.n	8020514 <dhcp_option_long+0x2c>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 80204f6:	0e33      	lsrs	r3, r6, #24
 80204f8:	1c62      	adds	r2, r4, #1
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 80204fa:	0c31      	lsrs	r1, r6, #16
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 80204fc:	552b      	strb	r3, [r5, r4]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 80204fe:	b292      	uxth	r2, r2
 8020500:	1ca3      	adds	r3, r4, #2
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 8020502:	3403      	adds	r4, #3
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 8020504:	54a9      	strb	r1, [r5, r2]
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 8020506:	0a32      	lsrs	r2, r6, #8
 8020508:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 802050a:	b2a4      	uxth	r4, r4
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 802050c:	54ea      	strb	r2, [r5, r3]
  return options_out_len;
}
 802050e:	b2b8      	uxth	r0, r7
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 8020510:	552e      	strb	r6, [r5, r4]
}
 8020512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 8020514:	4b03      	ldr	r3, [pc, #12]	; (8020524 <dhcp_option_long+0x3c>)
 8020516:	f240 52b7 	movw	r2, #1463	; 0x5b7
 802051a:	4903      	ldr	r1, [pc, #12]	; (8020528 <dhcp_option_long+0x40>)
 802051c:	4803      	ldr	r0, [pc, #12]	; (802052c <dhcp_option_long+0x44>)
 802051e:	f004 ff69 	bl	80253f4 <iprintf>
 8020522:	e7e8      	b.n	80204f6 <dhcp_option_long+0xe>
 8020524:	08045330 	.word	0x08045330
 8020528:	08045368 	.word	0x08045368
 802052c:	0802a048 	.word	0x0802a048

08020530 <dhcp_check>:
{
 8020530:	b510      	push	{r4, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8020532:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (new_state != dhcp->state) {
 8020534:	7963      	ldrb	r3, [r4, #5]
 8020536:	2b08      	cmp	r3, #8
 8020538:	d004      	beq.n	8020544 <dhcp_check+0x14>
    dhcp->tries = 0;
 802053a:	2300      	movs	r3, #0
    dhcp->state = new_state;
 802053c:	2208      	movs	r2, #8
    dhcp->tries = 0;
 802053e:	71a3      	strb	r3, [r4, #6]
    dhcp->state = new_state;
 8020540:	7162      	strb	r2, [r4, #5]
    dhcp->request_timeout = 0;
 8020542:	8123      	strh	r3, [r4, #8]
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 8020544:	2200      	movs	r2, #0
 8020546:	f104 011c 	add.w	r1, r4, #28
 802054a:	f001 ffab 	bl	80224a4 <etharp_query>
  if (dhcp->tries < 255) {
 802054e:	79a3      	ldrb	r3, [r4, #6]
 8020550:	2bff      	cmp	r3, #255	; 0xff
 8020552:	d001      	beq.n	8020558 <dhcp_check+0x28>
    dhcp->tries++;
 8020554:	3301      	adds	r3, #1
 8020556:	71a3      	strb	r3, [r4, #6]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8020558:	2301      	movs	r3, #1
 802055a:	8123      	strh	r3, [r4, #8]
}
 802055c:	bd10      	pop	{r4, pc}
 802055e:	bf00      	nop

08020560 <dhcp_bind>:
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 8020560:	2800      	cmp	r0, #0
 8020562:	f000 808e 	beq.w	8020682 <dhcp_bind+0x122>
  dhcp = netif_dhcp_data(netif);
 8020566:	6a81      	ldr	r1, [r0, #40]	; 0x28
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 8020568:	2900      	cmp	r1, #0
 802056a:	f000 8091 	beq.w	8020690 <dhcp_bind+0x130>
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 802056e:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  dhcp->lease_used = 0;
 8020570:	2200      	movs	r2, #0
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 8020572:	f1b3 3fff 	cmp.w	r3, #4294967295
{
 8020576:	b500      	push	{lr}
  dhcp->lease_used = 0;
 8020578:	824a      	strh	r2, [r1, #18]
{
 802057a:	b083      	sub	sp, #12
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 802057c:	d00e      	beq.n	802059c <dhcp_bind+0x3c>
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 802057e:	331e      	adds	r3, #30
    if (timeout > 0xffff) {
 8020580:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 8020584:	d258      	bcs.n	8020638 <dhcp_bind+0xd8>
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8020586:	f1a2 3277 	sub.w	r2, r2, #2004318071	; 0x77777777
    if (dhcp->t0_timeout == 0) {
 802058a:	2b3b      	cmp	r3, #59	; 0x3b
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 802058c:	fba2 c203 	umull	ip, r2, r2, r3
    dhcp->t0_timeout = (u16_t)timeout;
 8020590:	f3c2 124f 	ubfx	r2, r2, #5, #16
    if (dhcp->t0_timeout == 0) {
 8020594:	f200 8083 	bhi.w	802069e <dhcp_bind+0x13e>
      dhcp->t0_timeout = 1;
 8020598:	2301      	movs	r3, #1
 802059a:	828b      	strh	r3, [r1, #20]
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 802059c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 802059e:	1c5a      	adds	r2, r3, #1
 80205a0:	d050      	beq.n	8020644 <dhcp_bind+0xe4>
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 80205a2:	331e      	adds	r3, #30
    if (timeout > 0xffff) {
 80205a4:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 80205a8:	d241      	bcs.n	802062e <dhcp_bind+0xce>
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 80205aa:	4a40      	ldr	r2, [pc, #256]	; (80206ac <dhcp_bind+0x14c>)
    if (dhcp->t1_timeout == 0) {
 80205ac:	2b3b      	cmp	r3, #59	; 0x3b
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 80205ae:	fba2 2c03 	umull	r2, ip, r2, r3
    dhcp->t1_timeout = (u16_t)timeout;
 80205b2:	f3cc 1c4f 	ubfx	ip, ip, #5, #16
    if (dhcp->t1_timeout == 0) {
 80205b6:	d874      	bhi.n	80206a2 <dhcp_bind+0x142>
      dhcp->t1_timeout = 1;
 80205b8:	2301      	movs	r3, #1
 80205ba:	469c      	mov	ip, r3
 80205bc:	814b      	strh	r3, [r1, #10]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 80205be:	6b0a      	ldr	r2, [r1, #48]	; 0x30
    dhcp->t1_renew_time = dhcp->t1_timeout;
 80205c0:	f8a1 c00e 	strh.w	ip, [r1, #14]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 80205c4:	1c53      	adds	r3, r2, #1
 80205c6:	d042      	beq.n	802064e <dhcp_bind+0xee>
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 80205c8:	321e      	adds	r2, #30
    if (timeout > 0xffff) {
 80205ca:	f5b2 1f70 	cmp.w	r2, #3932160	; 0x3c0000
 80205ce:	d24b      	bcs.n	8020668 <dhcp_bind+0x108>
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 80205d0:	4b36      	ldr	r3, [pc, #216]	; (80206ac <dhcp_bind+0x14c>)
    if (dhcp->t2_timeout == 0) {
 80205d2:	2a3b      	cmp	r2, #59	; 0x3b
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 80205d4:	fba3 e302 	umull	lr, r3, r3, r2
    dhcp->t2_timeout = (u16_t)timeout;
 80205d8:	f3c3 134f 	ubfx	r3, r3, #5, #16
    if (dhcp->t2_timeout == 0) {
 80205dc:	d864      	bhi.n	80206a8 <dhcp_bind+0x148>
      dhcp->t2_timeout = 1;
 80205de:	2201      	movs	r2, #1
 80205e0:	4613      	mov	r3, r2
 80205e2:	818a      	strh	r2, [r1, #12]
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 80205e4:	2201      	movs	r2, #1
 80205e6:	820b      	strh	r3, [r1, #16]
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 80205e8:	459c      	cmp	ip, r3
 80205ea:	d302      	bcc.n	80205f2 <dhcp_bind+0x92>
 80205ec:	b10a      	cbz	r2, 80205f2 <dhcp_bind+0x92>
    dhcp->t1_timeout = 0;
 80205ee:	2300      	movs	r3, #0
 80205f0:	814b      	strh	r3, [r1, #10]
  if (dhcp->subnet_mask_given) {
 80205f2:	79cb      	ldrb	r3, [r1, #7]
 80205f4:	2b00      	cmp	r3, #0
 80205f6:	d02f      	beq.n	8020658 <dhcp_bind+0xf8>
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 80205f8:	6a0b      	ldr	r3, [r1, #32]
 80205fa:	9300      	str	r3, [sp, #0]
  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 80205fc:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80205fe:	9301      	str	r3, [sp, #4]
  if (ip4_addr_isany_val(gw_addr)) {
 8020600:	b92b      	cbnz	r3, 802060e <dhcp_bind+0xae>
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 8020602:	69cb      	ldr	r3, [r1, #28]
 8020604:	9a00      	ldr	r2, [sp, #0]
 8020606:	4013      	ands	r3, r2
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 8020608:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 802060c:	9301      	str	r3, [sp, #4]
  if (new_state != dhcp->state) {
 802060e:	794b      	ldrb	r3, [r1, #5]
 8020610:	2b0a      	cmp	r3, #10
 8020612:	d004      	beq.n	802061e <dhcp_bind+0xbe>
    dhcp->tries = 0;
 8020614:	2300      	movs	r3, #0
    dhcp->state = new_state;
 8020616:	220a      	movs	r2, #10
    dhcp->tries = 0;
 8020618:	718b      	strb	r3, [r1, #6]
    dhcp->state = new_state;
 802061a:	714a      	strb	r2, [r1, #5]
    dhcp->request_timeout = 0;
 802061c:	810b      	strh	r3, [r1, #8]
  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 802061e:	ab01      	add	r3, sp, #4
 8020620:	466a      	mov	r2, sp
 8020622:	311c      	adds	r1, #28
 8020624:	f7fa f982 	bl	801a92c <netif_set_addr>
}
 8020628:	b003      	add	sp, #12
 802062a:	f85d fb04 	ldr.w	pc, [sp], #4
    dhcp->t1_timeout = (u16_t)timeout;
 802062e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8020632:	469c      	mov	ip, r3
 8020634:	814b      	strh	r3, [r1, #10]
    if (dhcp->t1_timeout == 0) {
 8020636:	e7c2      	b.n	80205be <dhcp_bind+0x5e>
    dhcp->t0_timeout = (u16_t)timeout;
 8020638:	f64f 73ff 	movw	r3, #65535	; 0xffff
 802063c:	828b      	strh	r3, [r1, #20]
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 802063e:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8020640:	1c5a      	adds	r2, r3, #1
 8020642:	d1ae      	bne.n	80205a2 <dhcp_bind+0x42>
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 8020644:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 8020646:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 802064a:	1c53      	adds	r3, r2, #1
 802064c:	d1bc      	bne.n	80205c8 <dhcp_bind+0x68>
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 802064e:	898b      	ldrh	r3, [r1, #12]
 8020650:	1e1a      	subs	r2, r3, #0
 8020652:	bf18      	it	ne
 8020654:	2201      	movne	r2, #1
 8020656:	e7c7      	b.n	80205e8 <dhcp_bind+0x88>
    if (first_octet <= 127) {
 8020658:	f991 301c 	ldrsb.w	r3, [r1, #28]
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 802065c:	7f0a      	ldrb	r2, [r1, #28]
    if (first_octet <= 127) {
 802065e:	2b00      	cmp	r3, #0
 8020660:	db07      	blt.n	8020672 <dhcp_bind+0x112>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 8020662:	23ff      	movs	r3, #255	; 0xff
 8020664:	9300      	str	r3, [sp, #0]
 8020666:	e7c9      	b.n	80205fc <dhcp_bind+0x9c>
    dhcp->t2_timeout = (u16_t)timeout;
 8020668:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802066c:	4613      	mov	r3, r2
 802066e:	818a      	strh	r2, [r1, #12]
    if (dhcp->t2_timeout == 0) {
 8020670:	e7b8      	b.n	80205e4 <dhcp_bind+0x84>
    } else if (first_octet >= 192) {
 8020672:	2abf      	cmp	r2, #191	; 0xbf
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 8020674:	bf8c      	ite	hi
 8020676:	f06f 437f 	mvnhi.w	r3, #4278190080	; 0xff000000
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 802067a:	f64f 73ff 	movwls	r3, #65535	; 0xffff
 802067e:	9300      	str	r3, [sp, #0]
 8020680:	e7bc      	b.n	80205fc <dhcp_bind+0x9c>
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 8020682:	4b0b      	ldr	r3, [pc, #44]	; (80206b0 <dhcp_bind+0x150>)
 8020684:	f240 4215 	movw	r2, #1045	; 0x415
 8020688:	490a      	ldr	r1, [pc, #40]	; (80206b4 <dhcp_bind+0x154>)
 802068a:	480b      	ldr	r0, [pc, #44]	; (80206b8 <dhcp_bind+0x158>)
 802068c:	f004 beb2 	b.w	80253f4 <iprintf>
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 8020690:	4b07      	ldr	r3, [pc, #28]	; (80206b0 <dhcp_bind+0x150>)
 8020692:	f240 4217 	movw	r2, #1047	; 0x417
 8020696:	4909      	ldr	r1, [pc, #36]	; (80206bc <dhcp_bind+0x15c>)
 8020698:	4807      	ldr	r0, [pc, #28]	; (80206b8 <dhcp_bind+0x158>)
 802069a:	f004 beab 	b.w	80253f4 <iprintf>
    dhcp->t0_timeout = (u16_t)timeout;
 802069e:	828a      	strh	r2, [r1, #20]
 80206a0:	e77c      	b.n	802059c <dhcp_bind+0x3c>
    dhcp->t1_timeout = (u16_t)timeout;
 80206a2:	f8a1 c00a 	strh.w	ip, [r1, #10]
 80206a6:	e78a      	b.n	80205be <dhcp_bind+0x5e>
    dhcp->t2_timeout = (u16_t)timeout;
 80206a8:	818b      	strh	r3, [r1, #12]
 80206aa:	e79b      	b.n	80205e4 <dhcp_bind+0x84>
 80206ac:	88888889 	.word	0x88888889
 80206b0:	08045330 	.word	0x08045330
 80206b4:	080453a4 	.word	0x080453a4
 80206b8:	0802a048 	.word	0x0802a048
 80206bc:	080453c0 	.word	0x080453c0

080206c0 <dhcp_inc_pcb_refcount>:
{
 80206c0:	b538      	push	{r3, r4, r5, lr}
  if (dhcp_pcb_refcount == 0) {
 80206c2:	4c15      	ldr	r4, [pc, #84]	; (8020718 <dhcp_inc_pcb_refcount+0x58>)
 80206c4:	7823      	ldrb	r3, [r4, #0]
 80206c6:	b9fb      	cbnz	r3, 8020708 <dhcp_inc_pcb_refcount+0x48>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 80206c8:	4d14      	ldr	r5, [pc, #80]	; (802071c <dhcp_inc_pcb_refcount+0x5c>)
 80206ca:	682b      	ldr	r3, [r5, #0]
 80206cc:	b12b      	cbz	r3, 80206da <dhcp_inc_pcb_refcount+0x1a>
 80206ce:	4b14      	ldr	r3, [pc, #80]	; (8020720 <dhcp_inc_pcb_refcount+0x60>)
 80206d0:	22e5      	movs	r2, #229	; 0xe5
 80206d2:	4914      	ldr	r1, [pc, #80]	; (8020724 <dhcp_inc_pcb_refcount+0x64>)
 80206d4:	4814      	ldr	r0, [pc, #80]	; (8020728 <dhcp_inc_pcb_refcount+0x68>)
 80206d6:	f004 fe8d 	bl	80253f4 <iprintf>
    dhcp_pcb = udp_new();
 80206da:	f7ff fec1 	bl	8020460 <udp_new>
 80206de:	6028      	str	r0, [r5, #0]
    if (dhcp_pcb == NULL) {
 80206e0:	b1b0      	cbz	r0, 8020710 <dhcp_inc_pcb_refcount+0x50>
    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 80206e2:	7a42      	ldrb	r2, [r0, #9]
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 80206e4:	4911      	ldr	r1, [pc, #68]	; (802072c <dhcp_inc_pcb_refcount+0x6c>)
    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 80206e6:	f042 0220 	orr.w	r2, r2, #32
 80206ea:	7242      	strb	r2, [r0, #9]
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 80206ec:	2244      	movs	r2, #68	; 0x44
 80206ee:	f7ff fc67 	bl	801ffc0 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 80206f2:	2243      	movs	r2, #67	; 0x43
 80206f4:	490d      	ldr	r1, [pc, #52]	; (802072c <dhcp_inc_pcb_refcount+0x6c>)
 80206f6:	6828      	ldr	r0, [r5, #0]
 80206f8:	f7ff fe30 	bl	802035c <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 80206fc:	2200      	movs	r2, #0
 80206fe:	490c      	ldr	r1, [pc, #48]	; (8020730 <dhcp_inc_pcb_refcount+0x70>)
 8020700:	6828      	ldr	r0, [r5, #0]
 8020702:	f7ff fe71 	bl	80203e8 <udp_recv>
  dhcp_pcb_refcount++;
 8020706:	7823      	ldrb	r3, [r4, #0]
 8020708:	3301      	adds	r3, #1
  return ERR_OK;
 802070a:	2000      	movs	r0, #0
  dhcp_pcb_refcount++;
 802070c:	7023      	strb	r3, [r4, #0]
}
 802070e:	bd38      	pop	{r3, r4, r5, pc}
      return ERR_MEM;
 8020710:	f04f 30ff 	mov.w	r0, #4294967295
}
 8020714:	bd38      	pop	{r3, r4, r5, pc}
 8020716:	bf00      	nop
 8020718:	2002e134 	.word	0x2002e134
 802071c:	2002e130 	.word	0x2002e130
 8020720:	08045330 	.word	0x08045330
 8020724:	080453d8 	.word	0x080453d8
 8020728:	0802a048 	.word	0x0802a048
 802072c:	080459e4 	.word	0x080459e4
 8020730:	08020fd9 	.word	0x08020fd9

08020734 <dhcp_dec_pcb_refcount>:
{
 8020734:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 8020736:	4d0b      	ldr	r5, [pc, #44]	; (8020764 <dhcp_dec_pcb_refcount+0x30>)
 8020738:	782c      	ldrb	r4, [r5, #0]
 802073a:	b154      	cbz	r4, 8020752 <dhcp_dec_pcb_refcount+0x1e>
  dhcp_pcb_refcount--;
 802073c:	3c01      	subs	r4, #1
 802073e:	b2e4      	uxtb	r4, r4
 8020740:	702c      	strb	r4, [r5, #0]
  if (dhcp_pcb_refcount == 0) {
 8020742:	b104      	cbz	r4, 8020746 <dhcp_dec_pcb_refcount+0x12>
}
 8020744:	bd38      	pop	{r3, r4, r5, pc}
    udp_remove(dhcp_pcb);
 8020746:	4d08      	ldr	r5, [pc, #32]	; (8020768 <dhcp_dec_pcb_refcount+0x34>)
 8020748:	6828      	ldr	r0, [r5, #0]
 802074a:	f7ff fe5f 	bl	802040c <udp_remove>
    dhcp_pcb = NULL;
 802074e:	602c      	str	r4, [r5, #0]
}
 8020750:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 8020752:	4b06      	ldr	r3, [pc, #24]	; (802076c <dhcp_dec_pcb_refcount+0x38>)
 8020754:	22ff      	movs	r2, #255	; 0xff
 8020756:	4906      	ldr	r1, [pc, #24]	; (8020770 <dhcp_dec_pcb_refcount+0x3c>)
 8020758:	4806      	ldr	r0, [pc, #24]	; (8020774 <dhcp_dec_pcb_refcount+0x40>)
 802075a:	f004 fe4b 	bl	80253f4 <iprintf>
  dhcp_pcb_refcount--;
 802075e:	782c      	ldrb	r4, [r5, #0]
 8020760:	e7ec      	b.n	802073c <dhcp_dec_pcb_refcount+0x8>
 8020762:	bf00      	nop
 8020764:	2002e134 	.word	0x2002e134
 8020768:	2002e130 	.word	0x2002e130
 802076c:	08045330 	.word	0x08045330
 8020770:	08045400 	.word	0x08045400
 8020774:	0802a048 	.word	0x0802a048

08020778 <dhcp_handle_ack.isra.0>:
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
 8020778:	b530      	push	{r4, r5, lr}
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 802077a:	4d29      	ldr	r5, [pc, #164]	; (8020820 <dhcp_handle_ack.isra.0+0xa8>)
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 802077c:	2300      	movs	r3, #0
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
 802077e:	b083      	sub	sp, #12
 8020780:	4604      	mov	r4, r0
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 8020782:	78ea      	ldrb	r2, [r5, #3]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 8020784:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 8020788:	b112      	cbz	r2, 8020790 <dhcp_handle_ack.isra.0+0x18>
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 802078a:	4b26      	ldr	r3, [pc, #152]	; (8020824 <dhcp_handle_ack.isra.0+0xac>)
 802078c:	68db      	ldr	r3, [r3, #12]
 802078e:	6283      	str	r3, [r0, #40]	; 0x28
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 8020790:	792b      	ldrb	r3, [r5, #4]
 8020792:	2b00      	cmp	r3, #0
 8020794:	d041      	beq.n	802081a <dhcp_handle_ack.isra.0+0xa2>
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 8020796:	4b23      	ldr	r3, [pc, #140]	; (8020824 <dhcp_handle_ack.isra.0+0xac>)
 8020798:	691b      	ldr	r3, [r3, #16]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 802079a:	796a      	ldrb	r2, [r5, #5]
 802079c:	62e3      	str	r3, [r4, #44]	; 0x2c
 802079e:	b312      	cbz	r2, 80207e6 <dhcp_handle_ack.isra.0+0x6e>
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 80207a0:	4b20      	ldr	r3, [pc, #128]	; (8020824 <dhcp_handle_ack.isra.0+0xac>)
 80207a2:	695b      	ldr	r3, [r3, #20]
 80207a4:	6323      	str	r3, [r4, #48]	; 0x30
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 80207a6:	79ab      	ldrb	r3, [r5, #6]
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 80207a8:	690a      	ldr	r2, [r1, #16]
 80207aa:	61e2      	str	r2, [r4, #28]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 80207ac:	bb2b      	cbnz	r3, 80207fa <dhcp_handle_ack.isra.0+0x82>
    dhcp->subnet_mask_given = 0;
 80207ae:	71e3      	strb	r3, [r4, #7]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 80207b0:	79eb      	ldrb	r3, [r5, #7]
 80207b2:	2b00      	cmp	r3, #0
 80207b4:	d12b      	bne.n	802080e <dhcp_handle_ack.isra.0+0x96>
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 80207b6:	7a2b      	ldrb	r3, [r5, #8]
 80207b8:	b19b      	cbz	r3, 80207e2 <dhcp_handle_ack.isra.0+0x6a>
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 80207ba:	4c1a      	ldr	r4, [pc, #104]	; (8020824 <dhcp_handle_ack.isra.0+0xac>)
 80207bc:	6a20      	ldr	r0, [r4, #32]
 80207be:	f7f8 fd17 	bl	80191f0 <lwip_htonl>
    dns_setserver(n, &dns_addr);
 80207c2:	a901      	add	r1, sp, #4
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 80207c4:	9001      	str	r0, [sp, #4]
    dns_setserver(n, &dns_addr);
 80207c6:	2000      	movs	r0, #0
 80207c8:	f7f9 f8b8 	bl	801993c <dns_setserver>
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 80207cc:	7a6b      	ldrb	r3, [r5, #9]
 80207ce:	b143      	cbz	r3, 80207e2 <dhcp_handle_ack.isra.0+0x6a>
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 80207d0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80207d2:	f7f8 fd0d 	bl	80191f0 <lwip_htonl>
 80207d6:	4603      	mov	r3, r0
    dns_setserver(n, &dns_addr);
 80207d8:	a901      	add	r1, sp, #4
 80207da:	2001      	movs	r0, #1
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 80207dc:	9301      	str	r3, [sp, #4]
    dns_setserver(n, &dns_addr);
 80207de:	f7f9 f8ad 	bl	801993c <dns_setserver>
}
 80207e2:	b003      	add	sp, #12
 80207e4:	bd30      	pop	{r4, r5, pc}
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 80207e6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80207e8:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80207ec:	08db      	lsrs	r3, r3, #3
 80207ee:	6323      	str	r3, [r4, #48]	; 0x30
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 80207f0:	79ab      	ldrb	r3, [r5, #6]
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 80207f2:	690a      	ldr	r2, [r1, #16]
 80207f4:	61e2      	str	r2, [r4, #28]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 80207f6:	2b00      	cmp	r3, #0
 80207f8:	d0d9      	beq.n	80207ae <dhcp_handle_ack.isra.0+0x36>
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 80207fa:	4b0a      	ldr	r3, [pc, #40]	; (8020824 <dhcp_handle_ack.isra.0+0xac>)
 80207fc:	6998      	ldr	r0, [r3, #24]
 80207fe:	f7f8 fcf7 	bl	80191f0 <lwip_htonl>
    dhcp->subnet_mask_given = 1;
 8020802:	2301      	movs	r3, #1
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 8020804:	6220      	str	r0, [r4, #32]
    dhcp->subnet_mask_given = 1;
 8020806:	71e3      	strb	r3, [r4, #7]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 8020808:	79eb      	ldrb	r3, [r5, #7]
 802080a:	2b00      	cmp	r3, #0
 802080c:	d0d3      	beq.n	80207b6 <dhcp_handle_ack.isra.0+0x3e>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 802080e:	4b05      	ldr	r3, [pc, #20]	; (8020824 <dhcp_handle_ack.isra.0+0xac>)
 8020810:	69d8      	ldr	r0, [r3, #28]
 8020812:	f7f8 fced 	bl	80191f0 <lwip_htonl>
 8020816:	6260      	str	r0, [r4, #36]	; 0x24
 8020818:	e7cd      	b.n	80207b6 <dhcp_handle_ack.isra.0+0x3e>
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 802081a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 802081c:	085b      	lsrs	r3, r3, #1
 802081e:	e7bc      	b.n	802079a <dhcp_handle_ack.isra.0+0x22>
 8020820:	2002e138 	.word	0x2002e138
 8020824:	2002e144 	.word	0x2002e144

08020828 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 8020828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 802082c:	4681      	mov	r9, r0
 802082e:	2800      	cmp	r0, #0
 8020830:	f000 8097 	beq.w	8020962 <dhcp_create_msg+0x13a>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 8020834:	460c      	mov	r4, r1
 8020836:	2900      	cmp	r1, #0
 8020838:	f000 808a 	beq.w	8020950 <dhcp_create_msg+0x128>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 802083c:	4616      	mov	r6, r2
 802083e:	f44f 719a 	mov.w	r1, #308	; 0x134
 8020842:	f44f 7220 	mov.w	r2, #640	; 0x280
 8020846:	2036      	movs	r0, #54	; 0x36
 8020848:	461f      	mov	r7, r3
 802084a:	f7fa fb37 	bl	801aebc <pbuf_alloc>
  if (p_out == NULL) {
 802084e:	4605      	mov	r5, r0
 8020850:	2800      	cmp	r0, #0
 8020852:	d049      	beq.n	80208e8 <dhcp_create_msg+0xc0>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 8020854:	8943      	ldrh	r3, [r0, #10]
 8020856:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 802085a:	d371      	bcc.n	8020940 <dhcp_create_msg+0x118>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 802085c:	2e03      	cmp	r6, #3
 802085e:	d051      	beq.n	8020904 <dhcp_create_msg+0xdc>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 8020860:	79a3      	ldrb	r3, [r4, #6]
 8020862:	2b00      	cmp	r3, #0
 8020864:	d043      	beq.n	80208ee <dhcp_create_msg+0xc6>
      xid = LWIP_RAND();
#else /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
      xid++;
#endif /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
    }
    dhcp->xid = xid;
 8020866:	4b43      	ldr	r3, [pc, #268]	; (8020974 <dhcp_create_msg+0x14c>)
 8020868:	6818      	ldr	r0, [r3, #0]
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 802086a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 802086e:	f44f 729a 	mov.w	r2, #308	; 0x134
 8020872:	2100      	movs	r1, #0
    dhcp->xid = xid;
 8020874:	6020      	str	r0, [r4, #0]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 8020876:	4640      	mov	r0, r8
 8020878:	f003 fe1e 	bl	80244b8 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 802087c:	2301      	movs	r3, #1
 802087e:	f888 3000 	strb.w	r3, [r8]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 8020882:	f888 3001 	strb.w	r3, [r8, #1]
  msg_out->hlen = netif->hwaddr_len;
 8020886:	f899 3034 	ldrb.w	r3, [r9, #52]	; 0x34
 802088a:	f888 3002 	strb.w	r3, [r8, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 802088e:	6820      	ldr	r0, [r4, #0]
 8020890:	f7f8 fcae 	bl	80191f0 <lwip_htonl>
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 8020894:	2e04      	cmp	r6, #4
  msg_out->xid = lwip_htonl(dhcp->xid);
 8020896:	f8c8 0004 	str.w	r0, [r8, #4]
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 802089a:	d12d      	bne.n	80208f8 <dhcp_create_msg+0xd0>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 802089c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80208a0:	f8c8 300c 	str.w	r3, [r8, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 80208a4:	f109 012e 	add.w	r1, r9, #46	; 0x2e
 80208a8:	f109 0434 	add.w	r4, r9, #52	; 0x34
 80208ac:	f108 0c1c 	add.w	ip, r8, #28
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 80208b0:	f811 eb01 	ldrb.w	lr, [r1], #1
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 80208b4:	428c      	cmp	r4, r1
    msg_out->chaddr[i] = netif->hwaddr[i];
 80208b6:	f80c eb01 	strb.w	lr, [ip], #1
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 80208ba:	d1f9      	bne.n	80208b0 <dhcp_create_msg+0x88>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 80208bc:	2363      	movs	r3, #99	; 0x63
 80208be:	f06f 027d 	mvn.w	r2, #125	; 0x7d
  options[options_out_len++] = value;
 80208c2:	f888 60f2 	strb.w	r6, [r8, #242]	; 0xf2
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 80208c6:	f888 30ec 	strb.w	r3, [r8, #236]	; 0xec
 80208ca:	f888 30ef 	strb.w	r3, [r8, #239]	; 0xef
  options[options_out_len++] = option_type;
 80208ce:	2335      	movs	r3, #53	; 0x35
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 80208d0:	f888 20ed 	strb.w	r2, [r8, #237]	; 0xed
 80208d4:	2253      	movs	r2, #83	; 0x53
  options[options_out_len++] = option_type;
 80208d6:	f888 30f0 	strb.w	r3, [r8, #240]	; 0xf0
  options[options_out_len++] = option_len;
 80208da:	2301      	movs	r3, #1
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 80208dc:	f888 20ee 	strb.w	r2, [r8, #238]	; 0xee
  options[options_out_len++] = option_len;
 80208e0:	f888 30f1 	strb.w	r3, [r8, #241]	; 0xf1
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
  if (options_out_len) {
    *options_out_len = options_out_len_loc;
 80208e4:	2303      	movs	r3, #3
 80208e6:	803b      	strh	r3, [r7, #0]
  }
  return p_out;
}
 80208e8:	4628      	mov	r0, r5
 80208ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      xid = LWIP_RAND();
 80208ee:	f004 fe25 	bl	802553c <rand>
 80208f2:	4b20      	ldr	r3, [pc, #128]	; (8020974 <dhcp_create_msg+0x14c>)
 80208f4:	6018      	str	r0, [r3, #0]
 80208f6:	e7b8      	b.n	802086a <dhcp_create_msg+0x42>
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 80208f8:	1ff3      	subs	r3, r6, #7
 80208fa:	2b01      	cmp	r3, #1
 80208fc:	d9ce      	bls.n	802089c <dhcp_create_msg+0x74>
 80208fe:	2e03      	cmp	r6, #3
 8020900:	d1d0      	bne.n	80208a4 <dhcp_create_msg+0x7c>
 8020902:	e018      	b.n	8020936 <dhcp_create_msg+0x10e>
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 8020904:	7963      	ldrb	r3, [r4, #5]
 8020906:	2b03      	cmp	r3, #3
 8020908:	d0aa      	beq.n	8020860 <dhcp_create_msg+0x38>
  msg_out = (struct dhcp_msg *)p_out->payload;
 802090a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 802090e:	f44f 729a 	mov.w	r2, #308	; 0x134
 8020912:	2100      	movs	r1, #0
 8020914:	4640      	mov	r0, r8
 8020916:	f003 fdcf 	bl	80244b8 <memset>
  msg_out->op = DHCP_BOOTREQUEST;
 802091a:	2301      	movs	r3, #1
 802091c:	f888 3000 	strb.w	r3, [r8]
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 8020920:	f888 3001 	strb.w	r3, [r8, #1]
  msg_out->hlen = netif->hwaddr_len;
 8020924:	f899 3034 	ldrb.w	r3, [r9, #52]	; 0x34
 8020928:	f888 3002 	strb.w	r3, [r8, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 802092c:	6820      	ldr	r0, [r4, #0]
 802092e:	f7f8 fc5f 	bl	80191f0 <lwip_htonl>
 8020932:	f8c8 0004 	str.w	r0, [r8, #4]
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 8020936:	7963      	ldrb	r3, [r4, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 8020938:	3b04      	subs	r3, #4
 802093a:	2b01      	cmp	r3, #1
 802093c:	d8b2      	bhi.n	80208a4 <dhcp_create_msg+0x7c>
 802093e:	e7ad      	b.n	802089c <dhcp_create_msg+0x74>
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 8020940:	4b0d      	ldr	r3, [pc, #52]	; (8020978 <dhcp_create_msg+0x150>)
 8020942:	f240 7271 	movw	r2, #1905	; 0x771
 8020946:	490d      	ldr	r1, [pc, #52]	; (802097c <dhcp_create_msg+0x154>)
 8020948:	480d      	ldr	r0, [pc, #52]	; (8020980 <dhcp_create_msg+0x158>)
 802094a:	f004 fd53 	bl	80253f4 <iprintf>
 802094e:	e785      	b.n	802085c <dhcp_create_msg+0x34>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 8020950:	4b09      	ldr	r3, [pc, #36]	; (8020978 <dhcp_create_msg+0x150>)
 8020952:	f240 726a 	movw	r2, #1898	; 0x76a
 8020956:	490b      	ldr	r1, [pc, #44]	; (8020984 <dhcp_create_msg+0x15c>)
 8020958:	4625      	mov	r5, r4
 802095a:	4809      	ldr	r0, [pc, #36]	; (8020980 <dhcp_create_msg+0x158>)
 802095c:	f004 fd4a 	bl	80253f4 <iprintf>
 8020960:	e7c2      	b.n	80208e8 <dhcp_create_msg+0xc0>
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 8020962:	4b05      	ldr	r3, [pc, #20]	; (8020978 <dhcp_create_msg+0x150>)
 8020964:	f240 7269 	movw	r2, #1897	; 0x769
 8020968:	4907      	ldr	r1, [pc, #28]	; (8020988 <dhcp_create_msg+0x160>)
 802096a:	464d      	mov	r5, r9
 802096c:	4804      	ldr	r0, [pc, #16]	; (8020980 <dhcp_create_msg+0x158>)
 802096e:	f004 fd41 	bl	80253f4 <iprintf>
 8020972:	e7b9      	b.n	80208e8 <dhcp_create_msg+0xc0>
 8020974:	2002e16c 	.word	0x2002e16c
 8020978:	08045330 	.word	0x08045330
 802097c:	08045464 	.word	0x08045464
 8020980:	0802a048 	.word	0x0802a048
 8020984:	08045444 	.word	0x08045444
 8020988:	08045424 	.word	0x08045424

0802098c <dhcp_reboot.isra.0>:
dhcp_reboot(struct netif *netif)
 802098c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8020990:	f8d0 a028 	ldr.w	sl, [r0, #40]	; 0x28
dhcp_reboot(struct netif *netif)
 8020994:	b087      	sub	sp, #28
 8020996:	4681      	mov	r9, r0
  if (new_state != dhcp->state) {
 8020998:	f89a 3005 	ldrb.w	r3, [sl, #5]
 802099c:	2b03      	cmp	r3, #3
 802099e:	d007      	beq.n	80209b0 <dhcp_reboot.isra.0+0x24>
    dhcp->tries = 0;
 80209a0:	2300      	movs	r3, #0
    dhcp->state = new_state;
 80209a2:	2203      	movs	r2, #3
    dhcp->tries = 0;
 80209a4:	f88a 3006 	strb.w	r3, [sl, #6]
    dhcp->state = new_state;
 80209a8:	f88a 2005 	strb.w	r2, [sl, #5]
    dhcp->request_timeout = 0;
 80209ac:	f8aa 3008 	strh.w	r3, [sl, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 80209b0:	f10d 0316 	add.w	r3, sp, #22
 80209b4:	2203      	movs	r2, #3
 80209b6:	4651      	mov	r1, sl
 80209b8:	4648      	mov	r0, r9
 80209ba:	f7ff ff35 	bl	8020828 <dhcp_create_msg>
  if (p_out != NULL) {
 80209be:	4607      	mov	r7, r0
 80209c0:	2800      	cmp	r0, #0
 80209c2:	f000 808d 	beq.w	8020ae0 <dhcp_reboot.isra.0+0x154>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 80209c6:	f8bd 4016 	ldrh.w	r4, [sp, #22]
 80209ca:	6846      	ldr	r6, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 80209cc:	f104 0804 	add.w	r8, r4, #4
 80209d0:	1ca5      	adds	r5, r4, #2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 80209d2:	36f0      	adds	r6, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 80209d4:	f1b8 0f44 	cmp.w	r8, #68	; 0x44
 80209d8:	f200 80a3 	bhi.w	8020b22 <dhcp_reboot.isra.0+0x196>
  options[options_out_len++] = option_type;
 80209dc:	2239      	movs	r2, #57	; 0x39
 80209de:	1c63      	adds	r3, r4, #1
 80209e0:	fa1f fb85 	uxth.w	fp, r5
 80209e4:	5532      	strb	r2, [r6, r4]
  options[options_out_len++] = option_len;
 80209e6:	b29b      	uxth	r3, r3
 80209e8:	2202      	movs	r2, #2
 80209ea:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 80209ec:	eb0b 0302 	add.w	r3, fp, r2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 80209f0:	f8ad 5016 	strh.w	r5, [sp, #22]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 80209f4:	2b44      	cmp	r3, #68	; 0x44
 80209f6:	f200 80ac 	bhi.w	8020b52 <dhcp_reboot.isra.0+0x1c6>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 80209fa:	2202      	movs	r2, #2
 80209fc:	1ce3      	adds	r3, r4, #3
 80209fe:	fa1f f588 	uxth.w	r5, r8
 8020a02:	f806 200b 	strb.w	r2, [r6, fp]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8020a06:	b29b      	uxth	r3, r3
 8020a08:	2240      	movs	r2, #64	; 0x40
 8020a0a:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020a0c:	1dab      	adds	r3, r5, #6
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 8020a0e:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020a12:	2b44      	cmp	r3, #68	; 0x44
 8020a14:	f200 8095 	bhi.w	8020b42 <dhcp_reboot.isra.0+0x1b6>
  options[options_out_len++] = option_type;
 8020a18:	1d63      	adds	r3, r4, #5
 8020a1a:	2232      	movs	r2, #50	; 0x32
  options[options_out_len++] = option_len;
 8020a1c:	3406      	adds	r4, #6
  options[options_out_len++] = option_type;
 8020a1e:	5572      	strb	r2, [r6, r5]
  options[options_out_len++] = option_len;
 8020a20:	b29b      	uxth	r3, r3
 8020a22:	2204      	movs	r2, #4
 8020a24:	b2a4      	uxth	r4, r4
 8020a26:	54f2      	strb	r2, [r6, r3]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8020a28:	f8da 001c 	ldr.w	r0, [sl, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8020a2c:	f8ad 4016 	strh.w	r4, [sp, #22]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8020a30:	f7f8 fbde 	bl	80191f0 <lwip_htonl>
 8020a34:	4631      	mov	r1, r6
 8020a36:	4602      	mov	r2, r0
 8020a38:	4620      	mov	r0, r4
 8020a3a:	f7ff fd55 	bl	80204e8 <dhcp_option_long>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020a3e:	1d83      	adds	r3, r0, #6
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8020a40:	4605      	mov	r5, r0
 8020a42:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020a46:	2b44      	cmp	r3, #68	; 0x44
 8020a48:	9303      	str	r3, [sp, #12]
 8020a4a:	d872      	bhi.n	8020b32 <dhcp_reboot.isra.0+0x1a6>
  options[options_out_len++] = option_len;
 8020a4c:	1cac      	adds	r4, r5, #2
  options[options_out_len++] = option_type;
 8020a4e:	2237      	movs	r2, #55	; 0x37
 8020a50:	1c6b      	adds	r3, r5, #1
 8020a52:	f8df 8134 	ldr.w	r8, [pc, #308]	; 8020b88 <dhcp_reboot.isra.0+0x1fc>
  options[options_out_len++] = option_len;
 8020a56:	b2a4      	uxth	r4, r4
  options[options_out_len++] = option_type;
 8020a58:	5572      	strb	r2, [r6, r5]
  options[options_out_len++] = option_len;
 8020a5a:	b29b      	uxth	r3, r3
 8020a5c:	2204      	movs	r2, #4
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8020a5e:	2c43      	cmp	r4, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8020a60:	f04f 0b01 	mov.w	fp, #1
  options[options_out_len++] = option_len;
 8020a64:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8020a66:	493f      	ldr	r1, [pc, #252]	; (8020b64 <dhcp_reboot.isra.0+0x1d8>)
 8020a68:	4b3f      	ldr	r3, [pc, #252]	; (8020b68 <dhcp_reboot.isra.0+0x1dc>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8020a6a:	f8ad 4016 	strh.w	r4, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8020a6e:	d80c      	bhi.n	8020a8a <dhcp_reboot.isra.0+0xfe>
  options[options_out_len++] = value;
 8020a70:	1c62      	adds	r2, r4, #1
 8020a72:	f806 b004 	strb.w	fp, [r6, r4]
 8020a76:	b294      	uxth	r4, r2
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8020a78:	4a3c      	ldr	r2, [pc, #240]	; (8020b6c <dhcp_reboot.isra.0+0x1e0>)
 8020a7a:	4590      	cmp	r8, r2
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8020a7c:	f8ad 4016 	strh.w	r4, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8020a80:	d00b      	beq.n	8020a9a <dhcp_reboot.isra.0+0x10e>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8020a82:	2c43      	cmp	r4, #67	; 0x43
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8020a84:	f818 bb01 	ldrb.w	fp, [r8], #1
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8020a88:	d9f2      	bls.n	8020a70 <dhcp_reboot.isra.0+0xe4>
 8020a8a:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8020a8e:	4838      	ldr	r0, [pc, #224]	; (8020b70 <dhcp_reboot.isra.0+0x1e4>)
 8020a90:	f004 fcb0 	bl	80253f4 <iprintf>
 8020a94:	4b34      	ldr	r3, [pc, #208]	; (8020b68 <dhcp_reboot.isra.0+0x1dc>)
 8020a96:	4933      	ldr	r1, [pc, #204]	; (8020b64 <dhcp_reboot.isra.0+0x1d8>)
 8020a98:	e7ea      	b.n	8020a70 <dhcp_reboot.isra.0+0xe4>
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
  options[options_out_len++] = DHCP_OPTION_END;
 8020a9a:	1de8      	adds	r0, r5, #7
 8020a9c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8020aa0:	22ff      	movs	r2, #255	; 0xff
 8020aa2:	b280      	uxth	r0, r0
 8020aa4:	54f2      	strb	r2, [r6, r3]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8020aa6:	2843      	cmp	r0, #67	; 0x43
 8020aa8:	d808      	bhi.n	8020abc <dhcp_reboot.isra.0+0x130>
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 8020aaa:	f1c5 053c 	rsb	r5, r5, #60	; 0x3c
 8020aae:	4430      	add	r0, r6
 8020ab0:	2100      	movs	r1, #0
 8020ab2:	b2ad      	uxth	r5, r5
 8020ab4:	1c6a      	adds	r2, r5, #1
 8020ab6:	f003 fcff 	bl	80244b8 <memset>
 8020aba:	2044      	movs	r0, #68	; 0x44
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8020abc:	f100 01f0 	add.w	r1, r0, #240	; 0xf0
 8020ac0:	4638      	mov	r0, r7
 8020ac2:	b289      	uxth	r1, r1
 8020ac4:	f7fa fab4 	bl	801b030 <pbuf_realloc>
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8020ac8:	482a      	ldr	r0, [pc, #168]	; (8020b74 <dhcp_reboot.isra.0+0x1e8>)
 8020aca:	2343      	movs	r3, #67	; 0x43
 8020acc:	4a2a      	ldr	r2, [pc, #168]	; (8020b78 <dhcp_reboot.isra.0+0x1ec>)
 8020ace:	6800      	ldr	r0, [r0, #0]
 8020ad0:	4639      	mov	r1, r7
 8020ad2:	f8cd 9000 	str.w	r9, [sp]
 8020ad6:	f7ff fba5 	bl	8020224 <udp_sendto_if>
    pbuf_free(p_out);
 8020ada:	4638      	mov	r0, r7
 8020adc:	f7fa fbc0 	bl	801b260 <pbuf_free>
  if (dhcp->tries < 255) {
 8020ae0:	f89a 3006 	ldrb.w	r3, [sl, #6]
 8020ae4:	2bff      	cmp	r3, #255	; 0xff
 8020ae6:	d016      	beq.n	8020b16 <dhcp_reboot.isra.0+0x18a>
    dhcp->tries++;
 8020ae8:	3301      	adds	r3, #1
 8020aea:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8020aec:	2b09      	cmp	r3, #9
    dhcp->tries++;
 8020aee:	f88a 3006 	strb.w	r3, [sl, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8020af2:	d810      	bhi.n	8020b16 <dhcp_reboot.isra.0+0x18a>
 8020af4:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8020af8:	4a20      	ldr	r2, [pc, #128]	; (8020b7c <dhcp_reboot.isra.0+0x1f0>)
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8020afa:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8020afe:	00db      	lsls	r3, r3, #3
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8020b00:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8020b04:	b29b      	uxth	r3, r3
 8020b06:	fba2 2303 	umull	r2, r3, r2, r3
 8020b0a:	095b      	lsrs	r3, r3, #5
 8020b0c:	f8aa 3008 	strh.w	r3, [sl, #8]
}
 8020b10:	b007      	add	sp, #28
 8020b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    options[options_out_len++] = 0;
 8020b16:	2314      	movs	r3, #20
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8020b18:	f8aa 3008 	strh.w	r3, [sl, #8]
}
 8020b1c:	b007      	add	sp, #28
 8020b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020b22:	4b11      	ldr	r3, [pc, #68]	; (8020b68 <dhcp_reboot.isra.0+0x1dc>)
 8020b24:	f240 529a 	movw	r2, #1434	; 0x59a
 8020b28:	4915      	ldr	r1, [pc, #84]	; (8020b80 <dhcp_reboot.isra.0+0x1f4>)
 8020b2a:	4811      	ldr	r0, [pc, #68]	; (8020b70 <dhcp_reboot.isra.0+0x1e4>)
 8020b2c:	f004 fc62 	bl	80253f4 <iprintf>
 8020b30:	e754      	b.n	80209dc <dhcp_reboot.isra.0+0x50>
 8020b32:	4b0d      	ldr	r3, [pc, #52]	; (8020b68 <dhcp_reboot.isra.0+0x1dc>)
 8020b34:	f240 529a 	movw	r2, #1434	; 0x59a
 8020b38:	4911      	ldr	r1, [pc, #68]	; (8020b80 <dhcp_reboot.isra.0+0x1f4>)
 8020b3a:	480d      	ldr	r0, [pc, #52]	; (8020b70 <dhcp_reboot.isra.0+0x1e4>)
 8020b3c:	f004 fc5a 	bl	80253f4 <iprintf>
 8020b40:	e784      	b.n	8020a4c <dhcp_reboot.isra.0+0xc0>
 8020b42:	4b09      	ldr	r3, [pc, #36]	; (8020b68 <dhcp_reboot.isra.0+0x1dc>)
 8020b44:	f240 529a 	movw	r2, #1434	; 0x59a
 8020b48:	490d      	ldr	r1, [pc, #52]	; (8020b80 <dhcp_reboot.isra.0+0x1f4>)
 8020b4a:	4809      	ldr	r0, [pc, #36]	; (8020b70 <dhcp_reboot.isra.0+0x1e4>)
 8020b4c:	f004 fc52 	bl	80253f4 <iprintf>
 8020b50:	e762      	b.n	8020a18 <dhcp_reboot.isra.0+0x8c>
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8020b52:	4b05      	ldr	r3, [pc, #20]	; (8020b68 <dhcp_reboot.isra.0+0x1dc>)
 8020b54:	f240 52ae 	movw	r2, #1454	; 0x5ae
 8020b58:	490a      	ldr	r1, [pc, #40]	; (8020b84 <dhcp_reboot.isra.0+0x1f8>)
 8020b5a:	4805      	ldr	r0, [pc, #20]	; (8020b70 <dhcp_reboot.isra.0+0x1e4>)
 8020b5c:	f004 fc4a 	bl	80253f4 <iprintf>
 8020b60:	e74b      	b.n	80209fa <dhcp_reboot.isra.0+0x6e>
 8020b62:	bf00      	nop
 8020b64:	08045524 	.word	0x08045524
 8020b68:	08045330 	.word	0x08045330
 8020b6c:	080456ac 	.word	0x080456ac
 8020b70:	0802a048 	.word	0x0802a048
 8020b74:	2002e130 	.word	0x2002e130
 8020b78:	080459e8 	.word	0x080459e8
 8020b7c:	10624dd3 	.word	0x10624dd3
 8020b80:	080454a4 	.word	0x080454a4
 8020b84:	080454e8 	.word	0x080454e8
 8020b88:	080456a9 	.word	0x080456a9

08020b8c <dhcp_discover>:
{
 8020b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8020b90:	6a87      	ldr	r7, [r0, #40]	; 0x28
  ip4_addr_set_any(&dhcp->offered_ip_addr);
 8020b92:	2300      	movs	r3, #0
{
 8020b94:	b087      	sub	sp, #28
 8020b96:	4683      	mov	fp, r0
  if (new_state != dhcp->state) {
 8020b98:	797a      	ldrb	r2, [r7, #5]
  ip4_addr_set_any(&dhcp->offered_ip_addr);
 8020b9a:	61fb      	str	r3, [r7, #28]
  if (new_state != dhcp->state) {
 8020b9c:	2a06      	cmp	r2, #6
 8020b9e:	d003      	beq.n	8020ba8 <dhcp_discover+0x1c>
    dhcp->state = new_state;
 8020ba0:	2206      	movs	r2, #6
    dhcp->tries = 0;
 8020ba2:	71bb      	strb	r3, [r7, #6]
    dhcp->request_timeout = 0;
 8020ba4:	813b      	strh	r3, [r7, #8]
    dhcp->state = new_state;
 8020ba6:	717a      	strb	r2, [r7, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 8020ba8:	f10d 0316 	add.w	r3, sp, #22
 8020bac:	2201      	movs	r2, #1
 8020bae:	4639      	mov	r1, r7
 8020bb0:	4658      	mov	r0, fp
 8020bb2:	f7ff fe39 	bl	8020828 <dhcp_create_msg>
  if (p_out != NULL) {
 8020bb6:	4605      	mov	r5, r0
 8020bb8:	2800      	cmp	r0, #0
 8020bba:	f000 8081 	beq.w	8020cc0 <dhcp_discover+0x134>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8020bbe:	f8bd 4016 	ldrh.w	r4, [sp, #22]
 8020bc2:	6846      	ldr	r6, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020bc4:	f104 0804 	add.w	r8, r4, #4
 8020bc8:	f104 0902 	add.w	r9, r4, #2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8020bcc:	36f0      	adds	r6, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020bce:	f1b8 0f44 	cmp.w	r8, #68	; 0x44
 8020bd2:	f200 809a 	bhi.w	8020d0a <dhcp_discover+0x17e>
  options[options_out_len++] = option_type;
 8020bd6:	2239      	movs	r2, #57	; 0x39
 8020bd8:	1c63      	adds	r3, r4, #1
 8020bda:	fa1f f189 	uxth.w	r1, r9
 8020bde:	5532      	strb	r2, [r6, r4]
  options[options_out_len++] = option_len;
 8020be0:	b29b      	uxth	r3, r3
 8020be2:	2202      	movs	r2, #2
 8020be4:	9103      	str	r1, [sp, #12]
 8020be6:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8020be8:	188b      	adds	r3, r1, r2
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8020bea:	f8bb a02c 	ldrh.w	sl, [fp, #44]	; 0x2c
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8020bee:	2b44      	cmp	r3, #68	; 0x44
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8020bf0:	f8ad 9016 	strh.w	r9, [sp, #22]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8020bf4:	f200 8091 	bhi.w	8020d1a <dhcp_discover+0x18e>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8020bf8:	1ce3      	adds	r3, r4, #3
 8020bfa:	fa1f f988 	uxth.w	r9, r8
 8020bfe:	ea4f 221a 	mov.w	r2, sl, lsr #8
 8020c02:	9903      	ldr	r1, [sp, #12]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8020c04:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8020c06:	5472      	strb	r2, [r6, r1]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8020c08:	f806 a003 	strb.w	sl, [r6, r3]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020c0c:	f109 0306 	add.w	r3, r9, #6
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8020c10:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020c14:	2b44      	cmp	r3, #68	; 0x44
 8020c16:	d870      	bhi.n	8020cfa <dhcp_discover+0x16e>
  options[options_out_len++] = option_len;
 8020c18:	f104 0806 	add.w	r8, r4, #6
  options[options_out_len++] = option_type;
 8020c1c:	2237      	movs	r2, #55	; 0x37
 8020c1e:	1d63      	adds	r3, r4, #5
 8020c20:	f8df a130 	ldr.w	sl, [pc, #304]	; 8020d54 <dhcp_discover+0x1c8>
  options[options_out_len++] = option_len;
 8020c24:	fa1f f888 	uxth.w	r8, r8
  options[options_out_len++] = option_type;
 8020c28:	f806 2009 	strb.w	r2, [r6, r9]
  options[options_out_len++] = option_len;
 8020c2c:	b29b      	uxth	r3, r3
 8020c2e:	2204      	movs	r2, #4
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8020c30:	f1b8 0f43 	cmp.w	r8, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8020c34:	f04f 0901 	mov.w	r9, #1
  options[options_out_len++] = option_len;
 8020c38:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8020c3a:	493c      	ldr	r1, [pc, #240]	; (8020d2c <dhcp_discover+0x1a0>)
 8020c3c:	4b3c      	ldr	r3, [pc, #240]	; (8020d30 <dhcp_discover+0x1a4>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8020c3e:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8020c42:	d80f      	bhi.n	8020c64 <dhcp_discover+0xd8>
  options[options_out_len++] = value;
 8020c44:	f108 0201 	add.w	r2, r8, #1
 8020c48:	f806 9008 	strb.w	r9, [r6, r8]
 8020c4c:	fa1f f882 	uxth.w	r8, r2
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8020c50:	4a38      	ldr	r2, [pc, #224]	; (8020d34 <dhcp_discover+0x1a8>)
 8020c52:	4592      	cmp	sl, r2
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8020c54:	f8ad 8016 	strh.w	r8, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8020c58:	d00c      	beq.n	8020c74 <dhcp_discover+0xe8>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8020c5a:	f1b8 0f43 	cmp.w	r8, #67	; 0x43
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8020c5e:	f81a 9b01 	ldrb.w	r9, [sl], #1
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8020c62:	d9ef      	bls.n	8020c44 <dhcp_discover+0xb8>
 8020c64:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8020c68:	4833      	ldr	r0, [pc, #204]	; (8020d38 <dhcp_discover+0x1ac>)
 8020c6a:	f004 fbc3 	bl	80253f4 <iprintf>
 8020c6e:	4b30      	ldr	r3, [pc, #192]	; (8020d30 <dhcp_discover+0x1a4>)
 8020c70:	492e      	ldr	r1, [pc, #184]	; (8020d2c <dhcp_discover+0x1a0>)
 8020c72:	e7e7      	b.n	8020c44 <dhcp_discover+0xb8>
  options[options_out_len++] = DHCP_OPTION_END;
 8020c74:	f104 000b 	add.w	r0, r4, #11
  options[options_out_len++] = value;
 8020c78:	f104 030a 	add.w	r3, r4, #10
  options[options_out_len++] = DHCP_OPTION_END;
 8020c7c:	22ff      	movs	r2, #255	; 0xff
 8020c7e:	b280      	uxth	r0, r0
 8020c80:	b29b      	uxth	r3, r3
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8020c82:	2843      	cmp	r0, #67	; 0x43
  options[options_out_len++] = DHCP_OPTION_END;
 8020c84:	54f2      	strb	r2, [r6, r3]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8020c86:	d808      	bhi.n	8020c9a <dhcp_discover+0x10e>
    options[options_out_len++] = 0;
 8020c88:	f1c4 0438 	rsb	r4, r4, #56	; 0x38
 8020c8c:	4430      	add	r0, r6
 8020c8e:	2100      	movs	r1, #0
 8020c90:	b2a4      	uxth	r4, r4
 8020c92:	1c62      	adds	r2, r4, #1
 8020c94:	f003 fc10 	bl	80244b8 <memset>
 8020c98:	2044      	movs	r0, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8020c9a:	f100 01f0 	add.w	r1, r0, #240	; 0xf0
 8020c9e:	4628      	mov	r0, r5
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8020ca0:	4c26      	ldr	r4, [pc, #152]	; (8020d3c <dhcp_discover+0x1b0>)
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8020ca2:	b289      	uxth	r1, r1
 8020ca4:	f7fa f9c4 	bl	801b030 <pbuf_realloc>
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8020ca8:	4825      	ldr	r0, [pc, #148]	; (8020d40 <dhcp_discover+0x1b4>)
 8020caa:	2343      	movs	r3, #67	; 0x43
 8020cac:	4a25      	ldr	r2, [pc, #148]	; (8020d44 <dhcp_discover+0x1b8>)
 8020cae:	6800      	ldr	r0, [r0, #0]
 8020cb0:	4629      	mov	r1, r5
 8020cb2:	e9cd b400 	strd	fp, r4, [sp]
 8020cb6:	f7ff fa01 	bl	80200bc <udp_sendto_if_src>
    pbuf_free(p_out);
 8020cba:	4628      	mov	r0, r5
 8020cbc:	f7fa fad0 	bl	801b260 <pbuf_free>
  if (dhcp->tries < 255) {
 8020cc0:	79bb      	ldrb	r3, [r7, #6]
 8020cc2:	2bff      	cmp	r3, #255	; 0xff
 8020cc4:	d013      	beq.n	8020cee <dhcp_discover+0x162>
    dhcp->tries++;
 8020cc6:	3301      	adds	r3, #1
 8020cc8:	b2da      	uxtb	r2, r3
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8020cca:	2a05      	cmp	r2, #5
    dhcp->tries++;
 8020ccc:	71ba      	strb	r2, [r7, #6]
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8020cce:	d80e      	bhi.n	8020cee <dhcp_discover+0x162>
 8020cd0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8020cd4:	491c      	ldr	r1, [pc, #112]	; (8020d48 <dhcp_discover+0x1bc>)
}
 8020cd6:	2000      	movs	r0, #0
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8020cd8:	4093      	lsls	r3, r2
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8020cda:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8020cde:	b29b      	uxth	r3, r3
 8020ce0:	fba1 2303 	umull	r2, r3, r1, r3
 8020ce4:	095b      	lsrs	r3, r3, #5
 8020ce6:	813b      	strh	r3, [r7, #8]
}
 8020ce8:	b007      	add	sp, #28
 8020cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    options[options_out_len++] = 0;
 8020cee:	2378      	movs	r3, #120	; 0x78
}
 8020cf0:	2000      	movs	r0, #0
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8020cf2:	813b      	strh	r3, [r7, #8]
}
 8020cf4:	b007      	add	sp, #28
 8020cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020cfa:	4b0d      	ldr	r3, [pc, #52]	; (8020d30 <dhcp_discover+0x1a4>)
 8020cfc:	f240 529a 	movw	r2, #1434	; 0x59a
 8020d00:	4912      	ldr	r1, [pc, #72]	; (8020d4c <dhcp_discover+0x1c0>)
 8020d02:	480d      	ldr	r0, [pc, #52]	; (8020d38 <dhcp_discover+0x1ac>)
 8020d04:	f004 fb76 	bl	80253f4 <iprintf>
 8020d08:	e786      	b.n	8020c18 <dhcp_discover+0x8c>
 8020d0a:	4b09      	ldr	r3, [pc, #36]	; (8020d30 <dhcp_discover+0x1a4>)
 8020d0c:	f240 529a 	movw	r2, #1434	; 0x59a
 8020d10:	490e      	ldr	r1, [pc, #56]	; (8020d4c <dhcp_discover+0x1c0>)
 8020d12:	4809      	ldr	r0, [pc, #36]	; (8020d38 <dhcp_discover+0x1ac>)
 8020d14:	f004 fb6e 	bl	80253f4 <iprintf>
 8020d18:	e75d      	b.n	8020bd6 <dhcp_discover+0x4a>
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8020d1a:	4b05      	ldr	r3, [pc, #20]	; (8020d30 <dhcp_discover+0x1a4>)
 8020d1c:	f240 52ae 	movw	r2, #1454	; 0x5ae
 8020d20:	490b      	ldr	r1, [pc, #44]	; (8020d50 <dhcp_discover+0x1c4>)
 8020d22:	4805      	ldr	r0, [pc, #20]	; (8020d38 <dhcp_discover+0x1ac>)
 8020d24:	f004 fb66 	bl	80253f4 <iprintf>
 8020d28:	e766      	b.n	8020bf8 <dhcp_discover+0x6c>
 8020d2a:	bf00      	nop
 8020d2c:	08045524 	.word	0x08045524
 8020d30:	08045330 	.word	0x08045330
 8020d34:	080456ac 	.word	0x080456ac
 8020d38:	0802a048 	.word	0x0802a048
 8020d3c:	080459e4 	.word	0x080459e4
 8020d40:	2002e130 	.word	0x2002e130
 8020d44:	080459e8 	.word	0x080459e8
 8020d48:	10624dd3 	.word	0x10624dd3
 8020d4c:	080454a4 	.word	0x080454a4
 8020d50:	080454e8 	.word	0x080454e8
 8020d54:	080456a9 	.word	0x080456a9

08020d58 <dhcp_select.isra.0>:
  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 8020d58:	2800      	cmp	r0, #0
 8020d5a:	f000 8112 	beq.w	8020f82 <dhcp_select.isra.0+0x22a>
dhcp_select(struct netif *netif)
 8020d5e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  dhcp = netif_dhcp_data(netif);
 8020d62:	6a86      	ldr	r6, [r0, #40]	; 0x28
dhcp_select(struct netif *netif)
 8020d64:	b087      	sub	sp, #28
 8020d66:	4683      	mov	fp, r0
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 8020d68:	2e00      	cmp	r6, #0
 8020d6a:	f000 8111 	beq.w	8020f90 <dhcp_select.isra.0+0x238>
  if (new_state != dhcp->state) {
 8020d6e:	7973      	ldrb	r3, [r6, #5]
 8020d70:	2b01      	cmp	r3, #1
 8020d72:	d004      	beq.n	8020d7e <dhcp_select.isra.0+0x26>
    dhcp->tries = 0;
 8020d74:	2300      	movs	r3, #0
    dhcp->state = new_state;
 8020d76:	2201      	movs	r2, #1
    dhcp->tries = 0;
 8020d78:	71b3      	strb	r3, [r6, #6]
    dhcp->state = new_state;
 8020d7a:	7172      	strb	r2, [r6, #5]
    dhcp->request_timeout = 0;
 8020d7c:	8133      	strh	r3, [r6, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8020d7e:	f10d 0316 	add.w	r3, sp, #22
 8020d82:	2203      	movs	r2, #3
 8020d84:	4631      	mov	r1, r6
 8020d86:	4658      	mov	r0, fp
 8020d88:	f7ff fd4e 	bl	8020828 <dhcp_create_msg>
  if (p_out != NULL) {
 8020d8c:	4605      	mov	r5, r0
 8020d8e:	2800      	cmp	r0, #0
 8020d90:	f000 80b4 	beq.w	8020efc <dhcp_select.isra.0+0x1a4>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8020d94:	f8bd 7016 	ldrh.w	r7, [sp, #22]
 8020d98:	6844      	ldr	r4, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020d9a:	f107 0804 	add.w	r8, r7, #4
 8020d9e:	f107 0902 	add.w	r9, r7, #2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8020da2:	34f0      	adds	r4, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020da4:	f1b8 0f44 	cmp.w	r8, #68	; 0x44
 8020da8:	f200 80cb 	bhi.w	8020f42 <dhcp_select.isra.0+0x1ea>
  options[options_out_len++] = option_type;
 8020dac:	2239      	movs	r2, #57	; 0x39
 8020dae:	1c7b      	adds	r3, r7, #1
 8020db0:	fa1f f189 	uxth.w	r1, r9
 8020db4:	55e2      	strb	r2, [r4, r7]
  options[options_out_len++] = option_len;
 8020db6:	b29b      	uxth	r3, r3
 8020db8:	2202      	movs	r2, #2
 8020dba:	9103      	str	r1, [sp, #12]
 8020dbc:	54e2      	strb	r2, [r4, r3]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8020dbe:	188b      	adds	r3, r1, r2
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8020dc0:	f8bb a02c 	ldrh.w	sl, [fp, #44]	; 0x2c
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8020dc4:	2b44      	cmp	r3, #68	; 0x44
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8020dc6:	f8ad 9016 	strh.w	r9, [sp, #22]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8020dca:	f200 80c2 	bhi.w	8020f52 <dhcp_select.isra.0+0x1fa>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8020dce:	1cfb      	adds	r3, r7, #3
 8020dd0:	fa1f f988 	uxth.w	r9, r8
 8020dd4:	ea4f 221a 	mov.w	r2, sl, lsr #8
 8020dd8:	9903      	ldr	r1, [sp, #12]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8020dda:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8020ddc:	5462      	strb	r2, [r4, r1]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8020dde:	f804 a003 	strb.w	sl, [r4, r3]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020de2:	f109 0306 	add.w	r3, r9, #6
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8020de6:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020dea:	2b44      	cmp	r3, #68	; 0x44
 8020dec:	f200 80b9 	bhi.w	8020f62 <dhcp_select.isra.0+0x20a>
  options[options_out_len++] = option_type;
 8020df0:	1d7b      	adds	r3, r7, #5
 8020df2:	2232      	movs	r2, #50	; 0x32
  options[options_out_len++] = option_len;
 8020df4:	3706      	adds	r7, #6
  options[options_out_len++] = option_type;
 8020df6:	f804 2009 	strb.w	r2, [r4, r9]
  options[options_out_len++] = option_len;
 8020dfa:	b29b      	uxth	r3, r3
 8020dfc:	2204      	movs	r2, #4
 8020dfe:	b2bf      	uxth	r7, r7
 8020e00:	54e2      	strb	r2, [r4, r3]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8020e02:	69f0      	ldr	r0, [r6, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8020e04:	f8ad 7016 	strh.w	r7, [sp, #22]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8020e08:	f7f8 f9f2 	bl	80191f0 <lwip_htonl>
 8020e0c:	4621      	mov	r1, r4
 8020e0e:	4602      	mov	r2, r0
 8020e10:	4638      	mov	r0, r7
 8020e12:	f7ff fb69 	bl	80204e8 <dhcp_option_long>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020e16:	1d83      	adds	r3, r0, #6
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8020e18:	4607      	mov	r7, r0
 8020e1a:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020e1e:	2b44      	cmp	r3, #68	; 0x44
 8020e20:	f200 80a7 	bhi.w	8020f72 <dhcp_select.isra.0+0x21a>
  options[options_out_len++] = option_type;
 8020e24:	2236      	movs	r2, #54	; 0x36
 8020e26:	1c7b      	adds	r3, r7, #1
  options[options_out_len++] = option_len;
 8020e28:	f107 0802 	add.w	r8, r7, #2
  options[options_out_len++] = option_type;
 8020e2c:	55e2      	strb	r2, [r4, r7]
  options[options_out_len++] = option_len;
 8020e2e:	b29b      	uxth	r3, r3
 8020e30:	2204      	movs	r2, #4
 8020e32:	fa1f f888 	uxth.w	r8, r8
 8020e36:	54e2      	strb	r2, [r4, r3]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 8020e38:	69b0      	ldr	r0, [r6, #24]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8020e3a:	f8ad 8016 	strh.w	r8, [sp, #22]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 8020e3e:	f7f8 f9d7 	bl	80191f0 <lwip_htonl>
 8020e42:	4621      	mov	r1, r4
 8020e44:	4602      	mov	r2, r0
 8020e46:	4640      	mov	r0, r8
 8020e48:	f7ff fb4e 	bl	80204e8 <dhcp_option_long>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020e4c:	1d83      	adds	r3, r0, #6
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 8020e4e:	4680      	mov	r8, r0
 8020e50:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020e54:	2b44      	cmp	r3, #68	; 0x44
 8020e56:	9303      	str	r3, [sp, #12]
 8020e58:	d86b      	bhi.n	8020f32 <dhcp_select.isra.0+0x1da>
  options[options_out_len++] = option_len;
 8020e5a:	f108 0702 	add.w	r7, r8, #2
  options[options_out_len++] = option_type;
 8020e5e:	2237      	movs	r2, #55	; 0x37
 8020e60:	f108 0301 	add.w	r3, r8, #1
 8020e64:	f8df 916c 	ldr.w	r9, [pc, #364]	; 8020fd4 <dhcp_select.isra.0+0x27c>
  options[options_out_len++] = option_len;
 8020e68:	b2bf      	uxth	r7, r7
  options[options_out_len++] = option_type;
 8020e6a:	f804 2008 	strb.w	r2, [r4, r8]
  options[options_out_len++] = option_len;
 8020e6e:	b29b      	uxth	r3, r3
 8020e70:	2204      	movs	r2, #4
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8020e72:	2f43      	cmp	r7, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8020e74:	f04f 0a01 	mov.w	sl, #1
  options[options_out_len++] = option_len;
 8020e78:	54e2      	strb	r2, [r4, r3]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8020e7a:	494a      	ldr	r1, [pc, #296]	; (8020fa4 <dhcp_select.isra.0+0x24c>)
 8020e7c:	4b4a      	ldr	r3, [pc, #296]	; (8020fa8 <dhcp_select.isra.0+0x250>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8020e7e:	f8ad 7016 	strh.w	r7, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8020e82:	d80c      	bhi.n	8020e9e <dhcp_select.isra.0+0x146>
  options[options_out_len++] = value;
 8020e84:	1c7a      	adds	r2, r7, #1
 8020e86:	f804 a007 	strb.w	sl, [r4, r7]
 8020e8a:	b297      	uxth	r7, r2
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8020e8c:	4a47      	ldr	r2, [pc, #284]	; (8020fac <dhcp_select.isra.0+0x254>)
 8020e8e:	454a      	cmp	r2, r9
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8020e90:	f8ad 7016 	strh.w	r7, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8020e94:	d00b      	beq.n	8020eae <dhcp_select.isra.0+0x156>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8020e96:	2f43      	cmp	r7, #67	; 0x43
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8020e98:	f819 ab01 	ldrb.w	sl, [r9], #1
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8020e9c:	d9f2      	bls.n	8020e84 <dhcp_select.isra.0+0x12c>
 8020e9e:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8020ea2:	4843      	ldr	r0, [pc, #268]	; (8020fb0 <dhcp_select.isra.0+0x258>)
 8020ea4:	f004 faa6 	bl	80253f4 <iprintf>
 8020ea8:	4b3f      	ldr	r3, [pc, #252]	; (8020fa8 <dhcp_select.isra.0+0x250>)
 8020eaa:	493e      	ldr	r1, [pc, #248]	; (8020fa4 <dhcp_select.isra.0+0x24c>)
 8020eac:	e7ea      	b.n	8020e84 <dhcp_select.isra.0+0x12c>
  options[options_out_len++] = DHCP_OPTION_END;
 8020eae:	f108 0007 	add.w	r0, r8, #7
 8020eb2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8020eb6:	22ff      	movs	r2, #255	; 0xff
 8020eb8:	b280      	uxth	r0, r0
 8020eba:	54e2      	strb	r2, [r4, r3]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8020ebc:	2843      	cmp	r0, #67	; 0x43
 8020ebe:	d80a      	bhi.n	8020ed6 <dhcp_select.isra.0+0x17e>
    options[options_out_len++] = 0;
 8020ec0:	f1c8 083c 	rsb	r8, r8, #60	; 0x3c
 8020ec4:	4420      	add	r0, r4
 8020ec6:	2100      	movs	r1, #0
 8020ec8:	fa1f f888 	uxth.w	r8, r8
 8020ecc:	f108 0201 	add.w	r2, r8, #1
 8020ed0:	f003 faf2 	bl	80244b8 <memset>
 8020ed4:	2044      	movs	r0, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8020ed6:	f100 01f0 	add.w	r1, r0, #240	; 0xf0
 8020eda:	4628      	mov	r0, r5
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8020edc:	4c35      	ldr	r4, [pc, #212]	; (8020fb4 <dhcp_select.isra.0+0x25c>)
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8020ede:	b289      	uxth	r1, r1
 8020ee0:	f7fa f8a6 	bl	801b030 <pbuf_realloc>
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8020ee4:	4834      	ldr	r0, [pc, #208]	; (8020fb8 <dhcp_select.isra.0+0x260>)
 8020ee6:	2343      	movs	r3, #67	; 0x43
 8020ee8:	4a34      	ldr	r2, [pc, #208]	; (8020fbc <dhcp_select.isra.0+0x264>)
 8020eea:	6800      	ldr	r0, [r0, #0]
 8020eec:	4629      	mov	r1, r5
 8020eee:	e9cd b400 	strd	fp, r4, [sp]
 8020ef2:	f7ff f8e3 	bl	80200bc <udp_sendto_if_src>
    pbuf_free(p_out);
 8020ef6:	4628      	mov	r0, r5
 8020ef8:	f7fa f9b2 	bl	801b260 <pbuf_free>
  if (dhcp->tries < 255) {
 8020efc:	79b3      	ldrb	r3, [r6, #6]
 8020efe:	2bff      	cmp	r3, #255	; 0xff
 8020f00:	d012      	beq.n	8020f28 <dhcp_select.isra.0+0x1d0>
    dhcp->tries++;
 8020f02:	3301      	adds	r3, #1
 8020f04:	b2da      	uxtb	r2, r3
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8020f06:	2a05      	cmp	r2, #5
    dhcp->tries++;
 8020f08:	71b2      	strb	r2, [r6, #6]
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8020f0a:	d80d      	bhi.n	8020f28 <dhcp_select.isra.0+0x1d0>
 8020f0c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8020f10:	492b      	ldr	r1, [pc, #172]	; (8020fc0 <dhcp_select.isra.0+0x268>)
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8020f12:	4093      	lsls	r3, r2
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8020f14:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8020f18:	b29b      	uxth	r3, r3
 8020f1a:	fba1 2303 	umull	r2, r3, r1, r3
 8020f1e:	095b      	lsrs	r3, r3, #5
 8020f20:	8133      	strh	r3, [r6, #8]
}
 8020f22:	b007      	add	sp, #28
 8020f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    options[options_out_len++] = 0;
 8020f28:	2378      	movs	r3, #120	; 0x78
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8020f2a:	8133      	strh	r3, [r6, #8]
}
 8020f2c:	b007      	add	sp, #28
 8020f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020f32:	4b1d      	ldr	r3, [pc, #116]	; (8020fa8 <dhcp_select.isra.0+0x250>)
 8020f34:	f240 529a 	movw	r2, #1434	; 0x59a
 8020f38:	4922      	ldr	r1, [pc, #136]	; (8020fc4 <dhcp_select.isra.0+0x26c>)
 8020f3a:	481d      	ldr	r0, [pc, #116]	; (8020fb0 <dhcp_select.isra.0+0x258>)
 8020f3c:	f004 fa5a 	bl	80253f4 <iprintf>
 8020f40:	e78b      	b.n	8020e5a <dhcp_select.isra.0+0x102>
 8020f42:	4b19      	ldr	r3, [pc, #100]	; (8020fa8 <dhcp_select.isra.0+0x250>)
 8020f44:	f240 529a 	movw	r2, #1434	; 0x59a
 8020f48:	491e      	ldr	r1, [pc, #120]	; (8020fc4 <dhcp_select.isra.0+0x26c>)
 8020f4a:	4819      	ldr	r0, [pc, #100]	; (8020fb0 <dhcp_select.isra.0+0x258>)
 8020f4c:	f004 fa52 	bl	80253f4 <iprintf>
 8020f50:	e72c      	b.n	8020dac <dhcp_select.isra.0+0x54>
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8020f52:	4b15      	ldr	r3, [pc, #84]	; (8020fa8 <dhcp_select.isra.0+0x250>)
 8020f54:	f240 52ae 	movw	r2, #1454	; 0x5ae
 8020f58:	491b      	ldr	r1, [pc, #108]	; (8020fc8 <dhcp_select.isra.0+0x270>)
 8020f5a:	4815      	ldr	r0, [pc, #84]	; (8020fb0 <dhcp_select.isra.0+0x258>)
 8020f5c:	f004 fa4a 	bl	80253f4 <iprintf>
 8020f60:	e735      	b.n	8020dce <dhcp_select.isra.0+0x76>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8020f62:	4b11      	ldr	r3, [pc, #68]	; (8020fa8 <dhcp_select.isra.0+0x250>)
 8020f64:	f240 529a 	movw	r2, #1434	; 0x59a
 8020f68:	4916      	ldr	r1, [pc, #88]	; (8020fc4 <dhcp_select.isra.0+0x26c>)
 8020f6a:	4811      	ldr	r0, [pc, #68]	; (8020fb0 <dhcp_select.isra.0+0x258>)
 8020f6c:	f004 fa42 	bl	80253f4 <iprintf>
 8020f70:	e73e      	b.n	8020df0 <dhcp_select.isra.0+0x98>
 8020f72:	4b0d      	ldr	r3, [pc, #52]	; (8020fa8 <dhcp_select.isra.0+0x250>)
 8020f74:	f240 529a 	movw	r2, #1434	; 0x59a
 8020f78:	4912      	ldr	r1, [pc, #72]	; (8020fc4 <dhcp_select.isra.0+0x26c>)
 8020f7a:	480d      	ldr	r0, [pc, #52]	; (8020fb0 <dhcp_select.isra.0+0x258>)
 8020f7c:	f004 fa3a 	bl	80253f4 <iprintf>
 8020f80:	e750      	b.n	8020e24 <dhcp_select.isra.0+0xcc>
  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 8020f82:	4b09      	ldr	r3, [pc, #36]	; (8020fa8 <dhcp_select.isra.0+0x250>)
 8020f84:	f240 1277 	movw	r2, #375	; 0x177
 8020f88:	4910      	ldr	r1, [pc, #64]	; (8020fcc <dhcp_select.isra.0+0x274>)
 8020f8a:	4809      	ldr	r0, [pc, #36]	; (8020fb0 <dhcp_select.isra.0+0x258>)
 8020f8c:	f004 ba32 	b.w	80253f4 <iprintf>
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 8020f90:	4b05      	ldr	r3, [pc, #20]	; (8020fa8 <dhcp_select.isra.0+0x250>)
 8020f92:	f240 1279 	movw	r2, #377	; 0x179
 8020f96:	490e      	ldr	r1, [pc, #56]	; (8020fd0 <dhcp_select.isra.0+0x278>)
 8020f98:	4805      	ldr	r0, [pc, #20]	; (8020fb0 <dhcp_select.isra.0+0x258>)
}
 8020f9a:	b007      	add	sp, #28
 8020f9c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 8020fa0:	f004 ba28 	b.w	80253f4 <iprintf>
 8020fa4:	08045524 	.word	0x08045524
 8020fa8:	08045330 	.word	0x08045330
 8020fac:	080456ac 	.word	0x080456ac
 8020fb0:	0802a048 	.word	0x0802a048
 8020fb4:	080459e4 	.word	0x080459e4
 8020fb8:	2002e130 	.word	0x2002e130
 8020fbc:	080459e8 	.word	0x080459e8
 8020fc0:	10624dd3 	.word	0x10624dd3
 8020fc4:	080454a4 	.word	0x080454a4
 8020fc8:	080454e8 	.word	0x080454e8
 8020fcc:	0804555c 	.word	0x0804555c
 8020fd0:	08045578 	.word	0x08045578
 8020fd4:	080456a9 	.word	0x080456a9

08020fd8 <dhcp_recv>:
  struct netif *netif = ip_current_input_netif();
 8020fd8:	4ba5      	ldr	r3, [pc, #660]	; (8021270 <dhcp_recv+0x298>)
{
 8020fda:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct netif *netif = ip_current_input_netif();
 8020fde:	f8d3 a004 	ldr.w	sl, [r3, #4]
{
 8020fe2:	b08b      	sub	sp, #44	; 0x2c
 8020fe4:	4693      	mov	fp, r2
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8020fe6:	f8da 9028 	ldr.w	r9, [sl, #40]	; 0x28
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 8020fea:	f1b9 0f00 	cmp.w	r9, #0
 8020fee:	d04b      	beq.n	8021088 <dhcp_recv+0xb0>
 8020ff0:	f899 3004 	ldrb.w	r3, [r9, #4]
 8020ff4:	2b00      	cmp	r3, #0
 8020ff6:	d047      	beq.n	8021088 <dhcp_recv+0xb0>
  if (p->len < DHCP_MIN_REPLY_LEN) {
 8020ff8:	8953      	ldrh	r3, [r2, #10]
 8020ffa:	2b2b      	cmp	r3, #43	; 0x2b
 8020ffc:	d944      	bls.n	8021088 <dhcp_recv+0xb0>
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 8020ffe:	6855      	ldr	r5, [r2, #4]
  if (reply_msg->op != DHCP_BOOTREPLY) {
 8021000:	782b      	ldrb	r3, [r5, #0]
 8021002:	2b02      	cmp	r3, #2
 8021004:	d140      	bne.n	8021088 <dhcp_recv+0xb0>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8021006:	f89a 6034 	ldrb.w	r6, [sl, #52]	; 0x34
 802100a:	b186      	cbz	r6, 802102e <dhcp_recv+0x56>
 802100c:	f10a 012e 	add.w	r1, sl, #46	; 0x2e
 8021010:	f105 021c 	add.w	r2, r5, #28
 8021014:	2300      	movs	r3, #0
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 8021016:	f811 4b01 	ldrb.w	r4, [r1], #1
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 802101a:	3301      	adds	r3, #1
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 802101c:	f812 0b01 	ldrb.w	r0, [r2], #1
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8021020:	b2db      	uxtb	r3, r3
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 8021022:	4284      	cmp	r4, r0
 8021024:	d130      	bne.n	8021088 <dhcp_recv+0xb0>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8021026:	2b06      	cmp	r3, #6
 8021028:	d001      	beq.n	802102e <dhcp_recv+0x56>
 802102a:	42b3      	cmp	r3, r6
 802102c:	d3f3      	bcc.n	8021016 <dhcp_recv+0x3e>
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 802102e:	6868      	ldr	r0, [r5, #4]
 8021030:	f7f8 f8de 	bl	80191f0 <lwip_htonl>
 8021034:	f8d9 3000 	ldr.w	r3, [r9]
 8021038:	4298      	cmp	r0, r3
 802103a:	d125      	bne.n	8021088 <dhcp_recv+0xb0>
  dhcp_clear_all_options(dhcp);
 802103c:	4b8d      	ldr	r3, [pc, #564]	; (8021274 <dhcp_recv+0x29c>)
 802103e:	2200      	movs	r2, #0
 8021040:	605a      	str	r2, [r3, #4]
 8021042:	811a      	strh	r2, [r3, #8]
 8021044:	601a      	str	r2, [r3, #0]
  if (p->len < DHCP_SNAME_OFS) {
 8021046:	f8bb 300a 	ldrh.w	r3, [fp, #10]
 802104a:	2b2b      	cmp	r3, #43	; 0x2b
 802104c:	d91c      	bls.n	8021088 <dhcp_recv+0xb0>
  options_idx = DHCP_OPTIONS_OFS;
 802104e:	f04f 08f0 	mov.w	r8, #240	; 0xf0
  int parse_sname_as_options = 0;
 8021052:	9204      	str	r2, [sp, #16]
  options_idx_max = p->tot_len;
 8021054:	f8bb 2008 	ldrh.w	r2, [fp, #8]
 8021058:	e9cd 8b02 	strd	r8, fp, [sp, #8]
 802105c:	4693      	mov	fp, r2
 802105e:	e9cd a906 	strd	sl, r9, [sp, #24]
  while ((q != NULL) && (options_idx >= q->len)) {
 8021062:	e9dd 8502 	ldrd	r8, r5, [sp, #8]
 8021066:	e000      	b.n	802106a <dhcp_recv+0x92>
 8021068:	896b      	ldrh	r3, [r5, #10]
 802106a:	4543      	cmp	r3, r8
    options_idx = (u16_t)(options_idx - q->len);
 802106c:	eba8 0203 	sub.w	r2, r8, r3
    options_idx_max = (u16_t)(options_idx_max - q->len);
 8021070:	ebab 0303 	sub.w	r3, fp, r3
  while ((q != NULL) && (options_idx >= q->len)) {
 8021074:	d80e      	bhi.n	8021094 <dhcp_recv+0xbc>
    q = q->next;
 8021076:	682d      	ldr	r5, [r5, #0]
    options_idx = (u16_t)(options_idx - q->len);
 8021078:	fa1f f882 	uxth.w	r8, r2
    options_idx_max = (u16_t)(options_idx_max - q->len);
 802107c:	fa1f fb83 	uxth.w	fp, r3
  while ((q != NULL) && (options_idx >= q->len)) {
 8021080:	2d00      	cmp	r5, #0
 8021082:	d1f1      	bne.n	8021068 <dhcp_recv+0x90>
 8021084:	f8dd b00c 	ldr.w	fp, [sp, #12]
  pbuf_free(p);
 8021088:	4658      	mov	r0, fp
}
 802108a:	b00b      	add	sp, #44	; 0x2c
 802108c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 8021090:	f7fa b8e6 	b.w	801b260 <pbuf_free>
  options = (u8_t *)q->payload;
 8021094:	686b      	ldr	r3, [r5, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 8021096:	45d8      	cmp	r8, fp
 8021098:	f8cd 8008 	str.w	r8, [sp, #8]
  options = (u8_t *)q->payload;
 802109c:	9301      	str	r3, [sp, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 802109e:	f080 8140 	bcs.w	8021322 <dhcp_recv+0x34a>
 80210a2:	9c02      	ldr	r4, [sp, #8]
 80210a4:	9b01      	ldr	r3, [sp, #4]
 80210a6:	5d1a      	ldrb	r2, [r3, r4]
 80210a8:	2aff      	cmp	r2, #255	; 0xff
 80210aa:	f000 813a 	beq.w	8021322 <dhcp_recv+0x34a>
    u16_t val_offset = (u16_t)(offset + 2);
 80210ae:	1ca7      	adds	r7, r4, #2
 80210b0:	b2bf      	uxth	r7, r7
    if (val_offset < offset) {
 80210b2:	42bc      	cmp	r4, r7
 80210b4:	d8e6      	bhi.n	8021084 <dhcp_recv+0xac>
    if ((offset + 1) < q->len) {
 80210b6:	1c61      	adds	r1, r4, #1
 80210b8:	896b      	ldrh	r3, [r5, #10]
 80210ba:	4299      	cmp	r1, r3
 80210bc:	f280 8129 	bge.w	8021312 <dhcp_recv+0x33a>
      len = options[offset + 1];
 80210c0:	9801      	ldr	r0, [sp, #4]
 80210c2:	4420      	add	r0, r4
 80210c4:	7846      	ldrb	r6, [r0, #1]
    switch (op) {
 80210c6:	2a3b      	cmp	r2, #59	; 0x3b
 80210c8:	d83e      	bhi.n	8021148 <dhcp_recv+0x170>
 80210ca:	e8df f012 	tbh	[pc, r2, lsl #1]
 80210ce:	0040      	.short	0x0040
 80210d0:	003d0053 	.word	0x003d0053
 80210d4:	003d00b4 	.word	0x003d00b4
 80210d8:	009f003d 	.word	0x009f003d
 80210dc:	003d003d 	.word	0x003d003d
 80210e0:	003d003d 	.word	0x003d003d
 80210e4:	003d003d 	.word	0x003d003d
 80210e8:	003d003d 	.word	0x003d003d
 80210ec:	003d003d 	.word	0x003d003d
 80210f0:	003d003d 	.word	0x003d003d
 80210f4:	003d003d 	.word	0x003d003d
 80210f8:	003d003d 	.word	0x003d003d
 80210fc:	003d003d 	.word	0x003d003d
 8021100:	003d003d 	.word	0x003d003d
 8021104:	003d003d 	.word	0x003d003d
 8021108:	003d003d 	.word	0x003d003d
 802110c:	003d003d 	.word	0x003d003d
 8021110:	003d003d 	.word	0x003d003d
 8021114:	003d003d 	.word	0x003d003d
 8021118:	003d003d 	.word	0x003d003d
 802111c:	003d003d 	.word	0x003d003d
 8021120:	003d003d 	.word	0x003d003d
 8021124:	003d003d 	.word	0x003d003d
 8021128:	003d003d 	.word	0x003d003d
 802112c:	003d003d 	.word	0x003d003d
 8021130:	003d003d 	.word	0x003d003d
 8021134:	00f80115 	.word	0x00f80115
 8021138:	00df0109 	.word	0x00df0109
 802113c:	003d003d 	.word	0x003d003d
 8021140:	00ec003d 	.word	0x00ec003d
 8021144:	00c3      	.short	0x00c3
 8021146:	2600      	movs	r6, #0
    if (op == DHCP_OPTION_PAD) {
 8021148:	2a00      	cmp	r2, #0
 802114a:	f040 82a2 	bne.w	8021692 <dhcp_recv+0x6ba>
      offset++;
 802114e:	b28c      	uxth	r4, r1
    if (offset >= q->len) {
 8021150:	429c      	cmp	r4, r3
 8021152:	f0c0 80e3 	bcc.w	802131c <dhcp_recv+0x344>
      offset = (u16_t)(offset - q->len);
 8021156:	1ae4      	subs	r4, r4, r3
      offset_max = (u16_t)(offset_max - q->len);
 8021158:	ebab 0b03 	sub.w	fp, fp, r3
      offset = (u16_t)(offset - q->len);
 802115c:	b2a4      	uxth	r4, r4
      offset_max = (u16_t)(offset_max - q->len);
 802115e:	fa1f fb8b 	uxth.w	fp, fp
      if (offset < offset_max) {
 8021162:	455c      	cmp	r4, fp
 8021164:	d28e      	bcs.n	8021084 <dhcp_recv+0xac>
        q = q->next;
 8021166:	682d      	ldr	r5, [r5, #0]
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 8021168:	2d00      	cmp	r5, #0
 802116a:	f000 81e1 	beq.w	8021530 <dhcp_recv+0x558>
        options = (u8_t *)q->payload;
 802116e:	686b      	ldr	r3, [r5, #4]
 8021170:	9301      	str	r3, [sp, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 8021172:	e797      	b.n	80210a4 <dhcp_recv+0xcc>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8021174:	2e04      	cmp	r6, #4
 8021176:	f040 81b5 	bne.w	80214e4 <dhcp_recv+0x50c>
      if (offset + len + 2 > 0xFFFF) {
 802117a:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 802117e:	429c      	cmp	r4, r3
 8021180:	dc80      	bgt.n	8021084 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 8021182:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 8021184:	f04f 0806 	mov.w	r8, #6
      offset = (u16_t)(offset + len + 2);
 8021188:	b2a4      	uxth	r4, r4
        u32_t value = 0;
 802118a:	2300      	movs	r3, #0
 802118c:	9405      	str	r4, [sp, #20]
 802118e:	9309      	str	r3, [sp, #36]	; 0x24
 8021190:	4b38      	ldr	r3, [pc, #224]	; (8021274 <dhcp_recv+0x29c>)
 8021192:	eb03 0908 	add.w	r9, r3, r8
 8021196:	4b38      	ldr	r3, [pc, #224]	; (8021278 <dhcp_recv+0x2a0>)
 8021198:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 802119c:	e02b      	b.n	80211f6 <dhcp_recv+0x21e>
        if (!dhcp_option_given(dhcp, decode_idx)) {
 802119e:	f899 3000 	ldrb.w	r3, [r9]
 80211a2:	2b00      	cmp	r3, #0
 80211a4:	f040 81a8 	bne.w	80214f8 <dhcp_recv+0x520>
          copy_len = LWIP_MIN(decode_len, 4);
 80211a8:	2e04      	cmp	r6, #4
 80211aa:	4632      	mov	r2, r6
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 80211ac:	463b      	mov	r3, r7
 80211ae:	a909      	add	r1, sp, #36	; 0x24
          copy_len = LWIP_MIN(decode_len, 4);
 80211b0:	bf28      	it	cs
 80211b2:	2204      	movcs	r2, #4
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 80211b4:	4628      	mov	r0, r5
          copy_len = LWIP_MIN(decode_len, 4);
 80211b6:	b2d4      	uxtb	r4, r2
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 80211b8:	4622      	mov	r2, r4
 80211ba:	f7fa f8f5 	bl	801b3a8 <pbuf_copy_partial>
 80211be:	4284      	cmp	r4, r0
 80211c0:	f47f af60 	bne.w	8021084 <dhcp_recv+0xac>
          if (decode_len > 4) {
 80211c4:	2e04      	cmp	r6, #4
 80211c6:	f240 819a 	bls.w	80214fe <dhcp_recv+0x526>
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 80211ca:	f016 0f03 	tst.w	r6, #3
            decode_idx++;
 80211ce:	f108 0801 	add.w	r8, r8, #1
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 80211d2:	f040 81a3 	bne.w	802151c <dhcp_recv+0x544>
            dhcp_got_option(dhcp, decode_idx);
 80211d6:	2301      	movs	r3, #1
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 80211d8:	9809      	ldr	r0, [sp, #36]	; 0x24
            decode_len = (u8_t)(decode_len - 4);
 80211da:	3e04      	subs	r6, #4
            dhcp_got_option(dhcp, decode_idx);
 80211dc:	f809 3b01 	strb.w	r3, [r9], #1
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 80211e0:	f7f8 f806 	bl	80191f0 <lwip_htonl>
            next_val_offset = (u16_t)(val_offset + 4);
 80211e4:	1d3b      	adds	r3, r7, #4
            decode_len = (u8_t)(decode_len - 4);
 80211e6:	b2f6      	uxtb	r6, r6
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 80211e8:	f84a 0b04 	str.w	r0, [sl], #4
            next_val_offset = (u16_t)(val_offset + 4);
 80211ec:	b29b      	uxth	r3, r3
            if (next_val_offset < val_offset) {
 80211ee:	429f      	cmp	r7, r3
            goto decode_next;
 80211f0:	461f      	mov	r7, r3
            if (next_val_offset < val_offset) {
 80211f2:	f63f af47 	bhi.w	8021084 <dhcp_recv+0xac>
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 80211f6:	f1b8 0f09 	cmp.w	r8, #9
 80211fa:	d9d0      	bls.n	802119e <dhcp_recv+0x1c6>
 80211fc:	4b1f      	ldr	r3, [pc, #124]	; (802127c <dhcp_recv+0x2a4>)
 80211fe:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 8021202:	491f      	ldr	r1, [pc, #124]	; (8021280 <dhcp_recv+0x2a8>)
 8021204:	481f      	ldr	r0, [pc, #124]	; (8021284 <dhcp_recv+0x2ac>)
 8021206:	f004 f8f5 	bl	80253f4 <iprintf>
 802120a:	e7c8      	b.n	802119e <dhcp_recv+0x1c6>
        LWIP_ERROR("len %% 4 == 0", len % 4 == 0, return ERR_VAL;);
 802120c:	07b2      	lsls	r2, r6, #30
 802120e:	f040 81ae 	bne.w	802156e <dhcp_recv+0x596>
        decode_len = LWIP_MIN(len, 4 * DNS_MAX_SERVERS);
 8021212:	2e08      	cmp	r6, #8
 8021214:	4632      	mov	r2, r6
 8021216:	bf28      	it	cs
 8021218:	2208      	movcs	r2, #8
 802121a:	b2d2      	uxtb	r2, r2
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 802121c:	42b2      	cmp	r2, r6
 802121e:	f240 8241 	bls.w	80216a4 <dhcp_recv+0x6cc>
 8021222:	4b16      	ldr	r3, [pc, #88]	; (802127c <dhcp_recv+0x2a4>)
 8021224:	f240 623c 	movw	r2, #1596	; 0x63c
 8021228:	4917      	ldr	r1, [pc, #92]	; (8021288 <dhcp_recv+0x2b0>)
 802122a:	4816      	ldr	r0, [pc, #88]	; (8021284 <dhcp_recv+0x2ac>)
 802122c:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8021230:	f004 f8e0 	bl	80253f4 <iprintf>
 8021234:	e728      	b.n	8021088 <dhcp_recv+0xb0>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 8021236:	2e03      	cmp	r6, #3
 8021238:	f240 814a 	bls.w	80214d0 <dhcp_recv+0x4f8>
      if (offset + len + 2 > 0xFFFF) {
 802123c:	4434      	add	r4, r6
 802123e:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 8021242:	429c      	cmp	r4, r3
 8021244:	f73f af1e 	bgt.w	8021084 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 8021248:	19bc      	adds	r4, r7, r6
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 802124a:	f04f 0807 	mov.w	r8, #7
        decode_len = 4; /* only copy the first given router */
 802124e:	2604      	movs	r6, #4
      offset = (u16_t)(offset + len + 2);
 8021250:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 8021252:	e79a      	b.n	802118a <dhcp_recv+0x1b2>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8021254:	2e04      	cmp	r6, #4
 8021256:	f040 8131 	bne.w	80214bc <dhcp_recv+0x4e4>
      if (offset + len + 2 > 0xFFFF) {
 802125a:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 802125e:	429c      	cmp	r4, r3
 8021260:	f73f af10 	bgt.w	8021084 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 8021264:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_T2;
 8021266:	f04f 0805 	mov.w	r8, #5
      offset = (u16_t)(offset + len + 2);
 802126a:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 802126c:	e78d      	b.n	802118a <dhcp_recv+0x1b2>
 802126e:	bf00      	nop
 8021270:	2001ef28 	.word	0x2001ef28
 8021274:	2002e138 	.word	0x2002e138
 8021278:	2002e144 	.word	0x2002e144
 802127c:	08045330 	.word	0x08045330
 8021280:	080455e8 	.word	0x080455e8
 8021284:	0802a048 	.word	0x0802a048
 8021288:	080455a0 	.word	0x080455a0
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 802128c:	2e04      	cmp	r6, #4
 802128e:	f040 80ed 	bne.w	802146c <dhcp_recv+0x494>
      if (offset + len + 2 > 0xFFFF) {
 8021292:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 8021296:	429c      	cmp	r4, r3
 8021298:	f73f aef4 	bgt.w	8021084 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 802129c:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 802129e:	f04f 0802 	mov.w	r8, #2
      offset = (u16_t)(offset + len + 2);
 80212a2:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 80212a4:	e771      	b.n	802118a <dhcp_recv+0x1b2>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 80212a6:	2e04      	cmp	r6, #4
 80212a8:	f040 80d6 	bne.w	8021458 <dhcp_recv+0x480>
      if (offset + len + 2 > 0xFFFF) {
 80212ac:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 80212b0:	429c      	cmp	r4, r3
 80212b2:	f73f aee7 	bgt.w	8021084 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 80212b6:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_T1;
 80212b8:	46b0      	mov	r8, r6
      offset = (u16_t)(offset + len + 2);
 80212ba:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 80212bc:	e765      	b.n	802118a <dhcp_recv+0x1b2>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 80212be:	2e01      	cmp	r6, #1
 80212c0:	f040 80e8 	bne.w	8021494 <dhcp_recv+0x4bc>
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 80212c4:	9b02      	ldr	r3, [sp, #8]
 80212c6:	2bf0      	cmp	r3, #240	; 0xf0
 80212c8:	f040 8147 	bne.w	802155a <dhcp_recv+0x582>
      if (offset + len + 2 > 0xFFFF) {
 80212cc:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80212d0:	4299      	cmp	r1, r3
 80212d2:	f43f aed7 	beq.w	8021084 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 80212d6:	3403      	adds	r4, #3
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 80212d8:	f04f 0800 	mov.w	r8, #0
      offset = (u16_t)(offset + len + 2);
 80212dc:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 80212de:	e754      	b.n	802118a <dhcp_recv+0x1b2>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 80212e0:	2e01      	cmp	r6, #1
 80212e2:	f040 80cd 	bne.w	8021480 <dhcp_recv+0x4a8>
      if (offset + len + 2 > 0xFFFF) {
 80212e6:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80212ea:	4299      	cmp	r1, r3
 80212ec:	f43f aeca 	beq.w	8021084 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 80212f0:	3403      	adds	r4, #3
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 80212f2:	46b0      	mov	r8, r6
      offset = (u16_t)(offset + len + 2);
 80212f4:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 80212f6:	e748      	b.n	802118a <dhcp_recv+0x1b2>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 80212f8:	2e04      	cmp	r6, #4
 80212fa:	f040 80d5 	bne.w	80214a8 <dhcp_recv+0x4d0>
      if (offset + len + 2 > 0xFFFF) {
 80212fe:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 8021302:	429c      	cmp	r4, r3
 8021304:	f73f aebe 	bgt.w	8021084 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 8021308:	3406      	adds	r4, #6
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 802130a:	f04f 0803 	mov.w	r8, #3
      offset = (u16_t)(offset + len + 2);
 802130e:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 8021310:	e73b      	b.n	802118a <dhcp_recv+0x1b2>
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 8021312:	6828      	ldr	r0, [r5, #0]
 8021314:	b310      	cbz	r0, 802135c <dhcp_recv+0x384>
 8021316:	6840      	ldr	r0, [r0, #4]
 8021318:	7806      	ldrb	r6, [r0, #0]
 802131a:	e6d4      	b.n	80210c6 <dhcp_recv+0xee>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 802131c:	455c      	cmp	r4, fp
 802131e:	f4ff aec1 	bcc.w	80210a4 <dhcp_recv+0xcc>
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 8021322:	4bb7      	ldr	r3, [pc, #732]	; (8021600 <dhcp_recv+0x628>)
 8021324:	781b      	ldrb	r3, [r3, #0]
 8021326:	b163      	cbz	r3, 8021342 <dhcp_recv+0x36a>
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 8021328:	2300      	movs	r3, #0
 802132a:	4ab5      	ldr	r2, [pc, #724]	; (8021600 <dhcp_recv+0x628>)
 802132c:	7013      	strb	r3, [r2, #0]
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 802132e:	4bb5      	ldr	r3, [pc, #724]	; (8021604 <dhcp_recv+0x62c>)
 8021330:	681b      	ldr	r3, [r3, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 8021332:	2b01      	cmp	r3, #1
 8021334:	f000 8108 	beq.w	8021548 <dhcp_recv+0x570>
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 8021338:	2b02      	cmp	r3, #2
 802133a:	d006      	beq.n	802134a <dhcp_recv+0x372>
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 802133c:	2b03      	cmp	r3, #3
 802133e:	f000 8101 	beq.w	8021544 <dhcp_recv+0x56c>
  } else if (parse_sname_as_options) {
 8021342:	9b04      	ldr	r3, [sp, #16]
 8021344:	2b00      	cmp	r3, #0
 8021346:	f000 811c 	beq.w	8021582 <dhcp_recv+0x5aa>
    parse_sname_as_options = 0;
 802134a:	2300      	movs	r3, #0
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 802134c:	f04f 0b6c 	mov.w	fp, #108	; 0x6c
    parse_sname_as_options = 0;
 8021350:	9304      	str	r3, [sp, #16]
    options_idx = DHCP_SNAME_OFS;
 8021352:	232c      	movs	r3, #44	; 0x2c
 8021354:	9302      	str	r3, [sp, #8]
  while ((q != NULL) && (options_idx >= q->len)) {
 8021356:	9b03      	ldr	r3, [sp, #12]
 8021358:	895b      	ldrh	r3, [r3, #10]
 802135a:	e682      	b.n	8021062 <dhcp_recv+0x8a>
    switch (op) {
 802135c:	1e50      	subs	r0, r2, #1
 802135e:	283a      	cmp	r0, #58	; 0x3a
 8021360:	f63f aef1 	bhi.w	8021146 <dhcp_recv+0x16e>
 8021364:	a601      	add	r6, pc, #4	; (adr r6, 802136c <dhcp_recv+0x394>)
 8021366:	f856 f020 	ldr.w	pc, [r6, r0, lsl #2]
 802136a:	bf00      	nop
 802136c:	080214e5 	.word	0x080214e5
 8021370:	08021147 	.word	0x08021147
 8021374:	080214d1 	.word	0x080214d1
 8021378:	08021147 	.word	0x08021147
 802137c:	08021147 	.word	0x08021147
 8021380:	08021147 	.word	0x08021147
 8021384:	08021147 	.word	0x08021147
 8021388:	08021147 	.word	0x08021147
 802138c:	08021147 	.word	0x08021147
 8021390:	08021147 	.word	0x08021147
 8021394:	08021147 	.word	0x08021147
 8021398:	08021147 	.word	0x08021147
 802139c:	08021147 	.word	0x08021147
 80213a0:	08021147 	.word	0x08021147
 80213a4:	08021147 	.word	0x08021147
 80213a8:	08021147 	.word	0x08021147
 80213ac:	08021147 	.word	0x08021147
 80213b0:	08021147 	.word	0x08021147
 80213b4:	08021147 	.word	0x08021147
 80213b8:	08021147 	.word	0x08021147
 80213bc:	08021147 	.word	0x08021147
 80213c0:	08021147 	.word	0x08021147
 80213c4:	08021147 	.word	0x08021147
 80213c8:	08021147 	.word	0x08021147
 80213cc:	08021147 	.word	0x08021147
 80213d0:	08021147 	.word	0x08021147
 80213d4:	08021147 	.word	0x08021147
 80213d8:	08021147 	.word	0x08021147
 80213dc:	08021147 	.word	0x08021147
 80213e0:	08021147 	.word	0x08021147
 80213e4:	08021147 	.word	0x08021147
 80213e8:	08021147 	.word	0x08021147
 80213ec:	08021147 	.word	0x08021147
 80213f0:	08021147 	.word	0x08021147
 80213f4:	08021147 	.word	0x08021147
 80213f8:	08021147 	.word	0x08021147
 80213fc:	08021147 	.word	0x08021147
 8021400:	08021147 	.word	0x08021147
 8021404:	08021147 	.word	0x08021147
 8021408:	08021147 	.word	0x08021147
 802140c:	08021147 	.word	0x08021147
 8021410:	08021147 	.word	0x08021147
 8021414:	08021147 	.word	0x08021147
 8021418:	08021147 	.word	0x08021147
 802141c:	08021147 	.word	0x08021147
 8021420:	08021147 	.word	0x08021147
 8021424:	08021147 	.word	0x08021147
 8021428:	08021147 	.word	0x08021147
 802142c:	08021147 	.word	0x08021147
 8021430:	08021147 	.word	0x08021147
 8021434:	080214a9 	.word	0x080214a9
 8021438:	08021495 	.word	0x08021495
 802143c:	08021481 	.word	0x08021481
 8021440:	0802146d 	.word	0x0802146d
 8021444:	08021147 	.word	0x08021147
 8021448:	08021147 	.word	0x08021147
 802144c:	08021147 	.word	0x08021147
 8021450:	08021459 	.word	0x08021459
 8021454:	080214bd 	.word	0x080214bd
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8021458:	4b6b      	ldr	r3, [pc, #428]	; (8021608 <dhcp_recv+0x630>)
 802145a:	f240 625d 	movw	r2, #1629	; 0x65d
 802145e:	496b      	ldr	r1, [pc, #428]	; (802160c <dhcp_recv+0x634>)
 8021460:	486b      	ldr	r0, [pc, #428]	; (8021610 <dhcp_recv+0x638>)
 8021462:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8021466:	f003 ffc5 	bl	80253f4 <iprintf>
 802146a:	e60d      	b.n	8021088 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 802146c:	4b66      	ldr	r3, [pc, #408]	; (8021608 <dhcp_recv+0x630>)
 802146e:	f240 6259 	movw	r2, #1625	; 0x659
 8021472:	4966      	ldr	r1, [pc, #408]	; (802160c <dhcp_recv+0x634>)
 8021474:	4866      	ldr	r0, [pc, #408]	; (8021610 <dhcp_recv+0x638>)
 8021476:	f8dd b00c 	ldr.w	fp, [sp, #12]
 802147a:	f003 ffbb 	bl	80253f4 <iprintf>
 802147e:	e603      	b.n	8021088 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 8021480:	4b61      	ldr	r3, [pc, #388]	; (8021608 <dhcp_recv+0x630>)
 8021482:	f240 6255 	movw	r2, #1621	; 0x655
 8021486:	4963      	ldr	r1, [pc, #396]	; (8021614 <dhcp_recv+0x63c>)
 8021488:	4861      	ldr	r0, [pc, #388]	; (8021610 <dhcp_recv+0x638>)
 802148a:	f8dd b00c 	ldr.w	fp, [sp, #12]
 802148e:	f003 ffb1 	bl	80253f4 <iprintf>
 8021492:	e5f9      	b.n	8021088 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 8021494:	4b5c      	ldr	r3, [pc, #368]	; (8021608 <dhcp_recv+0x630>)
 8021496:	f240 624f 	movw	r2, #1615	; 0x64f
 802149a:	495e      	ldr	r1, [pc, #376]	; (8021614 <dhcp_recv+0x63c>)
 802149c:	485c      	ldr	r0, [pc, #368]	; (8021610 <dhcp_recv+0x638>)
 802149e:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80214a2:	f003 ffa7 	bl	80253f4 <iprintf>
 80214a6:	e5ef      	b.n	8021088 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 80214a8:	4b57      	ldr	r3, [pc, #348]	; (8021608 <dhcp_recv+0x630>)
 80214aa:	f240 6241 	movw	r2, #1601	; 0x641
 80214ae:	4957      	ldr	r1, [pc, #348]	; (802160c <dhcp_recv+0x634>)
 80214b0:	4857      	ldr	r0, [pc, #348]	; (8021610 <dhcp_recv+0x638>)
 80214b2:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80214b6:	f003 ff9d 	bl	80253f4 <iprintf>
 80214ba:	e5e5      	b.n	8021088 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 80214bc:	4b52      	ldr	r3, [pc, #328]	; (8021608 <dhcp_recv+0x630>)
 80214be:	f240 6261 	movw	r2, #1633	; 0x661
 80214c2:	4952      	ldr	r1, [pc, #328]	; (802160c <dhcp_recv+0x634>)
 80214c4:	4852      	ldr	r0, [pc, #328]	; (8021610 <dhcp_recv+0x638>)
 80214c6:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80214ca:	f003 ff93 	bl	80253f4 <iprintf>
 80214ce:	e5db      	b.n	8021088 <dhcp_recv+0xb0>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 80214d0:	4b4d      	ldr	r3, [pc, #308]	; (8021608 <dhcp_recv+0x630>)
 80214d2:	f240 6233 	movw	r2, #1587	; 0x633
 80214d6:	4950      	ldr	r1, [pc, #320]	; (8021618 <dhcp_recv+0x640>)
 80214d8:	484d      	ldr	r0, [pc, #308]	; (8021610 <dhcp_recv+0x638>)
 80214da:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80214de:	f003 ff89 	bl	80253f4 <iprintf>
 80214e2:	e5d1      	b.n	8021088 <dhcp_recv+0xb0>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 80214e4:	4b48      	ldr	r3, [pc, #288]	; (8021608 <dhcp_recv+0x630>)
 80214e6:	f240 622e 	movw	r2, #1582	; 0x62e
 80214ea:	4948      	ldr	r1, [pc, #288]	; (802160c <dhcp_recv+0x634>)
 80214ec:	4848      	ldr	r0, [pc, #288]	; (8021610 <dhcp_recv+0x638>)
 80214ee:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80214f2:	f003 ff7f 	bl	80253f4 <iprintf>
 80214f6:	e5c7      	b.n	8021088 <dhcp_recv+0xb0>
 80214f8:	9c05      	ldr	r4, [sp, #20]
    if (offset >= q->len) {
 80214fa:	896b      	ldrh	r3, [r5, #10]
 80214fc:	e628      	b.n	8021150 <dhcp_recv+0x178>
          } else if (decode_len == 4) {
 80214fe:	9c05      	ldr	r4, [sp, #20]
 8021500:	d027      	beq.n	8021552 <dhcp_recv+0x57a>
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 8021502:	2e01      	cmp	r6, #1
 8021504:	f040 80bb 	bne.w	802167e <dhcp_recv+0x6a6>
            value = ((u8_t *)&value)[0];
 8021508:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
          dhcp_set_option_value(dhcp, decode_idx, value);
 802150c:	4b3d      	ldr	r3, [pc, #244]	; (8021604 <dhcp_recv+0x62c>)
          dhcp_got_option(dhcp, decode_idx);
 802150e:	4a3c      	ldr	r2, [pc, #240]	; (8021600 <dhcp_recv+0x628>)
          dhcp_set_option_value(dhcp, decode_idx, value);
 8021510:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
          dhcp_got_option(dhcp, decode_idx);
 8021514:	2301      	movs	r3, #1
 8021516:	f802 3008 	strb.w	r3, [r2, r8]
          dhcp_set_option_value(dhcp, decode_idx, value);
 802151a:	e7ee      	b.n	80214fa <dhcp_recv+0x522>
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 802151c:	4b3a      	ldr	r3, [pc, #232]	; (8021608 <dhcp_recv+0x630>)
 802151e:	f240 6281 	movw	r2, #1665	; 0x681
 8021522:	493e      	ldr	r1, [pc, #248]	; (802161c <dhcp_recv+0x644>)
 8021524:	483a      	ldr	r0, [pc, #232]	; (8021610 <dhcp_recv+0x638>)
 8021526:	f8dd b00c 	ldr.w	fp, [sp, #12]
 802152a:	f003 ff63 	bl	80253f4 <iprintf>
 802152e:	e5ab      	b.n	8021088 <dhcp_recv+0xb0>
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 8021530:	4b35      	ldr	r3, [pc, #212]	; (8021608 <dhcp_recv+0x630>)
 8021532:	f240 629d 	movw	r2, #1693	; 0x69d
 8021536:	493a      	ldr	r1, [pc, #232]	; (8021620 <dhcp_recv+0x648>)
 8021538:	4835      	ldr	r0, [pc, #212]	; (8021610 <dhcp_recv+0x638>)
 802153a:	f8dd b00c 	ldr.w	fp, [sp, #12]
 802153e:	f003 ff59 	bl	80253f4 <iprintf>
 8021542:	e5a1      	b.n	8021088 <dhcp_recv+0xb0>
      parse_sname_as_options = 1;
 8021544:	2301      	movs	r3, #1
 8021546:	9304      	str	r3, [sp, #16]
    options_idx = DHCP_FILE_OFS;
 8021548:	236c      	movs	r3, #108	; 0x6c
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 802154a:	f04f 0bec 	mov.w	fp, #236	; 0xec
    options_idx = DHCP_FILE_OFS;
 802154e:	9302      	str	r3, [sp, #8]
 8021550:	e701      	b.n	8021356 <dhcp_recv+0x37e>
            value = lwip_ntohl(value);
 8021552:	9809      	ldr	r0, [sp, #36]	; 0x24
 8021554:	f7f7 fe4c 	bl	80191f0 <lwip_htonl>
 8021558:	e7d8      	b.n	802150c <dhcp_recv+0x534>
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 802155a:	4b2b      	ldr	r3, [pc, #172]	; (8021608 <dhcp_recv+0x630>)
 802155c:	f240 6251 	movw	r2, #1617	; 0x651
 8021560:	4930      	ldr	r1, [pc, #192]	; (8021624 <dhcp_recv+0x64c>)
 8021562:	482b      	ldr	r0, [pc, #172]	; (8021610 <dhcp_recv+0x638>)
 8021564:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8021568:	f003 ff44 	bl	80253f4 <iprintf>
 802156c:	e58c      	b.n	8021088 <dhcp_recv+0xb0>
        LWIP_ERROR("len %% 4 == 0", len % 4 == 0, return ERR_VAL;);
 802156e:	4b26      	ldr	r3, [pc, #152]	; (8021608 <dhcp_recv+0x630>)
 8021570:	f240 6239 	movw	r2, #1593	; 0x639
 8021574:	492c      	ldr	r1, [pc, #176]	; (8021628 <dhcp_recv+0x650>)
 8021576:	4826      	ldr	r0, [pc, #152]	; (8021610 <dhcp_recv+0x638>)
 8021578:	f8dd b00c 	ldr.w	fp, [sp, #12]
 802157c:	f003 ff3a 	bl	80253f4 <iprintf>
 8021580:	e582      	b.n	8021088 <dhcp_recv+0xb0>
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 8021582:	4b1f      	ldr	r3, [pc, #124]	; (8021600 <dhcp_recv+0x628>)
 8021584:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8021588:	785b      	ldrb	r3, [r3, #1]
 802158a:	e9dd a906 	ldrd	sl, r9, [sp, #24]
 802158e:	2b00      	cmp	r3, #0
 8021590:	f43f ad7a 	beq.w	8021088 <dhcp_recv+0xb0>
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 8021594:	4a1b      	ldr	r2, [pc, #108]	; (8021604 <dhcp_recv+0x62c>)
  msg_in = (struct dhcp_msg *)p->payload;
 8021596:	f8db 4004 	ldr.w	r4, [fp, #4]
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 802159a:	7913      	ldrb	r3, [r2, #4]
  if (msg_type == DHCP_ACK) {
 802159c:	2b05      	cmp	r3, #5
 802159e:	d01d      	beq.n	80215dc <dhcp_recv+0x604>
  else if ((msg_type == DHCP_NAK) &&
 80215a0:	2b06      	cmp	r3, #6
 80215a2:	d043      	beq.n	802162c <dhcp_recv+0x654>
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 80215a4:	2b02      	cmp	r3, #2
 80215a6:	f47f ad6f 	bne.w	8021088 <dhcp_recv+0xb0>
 80215aa:	f899 3005 	ldrb.w	r3, [r9, #5]
 80215ae:	2b06      	cmp	r3, #6
 80215b0:	f47f ad6a 	bne.w	8021088 <dhcp_recv+0xb0>
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 80215b4:	4b12      	ldr	r3, [pc, #72]	; (8021600 <dhcp_recv+0x628>)
 80215b6:	789b      	ldrb	r3, [r3, #2]
 80215b8:	2b00      	cmp	r3, #0
 80215ba:	f43f ad65 	beq.w	8021088 <dhcp_recv+0xb0>
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80215be:	f8da 5028 	ldr.w	r5, [sl, #40]	; 0x28
    dhcp->request_timeout = 0; /* stop timer */
 80215c2:	9b04      	ldr	r3, [sp, #16]
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 80215c4:	6890      	ldr	r0, [r2, #8]
    dhcp->request_timeout = 0; /* stop timer */
 80215c6:	812b      	strh	r3, [r5, #8]
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 80215c8:	f7f7 fe12 	bl	80191f0 <lwip_htonl>
 80215cc:	4603      	mov	r3, r0
    dhcp_select(netif);
 80215ce:	4650      	mov	r0, sl
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 80215d0:	61ab      	str	r3, [r5, #24]
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 80215d2:	6923      	ldr	r3, [r4, #16]
 80215d4:	61eb      	str	r3, [r5, #28]
    dhcp_select(netif);
 80215d6:	f7ff fbbf 	bl	8020d58 <dhcp_select.isra.0>
 80215da:	e555      	b.n	8021088 <dhcp_recv+0xb0>
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 80215dc:	f899 3005 	ldrb.w	r3, [r9, #5]
 80215e0:	2b01      	cmp	r3, #1
 80215e2:	d03f      	beq.n	8021664 <dhcp_recv+0x68c>
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 80215e4:	3b03      	subs	r3, #3
 80215e6:	2b02      	cmp	r3, #2
 80215e8:	f63f ad4e 	bhi.w	8021088 <dhcp_recv+0xb0>
      dhcp_handle_ack(netif, msg_in);
 80215ec:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 80215f0:	4621      	mov	r1, r4
 80215f2:	f7ff f8c1 	bl	8020778 <dhcp_handle_ack.isra.0>
      dhcp_bind(netif);
 80215f6:	4650      	mov	r0, sl
 80215f8:	f7fe ffb2 	bl	8020560 <dhcp_bind>
 80215fc:	e544      	b.n	8021088 <dhcp_recv+0xb0>
 80215fe:	bf00      	nop
 8021600:	2002e138 	.word	0x2002e138
 8021604:	2002e144 	.word	0x2002e144
 8021608:	08045330 	.word	0x08045330
 802160c:	08045594 	.word	0x08045594
 8021610:	0802a048 	.word	0x0802a048
 8021614:	080455c4 	.word	0x080455c4
 8021618:	080455a0 	.word	0x080455a0
 802161c:	080455fc 	.word	0x080455fc
 8021620:	08045628 	.word	0x08045628
 8021624:	080455d0 	.word	0x080455d0
 8021628:	080455b4 	.word	0x080455b4
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 802162c:	f899 3005 	ldrb.w	r3, [r9, #5]
 8021630:	1eda      	subs	r2, r3, #3
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 8021632:	2a02      	cmp	r2, #2
 8021634:	d902      	bls.n	802163c <dhcp_recv+0x664>
 8021636:	2b01      	cmp	r3, #1
 8021638:	f47f ad26 	bne.w	8021088 <dhcp_recv+0xb0>
  struct dhcp *dhcp = netif_dhcp_data(netif);
 802163c:	f8da 3028 	ldr.w	r3, [sl, #40]	; 0x28
  if (new_state != dhcp->state) {
 8021640:	795a      	ldrb	r2, [r3, #5]
 8021642:	2a0c      	cmp	r2, #12
 8021644:	d004      	beq.n	8021650 <dhcp_recv+0x678>
    dhcp->tries = 0;
 8021646:	2200      	movs	r2, #0
    dhcp->state = new_state;
 8021648:	210c      	movs	r1, #12
    dhcp->tries = 0;
 802164a:	719a      	strb	r2, [r3, #6]
    dhcp->state = new_state;
 802164c:	7159      	strb	r1, [r3, #5]
    dhcp->request_timeout = 0;
 802164e:	811a      	strh	r2, [r3, #8]
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 8021650:	4b1c      	ldr	r3, [pc, #112]	; (80216c4 <dhcp_recv+0x6ec>)
 8021652:	4650      	mov	r0, sl
 8021654:	461a      	mov	r2, r3
 8021656:	4619      	mov	r1, r3
 8021658:	f7f9 f968 	bl	801a92c <netif_set_addr>
  dhcp_discover(netif);
 802165c:	4650      	mov	r0, sl
 802165e:	f7ff fa95 	bl	8020b8c <dhcp_discover>
}
 8021662:	e511      	b.n	8021088 <dhcp_recv+0xb0>
      dhcp_handle_ack(netif, msg_in);
 8021664:	4621      	mov	r1, r4
 8021666:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 802166a:	f7ff f885 	bl	8020778 <dhcp_handle_ack.isra.0>
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 802166e:	f89a 3035 	ldrb.w	r3, [sl, #53]	; 0x35
        dhcp_check(netif);
 8021672:	4650      	mov	r0, sl
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 8021674:	0719      	lsls	r1, r3, #28
 8021676:	d5bf      	bpl.n	80215f8 <dhcp_recv+0x620>
        dhcp_check(netif);
 8021678:	f7fe ff5a 	bl	8020530 <dhcp_check>
 802167c:	e504      	b.n	8021088 <dhcp_recv+0xb0>
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 802167e:	4b12      	ldr	r3, [pc, #72]	; (80216c8 <dhcp_recv+0x6f0>)
 8021680:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 8021684:	4911      	ldr	r1, [pc, #68]	; (80216cc <dhcp_recv+0x6f4>)
 8021686:	4812      	ldr	r0, [pc, #72]	; (80216d0 <dhcp_recv+0x6f8>)
 8021688:	f8dd b00c 	ldr.w	fp, [sp, #12]
 802168c:	f003 feb2 	bl	80253f4 <iprintf>
 8021690:	e4fa      	b.n	8021088 <dhcp_recv+0xb0>
      if (offset + len + 2 > 0xFFFF) {
 8021692:	4434      	add	r4, r6
 8021694:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 8021698:	4294      	cmp	r4, r2
 802169a:	f73f acf3 	bgt.w	8021084 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 802169e:	19bc      	adds	r4, r7, r6
 80216a0:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 80216a2:	e555      	b.n	8021150 <dhcp_recv+0x178>
      if (offset + len + 2 > 0xFFFF) {
 80216a4:	4434      	add	r4, r6
 80216a6:	f64f 71fd 	movw	r1, #65533	; 0xfffd
 80216aa:	428c      	cmp	r4, r1
 80216ac:	f73f acea 	bgt.w	8021084 <dhcp_recv+0xac>
      offset = (u16_t)(offset + len + 2);
 80216b0:	19bc      	adds	r4, r7, r6
 80216b2:	b2a4      	uxth	r4, r4
      if (decode_len > 0) {
 80216b4:	2e00      	cmp	r6, #0
 80216b6:	f43f ad4b 	beq.w	8021150 <dhcp_recv+0x178>
        decode_len = LWIP_MIN(len, 4 * DNS_MAX_SERVERS);
 80216ba:	4616      	mov	r6, r2
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
 80216bc:	f04f 0808 	mov.w	r8, #8
 80216c0:	e563      	b.n	802118a <dhcp_recv+0x1b2>
 80216c2:	bf00      	nop
 80216c4:	080459e4 	.word	0x080459e4
 80216c8:	08045330 	.word	0x08045330
 80216cc:	08045614 	.word	0x08045614
 80216d0:	0802a048 	.word	0x0802a048

080216d4 <dhcp_network_changed>:
{
 80216d4:	b538      	push	{r3, r4, r5, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80216d6:	6a85      	ldr	r5, [r0, #40]	; 0x28
  if (!dhcp) {
 80216d8:	b135      	cbz	r5, 80216e8 <dhcp_network_changed+0x14>
  switch (dhcp->state) {
 80216da:	796b      	ldrb	r3, [r5, #5]
 80216dc:	4604      	mov	r4, r0
 80216de:	2b05      	cmp	r3, #5
 80216e0:	d803      	bhi.n	80216ea <dhcp_network_changed+0x16>
 80216e2:	2b02      	cmp	r3, #2
 80216e4:	d813      	bhi.n	802170e <dhcp_network_changed+0x3a>
 80216e6:	b95b      	cbnz	r3, 8021700 <dhcp_network_changed+0x2c>
}
 80216e8:	bd38      	pop	{r3, r4, r5, pc}
  switch (dhcp->state) {
 80216ea:	2b0a      	cmp	r3, #10
 80216ec:	d00f      	beq.n	802170e <dhcp_network_changed+0x3a>
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 80216ee:	2b0c      	cmp	r3, #12
 80216f0:	d906      	bls.n	8021700 <dhcp_network_changed+0x2c>
 80216f2:	4b0a      	ldr	r3, [pc, #40]	; (802171c <dhcp_network_changed+0x48>)
 80216f4:	f240 326d 	movw	r2, #877	; 0x36d
 80216f8:	4909      	ldr	r1, [pc, #36]	; (8021720 <dhcp_network_changed+0x4c>)
 80216fa:	480a      	ldr	r0, [pc, #40]	; (8021724 <dhcp_network_changed+0x50>)
 80216fc:	f003 fe7a 	bl	80253f4 <iprintf>
      dhcp->tries = 0;
 8021700:	2300      	movs	r3, #0
      dhcp_discover(netif);
 8021702:	4620      	mov	r0, r4
      dhcp->tries = 0;
 8021704:	71ab      	strb	r3, [r5, #6]
}
 8021706:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      dhcp_discover(netif);
 802170a:	f7ff ba3f 	b.w	8020b8c <dhcp_discover>
      dhcp->tries = 0;
 802170e:	2300      	movs	r3, #0
      dhcp_reboot(netif);
 8021710:	4620      	mov	r0, r4
      dhcp->tries = 0;
 8021712:	71ab      	strb	r3, [r5, #6]
}
 8021714:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      dhcp_reboot(netif);
 8021718:	f7ff b938 	b.w	802098c <dhcp_reboot.isra.0>
 802171c:	08045330 	.word	0x08045330
 8021720:	08045670 	.word	0x08045670
 8021724:	0802a048 	.word	0x0802a048

08021728 <dhcp_arp_reply>:
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8021728:	2800      	cmp	r0, #0
 802172a:	d066      	beq.n	80217fa <dhcp_arp_reply+0xd2>
{
 802172c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  dhcp = netif_dhcp_data(netif);
 8021730:	6a85      	ldr	r5, [r0, #40]	; 0x28
{
 8021732:	b085      	sub	sp, #20
 8021734:	4604      	mov	r4, r0
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 8021736:	b115      	cbz	r5, 802173e <dhcp_arp_reply+0x16>
 8021738:	796b      	ldrb	r3, [r5, #5]
 802173a:	2b08      	cmp	r3, #8
 802173c:	d002      	beq.n	8021744 <dhcp_arp_reply+0x1c>
}
 802173e:	b005      	add	sp, #20
 8021740:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 8021744:	680a      	ldr	r2, [r1, #0]
 8021746:	69eb      	ldr	r3, [r5, #28]
 8021748:	429a      	cmp	r2, r3
 802174a:	d1f8      	bne.n	802173e <dhcp_arp_reply+0x16>
    dhcp->tries = 0;
 802174c:	2200      	movs	r2, #0
    dhcp->state = new_state;
 802174e:	230c      	movs	r3, #12
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 8021750:	4629      	mov	r1, r5
    dhcp->tries = 0;
 8021752:	71aa      	strb	r2, [r5, #6]
    dhcp->state = new_state;
 8021754:	716b      	strb	r3, [r5, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 8021756:	f10d 030e 	add.w	r3, sp, #14
    dhcp->request_timeout = 0;
 802175a:	812a      	strh	r2, [r5, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 802175c:	2204      	movs	r2, #4
 802175e:	f7ff f863 	bl	8020828 <dhcp_create_msg>
  if (p_out != NULL) {
 8021762:	4606      	mov	r6, r0
 8021764:	2800      	cmp	r0, #0
 8021766:	d040      	beq.n	80217ea <dhcp_arp_reply+0xc2>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8021768:	f8bd 900e 	ldrh.w	r9, [sp, #14]
 802176c:	6847      	ldr	r7, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 802176e:	f109 0306 	add.w	r3, r9, #6
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8021772:	37f0      	adds	r7, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021774:	2b44      	cmp	r3, #68	; 0x44
 8021776:	d847      	bhi.n	8021808 <dhcp_arp_reply+0xe0>
  options[options_out_len++] = option_type;
 8021778:	2232      	movs	r2, #50	; 0x32
 802177a:	f109 0301 	add.w	r3, r9, #1
  options[options_out_len++] = option_len;
 802177e:	f109 0802 	add.w	r8, r9, #2
  options[options_out_len++] = option_type;
 8021782:	f807 2009 	strb.w	r2, [r7, r9]
  options[options_out_len++] = option_len;
 8021786:	b29b      	uxth	r3, r3
 8021788:	2204      	movs	r2, #4
 802178a:	fa1f f888 	uxth.w	r8, r8
 802178e:	54fa      	strb	r2, [r7, r3]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8021790:	69e8      	ldr	r0, [r5, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8021792:	f8ad 800e 	strh.w	r8, [sp, #14]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8021796:	f7f7 fd2b 	bl	80191f0 <lwip_htonl>
 802179a:	4639      	mov	r1, r7
 802179c:	4602      	mov	r2, r0
 802179e:	4640      	mov	r0, r8
 80217a0:	f7fe fea2 	bl	80204e8 <dhcp_option_long>
  options[options_out_len++] = DHCP_OPTION_END;
 80217a4:	1c41      	adds	r1, r0, #1
 80217a6:	23ff      	movs	r3, #255	; 0xff
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 80217a8:	f8ad 000e 	strh.w	r0, [sp, #14]
  options[options_out_len++] = DHCP_OPTION_END;
 80217ac:	b289      	uxth	r1, r1
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 80217ae:	4602      	mov	r2, r0
  options[options_out_len++] = DHCP_OPTION_END;
 80217b0:	543b      	strb	r3, [r7, r0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 80217b2:	2943      	cmp	r1, #67	; 0x43
 80217b4:	d807      	bhi.n	80217c6 <dhcp_arp_reply+0x9e>
    options[options_out_len++] = 0;
 80217b6:	f1c2 0243 	rsb	r2, r2, #67	; 0x43
 80217ba:	1878      	adds	r0, r7, r1
 80217bc:	2100      	movs	r1, #0
 80217be:	b292      	uxth	r2, r2
 80217c0:	f002 fe7a 	bl	80244b8 <memset>
 80217c4:	2144      	movs	r1, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 80217c6:	31f0      	adds	r1, #240	; 0xf0
 80217c8:	4630      	mov	r0, r6
 80217ca:	b289      	uxth	r1, r1
 80217cc:	f7f9 fc30 	bl	801b030 <pbuf_realloc>
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 80217d0:	4911      	ldr	r1, [pc, #68]	; (8021818 <dhcp_arp_reply+0xf0>)
 80217d2:	4a12      	ldr	r2, [pc, #72]	; (802181c <dhcp_arp_reply+0xf4>)
 80217d4:	2343      	movs	r3, #67	; 0x43
 80217d6:	9400      	str	r4, [sp, #0]
 80217d8:	6808      	ldr	r0, [r1, #0]
 80217da:	4631      	mov	r1, r6
 80217dc:	9201      	str	r2, [sp, #4]
 80217de:	4a10      	ldr	r2, [pc, #64]	; (8021820 <dhcp_arp_reply+0xf8>)
 80217e0:	f7fe fc6c 	bl	80200bc <udp_sendto_if_src>
    pbuf_free(p_out);
 80217e4:	4630      	mov	r0, r6
 80217e6:	f7f9 fd3b 	bl	801b260 <pbuf_free>
  if (dhcp->tries < 255) {
 80217ea:	79ab      	ldrb	r3, [r5, #6]
 80217ec:	2bff      	cmp	r3, #255	; 0xff
 80217ee:	d001      	beq.n	80217f4 <dhcp_arp_reply+0xcc>
    dhcp->tries++;
 80217f0:	3301      	adds	r3, #1
 80217f2:	71ab      	strb	r3, [r5, #6]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 80217f4:	2314      	movs	r3, #20
 80217f6:	812b      	strh	r3, [r5, #8]
  return result;
 80217f8:	e7a1      	b.n	802173e <dhcp_arp_reply+0x16>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80217fa:	4b0a      	ldr	r3, [pc, #40]	; (8021824 <dhcp_arp_reply+0xfc>)
 80217fc:	f240 328b 	movw	r2, #907	; 0x38b
 8021800:	4909      	ldr	r1, [pc, #36]	; (8021828 <dhcp_arp_reply+0x100>)
 8021802:	480a      	ldr	r0, [pc, #40]	; (802182c <dhcp_arp_reply+0x104>)
 8021804:	f003 bdf6 	b.w	80253f4 <iprintf>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021808:	4b06      	ldr	r3, [pc, #24]	; (8021824 <dhcp_arp_reply+0xfc>)
 802180a:	f240 529a 	movw	r2, #1434	; 0x59a
 802180e:	4908      	ldr	r1, [pc, #32]	; (8021830 <dhcp_arp_reply+0x108>)
 8021810:	4806      	ldr	r0, [pc, #24]	; (802182c <dhcp_arp_reply+0x104>)
 8021812:	f003 fdef 	bl	80253f4 <iprintf>
 8021816:	e7af      	b.n	8021778 <dhcp_arp_reply+0x50>
 8021818:	2002e130 	.word	0x2002e130
 802181c:	080459e4 	.word	0x080459e4
 8021820:	080459e8 	.word	0x080459e8
 8021824:	08045330 	.word	0x08045330
 8021828:	0802cdc0 	.word	0x0802cdc0
 802182c:	0802a048 	.word	0x0802a048
 8021830:	080454a4 	.word	0x080454a4

08021834 <dhcp_renew>:
{
 8021834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8021838:	6a87      	ldr	r7, [r0, #40]	; 0x28
{
 802183a:	b087      	sub	sp, #28
 802183c:	4683      	mov	fp, r0
  if (new_state != dhcp->state) {
 802183e:	797b      	ldrb	r3, [r7, #5]
 8021840:	2b05      	cmp	r3, #5
 8021842:	d004      	beq.n	802184e <dhcp_renew+0x1a>
    dhcp->tries = 0;
 8021844:	2300      	movs	r3, #0
    dhcp->state = new_state;
 8021846:	2205      	movs	r2, #5
    dhcp->tries = 0;
 8021848:	71bb      	strb	r3, [r7, #6]
    dhcp->state = new_state;
 802184a:	717a      	strb	r2, [r7, #5]
    dhcp->request_timeout = 0;
 802184c:	813b      	strh	r3, [r7, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 802184e:	f10d 0316 	add.w	r3, sp, #22
 8021852:	2203      	movs	r2, #3
 8021854:	4639      	mov	r1, r7
 8021856:	4658      	mov	r0, fp
 8021858:	f7fe ffe6 	bl	8020828 <dhcp_create_msg>
  if (p_out != NULL) {
 802185c:	4605      	mov	r5, r0
 802185e:	2800      	cmp	r0, #0
 8021860:	f000 80b9 	beq.w	80219d6 <dhcp_renew+0x1a2>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8021864:	f8bd 4016 	ldrh.w	r4, [sp, #22]
 8021868:	6846      	ldr	r6, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 802186a:	f104 0804 	add.w	r8, r4, #4
 802186e:	f104 0902 	add.w	r9, r4, #2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8021872:	36f0      	adds	r6, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021874:	f1b8 0f44 	cmp.w	r8, #68	; 0x44
 8021878:	f200 8095 	bhi.w	80219a6 <dhcp_renew+0x172>
  options[options_out_len++] = option_type;
 802187c:	2239      	movs	r2, #57	; 0x39
 802187e:	1c63      	adds	r3, r4, #1
 8021880:	fa1f f189 	uxth.w	r1, r9
 8021884:	5532      	strb	r2, [r6, r4]
  options[options_out_len++] = option_len;
 8021886:	b29b      	uxth	r3, r3
 8021888:	2202      	movs	r2, #2
 802188a:	9103      	str	r1, [sp, #12]
 802188c:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 802188e:	188b      	adds	r3, r1, r2
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8021890:	f8bb a02c 	ldrh.w	sl, [fp, #44]	; 0x2c
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8021894:	2b44      	cmp	r3, #68	; 0x44
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8021896:	f8ad 9016 	strh.w	r9, [sp, #22]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 802189a:	f200 8094 	bhi.w	80219c6 <dhcp_renew+0x192>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 802189e:	1ce3      	adds	r3, r4, #3
 80218a0:	fa1f f988 	uxth.w	r9, r8
 80218a4:	ea4f 221a 	mov.w	r2, sl, lsr #8
 80218a8:	9903      	ldr	r1, [sp, #12]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 80218aa:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 80218ac:	5472      	strb	r2, [r6, r1]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 80218ae:	f806 a003 	strb.w	sl, [r6, r3]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 80218b2:	f109 0306 	add.w	r3, r9, #6
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 80218b6:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 80218ba:	2b44      	cmp	r3, #68	; 0x44
 80218bc:	d87b      	bhi.n	80219b6 <dhcp_renew+0x182>
  options[options_out_len++] = option_len;
 80218be:	f104 0806 	add.w	r8, r4, #6
  options[options_out_len++] = option_type;
 80218c2:	2237      	movs	r2, #55	; 0x37
 80218c4:	1d63      	adds	r3, r4, #5
 80218c6:	f8df a134 	ldr.w	sl, [pc, #308]	; 80219fc <dhcp_renew+0x1c8>
  options[options_out_len++] = option_len;
 80218ca:	fa1f f888 	uxth.w	r8, r8
  options[options_out_len++] = option_type;
 80218ce:	f806 2009 	strb.w	r2, [r6, r9]
  options[options_out_len++] = option_len;
 80218d2:	b29b      	uxth	r3, r3
 80218d4:	2204      	movs	r2, #4
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 80218d6:	f1b8 0f43 	cmp.w	r8, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 80218da:	f04f 0901 	mov.w	r9, #1
  options[options_out_len++] = option_len;
 80218de:	54f2      	strb	r2, [r6, r3]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 80218e0:	493e      	ldr	r1, [pc, #248]	; (80219dc <dhcp_renew+0x1a8>)
 80218e2:	4b3f      	ldr	r3, [pc, #252]	; (80219e0 <dhcp_renew+0x1ac>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 80218e4:	f8ad 8016 	strh.w	r8, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 80218e8:	d80f      	bhi.n	802190a <dhcp_renew+0xd6>
  options[options_out_len++] = value;
 80218ea:	f108 0201 	add.w	r2, r8, #1
 80218ee:	f806 9008 	strb.w	r9, [r6, r8]
 80218f2:	fa1f f882 	uxth.w	r8, r2
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80218f6:	4a3b      	ldr	r2, [pc, #236]	; (80219e4 <dhcp_renew+0x1b0>)
 80218f8:	4592      	cmp	sl, r2
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 80218fa:	f8ad 8016 	strh.w	r8, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80218fe:	d00c      	beq.n	802191a <dhcp_renew+0xe6>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8021900:	f1b8 0f43 	cmp.w	r8, #67	; 0x43
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8021904:	f81a 9b01 	ldrb.w	r9, [sl], #1
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8021908:	d9ef      	bls.n	80218ea <dhcp_renew+0xb6>
 802190a:	f240 52a6 	movw	r2, #1446	; 0x5a6
 802190e:	4836      	ldr	r0, [pc, #216]	; (80219e8 <dhcp_renew+0x1b4>)
 8021910:	f003 fd70 	bl	80253f4 <iprintf>
 8021914:	4b32      	ldr	r3, [pc, #200]	; (80219e0 <dhcp_renew+0x1ac>)
 8021916:	4931      	ldr	r1, [pc, #196]	; (80219dc <dhcp_renew+0x1a8>)
 8021918:	e7e7      	b.n	80218ea <dhcp_renew+0xb6>
  options[options_out_len++] = DHCP_OPTION_END;
 802191a:	f104 000b 	add.w	r0, r4, #11
  options[options_out_len++] = value;
 802191e:	f104 030a 	add.w	r3, r4, #10
  options[options_out_len++] = DHCP_OPTION_END;
 8021922:	22ff      	movs	r2, #255	; 0xff
 8021924:	b280      	uxth	r0, r0
 8021926:	b29b      	uxth	r3, r3
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8021928:	2843      	cmp	r0, #67	; 0x43
  options[options_out_len++] = DHCP_OPTION_END;
 802192a:	54f2      	strb	r2, [r6, r3]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 802192c:	d808      	bhi.n	8021940 <dhcp_renew+0x10c>
    options[options_out_len++] = 0;
 802192e:	f1c4 0438 	rsb	r4, r4, #56	; 0x38
 8021932:	4430      	add	r0, r6
 8021934:	2100      	movs	r1, #0
 8021936:	b2a4      	uxth	r4, r4
 8021938:	1c62      	adds	r2, r4, #1
 802193a:	f002 fdbd 	bl	80244b8 <memset>
 802193e:	2044      	movs	r0, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8021940:	f100 01f0 	add.w	r1, r0, #240	; 0xf0
 8021944:	4628      	mov	r0, r5
 8021946:	b289      	uxth	r1, r1
 8021948:	f7f9 fb72 	bl	801b030 <pbuf_realloc>
    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 802194c:	4827      	ldr	r0, [pc, #156]	; (80219ec <dhcp_renew+0x1b8>)
 802194e:	2343      	movs	r3, #67	; 0x43
 8021950:	f107 0218 	add.w	r2, r7, #24
 8021954:	6800      	ldr	r0, [r0, #0]
 8021956:	4629      	mov	r1, r5
 8021958:	f8cd b000 	str.w	fp, [sp]
 802195c:	f7fe fc62 	bl	8020224 <udp_sendto_if>
 8021960:	4604      	mov	r4, r0
    pbuf_free(p_out);
 8021962:	4628      	mov	r0, r5
 8021964:	f7f9 fc7c 	bl	801b260 <pbuf_free>
  if (dhcp->tries < 255) {
 8021968:	79bb      	ldrb	r3, [r7, #6]
 802196a:	2bff      	cmp	r3, #255	; 0xff
 802196c:	d015      	beq.n	802199a <dhcp_renew+0x166>
    dhcp->tries++;
 802196e:	3301      	adds	r3, #1
 8021970:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 8021972:	2b09      	cmp	r3, #9
    dhcp->tries++;
 8021974:	71bb      	strb	r3, [r7, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 8021976:	d810      	bhi.n	802199a <dhcp_renew+0x166>
 8021978:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 802197c:	4a1c      	ldr	r2, [pc, #112]	; (80219f0 <dhcp_renew+0x1bc>)
}
 802197e:	4620      	mov	r0, r4
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 8021980:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8021984:	011b      	lsls	r3, r3, #4
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8021986:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 802198a:	b29b      	uxth	r3, r3
 802198c:	fba2 2303 	umull	r2, r3, r2, r3
 8021990:	095b      	lsrs	r3, r3, #5
 8021992:	813b      	strh	r3, [r7, #8]
}
 8021994:	b007      	add	sp, #28
 8021996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 802199a:	2328      	movs	r3, #40	; 0x28
}
 802199c:	4620      	mov	r0, r4
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 802199e:	813b      	strh	r3, [r7, #8]
}
 80219a0:	b007      	add	sp, #28
 80219a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 80219a6:	4b0e      	ldr	r3, [pc, #56]	; (80219e0 <dhcp_renew+0x1ac>)
 80219a8:	f240 529a 	movw	r2, #1434	; 0x59a
 80219ac:	4911      	ldr	r1, [pc, #68]	; (80219f4 <dhcp_renew+0x1c0>)
 80219ae:	480e      	ldr	r0, [pc, #56]	; (80219e8 <dhcp_renew+0x1b4>)
 80219b0:	f003 fd20 	bl	80253f4 <iprintf>
 80219b4:	e762      	b.n	802187c <dhcp_renew+0x48>
 80219b6:	4b0a      	ldr	r3, [pc, #40]	; (80219e0 <dhcp_renew+0x1ac>)
 80219b8:	f240 529a 	movw	r2, #1434	; 0x59a
 80219bc:	490d      	ldr	r1, [pc, #52]	; (80219f4 <dhcp_renew+0x1c0>)
 80219be:	480a      	ldr	r0, [pc, #40]	; (80219e8 <dhcp_renew+0x1b4>)
 80219c0:	f003 fd18 	bl	80253f4 <iprintf>
 80219c4:	e77b      	b.n	80218be <dhcp_renew+0x8a>
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 80219c6:	4b06      	ldr	r3, [pc, #24]	; (80219e0 <dhcp_renew+0x1ac>)
 80219c8:	f240 52ae 	movw	r2, #1454	; 0x5ae
 80219cc:	490a      	ldr	r1, [pc, #40]	; (80219f8 <dhcp_renew+0x1c4>)
 80219ce:	4806      	ldr	r0, [pc, #24]	; (80219e8 <dhcp_renew+0x1b4>)
 80219d0:	f003 fd10 	bl	80253f4 <iprintf>
 80219d4:	e763      	b.n	802189e <dhcp_renew+0x6a>
    result = ERR_MEM;
 80219d6:	f04f 34ff 	mov.w	r4, #4294967295
 80219da:	e7c5      	b.n	8021968 <dhcp_renew+0x134>
 80219dc:	08045524 	.word	0x08045524
 80219e0:	08045330 	.word	0x08045330
 80219e4:	080456ac 	.word	0x080456ac
 80219e8:	0802a048 	.word	0x0802a048
 80219ec:	2002e130 	.word	0x2002e130
 80219f0:	10624dd3 	.word	0x10624dd3
 80219f4:	080454a4 	.word	0x080454a4
 80219f8:	080454e8 	.word	0x080454e8
 80219fc:	080456a9 	.word	0x080456a9

08021a00 <dhcp_release_and_stop>:
{
 8021a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8021a04:	6a84      	ldr	r4, [r0, #40]	; 0x28
{
 8021a06:	b084      	sub	sp, #16
  if (dhcp == NULL) {
 8021a08:	2c00      	cmp	r4, #0
 8021a0a:	d06c      	beq.n	8021ae6 <dhcp_release_and_stop+0xe6>
  if (dhcp->state == DHCP_STATE_OFF) {
 8021a0c:	7962      	ldrb	r2, [r4, #5]
 8021a0e:	2a00      	cmp	r2, #0
 8021a10:	d069      	beq.n	8021ae6 <dhcp_release_and_stop+0xe6>
  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 8021a12:	69a1      	ldr	r1, [r4, #24]
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 8021a14:	2300      	movs	r3, #0
 8021a16:	4605      	mov	r5, r0
  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 8021a18:	9103      	str	r1, [sp, #12]
u8_t
dhcp_supplied_address(const struct netif *netif)
{
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
    struct dhcp *dhcp = netif_dhcp_data(netif);
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 8021a1a:	1f11      	subs	r1, r2, #4
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 8021a1c:	61e3      	str	r3, [r4, #28]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 8021a1e:	2901      	cmp	r1, #1
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 8021a20:	61a3      	str	r3, [r4, #24]
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 8021a22:	62a3      	str	r3, [r4, #40]	; 0x28
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 8021a24:	81e3      	strh	r3, [r4, #14]
 8021a26:	6123      	str	r3, [r4, #16]
 8021a28:	82a3      	strh	r3, [r4, #20]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 8021a2a:	e9c4 3308 	strd	r3, r3, [r4, #32]
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 8021a2e:	e9c4 330b 	strd	r3, r3, [r4, #44]	; 0x2c
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 8021a32:	d901      	bls.n	8021a38 <dhcp_release_and_stop+0x38>
 8021a34:	2a0a      	cmp	r2, #10
 8021a36:	d148      	bne.n	8021aca <dhcp_release_and_stop+0xca>
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 8021a38:	f10d 030a 	add.w	r3, sp, #10
 8021a3c:	2207      	movs	r2, #7
 8021a3e:	4621      	mov	r1, r4
 8021a40:	4628      	mov	r0, r5
 8021a42:	f7fe fef1 	bl	8020828 <dhcp_create_msg>
    if (p_out != NULL) {
 8021a46:	4606      	mov	r6, r0
 8021a48:	2800      	cmp	r0, #0
 8021a4a:	d03e      	beq.n	8021aca <dhcp_release_and_stop+0xca>
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8021a4c:	f8bd 800a 	ldrh.w	r8, [sp, #10]
 8021a50:	6877      	ldr	r7, [r6, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021a52:	f108 0306 	add.w	r3, r8, #6
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8021a56:	37f0      	adds	r7, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021a58:	2b44      	cmp	r3, #68	; 0x44
 8021a5a:	d84e      	bhi.n	8021afa <dhcp_release_and_stop+0xfa>
  options[options_out_len++] = option_type;
 8021a5c:	f108 0301 	add.w	r3, r8, #1
 8021a60:	2236      	movs	r2, #54	; 0x36
  options[options_out_len++] = option_len;
 8021a62:	b29b      	uxth	r3, r3
  options[options_out_len++] = option_type;
 8021a64:	f807 2008 	strb.w	r2, [r7, r8]
  options[options_out_len++] = option_len;
 8021a68:	2204      	movs	r2, #4
 8021a6a:	f108 0802 	add.w	r8, r8, #2
 8021a6e:	54fa      	strb	r2, [r7, r3]
 8021a70:	fa1f f888 	uxth.w	r8, r8
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 8021a74:	9803      	ldr	r0, [sp, #12]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8021a76:	f8ad 800a 	strh.w	r8, [sp, #10]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 8021a7a:	f7f7 fbb9 	bl	80191f0 <lwip_htonl>
 8021a7e:	4639      	mov	r1, r7
 8021a80:	4602      	mov	r2, r0
 8021a82:	4640      	mov	r0, r8
 8021a84:	f7fe fd30 	bl	80204e8 <dhcp_option_long>
  options[options_out_len++] = DHCP_OPTION_END;
 8021a88:	1c43      	adds	r3, r0, #1
 8021a8a:	21ff      	movs	r1, #255	; 0xff
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 8021a8c:	f8ad 000a 	strh.w	r0, [sp, #10]
  options[options_out_len++] = DHCP_OPTION_END;
 8021a90:	b29b      	uxth	r3, r3
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 8021a92:	4602      	mov	r2, r0
  options[options_out_len++] = DHCP_OPTION_END;
 8021a94:	5439      	strb	r1, [r7, r0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8021a96:	2b43      	cmp	r3, #67	; 0x43
 8021a98:	d807      	bhi.n	8021aaa <dhcp_release_and_stop+0xaa>
    options[options_out_len++] = 0;
 8021a9a:	f1c2 0243 	rsb	r2, r2, #67	; 0x43
 8021a9e:	18f8      	adds	r0, r7, r3
 8021aa0:	2100      	movs	r1, #0
 8021aa2:	b292      	uxth	r2, r2
 8021aa4:	f002 fd08 	bl	80244b8 <memset>
 8021aa8:	2344      	movs	r3, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8021aaa:	33f0      	adds	r3, #240	; 0xf0
 8021aac:	4630      	mov	r0, r6
 8021aae:	b299      	uxth	r1, r3
 8021ab0:	f7f9 fabe 	bl	801b030 <pbuf_realloc>
      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8021ab4:	4a15      	ldr	r2, [pc, #84]	; (8021b0c <dhcp_release_and_stop+0x10c>)
 8021ab6:	9500      	str	r5, [sp, #0]
 8021ab8:	2343      	movs	r3, #67	; 0x43
 8021aba:	6810      	ldr	r0, [r2, #0]
 8021abc:	4631      	mov	r1, r6
 8021abe:	aa03      	add	r2, sp, #12
 8021ac0:	f7fe fbb0 	bl	8020224 <udp_sendto_if>
      pbuf_free(p_out);
 8021ac4:	4630      	mov	r0, r6
 8021ac6:	f7f9 fbcb 	bl	801b260 <pbuf_free>
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 8021aca:	4b11      	ldr	r3, [pc, #68]	; (8021b10 <dhcp_release_and_stop+0x110>)
 8021acc:	4628      	mov	r0, r5
 8021ace:	461a      	mov	r2, r3
 8021ad0:	4619      	mov	r1, r3
 8021ad2:	f7f8 ff2b 	bl	801a92c <netif_set_addr>
  if (new_state != dhcp->state) {
 8021ad6:	7963      	ldrb	r3, [r4, #5]
 8021ad8:	b11b      	cbz	r3, 8021ae2 <dhcp_release_and_stop+0xe2>
    dhcp->state = new_state;
 8021ada:	2300      	movs	r3, #0
 8021adc:	7163      	strb	r3, [r4, #5]
    dhcp->tries = 0;
 8021ade:	71a3      	strb	r3, [r4, #6]
    dhcp->request_timeout = 0;
 8021ae0:	8123      	strh	r3, [r4, #8]
  if (dhcp->pcb_allocated != 0) {
 8021ae2:	7923      	ldrb	r3, [r4, #4]
 8021ae4:	b913      	cbnz	r3, 8021aec <dhcp_release_and_stop+0xec>
}
 8021ae6:	b004      	add	sp, #16
 8021ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 8021aec:	f7fe fe22 	bl	8020734 <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 8021af0:	2300      	movs	r3, #0
 8021af2:	7123      	strb	r3, [r4, #4]
}
 8021af4:	b004      	add	sp, #16
 8021af6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021afa:	4b06      	ldr	r3, [pc, #24]	; (8021b14 <dhcp_release_and_stop+0x114>)
 8021afc:	f240 529a 	movw	r2, #1434	; 0x59a
 8021b00:	4905      	ldr	r1, [pc, #20]	; (8021b18 <dhcp_release_and_stop+0x118>)
 8021b02:	4806      	ldr	r0, [pc, #24]	; (8021b1c <dhcp_release_and_stop+0x11c>)
 8021b04:	f003 fc76 	bl	80253f4 <iprintf>
 8021b08:	e7a8      	b.n	8021a5c <dhcp_release_and_stop+0x5c>
 8021b0a:	bf00      	nop
 8021b0c:	2002e130 	.word	0x2002e130
 8021b10:	080459e4 	.word	0x080459e4
 8021b14:	08045330 	.word	0x08045330
 8021b18:	080454a4 	.word	0x080454a4
 8021b1c:	0802a048 	.word	0x0802a048

08021b20 <dhcp_start>:
{
 8021b20:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 8021b22:	2800      	cmp	r0, #0
 8021b24:	d046      	beq.n	8021bb4 <dhcp_start+0x94>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 8021b26:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8021b2a:	4604      	mov	r4, r0
 8021b2c:	07da      	lsls	r2, r3, #31
 8021b2e:	d537      	bpl.n	8021ba0 <dhcp_start+0x80>
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 8021b30:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
  dhcp = netif_dhcp_data(netif);
 8021b32:	6a85      	ldr	r5, [r0, #40]	; 0x28
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 8021b34:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 8021b38:	d32f      	bcc.n	8021b9a <dhcp_start+0x7a>
  if (dhcp == NULL) {
 8021b3a:	b33d      	cbz	r5, 8021b8c <dhcp_start+0x6c>
    if (dhcp->pcb_allocated != 0) {
 8021b3c:	792b      	ldrb	r3, [r5, #4]
 8021b3e:	bb13      	cbnz	r3, 8021b86 <dhcp_start+0x66>
  memset(dhcp, 0, sizeof(struct dhcp));
 8021b40:	2234      	movs	r2, #52	; 0x34
 8021b42:	2100      	movs	r1, #0
 8021b44:	4628      	mov	r0, r5
 8021b46:	f002 fcb7 	bl	80244b8 <memset>
  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 8021b4a:	f7fe fdb9 	bl	80206c0 <dhcp_inc_pcb_refcount>
 8021b4e:	4606      	mov	r6, r0
 8021b50:	bb18      	cbnz	r0, 8021b9a <dhcp_start+0x7a>
  dhcp->pcb_allocated = 1;
 8021b52:	2301      	movs	r3, #1
 8021b54:	712b      	strb	r3, [r5, #4]
  if (!netif_is_link_up(netif)) {
 8021b56:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8021b5a:	075b      	lsls	r3, r3, #29
 8021b5c:	d408      	bmi.n	8021b70 <dhcp_start+0x50>
  if (new_state != dhcp->state) {
 8021b5e:	796b      	ldrb	r3, [r5, #5]
 8021b60:	2b02      	cmp	r3, #2
 8021b62:	d003      	beq.n	8021b6c <dhcp_start+0x4c>
    dhcp->state = new_state;
 8021b64:	2302      	movs	r3, #2
    dhcp->tries = 0;
 8021b66:	71a8      	strb	r0, [r5, #6]
    dhcp->request_timeout = 0;
 8021b68:	8128      	strh	r0, [r5, #8]
    dhcp->state = new_state;
 8021b6a:	716b      	strb	r3, [r5, #5]
}
 8021b6c:	4630      	mov	r0, r6
 8021b6e:	bd70      	pop	{r4, r5, r6, pc}
  result = dhcp_discover(netif);
 8021b70:	4620      	mov	r0, r4
 8021b72:	f7ff f80b 	bl	8020b8c <dhcp_discover>
  if (result != ERR_OK) {
 8021b76:	2800      	cmp	r0, #0
 8021b78:	d0f8      	beq.n	8021b6c <dhcp_start+0x4c>
    dhcp_release_and_stop(netif);
 8021b7a:	4620      	mov	r0, r4
    return ERR_MEM;
 8021b7c:	f04f 36ff 	mov.w	r6, #4294967295
    dhcp_release_and_stop(netif);
 8021b80:	f7ff ff3e 	bl	8021a00 <dhcp_release_and_stop>
    return ERR_MEM;
 8021b84:	e7f2      	b.n	8021b6c <dhcp_start+0x4c>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 8021b86:	f7fe fdd5 	bl	8020734 <dhcp_dec_pcb_refcount>
 8021b8a:	e7d9      	b.n	8021b40 <dhcp_start+0x20>
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 8021b8c:	2034      	movs	r0, #52	; 0x34
 8021b8e:	f7f8 fc77 	bl	801a480 <mem_malloc>
    if (dhcp == NULL) {
 8021b92:	4605      	mov	r5, r0
 8021b94:	b108      	cbz	r0, 8021b9a <dhcp_start+0x7a>
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 8021b96:	62a0      	str	r0, [r4, #40]	; 0x28
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
 8021b98:	e7d2      	b.n	8021b40 <dhcp_start+0x20>
    return ERR_MEM;
 8021b9a:	f04f 36ff 	mov.w	r6, #4294967295
 8021b9e:	e7e5      	b.n	8021b6c <dhcp_start+0x4c>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 8021ba0:	4b09      	ldr	r3, [pc, #36]	; (8021bc8 <dhcp_start+0xa8>)
 8021ba2:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 8021ba6:	4909      	ldr	r1, [pc, #36]	; (8021bcc <dhcp_start+0xac>)
 8021ba8:	f06f 060f 	mvn.w	r6, #15
 8021bac:	4808      	ldr	r0, [pc, #32]	; (8021bd0 <dhcp_start+0xb0>)
 8021bae:	f003 fc21 	bl	80253f4 <iprintf>
 8021bb2:	e7db      	b.n	8021b6c <dhcp_start+0x4c>
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 8021bb4:	4b04      	ldr	r3, [pc, #16]	; (8021bc8 <dhcp_start+0xa8>)
 8021bb6:	f240 22e7 	movw	r2, #743	; 0x2e7
 8021bba:	4906      	ldr	r1, [pc, #24]	; (8021bd4 <dhcp_start+0xb4>)
 8021bbc:	f06f 060f 	mvn.w	r6, #15
 8021bc0:	4803      	ldr	r0, [pc, #12]	; (8021bd0 <dhcp_start+0xb0>)
 8021bc2:	f003 fc17 	bl	80253f4 <iprintf>
 8021bc6:	e7d1      	b.n	8021b6c <dhcp_start+0x4c>
 8021bc8:	08045330 	.word	0x08045330
 8021bcc:	08045684 	.word	0x08045684
 8021bd0:	0802a048 	.word	0x0802a048
 8021bd4:	0802cdc0 	.word	0x0802cdc0

08021bd8 <dhcp_coarse_tmr>:
  NETIF_FOREACH(netif) {
 8021bd8:	4b8a      	ldr	r3, [pc, #552]	; (8021e04 <dhcp_coarse_tmr+0x22c>)
{
 8021bda:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  NETIF_FOREACH(netif) {
 8021bde:	681d      	ldr	r5, [r3, #0]
{
 8021be0:	b087      	sub	sp, #28
  NETIF_FOREACH(netif) {
 8021be2:	b1dd      	cbz	r5, 8021c1c <dhcp_coarse_tmr+0x44>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8021be4:	6aac      	ldr	r4, [r5, #40]	; 0x28
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 8021be6:	b1b4      	cbz	r4, 8021c16 <dhcp_coarse_tmr+0x3e>
 8021be8:	7963      	ldrb	r3, [r4, #5]
 8021bea:	b1a3      	cbz	r3, 8021c16 <dhcp_coarse_tmr+0x3e>
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 8021bec:	8aa1      	ldrh	r1, [r4, #20]
 8021bee:	b129      	cbz	r1, 8021bfc <dhcp_coarse_tmr+0x24>
 8021bf0:	8a62      	ldrh	r2, [r4, #18]
 8021bf2:	3201      	adds	r2, #1
 8021bf4:	b292      	uxth	r2, r2
 8021bf6:	4291      	cmp	r1, r2
 8021bf8:	8262      	strh	r2, [r4, #18]
 8021bfa:	d012      	beq.n	8021c22 <dhcp_coarse_tmr+0x4a>
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 8021bfc:	8a22      	ldrh	r2, [r4, #16]
 8021bfe:	b11a      	cbz	r2, 8021c08 <dhcp_coarse_tmr+0x30>
 8021c00:	1e51      	subs	r1, r2, #1
 8021c02:	2a01      	cmp	r2, #1
 8021c04:	8221      	strh	r1, [r4, #16]
 8021c06:	d013      	beq.n	8021c30 <dhcp_coarse_tmr+0x58>
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 8021c08:	89e2      	ldrh	r2, [r4, #14]
 8021c0a:	b122      	cbz	r2, 8021c16 <dhcp_coarse_tmr+0x3e>
 8021c0c:	1e51      	subs	r1, r2, #1
 8021c0e:	2a01      	cmp	r2, #1
 8021c10:	81e1      	strh	r1, [r4, #14]
 8021c12:	f000 8087 	beq.w	8021d24 <dhcp_coarse_tmr+0x14c>
  NETIF_FOREACH(netif) {
 8021c16:	682d      	ldr	r5, [r5, #0]
 8021c18:	2d00      	cmp	r5, #0
 8021c1a:	d1e3      	bne.n	8021be4 <dhcp_coarse_tmr+0xc>
}
 8021c1c:	b007      	add	sp, #28
 8021c1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        dhcp_release_and_stop(netif);
 8021c22:	4628      	mov	r0, r5
 8021c24:	f7ff feec 	bl	8021a00 <dhcp_release_and_stop>
        dhcp_start(netif);
 8021c28:	4628      	mov	r0, r5
 8021c2a:	f7ff ff79 	bl	8021b20 <dhcp_start>
 8021c2e:	e7f2      	b.n	8021c16 <dhcp_coarse_tmr+0x3e>
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8021c30:	1e5a      	subs	r2, r3, #1
 8021c32:	b2d1      	uxtb	r1, r2
 8021c34:	2909      	cmp	r1, #9
 8021c36:	d8ee      	bhi.n	8021c16 <dhcp_coarse_tmr+0x3e>
 8021c38:	f240 2219 	movw	r2, #537	; 0x219
 8021c3c:	40ca      	lsrs	r2, r1
 8021c3e:	43d2      	mvns	r2, r2
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 8021c40:	f012 0201 	ands.w	r2, r2, #1
 8021c44:	d1e7      	bne.n	8021c16 <dhcp_coarse_tmr+0x3e>
  if (new_state != dhcp->state) {
 8021c46:	2b04      	cmp	r3, #4
 8021c48:	d003      	beq.n	8021c52 <dhcp_coarse_tmr+0x7a>
    dhcp->state = new_state;
 8021c4a:	2304      	movs	r3, #4
    dhcp->tries = 0;
 8021c4c:	71a2      	strb	r2, [r4, #6]
    dhcp->request_timeout = 0;
 8021c4e:	8122      	strh	r2, [r4, #8]
    dhcp->state = new_state;
 8021c50:	7163      	strb	r3, [r4, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8021c52:	f10d 0316 	add.w	r3, sp, #22
 8021c56:	2203      	movs	r2, #3
 8021c58:	4621      	mov	r1, r4
 8021c5a:	4628      	mov	r0, r5
 8021c5c:	f7fe fde4 	bl	8020828 <dhcp_create_msg>
  if (p_out != NULL) {
 8021c60:	4607      	mov	r7, r0
 8021c62:	2800      	cmp	r0, #0
 8021c64:	f000 8096 	beq.w	8021d94 <dhcp_coarse_tmr+0x1bc>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8021c68:	f8bd 6016 	ldrh.w	r6, [sp, #22]
 8021c6c:	6843      	ldr	r3, [r0, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021c6e:	f106 0904 	add.w	r9, r6, #4
 8021c72:	f106 0a02 	add.w	sl, r6, #2
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8021c76:	f103 08f0 	add.w	r8, r3, #240	; 0xf0
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021c7a:	f1b9 0f44 	cmp.w	r9, #68	; 0x44
 8021c7e:	f200 80b9 	bhi.w	8021df4 <dhcp_coarse_tmr+0x21c>
  options[options_out_len++] = option_type;
 8021c82:	2239      	movs	r2, #57	; 0x39
 8021c84:	1c73      	adds	r3, r6, #1
 8021c86:	fa1f fb8a 	uxth.w	fp, sl
 8021c8a:	f808 2006 	strb.w	r2, [r8, r6]
  options[options_out_len++] = option_len;
 8021c8e:	b29b      	uxth	r3, r3
 8021c90:	2202      	movs	r2, #2
 8021c92:	f808 2003 	strb.w	r2, [r8, r3]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8021c96:	eb0b 0302 	add.w	r3, fp, r2
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8021c9a:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8021c9c:	2b44      	cmp	r3, #68	; 0x44
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8021c9e:	f8ad a016 	strh.w	sl, [sp, #22]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8021ca2:	9203      	str	r2, [sp, #12]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8021ca4:	f200 809e 	bhi.w	8021de4 <dhcp_coarse_tmr+0x20c>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8021ca8:	9903      	ldr	r1, [sp, #12]
 8021caa:	1cf3      	adds	r3, r6, #3
 8021cac:	fa1f fa89 	uxth.w	sl, r9
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8021cb0:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8021cb2:	0a0a      	lsrs	r2, r1, #8
 8021cb4:	f808 200b 	strb.w	r2, [r8, fp]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 8021cb8:	f808 1003 	strb.w	r1, [r8, r3]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021cbc:	f10a 0306 	add.w	r3, sl, #6
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8021cc0:	f8ad 9016 	strh.w	r9, [sp, #22]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021cc4:	2b44      	cmp	r3, #68	; 0x44
 8021cc6:	f200 8085 	bhi.w	8021dd4 <dhcp_coarse_tmr+0x1fc>
  options[options_out_len++] = option_len;
 8021cca:	f106 0906 	add.w	r9, r6, #6
  options[options_out_len++] = option_type;
 8021cce:	2237      	movs	r2, #55	; 0x37
 8021cd0:	1d73      	adds	r3, r6, #5
 8021cd2:	f8df b158 	ldr.w	fp, [pc, #344]	; 8021e2c <dhcp_coarse_tmr+0x254>
  options[options_out_len++] = option_len;
 8021cd6:	fa1f f989 	uxth.w	r9, r9
  options[options_out_len++] = option_type;
 8021cda:	f808 200a 	strb.w	r2, [r8, sl]
  options[options_out_len++] = option_len;
 8021cde:	b29b      	uxth	r3, r3
 8021ce0:	2204      	movs	r2, #4
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8021ce2:	f1b9 0f43 	cmp.w	r9, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8021ce6:	f04f 0a01 	mov.w	sl, #1
  options[options_out_len++] = option_len;
 8021cea:	f808 2003 	strb.w	r2, [r8, r3]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8021cee:	f8ad 9016 	strh.w	r9, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8021cf2:	d80f      	bhi.n	8021d14 <dhcp_coarse_tmr+0x13c>
  options[options_out_len++] = value;
 8021cf4:	f808 a009 	strb.w	sl, [r8, r9]
 8021cf8:	f109 0901 	add.w	r9, r9, #1
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8021cfc:	4b42      	ldr	r3, [pc, #264]	; (8021e08 <dhcp_coarse_tmr+0x230>)
  options[options_out_len++] = value;
 8021cfe:	fa1f f989 	uxth.w	r9, r9
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8021d02:	455b      	cmp	r3, fp
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8021d04:	f8ad 9016 	strh.w	r9, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8021d08:	d01f      	beq.n	8021d4a <dhcp_coarse_tmr+0x172>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8021d0a:	f1b9 0f43 	cmp.w	r9, #67	; 0x43
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8021d0e:	f81b ab01 	ldrb.w	sl, [fp], #1
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8021d12:	d9ef      	bls.n	8021cf4 <dhcp_coarse_tmr+0x11c>
 8021d14:	4b3d      	ldr	r3, [pc, #244]	; (8021e0c <dhcp_coarse_tmr+0x234>)
 8021d16:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8021d1a:	493d      	ldr	r1, [pc, #244]	; (8021e10 <dhcp_coarse_tmr+0x238>)
 8021d1c:	483d      	ldr	r0, [pc, #244]	; (8021e14 <dhcp_coarse_tmr+0x23c>)
 8021d1e:	f003 fb69 	bl	80253f4 <iprintf>
 8021d22:	e7e7      	b.n	8021cf4 <dhcp_coarse_tmr+0x11c>
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8021d24:	f003 02fb 	and.w	r2, r3, #251	; 0xfb
 8021d28:	2a01      	cmp	r2, #1
 8021d2a:	d002      	beq.n	8021d32 <dhcp_coarse_tmr+0x15a>
 8021d2c:	2b0a      	cmp	r3, #10
 8021d2e:	f47f af72 	bne.w	8021c16 <dhcp_coarse_tmr+0x3e>
    dhcp_renew(netif);
 8021d32:	4628      	mov	r0, r5
 8021d34:	f7ff fd7e 	bl	8021834 <dhcp_renew>
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8021d38:	89a3      	ldrh	r3, [r4, #12]
 8021d3a:	8a62      	ldrh	r2, [r4, #18]
 8021d3c:	1a9b      	subs	r3, r3, r2
 8021d3e:	2b01      	cmp	r3, #1
 8021d40:	f77f af69 	ble.w	8021c16 <dhcp_coarse_tmr+0x3e>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 8021d44:	105b      	asrs	r3, r3, #1
 8021d46:	81e3      	strh	r3, [r4, #14]
 8021d48:	e765      	b.n	8021c16 <dhcp_coarse_tmr+0x3e>
  options[options_out_len++] = DHCP_OPTION_END;
 8021d4a:	f106 000b 	add.w	r0, r6, #11
  options[options_out_len++] = value;
 8021d4e:	f106 030a 	add.w	r3, r6, #10
  options[options_out_len++] = DHCP_OPTION_END;
 8021d52:	22ff      	movs	r2, #255	; 0xff
 8021d54:	b280      	uxth	r0, r0
 8021d56:	b29b      	uxth	r3, r3
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8021d58:	2843      	cmp	r0, #67	; 0x43
  options[options_out_len++] = DHCP_OPTION_END;
 8021d5a:	f808 2003 	strb.w	r2, [r8, r3]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8021d5e:	d808      	bhi.n	8021d72 <dhcp_coarse_tmr+0x19a>
    options[options_out_len++] = 0;
 8021d60:	f1c6 0238 	rsb	r2, r6, #56	; 0x38
 8021d64:	4440      	add	r0, r8
 8021d66:	2100      	movs	r1, #0
 8021d68:	b292      	uxth	r2, r2
 8021d6a:	3201      	adds	r2, #1
 8021d6c:	f002 fba4 	bl	80244b8 <memset>
 8021d70:	2044      	movs	r0, #68	; 0x44
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8021d72:	f100 01f0 	add.w	r1, r0, #240	; 0xf0
 8021d76:	4638      	mov	r0, r7
 8021d78:	b289      	uxth	r1, r1
 8021d7a:	f7f9 f959 	bl	801b030 <pbuf_realloc>
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8021d7e:	4b26      	ldr	r3, [pc, #152]	; (8021e18 <dhcp_coarse_tmr+0x240>)
 8021d80:	9500      	str	r5, [sp, #0]
 8021d82:	4639      	mov	r1, r7
 8021d84:	6818      	ldr	r0, [r3, #0]
 8021d86:	2343      	movs	r3, #67	; 0x43
 8021d88:	4a24      	ldr	r2, [pc, #144]	; (8021e1c <dhcp_coarse_tmr+0x244>)
 8021d8a:	f7fe fa4b 	bl	8020224 <udp_sendto_if>
    pbuf_free(p_out);
 8021d8e:	4638      	mov	r0, r7
 8021d90:	f7f9 fa66 	bl	801b260 <pbuf_free>
  if (dhcp->tries < 255) {
 8021d94:	79a3      	ldrb	r3, [r4, #6]
 8021d96:	2bff      	cmp	r3, #255	; 0xff
 8021d98:	d01a      	beq.n	8021dd0 <dhcp_coarse_tmr+0x1f8>
    dhcp->tries++;
 8021d9a:	3301      	adds	r3, #1
 8021d9c:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8021d9e:	2b09      	cmp	r3, #9
    dhcp->tries++;
 8021da0:	71a3      	strb	r3, [r4, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8021da2:	d815      	bhi.n	8021dd0 <dhcp_coarse_tmr+0x1f8>
 8021da4:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 8021da8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8021dac:	4a1c      	ldr	r2, [pc, #112]	; (8021e20 <dhcp_coarse_tmr+0x248>)
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8021dae:	00db      	lsls	r3, r3, #3
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8021db0:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8021db4:	b29b      	uxth	r3, r3
 8021db6:	fba2 2303 	umull	r2, r3, r2, r3
 8021dba:	095b      	lsrs	r3, r3, #5
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8021dbc:	8a62      	ldrh	r2, [r4, #18]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8021dbe:	8123      	strh	r3, [r4, #8]
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8021dc0:	8aa3      	ldrh	r3, [r4, #20]
 8021dc2:	1a9b      	subs	r3, r3, r2
 8021dc4:	2b01      	cmp	r3, #1
 8021dc6:	f77f af26 	ble.w	8021c16 <dhcp_coarse_tmr+0x3e>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 8021dca:	105b      	asrs	r3, r3, #1
 8021dcc:	8223      	strh	r3, [r4, #16]
 8021dce:	e722      	b.n	8021c16 <dhcp_coarse_tmr+0x3e>
    options[options_out_len++] = 0;
 8021dd0:	2314      	movs	r3, #20
 8021dd2:	e7f3      	b.n	8021dbc <dhcp_coarse_tmr+0x1e4>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021dd4:	4b0d      	ldr	r3, [pc, #52]	; (8021e0c <dhcp_coarse_tmr+0x234>)
 8021dd6:	f240 529a 	movw	r2, #1434	; 0x59a
 8021dda:	4912      	ldr	r1, [pc, #72]	; (8021e24 <dhcp_coarse_tmr+0x24c>)
 8021ddc:	480d      	ldr	r0, [pc, #52]	; (8021e14 <dhcp_coarse_tmr+0x23c>)
 8021dde:	f003 fb09 	bl	80253f4 <iprintf>
 8021de2:	e772      	b.n	8021cca <dhcp_coarse_tmr+0xf2>
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8021de4:	4b09      	ldr	r3, [pc, #36]	; (8021e0c <dhcp_coarse_tmr+0x234>)
 8021de6:	f240 52ae 	movw	r2, #1454	; 0x5ae
 8021dea:	490f      	ldr	r1, [pc, #60]	; (8021e28 <dhcp_coarse_tmr+0x250>)
 8021dec:	4809      	ldr	r0, [pc, #36]	; (8021e14 <dhcp_coarse_tmr+0x23c>)
 8021dee:	f003 fb01 	bl	80253f4 <iprintf>
 8021df2:	e759      	b.n	8021ca8 <dhcp_coarse_tmr+0xd0>
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8021df4:	4b05      	ldr	r3, [pc, #20]	; (8021e0c <dhcp_coarse_tmr+0x234>)
 8021df6:	f240 529a 	movw	r2, #1434	; 0x59a
 8021dfa:	490a      	ldr	r1, [pc, #40]	; (8021e24 <dhcp_coarse_tmr+0x24c>)
 8021dfc:	4805      	ldr	r0, [pc, #20]	; (8021e14 <dhcp_coarse_tmr+0x23c>)
 8021dfe:	f003 faf9 	bl	80253f4 <iprintf>
 8021e02:	e73e      	b.n	8021c82 <dhcp_coarse_tmr+0xaa>
 8021e04:	2002e0b8 	.word	0x2002e0b8
 8021e08:	080456ac 	.word	0x080456ac
 8021e0c:	08045330 	.word	0x08045330
 8021e10:	08045524 	.word	0x08045524
 8021e14:	0802a048 	.word	0x0802a048
 8021e18:	2002e130 	.word	0x2002e130
 8021e1c:	080459e8 	.word	0x080459e8
 8021e20:	10624dd3 	.word	0x10624dd3
 8021e24:	080454a4 	.word	0x080454a4
 8021e28:	080454e8 	.word	0x080454e8
 8021e2c:	080456a9 	.word	0x080456a9

08021e30 <dhcp_fine_tmr>:
{
 8021e30:	b538      	push	{r3, r4, r5, lr}
  NETIF_FOREACH(netif) {
 8021e32:	4b21      	ldr	r3, [pc, #132]	; (8021eb8 <dhcp_fine_tmr+0x88>)
 8021e34:	681c      	ldr	r4, [r3, #0]
 8021e36:	b1fc      	cbz	r4, 8021e78 <dhcp_fine_tmr+0x48>
        dhcp->request_timeout--;
 8021e38:	2500      	movs	r5, #0
 8021e3a:	e003      	b.n	8021e44 <dhcp_fine_tmr+0x14>
        dhcp->request_timeout--;
 8021e3c:	3a01      	subs	r2, #1
 8021e3e:	811a      	strh	r2, [r3, #8]
  NETIF_FOREACH(netif) {
 8021e40:	6824      	ldr	r4, [r4, #0]
 8021e42:	b1cc      	cbz	r4, 8021e78 <dhcp_fine_tmr+0x48>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8021e44:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (dhcp != NULL) {
 8021e46:	2b00      	cmp	r3, #0
 8021e48:	d0fa      	beq.n	8021e40 <dhcp_fine_tmr+0x10>
      if (dhcp->request_timeout > 1) {
 8021e4a:	891a      	ldrh	r2, [r3, #8]
 8021e4c:	2a01      	cmp	r2, #1
 8021e4e:	d8f5      	bhi.n	8021e3c <dhcp_fine_tmr+0xc>
      } else if (dhcp->request_timeout == 1) {
 8021e50:	d1f6      	bne.n	8021e40 <dhcp_fine_tmr+0x10>
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 8021e52:	795a      	ldrb	r2, [r3, #5]
        dhcp->request_timeout--;
 8021e54:	811d      	strh	r5, [r3, #8]
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 8021e56:	2a0c      	cmp	r2, #12
 8021e58:	d016      	beq.n	8021e88 <dhcp_fine_tmr+0x58>
 8021e5a:	2a06      	cmp	r2, #6
 8021e5c:	d014      	beq.n	8021e88 <dhcp_fine_tmr+0x58>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 8021e5e:	2a01      	cmp	r2, #1
 8021e60:	d016      	beq.n	8021e90 <dhcp_fine_tmr+0x60>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 8021e62:	2a08      	cmp	r2, #8
 8021e64:	d009      	beq.n	8021e7a <dhcp_fine_tmr+0x4a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 8021e66:	2a03      	cmp	r2, #3
 8021e68:	d1ea      	bne.n	8021e40 <dhcp_fine_tmr+0x10>
    if (dhcp->tries < REBOOT_TRIES) {
 8021e6a:	799b      	ldrb	r3, [r3, #6]
      dhcp_reboot(netif);
 8021e6c:	4620      	mov	r0, r4
    if (dhcp->tries < REBOOT_TRIES) {
 8021e6e:	2b01      	cmp	r3, #1
 8021e70:	d91e      	bls.n	8021eb0 <dhcp_fine_tmr+0x80>
      dhcp_discover(netif);
 8021e72:	f7fe fe8b 	bl	8020b8c <dhcp_discover>
 8021e76:	e7e3      	b.n	8021e40 <dhcp_fine_tmr+0x10>
}
 8021e78:	bd38      	pop	{r3, r4, r5, pc}
    if (dhcp->tries <= 1) {
 8021e7a:	799b      	ldrb	r3, [r3, #6]
      dhcp_check(netif);
 8021e7c:	4620      	mov	r0, r4
    if (dhcp->tries <= 1) {
 8021e7e:	2b01      	cmp	r3, #1
 8021e80:	d913      	bls.n	8021eaa <dhcp_fine_tmr+0x7a>
      dhcp_bind(netif);
 8021e82:	f7fe fb6d 	bl	8020560 <dhcp_bind>
 8021e86:	e7db      	b.n	8021e40 <dhcp_fine_tmr+0x10>
    dhcp_discover(netif);
 8021e88:	4620      	mov	r0, r4
 8021e8a:	f7fe fe7f 	bl	8020b8c <dhcp_discover>
 8021e8e:	e7d7      	b.n	8021e40 <dhcp_fine_tmr+0x10>
    if (dhcp->tries <= 5) {
 8021e90:	799b      	ldrb	r3, [r3, #6]
      dhcp_select(netif);
 8021e92:	4620      	mov	r0, r4
    if (dhcp->tries <= 5) {
 8021e94:	2b05      	cmp	r3, #5
 8021e96:	d802      	bhi.n	8021e9e <dhcp_fine_tmr+0x6e>
      dhcp_select(netif);
 8021e98:	f7fe ff5e 	bl	8020d58 <dhcp_select.isra.0>
 8021e9c:	e7d0      	b.n	8021e40 <dhcp_fine_tmr+0x10>
      dhcp_release_and_stop(netif);
 8021e9e:	f7ff fdaf 	bl	8021a00 <dhcp_release_and_stop>
      dhcp_start(netif);
 8021ea2:	4620      	mov	r0, r4
 8021ea4:	f7ff fe3c 	bl	8021b20 <dhcp_start>
 8021ea8:	e7ca      	b.n	8021e40 <dhcp_fine_tmr+0x10>
      dhcp_check(netif);
 8021eaa:	f7fe fb41 	bl	8020530 <dhcp_check>
 8021eae:	e7c7      	b.n	8021e40 <dhcp_fine_tmr+0x10>
      dhcp_reboot(netif);
 8021eb0:	f7fe fd6c 	bl	802098c <dhcp_reboot.isra.0>
 8021eb4:	e7c4      	b.n	8021e40 <dhcp_fine_tmr+0x10>
 8021eb6:	bf00      	nop
 8021eb8:	2002e0b8 	.word	0x2002e0b8

08021ebc <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8021ebc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8021ec0:	4f1a      	ldr	r7, [pc, #104]	; (8021f2c <etharp_free_entry+0x70>)
 8021ec2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
{
 8021ec6:	4606      	mov	r6, r0
  if (arp_table[i].q != NULL) {
 8021ec8:	ea4f 0840 	mov.w	r8, r0, lsl #1
 8021ecc:	f857 4033 	ldr.w	r4, [r7, r3, lsl #3]
 8021ed0:	b32c      	cbz	r4, 8021f1e <etharp_free_entry+0x62>
    LWIP_ASSERT("r->p != NULL", (r->p != NULL));
 8021ed2:	f8df b05c 	ldr.w	fp, [pc, #92]	; 8021f30 <etharp_free_entry+0x74>
 8021ed6:	f8df a05c 	ldr.w	sl, [pc, #92]	; 8021f34 <etharp_free_entry+0x78>
 8021eda:	f8df 905c 	ldr.w	r9, [pc, #92]	; 8021f38 <etharp_free_entry+0x7c>
 8021ede:	e006      	b.n	8021eee <etharp_free_entry+0x32>
    pbuf_free(r->p);
 8021ee0:	f7f9 f9be 	bl	801b260 <pbuf_free>
    memp_free(MEMP_ARP_QUEUE, r);
 8021ee4:	4629      	mov	r1, r5
 8021ee6:	200b      	movs	r0, #11
 8021ee8:	f7f8 fca2 	bl	801a830 <memp_free>
  while (q) {
 8021eec:	b19c      	cbz	r4, 8021f16 <etharp_free_entry+0x5a>
    q = q->next;
 8021eee:	4625      	mov	r5, r4
 8021ef0:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("r->p != NULL", (r->p != NULL));
 8021ef2:	6868      	ldr	r0, [r5, #4]
 8021ef4:	2800      	cmp	r0, #0
 8021ef6:	d1f3      	bne.n	8021ee0 <etharp_free_entry+0x24>
 8021ef8:	4651      	mov	r1, sl
 8021efa:	465b      	mov	r3, fp
 8021efc:	229a      	movs	r2, #154	; 0x9a
 8021efe:	4648      	mov	r0, r9
 8021f00:	f003 fa78 	bl	80253f4 <iprintf>
    pbuf_free(r->p);
 8021f04:	6868      	ldr	r0, [r5, #4]
 8021f06:	f7f9 f9ab 	bl	801b260 <pbuf_free>
    memp_free(MEMP_ARP_QUEUE, r);
 8021f0a:	4629      	mov	r1, r5
 8021f0c:	200b      	movs	r0, #11
 8021f0e:	f7f8 fc8f 	bl	801a830 <memp_free>
  while (q) {
 8021f12:	2c00      	cmp	r4, #0
 8021f14:	d1eb      	bne.n	8021eee <etharp_free_entry+0x32>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
    arp_table[i].q = NULL;
 8021f16:	eb08 0306 	add.w	r3, r8, r6
 8021f1a:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8021f1e:	4446      	add	r6, r8
 8021f20:	2300      	movs	r3, #0
 8021f22:	eb07 07c6 	add.w	r7, r7, r6, lsl #3
 8021f26:	753b      	strb	r3, [r7, #20]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8021f28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021f2c:	2002e170 	.word	0x2002e170
 8021f30:	080456ac 	.word	0x080456ac
 8021f34:	080456e4 	.word	0x080456e4
 8021f38:	0802a048 	.word	0x0802a048

08021f3c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8021f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021f40:	2300      	movs	r3, #0
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
  s16_t empty = ARP_TABLE_SIZE;
  s16_t i = 0;
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8021f42:	f04f 0820 	mov.w	r8, #32
{
 8021f46:	b083      	sub	sp, #12
 8021f48:	4605      	mov	r5, r0
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8021f4a:	469e      	mov	lr, r3
 8021f4c:	469b      	mov	fp, r3
{
 8021f4e:	9100      	str	r1, [sp, #0]
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8021f50:	469a      	mov	sl, r3
 8021f52:	4948      	ldr	r1, [pc, #288]	; (8022074 <etharp_find_entry+0x138>)
  s16_t empty = ARP_TABLE_SIZE;
 8021f54:	4644      	mov	r4, r8
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8021f56:	46c4      	mov	ip, r8
 8021f58:	4691      	mov	r9, r2
 8021f5a:	f8cd 8004 	str.w	r8, [sp, #4]
 8021f5e:	e004      	b.n	8021f6a <etharp_find_entry+0x2e>
 8021f60:	4614      	mov	r4, r2
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8021f62:	3301      	adds	r3, #1
 8021f64:	3118      	adds	r1, #24
 8021f66:	2b20      	cmp	r3, #32
 8021f68:	d015      	beq.n	8021f96 <etharp_find_entry+0x5a>
    u8_t state = arp_table[i].state;
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8021f6a:	2c20      	cmp	r4, #32
 8021f6c:	b21a      	sxth	r2, r3
    u8_t state = arp_table[i].state;
 8021f6e:	7d08      	ldrb	r0, [r1, #20]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8021f70:	d134      	bne.n	8021fdc <etharp_find_entry+0xa0>
 8021f72:	2800      	cmp	r0, #0
 8021f74:	d0f4      	beq.n	8021f60 <etharp_find_entry+0x24>
      empty = i;
    } else if (state != ETHARP_STATE_EMPTY) {
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8021f76:	b11d      	cbz	r5, 8021f80 <etharp_find_entry+0x44>
 8021f78:	682f      	ldr	r7, [r5, #0]
 8021f7a:	684e      	ldr	r6, [r1, #4]
 8021f7c:	42b7      	cmp	r7, r6
 8021f7e:	d038      	beq.n	8021ff2 <etharp_find_entry+0xb6>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8021f80:	2801      	cmp	r0, #1
 8021f82:	d02e      	beq.n	8021fe2 <etharp_find_entry+0xa6>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8021f84:	8a48      	ldrh	r0, [r1, #18]
 8021f86:	4570      	cmp	r0, lr
 8021f88:	d3eb      	bcc.n	8021f62 <etharp_find_entry+0x26>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8021f8a:	3301      	adds	r3, #1
          if (arp_table[i].ctime >= age_stable) {
 8021f8c:	4686      	mov	lr, r0
 8021f8e:	4694      	mov	ip, r2
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8021f90:	3118      	adds	r1, #24
 8021f92:	2b20      	cmp	r3, #32
 8021f94:	d1e9      	bne.n	8021f6a <etharp_find_entry+0x2e>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8021f96:	9b00      	ldr	r3, [sp, #0]
 8021f98:	464e      	mov	r6, r9
 8021f9a:	2b01      	cmp	r3, #1
 8021f9c:	d166      	bne.n	802206c <etharp_find_entry+0x130>
 8021f9e:	2c20      	cmp	r4, #32
 8021fa0:	d040      	beq.n	8022024 <etharp_find_entry+0xe8>
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
    etharp_free_entry(i);
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8021fa2:	46a1      	mov	r9, r4
 8021fa4:	eb09 0349 	add.w	r3, r9, r9, lsl #1
 8021fa8:	4a32      	ldr	r2, [pc, #200]	; (8022074 <etharp_find_entry+0x138>)
 8021faa:	ea4f 0849 	mov.w	r8, r9, lsl #1
 8021fae:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8021fb2:	7d1b      	ldrb	r3, [r3, #20]
 8021fb4:	bb73      	cbnz	r3, 8022014 <etharp_find_entry+0xd8>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8021fb6:	b135      	cbz	r5, 8021fc6 <etharp_find_entry+0x8a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8021fb8:	eb08 0309 	add.w	r3, r8, r9
 8021fbc:	492d      	ldr	r1, [pc, #180]	; (8022074 <etharp_find_entry+0x138>)
 8021fbe:	682a      	ldr	r2, [r5, #0]
 8021fc0:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8021fc4:	605a      	str	r2, [r3, #4]
  }
  arp_table[i].ctime = 0;
 8021fc6:	44c8      	add	r8, r9
 8021fc8:	4a2a      	ldr	r2, [pc, #168]	; (8022074 <etharp_find_entry+0x138>)
 8021fca:	2300      	movs	r3, #0
 8021fcc:	eb02 07c8 	add.w	r7, r2, r8, lsl #3
 8021fd0:	827b      	strh	r3, [r7, #18]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8021fd2:	60be      	str	r6, [r7, #8]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
}
 8021fd4:	4620      	mov	r0, r4
 8021fd6:	b003      	add	sp, #12
 8021fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    } else if (state != ETHARP_STATE_EMPTY) {
 8021fdc:	2800      	cmp	r0, #0
 8021fde:	d0c0      	beq.n	8021f62 <etharp_find_entry+0x26>
 8021fe0:	e7c9      	b.n	8021f76 <etharp_find_entry+0x3a>
        if (arp_table[i].q != NULL) {
 8021fe2:	6808      	ldr	r0, [r1, #0]
 8021fe4:	b180      	cbz	r0, 8022008 <etharp_find_entry+0xcc>
          if (arp_table[i].ctime >= age_queue) {
 8021fe6:	8a48      	ldrh	r0, [r1, #18]
 8021fe8:	4550      	cmp	r0, sl
 8021fea:	d3ba      	bcc.n	8021f62 <etharp_find_entry+0x26>
 8021fec:	4682      	mov	sl, r0
 8021fee:	4690      	mov	r8, r2
 8021ff0:	e7b7      	b.n	8021f62 <etharp_find_entry+0x26>
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8021ff2:	f1b9 0f00 	cmp.w	r9, #0
 8021ff6:	d002      	beq.n	8021ffe <etharp_find_entry+0xc2>
 8021ff8:	688e      	ldr	r6, [r1, #8]
 8021ffa:	454e      	cmp	r6, r9
 8021ffc:	d1c0      	bne.n	8021f80 <etharp_find_entry+0x44>
 8021ffe:	4614      	mov	r4, r2
}
 8022000:	4620      	mov	r0, r4
 8022002:	b003      	add	sp, #12
 8022004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if (arp_table[i].ctime >= age_pending) {
 8022008:	8a48      	ldrh	r0, [r1, #18]
 802200a:	4558      	cmp	r0, fp
 802200c:	d3a9      	bcc.n	8021f62 <etharp_find_entry+0x26>
 802200e:	4683      	mov	fp, r0
 8022010:	9201      	str	r2, [sp, #4]
 8022012:	e7a6      	b.n	8021f62 <etharp_find_entry+0x26>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8022014:	4b18      	ldr	r3, [pc, #96]	; (8022078 <etharp_find_entry+0x13c>)
 8022016:	f44f 72c2 	mov.w	r2, #388	; 0x184
 802201a:	4918      	ldr	r1, [pc, #96]	; (802207c <etharp_find_entry+0x140>)
 802201c:	4818      	ldr	r0, [pc, #96]	; (8022080 <etharp_find_entry+0x144>)
 802201e:	f003 f9e9 	bl	80253f4 <iprintf>
 8022022:	e7c8      	b.n	8021fb6 <etharp_find_entry+0x7a>
    if (old_stable < ARP_TABLE_SIZE) {
 8022024:	f1bc 0f20 	cmp.w	ip, #32
 8022028:	d012      	beq.n	8022050 <etharp_find_entry+0x114>
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 802202a:	eb0c 034c 	add.w	r3, ip, ip, lsl #1
 802202e:	4a11      	ldr	r2, [pc, #68]	; (8022074 <etharp_find_entry+0x138>)
 8022030:	46e1      	mov	r9, ip
 8022032:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8022036:	b1bb      	cbz	r3, 8022068 <etharp_find_entry+0x12c>
 8022038:	464c      	mov	r4, r9
 802203a:	4b0f      	ldr	r3, [pc, #60]	; (8022078 <etharp_find_entry+0x13c>)
 802203c:	f240 126d 	movw	r2, #365	; 0x16d
 8022040:	4910      	ldr	r1, [pc, #64]	; (8022084 <etharp_find_entry+0x148>)
 8022042:	480f      	ldr	r0, [pc, #60]	; (8022080 <etharp_find_entry+0x144>)
 8022044:	f003 f9d6 	bl	80253f4 <iprintf>
    etharp_free_entry(i);
 8022048:	4648      	mov	r0, r9
 802204a:	f7ff ff37 	bl	8021ebc <etharp_free_entry>
 802204e:	e7a9      	b.n	8021fa4 <etharp_find_entry+0x68>
    } else if (old_pending < ARP_TABLE_SIZE) {
 8022050:	9b01      	ldr	r3, [sp, #4]
 8022052:	2b20      	cmp	r3, #32
 8022054:	d105      	bne.n	8022062 <etharp_find_entry+0x126>
    } else if (old_queue < ARP_TABLE_SIZE) {
 8022056:	f1b8 0f20 	cmp.w	r8, #32
 802205a:	d007      	beq.n	802206c <etharp_find_entry+0x130>
    etharp_free_entry(i);
 802205c:	4644      	mov	r4, r8
 802205e:	46c1      	mov	r9, r8
 8022060:	e7f2      	b.n	8022048 <etharp_find_entry+0x10c>
 8022062:	461c      	mov	r4, r3
 8022064:	4699      	mov	r9, r3
 8022066:	e7ef      	b.n	8022048 <etharp_find_entry+0x10c>
 8022068:	4664      	mov	r4, ip
 802206a:	e7ed      	b.n	8022048 <etharp_find_entry+0x10c>
    return (s16_t)ERR_MEM;
 802206c:	f04f 34ff 	mov.w	r4, #4294967295
 8022070:	e7b0      	b.n	8021fd4 <etharp_find_entry+0x98>
 8022072:	bf00      	nop
 8022074:	2002e170 	.word	0x2002e170
 8022078:	080456ac 	.word	0x080456ac
 802207c:	0804570c 	.word	0x0804570c
 8022080:	0802a048 	.word	0x0802a048
 8022084:	080456f4 	.word	0x080456f4

08022088 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8022088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802208c:	b082      	sub	sp, #8
 802208e:	4688      	mov	r8, r1
 8022090:	4691      	mov	r9, r2
 8022092:	461f      	mov	r7, r3
 8022094:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
  struct pbuf *p;
  err_t result = ERR_OK;
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8022098:	4606      	mov	r6, r0
{
 802209a:	f8bd 4034 	ldrh.w	r4, [sp, #52]	; 0x34
  LWIP_ASSERT("netif != NULL", netif != NULL);
 802209e:	2800      	cmp	r0, #0
 80220a0:	d050      	beq.n	8022144 <etharp_raw+0xbc>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80220a2:	f44f 7220 	mov.w	r2, #640	; 0x280
 80220a6:	211c      	movs	r1, #28
 80220a8:	200e      	movs	r0, #14
 80220aa:	f7f8 ff07 	bl	801aebc <pbuf_alloc>
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 80220ae:	4605      	mov	r5, r0
 80220b0:	2800      	cmp	r0, #0
 80220b2:	d04f      	beq.n	8022154 <etharp_raw+0xcc>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80220b4:	8943      	ldrh	r3, [r0, #10]
 80220b6:	2b1b      	cmp	r3, #27
 80220b8:	d93c      	bls.n	8022134 <etharp_raw+0xac>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80220ba:	4620      	mov	r0, r4
  hdr = (struct etharp_hdr *)p->payload;
 80220bc:	686c      	ldr	r4, [r5, #4]
  hdr->opcode = lwip_htons(opcode);
 80220be:	f7f7 f893 	bl	80191e8 <lwip_htons>
 80220c2:	80e0      	strh	r0, [r4, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80220c4:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
 80220c8:	2b06      	cmp	r3, #6
 80220ca:	d006      	beq.n	80220da <etharp_raw+0x52>
 80220cc:	4b23      	ldr	r3, [pc, #140]	; (802215c <etharp_raw+0xd4>)
 80220ce:	f240 4269 	movw	r2, #1129	; 0x469
 80220d2:	4923      	ldr	r1, [pc, #140]	; (8022160 <etharp_raw+0xd8>)
 80220d4:	4823      	ldr	r0, [pc, #140]	; (8022164 <etharp_raw+0xdc>)
 80220d6:	f003 f98d 	bl	80253f4 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80220da:	6839      	ldr	r1, [r7, #0]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80220dc:	4630      	mov	r0, r6
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80220de:	2600      	movs	r6, #0
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80220e0:	464b      	mov	r3, r9
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80220e2:	60a1      	str	r1, [r4, #8]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80220e4:	4642      	mov	r2, r8
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80220e6:	88b9      	ldrh	r1, [r7, #4]
 80220e8:	81a1      	strh	r1, [r4, #12]
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80220ea:	f8da 1000 	ldr.w	r1, [sl]
 80220ee:	f8c4 1012 	str.w	r1, [r4, #18]
 80220f2:	f8ba 1004 	ldrh.w	r1, [sl, #4]
 80220f6:	82e1      	strh	r1, [r4, #22]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 80220f8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80220fa:	6809      	ldr	r1, [r1, #0]
 80220fc:	f8c4 100e 	str.w	r1, [r4, #14]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8022100:	990c      	ldr	r1, [sp, #48]	; 0x30
 8022102:	6809      	ldr	r1, [r1, #0]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8022104:	7026      	strb	r6, [r4, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8022106:	61a1      	str	r1, [r4, #24]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8022108:	2101      	movs	r1, #1
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 802210a:	70e6      	strb	r6, [r4, #3]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 802210c:	7061      	strb	r1, [r4, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 802210e:	2108      	movs	r1, #8
 8022110:	70a1      	strb	r1, [r4, #2]
  hdr->hwlen = ETH_HWADDR_LEN;
 8022112:	2106      	movs	r1, #6
 8022114:	7121      	strb	r1, [r4, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8022116:	2104      	movs	r1, #4
 8022118:	7161      	strb	r1, [r4, #5]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 802211a:	f640 0106 	movw	r1, #2054	; 0x806
 802211e:	9100      	str	r1, [sp, #0]
 8022120:	4629      	mov	r1, r5
 8022122:	f001 fbf5 	bl	8023910 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8022126:	4628      	mov	r0, r5
 8022128:	f7f9 f89a 	bl	801b260 <pbuf_free>
  p = NULL;
  /* could not allocate pbuf for ARP request */

  return result;
 802212c:	4630      	mov	r0, r6
}
 802212e:	b002      	add	sp, #8
 8022130:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8022134:	4b09      	ldr	r3, [pc, #36]	; (802215c <etharp_raw+0xd4>)
 8022136:	f240 4262 	movw	r2, #1122	; 0x462
 802213a:	490b      	ldr	r1, [pc, #44]	; (8022168 <etharp_raw+0xe0>)
 802213c:	4809      	ldr	r0, [pc, #36]	; (8022164 <etharp_raw+0xdc>)
 802213e:	f003 f959 	bl	80253f4 <iprintf>
 8022142:	e7ba      	b.n	80220ba <etharp_raw+0x32>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8022144:	4b05      	ldr	r3, [pc, #20]	; (802215c <etharp_raw+0xd4>)
 8022146:	f240 4257 	movw	r2, #1111	; 0x457
 802214a:	4908      	ldr	r1, [pc, #32]	; (802216c <etharp_raw+0xe4>)
 802214c:	4805      	ldr	r0, [pc, #20]	; (8022164 <etharp_raw+0xdc>)
 802214e:	f003 f951 	bl	80253f4 <iprintf>
 8022152:	e7a6      	b.n	80220a2 <etharp_raw+0x1a>
    return ERR_MEM;
 8022154:	f04f 30ff 	mov.w	r0, #4294967295
 8022158:	e7e9      	b.n	802212e <etharp_raw+0xa6>
 802215a:	bf00      	nop
 802215c:	080456ac 	.word	0x080456ac
 8022160:	0804576c 	.word	0x0804576c
 8022164:	0802a048 	.word	0x0802a048
 8022168:	08045738 	.word	0x08045738
 802216c:	0802cdc0 	.word	0x0802cdc0

08022170 <etharp_output_to_arp_index>:
{
 8022170:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8022174:	4f37      	ldr	r7, [pc, #220]	; (8022254 <etharp_output_to_arp_index+0xe4>)
 8022176:	eb02 0942 	add.w	r9, r2, r2, lsl #1
{
 802217a:	b085      	sub	sp, #20
 802217c:	4614      	mov	r4, r2
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 802217e:	eb07 09c9 	add.w	r9, r7, r9, lsl #3
{
 8022182:	4605      	mov	r5, r0
 8022184:	460e      	mov	r6, r1
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8022186:	ea4f 0842 	mov.w	r8, r2, lsl #1
 802218a:	f899 3014 	ldrb.w	r3, [r9, #20]
 802218e:	2b01      	cmp	r3, #1
 8022190:	d93c      	bls.n	802220c <etharp_output_to_arp_index+0x9c>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8022192:	2b02      	cmp	r3, #2
 8022194:	d011      	beq.n	80221ba <etharp_output_to_arp_index+0x4a>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8022196:	2218      	movs	r2, #24
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8022198:	f105 092e 	add.w	r9, r5, #46	; 0x2e
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 802219c:	fb02 7404 	mla	r4, r2, r4, r7
 80221a0:	340c      	adds	r4, #12
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 80221a2:	f44f 6700 	mov.w	r7, #2048	; 0x800
 80221a6:	4623      	mov	r3, r4
 80221a8:	464a      	mov	r2, r9
 80221aa:	4631      	mov	r1, r6
 80221ac:	4628      	mov	r0, r5
 80221ae:	9700      	str	r7, [sp, #0]
 80221b0:	f001 fbae 	bl	8023910 <ethernet_output>
}
 80221b4:	b005      	add	sp, #20
 80221b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 80221ba:	44a0      	add	r8, r4
 80221bc:	eb07 08c8 	add.w	r8, r7, r8, lsl #3
 80221c0:	f8b8 3012 	ldrh.w	r3, [r8, #18]
 80221c4:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 80221c8:	d82a      	bhi.n	8022220 <etharp_output_to_arp_index+0xb0>
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80221ca:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80221ce:	d3e2      	bcc.n	8022196 <etharp_output_to_arp_index+0x26>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80221d0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80221d4:	2301      	movs	r3, #1
 80221d6:	f105 092e 	add.w	r9, r5, #46	; 0x2e
 80221da:	4628      	mov	r0, r5
 80221dc:	00e4      	lsls	r4, r4, #3
 80221de:	9303      	str	r3, [sp, #12]
 80221e0:	4b1d      	ldr	r3, [pc, #116]	; (8022258 <etharp_output_to_arp_index+0xe8>)
 80221e2:	4649      	mov	r1, r9
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80221e4:	f104 020c 	add.w	r2, r4, #12
 80221e8:	f104 0c04 	add.w	ip, r4, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80221ec:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80221ee:	1d2b      	adds	r3, r5, #4
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80221f0:	18bc      	adds	r4, r7, r2
 80221f2:	4467      	add	r7, ip
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80221f4:	9300      	str	r3, [sp, #0]
 80221f6:	464b      	mov	r3, r9
 80221f8:	4622      	mov	r2, r4
 80221fa:	9702      	str	r7, [sp, #8]
 80221fc:	f7ff ff44 	bl	8022088 <etharp_raw>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8022200:	2800      	cmp	r0, #0
 8022202:	d1ce      	bne.n	80221a2 <etharp_output_to_arp_index+0x32>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8022204:	2303      	movs	r3, #3
 8022206:	f888 3014 	strb.w	r3, [r8, #20]
 802220a:	e7ca      	b.n	80221a2 <etharp_output_to_arp_index+0x32>
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 802220c:	4b13      	ldr	r3, [pc, #76]	; (802225c <etharp_output_to_arp_index+0xec>)
 802220e:	f240 22ee 	movw	r2, #750	; 0x2ee
 8022212:	4913      	ldr	r1, [pc, #76]	; (8022260 <etharp_output_to_arp_index+0xf0>)
 8022214:	4813      	ldr	r0, [pc, #76]	; (8022264 <etharp_output_to_arp_index+0xf4>)
 8022216:	f003 f8ed 	bl	80253f4 <iprintf>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 802221a:	f899 3014 	ldrb.w	r3, [r9, #20]
 802221e:	e7b8      	b.n	8022192 <etharp_output_to_arp_index+0x22>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8022220:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8022224:	2301      	movs	r3, #1
 8022226:	f105 092e 	add.w	r9, r5, #46	; 0x2e
 802222a:	4a0f      	ldr	r2, [pc, #60]	; (8022268 <etharp_output_to_arp_index+0xf8>)
 802222c:	00e4      	lsls	r4, r4, #3
 802222e:	9303      	str	r3, [sp, #12]
 8022230:	4649      	mov	r1, r9
 8022232:	4628      	mov	r0, r5
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8022234:	1d23      	adds	r3, r4, #4
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8022236:	340c      	adds	r4, #12
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8022238:	443b      	add	r3, r7
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 802223a:	443c      	add	r4, r7
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 802223c:	9302      	str	r3, [sp, #8]
 802223e:	4b06      	ldr	r3, [pc, #24]	; (8022258 <etharp_output_to_arp_index+0xe8>)
 8022240:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8022242:	1d2b      	adds	r3, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8022244:	9300      	str	r3, [sp, #0]
 8022246:	464b      	mov	r3, r9
 8022248:	f7ff ff1e 	bl	8022088 <etharp_raw>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 802224c:	2800      	cmp	r0, #0
 802224e:	d0d9      	beq.n	8022204 <etharp_output_to_arp_index+0x94>
 8022250:	e7a7      	b.n	80221a2 <etharp_output_to_arp_index+0x32>
 8022252:	bf00      	nop
 8022254:	2002e170 	.word	0x2002e170
 8022258:	08045be4 	.word	0x08045be4
 802225c:	080456ac 	.word	0x080456ac
 8022260:	080457b0 	.word	0x080457b0
 8022264:	0802a048 	.word	0x0802a048
 8022268:	08045bdc 	.word	0x08045bdc

0802226c <etharp_tmr>:
{
 802226c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022270:	4c1e      	ldr	r4, [pc, #120]	; (80222ec <etharp_tmr+0x80>)
 8022272:	b084      	sub	sp, #16
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8022274:	2500      	movs	r5, #0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8022276:	f8df 807c 	ldr.w	r8, [pc, #124]	; 80222f4 <etharp_tmr+0x88>
 802227a:	4f1d      	ldr	r7, [pc, #116]	; (80222f0 <etharp_tmr+0x84>)
        arp_table[i].state = ETHARP_STATE_STABLE;
 802227c:	2602      	movs	r6, #2
 802227e:	e00d      	b.n	802229c <etharp_tmr+0x30>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8022280:	2a01      	cmp	r2, #1
 8022282:	d101      	bne.n	8022288 <etharp_tmr+0x1c>
 8022284:	2b04      	cmp	r3, #4
 8022286:	d813      	bhi.n	80222b0 <etharp_tmr+0x44>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8022288:	2a03      	cmp	r2, #3
 802228a:	d01b      	beq.n	80222c4 <etharp_tmr+0x58>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 802228c:	2a04      	cmp	r2, #4
 802228e:	d01c      	beq.n	80222ca <etharp_tmr+0x5e>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8022290:	2a01      	cmp	r2, #1
 8022292:	d01c      	beq.n	80222ce <etharp_tmr+0x62>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8022294:	3501      	adds	r5, #1
 8022296:	3418      	adds	r4, #24
 8022298:	2d20      	cmp	r5, #32
 802229a:	d010      	beq.n	80222be <etharp_tmr+0x52>
    u8_t state = arp_table[i].state;
 802229c:	7c22      	ldrb	r2, [r4, #16]
    if (state != ETHARP_STATE_EMPTY
 802229e:	2a00      	cmp	r2, #0
 80222a0:	d0f8      	beq.n	8022294 <etharp_tmr+0x28>
      arp_table[i].ctime++;
 80222a2:	89e3      	ldrh	r3, [r4, #14]
 80222a4:	3301      	adds	r3, #1
 80222a6:	b29b      	uxth	r3, r3
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80222a8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
      arp_table[i].ctime++;
 80222ac:	81e3      	strh	r3, [r4, #14]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80222ae:	d3e7      	bcc.n	8022280 <etharp_tmr+0x14>
        etharp_free_entry(i);
 80222b0:	4628      	mov	r0, r5
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80222b2:	3501      	adds	r5, #1
        etharp_free_entry(i);
 80222b4:	f7ff fe02 	bl	8021ebc <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80222b8:	3418      	adds	r4, #24
 80222ba:	2d20      	cmp	r5, #32
 80222bc:	d1ee      	bne.n	802229c <etharp_tmr+0x30>
}
 80222be:	b004      	add	sp, #16
 80222c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80222c4:	2304      	movs	r3, #4
 80222c6:	7423      	strb	r3, [r4, #16]
 80222c8:	e7e4      	b.n	8022294 <etharp_tmr+0x28>
        arp_table[i].state = ETHARP_STATE_STABLE;
 80222ca:	7426      	strb	r6, [r4, #16]
 80222cc:	e7e2      	b.n	8022294 <etharp_tmr+0x28>
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 80222ce:	6860      	ldr	r0, [r4, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80222d0:	f8cd 8004 	str.w	r8, [sp, #4]
 80222d4:	f100 032e 	add.w	r3, r0, #46	; 0x2e
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80222d8:	1d01      	adds	r1, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80222da:	e9cd 4202 	strd	r4, r2, [sp, #8]
 80222de:	9100      	str	r1, [sp, #0]
 80222e0:	463a      	mov	r2, r7
 80222e2:	4619      	mov	r1, r3
 80222e4:	f7ff fed0 	bl	8022088 <etharp_raw>
 80222e8:	e7d4      	b.n	8022294 <etharp_tmr+0x28>
 80222ea:	bf00      	nop
 80222ec:	2002e174 	.word	0x2002e174
 80222f0:	08045bdc 	.word	0x08045bdc
 80222f4:	08045be4 	.word	0x08045be4

080222f8 <etharp_cleanup_netif>:
{
 80222f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80222fa:	4c0c      	ldr	r4, [pc, #48]	; (802232c <etharp_cleanup_netif+0x34>)
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80222fc:	2500      	movs	r5, #0
{
 80222fe:	4607      	mov	r7, r0
 8022300:	f504 7640 	add.w	r6, r4, #768	; 0x300
 8022304:	e003      	b.n	802230e <etharp_cleanup_netif+0x16>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8022306:	3418      	adds	r4, #24
 8022308:	3501      	adds	r5, #1
 802230a:	42b4      	cmp	r4, r6
 802230c:	d00c      	beq.n	8022328 <etharp_cleanup_netif+0x30>
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 802230e:	7d23      	ldrb	r3, [r4, #20]
 8022310:	2b00      	cmp	r3, #0
 8022312:	d0f8      	beq.n	8022306 <etharp_cleanup_netif+0xe>
 8022314:	68a3      	ldr	r3, [r4, #8]
 8022316:	42bb      	cmp	r3, r7
 8022318:	d1f5      	bne.n	8022306 <etharp_cleanup_netif+0xe>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 802231a:	3418      	adds	r4, #24
      etharp_free_entry(i);
 802231c:	4628      	mov	r0, r5
 802231e:	f7ff fdcd 	bl	8021ebc <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8022322:	3501      	adds	r5, #1
 8022324:	42b4      	cmp	r4, r6
 8022326:	d1f2      	bne.n	802230e <etharp_cleanup_netif+0x16>
}
 8022328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802232a:	bf00      	nop
 802232c:	2002e170 	.word	0x2002e170

08022330 <etharp_input>:
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8022330:	2900      	cmp	r1, #0
 8022332:	f000 808e 	beq.w	8022452 <etharp_input+0x122>
{
 8022336:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  hdr = (struct etharp_hdr *)p->payload;
 802233a:	6846      	ldr	r6, [r0, #4]
{
 802233c:	b087      	sub	sp, #28
 802233e:	4604      	mov	r4, r0
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8022340:	8833      	ldrh	r3, [r6, #0]
 8022342:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8022346:	d102      	bne.n	802234e <etharp_input+0x1e>
 8022348:	7933      	ldrb	r3, [r6, #4]
 802234a:	2b06      	cmp	r3, #6
 802234c:	d005      	beq.n	802235a <etharp_input+0x2a>
    pbuf_free(p);
 802234e:	4620      	mov	r0, r4
}
 8022350:	b007      	add	sp, #28
 8022352:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    pbuf_free(p);
 8022356:	f7f8 bf83 	b.w	801b260 <pbuf_free>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 802235a:	7973      	ldrb	r3, [r6, #5]
 802235c:	2b04      	cmp	r3, #4
 802235e:	d1f6      	bne.n	802234e <etharp_input+0x1e>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8022360:	8873      	ldrh	r3, [r6, #2]
 8022362:	2b08      	cmp	r3, #8
 8022364:	d1f3      	bne.n	802234e <etharp_input+0x1e>
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8022366:	f8d6 000e 	ldr.w	r0, [r6, #14]
 802236a:	460d      	mov	r5, r1
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 802236c:	684b      	ldr	r3, [r1, #4]
 802236e:	f8d6 a018 	ldr.w	sl, [r6, #24]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8022372:	9005      	str	r0, [sp, #20]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8022374:	2b00      	cmp	r3, #0
 8022376:	d073      	beq.n	8022460 <etharp_input+0x130>
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8022378:	eba3 0a0a 	sub.w	sl, r3, sl
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 802237c:	f106 0808 	add.w	r8, r6, #8
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8022380:	faba fa8a 	clz	sl, sl
 8022384:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8022388:	f1ca 0702 	rsb	r7, sl, #2
 802238c:	b2ff      	uxtb	r7, r7
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 802238e:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
 8022392:	2b06      	cmp	r3, #6
 8022394:	d007      	beq.n	80223a6 <etharp_input+0x76>
 8022396:	4b3e      	ldr	r3, [pc, #248]	; (8022490 <etharp_input+0x160>)
 8022398:	f240 12a9 	movw	r2, #425	; 0x1a9
 802239c:	493d      	ldr	r1, [pc, #244]	; (8022494 <etharp_input+0x164>)
 802239e:	483e      	ldr	r0, [pc, #248]	; (8022498 <etharp_input+0x168>)
 80223a0:	f003 f828 	bl	80253f4 <iprintf>
  if (ip4_addr_isany(ipaddr) ||
 80223a4:	9805      	ldr	r0, [sp, #20]
 80223a6:	2800      	cmp	r0, #0
 80223a8:	d042      	beq.n	8022430 <etharp_input+0x100>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80223aa:	4629      	mov	r1, r5
 80223ac:	f000 fd30 	bl	8022e10 <ip4_addr_isbroadcast_u32>
  if (ip4_addr_isany(ipaddr) ||
 80223b0:	4681      	mov	r9, r0
 80223b2:	2800      	cmp	r0, #0
 80223b4:	d13c      	bne.n	8022430 <etharp_input+0x100>
      ip4_addr_ismulticast(ipaddr)) {
 80223b6:	9b05      	ldr	r3, [sp, #20]
 80223b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80223bc:	2be0      	cmp	r3, #224	; 0xe0
 80223be:	d037      	beq.n	8022430 <etharp_input+0x100>
  i = etharp_find_entry(ipaddr, flags, netif);
 80223c0:	4639      	mov	r1, r7
 80223c2:	462a      	mov	r2, r5
 80223c4:	a805      	add	r0, sp, #20
 80223c6:	f7ff fdb9 	bl	8021f3c <etharp_find_entry>
  if (i < 0) {
 80223ca:	2800      	cmp	r0, #0
 80223cc:	db30      	blt.n	8022430 <etharp_input+0x100>
    arp_table[i].state = ETHARP_STATE_STABLE;
 80223ce:	4a33      	ldr	r2, [pc, #204]	; (802249c <etharp_input+0x16c>)
 80223d0:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 80223d4:	2302      	movs	r3, #2
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80223d6:	f04f 0c18 	mov.w	ip, #24
    arp_table[i].state = ETHARP_STATE_STABLE;
 80223da:	eb02 07c1 	add.w	r7, r2, r1, lsl #3
 80223de:	753b      	strb	r3, [r7, #20]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80223e0:	230c      	movs	r3, #12
  arp_table[i].netif = netif;
 80223e2:	60bd      	str	r5, [r7, #8]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80223e4:	fb10 330c 	smlabb	r3, r0, ip, r3
 80223e8:	f8d8 0000 	ldr.w	r0, [r8]
 80223ec:	50d0      	str	r0, [r2, r3]
 80223ee:	18d0      	adds	r0, r2, r3
 80223f0:	f8b8 3004 	ldrh.w	r3, [r8, #4]
 80223f4:	8083      	strh	r3, [r0, #4]
  while (arp_table[i].q != NULL) {
 80223f6:	f852 1031 	ldr.w	r1, [r2, r1, lsl #3]
  arp_table[i].ctime = 0;
 80223fa:	f8a7 9012 	strh.w	r9, [r7, #18]
  while (arp_table[i].q != NULL) {
 80223fe:	b1b9      	cbz	r1, 8022430 <etharp_input+0x100>
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8022400:	f105 092e 	add.w	r9, r5, #46	; 0x2e
    arp_table[i].q = q->next;
 8022404:	680b      	ldr	r3, [r1, #0]
    memp_free(MEMP_ARP_QUEUE, q);
 8022406:	200b      	movs	r0, #11
    p = q->p;
 8022408:	f8d1 b004 	ldr.w	fp, [r1, #4]
    arp_table[i].q = q->next;
 802240c:	603b      	str	r3, [r7, #0]
    memp_free(MEMP_ARP_QUEUE, q);
 802240e:	f7f8 fa0f 	bl	801a830 <memp_free>
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8022412:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8022416:	4659      	mov	r1, fp
 8022418:	464a      	mov	r2, r9
 802241a:	9300      	str	r3, [sp, #0]
 802241c:	4628      	mov	r0, r5
 802241e:	4643      	mov	r3, r8
 8022420:	f001 fa76 	bl	8023910 <ethernet_output>
    pbuf_free(p);
 8022424:	4658      	mov	r0, fp
 8022426:	f7f8 ff1b 	bl	801b260 <pbuf_free>
  while (arp_table[i].q != NULL) {
 802242a:	6839      	ldr	r1, [r7, #0]
 802242c:	2900      	cmp	r1, #0
 802242e:	d1e9      	bne.n	8022404 <etharp_input+0xd4>
  switch (hdr->opcode) {
 8022430:	88f3      	ldrh	r3, [r6, #6]
 8022432:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8022436:	d018      	beq.n	802246a <etharp_input+0x13a>
 8022438:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 802243c:	d103      	bne.n	8022446 <etharp_input+0x116>
      dhcp_arp_reply(netif, &sipaddr);
 802243e:	a905      	add	r1, sp, #20
 8022440:	4628      	mov	r0, r5
 8022442:	f7ff f971 	bl	8021728 <dhcp_arp_reply>
  pbuf_free(p);
 8022446:	4620      	mov	r0, r4
 8022448:	f7f8 ff0a 	bl	801b260 <pbuf_free>
}
 802244c:	b007      	add	sp, #28
 802244e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8022452:	4b0f      	ldr	r3, [pc, #60]	; (8022490 <etharp_input+0x160>)
 8022454:	f240 228a 	movw	r2, #650	; 0x28a
 8022458:	4911      	ldr	r1, [pc, #68]	; (80224a0 <etharp_input+0x170>)
 802245a:	480f      	ldr	r0, [pc, #60]	; (8022498 <etharp_input+0x168>)
 802245c:	f002 bfca 	b.w	80253f4 <iprintf>
    for_us = 0;
 8022460:	469a      	mov	sl, r3
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8022462:	f106 0808 	add.w	r8, r6, #8
 8022466:	2702      	movs	r7, #2
 8022468:	e791      	b.n	802238e <etharp_input+0x5e>
      if (for_us) {
 802246a:	f1ba 0f00 	cmp.w	sl, #0
 802246e:	d0ea      	beq.n	8022446 <etharp_input+0x116>
        etharp_raw(netif,
 8022470:	2102      	movs	r1, #2
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8022472:	f105 032e 	add.w	r3, r5, #46	; 0x2e
        etharp_raw(netif,
 8022476:	4642      	mov	r2, r8
 8022478:	4628      	mov	r0, r5
 802247a:	9103      	str	r1, [sp, #12]
 802247c:	a905      	add	r1, sp, #20
 802247e:	f8cd 8004 	str.w	r8, [sp, #4]
 8022482:	9102      	str	r1, [sp, #8]
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8022484:	1d29      	adds	r1, r5, #4
        etharp_raw(netif,
 8022486:	9100      	str	r1, [sp, #0]
 8022488:	4619      	mov	r1, r3
 802248a:	f7ff fdfd 	bl	8022088 <etharp_raw>
 802248e:	e7da      	b.n	8022446 <etharp_input+0x116>
 8022490:	080456ac 	.word	0x080456ac
 8022494:	08045800 	.word	0x08045800
 8022498:	0802a048 	.word	0x0802a048
 802249c:	2002e170 	.word	0x2002e170
 80224a0:	0802cdc0 	.word	0x0802cdc0

080224a4 <etharp_query>:
{
 80224a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80224a8:	468a      	mov	sl, r1
 80224aa:	b085      	sub	sp, #20
 80224ac:	4605      	mov	r5, r0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80224ae:	4601      	mov	r1, r0
 80224b0:	f8da 0000 	ldr.w	r0, [sl]
{
 80224b4:	4616      	mov	r6, r2
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80224b6:	f000 fcab 	bl	8022e10 <ip4_addr_isbroadcast_u32>
 80224ba:	2800      	cmp	r0, #0
 80224bc:	f040 80d1 	bne.w	8022662 <etharp_query+0x1be>
      ip4_addr_ismulticast(ipaddr) ||
 80224c0:	f8da 3000 	ldr.w	r3, [sl]
 80224c4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
      ip4_addr_isany(ipaddr)) {
 80224c8:	2ae0      	cmp	r2, #224	; 0xe0
 80224ca:	f000 80ca 	beq.w	8022662 <etharp_query+0x1be>
 80224ce:	2b00      	cmp	r3, #0
 80224d0:	f000 80c7 	beq.w	8022662 <etharp_query+0x1be>
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80224d4:	462a      	mov	r2, r5
 80224d6:	2101      	movs	r1, #1
 80224d8:	4650      	mov	r0, sl
 80224da:	f7ff fd2f 	bl	8021f3c <etharp_find_entry>
  if (i_err < 0) {
 80224de:	1e07      	subs	r7, r0, #0
 80224e0:	db52      	blt.n	8022588 <etharp_query+0xe4>
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 80224e2:	2f7e      	cmp	r7, #126	; 0x7e
 80224e4:	dc48      	bgt.n	8022578 <etharp_query+0xd4>
  i = (netif_addr_idx_t)i_err;
 80224e6:	b2ff      	uxtb	r7, r7
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80224e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8022698 <etharp_query+0x1f4>
 80224ec:	eb07 0347 	add.w	r3, r7, r7, lsl #1
 80224f0:	ea4f 0947 	mov.w	r9, r7, lsl #1
 80224f4:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 80224f8:	7d1a      	ldrb	r2, [r3, #20]
 80224fa:	b18a      	cbz	r2, 8022520 <etharp_query+0x7c>
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 80224fc:	f105 0b2e 	add.w	fp, r5, #46	; 0x2e
  if (is_new_entry || (q == NULL)) {
 8022500:	2e00      	cmp	r6, #0
 8022502:	f000 80a0 	beq.w	8022646 <etharp_query+0x1a2>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8022506:	eb09 0207 	add.w	r2, r9, r7
  err_t result = ERR_MEM;
 802250a:	f04f 30ff 	mov.w	r0, #4294967295
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 802250e:	eb08 02c2 	add.w	r2, r8, r2, lsl #3
 8022512:	7d13      	ldrb	r3, [r2, #20]
 8022514:	2b01      	cmp	r3, #1
 8022516:	d81e      	bhi.n	8022556 <etharp_query+0xb2>
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8022518:	d03a      	beq.n	8022590 <etharp_query+0xec>
}
 802251a:	b005      	add	sp, #20
 802251c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    arp_table[i].state = ETHARP_STATE_PENDING;
 8022520:	2201      	movs	r2, #1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8022522:	f8cd a008 	str.w	sl, [sp, #8]
    arp_table[i].netif = netif;
 8022526:	609d      	str	r5, [r3, #8]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8022528:	f105 0b2e 	add.w	fp, r5, #46	; 0x2e
    arp_table[i].state = ETHARP_STATE_PENDING;
 802252c:	751a      	strb	r2, [r3, #20]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 802252e:	4628      	mov	r0, r5
 8022530:	4b53      	ldr	r3, [pc, #332]	; (8022680 <etharp_query+0x1dc>)
 8022532:	4659      	mov	r1, fp
 8022534:	9203      	str	r2, [sp, #12]
 8022536:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8022538:	1d2b      	adds	r3, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 802253a:	4a52      	ldr	r2, [pc, #328]	; (8022684 <etharp_query+0x1e0>)
 802253c:	9300      	str	r3, [sp, #0]
 802253e:	465b      	mov	r3, fp
 8022540:	f7ff fda2 	bl	8022088 <etharp_raw>
    if (q == NULL) {
 8022544:	2e00      	cmp	r6, #0
 8022546:	d0e8      	beq.n	802251a <etharp_query+0x76>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8022548:	eb09 0207 	add.w	r2, r9, r7
 802254c:	eb08 02c2 	add.w	r2, r8, r2, lsl #3
 8022550:	7d13      	ldrb	r3, [r2, #20]
 8022552:	2b01      	cmp	r3, #1
 8022554:	d9e0      	bls.n	8022518 <etharp_query+0x74>
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8022556:	2318      	movs	r3, #24
 8022558:	f44f 6400 	mov.w	r4, #2048	; 0x800
 802255c:	465a      	mov	r2, fp
 802255e:	4631      	mov	r1, r6
 8022560:	fb03 8307 	mla	r3, r3, r7, r8
 8022564:	4628      	mov	r0, r5
 8022566:	9400      	str	r4, [sp, #0]
    ETHARP_SET_ADDRHINT(netif, i);
 8022568:	4c47      	ldr	r4, [pc, #284]	; (8022688 <etharp_query+0x1e4>)
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 802256a:	330c      	adds	r3, #12
    ETHARP_SET_ADDRHINT(netif, i);
 802256c:	7027      	strb	r7, [r4, #0]
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 802256e:	f001 f9cf 	bl	8023910 <ethernet_output>
}
 8022572:	b005      	add	sp, #20
 8022574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8022578:	4b44      	ldr	r3, [pc, #272]	; (802268c <etharp_query+0x1e8>)
 802257a:	f240 32c1 	movw	r2, #961	; 0x3c1
 802257e:	4944      	ldr	r1, [pc, #272]	; (8022690 <etharp_query+0x1ec>)
 8022580:	4844      	ldr	r0, [pc, #272]	; (8022694 <etharp_query+0x1f0>)
 8022582:	f002 ff37 	bl	80253f4 <iprintf>
 8022586:	e7ae      	b.n	80224e6 <etharp_query+0x42>
    return (err_t)i_err;
 8022588:	b278      	sxtb	r0, r7
}
 802258a:	b005      	add	sp, #20
 802258c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022590:	4634      	mov	r4, r6
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8022592:	4d3e      	ldr	r5, [pc, #248]	; (802268c <etharp_query+0x1e8>)
 8022594:	f8df b104 	ldr.w	fp, [pc, #260]	; 802269c <etharp_query+0x1f8>
 8022598:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 8022694 <etharp_query+0x1f0>
 802259c:	e005      	b.n	80225aa <etharp_query+0x106>
      if (PBUF_NEEDS_COPY(p)) {
 802259e:	7b23      	ldrb	r3, [r4, #12]
 80225a0:	065a      	lsls	r2, r3, #25
 80225a2:	d413      	bmi.n	80225cc <etharp_query+0x128>
      p = p->next;
 80225a4:	6824      	ldr	r4, [r4, #0]
    while (p) {
 80225a6:	2c00      	cmp	r4, #0
 80225a8:	d038      	beq.n	802261c <etharp_query+0x178>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80225aa:	8962      	ldrh	r2, [r4, #10]
 80225ac:	8923      	ldrh	r3, [r4, #8]
 80225ae:	429a      	cmp	r2, r3
 80225b0:	d1f5      	bne.n	802259e <etharp_query+0xfa>
 80225b2:	6822      	ldr	r2, [r4, #0]
 80225b4:	462b      	mov	r3, r5
 80225b6:	b132      	cbz	r2, 80225c6 <etharp_query+0x122>
 80225b8:	f240 32f1 	movw	r2, #1009	; 0x3f1
 80225bc:	4659      	mov	r1, fp
 80225be:	4650      	mov	r0, sl
 80225c0:	f002 ff18 	bl	80253f4 <iprintf>
 80225c4:	e7eb      	b.n	802259e <etharp_query+0xfa>
      if (PBUF_NEEDS_COPY(p)) {
 80225c6:	7b23      	ldrb	r3, [r4, #12]
 80225c8:	065b      	lsls	r3, r3, #25
 80225ca:	d527      	bpl.n	802261c <etharp_query+0x178>
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 80225cc:	4632      	mov	r2, r6
 80225ce:	f44f 7120 	mov.w	r1, #640	; 0x280
 80225d2:	200e      	movs	r0, #14
 80225d4:	f7f8 ffd6 	bl	801b584 <pbuf_clone>
    if (p != NULL) {
 80225d8:	4606      	mov	r6, r0
 80225da:	2800      	cmp	r0, #0
 80225dc:	d047      	beq.n	802266e <etharp_query+0x1ca>
      new_entry = (struct etharp_q_entry *)memp_malloc(MEMP_ARP_QUEUE);
 80225de:	f240 4206 	movw	r2, #1030	; 0x406
 80225e2:	492a      	ldr	r1, [pc, #168]	; (802268c <etharp_query+0x1e8>)
 80225e4:	200b      	movs	r0, #11
 80225e6:	f7f8 f8ed 	bl	801a7c4 <memp_malloc_fn>
      if (new_entry != NULL) {
 80225ea:	4602      	mov	r2, r0
 80225ec:	2800      	cmp	r0, #0
 80225ee:	d041      	beq.n	8022674 <etharp_query+0x1d0>
        if (arp_table[i].q != NULL) {
 80225f0:	eb09 0307 	add.w	r3, r9, r7
        new_entry->next = 0;
 80225f4:	2100      	movs	r1, #0
        new_entry->p = p;
 80225f6:	6046      	str	r6, [r0, #4]
        if (arp_table[i].q != NULL) {
 80225f8:	00db      	lsls	r3, r3, #3
        new_entry->next = 0;
 80225fa:	6001      	str	r1, [r0, #0]
        if (arp_table[i].q != NULL) {
 80225fc:	f858 5003 	ldr.w	r5, [r8, r3]
 8022600:	b1ed      	cbz	r5, 802263e <etharp_query+0x19a>
          while (r->next != NULL) {
 8022602:	682c      	ldr	r4, [r5, #0]
 8022604:	b384      	cbz	r4, 8022668 <etharp_query+0x1c4>
          qlen++;
 8022606:	2301      	movs	r3, #1
            qlen++;
 8022608:	4620      	mov	r0, r4
          while (r->next != NULL) {
 802260a:	6824      	ldr	r4, [r4, #0]
            qlen++;
 802260c:	3301      	adds	r3, #1
          while (r->next != NULL) {
 802260e:	2c00      	cmp	r4, #0
 8022610:	d1fa      	bne.n	8022608 <etharp_query+0x164>
        if (qlen >= ARP_QUEUE_LEN) {
 8022612:	2b1f      	cmp	r3, #31
          r->next = new_entry;
 8022614:	6002      	str	r2, [r0, #0]
        if (qlen >= ARP_QUEUE_LEN) {
 8022616:	d805      	bhi.n	8022624 <etharp_query+0x180>
        result = ERR_OK;
 8022618:	4620      	mov	r0, r4
 802261a:	e77e      	b.n	802251a <etharp_query+0x76>
      pbuf_ref(p);
 802261c:	4630      	mov	r0, r6
 802261e:	f7f8 fe3d 	bl	801b29c <pbuf_ref>
    if (p != NULL) {
 8022622:	e7dc      	b.n	80225de <etharp_query+0x13a>
          arp_table[i].q = arp_table[i].q->next;
 8022624:	682b      	ldr	r3, [r5, #0]
 8022626:	444f      	add	r7, r9
          pbuf_free(old->p);
 8022628:	6868      	ldr	r0, [r5, #4]
          arp_table[i].q = arp_table[i].q->next;
 802262a:	f848 3037 	str.w	r3, [r8, r7, lsl #3]
          pbuf_free(old->p);
 802262e:	f7f8 fe17 	bl	801b260 <pbuf_free>
          memp_free(MEMP_ARP_QUEUE, old);
 8022632:	200b      	movs	r0, #11
 8022634:	4629      	mov	r1, r5
 8022636:	f7f8 f8fb 	bl	801a830 <memp_free>
        result = ERR_OK;
 802263a:	4620      	mov	r0, r4
 802263c:	e76d      	b.n	802251a <etharp_query+0x76>
 802263e:	4628      	mov	r0, r5
          arp_table[i].q = new_entry;
 8022640:	f848 2003 	str.w	r2, [r8, r3]
        if (qlen >= ARP_QUEUE_LEN) {
 8022644:	e769      	b.n	802251a <etharp_query+0x76>
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8022646:	1d2a      	adds	r2, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8022648:	2301      	movs	r3, #1
 802264a:	4c0d      	ldr	r4, [pc, #52]	; (8022680 <etharp_query+0x1dc>)
 802264c:	4659      	mov	r1, fp
 802264e:	4628      	mov	r0, r5
 8022650:	e9cd a302 	strd	sl, r3, [sp, #8]
 8022654:	e9cd 2400 	strd	r2, r4, [sp]
 8022658:	465b      	mov	r3, fp
 802265a:	4a0a      	ldr	r2, [pc, #40]	; (8022684 <etharp_query+0x1e0>)
 802265c:	f7ff fd14 	bl	8022088 <etharp_raw>
    if (q == NULL) {
 8022660:	e75b      	b.n	802251a <etharp_query+0x76>
    return ERR_ARG;
 8022662:	f06f 000f 	mvn.w	r0, #15
 8022666:	e758      	b.n	802251a <etharp_query+0x76>
        result = ERR_OK;
 8022668:	4620      	mov	r0, r4
          r->next = new_entry;
 802266a:	602a      	str	r2, [r5, #0]
        if (qlen >= ARP_QUEUE_LEN) {
 802266c:	e755      	b.n	802251a <etharp_query+0x76>
      result = ERR_MEM;
 802266e:	f04f 30ff 	mov.w	r0, #4294967295
 8022672:	e752      	b.n	802251a <etharp_query+0x76>
        pbuf_free(p);
 8022674:	4630      	mov	r0, r6
 8022676:	f7f8 fdf3 	bl	801b260 <pbuf_free>
        result = ERR_MEM;
 802267a:	f04f 30ff 	mov.w	r0, #4294967295
 802267e:	e74c      	b.n	802251a <etharp_query+0x76>
 8022680:	08045be4 	.word	0x08045be4
 8022684:	08045bdc 	.word	0x08045bdc
 8022688:	2002e470 	.word	0x2002e470
 802268c:	080456ac 	.word	0x080456ac
 8022690:	08045824 	.word	0x08045824
 8022694:	0802a048 	.word	0x0802a048
 8022698:	2002e170 	.word	0x2002e170
 802269c:	08045834 	.word	0x08045834

080226a0 <etharp_output>:
{
 80226a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80226a4:	460f      	mov	r7, r1
 80226a6:	b084      	sub	sp, #16
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80226a8:	4605      	mov	r5, r0
{
 80226aa:	4616      	mov	r6, r2
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80226ac:	2800      	cmp	r0, #0
 80226ae:	f000 8086 	beq.w	80227be <etharp_output+0x11e>
  LWIP_ASSERT("q != NULL", q != NULL);
 80226b2:	2f00      	cmp	r7, #0
 80226b4:	d072      	beq.n	802279c <etharp_output+0xfc>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80226b6:	2e00      	cmp	r6, #0
 80226b8:	d079      	beq.n	80227ae <etharp_output+0x10e>
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80226ba:	4629      	mov	r1, r5
 80226bc:	6830      	ldr	r0, [r6, #0]
 80226be:	f000 fba7 	bl	8022e10 <ip4_addr_isbroadcast_u32>
 80226c2:	2800      	cmp	r0, #0
 80226c4:	d160      	bne.n	8022788 <etharp_output+0xe8>
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80226c6:	6833      	ldr	r3, [r6, #0]
 80226c8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80226cc:	2ae0      	cmp	r2, #224	; 0xe0
 80226ce:	d03b      	beq.n	8022748 <etharp_output+0xa8>
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80226d0:	686a      	ldr	r2, [r5, #4]
 80226d2:	68a9      	ldr	r1, [r5, #8]
 80226d4:	405a      	eors	r2, r3
 80226d6:	420a      	tst	r2, r1
 80226d8:	d009      	beq.n	80226ee <etharp_output+0x4e>
        !ip4_addr_islinklocal(ipaddr)) {
 80226da:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80226dc:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 80226e0:	4293      	cmp	r3, r2
 80226e2:	d004      	beq.n	80226ee <etharp_output+0x4e>
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 80226e4:	68eb      	ldr	r3, [r5, #12]
 80226e6:	2b00      	cmp	r3, #0
 80226e8:	d07b      	beq.n	80227e2 <etharp_output+0x142>
            dst_addr = netif_ip4_gw(netif);
 80226ea:	f105 060c 	add.w	r6, r5, #12
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80226ee:	f8df 8114 	ldr.w	r8, [pc, #276]	; 8022804 <etharp_output+0x164>
 80226f2:	4b3d      	ldr	r3, [pc, #244]	; (80227e8 <etharp_output+0x148>)
 80226f4:	f898 2000 	ldrb.w	r2, [r8]
 80226f8:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 80226fc:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8022700:	7d19      	ldrb	r1, [r3, #20]
 8022702:	2901      	cmp	r1, #1
 8022704:	d902      	bls.n	802270c <etharp_output+0x6c>
 8022706:	6899      	ldr	r1, [r3, #8]
 8022708:	42a9      	cmp	r1, r5
 802270a:	d063      	beq.n	80227d4 <etharp_output+0x134>
 802270c:	4c36      	ldr	r4, [pc, #216]	; (80227e8 <etharp_output+0x148>)
{
 802270e:	2300      	movs	r3, #0
 8022710:	e003      	b.n	802271a <etharp_output+0x7a>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8022712:	2b20      	cmp	r3, #32
 8022714:	f104 0418 	add.w	r4, r4, #24
 8022718:	d038      	beq.n	802278c <etharp_output+0xec>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 802271a:	f894 c014 	ldrb.w	ip, [r4, #20]
 802271e:	b2da      	uxtb	r2, r3
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8022720:	3301      	adds	r3, #1
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8022722:	f1bc 0f01 	cmp.w	ip, #1
 8022726:	d9f4      	bls.n	8022712 <etharp_output+0x72>
 8022728:	68a0      	ldr	r0, [r4, #8]
 802272a:	42a8      	cmp	r0, r5
 802272c:	d1f1      	bne.n	8022712 <etharp_output+0x72>
          (arp_table[i].netif == netif) &&
 802272e:	6860      	ldr	r0, [r4, #4]
 8022730:	6831      	ldr	r1, [r6, #0]
 8022732:	4281      	cmp	r1, r0
 8022734:	d1ed      	bne.n	8022712 <etharp_output+0x72>
        return etharp_output_to_arp_index(netif, q, i);
 8022736:	4639      	mov	r1, r7
 8022738:	4628      	mov	r0, r5
        ETHARP_SET_ADDRHINT(netif, i);
 802273a:	f888 2000 	strb.w	r2, [r8]
}
 802273e:	b004      	add	sp, #16
 8022740:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        return etharp_output_to_arp_index(netif, q, i);
 8022744:	f7ff bd14 	b.w	8022170 <etharp_output_to_arp_index>
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8022748:	2201      	movs	r2, #1
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 802274a:	235e      	movs	r3, #94	; 0x5e
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 802274c:	78f1      	ldrb	r1, [r6, #3]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 802274e:	f88d 2008 	strb.w	r2, [sp, #8]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8022752:	f88d 300a 	strb.w	r3, [sp, #10]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8022756:	7872      	ldrb	r2, [r6, #1]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8022758:	78b3      	ldrb	r3, [r6, #2]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 802275a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 802275e:	f88d 0009 	strb.w	r0, [sp, #9]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8022762:	f88d 300c 	strb.w	r3, [sp, #12]
    dest = &mcastaddr;
 8022766:	ab02      	add	r3, sp, #8
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8022768:	f88d 200b 	strb.w	r2, [sp, #11]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 802276c:	f88d 100d 	strb.w	r1, [sp, #13]
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8022770:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8022774:	f105 022e 	add.w	r2, r5, #46	; 0x2e
 8022778:	4639      	mov	r1, r7
 802277a:	4628      	mov	r0, r5
 802277c:	9400      	str	r4, [sp, #0]
 802277e:	f001 f8c7 	bl	8023910 <ethernet_output>
}
 8022782:	b004      	add	sp, #16
 8022784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    dest = (const struct eth_addr *)&ethbroadcast;
 8022788:	4b18      	ldr	r3, [pc, #96]	; (80227ec <etharp_output+0x14c>)
 802278a:	e7f1      	b.n	8022770 <etharp_output+0xd0>
    return etharp_query(netif, dst_addr, q);
 802278c:	463a      	mov	r2, r7
 802278e:	4631      	mov	r1, r6
 8022790:	4628      	mov	r0, r5
}
 8022792:	b004      	add	sp, #16
 8022794:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    return etharp_query(netif, dst_addr, q);
 8022798:	f7ff be84 	b.w	80224a4 <etharp_query>
  LWIP_ASSERT("q != NULL", q != NULL);
 802279c:	4b14      	ldr	r3, [pc, #80]	; (80227f0 <etharp_output+0x150>)
 802279e:	f240 321f 	movw	r2, #799	; 0x31f
 80227a2:	4914      	ldr	r1, [pc, #80]	; (80227f4 <etharp_output+0x154>)
 80227a4:	4814      	ldr	r0, [pc, #80]	; (80227f8 <etharp_output+0x158>)
 80227a6:	f002 fe25 	bl	80253f4 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80227aa:	2e00      	cmp	r6, #0
 80227ac:	d185      	bne.n	80226ba <etharp_output+0x1a>
 80227ae:	4b10      	ldr	r3, [pc, #64]	; (80227f0 <etharp_output+0x150>)
 80227b0:	f44f 7248 	mov.w	r2, #800	; 0x320
 80227b4:	4911      	ldr	r1, [pc, #68]	; (80227fc <etharp_output+0x15c>)
 80227b6:	4810      	ldr	r0, [pc, #64]	; (80227f8 <etharp_output+0x158>)
 80227b8:	f002 fe1c 	bl	80253f4 <iprintf>
 80227bc:	e77d      	b.n	80226ba <etharp_output+0x1a>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80227be:	4b0c      	ldr	r3, [pc, #48]	; (80227f0 <etharp_output+0x150>)
 80227c0:	f240 321e 	movw	r2, #798	; 0x31e
 80227c4:	490e      	ldr	r1, [pc, #56]	; (8022800 <etharp_output+0x160>)
 80227c6:	480c      	ldr	r0, [pc, #48]	; (80227f8 <etharp_output+0x158>)
 80227c8:	f002 fe14 	bl	80253f4 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 80227cc:	2f00      	cmp	r7, #0
 80227ce:	f47f af72 	bne.w	80226b6 <etharp_output+0x16>
 80227d2:	e7e3      	b.n	802279c <etharp_output+0xfc>
            (arp_table[etharp_cached_entry].netif == netif) &&
 80227d4:	685b      	ldr	r3, [r3, #4]
 80227d6:	6831      	ldr	r1, [r6, #0]
 80227d8:	4299      	cmp	r1, r3
 80227da:	d197      	bne.n	802270c <etharp_output+0x6c>
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 80227dc:	4639      	mov	r1, r7
 80227de:	4628      	mov	r0, r5
 80227e0:	e7ad      	b.n	802273e <etharp_output+0x9e>
            return ERR_RTE;
 80227e2:	f06f 0003 	mvn.w	r0, #3
 80227e6:	e7cc      	b.n	8022782 <etharp_output+0xe2>
 80227e8:	2002e170 	.word	0x2002e170
 80227ec:	08045bdc 	.word	0x08045bdc
 80227f0:	080456ac 	.word	0x080456ac
 80227f4:	08045850 	.word	0x08045850
 80227f8:	0802a048 	.word	0x0802a048
 80227fc:	080457e0 	.word	0x080457e0
 8022800:	0802cdc0 	.word	0x0802cdc0
 8022804:	2002e470 	.word	0x2002e470

08022808 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8022808:	b510      	push	{r4, lr}
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 802280a:	2301      	movs	r3, #1
{
 802280c:	b084      	sub	sp, #16
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 802280e:	4c07      	ldr	r4, [pc, #28]	; (802282c <etharp_request+0x24>)
 8022810:	4a07      	ldr	r2, [pc, #28]	; (8022830 <etharp_request+0x28>)
 8022812:	9401      	str	r4, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8022814:	1d04      	adds	r4, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8022816:	e9cd 1302 	strd	r1, r3, [sp, #8]
 802281a:	f100 032e 	add.w	r3, r0, #46	; 0x2e
 802281e:	9400      	str	r4, [sp, #0]
 8022820:	4619      	mov	r1, r3
 8022822:	f7ff fc31 	bl	8022088 <etharp_raw>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
}
 8022826:	b004      	add	sp, #16
 8022828:	bd10      	pop	{r4, pc}
 802282a:	bf00      	nop
 802282c:	08045be4 	.word	0x08045be4
 8022830:	08045bdc 	.word	0x08045bdc

08022834 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8022834:	b5f0      	push	{r4, r5, r6, r7, lr}
 8022836:	460e      	mov	r6, r1
 8022838:	b087      	sub	sp, #28
 802283a:	4617      	mov	r7, r2
 802283c:	4604      	mov	r4, r0

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 802283e:	2124      	movs	r1, #36	; 0x24
 8022840:	f44f 7220 	mov.w	r2, #640	; 0x280
 8022844:	2022      	movs	r0, #34	; 0x22
 8022846:	f7f8 fb39 	bl	801aebc <pbuf_alloc>
                 PBUF_RAM);
  if (q == NULL) {
 802284a:	b3a8      	cbz	r0, 80228b8 <icmp_send_response+0x84>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 802284c:	8943      	ldrh	r3, [r0, #10]
 802284e:	4605      	mov	r5, r0
 8022850:	2b23      	cmp	r3, #35	; 0x23
 8022852:	d933      	bls.n	80228bc <icmp_send_response+0x88>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8022854:	6863      	ldr	r3, [r4, #4]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8022856:	686c      	ldr	r4, [r5, #4]
  icmphdr->type = type;
 8022858:	7026      	strb	r6, [r4, #0]
  icmphdr->code = code;
  icmphdr->id = 0;
 802285a:	2600      	movs	r6, #0
  icmphdr->code = code;
 802285c:	7067      	strb	r7, [r4, #1]
  icmphdr->id = 0;
 802285e:	7126      	strb	r6, [r4, #4]
 8022860:	7166      	strb	r6, [r4, #5]
  icmphdr->seqno = 0;
 8022862:	71a6      	strb	r6, [r4, #6]
 8022864:	71e6      	strb	r6, [r4, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8022866:	6818      	ldr	r0, [r3, #0]
 8022868:	6859      	ldr	r1, [r3, #4]
 802286a:	689a      	ldr	r2, [r3, #8]
 802286c:	68df      	ldr	r7, [r3, #12]
 802286e:	60a0      	str	r0, [r4, #8]
 8022870:	6167      	str	r7, [r4, #20]
 8022872:	60e1      	str	r1, [r4, #12]
 8022874:	6122      	str	r2, [r4, #16]
 8022876:	6918      	ldr	r0, [r3, #16]
 8022878:	6959      	ldr	r1, [r3, #20]
 802287a:	699a      	ldr	r2, [r3, #24]
 802287c:	61a0      	str	r0, [r4, #24]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 802287e:	a805      	add	r0, sp, #20
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8022880:	61e1      	str	r1, [r4, #28]
 8022882:	6222      	str	r2, [r4, #32]
  ip4_addr_copy(iphdr_src, iphdr->src);
 8022884:	68db      	ldr	r3, [r3, #12]
 8022886:	9305      	str	r3, [sp, #20]
  netif = ip4_route(&iphdr_src);
 8022888:	f000 f8e6 	bl	8022a58 <ip4_route>
#endif
  if (netif != NULL) {
 802288c:	4607      	mov	r7, r0
 802288e:	b180      	cbz	r0, 80228b2 <icmp_send_response+0x7e>
    /* calculate checksum */
    icmphdr->chksum = 0;
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8022890:	8969      	ldrh	r1, [r5, #10]
 8022892:	4620      	mov	r0, r4
    icmphdr->chksum = 0;
 8022894:	70a6      	strb	r6, [r4, #2]
 8022896:	70e6      	strb	r6, [r4, #3]
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8022898:	f7f7 fa4e 	bl	8019d38 <inet_chksum>
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 802289c:	2301      	movs	r3, #1
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 802289e:	8060      	strh	r0, [r4, #2]
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80228a0:	aa05      	add	r2, sp, #20
 80228a2:	4631      	mov	r1, r6
 80228a4:	4628      	mov	r0, r5
 80228a6:	9600      	str	r6, [sp, #0]
 80228a8:	e9cd 3701 	strd	r3, r7, [sp, #4]
 80228ac:	23ff      	movs	r3, #255	; 0xff
 80228ae:	f000 fa9d 	bl	8022dec <ip4_output_if>
  }
  pbuf_free(q);
 80228b2:	4628      	mov	r0, r5
 80228b4:	f7f8 fcd4 	bl	801b260 <pbuf_free>
}
 80228b8:	b007      	add	sp, #28
 80228ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80228bc:	4b03      	ldr	r3, [pc, #12]	; (80228cc <icmp_send_response+0x98>)
 80228be:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80228c2:	4903      	ldr	r1, [pc, #12]	; (80228d0 <icmp_send_response+0x9c>)
 80228c4:	4803      	ldr	r0, [pc, #12]	; (80228d4 <icmp_send_response+0xa0>)
 80228c6:	f002 fd95 	bl	80253f4 <iprintf>
 80228ca:	e7c3      	b.n	8022854 <icmp_send_response+0x20>
 80228cc:	0804585c 	.word	0x0804585c
 80228d0:	08045894 	.word	0x08045894
 80228d4:	0802a048 	.word	0x0802a048

080228d8 <icmp_input>:
{
 80228d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  iphdr_in = ip4_current_header();
 80228dc:	4f54      	ldr	r7, [pc, #336]	; (8022a30 <icmp_input+0x158>)
{
 80228de:	b086      	sub	sp, #24
 80228e0:	4605      	mov	r5, r0
  iphdr_in = ip4_current_header();
 80228e2:	f8d7 8008 	ldr.w	r8, [r7, #8]
  hlen = IPH_HL_BYTES(iphdr_in);
 80228e6:	f898 4000 	ldrb.w	r4, [r8]
 80228ea:	f004 040f 	and.w	r4, r4, #15
 80228ee:	00a4      	lsls	r4, r4, #2
  if (hlen < IP_HLEN) {
 80228f0:	2c13      	cmp	r4, #19
 80228f2:	d913      	bls.n	802291c <icmp_input+0x44>
  if (p->len < sizeof(u16_t) * 2) {
 80228f4:	8943      	ldrh	r3, [r0, #10]
 80228f6:	2b03      	cmp	r3, #3
 80228f8:	d910      	bls.n	802291c <icmp_input+0x44>
  type = *((u8_t *)p->payload);
 80228fa:	6843      	ldr	r3, [r0, #4]
  switch (type) {
 80228fc:	781b      	ldrb	r3, [r3, #0]
 80228fe:	2b08      	cmp	r3, #8
 8022900:	d10c      	bne.n	802291c <icmp_input+0x44>
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8022902:	6978      	ldr	r0, [r7, #20]
 8022904:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8022908:	2be0      	cmp	r3, #224	; 0xe0
 802290a:	d007      	beq.n	802291c <icmp_input+0x44>
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 802290c:	460e      	mov	r6, r1
 802290e:	6839      	ldr	r1, [r7, #0]
 8022910:	f000 fa7e 	bl	8022e10 <ip4_addr_isbroadcast_u32>
 8022914:	b910      	cbnz	r0, 802291c <icmp_input+0x44>
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8022916:	892b      	ldrh	r3, [r5, #8]
 8022918:	2b07      	cmp	r3, #7
 802291a:	d805      	bhi.n	8022928 <icmp_input+0x50>
  pbuf_free(p);
 802291c:	4628      	mov	r0, r5
}
 802291e:	b006      	add	sp, #24
 8022920:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  pbuf_free(p);
 8022924:	f7f8 bc9c 	b.w	801b260 <pbuf_free>
        if (inet_chksum_pbuf(p) != 0) {
 8022928:	4628      	mov	r0, r5
 802292a:	f7f7 fa0b 	bl	8019d44 <inet_chksum_pbuf>
 802292e:	2800      	cmp	r0, #0
 8022930:	d1f4      	bne.n	802291c <icmp_input+0x44>
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8022932:	f104 010e 	add.w	r1, r4, #14
 8022936:	4628      	mov	r0, r5
  hlen = IPH_HL_BYTES(iphdr_in);
 8022938:	fa1f f984 	uxth.w	r9, r4
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 802293c:	9105      	str	r1, [sp, #20]
 802293e:	f7f8 fbcf 	bl	801b0e0 <pbuf_add_header>
 8022942:	9905      	ldr	r1, [sp, #20]
 8022944:	2800      	cmp	r0, #0
 8022946:	d058      	beq.n	80229fa <icmp_input+0x122>
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8022948:	892b      	ldrh	r3, [r5, #8]
 802294a:	eb03 0109 	add.w	r1, r3, r9
 802294e:	b289      	uxth	r1, r1
        if (alloc_len < p->tot_len) {
 8022950:	428b      	cmp	r3, r1
 8022952:	d8e3      	bhi.n	802291c <icmp_input+0x44>
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8022954:	f44f 7220 	mov.w	r2, #640	; 0x280
 8022958:	200e      	movs	r0, #14
 802295a:	f7f8 faaf 	bl	801aebc <pbuf_alloc>
        if (r == NULL) {
 802295e:	4682      	mov	sl, r0
 8022960:	2800      	cmp	r0, #0
 8022962:	d0db      	beq.n	802291c <icmp_input+0x44>
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8022964:	8942      	ldrh	r2, [r0, #10]
 8022966:	f104 0308 	add.w	r3, r4, #8
 802296a:	429a      	cmp	r2, r3
 802296c:	d351      	bcc.n	8022a12 <icmp_input+0x13a>
        MEMCPY(r->payload, iphdr_in, hlen);
 802296e:	4641      	mov	r1, r8
 8022970:	4622      	mov	r2, r4
 8022972:	6840      	ldr	r0, [r0, #4]
 8022974:	f001 fd78 	bl	8024468 <memcpy>
        if (pbuf_remove_header(r, hlen)) {
 8022978:	4621      	mov	r1, r4
 802297a:	4650      	mov	r0, sl
 802297c:	f7f8 fbe4 	bl	801b148 <pbuf_remove_header>
 8022980:	2800      	cmp	r0, #0
 8022982:	d14a      	bne.n	8022a1a <icmp_input+0x142>
        if (pbuf_copy(r, p) != ERR_OK) {
 8022984:	4629      	mov	r1, r5
 8022986:	4650      	mov	r0, sl
 8022988:	f7f8 fcf2 	bl	801b370 <pbuf_copy>
 802298c:	2800      	cmp	r0, #0
 802298e:	d140      	bne.n	8022a12 <icmp_input+0x13a>
        pbuf_free(p);
 8022990:	4628      	mov	r0, r5
 8022992:	4655      	mov	r5, sl
 8022994:	f7f8 fc64 	bl	801b260 <pbuf_free>
      if (pbuf_add_header(p, hlen)) {
 8022998:	4621      	mov	r1, r4
 802299a:	4628      	mov	r0, r5
      iecho = (struct icmp_echo_hdr *)p->payload;
 802299c:	f8d5 8004 	ldr.w	r8, [r5, #4]
      if (pbuf_add_header(p, hlen)) {
 80229a0:	f7f8 fb9e 	bl	801b0e0 <pbuf_add_header>
 80229a4:	2800      	cmp	r0, #0
 80229a6:	d1b9      	bne.n	802291c <icmp_input+0x44>
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 80229a8:	686c      	ldr	r4, [r5, #4]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 80229aa:	f64f 72f7 	movw	r2, #65527	; 0xfff7
        ip4_addr_copy(iphdr->src, *src);
 80229ae:	697b      	ldr	r3, [r7, #20]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 80229b0:	4649      	mov	r1, r9
        ip4_addr_copy(iphdr->src, *src);
 80229b2:	60e3      	str	r3, [r4, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80229b4:	693b      	ldr	r3, [r7, #16]
        IPH_CHKSUM_SET(iphdr, 0);
 80229b6:	2700      	movs	r7, #0
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80229b8:	6123      	str	r3, [r4, #16]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 80229ba:	f8b8 3002 	ldrh.w	r3, [r8, #2]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 80229be:	f888 0000 	strb.w	r0, [r8]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 80229c2:	4620      	mov	r0, r4
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 80229c4:	4293      	cmp	r3, r2
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 80229c6:	bf8c      	ite	hi
 80229c8:	3309      	addhi	r3, #9
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 80229ca:	3308      	addls	r3, #8
 80229cc:	b29b      	uxth	r3, r3
 80229ce:	f8a8 3002 	strh.w	r3, [r8, #2]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80229d2:	f04f 08ff 	mov.w	r8, #255	; 0xff
        IPH_CHKSUM_SET(iphdr, 0);
 80229d6:	72a7      	strb	r7, [r4, #10]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80229d8:	f884 8008 	strb.w	r8, [r4, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 80229dc:	72e7      	strb	r7, [r4, #11]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 80229de:	f7f7 f9ab 	bl	8019d38 <inet_chksum>
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80229e2:	2201      	movs	r2, #1
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 80229e4:	8160      	strh	r0, [r4, #10]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80229e6:	4643      	mov	r3, r8
 80229e8:	4912      	ldr	r1, [pc, #72]	; (8022a34 <icmp_input+0x15c>)
 80229ea:	4628      	mov	r0, r5
 80229ec:	9700      	str	r7, [sp, #0]
 80229ee:	e9cd 2601 	strd	r2, r6, [sp, #4]
 80229f2:	463a      	mov	r2, r7
 80229f4:	f000 f9fa 	bl	8022dec <ip4_output_if>
  pbuf_free(p);
 80229f8:	e790      	b.n	802291c <icmp_input+0x44>
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80229fa:	4628      	mov	r0, r5
 80229fc:	f7f8 fba4 	bl	801b148 <pbuf_remove_header>
 8022a00:	2800      	cmp	r0, #0
 8022a02:	d0c9      	beq.n	8022998 <icmp_input+0xc0>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8022a04:	4b0c      	ldr	r3, [pc, #48]	; (8022a38 <icmp_input+0x160>)
 8022a06:	22c7      	movs	r2, #199	; 0xc7
 8022a08:	490c      	ldr	r1, [pc, #48]	; (8022a3c <icmp_input+0x164>)
 8022a0a:	480d      	ldr	r0, [pc, #52]	; (8022a40 <icmp_input+0x168>)
 8022a0c:	f002 fcf2 	bl	80253f4 <iprintf>
          goto icmperr;
 8022a10:	e784      	b.n	802291c <icmp_input+0x44>
          pbuf_free(r);
 8022a12:	4650      	mov	r0, sl
 8022a14:	f7f8 fc24 	bl	801b260 <pbuf_free>
          goto icmperr;
 8022a18:	e780      	b.n	802291c <icmp_input+0x44>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8022a1a:	4b07      	ldr	r3, [pc, #28]	; (8022a38 <icmp_input+0x160>)
 8022a1c:	22b6      	movs	r2, #182	; 0xb6
 8022a1e:	4909      	ldr	r1, [pc, #36]	; (8022a44 <icmp_input+0x16c>)
 8022a20:	4807      	ldr	r0, [pc, #28]	; (8022a40 <icmp_input+0x168>)
 8022a22:	f002 fce7 	bl	80253f4 <iprintf>
          pbuf_free(r);
 8022a26:	4650      	mov	r0, sl
 8022a28:	f7f8 fc1a 	bl	801b260 <pbuf_free>
          goto icmperr;
 8022a2c:	e776      	b.n	802291c <icmp_input+0x44>
 8022a2e:	bf00      	nop
 8022a30:	2001ef28 	.word	0x2001ef28
 8022a34:	2001ef3c 	.word	0x2001ef3c
 8022a38:	0804585c 	.word	0x0804585c
 8022a3c:	080458f8 	.word	0x080458f8
 8022a40:	0802a048 	.word	0x0802a048
 8022a44:	080458c0 	.word	0x080458c0

08022a48 <icmp_dest_unreach>:
{
 8022a48:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_DUR, t);
 8022a4a:	2103      	movs	r1, #3
 8022a4c:	f7ff bef2 	b.w	8022834 <icmp_send_response>

08022a50 <icmp_time_exceeded>:
{
 8022a50:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_TE, t);
 8022a52:	210b      	movs	r1, #11
 8022a54:	f7ff beee 	b.w	8022834 <icmp_send_response>

08022a58 <ip4_route>:

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8022a58:	4b19      	ldr	r3, [pc, #100]	; (8022ac0 <ip4_route+0x68>)
{
 8022a5a:	b430      	push	{r4, r5}
  NETIF_FOREACH(netif) {
 8022a5c:	681b      	ldr	r3, [r3, #0]
 8022a5e:	b1ab      	cbz	r3, 8022a8c <ip4_route+0x34>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8022a60:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8022a64:	07d4      	lsls	r4, r2, #31
 8022a66:	d5f9      	bpl.n	8022a5c <ip4_route+0x4>
 8022a68:	0751      	lsls	r1, r2, #29
 8022a6a:	d5f7      	bpl.n	8022a5c <ip4_route+0x4>
 8022a6c:	6859      	ldr	r1, [r3, #4]
 8022a6e:	2900      	cmp	r1, #0
 8022a70:	d0f4      	beq.n	8022a5c <ip4_route+0x4>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8022a72:	6804      	ldr	r4, [r0, #0]
 8022a74:	689d      	ldr	r5, [r3, #8]
 8022a76:	4061      	eors	r1, r4
 8022a78:	4229      	tst	r1, r5
 8022a7a:	d004      	beq.n	8022a86 <ip4_route+0x2e>
        /* return netif on which to forward IP packet */
        return netif;
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8022a7c:	0792      	lsls	r2, r2, #30
 8022a7e:	d4ed      	bmi.n	8022a5c <ip4_route+0x4>
 8022a80:	68da      	ldr	r2, [r3, #12]
 8022a82:	4294      	cmp	r4, r2
 8022a84:	d1ea      	bne.n	8022a5c <ip4_route+0x4>
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
  }

  return netif_default;
}
 8022a86:	4618      	mov	r0, r3
 8022a88:	bc30      	pop	{r4, r5}
 8022a8a:	4770      	bx	lr
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8022a8c:	4b0d      	ldr	r3, [pc, #52]	; (8022ac4 <ip4_route+0x6c>)
 8022a8e:	681b      	ldr	r3, [r3, #0]
 8022a90:	2b00      	cmp	r3, #0
 8022a92:	d0f8      	beq.n	8022a86 <ip4_route+0x2e>
 8022a94:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8022a98:	f002 0205 	and.w	r2, r2, #5
 8022a9c:	2a05      	cmp	r2, #5
 8022a9e:	d108      	bne.n	8022ab2 <ip4_route+0x5a>
 8022aa0:	685a      	ldr	r2, [r3, #4]
 8022aa2:	b152      	cbz	r2, 8022aba <ip4_route+0x62>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8022aa4:	7802      	ldrb	r2, [r0, #0]
    return NULL;
 8022aa6:	2a7f      	cmp	r2, #127	; 0x7f
 8022aa8:	bf08      	it	eq
 8022aaa:	2300      	moveq	r3, #0
}
 8022aac:	bc30      	pop	{r4, r5}
 8022aae:	4618      	mov	r0, r3
 8022ab0:	4770      	bx	lr
    return NULL;
 8022ab2:	2300      	movs	r3, #0
}
 8022ab4:	bc30      	pop	{r4, r5}
 8022ab6:	4618      	mov	r0, r3
 8022ab8:	4770      	bx	lr
    return NULL;
 8022aba:	4613      	mov	r3, r2
 8022abc:	e7e3      	b.n	8022a86 <ip4_route+0x2e>
 8022abe:	bf00      	nop
 8022ac0:	2002e0b8 	.word	0x2002e0b8
 8022ac4:	2002e0b4 	.word	0x2002e0b4

08022ac8 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8022ac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8022acc:	6847      	ldr	r7, [r0, #4]
{
 8022ace:	4604      	mov	r4, r0
  if (IPH_V(iphdr) != 4) {
 8022ad0:	783b      	ldrb	r3, [r7, #0]
 8022ad2:	091a      	lsrs	r2, r3, #4
 8022ad4:	2a04      	cmp	r2, #4
 8022ad6:	f040 80a8 	bne.w	8022c2a <ip4_input+0x162>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8022ada:	f003 030f 	and.w	r3, r3, #15
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8022ade:	8878      	ldrh	r0, [r7, #2]
 8022ae0:	460e      	mov	r6, r1
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8022ae2:	ea4f 0983 	mov.w	r9, r3, lsl #2
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8022ae6:	f7f6 fb7f 	bl	80191e8 <lwip_htons>

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8022aea:	8923      	ldrh	r3, [r4, #8]
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8022aec:	464d      	mov	r5, r9
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8022aee:	4680      	mov	r8, r0
  if (iphdr_len < p->tot_len) {
 8022af0:	4283      	cmp	r3, r0
 8022af2:	f200 80a0 	bhi.w	8022c36 <ip4_input+0x16e>
    pbuf_realloc(p, iphdr_len);
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8022af6:	8963      	ldrh	r3, [r4, #10]
 8022af8:	42ab      	cmp	r3, r5
 8022afa:	f0c0 8096 	bcc.w	8022c2a <ip4_input+0x162>
 8022afe:	8923      	ldrh	r3, [r4, #8]
 8022b00:	4543      	cmp	r3, r8
 8022b02:	f0c0 8092 	bcc.w	8022c2a <ip4_input+0x162>
 8022b06:	2d13      	cmp	r5, #19
 8022b08:	f240 808f 	bls.w	8022c2a <ip4_input+0x162>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8022b0c:	693b      	ldr	r3, [r7, #16]
 8022b0e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8022cb0 <ip4_input+0x1e8>
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8022b12:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8022b16:	f8c8 3014 	str.w	r3, [r8, #20]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8022b1a:	2ae0      	cmp	r2, #224	; 0xe0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8022b1c:	68f8      	ldr	r0, [r7, #12]
 8022b1e:	f8c8 0010 	str.w	r0, [r8, #16]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8022b22:	d073      	beq.n	8022c0c <ip4_input+0x144>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8022b24:	f896 2035 	ldrb.w	r2, [r6, #53]	; 0x35
 8022b28:	07d2      	lsls	r2, r2, #31
 8022b2a:	d503      	bpl.n	8022b34 <ip4_input+0x6c>
 8022b2c:	6872      	ldr	r2, [r6, #4]
 8022b2e:	2a00      	cmp	r2, #0
 8022b30:	f040 8094 	bne.w	8022c5c <ip4_input+0x194>
      netif = NULL;
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8022b34:	b2db      	uxtb	r3, r3
 8022b36:	2b7f      	cmp	r3, #127	; 0x7f
 8022b38:	d06c      	beq.n	8022c14 <ip4_input+0x14c>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8022b3a:	4b5c      	ldr	r3, [pc, #368]	; (8022cac <ip4_input+0x1e4>)
 8022b3c:	681d      	ldr	r5, [r3, #0]
 8022b3e:	b935      	cbnz	r5, 8022b4e <ip4_input+0x86>
 8022b40:	e068      	b.n	8022c14 <ip4_input+0x14c>
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8022b42:	f000 f965 	bl	8022e10 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8022b46:	b980      	cbnz	r0, 8022b6a <ip4_input+0xa2>
        NETIF_FOREACH(netif) {
 8022b48:	682d      	ldr	r5, [r5, #0]
 8022b4a:	2d00      	cmp	r5, #0
 8022b4c:	d062      	beq.n	8022c14 <ip4_input+0x14c>
          if (netif == inp) {
 8022b4e:	42ae      	cmp	r6, r5
 8022b50:	d0fa      	beq.n	8022b48 <ip4_input+0x80>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8022b52:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8022b56:	07db      	lsls	r3, r3, #31
 8022b58:	d5f6      	bpl.n	8022b48 <ip4_input+0x80>
 8022b5a:	686b      	ldr	r3, [r5, #4]
 8022b5c:	2b00      	cmp	r3, #0
 8022b5e:	d0f3      	beq.n	8022b48 <ip4_input+0x80>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8022b60:	f8d8 0014 	ldr.w	r0, [r8, #20]
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8022b64:	4629      	mov	r1, r5
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8022b66:	4283      	cmp	r3, r0
 8022b68:	d1eb      	bne.n	8022b42 <ip4_input+0x7a>
  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
#if IP_ACCEPT_LINK_LAYER_ADDRESSING
      /* DHCP servers need 0.0.0.0 to be allowed as source address (RFC 1.1.2.2: 3.2.1.3/a) */
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8022b6a:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8022b6e:	2800      	cmp	r0, #0
 8022b70:	d157      	bne.n	8022c22 <ip4_input+0x15a>
    }
    pbuf_free(p);
    return ERR_OK;
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8022b72:	88fb      	ldrh	r3, [r7, #6]
 8022b74:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8022b78:	b133      	cbz	r3, 8022b88 <ip4_input+0xc0>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8022b7a:	4620      	mov	r0, r4
 8022b7c:	f000 fb1c 	bl	80231b8 <ip4_reass>
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8022b80:	4604      	mov	r4, r0
 8022b82:	2800      	cmp	r0, #0
 8022b84:	d054      	beq.n	8022c30 <ip4_input+0x168>
      return ERR_OK;
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8022b86:	6847      	ldr	r7, [r0, #4]
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
  ip_data.current_input_netif = inp;
  ip_data.current_ip4_header = iphdr;
 8022b88:	f8c8 7008 	str.w	r7, [r8, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);

#if LWIP_RAW
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
 8022b8c:	4631      	mov	r1, r6
 8022b8e:	4620      	mov	r0, r4
  ip_data.current_input_netif = inp;
 8022b90:	e9c8 5600 	strd	r5, r6, [r8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8022b94:	783b      	ldrb	r3, [r7, #0]
 8022b96:	f003 030f 	and.w	r3, r3, #15
 8022b9a:	009b      	lsls	r3, r3, #2
 8022b9c:	f8a8 300c 	strh.w	r3, [r8, #12]
  raw_status = raw_input(p, inp);
 8022ba0:	f7f8 fd9e 	bl	801b6e0 <raw_input>
  if (raw_status != RAW_INPUT_EATEN)
 8022ba4:	2801      	cmp	r0, #1
  raw_status = raw_input(p, inp);
 8022ba6:	4682      	mov	sl, r0
  if (raw_status != RAW_INPUT_EATEN)
 8022ba8:	d024      	beq.n	8022bf4 <ip4_input+0x12c>
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8022baa:	4649      	mov	r1, r9
 8022bac:	4620      	mov	r0, r4
 8022bae:	f7f8 facb 	bl	801b148 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8022bb2:	7a7b      	ldrb	r3, [r7, #9]
 8022bb4:	2b06      	cmp	r3, #6
 8022bb6:	d065      	beq.n	8022c84 <ip4_input+0x1bc>
 8022bb8:	2b11      	cmp	r3, #17
 8022bba:	d05e      	beq.n	8022c7a <ip4_input+0x1b2>
 8022bbc:	2b01      	cmp	r3, #1
 8022bbe:	d057      	beq.n	8022c70 <ip4_input+0x1a8>
        igmp_input(p, inp, ip4_current_dest_addr());
        break;
#endif /* LWIP_IGMP */
      default:
#if LWIP_RAW
        if (raw_status == RAW_INPUT_DELIVERED) {
 8022bc0:	f1ba 0f02 	cmp.w	sl, #2
 8022bc4:	d013      	beq.n	8022bee <ip4_input+0x126>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8022bc6:	4629      	mov	r1, r5
 8022bc8:	f8d8 0014 	ldr.w	r0, [r8, #20]
 8022bcc:	f000 f920 	bl	8022e10 <ip4_addr_isbroadcast_u32>
 8022bd0:	b968      	cbnz	r0, 8022bee <ip4_input+0x126>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8022bd2:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8022bd6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8022bda:	2be0      	cmp	r3, #224	; 0xe0
 8022bdc:	d007      	beq.n	8022bee <ip4_input+0x126>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8022bde:	4649      	mov	r1, r9
 8022be0:	4620      	mov	r0, r4
 8022be2:	f7f8 fae9 	bl	801b1b8 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8022be6:	2102      	movs	r1, #2
 8022be8:	4620      	mov	r0, r4
 8022bea:	f7ff ff2d 	bl	8022a48 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8022bee:	4620      	mov	r0, r4
 8022bf0:	f7f8 fb36 	bl	801b260 <pbuf_free>
        break;
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8022bf4:	2300      	movs	r3, #0
  ip_data.current_ip_header_tot_len = 0;
  ip4_addr_set_any(ip4_current_src_addr());
  ip4_addr_set_any(ip4_current_dest_addr());

  return ERR_OK;
}
 8022bf6:	2000      	movs	r0, #0
  ip_data.current_input_netif = NULL;
 8022bf8:	e9c8 3300 	strd	r3, r3, [r8]
  ip_data.current_ip4_header = NULL;
 8022bfc:	f8c8 3008 	str.w	r3, [r8, #8]
  ip_data.current_ip_header_tot_len = 0;
 8022c00:	f8a8 300c 	strh.w	r3, [r8, #12]
  ip4_addr_set_any(ip4_current_dest_addr());
 8022c04:	e9c8 3304 	strd	r3, r3, [r8, #16]
}
 8022c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8022c0c:	f896 3035 	ldrb.w	r3, [r6, #53]	; 0x35
 8022c10:	07d9      	lsls	r1, r3, #31
 8022c12:	d41e      	bmi.n	8022c52 <ip4_input+0x18a>
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 8022c14:	7a7b      	ldrb	r3, [r7, #9]
 8022c16:	2b11      	cmp	r3, #17
 8022c18:	d039      	beq.n	8022c8e <ip4_input+0x1c6>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8022c1a:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8022c1e:	b120      	cbz	r0, 8022c2a <ip4_input+0x162>
 8022c20:	2500      	movs	r5, #0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8022c22:	4631      	mov	r1, r6
 8022c24:	f000 f8f4 	bl	8022e10 <ip4_addr_isbroadcast_u32>
 8022c28:	b150      	cbz	r0, 8022c40 <ip4_input+0x178>
    pbuf_free(p);
 8022c2a:	4620      	mov	r0, r4
 8022c2c:	f7f8 fb18 	bl	801b260 <pbuf_free>
}
 8022c30:	2000      	movs	r0, #0
 8022c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    pbuf_realloc(p, iphdr_len);
 8022c36:	4601      	mov	r1, r0
 8022c38:	4620      	mov	r0, r4
 8022c3a:	f7f8 f9f9 	bl	801b030 <pbuf_realloc>
 8022c3e:	e75a      	b.n	8022af6 <ip4_input+0x2e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8022c40:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8022c44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8022c48:	2be0      	cmp	r3, #224	; 0xe0
 8022c4a:	d0ee      	beq.n	8022c2a <ip4_input+0x162>
  if (netif == NULL) {
 8022c4c:	2d00      	cmp	r5, #0
 8022c4e:	d190      	bne.n	8022b72 <ip4_input+0xaa>
 8022c50:	e7eb      	b.n	8022c2a <ip4_input+0x162>
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8022c52:	6873      	ldr	r3, [r6, #4]
 8022c54:	2b00      	cmp	r3, #0
 8022c56:	d0dd      	beq.n	8022c14 <ip4_input+0x14c>
 8022c58:	4635      	mov	r5, r6
 8022c5a:	e788      	b.n	8022b6e <ip4_input+0xa6>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8022c5c:	4293      	cmp	r3, r2
 8022c5e:	d0fb      	beq.n	8022c58 <ip4_input+0x190>
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8022c60:	4618      	mov	r0, r3
 8022c62:	4631      	mov	r1, r6
 8022c64:	f000 f8d4 	bl	8022e10 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8022c68:	b9e0      	cbnz	r0, 8022ca4 <ip4_input+0x1dc>
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8022c6a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8022c6e:	e761      	b.n	8022b34 <ip4_input+0x6c>
        icmp_input(p, inp);
 8022c70:	4631      	mov	r1, r6
 8022c72:	4620      	mov	r0, r4
 8022c74:	f7ff fe30 	bl	80228d8 <icmp_input>
        break;
 8022c78:	e7bc      	b.n	8022bf4 <ip4_input+0x12c>
        udp_input(p, inp);
 8022c7a:	4631      	mov	r1, r6
 8022c7c:	4620      	mov	r0, r4
 8022c7e:	f7fd f8a1 	bl	801fdc4 <udp_input>
        break;
 8022c82:	e7b7      	b.n	8022bf4 <ip4_input+0x12c>
        tcp_input(p, inp);
 8022c84:	4631      	mov	r1, r6
 8022c86:	4620      	mov	r0, r4
 8022c88:	f7fa fefc 	bl	801da84 <tcp_input>
        break;
 8022c8c:	e7b2      	b.n	8022bf4 <ip4_input+0x12c>
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 8022c8e:	eb07 0309 	add.w	r3, r7, r9
 8022c92:	885b      	ldrh	r3, [r3, #2]
 8022c94:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 8022c98:	d1bf      	bne.n	8022c1a <ip4_input+0x152>
 8022c9a:	4635      	mov	r5, r6
  if (netif == NULL) {
 8022c9c:	2d00      	cmp	r5, #0
 8022c9e:	f47f af68 	bne.w	8022b72 <ip4_input+0xaa>
 8022ca2:	e7c2      	b.n	8022c2a <ip4_input+0x162>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8022ca4:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8022ca8:	4635      	mov	r5, r6
 8022caa:	e760      	b.n	8022b6e <ip4_input+0xa6>
 8022cac:	2002e0b8 	.word	0x2002e0b8
 8022cb0:	2001ef28 	.word	0x2001ef28

08022cb4 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8022cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022cb8:	469a      	mov	sl, r3
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8022cba:	7b83      	ldrb	r3, [r0, #14]
{
 8022cbc:	b083      	sub	sp, #12
 8022cbe:	4604      	mov	r4, r0
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8022cc0:	2b01      	cmp	r3, #1
{
 8022cc2:	4689      	mov	r9, r1
 8022cc4:	4617      	mov	r7, r2
 8022cc6:	f89d 5030 	ldrb.w	r5, [sp, #48]	; 0x30
 8022cca:	f89d b034 	ldrb.w	fp, [sp, #52]	; 0x34
 8022cce:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8022cd2:	d158      	bne.n	8022d86 <ip4_output_if_src+0xd2>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8022cd4:	2f00      	cmp	r7, #0
 8022cd6:	d05f      	beq.n	8022d98 <ip4_output_if_src+0xe4>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8022cd8:	2114      	movs	r1, #20
 8022cda:	4620      	mov	r0, r4
 8022cdc:	f7f8 fa00 	bl	801b0e0 <pbuf_add_header>
 8022ce0:	2800      	cmp	r0, #0
 8022ce2:	d174      	bne.n	8022dce <ip4_output_if_src+0x11a>
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
    }

    iphdr = (struct ip_hdr *)p->payload;
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8022ce4:	8963      	ldrh	r3, [r4, #10]
    iphdr = (struct ip_hdr *)p->payload;
 8022ce6:	6866      	ldr	r6, [r4, #4]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8022ce8:	2b13      	cmp	r3, #19
 8022cea:	d95d      	bls.n	8022da8 <ip4_output_if_src+0xf4>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8022cec:	f886 a008 	strb.w	sl, [r6, #8]
    IPH_PROTO_SET(iphdr, proto);
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 8022cf0:	ea4b 2a0a 	orr.w	sl, fp, sl, lsl #8
    IPH_PROTO_SET(iphdr, proto);
 8022cf4:	f886 b009 	strb.w	fp, [r6, #9]
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8022cf8:	683b      	ldr	r3, [r7, #0]
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
    IPH_TOS_SET(iphdr, tos);
 8022cfa:	7075      	strb	r5, [r6, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 8022cfc:	022d      	lsls	r5, r5, #8
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
 8022cfe:	0c18      	lsrs	r0, r3, #16
    ip4_addr_copy(iphdr->dest, *dest);
 8022d00:	6133      	str	r3, [r6, #16]
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 8022d02:	f045 0545 	orr.w	r5, r5, #69	; 0x45
 8022d06:	fa10 f383 	uxtah	r3, r0, r3
 8022d0a:	442b      	add	r3, r5
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 8022d0c:	ea4f 252a 	mov.w	r5, sl, asr #8
 8022d10:	ea45 2a0a 	orr.w	sl, r5, sl, lsl #8
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 8022d14:	fa13 f58a 	uxtah	r5, r3, sl
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8022d18:	2345      	movs	r3, #69	; 0x45
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8022d1a:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 8022de8 <ip4_output_if_src+0x134>
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8022d1e:	7033      	strb	r3, [r6, #0]
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8022d20:	8920      	ldrh	r0, [r4, #8]
 8022d22:	f7f6 fa61 	bl	80191e8 <lwip_htons>
    IPH_OFFSET_SET(iphdr, 0);
 8022d26:	2300      	movs	r3, #0
    chk_sum += iphdr->_len;
 8022d28:	4405      	add	r5, r0
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8022d2a:	8070      	strh	r0, [r6, #2]
    IPH_OFFSET_SET(iphdr, 0);
 8022d2c:	71b3      	strb	r3, [r6, #6]
 8022d2e:	71f3      	strb	r3, [r6, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8022d30:	f8ba 0000 	ldrh.w	r0, [sl]
 8022d34:	f7f6 fa58 	bl	80191e8 <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8022d38:	f8ba 2000 	ldrh.w	r2, [sl]
    chk_sum += iphdr->_id;
 8022d3c:	1943      	adds	r3, r0, r5
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8022d3e:	80b0      	strh	r0, [r6, #4]
    ++ip_id;
 8022d40:	3201      	adds	r2, #1
 8022d42:	f8aa 2000 	strh.w	r2, [sl]

    if (src == NULL) {
 8022d46:	f1b9 0f00 	cmp.w	r9, #0
 8022d4a:	d035      	beq.n	8022db8 <ip4_output_if_src+0x104>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8022d4c:	f8d9 2000 	ldr.w	r2, [r9]
    }

#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->src) & 0xFFFF;
 8022d50:	fa13 f382 	uxtah	r3, r3, r2
 8022d54:	60f2      	str	r2, [r6, #12]
    chk_sum += ip4_addr_get_u32(&iphdr->src) >> 16;
 8022d56:	eb03 4312 	add.w	r3, r3, r2, lsr #16
    chk_sum = (chk_sum >> 16) + (chk_sum & 0xFFFF);
 8022d5a:	b29a      	uxth	r2, r3
 8022d5c:	eb02 4313 	add.w	r3, r2, r3, lsr #16
    chk_sum = (chk_sum >> 16) + chk_sum;
 8022d60:	eb03 4313 	add.w	r3, r3, r3, lsr #16
    chk_sum = ~chk_sum;
 8022d64:	43db      	mvns	r3, r3
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_IP) {
      iphdr->_chksum = (u16_t)chk_sum; /* network order */
 8022d66:	8173      	strh	r3, [r6, #10]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8022d68:	f8b8 302c 	ldrh.w	r3, [r8, #44]	; 0x2c
 8022d6c:	b113      	cbz	r3, 8022d74 <ip4_output_if_src+0xc0>
 8022d6e:	8922      	ldrh	r2, [r4, #8]
 8022d70:	429a      	cmp	r2, r3
 8022d72:	d824      	bhi.n	8022dbe <ip4_output_if_src+0x10a>
    return ip4_frag(p, netif, dest);
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8022d74:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8022d78:	463a      	mov	r2, r7
 8022d7a:	4621      	mov	r1, r4
 8022d7c:	4640      	mov	r0, r8
 8022d7e:	4798      	blx	r3
}
 8022d80:	b003      	add	sp, #12
 8022d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8022d86:	4b13      	ldr	r3, [pc, #76]	; (8022dd4 <ip4_output_if_src+0x120>)
 8022d88:	f44f 7255 	mov.w	r2, #852	; 0x354
 8022d8c:	4912      	ldr	r1, [pc, #72]	; (8022dd8 <ip4_output_if_src+0x124>)
 8022d8e:	4813      	ldr	r0, [pc, #76]	; (8022ddc <ip4_output_if_src+0x128>)
 8022d90:	f002 fb30 	bl	80253f4 <iprintf>
  if (dest != LWIP_IP_HDRINCL) {
 8022d94:	2f00      	cmp	r7, #0
 8022d96:	d19f      	bne.n	8022cd8 <ip4_output_if_src+0x24>
    if (p->len < IP_HLEN) {
 8022d98:	8963      	ldrh	r3, [r4, #10]
 8022d9a:	2b13      	cmp	r3, #19
 8022d9c:	d917      	bls.n	8022dce <ip4_output_if_src+0x11a>
    ip4_addr_copy(dest_addr, iphdr->dest);
 8022d9e:	6863      	ldr	r3, [r4, #4]
    dest = &dest_addr;
 8022da0:	af01      	add	r7, sp, #4
    ip4_addr_copy(dest_addr, iphdr->dest);
 8022da2:	691b      	ldr	r3, [r3, #16]
 8022da4:	9301      	str	r3, [sp, #4]
    dest = &dest_addr;
 8022da6:	e7df      	b.n	8022d68 <ip4_output_if_src+0xb4>
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8022da8:	4b0a      	ldr	r3, [pc, #40]	; (8022dd4 <ip4_output_if_src+0x120>)
 8022daa:	f44f 7262 	mov.w	r2, #904	; 0x388
 8022dae:	490c      	ldr	r1, [pc, #48]	; (8022de0 <ip4_output_if_src+0x12c>)
 8022db0:	480a      	ldr	r0, [pc, #40]	; (8022ddc <ip4_output_if_src+0x128>)
 8022db2:	f002 fb1f 	bl	80253f4 <iprintf>
 8022db6:	e799      	b.n	8022cec <ip4_output_if_src+0x38>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8022db8:	4a0a      	ldr	r2, [pc, #40]	; (8022de4 <ip4_output_if_src+0x130>)
 8022dba:	6812      	ldr	r2, [r2, #0]
 8022dbc:	e7c8      	b.n	8022d50 <ip4_output_if_src+0x9c>
    return ip4_frag(p, netif, dest);
 8022dbe:	463a      	mov	r2, r7
 8022dc0:	4641      	mov	r1, r8
 8022dc2:	4620      	mov	r0, r4
 8022dc4:	f000 fc36 	bl	8023634 <ip4_frag>
}
 8022dc8:	b003      	add	sp, #12
 8022dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return ERR_BUF;
 8022dce:	f06f 0001 	mvn.w	r0, #1
 8022dd2:	e7d5      	b.n	8022d80 <ip4_output_if_src+0xcc>
 8022dd4:	0804592c 	.word	0x0804592c
 8022dd8:	08045960 	.word	0x08045960
 8022ddc:	0802a048 	.word	0x0802a048
 8022de0:	0804596c 	.word	0x0804596c
 8022de4:	080459e4 	.word	0x080459e4
 8022de8:	2002e472 	.word	0x2002e472

08022dec <ip4_output_if>:
{
 8022dec:	b4f0      	push	{r4, r5, r6, r7}
 8022dee:	9c06      	ldr	r4, [sp, #24]
 8022df0:	f89d 5010 	ldrb.w	r5, [sp, #16]
 8022df4:	f89d 6014 	ldrb.w	r6, [sp, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8022df8:	b11a      	cbz	r2, 8022e02 <ip4_output_if+0x16>
    if (ip4_addr_isany(src)) {
 8022dfa:	b109      	cbz	r1, 8022e00 <ip4_output_if+0x14>
 8022dfc:	680f      	ldr	r7, [r1, #0]
 8022dfe:	b907      	cbnz	r7, 8022e02 <ip4_output_if+0x16>
      src_used = netif_ip4_addr(netif);
 8022e00:	1d21      	adds	r1, r4, #4
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8022e02:	9504      	str	r5, [sp, #16]
 8022e04:	e9cd 6405 	strd	r6, r4, [sp, #20]
}
 8022e08:	bcf0      	pop	{r4, r5, r6, r7}
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8022e0a:	f7ff bf53 	b.w	8022cb4 <ip4_output_if_src>
 8022e0e:	bf00      	nop

08022e10 <ip4_addr_isbroadcast_u32>:
{
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8022e10:	1e43      	subs	r3, r0, #1
 8022e12:	3303      	adds	r3, #3
 8022e14:	d814      	bhi.n	8022e40 <ip4_addr_isbroadcast_u32+0x30>
      (addr == IPADDR_ANY)) {
    return 1;
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8022e16:	f891 3035 	ldrb.w	r3, [r1, #53]	; 0x35
 8022e1a:	f013 0302 	ands.w	r3, r3, #2
 8022e1e:	d00d      	beq.n	8022e3c <ip4_addr_isbroadcast_u32+0x2c>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8022e20:	684b      	ldr	r3, [r1, #4]
 8022e22:	4283      	cmp	r3, r0
 8022e24:	d00f      	beq.n	8022e46 <ip4_addr_isbroadcast_u32+0x36>
    return 0;
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8022e26:	688a      	ldr	r2, [r1, #8]
 8022e28:	4043      	eors	r3, r0
 8022e2a:	4213      	tst	r3, r2
 8022e2c:	d10b      	bne.n	8022e46 <ip4_addr_isbroadcast_u32+0x36>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8022e2e:	43d3      	mvns	r3, r2
 8022e30:	ea20 0002 	bic.w	r0, r0, r2
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
    /* => network broadcast address */
    return 1;
  } else {
    return 0;
 8022e34:	1ac3      	subs	r3, r0, r3
 8022e36:	fab3 f383 	clz	r3, r3
 8022e3a:	095b      	lsrs	r3, r3, #5
  }
}
 8022e3c:	4618      	mov	r0, r3
 8022e3e:	4770      	bx	lr
    return 1;
 8022e40:	2301      	movs	r3, #1
}
 8022e42:	4618      	mov	r0, r3
 8022e44:	4770      	bx	lr
    return 0;
 8022e46:	2300      	movs	r3, #0
}
 8022e48:	4618      	mov	r0, r3
 8022e4a:	4770      	bx	lr

08022e4c <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 8022e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 8022e50:	4e4f      	ldr	r6, [pc, #316]	; (8022f90 <ip4addr_aton+0x144>)
{
 8022e52:	b085      	sub	sp, #20
  c = *cp;
 8022e54:	7803      	ldrb	r3, [r0, #0]
    if (!lwip_isdigit(c)) {
 8022e56:	5cf2      	ldrb	r2, [r6, r3]
 8022e58:	0754      	lsls	r4, r2, #29
 8022e5a:	d538      	bpl.n	8022ece <ip4addr_aton+0x82>
  u32_t *pp = parts;
 8022e5c:	46e9      	mov	r9, sp
 8022e5e:	460d      	mov	r5, r1
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 8022e60:	f10d 080c 	add.w	r8, sp, #12
  u32_t *pp = parts;
 8022e64:	464f      	mov	r7, r9
    if (c == '0') {
 8022e66:	2b30      	cmp	r3, #48	; 0x30
 8022e68:	d035      	beq.n	8022ed6 <ip4addr_aton+0x8a>
    base = 10;
 8022e6a:	210a      	movs	r1, #10
 8022e6c:	1c42      	adds	r2, r0, #1
 8022e6e:	2400      	movs	r4, #0
 8022e70:	e003      	b.n	8022e7a <ip4addr_aton+0x2e>
        val = (val * base) + (u32_t)(c - '0');
 8022e72:	f1a0 0430 	sub.w	r4, r0, #48	; 0x30
        c = *++cp;
 8022e76:	7813      	ldrb	r3, [r2, #0]
 8022e78:	3201      	adds	r2, #1
      if (lwip_isdigit(c)) {
 8022e7a:	f816 c003 	ldrb.w	ip, [r6, r3]
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8022e7e:	f103 0e0a 	add.w	lr, r3, #10
 8022e82:	f102 3bff 	add.w	fp, r2, #4294967295
        val = (val * base) + (u32_t)(c - '0');
 8022e86:	fb04 3001 	mla	r0, r4, r1, r3
      if (lwip_isdigit(c)) {
 8022e8a:	f01c 0f04 	tst.w	ip, #4
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8022e8e:	f00c 0a03 	and.w	sl, ip, #3
      if (lwip_isdigit(c)) {
 8022e92:	d1ee      	bne.n	8022e72 <ip4addr_aton+0x26>
      } else if (base == 16 && lwip_isxdigit(c)) {
 8022e94:	2910      	cmp	r1, #16
 8022e96:	d10d      	bne.n	8022eb4 <ip4addr_aton+0x68>
 8022e98:	f01c 0f44 	tst.w	ip, #68	; 0x44
 8022e9c:	d00a      	beq.n	8022eb4 <ip4addr_aton+0x68>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8022e9e:	f1ba 0f02 	cmp.w	sl, #2
        c = *++cp;
 8022ea2:	7813      	ldrb	r3, [r2, #0]
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8022ea4:	bf0c      	ite	eq
 8022ea6:	2061      	moveq	r0, #97	; 0x61
 8022ea8:	2041      	movne	r0, #65	; 0x41
 8022eaa:	ebae 0e00 	sub.w	lr, lr, r0
 8022eae:	ea4e 1404 	orr.w	r4, lr, r4, lsl #4
        c = *++cp;
 8022eb2:	e7e1      	b.n	8022e78 <ip4addr_aton+0x2c>
    if (c == '.') {
 8022eb4:	2b2e      	cmp	r3, #46	; 0x2e
 8022eb6:	d11a      	bne.n	8022eee <ip4addr_aton+0xa2>
      if (pp >= parts + 3) {
 8022eb8:	4547      	cmp	r7, r8
 8022eba:	d008      	beq.n	8022ece <ip4addr_aton+0x82>
        return 0;
      }
      *pp++ = val;
      c = *++cp;
 8022ebc:	f89b 3001 	ldrb.w	r3, [fp, #1]
 8022ec0:	f10b 0001 	add.w	r0, fp, #1
      *pp++ = val;
 8022ec4:	f847 4b04 	str.w	r4, [r7], #4
    if (!lwip_isdigit(c)) {
 8022ec8:	5cf2      	ldrb	r2, [r6, r3]
 8022eca:	0752      	lsls	r2, r2, #29
 8022ecc:	d4cb      	bmi.n	8022e66 <ip4addr_aton+0x1a>
      return 0;
 8022ece:	2000      	movs	r0, #0
  }
  if (addr) {
    ip4_addr_set_u32(addr, lwip_htonl(val));
  }
  return 1;
}
 8022ed0:	b005      	add	sp, #20
 8022ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      c = *++cp;
 8022ed6:	7843      	ldrb	r3, [r0, #1]
      if (c == 'x' || c == 'X') {
 8022ed8:	f003 02df 	and.w	r2, r3, #223	; 0xdf
 8022edc:	2a58      	cmp	r2, #88	; 0x58
 8022ede:	d002      	beq.n	8022ee6 <ip4addr_aton+0x9a>
      c = *++cp;
 8022ee0:	3001      	adds	r0, #1
        base = 8;
 8022ee2:	2108      	movs	r1, #8
 8022ee4:	e7c2      	b.n	8022e6c <ip4addr_aton+0x20>
        c = *++cp;
 8022ee6:	7883      	ldrb	r3, [r0, #2]
        base = 16;
 8022ee8:	2110      	movs	r1, #16
        c = *++cp;
 8022eea:	3002      	adds	r0, #2
 8022eec:	e7be      	b.n	8022e6c <ip4addr_aton+0x20>
  if (c != '\0' && !lwip_isspace(c)) {
 8022eee:	b113      	cbz	r3, 8022ef6 <ip4addr_aton+0xaa>
 8022ef0:	f01c 0f08 	tst.w	ip, #8
 8022ef4:	d0eb      	beq.n	8022ece <ip4addr_aton+0x82>
  switch (pp - parts + 1) {
 8022ef6:	eba7 0009 	sub.w	r0, r7, r9
 8022efa:	1080      	asrs	r0, r0, #2
 8022efc:	3001      	adds	r0, #1
 8022efe:	2804      	cmp	r0, #4
 8022f00:	d83e      	bhi.n	8022f80 <ip4addr_aton+0x134>
 8022f02:	a301      	add	r3, pc, #4	; (adr r3, 8022f08 <ip4addr_aton+0xbc>)
 8022f04:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
 8022f08:	08022ed1 	.word	0x08022ed1
 8022f0c:	08022f2d 	.word	0x08022f2d
 8022f10:	08022f1d 	.word	0x08022f1d
 8022f14:	08022f61 	.word	0x08022f61
 8022f18:	08022f3d 	.word	0x08022f3d
      if (val > 0xffffffUL) {
 8022f1c:	f1b4 7f80 	cmp.w	r4, #16777216	; 0x1000000
 8022f20:	d2d5      	bcs.n	8022ece <ip4addr_aton+0x82>
      if (parts[0] > 0xff) {
 8022f22:	9b00      	ldr	r3, [sp, #0]
 8022f24:	2bff      	cmp	r3, #255	; 0xff
 8022f26:	d8d2      	bhi.n	8022ece <ip4addr_aton+0x82>
      val |= parts[0] << 24;
 8022f28:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
  if (addr) {
 8022f2c:	b335      	cbz	r5, 8022f7c <ip4addr_aton+0x130>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 8022f2e:	4620      	mov	r0, r4
 8022f30:	f7f6 f95e 	bl	80191f0 <lwip_htonl>
 8022f34:	4603      	mov	r3, r0
  return 1;
 8022f36:	2001      	movs	r0, #1
    ip4_addr_set_u32(addr, lwip_htonl(val));
 8022f38:	602b      	str	r3, [r5, #0]
 8022f3a:	e7c9      	b.n	8022ed0 <ip4addr_aton+0x84>
      if (val > 0xff) {
 8022f3c:	2cff      	cmp	r4, #255	; 0xff
 8022f3e:	d8c6      	bhi.n	8022ece <ip4addr_aton+0x82>
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 8022f40:	9900      	ldr	r1, [sp, #0]
 8022f42:	29ff      	cmp	r1, #255	; 0xff
 8022f44:	d8c3      	bhi.n	8022ece <ip4addr_aton+0x82>
 8022f46:	9b01      	ldr	r3, [sp, #4]
 8022f48:	2bff      	cmp	r3, #255	; 0xff
 8022f4a:	d8c0      	bhi.n	8022ece <ip4addr_aton+0x82>
 8022f4c:	9a02      	ldr	r2, [sp, #8]
 8022f4e:	2aff      	cmp	r2, #255	; 0xff
 8022f50:	d8bd      	bhi.n	8022ece <ip4addr_aton+0x82>
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 8022f52:	041b      	lsls	r3, r3, #16
 8022f54:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8022f58:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8022f5c:	431c      	orrs	r4, r3
      break;
 8022f5e:	e7e5      	b.n	8022f2c <ip4addr_aton+0xe0>
      if (val > 0xffff) {
 8022f60:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
 8022f64:	d2b3      	bcs.n	8022ece <ip4addr_aton+0x82>
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 8022f66:	9a00      	ldr	r2, [sp, #0]
 8022f68:	2aff      	cmp	r2, #255	; 0xff
 8022f6a:	d8b0      	bhi.n	8022ece <ip4addr_aton+0x82>
 8022f6c:	9b01      	ldr	r3, [sp, #4]
 8022f6e:	2bff      	cmp	r3, #255	; 0xff
 8022f70:	d8ad      	bhi.n	8022ece <ip4addr_aton+0x82>
      val |= (parts[0] << 24) | (parts[1] << 16);
 8022f72:	041b      	lsls	r3, r3, #16
 8022f74:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8022f78:	431c      	orrs	r4, r3
      break;
 8022f7a:	e7d7      	b.n	8022f2c <ip4addr_aton+0xe0>
  return 1;
 8022f7c:	2001      	movs	r0, #1
 8022f7e:	e7a7      	b.n	8022ed0 <ip4addr_aton+0x84>
      LWIP_ASSERT("unhandled", 0);
 8022f80:	4b04      	ldr	r3, [pc, #16]	; (8022f94 <ip4addr_aton+0x148>)
 8022f82:	22f9      	movs	r2, #249	; 0xf9
 8022f84:	4904      	ldr	r1, [pc, #16]	; (8022f98 <ip4addr_aton+0x14c>)
 8022f86:	4805      	ldr	r0, [pc, #20]	; (8022f9c <ip4addr_aton+0x150>)
 8022f88:	f002 fa34 	bl	80253f4 <iprintf>
      break;
 8022f8c:	e7ce      	b.n	8022f2c <ip4addr_aton+0xe0>
 8022f8e:	bf00      	nop
 8022f90:	08045c41 	.word	0x08045c41
 8022f94:	0804599c 	.word	0x0804599c
 8022f98:	080459d8 	.word	0x080459d8
 8022f9c:	0802a048 	.word	0x0802a048

08022fa0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8022fa0:	b510      	push	{r4, lr}
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8022fa2:	4604      	mov	r4, r0
 8022fa4:	b148      	cbz	r0, 8022fba <ipfrag_free_pbuf_custom+0x1a>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
  if (pcr->original != NULL) {
 8022fa6:	6960      	ldr	r0, [r4, #20]
 8022fa8:	b108      	cbz	r0, 8022fae <ipfrag_free_pbuf_custom+0xe>
    pbuf_free(pcr->original);
 8022faa:	f7f8 f959 	bl	801b260 <pbuf_free>
  memp_free(MEMP_FRAG_PBUF, p);
 8022fae:	4621      	mov	r1, r4
 8022fb0:	2006      	movs	r0, #6
  }
  ip_frag_free_pbuf_custom_ref(pcr);
}
 8022fb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 8022fb6:	f7f7 bc3b 	b.w	801a830 <memp_free>
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8022fba:	4b04      	ldr	r3, [pc, #16]	; (8022fcc <ipfrag_free_pbuf_custom+0x2c>)
 8022fbc:	f240 22ce 	movw	r2, #718	; 0x2ce
 8022fc0:	4903      	ldr	r1, [pc, #12]	; (8022fd0 <ipfrag_free_pbuf_custom+0x30>)
 8022fc2:	4804      	ldr	r0, [pc, #16]	; (8022fd4 <ipfrag_free_pbuf_custom+0x34>)
 8022fc4:	f002 fa16 	bl	80253f4 <iprintf>
 8022fc8:	e7ed      	b.n	8022fa6 <ipfrag_free_pbuf_custom+0x6>
 8022fca:	bf00      	nop
 8022fcc:	080459ec 	.word	0x080459ec
 8022fd0:	08045a28 	.word	0x08045a28
 8022fd4:	0802a048 	.word	0x0802a048

08022fd8 <ip_reass_free_complete_datagram>:
  LWIP_ASSERT("prev != ipr", prev != ipr);
 8022fd8:	4281      	cmp	r1, r0
{
 8022fda:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022fde:	4606      	mov	r6, r0
 8022fe0:	460f      	mov	r7, r1
  LWIP_ASSERT("prev != ipr", prev != ipr);
 8022fe2:	d075      	beq.n	80230d0 <ip_reass_free_complete_datagram+0xf8>
  if (prev != NULL) {
 8022fe4:	b147      	cbz	r7, 8022ff8 <ip_reass_free_complete_datagram+0x20>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8022fe6:	683b      	ldr	r3, [r7, #0]
 8022fe8:	42b3      	cmp	r3, r6
 8022fea:	d005      	beq.n	8022ff8 <ip_reass_free_complete_datagram+0x20>
 8022fec:	4b40      	ldr	r3, [pc, #256]	; (80230f0 <ip_reass_free_complete_datagram+0x118>)
 8022fee:	22ad      	movs	r2, #173	; 0xad
 8022ff0:	4940      	ldr	r1, [pc, #256]	; (80230f4 <ip_reass_free_complete_datagram+0x11c>)
 8022ff2:	4841      	ldr	r0, [pc, #260]	; (80230f8 <ip_reass_free_complete_datagram+0x120>)
 8022ff4:	f002 f9fe 	bl	80253f4 <iprintf>
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8022ff8:	6875      	ldr	r5, [r6, #4]
 8022ffa:	686b      	ldr	r3, [r5, #4]
  if (iprh->start == 0) {
 8022ffc:	889a      	ldrh	r2, [r3, #4]
 8022ffe:	2a00      	cmp	r2, #0
 8023000:	d047      	beq.n	8023092 <ip_reass_free_complete_datagram+0xba>
  u16_t pbufs_freed = 0;
 8023002:	f04f 0b00 	mov.w	fp, #0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8023006:	f8df a0e8 	ldr.w	sl, [pc, #232]	; 80230f0 <ip_reass_free_complete_datagram+0x118>
 802300a:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8023110 <ip_reass_free_complete_datagram+0x138>
 802300e:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 80230f8 <ip_reass_free_complete_datagram+0x120>
 8023012:	e005      	b.n	8023020 <ip_reass_free_complete_datagram+0x48>
    pbuf_free(pcur);
 8023014:	4628      	mov	r0, r5
    iprh = (struct ip_reass_helper *)p->payload;
 8023016:	4625      	mov	r5, r4
    pbuf_free(pcur);
 8023018:	f7f8 f922 	bl	801b260 <pbuf_free>
  while (p != NULL) {
 802301c:	b1b4      	cbz	r4, 802304c <ip_reass_free_complete_datagram+0x74>
    iprh = (struct ip_reass_helper *)p->payload;
 802301e:	6863      	ldr	r3, [r4, #4]
    clen = pbuf_clen(pcur);
 8023020:	4628      	mov	r0, r5
    p = iprh->next_pbuf;
 8023022:	681c      	ldr	r4, [r3, #0]
    clen = pbuf_clen(pcur);
 8023024:	f7f8 f930 	bl	801b288 <pbuf_clen>
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8023028:	4458      	add	r0, fp
 802302a:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 802302e:	fa1f fb80 	uxth.w	fp, r0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8023032:	dbef      	blt.n	8023014 <ip_reass_free_complete_datagram+0x3c>
 8023034:	4653      	mov	r3, sl
 8023036:	22cc      	movs	r2, #204	; 0xcc
 8023038:	4649      	mov	r1, r9
 802303a:	4640      	mov	r0, r8
 802303c:	f002 f9da 	bl	80253f4 <iprintf>
    pbuf_free(pcur);
 8023040:	4628      	mov	r0, r5
    iprh = (struct ip_reass_helper *)p->payload;
 8023042:	4625      	mov	r5, r4
    pbuf_free(pcur);
 8023044:	f7f8 f90c 	bl	801b260 <pbuf_free>
  while (p != NULL) {
 8023048:	2c00      	cmp	r4, #0
 802304a:	d1e8      	bne.n	802301e <ip_reass_free_complete_datagram+0x46>
  if (reassdatagrams == ipr) {
 802304c:	4b2b      	ldr	r3, [pc, #172]	; (80230fc <ip_reass_free_complete_datagram+0x124>)
 802304e:	681a      	ldr	r2, [r3, #0]
 8023050:	4296      	cmp	r6, r2
 8023052:	d03a      	beq.n	80230ca <ip_reass_free_complete_datagram+0xf2>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8023054:	2f00      	cmp	r7, #0
 8023056:	d042      	beq.n	80230de <ip_reass_free_complete_datagram+0x106>
    prev->next = ipr->next;
 8023058:	6833      	ldr	r3, [r6, #0]
 802305a:	603b      	str	r3, [r7, #0]
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 802305c:	4c28      	ldr	r4, [pc, #160]	; (8023100 <ip_reass_free_complete_datagram+0x128>)
  memp_free(MEMP_REASSDATA, ipr);
 802305e:	4631      	mov	r1, r6
 8023060:	2005      	movs	r0, #5
 8023062:	f7f7 fbe5 	bl	801a830 <memp_free>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8023066:	8823      	ldrh	r3, [r4, #0]
 8023068:	455b      	cmp	r3, fp
 802306a:	d305      	bcc.n	8023078 <ip_reass_free_complete_datagram+0xa0>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 802306c:	eba3 030b 	sub.w	r3, r3, fp
}
 8023070:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8023072:	8023      	strh	r3, [r4, #0]
}
 8023074:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8023078:	4b1d      	ldr	r3, [pc, #116]	; (80230f0 <ip_reass_free_complete_datagram+0x118>)
 802307a:	22d2      	movs	r2, #210	; 0xd2
 802307c:	4921      	ldr	r1, [pc, #132]	; (8023104 <ip_reass_free_complete_datagram+0x12c>)
 802307e:	481e      	ldr	r0, [pc, #120]	; (80230f8 <ip_reass_free_complete_datagram+0x120>)
 8023080:	f002 f9b8 	bl	80253f4 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8023084:	8823      	ldrh	r3, [r4, #0]
}
 8023086:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8023088:	eba3 030b 	sub.w	r3, r3, fp
 802308c:	8023      	strh	r3, [r4, #0]
}
 802308e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ipr->p = iprh->next_pbuf;
 8023092:	681a      	ldr	r2, [r3, #0]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8023094:	6930      	ldr	r0, [r6, #16]
 8023096:	6971      	ldr	r1, [r6, #20]
    ipr->p = iprh->next_pbuf;
 8023098:	6072      	str	r2, [r6, #4]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 802309a:	68f4      	ldr	r4, [r6, #12]
 802309c:	68b2      	ldr	r2, [r6, #8]
 802309e:	6098      	str	r0, [r3, #8]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80230a0:	4628      	mov	r0, r5
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80230a2:	60d9      	str	r1, [r3, #12]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80230a4:	2101      	movs	r1, #1
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80230a6:	601a      	str	r2, [r3, #0]
 80230a8:	605c      	str	r4, [r3, #4]
 80230aa:	69b2      	ldr	r2, [r6, #24]
 80230ac:	611a      	str	r2, [r3, #16]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80230ae:	f7ff fccf 	bl	8022a50 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 80230b2:	4628      	mov	r0, r5
 80230b4:	f7f8 f8e8 	bl	801b288 <pbuf_clen>
 80230b8:	4683      	mov	fp, r0
    pbuf_free(p);
 80230ba:	4628      	mov	r0, r5
 80230bc:	f7f8 f8d0 	bl	801b260 <pbuf_free>
  p = ipr->p;
 80230c0:	6875      	ldr	r5, [r6, #4]
  while (p != NULL) {
 80230c2:	2d00      	cmp	r5, #0
 80230c4:	d0c2      	beq.n	802304c <ip_reass_free_complete_datagram+0x74>
    iprh = (struct ip_reass_helper *)p->payload;
 80230c6:	686b      	ldr	r3, [r5, #4]
 80230c8:	e79d      	b.n	8023006 <ip_reass_free_complete_datagram+0x2e>
    reassdatagrams = ipr->next;
 80230ca:	6832      	ldr	r2, [r6, #0]
 80230cc:	601a      	str	r2, [r3, #0]
 80230ce:	e7c5      	b.n	802305c <ip_reass_free_complete_datagram+0x84>
  LWIP_ASSERT("prev != ipr", prev != ipr);
 80230d0:	4b07      	ldr	r3, [pc, #28]	; (80230f0 <ip_reass_free_complete_datagram+0x118>)
 80230d2:	22ab      	movs	r2, #171	; 0xab
 80230d4:	490c      	ldr	r1, [pc, #48]	; (8023108 <ip_reass_free_complete_datagram+0x130>)
 80230d6:	4808      	ldr	r0, [pc, #32]	; (80230f8 <ip_reass_free_complete_datagram+0x120>)
 80230d8:	f002 f98c 	bl	80253f4 <iprintf>
 80230dc:	e782      	b.n	8022fe4 <ip_reass_free_complete_datagram+0xc>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80230de:	4b04      	ldr	r3, [pc, #16]	; (80230f0 <ip_reass_free_complete_datagram+0x118>)
 80230e0:	f240 1245 	movw	r2, #325	; 0x145
 80230e4:	4909      	ldr	r1, [pc, #36]	; (802310c <ip_reass_free_complete_datagram+0x134>)
 80230e6:	4804      	ldr	r0, [pc, #16]	; (80230f8 <ip_reass_free_complete_datagram+0x120>)
 80230e8:	f002 f984 	bl	80253f4 <iprintf>
 80230ec:	e7b4      	b.n	8023058 <ip_reass_free_complete_datagram+0x80>
 80230ee:	bf00      	nop
 80230f0:	080459ec 	.word	0x080459ec
 80230f4:	08045a40 	.word	0x08045a40
 80230f8:	0802a048 	.word	0x0802a048
 80230fc:	2002e478 	.word	0x2002e478
 8023100:	2002e474 	.word	0x2002e474
 8023104:	08045a90 	.word	0x08045a90
 8023108:	08045a34 	.word	0x08045a34
 802310c:	08045a74 	.word	0x08045a74
 8023110:	08045a54 	.word	0x08045a54

08023114 <ip_reass_remove_oldest_datagram>:
{
 8023114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  int pbufs_freed = 0, pbufs_freed_current;
 8023118:	2700      	movs	r7, #0
 802311a:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8023184 <ip_reass_remove_oldest_datagram+0x70>
{
 802311e:	4605      	mov	r5, r0
 8023120:	460e      	mov	r6, r1
    r = reassdatagrams;
 8023122:	f8d8 3000 	ldr.w	r3, [r8]
    while (r != NULL) {
 8023126:	b1f3      	cbz	r3, 8023166 <ip_reass_remove_oldest_datagram+0x52>
    other_datagrams = 0;
 8023128:	2400      	movs	r4, #0
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 802312a:	f8d5 e00c 	ldr.w	lr, [r5, #12]
    oldest_prev = NULL;
 802312e:	4621      	mov	r1, r4
    prev = NULL;
 8023130:	46a4      	mov	ip, r4
    oldest = NULL;
 8023132:	4620      	mov	r0, r4
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8023134:	695a      	ldr	r2, [r3, #20]
 8023136:	4572      	cmp	r2, lr
 8023138:	d018      	beq.n	802316c <ip_reass_remove_oldest_datagram+0x58>
        other_datagrams++;
 802313a:	3401      	adds	r4, #1
        if (oldest == NULL) {
 802313c:	b120      	cbz	r0, 8023148 <ip_reass_remove_oldest_datagram+0x34>
        } else if (r->timer <= oldest->timer) {
 802313e:	f893 901f 	ldrb.w	r9, [r3, #31]
 8023142:	7fc2      	ldrb	r2, [r0, #31]
 8023144:	4591      	cmp	r9, r2
 8023146:	d801      	bhi.n	802314c <ip_reass_remove_oldest_datagram+0x38>
 8023148:	4661      	mov	r1, ip
 802314a:	4618      	mov	r0, r3
      if (r->next != NULL) {
 802314c:	681a      	ldr	r2, [r3, #0]
 802314e:	469c      	mov	ip, r3
 8023150:	4613      	mov	r3, r2
 8023152:	2a00      	cmp	r2, #0
 8023154:	d1ee      	bne.n	8023134 <ip_reass_remove_oldest_datagram+0x20>
    if (oldest != NULL) {
 8023156:	b110      	cbz	r0, 802315e <ip_reass_remove_oldest_datagram+0x4a>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8023158:	f7ff ff3e 	bl	8022fd8 <ip_reass_free_complete_datagram>
      pbufs_freed += pbufs_freed_current;
 802315c:	4407      	add	r7, r0
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 802315e:	42b7      	cmp	r7, r6
 8023160:	da01      	bge.n	8023166 <ip_reass_remove_oldest_datagram+0x52>
 8023162:	2c01      	cmp	r4, #1
 8023164:	dcdd      	bgt.n	8023122 <ip_reass_remove_oldest_datagram+0xe>
}
 8023166:	4638      	mov	r0, r7
 8023168:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 802316c:	699a      	ldr	r2, [r3, #24]
 802316e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8023172:	454a      	cmp	r2, r9
 8023174:	d1e1      	bne.n	802313a <ip_reass_remove_oldest_datagram+0x26>
 8023176:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 802317a:	88aa      	ldrh	r2, [r5, #4]
 802317c:	4591      	cmp	r9, r2
 802317e:	d1dc      	bne.n	802313a <ip_reass_remove_oldest_datagram+0x26>
 8023180:	e7e4      	b.n	802314c <ip_reass_remove_oldest_datagram+0x38>
 8023182:	bf00      	nop
 8023184:	2002e478 	.word	0x2002e478

08023188 <ip_reass_tmr>:
{
 8023188:	b538      	push	{r3, r4, r5, lr}
  r = reassdatagrams;
 802318a:	4b0a      	ldr	r3, [pc, #40]	; (80231b4 <ip_reass_tmr+0x2c>)
 802318c:	6818      	ldr	r0, [r3, #0]
  while (r != NULL) {
 802318e:	b140      	cbz	r0, 80231a2 <ip_reass_tmr+0x1a>
  struct ip_reassdata *r, *prev = NULL;
 8023190:	2400      	movs	r4, #0
    if (r->timer > 0) {
 8023192:	7fc3      	ldrb	r3, [r0, #31]
      r->timer--;
 8023194:	1e5a      	subs	r2, r3, #1
    if (r->timer > 0) {
 8023196:	b12b      	cbz	r3, 80231a4 <ip_reass_tmr+0x1c>
 8023198:	4604      	mov	r4, r0
      r->timer--;
 802319a:	77c2      	strb	r2, [r0, #31]
      r = r->next;
 802319c:	6800      	ldr	r0, [r0, #0]
  while (r != NULL) {
 802319e:	2800      	cmp	r0, #0
 80231a0:	d1f7      	bne.n	8023192 <ip_reass_tmr+0xa>
}
 80231a2:	bd38      	pop	{r3, r4, r5, pc}
      r = r->next;
 80231a4:	6805      	ldr	r5, [r0, #0]
      ip_reass_free_complete_datagram(tmp, prev);
 80231a6:	4621      	mov	r1, r4
 80231a8:	f7ff ff16 	bl	8022fd8 <ip_reass_free_complete_datagram>
      r = r->next;
 80231ac:	4628      	mov	r0, r5
  while (r != NULL) {
 80231ae:	2800      	cmp	r0, #0
 80231b0:	d1ef      	bne.n	8023192 <ip_reass_tmr+0xa>
 80231b2:	e7f6      	b.n	80231a2 <ip_reass_tmr+0x1a>
 80231b4:	2002e478 	.word	0x2002e478

080231b8 <ip4_reass>:
{
 80231b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  fraghdr = (struct ip_hdr *)p->payload;
 80231bc:	f8d0 a004 	ldr.w	sl, [r0, #4]
{
 80231c0:	b085      	sub	sp, #20
 80231c2:	4605      	mov	r5, r0
  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 80231c4:	f89a 3000 	ldrb.w	r3, [sl]
 80231c8:	f003 030f 	and.w	r3, r3, #15
 80231cc:	2b05      	cmp	r3, #5
 80231ce:	f040 8089 	bne.w	80232e4 <ip4_reass+0x12c>
  offset = IPH_OFFSET_BYTES(fraghdr);
 80231d2:	f8ba 0006 	ldrh.w	r0, [sl, #6]
 80231d6:	f7f6 f807 	bl	80191e8 <lwip_htons>
 80231da:	4606      	mov	r6, r0
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80231dc:	f8ba 0002 	ldrh.w	r0, [sl, #2]
 80231e0:	f7f6 f802 	bl	80191e8 <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 80231e4:	f89a 2000 	ldrb.w	r2, [sl]
 80231e8:	f002 020f 	and.w	r2, r2, #15
  if (hlen > len) {
 80231ec:	ebb0 0f82 	cmp.w	r0, r2, lsl #2
 80231f0:	ea4f 0382 	mov.w	r3, r2, lsl #2
 80231f4:	d376      	bcc.n	80232e4 <ip4_reass+0x12c>
  len = (u16_t)(len - hlen);
 80231f6:	1ac3      	subs	r3, r0, r3
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80231f8:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 80234f0 <ip4_reass+0x338>
  clen = pbuf_clen(p);
 80231fc:	4628      	mov	r0, r5
  len = (u16_t)(len - hlen);
 80231fe:	b29b      	uxth	r3, r3
 8023200:	9300      	str	r3, [sp, #0]
  clen = pbuf_clen(p);
 8023202:	f7f8 f841 	bl	801b288 <pbuf_clen>
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8023206:	f8b8 3000 	ldrh.w	r3, [r8]
  clen = pbuf_clen(p);
 802320a:	4607      	mov	r7, r0
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 802320c:	4403      	add	r3, r0
 802320e:	2b14      	cmp	r3, #20
 8023210:	f300 80e5 	bgt.w	80233de <ip4_reass+0x226>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8023214:	f8df 92dc 	ldr.w	r9, [pc, #732]	; 80234f4 <ip4_reass+0x33c>
 8023218:	f8d9 4000 	ldr.w	r4, [r9]
 802321c:	2c00      	cmp	r4, #0
 802321e:	f000 80ec 	beq.w	80233fa <ip4_reass+0x242>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8023222:	f8da 200c 	ldr.w	r2, [sl, #12]
 8023226:	e003      	b.n	8023230 <ip4_reass+0x78>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8023228:	6824      	ldr	r4, [r4, #0]
 802322a:	2c00      	cmp	r4, #0
 802322c:	f000 80e5 	beq.w	80233fa <ip4_reass+0x242>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8023230:	6963      	ldr	r3, [r4, #20]
 8023232:	4293      	cmp	r3, r2
 8023234:	d1f8      	bne.n	8023228 <ip4_reass+0x70>
 8023236:	f8da 3010 	ldr.w	r3, [sl, #16]
 802323a:	69a1      	ldr	r1, [r4, #24]
 802323c:	4299      	cmp	r1, r3
 802323e:	d1f3      	bne.n	8023228 <ip4_reass+0x70>
 8023240:	89a1      	ldrh	r1, [r4, #12]
 8023242:	f8ba 3004 	ldrh.w	r3, [sl, #4]
 8023246:	4299      	cmp	r1, r3
 8023248:	d1ee      	bne.n	8023228 <ip4_reass+0x70>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 802324a:	f8ba 0006 	ldrh.w	r0, [sl, #6]
 802324e:	f7f5 ffcb 	bl	80191e8 <lwip_htons>
 8023252:	f3c0 000c 	ubfx	r0, r0, #0, #13
 8023256:	2800      	cmp	r0, #0
 8023258:	f000 80a9 	beq.w	80233ae <ip4_reass+0x1f6>
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 802325c:	f8ba 3006 	ldrh.w	r3, [sl, #6]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8023260:	f3c6 060c 	ubfx	r6, r6, #0, #13
  if (is_last) {
 8023264:	f013 0320 	ands.w	r3, r3, #32
  offset = IPH_OFFSET_BYTES(fraghdr);
 8023268:	ea4f 06c6 	mov.w	r6, r6, lsl #3
  if (is_last) {
 802326c:	9301      	str	r3, [sp, #4]
 802326e:	d108      	bne.n	8023282 <ip4_reass+0xca>
    u16_t datagram_len = (u16_t)(offset + len);
 8023270:	9b00      	ldr	r3, [sp, #0]
 8023272:	18f3      	adds	r3, r6, r3
 8023274:	b29b      	uxth	r3, r3
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8023276:	429e      	cmp	r6, r3
 8023278:	d812      	bhi.n	80232a0 <ip4_reass+0xe8>
 802327a:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 802327e:	4293      	cmp	r3, r2
 8023280:	d80e      	bhi.n	80232a0 <ip4_reass+0xe8>
  fraghdr = (struct ip_hdr *)new_p->payload;
 8023282:	f8d5 a004 	ldr.w	sl, [r5, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8023286:	f8ba 0002 	ldrh.w	r0, [sl, #2]
 802328a:	f7f5 ffad 	bl	80191e8 <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 802328e:	f89a 2000 	ldrb.w	r2, [sl]
 8023292:	f002 020f 	and.w	r2, r2, #15
  if (hlen > len) {
 8023296:	ebb0 0f82 	cmp.w	r0, r2, lsl #2
 802329a:	ea4f 0382 	mov.w	r3, r2, lsl #2
 802329e:	d229      	bcs.n	80232f4 <ip4_reass+0x13c>
  if (ipr->p == NULL) {
 80232a0:	6866      	ldr	r6, [r4, #4]
 80232a2:	b9fe      	cbnz	r6, 80232e4 <ip4_reass+0x12c>
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 80232a4:	f8d9 3000 	ldr.w	r3, [r9]
 80232a8:	42a3      	cmp	r3, r4
 80232aa:	d014      	beq.n	80232d6 <ip4_reass+0x11e>
 80232ac:	4b8c      	ldr	r3, [pc, #560]	; (80234e0 <ip4_reass+0x328>)
 80232ae:	f240 22ab 	movw	r2, #683	; 0x2ab
 80232b2:	498c      	ldr	r1, [pc, #560]	; (80234e4 <ip4_reass+0x32c>)
 80232b4:	488c      	ldr	r0, [pc, #560]	; (80234e8 <ip4_reass+0x330>)
 80232b6:	f002 f89d 	bl	80253f4 <iprintf>
  if (reassdatagrams == ipr) {
 80232ba:	f8d9 3000 	ldr.w	r3, [r9]
 80232be:	429c      	cmp	r4, r3
 80232c0:	d009      	beq.n	80232d6 <ip4_reass+0x11e>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80232c2:	4b87      	ldr	r3, [pc, #540]	; (80234e0 <ip4_reass+0x328>)
 80232c4:	f240 1245 	movw	r2, #325	; 0x145
 80232c8:	4988      	ldr	r1, [pc, #544]	; (80234ec <ip4_reass+0x334>)
 80232ca:	4887      	ldr	r0, [pc, #540]	; (80234e8 <ip4_reass+0x330>)
 80232cc:	f002 f892 	bl	80253f4 <iprintf>
    prev->next = ipr->next;
 80232d0:	6823      	ldr	r3, [r4, #0]
 80232d2:	6033      	str	r3, [r6, #0]
 80232d4:	deff      	udf	#255	; 0xff
    reassdatagrams = ipr->next;
 80232d6:	6823      	ldr	r3, [r4, #0]
  memp_free(MEMP_REASSDATA, ipr);
 80232d8:	4621      	mov	r1, r4
 80232da:	2005      	movs	r0, #5
    reassdatagrams = ipr->next;
 80232dc:	f8c9 3000 	str.w	r3, [r9]
  memp_free(MEMP_REASSDATA, ipr);
 80232e0:	f7f7 faa6 	bl	801a830 <memp_free>
  pbuf_free(p);
 80232e4:	4628      	mov	r0, r5
  return NULL;
 80232e6:	2600      	movs	r6, #0
  pbuf_free(p);
 80232e8:	f7f7 ffba 	bl	801b260 <pbuf_free>
}
 80232ec:	4630      	mov	r0, r6
 80232ee:	b005      	add	sp, #20
 80232f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  len = (u16_t)(len - hlen);
 80232f4:	1ac3      	subs	r3, r0, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 80232f6:	f8ba 0006 	ldrh.w	r0, [sl, #6]
  len = (u16_t)(len - hlen);
 80232fa:	fa1f fa83 	uxth.w	sl, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 80232fe:	f7f5 ff73 	bl	80191e8 <lwip_htons>
 8023302:	f3c0 000c 	ubfx	r0, r0, #0, #13
  iprh = (struct ip_reass_helper *)new_p->payload;
 8023306:	f8d5 b004 	ldr.w	fp, [r5, #4]
  offset = IPH_OFFSET_BYTES(fraghdr);
 802330a:	00c2      	lsls	r2, r0, #3
  iprh = (struct ip_reass_helper *)new_p->payload;
 802330c:	f8cd b008 	str.w	fp, [sp, #8]
  iprh->end = (u16_t)(offset + len);
 8023310:	eb0a 0302 	add.w	r3, sl, r2
  iprh->start = offset;
 8023314:	f8ab 2004 	strh.w	r2, [fp, #4]
  iprh->end = (u16_t)(offset + len);
 8023318:	f8ab 3006 	strh.w	r3, [fp, #6]
 802331c:	b29b      	uxth	r3, r3
 802331e:	4619      	mov	r1, r3
 8023320:	9303      	str	r3, [sp, #12]
  iprh->next_pbuf = NULL;
 8023322:	2300      	movs	r3, #0
  if (iprh->end < offset) {
 8023324:	428a      	cmp	r2, r1
  iprh->next_pbuf = NULL;
 8023326:	f88b 3000 	strb.w	r3, [fp]
 802332a:	f88b 3001 	strb.w	r3, [fp, #1]
 802332e:	f88b 3002 	strb.w	r3, [fp, #2]
 8023332:	f88b 3003 	strb.w	r3, [fp, #3]
  if (iprh->end < offset) {
 8023336:	d8b3      	bhi.n	80232a0 <ip4_reass+0xe8>
  for (q = ipr->p; q != NULL;) {
 8023338:	6861      	ldr	r1, [r4, #4]
 802333a:	2900      	cmp	r1, #0
 802333c:	f000 80c4 	beq.w	80234c8 <ip4_reass+0x310>
  int valid = 1;
 8023340:	f04f 0a01 	mov.w	sl, #1
 8023344:	4694      	mov	ip, r2
 8023346:	e00e      	b.n	8023366 <ip4_reass+0x1ae>
    } else if (iprh->start == iprh_tmp->start) {
 8023348:	d0cc      	beq.n	80232e4 <ip4_reass+0x12c>
    } else if (iprh->start < iprh_tmp->end) {
 802334a:	f8b3 e006 	ldrh.w	lr, [r3, #6]
 802334e:	45f4      	cmp	ip, lr
 8023350:	d3c8      	bcc.n	80232e4 <ip4_reass+0x12c>
      if (iprh_prev != NULL) {
 8023352:	b122      	cbz	r2, 802335e <ip4_reass+0x1a6>
        if (iprh_prev->end != iprh_tmp->start) {
 8023354:	88d2      	ldrh	r2, [r2, #6]
          valid = 0;
 8023356:	4282      	cmp	r2, r0
 8023358:	bf18      	it	ne
 802335a:	f04f 0a00 	movne.w	sl, #0
    q = iprh_tmp->next_pbuf;
 802335e:	6819      	ldr	r1, [r3, #0]
  for (q = ipr->p; q != NULL;) {
 8023360:	2900      	cmp	r1, #0
 8023362:	f000 808a 	beq.w	802347a <ip4_reass+0x2c2>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8023366:	461a      	mov	r2, r3
 8023368:	684b      	ldr	r3, [r1, #4]
    if (iprh->start < iprh_tmp->start) {
 802336a:	8898      	ldrh	r0, [r3, #4]
 802336c:	4584      	cmp	ip, r0
 802336e:	d2eb      	bcs.n	8023348 <ip4_reass+0x190>
      iprh->next_pbuf = q;
 8023370:	4613      	mov	r3, r2
 8023372:	f8cb 1000 	str.w	r1, [fp]
 8023376:	4662      	mov	r2, ip
 8023378:	469c      	mov	ip, r3
      if (iprh_prev != NULL) {
 802337a:	2b00      	cmp	r3, #0
 802337c:	d066      	beq.n	802344c <ip4_reass+0x294>
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 802337e:	88db      	ldrh	r3, [r3, #6]
 8023380:	429a      	cmp	r2, r3
 8023382:	d3af      	bcc.n	80232e4 <ip4_reass+0x12c>
 8023384:	9903      	ldr	r1, [sp, #12]
 8023386:	4281      	cmp	r1, r0
 8023388:	d8ac      	bhi.n	80232e4 <ip4_reass+0x12c>
        if (iprh_prev->end != iprh->start) {
 802338a:	429a      	cmp	r2, r3
        iprh_prev->next_pbuf = new_p;
 802338c:	f8cc 5000 	str.w	r5, [ip]
        if (iprh_prev->end != iprh->start) {
 8023390:	d061      	beq.n	8023456 <ip4_reass+0x29e>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8023392:	9b01      	ldr	r3, [sp, #4]
 8023394:	2b00      	cmp	r3, #0
 8023396:	f000 808a 	beq.w	80234ae <ip4_reass+0x2f6>
 802339a:	7fa3      	ldrb	r3, [r4, #30]
 802339c:	07db      	lsls	r3, r3, #31
 802339e:	d462      	bmi.n	8023466 <ip4_reass+0x2ae>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80233a0:	f8b8 3000 	ldrh.w	r3, [r8]
  return NULL;
 80233a4:	2600      	movs	r6, #0
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80233a6:	441f      	add	r7, r3
 80233a8:	f8a8 7000 	strh.w	r7, [r8]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80233ac:	e79e      	b.n	80232ec <ip4_reass+0x134>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80233ae:	89e0      	ldrh	r0, [r4, #14]
 80233b0:	f7f5 ff1a 	bl	80191e8 <lwip_htons>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80233b4:	f3c0 000c 	ubfx	r0, r0, #0, #13
 80233b8:	2800      	cmp	r0, #0
 80233ba:	f43f af4f 	beq.w	802325c <ip4_reass+0xa4>
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80233be:	f8da 3000 	ldr.w	r3, [sl]
 80233c2:	f8da 0004 	ldr.w	r0, [sl, #4]
 80233c6:	f8da 1008 	ldr.w	r1, [sl, #8]
 80233ca:	f8da 200c 	ldr.w	r2, [sl, #12]
 80233ce:	60a3      	str	r3, [r4, #8]
 80233d0:	60e0      	str	r0, [r4, #12]
 80233d2:	6121      	str	r1, [r4, #16]
 80233d4:	6162      	str	r2, [r4, #20]
 80233d6:	f8da 3010 	ldr.w	r3, [sl, #16]
 80233da:	61a3      	str	r3, [r4, #24]
 80233dc:	e73e      	b.n	802325c <ip4_reass+0xa4>
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80233de:	4601      	mov	r1, r0
 80233e0:	4650      	mov	r0, sl
 80233e2:	f7ff fe97 	bl	8023114 <ip_reass_remove_oldest_datagram>
 80233e6:	2800      	cmp	r0, #0
 80233e8:	f43f af7c 	beq.w	80232e4 <ip4_reass+0x12c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80233ec:	f8b8 3000 	ldrh.w	r3, [r8]
 80233f0:	443b      	add	r3, r7
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80233f2:	2b14      	cmp	r3, #20
 80233f4:	f77f af0e 	ble.w	8023214 <ip4_reass+0x5c>
 80233f8:	e774      	b.n	80232e4 <ip4_reass+0x12c>
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80233fa:	f44f 728f 	mov.w	r2, #286	; 0x11e
 80233fe:	4938      	ldr	r1, [pc, #224]	; (80234e0 <ip4_reass+0x328>)
 8023400:	2005      	movs	r0, #5
 8023402:	f7f7 f9df 	bl	801a7c4 <memp_malloc_fn>
  if (ipr == NULL) {
 8023406:	4604      	mov	r4, r0
 8023408:	b178      	cbz	r0, 802342a <ip4_reass+0x272>
  memset(ipr, 0, sizeof(struct ip_reassdata));
 802340a:	2300      	movs	r3, #0
 802340c:	61e3      	str	r3, [r4, #28]
 802340e:	60a3      	str	r3, [r4, #8]
 8023410:	60e3      	str	r3, [r4, #12]
 8023412:	6123      	str	r3, [r4, #16]
 8023414:	6163      	str	r3, [r4, #20]
 8023416:	61a3      	str	r3, [r4, #24]
 8023418:	6063      	str	r3, [r4, #4]
  ipr->next = reassdatagrams;
 802341a:	f8d9 3000 	ldr.w	r3, [r9]
  reassdatagrams = ipr;
 802341e:	f8c9 4000 	str.w	r4, [r9]
  ipr->next = reassdatagrams;
 8023422:	6023      	str	r3, [r4, #0]
  ipr->timer = IP_REASS_MAXAGE;
 8023424:	230f      	movs	r3, #15
 8023426:	77e3      	strb	r3, [r4, #31]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8023428:	e7c9      	b.n	80233be <ip4_reass+0x206>
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 802342a:	4639      	mov	r1, r7
 802342c:	4650      	mov	r0, sl
 802342e:	f7ff fe71 	bl	8023114 <ip_reass_remove_oldest_datagram>
 8023432:	4287      	cmp	r7, r0
 8023434:	f73f af56 	bgt.w	80232e4 <ip4_reass+0x12c>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8023438:	f44f 7291 	mov.w	r2, #290	; 0x122
 802343c:	4928      	ldr	r1, [pc, #160]	; (80234e0 <ip4_reass+0x328>)
 802343e:	2005      	movs	r0, #5
 8023440:	f7f7 f9c0 	bl	801a7c4 <memp_malloc_fn>
    if (ipr == NULL)
 8023444:	4604      	mov	r4, r0
 8023446:	2800      	cmp	r0, #0
 8023448:	d1df      	bne.n	802340a <ip4_reass+0x252>
 802344a:	e74b      	b.n	80232e4 <ip4_reass+0x12c>
        if (iprh->end > iprh_tmp->start) {
 802344c:	9b03      	ldr	r3, [sp, #12]
 802344e:	4283      	cmp	r3, r0
 8023450:	f63f af48 	bhi.w	80232e4 <ip4_reass+0x12c>
        ipr->p = new_p;
 8023454:	6065      	str	r5, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8023456:	9b01      	ldr	r3, [sp, #4]
 8023458:	b19b      	cbz	r3, 8023482 <ip4_reass+0x2ca>
 802345a:	7fa3      	ldrb	r3, [r4, #30]
 802345c:	07d9      	lsls	r1, r3, #31
 802345e:	d59f      	bpl.n	80233a0 <ip4_reass+0x1e8>
    if (valid) {
 8023460:	f1ba 0f00 	cmp.w	sl, #0
 8023464:	d138      	bne.n	80234d8 <ip4_reass+0x320>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8023466:	f8b8 3000 	ldrh.w	r3, [r8]
 802346a:	441f      	add	r7, r3
 802346c:	f8a8 7000 	strh.w	r7, [r8]
  return NULL;
 8023470:	2600      	movs	r6, #0
}
 8023472:	4630      	mov	r0, r6
 8023474:	b005      	add	sp, #20
 8023476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (iprh_prev->end != iprh->start) {
 802347a:	45f4      	cmp	ip, lr
      iprh_prev->next_pbuf = new_p;
 802347c:	601d      	str	r5, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 802347e:	d188      	bne.n	8023392 <ip4_reass+0x1da>
 8023480:	e7e9      	b.n	8023456 <ip4_reass+0x29e>
    if (valid) {
 8023482:	f1ba 0f00 	cmp.w	sl, #0
 8023486:	d012      	beq.n	80234ae <ip4_reass+0x2f6>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8023488:	6863      	ldr	r3, [r4, #4]
 802348a:	b183      	cbz	r3, 80234ae <ip4_reass+0x2f6>
 802348c:	6859      	ldr	r1, [r3, #4]
 802348e:	888b      	ldrh	r3, [r1, #4]
 8023490:	2b00      	cmp	r3, #0
 8023492:	d031      	beq.n	80234f8 <ip4_reass+0x340>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8023494:	f8b8 3000 	ldrh.w	r3, [r8]
 8023498:	441f      	add	r7, r3
  if (is_last) {
 802349a:	9b01      	ldr	r3, [sp, #4]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 802349c:	f8a8 7000 	strh.w	r7, [r8]
  if (is_last) {
 80234a0:	2b00      	cmp	r3, #0
 80234a2:	d1e5      	bne.n	8023470 <ip4_reass+0x2b8>
 80234a4:	e008      	b.n	80234b8 <ip4_reass+0x300>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80234a6:	f8bb 3004 	ldrh.w	r3, [fp, #4]
 80234aa:	4659      	mov	r1, fp
 80234ac:	b323      	cbz	r3, 80234f8 <ip4_reass+0x340>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80234ae:	f8b8 3000 	ldrh.w	r3, [r8]
 80234b2:	441f      	add	r7, r3
 80234b4:	f8a8 7000 	strh.w	r7, [r8]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80234b8:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 80234ba:	9a00      	ldr	r2, [sp, #0]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80234bc:	f043 0301 	orr.w	r3, r3, #1
    u16_t datagram_len = (u16_t)(offset + len);
 80234c0:	4416      	add	r6, r2
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80234c2:	77a3      	strb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 80234c4:	83a6      	strh	r6, [r4, #28]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80234c6:	e7d3      	b.n	8023470 <ip4_reass+0x2b8>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80234c8:	9b01      	ldr	r3, [sp, #4]
      ipr->p = new_p;
 80234ca:	6065      	str	r5, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80234cc:	2b00      	cmp	r3, #0
 80234ce:	d0ea      	beq.n	80234a6 <ip4_reass+0x2ee>
 80234d0:	7fa3      	ldrb	r3, [r4, #30]
 80234d2:	07da      	lsls	r2, r3, #31
 80234d4:	f57f af64 	bpl.w	80233a0 <ip4_reass+0x1e8>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80234d8:	6863      	ldr	r3, [r4, #4]
 80234da:	2b00      	cmp	r3, #0
 80234dc:	d0c3      	beq.n	8023466 <ip4_reass+0x2ae>
 80234de:	e7d5      	b.n	802348c <ip4_reass+0x2d4>
 80234e0:	080459ec 	.word	0x080459ec
 80234e4:	08045b04 	.word	0x08045b04
 80234e8:	0802a048 	.word	0x0802a048
 80234ec:	08045a74 	.word	0x08045a74
 80234f0:	2002e474 	.word	0x2002e474
 80234f4:	2002e478 	.word	0x2002e478
        q = iprh->next_pbuf;
 80234f8:	f8db 3000 	ldr.w	r3, [fp]
        while (q != NULL) {
 80234fc:	b153      	cbz	r3, 8023514 <ip4_reass+0x35c>
 80234fe:	9a02      	ldr	r2, [sp, #8]
          iprh = (struct ip_reass_helper *)q->payload;
 8023500:	4610      	mov	r0, r2
 8023502:	685a      	ldr	r2, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 8023504:	88c0      	ldrh	r0, [r0, #6]
 8023506:	8893      	ldrh	r3, [r2, #4]
 8023508:	4298      	cmp	r0, r3
 802350a:	d1c3      	bne.n	8023494 <ip4_reass+0x2dc>
          q = iprh->next_pbuf;
 802350c:	6813      	ldr	r3, [r2, #0]
        while (q != NULL) {
 802350e:	2b00      	cmp	r3, #0
 8023510:	d1f6      	bne.n	8023500 <ip4_reass+0x348>
 8023512:	9202      	str	r2, [sp, #8]
          LWIP_ASSERT("sanity check",
 8023514:	9b02      	ldr	r3, [sp, #8]
 8023516:	428b      	cmp	r3, r1
 8023518:	d110      	bne.n	802353c <ip4_reass+0x384>
 802351a:	4b40      	ldr	r3, [pc, #256]	; (802361c <ip4_reass+0x464>)
 802351c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8023520:	493f      	ldr	r1, [pc, #252]	; (8023620 <ip4_reass+0x468>)
 8023522:	4840      	ldr	r0, [pc, #256]	; (8023624 <ip4_reass+0x46c>)
 8023524:	f001 ff66 	bl	80253f4 <iprintf>
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8023528:	9b02      	ldr	r3, [sp, #8]
 802352a:	681b      	ldr	r3, [r3, #0]
 802352c:	b133      	cbz	r3, 802353c <ip4_reass+0x384>
 802352e:	4b3b      	ldr	r3, [pc, #236]	; (802361c <ip4_reass+0x464>)
 8023530:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8023534:	493c      	ldr	r1, [pc, #240]	; (8023628 <ip4_reass+0x470>)
 8023536:	483b      	ldr	r0, [pc, #236]	; (8023624 <ip4_reass+0x46c>)
 8023538:	f001 ff5c 	bl	80253f4 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 802353c:	f8b8 3000 	ldrh.w	r3, [r8]
 8023540:	441f      	add	r7, r3
  if (is_last) {
 8023542:	9b01      	ldr	r3, [sp, #4]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8023544:	f8a8 7000 	strh.w	r7, [r8]
  if (is_last) {
 8023548:	2b00      	cmp	r3, #0
 802354a:	d15b      	bne.n	8023604 <ip4_reass+0x44c>
    u16_t datagram_len = (u16_t)(offset + len);
 802354c:	9800      	ldr	r0, [sp, #0]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 802354e:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 8023550:	4430      	add	r0, r6
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8023552:	f043 0301 	orr.w	r3, r3, #1
    u16_t datagram_len = (u16_t)(offset + len);
 8023556:	b280      	uxth	r0, r0
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8023558:	77a3      	strb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 802355a:	83a0      	strh	r0, [r4, #28]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 802355c:	6863      	ldr	r3, [r4, #4]
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 802355e:	3014      	adds	r0, #20
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8023560:	68e5      	ldr	r5, [r4, #12]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8023562:	685e      	ldr	r6, [r3, #4]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8023564:	b280      	uxth	r0, r0
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8023566:	68a3      	ldr	r3, [r4, #8]
 8023568:	6921      	ldr	r1, [r4, #16]
 802356a:	6962      	ldr	r2, [r4, #20]
 802356c:	6075      	str	r5, [r6, #4]
 802356e:	60b1      	str	r1, [r6, #8]
 8023570:	60f2      	str	r2, [r6, #12]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8023572:	6835      	ldr	r5, [r6, #0]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8023574:	6033      	str	r3, [r6, #0]
 8023576:	69a3      	ldr	r3, [r4, #24]
 8023578:	6133      	str	r3, [r6, #16]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 802357a:	f7f5 fe35 	bl	80191e8 <lwip_htons>
    IPH_OFFSET_SET(fraghdr, 0);
 802357e:	2300      	movs	r3, #0
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8023580:	8070      	strh	r0, [r6, #2]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 8023582:	2114      	movs	r1, #20
 8023584:	4630      	mov	r0, r6
    IPH_OFFSET_SET(fraghdr, 0);
 8023586:	71b3      	strb	r3, [r6, #6]
 8023588:	71f3      	strb	r3, [r6, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 802358a:	72b3      	strb	r3, [r6, #10]
 802358c:	72f3      	strb	r3, [r6, #11]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 802358e:	f7f6 fbd3 	bl	8019d38 <inet_chksum>
 8023592:	8170      	strh	r0, [r6, #10]
    p = ipr->p;
 8023594:	6866      	ldr	r6, [r4, #4]
    while (r != NULL) {
 8023596:	b15d      	cbz	r5, 80235b0 <ip4_reass+0x3f8>
      iprh = (struct ip_reass_helper *)r->payload;
 8023598:	686f      	ldr	r7, [r5, #4]
      pbuf_remove_header(r, IP_HLEN);
 802359a:	4628      	mov	r0, r5
 802359c:	2114      	movs	r1, #20
 802359e:	f7f7 fdd3 	bl	801b148 <pbuf_remove_header>
      pbuf_cat(p, r);
 80235a2:	4629      	mov	r1, r5
 80235a4:	4630      	mov	r0, r6
 80235a6:	f7f7 fe8d 	bl	801b2c4 <pbuf_cat>
      r = iprh->next_pbuf;
 80235aa:	683d      	ldr	r5, [r7, #0]
    while (r != NULL) {
 80235ac:	2d00      	cmp	r5, #0
 80235ae:	d1f3      	bne.n	8023598 <ip4_reass+0x3e0>
    if (ipr == reassdatagrams) {
 80235b0:	f8d9 5000 	ldr.w	r5, [r9]
 80235b4:	42a5      	cmp	r5, r4
 80235b6:	d005      	beq.n	80235c4 <ip4_reass+0x40c>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80235b8:	b335      	cbz	r5, 8023608 <ip4_reass+0x450>
        if (ipr_prev->next == ipr) {
 80235ba:	682b      	ldr	r3, [r5, #0]
 80235bc:	42a3      	cmp	r3, r4
 80235be:	d014      	beq.n	80235ea <ip4_reass+0x432>
 80235c0:	461d      	mov	r5, r3
 80235c2:	e7f9      	b.n	80235b8 <ip4_reass+0x400>
    reassdatagrams = ipr->next;
 80235c4:	6823      	ldr	r3, [r4, #0]
 80235c6:	f8c9 3000 	str.w	r3, [r9]
  memp_free(MEMP_REASSDATA, ipr);
 80235ca:	4621      	mov	r1, r4
 80235cc:	2005      	movs	r0, #5
 80235ce:	f7f7 f92f 	bl	801a830 <memp_free>
    clen = pbuf_clen(p);
 80235d2:	4630      	mov	r0, r6
 80235d4:	f7f7 fe58 	bl	801b288 <pbuf_clen>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80235d8:	f8b8 3000 	ldrh.w	r3, [r8]
    clen = pbuf_clen(p);
 80235dc:	4604      	mov	r4, r0
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80235de:	4283      	cmp	r3, r0
 80235e0:	d306      	bcc.n	80235f0 <ip4_reass+0x438>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 80235e2:	1b1b      	subs	r3, r3, r4
 80235e4:	f8a8 3000 	strh.w	r3, [r8]
    return p;
 80235e8:	e680      	b.n	80232ec <ip4_reass+0x134>
    prev->next = ipr->next;
 80235ea:	6823      	ldr	r3, [r4, #0]
 80235ec:	602b      	str	r3, [r5, #0]
 80235ee:	e7ec      	b.n	80235ca <ip4_reass+0x412>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80235f0:	4b0a      	ldr	r3, [pc, #40]	; (802361c <ip4_reass+0x464>)
 80235f2:	f240 229b 	movw	r2, #667	; 0x29b
 80235f6:	490d      	ldr	r1, [pc, #52]	; (802362c <ip4_reass+0x474>)
 80235f8:	480a      	ldr	r0, [pc, #40]	; (8023624 <ip4_reass+0x46c>)
 80235fa:	f001 fefb 	bl	80253f4 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 80235fe:	f8b8 3000 	ldrh.w	r3, [r8]
 8023602:	e7ee      	b.n	80235e2 <ip4_reass+0x42a>
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8023604:	8ba0      	ldrh	r0, [r4, #28]
 8023606:	e7a9      	b.n	802355c <ip4_reass+0x3a4>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8023608:	4b04      	ldr	r3, [pc, #16]	; (802361c <ip4_reass+0x464>)
 802360a:	f240 1245 	movw	r2, #325	; 0x145
 802360e:	4908      	ldr	r1, [pc, #32]	; (8023630 <ip4_reass+0x478>)
 8023610:	4804      	ldr	r0, [pc, #16]	; (8023624 <ip4_reass+0x46c>)
 8023612:	f001 feef 	bl	80253f4 <iprintf>
    prev->next = ipr->next;
 8023616:	6823      	ldr	r3, [r4, #0]
 8023618:	602b      	str	r3, [r5, #0]
 802361a:	deff      	udf	#255	; 0xff
 802361c:	080459ec 	.word	0x080459ec
 8023620:	08045ab4 	.word	0x08045ab4
 8023624:	0802a048 	.word	0x0802a048
 8023628:	08045ac4 	.word	0x08045ac4
 802362c:	08045ae8 	.word	0x08045ae8
 8023630:	08045a74 	.word	0x08045a74

08023634 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8023634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t newpbuflen = 0;
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8023638:	8d8b      	ldrh	r3, [r1, #44]	; 0x2c
{
 802363a:	b08f      	sub	sp, #60	; 0x3c
 802363c:	4605      	mov	r5, r0
 802363e:	920c      	str	r2, [sp, #48]	; 0x30
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8023640:	f1b3 0214 	subs.w	r2, r3, #20
{
 8023644:	9109      	str	r1, [sp, #36]	; 0x24
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8023646:	bf48      	it	mi
 8023648:	f1a3 020d 	submi.w	r2, r3, #13
  int last;
  u16_t poff = IP_HLEN;
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 802364c:	6843      	ldr	r3, [r0, #4]
 802364e:	9304      	str	r3, [sp, #16]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8023650:	f3c2 02cf 	ubfx	r2, r2, #3, #16
  iphdr = original_iphdr;
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8023654:	781b      	ldrb	r3, [r3, #0]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8023656:	9208      	str	r2, [sp, #32]
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8023658:	f003 030f 	and.w	r3, r3, #15
 802365c:	2b05      	cmp	r3, #5
 802365e:	ea4f 0683 	mov.w	r6, r3, lsl #2
 8023662:	f040 80ea 	bne.w	802383a <ip4_frag+0x206>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8023666:	8943      	ldrh	r3, [r0, #10]
 8023668:	2b13      	cmp	r3, #19
 802366a:	f240 80e9 	bls.w	8023840 <ip4_frag+0x20c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 802366e:	9b04      	ldr	r3, [sp, #16]
 8023670:	88d8      	ldrh	r0, [r3, #6]
 8023672:	f7f5 fdb9 	bl	80191e8 <lwip_htons>
  ofo = tmp & IP_OFFMASK;
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;

  left = (u16_t)(p->tot_len - IP_HLEN);
 8023676:	892b      	ldrh	r3, [r5, #8]
  ofo = tmp & IP_OFFMASK;
 8023678:	f3c0 020c 	ubfx	r2, r0, #0, #13
  left = (u16_t)(p->tot_len - IP_HLEN);
 802367c:	3b14      	subs	r3, #20
  ofo = tmp & IP_OFFMASK;
 802367e:	9207      	str	r2, [sp, #28]
  mf_set = tmp & IP_MF;
 8023680:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
  left = (u16_t)(p->tot_len - IP_HLEN);
 8023684:	b29b      	uxth	r3, r3
 8023686:	920d      	str	r2, [sp, #52]	; 0x34
 8023688:	9305      	str	r3, [sp, #20]

  while (left) {
 802368a:	2b00      	cmp	r3, #0
 802368c:	f000 809d 	beq.w	80237ca <ip4_frag+0x196>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8023690:	9b08      	ldr	r3, [sp, #32]
  u16_t newpbuflen = 0;
 8023692:	2400      	movs	r4, #0
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
    if (rambuf == NULL) {
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8023694:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 8023860 <ip4_frag+0x22c>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8023698:	00db      	lsls	r3, r3, #3
    LWIP_ASSERT("this needs a pbuf in one piece!",
 802369a:	f8df a1cc 	ldr.w	sl, [pc, #460]	; 8023868 <ip4_frag+0x234>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 802369e:	b29b      	uxth	r3, r3
 80236a0:	930a      	str	r3, [sp, #40]	; 0x28
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80236a2:	f44f 7220 	mov.w	r2, #640	; 0x280
 80236a6:	2114      	movs	r1, #20
 80236a8:	200e      	movs	r0, #14
 80236aa:	f7f7 fc07 	bl	801aebc <pbuf_alloc>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80236ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80236b0:	9a05      	ldr	r2, [sp, #20]
    if (rambuf == NULL) {
 80236b2:	9003      	str	r0, [sp, #12]
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80236b4:	4293      	cmp	r3, r2
 80236b6:	bf28      	it	cs
 80236b8:	4613      	movcs	r3, r2
 80236ba:	9306      	str	r3, [sp, #24]
    if (rambuf == NULL) {
 80236bc:	2800      	cmp	r0, #0
 80236be:	f000 80b9 	beq.w	8023834 <ip4_frag+0x200>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80236c2:	8943      	ldrh	r3, [r0, #10]
 80236c4:	2b13      	cmp	r3, #19
 80236c6:	f240 8091 	bls.w	80237ec <ip4_frag+0x1b8>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80236ca:	9904      	ldr	r1, [sp, #16]
 80236cc:	9b03      	ldr	r3, [sp, #12]
 80236ce:	680a      	ldr	r2, [r1, #0]
 80236d0:	685b      	ldr	r3, [r3, #4]
 80236d2:	684f      	ldr	r7, [r1, #4]
 80236d4:	6888      	ldr	r0, [r1, #8]
 80236d6:	68c9      	ldr	r1, [r1, #12]
 80236d8:	605f      	str	r7, [r3, #4]
 80236da:	60d9      	str	r1, [r3, #12]
 80236dc:	9904      	ldr	r1, [sp, #16]
 80236de:	601a      	str	r2, [r3, #0]
 80236e0:	6098      	str	r0, [r3, #8]
 80236e2:	690a      	ldr	r2, [r1, #16]
 80236e4:	611a      	str	r2, [r3, #16]
    iphdr = (struct ip_hdr *)rambuf->payload;
 80236e6:	9b03      	ldr	r3, [sp, #12]
 80236e8:	685b      	ldr	r3, [r3, #4]
 80236ea:	930b      	str	r3, [sp, #44]	; 0x2c

    left_to_copy = fragsize;
    while (left_to_copy) {
 80236ec:	9b06      	ldr	r3, [sp, #24]
 80236ee:	2b00      	cmp	r3, #0
 80236f0:	d034      	beq.n	802375c <ip4_frag+0x128>
 80236f2:	4699      	mov	r9, r3
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 80236f4:	896b      	ldrh	r3, [r5, #10]
 80236f6:	1b9c      	subs	r4, r3, r6
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80236f8:	42b3      	cmp	r3, r6
      u16_t plen = (u16_t)(p->len - poff);
 80236fa:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80236fc:	d36e      	bcc.n	80237dc <ip4_frag+0x1a8>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 80236fe:	454c      	cmp	r4, r9
 8023700:	bf28      	it	cs
 8023702:	464c      	movcs	r4, r9
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8023704:	2c00      	cmp	r4, #0
 8023706:	d062      	beq.n	80237ce <ip4_frag+0x19a>
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8023708:	4641      	mov	r1, r8
 802370a:	f240 22bd 	movw	r2, #701	; 0x2bd
 802370e:	2006      	movs	r0, #6
 8023710:	f7f7 f858 	bl	801a7c4 <memp_malloc_fn>
 8023714:	4683      	mov	fp, r0
      if (pcr == NULL) {
        pbuf_free(rambuf);
        goto memerr;
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8023716:	2241      	movs	r2, #65	; 0x41
 8023718:	4621      	mov	r1, r4
 802371a:	2000      	movs	r0, #0
      if (pcr == NULL) {
 802371c:	f1bb 0f00 	cmp.w	fp, #0
 8023720:	d06f      	beq.n	8023802 <ip4_frag+0x1ce>
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8023722:	9401      	str	r4, [sp, #4]
 8023724:	465b      	mov	r3, fp
 8023726:	686f      	ldr	r7, [r5, #4]
 8023728:	4437      	add	r7, r6
 802372a:	9700      	str	r7, [sp, #0]
 802372c:	f7f7 fc64 	bl	801aff8 <pbuf_alloced_custom>
 8023730:	4607      	mov	r7, r0
      if (newpbuf == NULL) {
        ip_frag_free_pbuf_custom_ref(pcr);
        pbuf_free(rambuf);
        goto memerr;
      }
      pbuf_ref(p);
 8023732:	4628      	mov	r0, r5
      if (newpbuf == NULL) {
 8023734:	2f00      	cmp	r7, #0
 8023736:	d06e      	beq.n	8023816 <ip4_frag+0x1e2>

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8023738:	eba9 0904 	sub.w	r9, r9, r4
      pbuf_ref(p);
 802373c:	f7f7 fdae 	bl	801b29c <pbuf_ref>
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8023740:	4a44      	ldr	r2, [pc, #272]	; (8023854 <ip4_frag+0x220>)
      pbuf_cat(rambuf, newpbuf);
 8023742:	4639      	mov	r1, r7
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8023744:	fa1f f989 	uxth.w	r9, r9
      pbuf_cat(rambuf, newpbuf);
 8023748:	9803      	ldr	r0, [sp, #12]
      pcr->original = p;
 802374a:	f8cb 5014 	str.w	r5, [fp, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 802374e:	f8cb 2010 	str.w	r2, [fp, #16]
      pbuf_cat(rambuf, newpbuf);
 8023752:	f7f7 fdb7 	bl	801b2c4 <pbuf_cat>
      if (left_to_copy) {
 8023756:	f1b9 0f00 	cmp.w	r9, #0
 802375a:	d138      	bne.n	80237ce <ip4_frag+0x19a>
    }
    poff = (u16_t)(poff + newpbuflen);
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 802375c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    poff = (u16_t)(poff + newpbuflen);
 802375e:	4426      	add	r6, r4

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8023760:	9a07      	ldr	r2, [sp, #28]
    last = (left <= netif->mtu - IP_HLEN);
 8023762:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    poff = (u16_t)(poff + newpbuflen);
 8023764:	b2b6      	uxth	r6, r6
    tmp = (IP_OFFMASK & (ofo));
 8023766:	f3c2 000c 	ubfx	r0, r2, #0, #13
    if (!last || mf_set) {
 802376a:	9a05      	ldr	r2, [sp, #20]
    last = (left <= netif->mtu - IP_HLEN);
 802376c:	3b13      	subs	r3, #19
    if (!last || mf_set) {
 802376e:	4293      	cmp	r3, r2
 8023770:	dd44      	ble.n	80237fc <ip4_frag+0x1c8>
 8023772:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8023774:	2b00      	cmp	r3, #0
 8023776:	d141      	bne.n	80237fc <ip4_frag+0x1c8>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8023778:	f7f5 fd36 	bl	80191e8 <lwip_htons>
 802377c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 802377e:	9b06      	ldr	r3, [sp, #24]
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8023780:	80f8      	strh	r0, [r7, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8023782:	f103 0014 	add.w	r0, r3, #20
 8023786:	b280      	uxth	r0, r0
 8023788:	f7f5 fd2e 	bl	80191e8 <lwip_htons>
    IPH_CHKSUM_SET(iphdr, 0);
 802378c:	2300      	movs	r3, #0
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 802378e:	8078      	strh	r0, [r7, #2]
#if CHECKSUM_GEN_IP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 8023790:	2114      	movs	r1, #20
    IPH_CHKSUM_SET(iphdr, 0);
 8023792:	72bb      	strb	r3, [r7, #10]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 8023794:	4638      	mov	r0, r7
    IPH_CHKSUM_SET(iphdr, 0);
 8023796:	72fb      	strb	r3, [r7, #11]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 8023798:	f7f6 face 	bl	8019d38 <inet_chksum>
 802379c:	8178      	strh	r0, [r7, #10]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 802379e:	9f03      	ldr	r7, [sp, #12]
 80237a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80237a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80237a4:	4639      	mov	r1, r7
 80237a6:	6943      	ldr	r3, [r0, #20]
 80237a8:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 80237aa:	4638      	mov	r0, r7
 80237ac:	f7f7 fd58 	bl	801b260 <pbuf_free>
    left = (u16_t)(left - fragsize);
 80237b0:	e9dd 2305 	ldrd	r2, r3, [sp, #20]
 80237b4:	1ad3      	subs	r3, r2, r3
    ofo = (u16_t)(ofo + nfb);
 80237b6:	e9dd 2107 	ldrd	r2, r1, [sp, #28]
    left = (u16_t)(left - fragsize);
 80237ba:	b29b      	uxth	r3, r3
    ofo = (u16_t)(ofo + nfb);
 80237bc:	440a      	add	r2, r1
    left = (u16_t)(left - fragsize);
 80237be:	9305      	str	r3, [sp, #20]
    ofo = (u16_t)(ofo + nfb);
 80237c0:	b292      	uxth	r2, r2
 80237c2:	9207      	str	r2, [sp, #28]
  while (left) {
 80237c4:	2b00      	cmp	r3, #0
 80237c6:	f47f af6c 	bne.w	80236a2 <ip4_frag+0x6e>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 80237ca:	2000      	movs	r0, #0
 80237cc:	e020      	b.n	8023810 <ip4_frag+0x1dc>
        p = p->next;
 80237ce:	682d      	ldr	r5, [r5, #0]
  u16_t newpbuflen = 0;
 80237d0:	2600      	movs	r6, #0
      u16_t plen = (u16_t)(p->len - poff);
 80237d2:	896b      	ldrh	r3, [r5, #10]
 80237d4:	1b9c      	subs	r4, r3, r6
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80237d6:	42b3      	cmp	r3, r6
      u16_t plen = (u16_t)(p->len - poff);
 80237d8:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80237da:	d290      	bcs.n	80236fe <ip4_frag+0xca>
 80237dc:	4643      	mov	r3, r8
 80237de:	f240 322d 	movw	r2, #813	; 0x32d
 80237e2:	491d      	ldr	r1, [pc, #116]	; (8023858 <ip4_frag+0x224>)
 80237e4:	4650      	mov	r0, sl
 80237e6:	f001 fe05 	bl	80253f4 <iprintf>
 80237ea:	e788      	b.n	80236fe <ip4_frag+0xca>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80237ec:	4643      	mov	r3, r8
 80237ee:	f44f 7249 	mov.w	r2, #804	; 0x324
 80237f2:	491a      	ldr	r1, [pc, #104]	; (802385c <ip4_frag+0x228>)
 80237f4:	4650      	mov	r0, sl
 80237f6:	f001 fdfd 	bl	80253f4 <iprintf>
 80237fa:	e766      	b.n	80236ca <ip4_frag+0x96>
      tmp = tmp | IP_MF;
 80237fc:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 8023800:	e7ba      	b.n	8023778 <ip4_frag+0x144>
        pbuf_free(rambuf);
 8023802:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8023806:	4658      	mov	r0, fp
 8023808:	f7f7 fd2a 	bl	801b260 <pbuf_free>
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 802380c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8023810:	b00f      	add	sp, #60	; 0x3c
 8023812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  memp_free(MEMP_FRAG_PBUF, p);
 8023816:	46d9      	mov	r9, fp
 8023818:	f8dd b00c 	ldr.w	fp, [sp, #12]
 802381c:	2006      	movs	r0, #6
 802381e:	4649      	mov	r1, r9
 8023820:	f7f7 f806 	bl	801a830 <memp_free>
        pbuf_free(rambuf);
 8023824:	4658      	mov	r0, fp
 8023826:	f7f7 fd1b 	bl	801b260 <pbuf_free>
  return ERR_MEM;
 802382a:	f04f 30ff 	mov.w	r0, #4294967295
}
 802382e:	b00f      	add	sp, #60	; 0x3c
 8023830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return ERR_MEM;
 8023834:	f04f 30ff 	mov.w	r0, #4294967295
 8023838:	e7ea      	b.n	8023810 <ip4_frag+0x1dc>
    return ERR_VAL;
 802383a:	f06f 0005 	mvn.w	r0, #5
 802383e:	e7e7      	b.n	8023810 <ip4_frag+0x1dc>
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8023840:	4b07      	ldr	r3, [pc, #28]	; (8023860 <ip4_frag+0x22c>)
 8023842:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8023846:	4907      	ldr	r1, [pc, #28]	; (8023864 <ip4_frag+0x230>)
 8023848:	4807      	ldr	r0, [pc, #28]	; (8023868 <ip4_frag+0x234>)
 802384a:	f001 fdd3 	bl	80253f4 <iprintf>
 802384e:	f06f 0005 	mvn.w	r0, #5
 8023852:	e7dd      	b.n	8023810 <ip4_frag+0x1dc>
 8023854:	08022fa1 	.word	0x08022fa1
 8023858:	08045b60 	.word	0x08045b60
 802385c:	08045b40 	.word	0x08045b40
 8023860:	080459ec 	.word	0x080459ec
 8023864:	08045b24 	.word	0x08045b24
 8023868:	0802a048 	.word	0x0802a048

0802386c <ethernet_input>:
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 802386c:	8943      	ldrh	r3, [r0, #10]
 802386e:	2b0e      	cmp	r3, #14
{
 8023870:	b570      	push	{r4, r5, r6, lr}
 8023872:	4604      	mov	r4, r0
  if (p->len <= SIZEOF_ETH_HDR) {
 8023874:	d91b      	bls.n	80238ae <ethernet_input+0x42>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8023876:	7bc3      	ldrb	r3, [r0, #15]
 8023878:	460d      	mov	r5, r1
 802387a:	b91b      	cbnz	r3, 8023884 <ethernet_input+0x18>
    p->if_idx = netif_get_index(netif);
 802387c:	f891 3038 	ldrb.w	r3, [r1, #56]	; 0x38
 8023880:	3301      	adds	r3, #1
 8023882:	73c3      	strb	r3, [r0, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8023884:	6860      	ldr	r0, [r4, #4]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8023886:	7803      	ldrb	r3, [r0, #0]
  type = ethhdr->type;
 8023888:	8986      	ldrh	r6, [r0, #12]
  if (ethhdr->dest.addr[0] & 1) {
 802388a:	07d9      	lsls	r1, r3, #31
 802388c:	d50a      	bpl.n	80238a4 <ethernet_input+0x38>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 802388e:	2b01      	cmp	r3, #1
 8023890:	d030      	beq.n	80238f4 <ethernet_input+0x88>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8023892:	2206      	movs	r2, #6
 8023894:	491d      	ldr	r1, [pc, #116]	; (802390c <ethernet_input+0xa0>)
 8023896:	f000 fdd7 	bl	8024448 <memcmp>
 802389a:	b918      	cbnz	r0, 80238a4 <ethernet_input+0x38>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 802389c:	7b63      	ldrb	r3, [r4, #13]
 802389e:	f043 0308 	orr.w	r3, r3, #8
 80238a2:	7363      	strb	r3, [r4, #13]
    }
  }

  switch (type) {
 80238a4:	2e08      	cmp	r6, #8
 80238a6:	d016      	beq.n	80238d6 <ethernet_input+0x6a>
 80238a8:	f5b6 6fc1 	cmp.w	r6, #1544	; 0x608
 80238ac:	d004      	beq.n	80238b8 <ethernet_input+0x4c>
  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;

free_and_return:
  pbuf_free(p);
 80238ae:	4620      	mov	r0, r4
 80238b0:	f7f7 fcd6 	bl	801b260 <pbuf_free>
  return ERR_OK;
}
 80238b4:	2000      	movs	r0, #0
 80238b6:	bd70      	pop	{r4, r5, r6, pc}
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80238b8:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 80238bc:	071b      	lsls	r3, r3, #28
 80238be:	d5f6      	bpl.n	80238ae <ethernet_input+0x42>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 80238c0:	210e      	movs	r1, #14
 80238c2:	4620      	mov	r0, r4
 80238c4:	f7f7 fc40 	bl	801b148 <pbuf_remove_header>
 80238c8:	2800      	cmp	r0, #0
 80238ca:	d1f0      	bne.n	80238ae <ethernet_input+0x42>
        etharp_input(p, netif);
 80238cc:	4629      	mov	r1, r5
 80238ce:	4620      	mov	r0, r4
 80238d0:	f7fe fd2e 	bl	8022330 <etharp_input>
      break;
 80238d4:	e7ee      	b.n	80238b4 <ethernet_input+0x48>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80238d6:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 80238da:	071a      	lsls	r2, r3, #28
 80238dc:	d5e7      	bpl.n	80238ae <ethernet_input+0x42>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 80238de:	210e      	movs	r1, #14
 80238e0:	4620      	mov	r0, r4
 80238e2:	f7f7 fc31 	bl	801b148 <pbuf_remove_header>
 80238e6:	2800      	cmp	r0, #0
 80238e8:	d1e1      	bne.n	80238ae <ethernet_input+0x42>
        ip4_input(p, netif);
 80238ea:	4629      	mov	r1, r5
 80238ec:	4620      	mov	r0, r4
 80238ee:	f7ff f8eb 	bl	8022ac8 <ip4_input>
      break;
 80238f2:	e7df      	b.n	80238b4 <ethernet_input+0x48>
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80238f4:	7843      	ldrb	r3, [r0, #1]
 80238f6:	2b00      	cmp	r3, #0
 80238f8:	d1d4      	bne.n	80238a4 <ethernet_input+0x38>
 80238fa:	7883      	ldrb	r3, [r0, #2]
 80238fc:	2b5e      	cmp	r3, #94	; 0x5e
 80238fe:	d1d1      	bne.n	80238a4 <ethernet_input+0x38>
        p->flags |= PBUF_FLAG_LLMCAST;
 8023900:	7b63      	ldrb	r3, [r4, #13]
 8023902:	f043 0310 	orr.w	r3, r3, #16
 8023906:	7363      	strb	r3, [r4, #13]
 8023908:	e7cc      	b.n	80238a4 <ethernet_input+0x38>
 802390a:	bf00      	nop
 802390c:	08045bdc 	.word	0x08045bdc

08023910 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8023910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8023914:	460c      	mov	r4, r1
 8023916:	4605      	mov	r5, r0
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8023918:	f8bd 0018 	ldrh.w	r0, [sp, #24]
                u16_t eth_type) {
 802391c:	4616      	mov	r6, r2
 802391e:	461f      	mov	r7, r3
  u16_t eth_type_be = lwip_htons(eth_type);
 8023920:	f7f5 fc62 	bl	80191e8 <lwip_htons>

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8023924:	210e      	movs	r1, #14
  u16_t eth_type_be = lwip_htons(eth_type);
 8023926:	4680      	mov	r8, r0
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8023928:	4620      	mov	r0, r4
 802392a:	f7f7 fbd9 	bl	801b0e0 <pbuf_add_header>
 802392e:	b9e0      	cbnz	r0, 802396a <ethernet_output+0x5a>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8023930:	6861      	ldr	r1, [r4, #4]
  ethhdr->type = eth_type_be;
 8023932:	f8a1 800c 	strh.w	r8, [r1, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8023936:	683b      	ldr	r3, [r7, #0]
 8023938:	600b      	str	r3, [r1, #0]
 802393a:	88bb      	ldrh	r3, [r7, #4]
 802393c:	808b      	strh	r3, [r1, #4]
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 802393e:	6833      	ldr	r3, [r6, #0]
 8023940:	f8c1 3006 	str.w	r3, [r1, #6]
 8023944:	88b3      	ldrh	r3, [r6, #4]
 8023946:	814b      	strh	r3, [r1, #10]

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8023948:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
 802394c:	2b06      	cmp	r3, #6
 802394e:	d006      	beq.n	802395e <ethernet_output+0x4e>
 8023950:	4b08      	ldr	r3, [pc, #32]	; (8023974 <ethernet_output+0x64>)
 8023952:	f44f 7299 	mov.w	r2, #306	; 0x132
 8023956:	4908      	ldr	r1, [pc, #32]	; (8023978 <ethernet_output+0x68>)
 8023958:	4808      	ldr	r0, [pc, #32]	; (802397c <ethernet_output+0x6c>)
 802395a:	f001 fd4b 	bl	80253f4 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 802395e:	69ab      	ldr	r3, [r5, #24]
 8023960:	4621      	mov	r1, r4
 8023962:	4628      	mov	r0, r5
pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
}
 8023964:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return netif->linkoutput(netif, p);
 8023968:	4718      	bx	r3
}
 802396a:	f06f 0001 	mvn.w	r0, #1
 802396e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8023972:	bf00      	nop
 8023974:	08045b70 	.word	0x08045b70
 8023978:	08045ba8 	.word	0x08045ba8
 802397c:	0802a048 	.word	0x0802a048

08023980 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8023980:	b530      	push	{r4, r5, lr}
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 8023982:	2300      	movs	r3, #0
{
 8023984:	b085      	sub	sp, #20
 8023986:	460d      	mov	r5, r1
  osMessageQDef(QUEUE, size, void *);
 8023988:	2204      	movs	r2, #4
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 802398a:	4619      	mov	r1, r3
{
 802398c:	4604      	mov	r4, r0
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 802398e:	4668      	mov	r0, sp
  osMessageQDef(QUEUE, size, void *);
 8023990:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8023994:	e9cd 5200 	strd	r5, r2, [sp]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8023998:	f7f1 fe92 	bl	80156c0 <osMessageCreate>
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 802399c:	fab0 f380 	clz	r3, r0
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 80239a0:	6020      	str	r0, [r4, #0]
  if(*mbox == NULL)
 80239a2:	095b      	lsrs	r3, r3, #5
    return ERR_MEM;

  return ERR_OK;
}
 80239a4:	4258      	negs	r0, r3
 80239a6:	b005      	add	sp, #20
 80239a8:	bd30      	pop	{r4, r5, pc}
 80239aa:	bf00      	nop

080239ac <sys_mbox_trypost>:
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 80239ac:	2200      	movs	r2, #0
 80239ae:	6800      	ldr	r0, [r0, #0]
{
 80239b0:	b508      	push	{r3, lr}
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 80239b2:	f7f1 fe99 	bl	80156e8 <osMessagePut>
 80239b6:	3800      	subs	r0, #0
 80239b8:	bf18      	it	ne
 80239ba:	2001      	movne	r0, #1
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
}
 80239bc:	4240      	negs	r0, r0
 80239be:	bd08      	pop	{r3, pc}

080239c0 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 80239c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80239c2:	4614      	mov	r4, r2
 80239c4:	b085      	sub	sp, #20
 80239c6:	4605      	mov	r5, r0
 80239c8:	460f      	mov	r7, r1
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 80239ca:	f7f1 fd3f 	bl	801544c <osKernelSysTick>
 80239ce:	4606      	mov	r6, r0
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 80239d0:	b15c      	cbz	r4, 80239ea <sys_arch_mbox_fetch+0x2a>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 80239d2:	4622      	mov	r2, r4
 80239d4:	6829      	ldr	r1, [r5, #0]
 80239d6:	a801      	add	r0, sp, #4
 80239d8:	f7f1 feb2 	bl	8015740 <osMessageGet>

    if(event.status == osEventMessage)
 80239dc:	9b01      	ldr	r3, [sp, #4]
 80239de:	2b10      	cmp	r3, #16
 80239e0:	d009      	beq.n	80239f6 <sys_arch_mbox_fetch+0x36>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 80239e2:	f04f 30ff 	mov.w	r0, #4294967295
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 80239e6:	b005      	add	sp, #20
 80239e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    event = osMessageGet (*mbox, osWaitForever);
 80239ea:	f04f 32ff 	mov.w	r2, #4294967295
 80239ee:	6829      	ldr	r1, [r5, #0]
 80239f0:	a801      	add	r0, sp, #4
 80239f2:	f7f1 fea5 	bl	8015740 <osMessageGet>
    *msg = (void *)event.value.v;
 80239f6:	9b02      	ldr	r3, [sp, #8]
 80239f8:	603b      	str	r3, [r7, #0]
    return (osKernelSysTick() - starttime);
 80239fa:	f7f1 fd27 	bl	801544c <osKernelSysTick>
 80239fe:	1b80      	subs	r0, r0, r6
}
 8023a00:	b005      	add	sp, #20
 8023a02:	bdf0      	pop	{r4, r5, r6, r7, pc}

08023a04 <sys_mbox_valid>:
 8023a04:	6800      	ldr	r0, [r0, #0]
 8023a06:	3800      	subs	r0, #0
 8023a08:	bf18      	it	ne
 8023a0a:	2001      	movne	r0, #1
 8023a0c:	4770      	bx	lr
 8023a0e:	bf00      	nop

08023a10 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8023a10:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8023a12:	4803      	ldr	r0, [pc, #12]	; (8023a20 <sys_init+0x10>)
 8023a14:	f7f1 fd7e 	bl	8015514 <osMutexCreate>
 8023a18:	4b02      	ldr	r3, [pc, #8]	; (8023a24 <sys_init+0x14>)
 8023a1a:	6018      	str	r0, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8023a1c:	bd08      	pop	{r3, pc}
 8023a1e:	bf00      	nop
 8023a20:	08045bec 	.word	0x08045bec
 8023a24:	2002e47c 	.word	0x2002e47c

08023a28 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8023a28:	b510      	push	{r4, lr}
 8023a2a:	b082      	sub	sp, #8

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8023a2c:	2300      	movs	r3, #0
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8023a2e:	4604      	mov	r4, r0
  *mutex = osMutexCreate(osMutex(MUTEX));
 8023a30:	4668      	mov	r0, sp
  osMutexDef(MUTEX);
 8023a32:	e9cd 3300 	strd	r3, r3, [sp]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8023a36:	f7f1 fd6d 	bl	8015514 <osMutexCreate>
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 8023a3a:	fab0 f380 	clz	r3, r0
  *mutex = osMutexCreate(osMutex(MUTEX));
 8023a3e:	6020      	str	r0, [r4, #0]
  if(*mutex == NULL)
 8023a40:	095b      	lsrs	r3, r3, #5
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
}
 8023a42:	4258      	negs	r0, r3
 8023a44:	b002      	add	sp, #8
 8023a46:	bd10      	pop	{r4, pc}

08023a48 <sys_mutex_lock>:
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8023a48:	f04f 31ff 	mov.w	r1, #4294967295
 8023a4c:	6800      	ldr	r0, [r0, #0]
 8023a4e:	f7f1 bd69 	b.w	8015524 <osMutexWait>
 8023a52:	bf00      	nop

08023a54 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
  osMutexRelease(*mutex);
 8023a54:	6800      	ldr	r0, [r0, #0]
 8023a56:	f7f1 bd91 	b.w	801557c <osMutexRelease>
 8023a5a:	bf00      	nop

08023a5c <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8023a5c:	b510      	push	{r4, lr}
 8023a5e:	b088      	sub	sp, #32
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8023a60:	2400      	movs	r4, #0
 8023a62:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8023a66:	9305      	str	r3, [sp, #20]
  return osThreadCreate(&os_thread_def, arg);
 8023a68:	4611      	mov	r1, r2
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8023a6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  return osThreadCreate(&os_thread_def, arg);
 8023a6c:	a801      	add	r0, sp, #4
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8023a6e:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8023a72:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8023a76:	f8ad 300c 	strh.w	r3, [sp, #12]
  return osThreadCreate(&os_thread_def, arg);
 8023a7a:	f7f1 fcef 	bl	801545c <osThreadCreate>
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8023a7e:	b008      	add	sp, #32
 8023a80:	bd10      	pop	{r4, pc}
 8023a82:	bf00      	nop

08023a84 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8023a84:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8023a86:	2200      	movs	r2, #0
 8023a88:	4917      	ldr	r1, [pc, #92]	; (8023ae8 <MX_USB_DEVICE_Init+0x64>)
 8023a8a:	4818      	ldr	r0, [pc, #96]	; (8023aec <MX_USB_DEVICE_Init+0x68>)
 8023a8c:	f7f1 f850 	bl	8014b30 <USBD_Init>
 8023a90:	b970      	cbnz	r0, 8023ab0 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8023a92:	4917      	ldr	r1, [pc, #92]	; (8023af0 <MX_USB_DEVICE_Init+0x6c>)
 8023a94:	4815      	ldr	r0, [pc, #84]	; (8023aec <MX_USB_DEVICE_Init+0x68>)
 8023a96:	f7f1 f863 	bl	8014b60 <USBD_RegisterClass>
 8023a9a:	b988      	cbnz	r0, 8023ac0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8023a9c:	4915      	ldr	r1, [pc, #84]	; (8023af4 <MX_USB_DEVICE_Init+0x70>)
 8023a9e:	4813      	ldr	r0, [pc, #76]	; (8023aec <MX_USB_DEVICE_Init+0x68>)
 8023aa0:	f7f1 f810 	bl	8014ac4 <USBD_CDC_RegisterInterface>
 8023aa4:	b9a0      	cbnz	r0, 8023ad0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8023aa6:	4811      	ldr	r0, [pc, #68]	; (8023aec <MX_USB_DEVICE_Init+0x68>)
 8023aa8:	f7f1 f870 	bl	8014b8c <USBD_Start>
 8023aac:	b9b8      	cbnz	r0, 8023ade <MX_USB_DEVICE_Init+0x5a>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8023aae:	bd08      	pop	{r3, pc}
    Error_Handler();
 8023ab0:	f7e0 fa58 	bl	8003f64 <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8023ab4:	490e      	ldr	r1, [pc, #56]	; (8023af0 <MX_USB_DEVICE_Init+0x6c>)
 8023ab6:	480d      	ldr	r0, [pc, #52]	; (8023aec <MX_USB_DEVICE_Init+0x68>)
 8023ab8:	f7f1 f852 	bl	8014b60 <USBD_RegisterClass>
 8023abc:	2800      	cmp	r0, #0
 8023abe:	d0ed      	beq.n	8023a9c <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 8023ac0:	f7e0 fa50 	bl	8003f64 <Error_Handler>
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8023ac4:	490b      	ldr	r1, [pc, #44]	; (8023af4 <MX_USB_DEVICE_Init+0x70>)
 8023ac6:	4809      	ldr	r0, [pc, #36]	; (8023aec <MX_USB_DEVICE_Init+0x68>)
 8023ac8:	f7f0 fffc 	bl	8014ac4 <USBD_CDC_RegisterInterface>
 8023acc:	2800      	cmp	r0, #0
 8023ace:	d0ea      	beq.n	8023aa6 <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 8023ad0:	f7e0 fa48 	bl	8003f64 <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8023ad4:	4805      	ldr	r0, [pc, #20]	; (8023aec <MX_USB_DEVICE_Init+0x68>)
 8023ad6:	f7f1 f859 	bl	8014b8c <USBD_Start>
 8023ada:	2800      	cmp	r0, #0
 8023adc:	d0e7      	beq.n	8023aae <MX_USB_DEVICE_Init+0x2a>
}
 8023ade:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8023ae2:	f7e0 ba3f 	b.w	8003f64 <Error_Handler>
 8023ae6:	bf00      	nop
 8023ae8:	20000430 	.word	0x20000430
 8023aec:	2002e480 	.word	0x2002e480
 8023af0:	20000300 	.word	0x20000300
 8023af4:	2000041c 	.word	0x2000041c

08023af8 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8023af8:	2000      	movs	r0, #0
 8023afa:	4770      	bx	lr

08023afc <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8023afc:	2000      	movs	r0, #0
 8023afe:	4770      	bx	lr

08023b00 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 8023b00:	2000      	movs	r0, #0
 8023b02:	4770      	bx	lr

08023b04 <CDC_Receive_FS>:
{
 8023b04:	b510      	push	{r4, lr}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8023b06:	4c05      	ldr	r4, [pc, #20]	; (8023b1c <CDC_Receive_FS+0x18>)
{
 8023b08:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8023b0a:	4620      	mov	r0, r4
 8023b0c:	f7f0 ffec 	bl	8014ae8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8023b10:	4620      	mov	r0, r4
 8023b12:	f7f0 fff1 	bl	8014af8 <USBD_CDC_ReceivePacket>
}
 8023b16:	2000      	movs	r0, #0
 8023b18:	bd10      	pop	{r4, pc}
 8023b1a:	bf00      	nop
 8023b1c:	2002e480 	.word	0x2002e480

08023b20 <CDC_Init_FS>:
{
 8023b20:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8023b22:	4c06      	ldr	r4, [pc, #24]	; (8023b3c <CDC_Init_FS+0x1c>)
 8023b24:	2200      	movs	r2, #0
 8023b26:	4906      	ldr	r1, [pc, #24]	; (8023b40 <CDC_Init_FS+0x20>)
 8023b28:	4620      	mov	r0, r4
 8023b2a:	f7f0 ffd3 	bl	8014ad4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8023b2e:	4905      	ldr	r1, [pc, #20]	; (8023b44 <CDC_Init_FS+0x24>)
 8023b30:	4620      	mov	r0, r4
 8023b32:	f7f0 ffd9 	bl	8014ae8 <USBD_CDC_SetRxBuffer>
}
 8023b36:	2000      	movs	r0, #0
 8023b38:	bd10      	pop	{r4, pc}
 8023b3a:	bf00      	nop
 8023b3c:	2002e480 	.word	0x2002e480
 8023b40:	2002ef50 	.word	0x2002ef50
 8023b44:	2002e750 	.word	0x2002e750

08023b48 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8023b48:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 8023b4a:	4801      	ldr	r0, [pc, #4]	; (8023b50 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8023b4c:	800b      	strh	r3, [r1, #0]
}
 8023b4e:	4770      	bx	lr
 8023b50:	2000045c 	.word	0x2000045c

08023b54 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8023b54:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8023b56:	4801      	ldr	r0, [pc, #4]	; (8023b5c <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8023b58:	800b      	strh	r3, [r1, #0]
}
 8023b5a:	4770      	bx	lr
 8023b5c:	20000470 	.word	0x20000470

08023b60 <USBD_FS_USR_BOSDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8023b60:	230c      	movs	r3, #12
  return (uint8_t*)USBD_FS_BOSDesc;
}
 8023b62:	4801      	ldr	r0, [pc, #4]	; (8023b68 <USBD_FS_USR_BOSDescriptor+0x8>)
  *length = sizeof(USBD_FS_BOSDesc);
 8023b64:	800b      	strh	r3, [r1, #0]
}
 8023b66:	4770      	bx	lr
 8023b68:	20000450 	.word	0x20000450

08023b6c <USBD_FS_ManufacturerStrDescriptor>:
{
 8023b6c:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8023b6e:	4c04      	ldr	r4, [pc, #16]	; (8023b80 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 8023b70:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8023b72:	4804      	ldr	r0, [pc, #16]	; (8023b84 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8023b74:	4621      	mov	r1, r4
 8023b76:	f7f1 fbcd 	bl	8015314 <USBD_GetString>
}
 8023b7a:	4620      	mov	r0, r4
 8023b7c:	bd10      	pop	{r4, pc}
 8023b7e:	bf00      	nop
 8023b80:	2002f750 	.word	0x2002f750
 8023b84:	08045bf4 	.word	0x08045bf4

08023b88 <USBD_FS_ProductStrDescriptor>:
{
 8023b88:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8023b8a:	4c04      	ldr	r4, [pc, #16]	; (8023b9c <USBD_FS_ProductStrDescriptor+0x14>)
{
 8023b8c:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8023b8e:	4804      	ldr	r0, [pc, #16]	; (8023ba0 <USBD_FS_ProductStrDescriptor+0x18>)
 8023b90:	4621      	mov	r1, r4
 8023b92:	f7f1 fbbf 	bl	8015314 <USBD_GetString>
}
 8023b96:	4620      	mov	r0, r4
 8023b98:	bd10      	pop	{r4, pc}
 8023b9a:	bf00      	nop
 8023b9c:	2002f750 	.word	0x2002f750
 8023ba0:	08045c08 	.word	0x08045c08

08023ba4 <USBD_FS_ConfigStrDescriptor>:
{
 8023ba4:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8023ba6:	4c04      	ldr	r4, [pc, #16]	; (8023bb8 <USBD_FS_ConfigStrDescriptor+0x14>)
{
 8023ba8:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8023baa:	4804      	ldr	r0, [pc, #16]	; (8023bbc <USBD_FS_ConfigStrDescriptor+0x18>)
 8023bac:	4621      	mov	r1, r4
 8023bae:	f7f1 fbb1 	bl	8015314 <USBD_GetString>
}
 8023bb2:	4620      	mov	r0, r4
 8023bb4:	bd10      	pop	{r4, pc}
 8023bb6:	bf00      	nop
 8023bb8:	2002f750 	.word	0x2002f750
 8023bbc:	08045c20 	.word	0x08045c20

08023bc0 <USBD_FS_InterfaceStrDescriptor>:
{
 8023bc0:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8023bc2:	4c04      	ldr	r4, [pc, #16]	; (8023bd4 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 8023bc4:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8023bc6:	4804      	ldr	r0, [pc, #16]	; (8023bd8 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8023bc8:	4621      	mov	r1, r4
 8023bca:	f7f1 fba3 	bl	8015314 <USBD_GetString>
}
 8023bce:	4620      	mov	r0, r4
 8023bd0:	bd10      	pop	{r4, pc}
 8023bd2:	bf00      	nop
 8023bd4:	2002f750 	.word	0x2002f750
 8023bd8:	08045c2c 	.word	0x08045c2c

08023bdc <USBD_FS_SerialStrDescriptor>:
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8023bdc:	4b21      	ldr	r3, [pc, #132]	; (8023c64 <USBD_FS_SerialStrDescriptor+0x88>)
 8023bde:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;

  deviceserial0 += deviceserial2;
 8023be2:	f8d3 0428 	ldr.w	r0, [r3, #1064]	; 0x428
{
 8023be6:	b530      	push	{r4, r5, lr}

  if (deviceserial0 != 0)
 8023be8:	1812      	adds	r2, r2, r0
  *length = USB_SIZ_STRING_SERIAL;
 8023bea:	f04f 041a 	mov.w	r4, #26
 8023bee:	800c      	strh	r4, [r1, #0]
  if (deviceserial0 != 0)
 8023bf0:	d101      	bne.n	8023bf6 <USBD_FS_SerialStrDescriptor+0x1a>
}
 8023bf2:	481d      	ldr	r0, [pc, #116]	; (8023c68 <USBD_FS_SerialStrDescriptor+0x8c>)
 8023bf4:	bd30      	pop	{r4, r5, pc}
 8023bf6:	491c      	ldr	r1, [pc, #112]	; (8023c68 <USBD_FS_SerialStrDescriptor+0x8c>)
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8023bf8:	f04f 0e00 	mov.w	lr, #0
 8023bfc:	f8d3 0424 	ldr.w	r0, [r3, #1060]	; 0x424
 8023c00:	468c      	mov	ip, r1
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8023c02:	4675      	mov	r5, lr
    if (((value >> 28)) < 0xA)
 8023c04:	0f13      	lsrs	r3, r2, #28
 8023c06:	f1b2 4f20 	cmp.w	r2, #2684354560	; 0xa0000000
  for (idx = 0; idx < len; idx++)
 8023c0a:	f10e 0e02 	add.w	lr, lr, #2
    pbuf[2 * idx + 1] = 0;
 8023c0e:	f88c 5003 	strb.w	r5, [ip, #3]
      pbuf[2 * idx] = (value >> 28) + '0';
 8023c12:	f103 0430 	add.w	r4, r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8023c16:	f103 0337 	add.w	r3, r3, #55	; 0x37
    value = value << 4;
 8023c1a:	ea4f 1202 	mov.w	r2, r2, lsl #4
  for (idx = 0; idx < len; idx++)
 8023c1e:	f10c 0c02 	add.w	ip, ip, #2
      pbuf[2 * idx] = (value >> 28) + '0';
 8023c22:	bf34      	ite	cc
 8023c24:	f88c 4000 	strbcc.w	r4, [ip]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8023c28:	f88c 3000 	strbcs.w	r3, [ip]
  for (idx = 0; idx < len; idx++)
 8023c2c:	f1be 0f10 	cmp.w	lr, #16
 8023c30:	d1e8      	bne.n	8023c04 <USBD_FS_SerialStrDescriptor+0x28>
 8023c32:	2200      	movs	r2, #0
    pbuf[2 * idx + 1] = 0;
 8023c34:	4614      	mov	r4, r2
    if (((value >> 28)) < 0xA)
 8023c36:	0f03      	lsrs	r3, r0, #28
 8023c38:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
  for (idx = 0; idx < len; idx++)
 8023c3c:	f102 0202 	add.w	r2, r2, #2
    pbuf[2 * idx + 1] = 0;
 8023c40:	74cc      	strb	r4, [r1, #19]
      pbuf[2 * idx] = (value >> 28) + '0';
 8023c42:	f103 0c30 	add.w	ip, r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8023c46:	f103 0337 	add.w	r3, r3, #55	; 0x37
    value = value << 4;
 8023c4a:	ea4f 1000 	mov.w	r0, r0, lsl #4
  for (idx = 0; idx < len; idx++)
 8023c4e:	f101 0102 	add.w	r1, r1, #2
      pbuf[2 * idx] = (value >> 28) + '0';
 8023c52:	bf34      	ite	cc
 8023c54:	f881 c010 	strbcc.w	ip, [r1, #16]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8023c58:	740b      	strbcs	r3, [r1, #16]
  for (idx = 0; idx < len; idx++)
 8023c5a:	2a08      	cmp	r2, #8
 8023c5c:	d1eb      	bne.n	8023c36 <USBD_FS_SerialStrDescriptor+0x5a>
}
 8023c5e:	4802      	ldr	r0, [pc, #8]	; (8023c68 <USBD_FS_SerialStrDescriptor+0x8c>)
 8023c60:	bd30      	pop	{r4, r5, pc}
 8023c62:	bf00      	nop
 8023c64:	1ff0f000 	.word	0x1ff0f000
 8023c68:	20000474 	.word	0x20000474

08023c6c <HAL_PCD_MspInit>:
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(pcdHandle->Instance==USB_OTG_FS)
 8023c6c:	6803      	ldr	r3, [r0, #0]
{
 8023c6e:	b530      	push	{r4, r5, lr}
  if(pcdHandle->Instance==USB_OTG_FS)
 8023c70:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8023c74:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8023c76:	f04f 0400 	mov.w	r4, #0
 8023c7a:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8023c7e:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8023c82:	9407      	str	r4, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_FS)
 8023c84:	d001      	beq.n	8023c8a <HAL_PCD_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8023c86:	b009      	add	sp, #36	; 0x24
 8023c88:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8023c8a:	4d1e      	ldr	r5, [pc, #120]	; (8023d04 <HAL_PCD_MspInit+0x98>)
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 8023c8c:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8023c90:	2202      	movs	r2, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8023c92:	481d      	ldr	r0, [pc, #116]	; (8023d08 <HAL_PCD_MspInit+0x9c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8023c94:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8023c96:	f043 0301 	orr.w	r3, r3, #1
 8023c9a:	632b      	str	r3, [r5, #48]	; 0x30
 8023c9c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8023c9e:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8023ca2:	e9cd 1203 	strd	r1, r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8023ca6:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8023ca8:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8023caa:	230a      	movs	r3, #10
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8023cac:	9900      	ldr	r1, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8023cae:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8023cb0:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8023cb4:	f7e7 fd72 	bl	800b79c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8023cb8:	f44f 7300 	mov.w	r3, #512	; 0x200
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8023cbc:	a903      	add	r1, sp, #12
 8023cbe:	4812      	ldr	r0, [pc, #72]	; (8023d08 <HAL_PCD_MspInit+0x9c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8023cc0:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8023cc2:	e9cd 3403 	strd	r3, r4, [sp, #12]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8023cc6:	f7e7 fd69 	bl	800b79c <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8023cca:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8023ccc:	4622      	mov	r2, r4
 8023cce:	2106      	movs	r1, #6
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8023cd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8023cd4:	2043      	movs	r0, #67	; 0x43
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8023cd6:	636b      	str	r3, [r5, #52]	; 0x34
 8023cd8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8023cda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8023cde:	9301      	str	r3, [sp, #4]
 8023ce0:	9b01      	ldr	r3, [sp, #4]
 8023ce2:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8023ce4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8023ce8:	646b      	str	r3, [r5, #68]	; 0x44
 8023cea:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8023cec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8023cf0:	9302      	str	r3, [sp, #8]
 8023cf2:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8023cf4:	f7e4 fed4 	bl	8008aa0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8023cf8:	2043      	movs	r0, #67	; 0x43
 8023cfa:	f7e4 ff1b 	bl	8008b34 <HAL_NVIC_EnableIRQ>
}
 8023cfe:	b009      	add	sp, #36	; 0x24
 8023d00:	bd30      	pop	{r4, r5, pc}
 8023d02:	bf00      	nop
 8023d04:	40023800 	.word	0x40023800
 8023d08:	40020000 	.word	0x40020000

08023d0c <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8023d0c:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 8023d10:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8023d14:	f7f0 bf4c 	b.w	8014bb0 <USBD_LL_SetupStage>

08023d18 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8023d18:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 8023d1c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8023d20:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8023d24:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8023d28:	f7f0 bf70 	b.w	8014c0c <USBD_LL_DataOutStage>

08023d2c <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8023d2c:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 8023d30:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8023d34:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8023d38:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8023d3a:	f7f0 bf9d 	b.w	8014c78 <USBD_LL_DataInStage>
 8023d3e:	bf00      	nop

08023d40 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8023d40:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8023d44:	f7f1 b834 	b.w	8014db0 <USBD_LL_SOF>

08023d48 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8023d48:	68c1      	ldr	r1, [r0, #12]
{
 8023d4a:	b510      	push	{r4, lr}
 8023d4c:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8023d4e:	b111      	cbz	r1, 8023d56 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8023d50:	2902      	cmp	r1, #2
 8023d52:	d10a      	bne.n	8023d6a <HAL_PCD_ResetCallback+0x22>
  {
    speed = USBD_SPEED_FULL;
 8023d54:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8023d56:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 8023d5a:	f7f1 f811 	bl	8014d80 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8023d5e:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
}
 8023d62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8023d66:	f7f0 bfe3 	b.w	8014d30 <USBD_LL_Reset>
    Error_Handler();
 8023d6a:	f7e0 f8fb 	bl	8003f64 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8023d6e:	2101      	movs	r1, #1
 8023d70:	e7f1      	b.n	8023d56 <HAL_PCD_ResetCallback+0xe>
 8023d72:	bf00      	nop

08023d74 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8023d74:	b510      	push	{r4, lr}
 8023d76:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8023d78:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8023d7c:	f7f1 f804 	bl	8014d88 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8023d80:	6822      	ldr	r2, [r4, #0]
 8023d82:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8023d86:	f043 0301 	orr.w	r3, r3, #1
 8023d8a:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8023d8e:	6a23      	ldr	r3, [r4, #32]
 8023d90:	b123      	cbz	r3, 8023d9c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8023d92:	4a03      	ldr	r2, [pc, #12]	; (8023da0 <HAL_PCD_SuspendCallback+0x2c>)
 8023d94:	6913      	ldr	r3, [r2, #16]
 8023d96:	f043 0306 	orr.w	r3, r3, #6
 8023d9a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8023d9c:	bd10      	pop	{r4, pc}
 8023d9e:	bf00      	nop
 8023da0:	e000ed00 	.word	0xe000ed00

08023da4 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8023da4:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8023da8:	f7f0 bff8 	b.w	8014d9c <USBD_LL_Resume>

08023dac <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8023dac:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8023db0:	f7f1 b80e 	b.w	8014dd0 <USBD_LL_IsoOUTIncomplete>

08023db4 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8023db4:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8023db8:	f7f1 b808 	b.w	8014dcc <USBD_LL_IsoINIncomplete>

08023dbc <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8023dbc:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8023dc0:	f7f1 b808 	b.w	8014dd4 <USBD_LL_DevConnected>

08023dc4 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8023dc4:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8023dc8:	f7f1 b806 	b.w	8014dd8 <USBD_LL_DevDisconnected>

08023dcc <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8023dcc:	7802      	ldrb	r2, [r0, #0]
 8023dce:	b10a      	cbz	r2, 8023dd4 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 8023dd0:	2000      	movs	r0, #0
 8023dd2:	4770      	bx	lr
{
 8023dd4:	b538      	push	{r3, r4, r5, lr}
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8023dd6:	2101      	movs	r1, #1
  hpcd_USB_OTG_FS.pData = pdev;
 8023dd8:	4b14      	ldr	r3, [pc, #80]	; (8023e2c <USBD_LL_Init+0x60>)
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8023dda:	2402      	movs	r4, #2
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8023ddc:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8023de0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8023de2:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.pData = pdev;
 8023de4:	f8c3 0400 	str.w	r0, [r3, #1024]	; 0x400
  pdev->pData = &hpcd_USB_OTG_FS;
 8023de8:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8023dec:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8023dee:	601d      	str	r5, [r3, #0]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8023df0:	60dc      	str	r4, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8023df2:	619c      	str	r4, [r3, #24]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8023df4:	e9c3 1207 	strd	r1, r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8023df8:	e9c3 120b 	strd	r1, r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8023dfc:	2206      	movs	r2, #6
 8023dfe:	605a      	str	r2, [r3, #4]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8023e00:	f7e8 fe04 	bl	800ca0c <HAL_PCD_Init>
 8023e04:	b978      	cbnz	r0, 8023e26 <USBD_LL_Init+0x5a>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8023e06:	2180      	movs	r1, #128	; 0x80
 8023e08:	4808      	ldr	r0, [pc, #32]	; (8023e2c <USBD_LL_Init+0x60>)
 8023e0a:	f7e9 fb69 	bl	800d4e0 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8023e0e:	2240      	movs	r2, #64	; 0x40
 8023e10:	2100      	movs	r1, #0
 8023e12:	4806      	ldr	r0, [pc, #24]	; (8023e2c <USBD_LL_Init+0x60>)
 8023e14:	f7e9 fb3a 	bl	800d48c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8023e18:	2280      	movs	r2, #128	; 0x80
 8023e1a:	2101      	movs	r1, #1
 8023e1c:	4803      	ldr	r0, [pc, #12]	; (8023e2c <USBD_LL_Init+0x60>)
 8023e1e:	f7e9 fb35 	bl	800d48c <HAL_PCDEx_SetTxFiFo>
}
 8023e22:	2000      	movs	r0, #0
 8023e24:	bd38      	pop	{r3, r4, r5, pc}
    Error_Handler( );
 8023e26:	f7e0 f89d 	bl	8003f64 <Error_Handler>
 8023e2a:	e7ec      	b.n	8023e06 <USBD_LL_Init+0x3a>
 8023e2c:	2002f950 	.word	0x2002f950

08023e30 <USBD_LL_Start>:
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 8023e30:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8023e34:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8023e36:	f7e8 fe97 	bl	800cb68 <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8023e3a:	2803      	cmp	r0, #3
 8023e3c:	d802      	bhi.n	8023e44 <USBD_LL_Start+0x14>
 8023e3e:	4b02      	ldr	r3, [pc, #8]	; (8023e48 <USBD_LL_Start+0x18>)
 8023e40:	5c18      	ldrb	r0, [r3, r0]
}
 8023e42:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 8023e44:	2003      	movs	r0, #3
}
 8023e46:	bd08      	pop	{r3, pc}
 8023e48:	08045c3c 	.word	0x08045c3c

08023e4c <USBD_LL_OpenEP>:
{
 8023e4c:	4694      	mov	ip, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8023e4e:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8023e52:	461a      	mov	r2, r3
 8023e54:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8023e56:	4663      	mov	r3, ip
 8023e58:	f7e9 f9ca 	bl	800d1f0 <HAL_PCD_EP_Open>
  switch (hal_status)
 8023e5c:	2803      	cmp	r0, #3
 8023e5e:	d802      	bhi.n	8023e66 <USBD_LL_OpenEP+0x1a>
 8023e60:	4b02      	ldr	r3, [pc, #8]	; (8023e6c <USBD_LL_OpenEP+0x20>)
 8023e62:	5c18      	ldrb	r0, [r3, r0]
}
 8023e64:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8023e66:	2003      	movs	r0, #3
}
 8023e68:	bd08      	pop	{r3, pc}
 8023e6a:	bf00      	nop
 8023e6c:	08045c3c 	.word	0x08045c3c

08023e70 <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8023e70:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8023e74:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8023e76:	f7e9 f9f9 	bl	800d26c <HAL_PCD_EP_Close>
  switch (hal_status)
 8023e7a:	2803      	cmp	r0, #3
 8023e7c:	d802      	bhi.n	8023e84 <USBD_LL_CloseEP+0x14>
 8023e7e:	4b02      	ldr	r3, [pc, #8]	; (8023e88 <USBD_LL_CloseEP+0x18>)
 8023e80:	5c18      	ldrb	r0, [r3, r0]
}
 8023e82:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8023e84:	2003      	movs	r0, #3
}
 8023e86:	bd08      	pop	{r3, pc}
 8023e88:	08045c3c 	.word	0x08045c3c

08023e8c <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8023e8c:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8023e90:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8023e92:	f7e9 fa7b 	bl	800d38c <HAL_PCD_EP_SetStall>
  switch (hal_status)
 8023e96:	2803      	cmp	r0, #3
 8023e98:	d802      	bhi.n	8023ea0 <USBD_LL_StallEP+0x14>
 8023e9a:	4b02      	ldr	r3, [pc, #8]	; (8023ea4 <USBD_LL_StallEP+0x18>)
 8023e9c:	5c18      	ldrb	r0, [r3, r0]
}
 8023e9e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8023ea0:	2003      	movs	r0, #3
}
 8023ea2:	bd08      	pop	{r3, pc}
 8023ea4:	08045c3c 	.word	0x08045c3c

08023ea8 <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8023ea8:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8023eac:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8023eae:	f7e9 fab1 	bl	800d414 <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 8023eb2:	2803      	cmp	r0, #3
 8023eb4:	d802      	bhi.n	8023ebc <USBD_LL_ClearStallEP+0x14>
 8023eb6:	4b02      	ldr	r3, [pc, #8]	; (8023ec0 <USBD_LL_ClearStallEP+0x18>)
 8023eb8:	5c18      	ldrb	r0, [r3, r0]
}
 8023eba:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8023ebc:	2003      	movs	r0, #3
}
 8023ebe:	bd08      	pop	{r3, pc}
 8023ec0:	08045c3c 	.word	0x08045c3c

08023ec4 <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 8023ec4:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8023ec6:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 8023eca:	d406      	bmi.n	8023eda <USBD_LL_IsStallEP+0x16>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8023ecc:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8023ed0:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8023ed4:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
}
 8023ed8:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8023eda:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8023ede:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8023ee2:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8023ee6:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 8023eea:	4770      	bx	lr

08023eec <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8023eec:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8023ef0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8023ef2:	f7e9 f967 	bl	800d1c4 <HAL_PCD_SetAddress>
  switch (hal_status)
 8023ef6:	2803      	cmp	r0, #3
 8023ef8:	d802      	bhi.n	8023f00 <USBD_LL_SetUSBAddress+0x14>
 8023efa:	4b02      	ldr	r3, [pc, #8]	; (8023f04 <USBD_LL_SetUSBAddress+0x18>)
 8023efc:	5c18      	ldrb	r0, [r3, r0]
}
 8023efe:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8023f00:	2003      	movs	r0, #3
}
 8023f02:	bd08      	pop	{r3, pc}
 8023f04:	08045c3c 	.word	0x08045c3c

08023f08 <USBD_LL_Transmit>:
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8023f08:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8023f0c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8023f0e:	f7e9 fa15 	bl	800d33c <HAL_PCD_EP_Transmit>
  switch (hal_status)
 8023f12:	2803      	cmp	r0, #3
 8023f14:	d802      	bhi.n	8023f1c <USBD_LL_Transmit+0x14>
 8023f16:	4b02      	ldr	r3, [pc, #8]	; (8023f20 <USBD_LL_Transmit+0x18>)
 8023f18:	5c18      	ldrb	r0, [r3, r0]
}
 8023f1a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8023f1c:	2003      	movs	r0, #3
}
 8023f1e:	bd08      	pop	{r3, pc}
 8023f20:	08045c3c 	.word	0x08045c3c

08023f24 <USBD_LL_PrepareReceive>:
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8023f24:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8023f28:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8023f2a:	f7e9 f9d5 	bl	800d2d8 <HAL_PCD_EP_Receive>
  switch (hal_status)
 8023f2e:	2803      	cmp	r0, #3
 8023f30:	d802      	bhi.n	8023f38 <USBD_LL_PrepareReceive+0x14>
 8023f32:	4b02      	ldr	r3, [pc, #8]	; (8023f3c <USBD_LL_PrepareReceive+0x18>)
 8023f34:	5c18      	ldrb	r0, [r3, r0]
}
 8023f36:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8023f38:	2003      	movs	r0, #3
}
 8023f3a:	bd08      	pop	{r3, pc}
 8023f3c:	08045c3c 	.word	0x08045c3c

08023f40 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8023f40:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 8023f44:	f7e9 b9f0 	b.w	800d328 <HAL_PCD_EP_GetRxCount>

08023f48 <HAL_PCDEx_LPM_Callback>:
{
 8023f48:	b510      	push	{r4, lr}
 8023f4a:	4604      	mov	r4, r0
  switch (msg)
 8023f4c:	b1a1      	cbz	r1, 8023f78 <HAL_PCDEx_LPM_Callback+0x30>
 8023f4e:	2901      	cmp	r1, #1
 8023f50:	d111      	bne.n	8023f76 <HAL_PCDEx_LPM_Callback+0x2e>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8023f52:	6802      	ldr	r2, [r0, #0]
    USBD_LL_Suspend(hpcd->pData);
 8023f54:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8023f58:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8023f5c:	f043 0301 	orr.w	r3, r3, #1
 8023f60:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    USBD_LL_Suspend(hpcd->pData);
 8023f64:	f7f0 ff10 	bl	8014d88 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8023f68:	6a23      	ldr	r3, [r4, #32]
 8023f6a:	b123      	cbz	r3, 8023f76 <HAL_PCDEx_LPM_Callback+0x2e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8023f6c:	4a0e      	ldr	r2, [pc, #56]	; (8023fa8 <HAL_PCDEx_LPM_Callback+0x60>)
 8023f6e:	6913      	ldr	r3, [r2, #16]
 8023f70:	f043 0306 	orr.w	r3, r3, #6
 8023f74:	6113      	str	r3, [r2, #16]
}
 8023f76:	bd10      	pop	{r4, pc}
    if (hpcd->Init.low_power_enable)
 8023f78:	6a03      	ldr	r3, [r0, #32]
 8023f7a:	b963      	cbnz	r3, 8023f96 <HAL_PCDEx_LPM_Callback+0x4e>
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8023f7c:	6822      	ldr	r2, [r4, #0]
    USBD_LL_Resume(hpcd->pData);
 8023f7e:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8023f82:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8023f86:	f023 0301 	bic.w	r3, r3, #1
}
 8023f8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8023f8e:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    USBD_LL_Resume(hpcd->pData);
 8023f92:	f7f0 bf03 	b.w	8014d9c <USBD_LL_Resume>
  SystemClock_Config();
 8023f96:	f7df ffed 	bl	8003f74 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8023f9a:	4a03      	ldr	r2, [pc, #12]	; (8023fa8 <HAL_PCDEx_LPM_Callback+0x60>)
 8023f9c:	6913      	ldr	r3, [r2, #16]
 8023f9e:	f023 0306 	bic.w	r3, r3, #6
 8023fa2:	6113      	str	r3, [r2, #16]
 8023fa4:	e7ea      	b.n	8023f7c <HAL_PCDEx_LPM_Callback+0x34>
 8023fa6:	bf00      	nop
 8023fa8:	e000ed00 	.word	0xe000ed00

08023fac <atoi>:
 8023fac:	220a      	movs	r2, #10
 8023fae:	2100      	movs	r1, #0
 8023fb0:	f002 ba8c 	b.w	80264cc <strtol>

08023fb4 <ctime>:
 8023fb4:	b508      	push	{r3, lr}
 8023fb6:	f000 f91f 	bl	80241f8 <localtime>
 8023fba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8023fbe:	f002 be1f 	b.w	8026c00 <asctime>
 8023fc2:	Address 0x0000000008023fc2 is out of bounds.


08023fc4 <std>:
 8023fc4:	2300      	movs	r3, #0
 8023fc6:	b510      	push	{r4, lr}
 8023fc8:	4604      	mov	r4, r0
 8023fca:	e9c0 3300 	strd	r3, r3, [r0]
 8023fce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8023fd2:	6083      	str	r3, [r0, #8]
 8023fd4:	8181      	strh	r1, [r0, #12]
 8023fd6:	6643      	str	r3, [r0, #100]	; 0x64
 8023fd8:	81c2      	strh	r2, [r0, #14]
 8023fda:	6183      	str	r3, [r0, #24]
 8023fdc:	4619      	mov	r1, r3
 8023fde:	2208      	movs	r2, #8
 8023fe0:	305c      	adds	r0, #92	; 0x5c
 8023fe2:	f000 fa69 	bl	80244b8 <memset>
 8023fe6:	4b05      	ldr	r3, [pc, #20]	; (8023ffc <std+0x38>)
 8023fe8:	6263      	str	r3, [r4, #36]	; 0x24
 8023fea:	4b05      	ldr	r3, [pc, #20]	; (8024000 <std+0x3c>)
 8023fec:	62a3      	str	r3, [r4, #40]	; 0x28
 8023fee:	4b05      	ldr	r3, [pc, #20]	; (8024004 <std+0x40>)
 8023ff0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8023ff2:	4b05      	ldr	r3, [pc, #20]	; (8024008 <std+0x44>)
 8023ff4:	6224      	str	r4, [r4, #32]
 8023ff6:	6323      	str	r3, [r4, #48]	; 0x30
 8023ff8:	bd10      	pop	{r4, pc}
 8023ffa:	bf00      	nop
 8023ffc:	08025861 	.word	0x08025861
 8024000:	08025887 	.word	0x08025887
 8024004:	080258bf 	.word	0x080258bf
 8024008:	080258e3 	.word	0x080258e3

0802400c <_cleanup_r>:
 802400c:	4901      	ldr	r1, [pc, #4]	; (8024014 <_cleanup_r+0x8>)
 802400e:	f000 b8af 	b.w	8024170 <_fwalk_reent>
 8024012:	bf00      	nop
 8024014:	08027a25 	.word	0x08027a25

08024018 <__sfmoreglue>:
 8024018:	b570      	push	{r4, r5, r6, lr}
 802401a:	2268      	movs	r2, #104	; 0x68
 802401c:	1e4d      	subs	r5, r1, #1
 802401e:	4355      	muls	r5, r2
 8024020:	460e      	mov	r6, r1
 8024022:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8024026:	f000 fd2d 	bl	8024a84 <_malloc_r>
 802402a:	4604      	mov	r4, r0
 802402c:	b140      	cbz	r0, 8024040 <__sfmoreglue+0x28>
 802402e:	2100      	movs	r1, #0
 8024030:	e9c0 1600 	strd	r1, r6, [r0]
 8024034:	300c      	adds	r0, #12
 8024036:	60a0      	str	r0, [r4, #8]
 8024038:	f105 0268 	add.w	r2, r5, #104	; 0x68
 802403c:	f000 fa3c 	bl	80244b8 <memset>
 8024040:	4620      	mov	r0, r4
 8024042:	bd70      	pop	{r4, r5, r6, pc}

08024044 <__sfp_lock_acquire>:
 8024044:	4801      	ldr	r0, [pc, #4]	; (802404c <__sfp_lock_acquire+0x8>)
 8024046:	f000 b9eb 	b.w	8024420 <__retarget_lock_acquire_recursive>
 802404a:	bf00      	nop
 802404c:	2002fd56 	.word	0x2002fd56

08024050 <__sfp_lock_release>:
 8024050:	4801      	ldr	r0, [pc, #4]	; (8024058 <__sfp_lock_release+0x8>)
 8024052:	f000 b9e7 	b.w	8024424 <__retarget_lock_release_recursive>
 8024056:	bf00      	nop
 8024058:	2002fd56 	.word	0x2002fd56

0802405c <__sinit_lock_acquire>:
 802405c:	4801      	ldr	r0, [pc, #4]	; (8024064 <__sinit_lock_acquire+0x8>)
 802405e:	f000 b9df 	b.w	8024420 <__retarget_lock_acquire_recursive>
 8024062:	bf00      	nop
 8024064:	2002fd57 	.word	0x2002fd57

08024068 <__sinit_lock_release>:
 8024068:	4801      	ldr	r0, [pc, #4]	; (8024070 <__sinit_lock_release+0x8>)
 802406a:	f000 b9db 	b.w	8024424 <__retarget_lock_release_recursive>
 802406e:	bf00      	nop
 8024070:	2002fd57 	.word	0x2002fd57

08024074 <__sinit>:
 8024074:	b510      	push	{r4, lr}
 8024076:	4604      	mov	r4, r0
 8024078:	f7ff fff0 	bl	802405c <__sinit_lock_acquire>
 802407c:	69a3      	ldr	r3, [r4, #24]
 802407e:	b11b      	cbz	r3, 8024088 <__sinit+0x14>
 8024080:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8024084:	f7ff bff0 	b.w	8024068 <__sinit_lock_release>
 8024088:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 802408c:	6523      	str	r3, [r4, #80]	; 0x50
 802408e:	4b13      	ldr	r3, [pc, #76]	; (80240dc <__sinit+0x68>)
 8024090:	4a13      	ldr	r2, [pc, #76]	; (80240e0 <__sinit+0x6c>)
 8024092:	681b      	ldr	r3, [r3, #0]
 8024094:	62a2      	str	r2, [r4, #40]	; 0x28
 8024096:	42a3      	cmp	r3, r4
 8024098:	bf04      	itt	eq
 802409a:	2301      	moveq	r3, #1
 802409c:	61a3      	streq	r3, [r4, #24]
 802409e:	4620      	mov	r0, r4
 80240a0:	f000 f820 	bl	80240e4 <__sfp>
 80240a4:	6060      	str	r0, [r4, #4]
 80240a6:	4620      	mov	r0, r4
 80240a8:	f000 f81c 	bl	80240e4 <__sfp>
 80240ac:	60a0      	str	r0, [r4, #8]
 80240ae:	4620      	mov	r0, r4
 80240b0:	f000 f818 	bl	80240e4 <__sfp>
 80240b4:	2200      	movs	r2, #0
 80240b6:	60e0      	str	r0, [r4, #12]
 80240b8:	2104      	movs	r1, #4
 80240ba:	6860      	ldr	r0, [r4, #4]
 80240bc:	f7ff ff82 	bl	8023fc4 <std>
 80240c0:	68a0      	ldr	r0, [r4, #8]
 80240c2:	2201      	movs	r2, #1
 80240c4:	2109      	movs	r1, #9
 80240c6:	f7ff ff7d 	bl	8023fc4 <std>
 80240ca:	68e0      	ldr	r0, [r4, #12]
 80240cc:	2202      	movs	r2, #2
 80240ce:	2112      	movs	r1, #18
 80240d0:	f7ff ff78 	bl	8023fc4 <std>
 80240d4:	2301      	movs	r3, #1
 80240d6:	61a3      	str	r3, [r4, #24]
 80240d8:	e7d2      	b.n	8024080 <__sinit+0xc>
 80240da:	bf00      	nop
 80240dc:	08045da4 	.word	0x08045da4
 80240e0:	0802400d 	.word	0x0802400d

080240e4 <__sfp>:
 80240e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80240e6:	4607      	mov	r7, r0
 80240e8:	f7ff ffac 	bl	8024044 <__sfp_lock_acquire>
 80240ec:	4b1e      	ldr	r3, [pc, #120]	; (8024168 <__sfp+0x84>)
 80240ee:	681e      	ldr	r6, [r3, #0]
 80240f0:	69b3      	ldr	r3, [r6, #24]
 80240f2:	b913      	cbnz	r3, 80240fa <__sfp+0x16>
 80240f4:	4630      	mov	r0, r6
 80240f6:	f7ff ffbd 	bl	8024074 <__sinit>
 80240fa:	3648      	adds	r6, #72	; 0x48
 80240fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8024100:	3b01      	subs	r3, #1
 8024102:	d503      	bpl.n	802410c <__sfp+0x28>
 8024104:	6833      	ldr	r3, [r6, #0]
 8024106:	b30b      	cbz	r3, 802414c <__sfp+0x68>
 8024108:	6836      	ldr	r6, [r6, #0]
 802410a:	e7f7      	b.n	80240fc <__sfp+0x18>
 802410c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8024110:	b9d5      	cbnz	r5, 8024148 <__sfp+0x64>
 8024112:	4b16      	ldr	r3, [pc, #88]	; (802416c <__sfp+0x88>)
 8024114:	60e3      	str	r3, [r4, #12]
 8024116:	f104 0058 	add.w	r0, r4, #88	; 0x58
 802411a:	6665      	str	r5, [r4, #100]	; 0x64
 802411c:	f000 f97e 	bl	802441c <__retarget_lock_init_recursive>
 8024120:	f7ff ff96 	bl	8024050 <__sfp_lock_release>
 8024124:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8024128:	e9c4 5504 	strd	r5, r5, [r4, #16]
 802412c:	6025      	str	r5, [r4, #0]
 802412e:	61a5      	str	r5, [r4, #24]
 8024130:	2208      	movs	r2, #8
 8024132:	4629      	mov	r1, r5
 8024134:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8024138:	f000 f9be 	bl	80244b8 <memset>
 802413c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8024140:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8024144:	4620      	mov	r0, r4
 8024146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8024148:	3468      	adds	r4, #104	; 0x68
 802414a:	e7d9      	b.n	8024100 <__sfp+0x1c>
 802414c:	2104      	movs	r1, #4
 802414e:	4638      	mov	r0, r7
 8024150:	f7ff ff62 	bl	8024018 <__sfmoreglue>
 8024154:	4604      	mov	r4, r0
 8024156:	6030      	str	r0, [r6, #0]
 8024158:	2800      	cmp	r0, #0
 802415a:	d1d5      	bne.n	8024108 <__sfp+0x24>
 802415c:	f7ff ff78 	bl	8024050 <__sfp_lock_release>
 8024160:	230c      	movs	r3, #12
 8024162:	603b      	str	r3, [r7, #0]
 8024164:	e7ee      	b.n	8024144 <__sfp+0x60>
 8024166:	bf00      	nop
 8024168:	08045da4 	.word	0x08045da4
 802416c:	ffff0001 	.word	0xffff0001

08024170 <_fwalk_reent>:
 8024170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8024174:	4606      	mov	r6, r0
 8024176:	4688      	mov	r8, r1
 8024178:	f100 0448 	add.w	r4, r0, #72	; 0x48
 802417c:	2700      	movs	r7, #0
 802417e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8024182:	f1b9 0901 	subs.w	r9, r9, #1
 8024186:	d505      	bpl.n	8024194 <_fwalk_reent+0x24>
 8024188:	6824      	ldr	r4, [r4, #0]
 802418a:	2c00      	cmp	r4, #0
 802418c:	d1f7      	bne.n	802417e <_fwalk_reent+0xe>
 802418e:	4638      	mov	r0, r7
 8024190:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8024194:	89ab      	ldrh	r3, [r5, #12]
 8024196:	2b01      	cmp	r3, #1
 8024198:	d907      	bls.n	80241aa <_fwalk_reent+0x3a>
 802419a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 802419e:	3301      	adds	r3, #1
 80241a0:	d003      	beq.n	80241aa <_fwalk_reent+0x3a>
 80241a2:	4629      	mov	r1, r5
 80241a4:	4630      	mov	r0, r6
 80241a6:	47c0      	blx	r8
 80241a8:	4307      	orrs	r7, r0
 80241aa:	3568      	adds	r5, #104	; 0x68
 80241ac:	e7e9      	b.n	8024182 <_fwalk_reent+0x12>
 80241ae:	Address 0x00000000080241ae is out of bounds.


080241b0 <__libc_init_array>:
 80241b0:	b570      	push	{r4, r5, r6, lr}
 80241b2:	4d0d      	ldr	r5, [pc, #52]	; (80241e8 <__libc_init_array+0x38>)
 80241b4:	4c0d      	ldr	r4, [pc, #52]	; (80241ec <__libc_init_array+0x3c>)
 80241b6:	1b64      	subs	r4, r4, r5
 80241b8:	10a4      	asrs	r4, r4, #2
 80241ba:	2600      	movs	r6, #0
 80241bc:	42a6      	cmp	r6, r4
 80241be:	d109      	bne.n	80241d4 <__libc_init_array+0x24>
 80241c0:	4d0b      	ldr	r5, [pc, #44]	; (80241f0 <__libc_init_array+0x40>)
 80241c2:	4c0c      	ldr	r4, [pc, #48]	; (80241f4 <__libc_init_array+0x44>)
 80241c4:	f005 f938 	bl	8029438 <_init>
 80241c8:	1b64      	subs	r4, r4, r5
 80241ca:	10a4      	asrs	r4, r4, #2
 80241cc:	2600      	movs	r6, #0
 80241ce:	42a6      	cmp	r6, r4
 80241d0:	d105      	bne.n	80241de <__libc_init_array+0x2e>
 80241d2:	bd70      	pop	{r4, r5, r6, pc}
 80241d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80241d8:	4798      	blx	r3
 80241da:	3601      	adds	r6, #1
 80241dc:	e7ee      	b.n	80241bc <__libc_init_array+0xc>
 80241de:	f855 3b04 	ldr.w	r3, [r5], #4
 80241e2:	4798      	blx	r3
 80241e4:	3601      	adds	r6, #1
 80241e6:	e7f2      	b.n	80241ce <__libc_init_array+0x1e>
 80241e8:	0804652c 	.word	0x0804652c
 80241ec:	0804652c 	.word	0x0804652c
 80241f0:	0804652c 	.word	0x0804652c
 80241f4:	08046530 	.word	0x08046530

080241f8 <localtime>:
 80241f8:	b538      	push	{r3, r4, r5, lr}
 80241fa:	4b0b      	ldr	r3, [pc, #44]	; (8024228 <localtime+0x30>)
 80241fc:	681d      	ldr	r5, [r3, #0]
 80241fe:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8024200:	4604      	mov	r4, r0
 8024202:	b953      	cbnz	r3, 802421a <localtime+0x22>
 8024204:	2024      	movs	r0, #36	; 0x24
 8024206:	f000 f90f 	bl	8024428 <malloc>
 802420a:	4602      	mov	r2, r0
 802420c:	63e8      	str	r0, [r5, #60]	; 0x3c
 802420e:	b920      	cbnz	r0, 802421a <localtime+0x22>
 8024210:	4b06      	ldr	r3, [pc, #24]	; (802422c <localtime+0x34>)
 8024212:	4807      	ldr	r0, [pc, #28]	; (8024230 <localtime+0x38>)
 8024214:	2132      	movs	r1, #50	; 0x32
 8024216:	f002 fd3b 	bl	8026c90 <__assert_func>
 802421a:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 802421c:	4620      	mov	r0, r4
 802421e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8024222:	f000 b807 	b.w	8024234 <localtime_r>
 8024226:	bf00      	nop
 8024228:	20000490 	.word	0x20000490
 802422c:	08045da8 	.word	0x08045da8
 8024230:	08045dbf 	.word	0x08045dbf

08024234 <localtime_r>:
 8024234:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8024238:	4680      	mov	r8, r0
 802423a:	9101      	str	r1, [sp, #4]
 802423c:	f003 fc84 	bl	8027b48 <__gettzinfo>
 8024240:	9901      	ldr	r1, [sp, #4]
 8024242:	4605      	mov	r5, r0
 8024244:	4640      	mov	r0, r8
 8024246:	f003 fc83 	bl	8027b50 <gmtime_r>
 802424a:	6943      	ldr	r3, [r0, #20]
 802424c:	0799      	lsls	r1, r3, #30
 802424e:	4604      	mov	r4, r0
 8024250:	f203 776c 	addw	r7, r3, #1900	; 0x76c
 8024254:	d105      	bne.n	8024262 <localtime_r+0x2e>
 8024256:	2264      	movs	r2, #100	; 0x64
 8024258:	fb97 f3f2 	sdiv	r3, r7, r2
 802425c:	fb02 7313 	mls	r3, r2, r3, r7
 8024260:	bb73      	cbnz	r3, 80242c0 <localtime_r+0x8c>
 8024262:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8024266:	fb97 f6f3 	sdiv	r6, r7, r3
 802426a:	fb03 7616 	mls	r6, r3, r6, r7
 802426e:	fab6 f386 	clz	r3, r6
 8024272:	095b      	lsrs	r3, r3, #5
 8024274:	4e67      	ldr	r6, [pc, #412]	; (8024414 <localtime_r+0x1e0>)
 8024276:	2230      	movs	r2, #48	; 0x30
 8024278:	fb02 6603 	mla	r6, r2, r3, r6
 802427c:	f002 fa58 	bl	8026730 <__tz_lock>
 8024280:	f002 fa62 	bl	8026748 <_tzset_unlocked>
 8024284:	4b64      	ldr	r3, [pc, #400]	; (8024418 <localtime_r+0x1e4>)
 8024286:	681b      	ldr	r3, [r3, #0]
 8024288:	b34b      	cbz	r3, 80242de <localtime_r+0xaa>
 802428a:	686b      	ldr	r3, [r5, #4]
 802428c:	42bb      	cmp	r3, r7
 802428e:	d119      	bne.n	80242c4 <localtime_r+0x90>
 8024290:	682f      	ldr	r7, [r5, #0]
 8024292:	e9d8 2300 	ldrd	r2, r3, [r8]
 8024296:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 802429a:	b9df      	cbnz	r7, 80242d4 <localtime_r+0xa0>
 802429c:	4282      	cmp	r2, r0
 802429e:	eb73 0101 	sbcs.w	r1, r3, r1
 80242a2:	da23      	bge.n	80242ec <localtime_r+0xb8>
 80242a4:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 80242a8:	4282      	cmp	r2, r0
 80242aa:	eb73 0701 	sbcs.w	r7, r3, r1
 80242ae:	bfb4      	ite	lt
 80242b0:	2701      	movlt	r7, #1
 80242b2:	2700      	movge	r7, #0
 80242b4:	4282      	cmp	r2, r0
 80242b6:	418b      	sbcs	r3, r1
 80242b8:	6227      	str	r7, [r4, #32]
 80242ba:	db19      	blt.n	80242f0 <localtime_r+0xbc>
 80242bc:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80242be:	e018      	b.n	80242f2 <localtime_r+0xbe>
 80242c0:	2301      	movs	r3, #1
 80242c2:	e7d7      	b.n	8024274 <localtime_r+0x40>
 80242c4:	4638      	mov	r0, r7
 80242c6:	f002 f989 	bl	80265dc <__tzcalc_limits>
 80242ca:	2800      	cmp	r0, #0
 80242cc:	d1e0      	bne.n	8024290 <localtime_r+0x5c>
 80242ce:	f04f 33ff 	mov.w	r3, #4294967295
 80242d2:	e004      	b.n	80242de <localtime_r+0xaa>
 80242d4:	4282      	cmp	r2, r0
 80242d6:	eb73 0101 	sbcs.w	r1, r3, r1
 80242da:	da02      	bge.n	80242e2 <localtime_r+0xae>
 80242dc:	2300      	movs	r3, #0
 80242de:	6223      	str	r3, [r4, #32]
 80242e0:	e7ec      	b.n	80242bc <localtime_r+0x88>
 80242e2:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 80242e6:	4282      	cmp	r2, r0
 80242e8:	418b      	sbcs	r3, r1
 80242ea:	daf7      	bge.n	80242dc <localtime_r+0xa8>
 80242ec:	2301      	movs	r3, #1
 80242ee:	6223      	str	r3, [r4, #32]
 80242f0:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80242f2:	6861      	ldr	r1, [r4, #4]
 80242f4:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 80242f8:	203c      	movs	r0, #60	; 0x3c
 80242fa:	fb93 f5f2 	sdiv	r5, r3, r2
 80242fe:	fb02 3315 	mls	r3, r2, r5, r3
 8024302:	fb93 f2f0 	sdiv	r2, r3, r0
 8024306:	fb00 3012 	mls	r0, r0, r2, r3
 802430a:	6823      	ldr	r3, [r4, #0]
 802430c:	1a89      	subs	r1, r1, r2
 802430e:	68a2      	ldr	r2, [r4, #8]
 8024310:	6061      	str	r1, [r4, #4]
 8024312:	1a1b      	subs	r3, r3, r0
 8024314:	1b52      	subs	r2, r2, r5
 8024316:	2b3b      	cmp	r3, #59	; 0x3b
 8024318:	6023      	str	r3, [r4, #0]
 802431a:	60a2      	str	r2, [r4, #8]
 802431c:	dd35      	ble.n	802438a <localtime_r+0x156>
 802431e:	3101      	adds	r1, #1
 8024320:	6061      	str	r1, [r4, #4]
 8024322:	3b3c      	subs	r3, #60	; 0x3c
 8024324:	6023      	str	r3, [r4, #0]
 8024326:	6863      	ldr	r3, [r4, #4]
 8024328:	2b3b      	cmp	r3, #59	; 0x3b
 802432a:	dd34      	ble.n	8024396 <localtime_r+0x162>
 802432c:	3201      	adds	r2, #1
 802432e:	60a2      	str	r2, [r4, #8]
 8024330:	3b3c      	subs	r3, #60	; 0x3c
 8024332:	6063      	str	r3, [r4, #4]
 8024334:	68a3      	ldr	r3, [r4, #8]
 8024336:	2b17      	cmp	r3, #23
 8024338:	dd33      	ble.n	80243a2 <localtime_r+0x16e>
 802433a:	69e2      	ldr	r2, [r4, #28]
 802433c:	3201      	adds	r2, #1
 802433e:	61e2      	str	r2, [r4, #28]
 8024340:	69a2      	ldr	r2, [r4, #24]
 8024342:	3201      	adds	r2, #1
 8024344:	2a06      	cmp	r2, #6
 8024346:	bfc8      	it	gt
 8024348:	2200      	movgt	r2, #0
 802434a:	61a2      	str	r2, [r4, #24]
 802434c:	68e2      	ldr	r2, [r4, #12]
 802434e:	3b18      	subs	r3, #24
 8024350:	3201      	adds	r2, #1
 8024352:	60a3      	str	r3, [r4, #8]
 8024354:	6923      	ldr	r3, [r4, #16]
 8024356:	60e2      	str	r2, [r4, #12]
 8024358:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 802435c:	428a      	cmp	r2, r1
 802435e:	dd0e      	ble.n	802437e <localtime_r+0x14a>
 8024360:	2b0b      	cmp	r3, #11
 8024362:	eba2 0201 	sub.w	r2, r2, r1
 8024366:	60e2      	str	r2, [r4, #12]
 8024368:	f103 0201 	add.w	r2, r3, #1
 802436c:	bf09      	itett	eq
 802436e:	6963      	ldreq	r3, [r4, #20]
 8024370:	6122      	strne	r2, [r4, #16]
 8024372:	2200      	moveq	r2, #0
 8024374:	3301      	addeq	r3, #1
 8024376:	bf02      	ittt	eq
 8024378:	6122      	streq	r2, [r4, #16]
 802437a:	6163      	streq	r3, [r4, #20]
 802437c:	61e2      	streq	r2, [r4, #28]
 802437e:	f002 f9dd 	bl	802673c <__tz_unlock>
 8024382:	4620      	mov	r0, r4
 8024384:	b002      	add	sp, #8
 8024386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802438a:	2b00      	cmp	r3, #0
 802438c:	dacb      	bge.n	8024326 <localtime_r+0xf2>
 802438e:	3901      	subs	r1, #1
 8024390:	6061      	str	r1, [r4, #4]
 8024392:	333c      	adds	r3, #60	; 0x3c
 8024394:	e7c6      	b.n	8024324 <localtime_r+0xf0>
 8024396:	2b00      	cmp	r3, #0
 8024398:	dacc      	bge.n	8024334 <localtime_r+0x100>
 802439a:	3a01      	subs	r2, #1
 802439c:	60a2      	str	r2, [r4, #8]
 802439e:	333c      	adds	r3, #60	; 0x3c
 80243a0:	e7c7      	b.n	8024332 <localtime_r+0xfe>
 80243a2:	2b00      	cmp	r3, #0
 80243a4:	daeb      	bge.n	802437e <localtime_r+0x14a>
 80243a6:	69e2      	ldr	r2, [r4, #28]
 80243a8:	3a01      	subs	r2, #1
 80243aa:	61e2      	str	r2, [r4, #28]
 80243ac:	69a2      	ldr	r2, [r4, #24]
 80243ae:	3a01      	subs	r2, #1
 80243b0:	bf48      	it	mi
 80243b2:	2206      	movmi	r2, #6
 80243b4:	61a2      	str	r2, [r4, #24]
 80243b6:	68e2      	ldr	r2, [r4, #12]
 80243b8:	3318      	adds	r3, #24
 80243ba:	3a01      	subs	r2, #1
 80243bc:	60e2      	str	r2, [r4, #12]
 80243be:	60a3      	str	r3, [r4, #8]
 80243c0:	2a00      	cmp	r2, #0
 80243c2:	d1dc      	bne.n	802437e <localtime_r+0x14a>
 80243c4:	6923      	ldr	r3, [r4, #16]
 80243c6:	3b01      	subs	r3, #1
 80243c8:	d405      	bmi.n	80243d6 <localtime_r+0x1a2>
 80243ca:	6123      	str	r3, [r4, #16]
 80243cc:	6923      	ldr	r3, [r4, #16]
 80243ce:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 80243d2:	60e3      	str	r3, [r4, #12]
 80243d4:	e7d3      	b.n	802437e <localtime_r+0x14a>
 80243d6:	230b      	movs	r3, #11
 80243d8:	6123      	str	r3, [r4, #16]
 80243da:	6963      	ldr	r3, [r4, #20]
 80243dc:	1e5a      	subs	r2, r3, #1
 80243de:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 80243e2:	6162      	str	r2, [r4, #20]
 80243e4:	079a      	lsls	r2, r3, #30
 80243e6:	d105      	bne.n	80243f4 <localtime_r+0x1c0>
 80243e8:	2164      	movs	r1, #100	; 0x64
 80243ea:	fb93 f2f1 	sdiv	r2, r3, r1
 80243ee:	fb01 3212 	mls	r2, r1, r2, r3
 80243f2:	b962      	cbnz	r2, 802440e <localtime_r+0x1da>
 80243f4:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80243f8:	fb93 f1f2 	sdiv	r1, r3, r2
 80243fc:	fb02 3311 	mls	r3, r2, r1, r3
 8024400:	fab3 f383 	clz	r3, r3
 8024404:	095b      	lsrs	r3, r3, #5
 8024406:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 802440a:	61e3      	str	r3, [r4, #28]
 802440c:	e7de      	b.n	80243cc <localtime_r+0x198>
 802440e:	2301      	movs	r3, #1
 8024410:	e7f9      	b.n	8024406 <localtime_r+0x1d2>
 8024412:	bf00      	nop
 8024414:	08045e7c 	.word	0x08045e7c
 8024418:	2002fd84 	.word	0x2002fd84

0802441c <__retarget_lock_init_recursive>:
 802441c:	4770      	bx	lr

0802441e <__retarget_lock_acquire>:
 802441e:	4770      	bx	lr

08024420 <__retarget_lock_acquire_recursive>:
 8024420:	4770      	bx	lr

08024422 <__retarget_lock_release>:
 8024422:	4770      	bx	lr

08024424 <__retarget_lock_release_recursive>:
 8024424:	4770      	bx	lr
 8024426:	Address 0x0000000008024426 is out of bounds.


08024428 <malloc>:
 8024428:	4b02      	ldr	r3, [pc, #8]	; (8024434 <malloc+0xc>)
 802442a:	4601      	mov	r1, r0
 802442c:	6818      	ldr	r0, [r3, #0]
 802442e:	f000 bb29 	b.w	8024a84 <_malloc_r>
 8024432:	bf00      	nop
 8024434:	20000490 	.word	0x20000490

08024438 <free>:
 8024438:	4b02      	ldr	r3, [pc, #8]	; (8024444 <free+0xc>)
 802443a:	4601      	mov	r1, r0
 802443c:	6818      	ldr	r0, [r3, #0]
 802443e:	f000 bab5 	b.w	80249ac <_free_r>
 8024442:	bf00      	nop
 8024444:	20000490 	.word	0x20000490

08024448 <memcmp>:
 8024448:	b510      	push	{r4, lr}
 802444a:	3901      	subs	r1, #1
 802444c:	4402      	add	r2, r0
 802444e:	4290      	cmp	r0, r2
 8024450:	d101      	bne.n	8024456 <memcmp+0xe>
 8024452:	2000      	movs	r0, #0
 8024454:	e005      	b.n	8024462 <memcmp+0x1a>
 8024456:	7803      	ldrb	r3, [r0, #0]
 8024458:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 802445c:	42a3      	cmp	r3, r4
 802445e:	d001      	beq.n	8024464 <memcmp+0x1c>
 8024460:	1b18      	subs	r0, r3, r4
 8024462:	bd10      	pop	{r4, pc}
 8024464:	3001      	adds	r0, #1
 8024466:	e7f2      	b.n	802444e <memcmp+0x6>

08024468 <memcpy>:
 8024468:	440a      	add	r2, r1
 802446a:	4291      	cmp	r1, r2
 802446c:	f100 33ff 	add.w	r3, r0, #4294967295
 8024470:	d100      	bne.n	8024474 <memcpy+0xc>
 8024472:	4770      	bx	lr
 8024474:	b510      	push	{r4, lr}
 8024476:	f811 4b01 	ldrb.w	r4, [r1], #1
 802447a:	f803 4f01 	strb.w	r4, [r3, #1]!
 802447e:	4291      	cmp	r1, r2
 8024480:	d1f9      	bne.n	8024476 <memcpy+0xe>
 8024482:	bd10      	pop	{r4, pc}

08024484 <memmove>:
 8024484:	4288      	cmp	r0, r1
 8024486:	b510      	push	{r4, lr}
 8024488:	eb01 0402 	add.w	r4, r1, r2
 802448c:	d902      	bls.n	8024494 <memmove+0x10>
 802448e:	4284      	cmp	r4, r0
 8024490:	4623      	mov	r3, r4
 8024492:	d807      	bhi.n	80244a4 <memmove+0x20>
 8024494:	1e43      	subs	r3, r0, #1
 8024496:	42a1      	cmp	r1, r4
 8024498:	d008      	beq.n	80244ac <memmove+0x28>
 802449a:	f811 2b01 	ldrb.w	r2, [r1], #1
 802449e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80244a2:	e7f8      	b.n	8024496 <memmove+0x12>
 80244a4:	4402      	add	r2, r0
 80244a6:	4601      	mov	r1, r0
 80244a8:	428a      	cmp	r2, r1
 80244aa:	d100      	bne.n	80244ae <memmove+0x2a>
 80244ac:	bd10      	pop	{r4, pc}
 80244ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80244b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80244b6:	e7f7      	b.n	80244a8 <memmove+0x24>

080244b8 <memset>:
 80244b8:	4402      	add	r2, r0
 80244ba:	4603      	mov	r3, r0
 80244bc:	4293      	cmp	r3, r2
 80244be:	d100      	bne.n	80244c2 <memset+0xa>
 80244c0:	4770      	bx	lr
 80244c2:	f803 1b01 	strb.w	r1, [r3], #1
 80244c6:	e7f9      	b.n	80244bc <memset+0x4>

080244c8 <validate_structure>:
 80244c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80244ca:	6801      	ldr	r1, [r0, #0]
 80244cc:	293b      	cmp	r1, #59	; 0x3b
 80244ce:	4604      	mov	r4, r0
 80244d0:	d911      	bls.n	80244f6 <validate_structure+0x2e>
 80244d2:	223c      	movs	r2, #60	; 0x3c
 80244d4:	4668      	mov	r0, sp
 80244d6:	f002 fc09 	bl	8026cec <div>
 80244da:	9a01      	ldr	r2, [sp, #4]
 80244dc:	6863      	ldr	r3, [r4, #4]
 80244de:	9900      	ldr	r1, [sp, #0]
 80244e0:	2a00      	cmp	r2, #0
 80244e2:	440b      	add	r3, r1
 80244e4:	6063      	str	r3, [r4, #4]
 80244e6:	bfbb      	ittet	lt
 80244e8:	323c      	addlt	r2, #60	; 0x3c
 80244ea:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80244ee:	6022      	strge	r2, [r4, #0]
 80244f0:	6022      	strlt	r2, [r4, #0]
 80244f2:	bfb8      	it	lt
 80244f4:	6063      	strlt	r3, [r4, #4]
 80244f6:	6861      	ldr	r1, [r4, #4]
 80244f8:	293b      	cmp	r1, #59	; 0x3b
 80244fa:	d911      	bls.n	8024520 <validate_structure+0x58>
 80244fc:	223c      	movs	r2, #60	; 0x3c
 80244fe:	4668      	mov	r0, sp
 8024500:	f002 fbf4 	bl	8026cec <div>
 8024504:	9a01      	ldr	r2, [sp, #4]
 8024506:	68a3      	ldr	r3, [r4, #8]
 8024508:	9900      	ldr	r1, [sp, #0]
 802450a:	2a00      	cmp	r2, #0
 802450c:	440b      	add	r3, r1
 802450e:	60a3      	str	r3, [r4, #8]
 8024510:	bfbb      	ittet	lt
 8024512:	323c      	addlt	r2, #60	; 0x3c
 8024514:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8024518:	6062      	strge	r2, [r4, #4]
 802451a:	6062      	strlt	r2, [r4, #4]
 802451c:	bfb8      	it	lt
 802451e:	60a3      	strlt	r3, [r4, #8]
 8024520:	68a1      	ldr	r1, [r4, #8]
 8024522:	2917      	cmp	r1, #23
 8024524:	d911      	bls.n	802454a <validate_structure+0x82>
 8024526:	2218      	movs	r2, #24
 8024528:	4668      	mov	r0, sp
 802452a:	f002 fbdf 	bl	8026cec <div>
 802452e:	9a01      	ldr	r2, [sp, #4]
 8024530:	68e3      	ldr	r3, [r4, #12]
 8024532:	9900      	ldr	r1, [sp, #0]
 8024534:	2a00      	cmp	r2, #0
 8024536:	440b      	add	r3, r1
 8024538:	60e3      	str	r3, [r4, #12]
 802453a:	bfbb      	ittet	lt
 802453c:	3218      	addlt	r2, #24
 802453e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8024542:	60a2      	strge	r2, [r4, #8]
 8024544:	60a2      	strlt	r2, [r4, #8]
 8024546:	bfb8      	it	lt
 8024548:	60e3      	strlt	r3, [r4, #12]
 802454a:	6921      	ldr	r1, [r4, #16]
 802454c:	290b      	cmp	r1, #11
 802454e:	d911      	bls.n	8024574 <validate_structure+0xac>
 8024550:	220c      	movs	r2, #12
 8024552:	4668      	mov	r0, sp
 8024554:	f002 fbca 	bl	8026cec <div>
 8024558:	9a01      	ldr	r2, [sp, #4]
 802455a:	6963      	ldr	r3, [r4, #20]
 802455c:	9900      	ldr	r1, [sp, #0]
 802455e:	2a00      	cmp	r2, #0
 8024560:	440b      	add	r3, r1
 8024562:	6163      	str	r3, [r4, #20]
 8024564:	bfbb      	ittet	lt
 8024566:	320c      	addlt	r2, #12
 8024568:	f103 33ff 	addlt.w	r3, r3, #4294967295
 802456c:	6122      	strge	r2, [r4, #16]
 802456e:	6122      	strlt	r2, [r4, #16]
 8024570:	bfb8      	it	lt
 8024572:	6163      	strlt	r3, [r4, #20]
 8024574:	6963      	ldr	r3, [r4, #20]
 8024576:	0798      	lsls	r0, r3, #30
 8024578:	d120      	bne.n	80245bc <validate_structure+0xf4>
 802457a:	2164      	movs	r1, #100	; 0x64
 802457c:	fb93 f2f1 	sdiv	r2, r3, r1
 8024580:	fb01 3212 	mls	r2, r1, r2, r3
 8024584:	b9e2      	cbnz	r2, 80245c0 <validate_structure+0xf8>
 8024586:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 802458a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 802458e:	fb93 f1f2 	sdiv	r1, r3, r2
 8024592:	fb02 3311 	mls	r3, r2, r1, r3
 8024596:	2b00      	cmp	r3, #0
 8024598:	bf14      	ite	ne
 802459a:	231c      	movne	r3, #28
 802459c:	231d      	moveq	r3, #29
 802459e:	68e2      	ldr	r2, [r4, #12]
 80245a0:	2a00      	cmp	r2, #0
 80245a2:	dc0f      	bgt.n	80245c4 <validate_structure+0xfc>
 80245a4:	4f33      	ldr	r7, [pc, #204]	; (8024674 <validate_structure+0x1ac>)
 80245a6:	260b      	movs	r6, #11
 80245a8:	2064      	movs	r0, #100	; 0x64
 80245aa:	f44f 75c8 	mov.w	r5, #400	; 0x190
 80245ae:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80245b2:	f1bc 0f00 	cmp.w	ip, #0
 80245b6:	dd31      	ble.n	802461c <validate_structure+0x154>
 80245b8:	b003      	add	sp, #12
 80245ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80245bc:	231c      	movs	r3, #28
 80245be:	e7ee      	b.n	802459e <validate_structure+0xd6>
 80245c0:	231d      	movs	r3, #29
 80245c2:	e7ec      	b.n	802459e <validate_structure+0xd6>
 80245c4:	4e2b      	ldr	r6, [pc, #172]	; (8024674 <validate_structure+0x1ac>)
 80245c6:	2700      	movs	r7, #0
 80245c8:	2064      	movs	r0, #100	; 0x64
 80245ca:	f44f 75c8 	mov.w	r5, #400	; 0x190
 80245ce:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 80245d2:	2a01      	cmp	r2, #1
 80245d4:	bf14      	ite	ne
 80245d6:	f856 c022 	ldrne.w	ip, [r6, r2, lsl #2]
 80245da:	469c      	moveq	ip, r3
 80245dc:	4561      	cmp	r1, ip
 80245de:	ddeb      	ble.n	80245b8 <validate_structure+0xf0>
 80245e0:	3201      	adds	r2, #1
 80245e2:	eba1 010c 	sub.w	r1, r1, ip
 80245e6:	2a0c      	cmp	r2, #12
 80245e8:	60e1      	str	r1, [r4, #12]
 80245ea:	6122      	str	r2, [r4, #16]
 80245ec:	d1ef      	bne.n	80245ce <validate_structure+0x106>
 80245ee:	6963      	ldr	r3, [r4, #20]
 80245f0:	1c5a      	adds	r2, r3, #1
 80245f2:	0791      	lsls	r1, r2, #30
 80245f4:	e9c4 7204 	strd	r7, r2, [r4, #16]
 80245f8:	d137      	bne.n	802466a <validate_structure+0x1a2>
 80245fa:	fb92 f1f0 	sdiv	r1, r2, r0
 80245fe:	fb00 2211 	mls	r2, r0, r1, r2
 8024602:	2a00      	cmp	r2, #0
 8024604:	d133      	bne.n	802466e <validate_structure+0x1a6>
 8024606:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 802460a:	fb93 f2f5 	sdiv	r2, r3, r5
 802460e:	fb05 3312 	mls	r3, r5, r2, r3
 8024612:	2b00      	cmp	r3, #0
 8024614:	bf14      	ite	ne
 8024616:	231c      	movne	r3, #28
 8024618:	231d      	moveq	r3, #29
 802461a:	e7d8      	b.n	80245ce <validate_structure+0x106>
 802461c:	6921      	ldr	r1, [r4, #16]
 802461e:	3901      	subs	r1, #1
 8024620:	6121      	str	r1, [r4, #16]
 8024622:	3101      	adds	r1, #1
 8024624:	d114      	bne.n	8024650 <validate_structure+0x188>
 8024626:	6963      	ldr	r3, [r4, #20]
 8024628:	1e5a      	subs	r2, r3, #1
 802462a:	0791      	lsls	r1, r2, #30
 802462c:	e9c4 6204 	strd	r6, r2, [r4, #16]
 8024630:	d117      	bne.n	8024662 <validate_structure+0x19a>
 8024632:	fb92 f1f0 	sdiv	r1, r2, r0
 8024636:	fb00 2211 	mls	r2, r0, r1, r2
 802463a:	b9a2      	cbnz	r2, 8024666 <validate_structure+0x19e>
 802463c:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 8024640:	fb93 f2f5 	sdiv	r2, r3, r5
 8024644:	fb05 3312 	mls	r3, r5, r2, r3
 8024648:	2b00      	cmp	r3, #0
 802464a:	bf14      	ite	ne
 802464c:	231c      	movne	r3, #28
 802464e:	231d      	moveq	r3, #29
 8024650:	6922      	ldr	r2, [r4, #16]
 8024652:	2a01      	cmp	r2, #1
 8024654:	bf14      	ite	ne
 8024656:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 802465a:	461a      	moveq	r2, r3
 802465c:	4462      	add	r2, ip
 802465e:	60e2      	str	r2, [r4, #12]
 8024660:	e7a5      	b.n	80245ae <validate_structure+0xe6>
 8024662:	231c      	movs	r3, #28
 8024664:	e7f4      	b.n	8024650 <validate_structure+0x188>
 8024666:	231d      	movs	r3, #29
 8024668:	e7f2      	b.n	8024650 <validate_structure+0x188>
 802466a:	231c      	movs	r3, #28
 802466c:	e7af      	b.n	80245ce <validate_structure+0x106>
 802466e:	231d      	movs	r3, #29
 8024670:	e7ad      	b.n	80245ce <validate_structure+0x106>
 8024672:	bf00      	nop
 8024674:	08045e1c 	.word	0x08045e1c

08024678 <mktime>:
 8024678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802467c:	b085      	sub	sp, #20
 802467e:	4607      	mov	r7, r0
 8024680:	f003 fa62 	bl	8027b48 <__gettzinfo>
 8024684:	4681      	mov	r9, r0
 8024686:	4638      	mov	r0, r7
 8024688:	f7ff ff1e 	bl	80244c8 <validate_structure>
 802468c:	e9d7 4000 	ldrd	r4, r0, [r7]
 8024690:	233c      	movs	r3, #60	; 0x3c
 8024692:	fb03 4400 	mla	r4, r3, r0, r4
 8024696:	68b8      	ldr	r0, [r7, #8]
 8024698:	4abc      	ldr	r2, [pc, #752]	; (802498c <mktime+0x314>)
 802469a:	697e      	ldr	r6, [r7, #20]
 802469c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80246a0:	fb03 4400 	mla	r4, r3, r0, r4
 80246a4:	e9d7 5303 	ldrd	r5, r3, [r7, #12]
 80246a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80246ac:	3d01      	subs	r5, #1
 80246ae:	2b01      	cmp	r3, #1
 80246b0:	4415      	add	r5, r2
 80246b2:	dd11      	ble.n	80246d8 <mktime+0x60>
 80246b4:	07b1      	lsls	r1, r6, #30
 80246b6:	d10f      	bne.n	80246d8 <mktime+0x60>
 80246b8:	2264      	movs	r2, #100	; 0x64
 80246ba:	fb96 f3f2 	sdiv	r3, r6, r2
 80246be:	fb02 6313 	mls	r3, r2, r3, r6
 80246c2:	b943      	cbnz	r3, 80246d6 <mktime+0x5e>
 80246c4:	f206 736c 	addw	r3, r6, #1900	; 0x76c
 80246c8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80246cc:	fb93 f1f2 	sdiv	r1, r3, r2
 80246d0:	fb02 3311 	mls	r3, r2, r1, r3
 80246d4:	b903      	cbnz	r3, 80246d8 <mktime+0x60>
 80246d6:	3501      	adds	r5, #1
 80246d8:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 80246dc:	3310      	adds	r3, #16
 80246de:	f644 6220 	movw	r2, #20000	; 0x4e20
 80246e2:	4293      	cmp	r3, r2
 80246e4:	61fd      	str	r5, [r7, #28]
 80246e6:	f200 815d 	bhi.w	80249a4 <mktime+0x32c>
 80246ea:	2e46      	cmp	r6, #70	; 0x46
 80246ec:	dd71      	ble.n	80247d2 <mktime+0x15a>
 80246ee:	2346      	movs	r3, #70	; 0x46
 80246f0:	f240 1c6d 	movw	ip, #365	; 0x16d
 80246f4:	2164      	movs	r1, #100	; 0x64
 80246f6:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80246fa:	079a      	lsls	r2, r3, #30
 80246fc:	d163      	bne.n	80247c6 <mktime+0x14e>
 80246fe:	fb93 f2f1 	sdiv	r2, r3, r1
 8024702:	fb01 3212 	mls	r2, r1, r2, r3
 8024706:	2a00      	cmp	r2, #0
 8024708:	d160      	bne.n	80247cc <mktime+0x154>
 802470a:	f203 726c 	addw	r2, r3, #1900	; 0x76c
 802470e:	fb92 fef0 	sdiv	lr, r2, r0
 8024712:	fb00 221e 	mls	r2, r0, lr, r2
 8024716:	2a00      	cmp	r2, #0
 8024718:	bf14      	ite	ne
 802471a:	4662      	movne	r2, ip
 802471c:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8024720:	3301      	adds	r3, #1
 8024722:	429e      	cmp	r6, r3
 8024724:	4415      	add	r5, r2
 8024726:	d1e8      	bne.n	80246fa <mktime+0x82>
 8024728:	4b99      	ldr	r3, [pc, #612]	; (8024990 <mktime+0x318>)
 802472a:	ea4f 78e4 	mov.w	r8, r4, asr #31
 802472e:	fbc5 4803 	smlal	r4, r8, r5, r3
 8024732:	f001 fffd 	bl	8026730 <__tz_lock>
 8024736:	f002 f807 	bl	8026748 <_tzset_unlocked>
 802473a:	4b96      	ldr	r3, [pc, #600]	; (8024994 <mktime+0x31c>)
 802473c:	f8d3 b000 	ldr.w	fp, [r3]
 8024740:	f1bb 0f00 	cmp.w	fp, #0
 8024744:	d039      	beq.n	80247ba <mktime+0x142>
 8024746:	f8d7 b020 	ldr.w	fp, [r7, #32]
 802474a:	6978      	ldr	r0, [r7, #20]
 802474c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8024750:	f1bb 0f01 	cmp.w	fp, #1
 8024754:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8024758:	46da      	mov	sl, fp
 802475a:	bfa8      	it	ge
 802475c:	f04f 0a01 	movge.w	sl, #1
 8024760:	4283      	cmp	r3, r0
 8024762:	d178      	bne.n	8024856 <mktime+0x1de>
 8024764:	e9d9 3208 	ldrd	r3, r2, [r9, #32]
 8024768:	f8d9 1050 	ldr.w	r1, [r9, #80]	; 0x50
 802476c:	f8d9 e04c 	ldr.w	lr, [r9, #76]	; 0x4c
 8024770:	1a5b      	subs	r3, r3, r1
 8024772:	9302      	str	r3, [sp, #8]
 8024774:	eb62 73e1 	sbc.w	r3, r2, r1, asr #31
 8024778:	9303      	str	r3, [sp, #12]
 802477a:	f8d9 2028 	ldr.w	r2, [r9, #40]	; 0x28
 802477e:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8024782:	9301      	str	r3, [sp, #4]
 8024784:	ebb3 0c02 	subs.w	ip, r3, r2
 8024788:	eb6e 70e2 	sbc.w	r0, lr, r2, asr #31
 802478c:	4564      	cmp	r4, ip
 802478e:	eb78 0300 	sbcs.w	r3, r8, r0
 8024792:	da66      	bge.n	8024862 <mktime+0x1ea>
 8024794:	f8d9 3000 	ldr.w	r3, [r9]
 8024798:	2b00      	cmp	r3, #0
 802479a:	d06f      	beq.n	802487c <mktime+0x204>
 802479c:	9b02      	ldr	r3, [sp, #8]
 802479e:	429c      	cmp	r4, r3
 80247a0:	9b03      	ldr	r3, [sp, #12]
 80247a2:	eb78 0303 	sbcs.w	r3, r8, r3
 80247a6:	db03      	blt.n	80247b0 <mktime+0x138>
 80247a8:	4564      	cmp	r4, ip
 80247aa:	eb78 0300 	sbcs.w	r3, r8, r0
 80247ae:	db6b      	blt.n	8024888 <mktime+0x210>
 80247b0:	f1bb 0f00 	cmp.w	fp, #0
 80247b4:	f04f 0b00 	mov.w	fp, #0
 80247b8:	da6b      	bge.n	8024892 <mktime+0x21a>
 80247ba:	f8d9 1028 	ldr.w	r1, [r9, #40]	; 0x28
 80247be:	190c      	adds	r4, r1, r4
 80247c0:	eb48 78e1 	adc.w	r8, r8, r1, asr #31
 80247c4:	e0a9      	b.n	802491a <mktime+0x2a2>
 80247c6:	f240 126d 	movw	r2, #365	; 0x16d
 80247ca:	e7a9      	b.n	8024720 <mktime+0xa8>
 80247cc:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 80247d0:	e7a6      	b.n	8024720 <mktime+0xa8>
 80247d2:	d0a9      	beq.n	8024728 <mktime+0xb0>
 80247d4:	2345      	movs	r3, #69	; 0x45
 80247d6:	f240 1c6d 	movw	ip, #365	; 0x16d
 80247da:	2164      	movs	r1, #100	; 0x64
 80247dc:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80247e0:	e012      	b.n	8024808 <mktime+0x190>
 80247e2:	bb62      	cbnz	r2, 802483e <mktime+0x1c6>
 80247e4:	fb93 f2f1 	sdiv	r2, r3, r1
 80247e8:	fb01 3212 	mls	r2, r1, r2, r3
 80247ec:	bb52      	cbnz	r2, 8024844 <mktime+0x1cc>
 80247ee:	f203 726c 	addw	r2, r3, #1900	; 0x76c
 80247f2:	fb92 fef0 	sdiv	lr, r2, r0
 80247f6:	fb00 221e 	mls	r2, r0, lr, r2
 80247fa:	2a00      	cmp	r2, #0
 80247fc:	bf14      	ite	ne
 80247fe:	4662      	movne	r2, ip
 8024800:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8024804:	1aad      	subs	r5, r5, r2
 8024806:	3b01      	subs	r3, #1
 8024808:	429e      	cmp	r6, r3
 802480a:	f003 0203 	and.w	r2, r3, #3
 802480e:	dbe8      	blt.n	80247e2 <mktime+0x16a>
 8024810:	b9da      	cbnz	r2, 802484a <mktime+0x1d2>
 8024812:	2264      	movs	r2, #100	; 0x64
 8024814:	fb96 f3f2 	sdiv	r3, r6, r2
 8024818:	fb02 6313 	mls	r3, r2, r3, r6
 802481c:	b9c3      	cbnz	r3, 8024850 <mktime+0x1d8>
 802481e:	f206 736c 	addw	r3, r6, #1900	; 0x76c
 8024822:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8024826:	fb93 f1f2 	sdiv	r1, r3, r2
 802482a:	fb02 3311 	mls	r3, r2, r1, r3
 802482e:	2b00      	cmp	r3, #0
 8024830:	f240 136d 	movw	r3, #365	; 0x16d
 8024834:	bf08      	it	eq
 8024836:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 802483a:	1aed      	subs	r5, r5, r3
 802483c:	e774      	b.n	8024728 <mktime+0xb0>
 802483e:	f240 126d 	movw	r2, #365	; 0x16d
 8024842:	e7df      	b.n	8024804 <mktime+0x18c>
 8024844:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8024848:	e7dc      	b.n	8024804 <mktime+0x18c>
 802484a:	f240 136d 	movw	r3, #365	; 0x16d
 802484e:	e7f4      	b.n	802483a <mktime+0x1c2>
 8024850:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8024854:	e7f1      	b.n	802483a <mktime+0x1c2>
 8024856:	f001 fec1 	bl	80265dc <__tzcalc_limits>
 802485a:	2800      	cmp	r0, #0
 802485c:	d182      	bne.n	8024764 <mktime+0xec>
 802485e:	46d3      	mov	fp, sl
 8024860:	e050      	b.n	8024904 <mktime+0x28c>
 8024862:	9b01      	ldr	r3, [sp, #4]
 8024864:	1a5b      	subs	r3, r3, r1
 8024866:	9301      	str	r3, [sp, #4]
 8024868:	ea4f 73e1 	mov.w	r3, r1, asr #31
 802486c:	eb6e 0e03 	sbc.w	lr, lr, r3
 8024870:	9b01      	ldr	r3, [sp, #4]
 8024872:	429c      	cmp	r4, r3
 8024874:	eb78 030e 	sbcs.w	r3, r8, lr
 8024878:	dbf1      	blt.n	802485e <mktime+0x1e6>
 802487a:	e78b      	b.n	8024794 <mktime+0x11c>
 802487c:	9b02      	ldr	r3, [sp, #8]
 802487e:	429c      	cmp	r4, r3
 8024880:	9b03      	ldr	r3, [sp, #12]
 8024882:	eb78 0303 	sbcs.w	r3, r8, r3
 8024886:	db8f      	blt.n	80247a8 <mktime+0x130>
 8024888:	f1bb 0f00 	cmp.w	fp, #0
 802488c:	db3e      	blt.n	802490c <mktime+0x294>
 802488e:	f04f 0b01 	mov.w	fp, #1
 8024892:	ea8a 0a0b 	eor.w	sl, sl, fp
 8024896:	f1ba 0f01 	cmp.w	sl, #1
 802489a:	d133      	bne.n	8024904 <mktime+0x28c>
 802489c:	f1bb 0f00 	cmp.w	fp, #0
 80248a0:	d04e      	beq.n	8024940 <mktime+0x2c8>
 80248a2:	1a52      	subs	r2, r2, r1
 80248a4:	683b      	ldr	r3, [r7, #0]
 80248a6:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 80248aa:	4413      	add	r3, r2
 80248ac:	1914      	adds	r4, r2, r4
 80248ae:	603b      	str	r3, [r7, #0]
 80248b0:	4638      	mov	r0, r7
 80248b2:	eb48 78e2 	adc.w	r8, r8, r2, asr #31
 80248b6:	f7ff fe07 	bl	80244c8 <validate_structure>
 80248ba:	68fa      	ldr	r2, [r7, #12]
 80248bc:	ebb2 020a 	subs.w	r2, r2, sl
 80248c0:	d020      	beq.n	8024904 <mktime+0x28c>
 80248c2:	2a01      	cmp	r2, #1
 80248c4:	dc3e      	bgt.n	8024944 <mktime+0x2cc>
 80248c6:	1c90      	adds	r0, r2, #2
 80248c8:	bfd8      	it	le
 80248ca:	2201      	movle	r2, #1
 80248cc:	69fb      	ldr	r3, [r7, #28]
 80248ce:	18d3      	adds	r3, r2, r3
 80248d0:	4415      	add	r5, r2
 80248d2:	d540      	bpl.n	8024956 <mktime+0x2de>
 80248d4:	1e73      	subs	r3, r6, #1
 80248d6:	0799      	lsls	r1, r3, #30
 80248d8:	d137      	bne.n	802494a <mktime+0x2d2>
 80248da:	2264      	movs	r2, #100	; 0x64
 80248dc:	fb93 f1f2 	sdiv	r1, r3, r2
 80248e0:	fb02 3311 	mls	r3, r2, r1, r3
 80248e4:	bba3      	cbnz	r3, 8024950 <mktime+0x2d8>
 80248e6:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80248ea:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 80248ee:	fb96 f2f3 	sdiv	r2, r6, r3
 80248f2:	fb03 6612 	mls	r6, r3, r2, r6
 80248f6:	2e00      	cmp	r6, #0
 80248f8:	f240 136d 	movw	r3, #365	; 0x16d
 80248fc:	bf18      	it	ne
 80248fe:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 8024902:	61fb      	str	r3, [r7, #28]
 8024904:	f1bb 0f01 	cmp.w	fp, #1
 8024908:	f47f af57 	bne.w	80247ba <mktime+0x142>
 802490c:	f8d9 1050 	ldr.w	r1, [r9, #80]	; 0x50
 8024910:	190c      	adds	r4, r1, r4
 8024912:	eb48 78e1 	adc.w	r8, r8, r1, asr #31
 8024916:	f04f 0b01 	mov.w	fp, #1
 802491a:	f001 ff0f 	bl	802673c <__tz_unlock>
 802491e:	3504      	adds	r5, #4
 8024920:	2307      	movs	r3, #7
 8024922:	fb95 f3f3 	sdiv	r3, r5, r3
 8024926:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 802492a:	1aed      	subs	r5, r5, r3
 802492c:	bf48      	it	mi
 802492e:	3507      	addmi	r5, #7
 8024930:	f8c7 b020 	str.w	fp, [r7, #32]
 8024934:	61bd      	str	r5, [r7, #24]
 8024936:	4620      	mov	r0, r4
 8024938:	4641      	mov	r1, r8
 802493a:	b005      	add	sp, #20
 802493c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024940:	1a8a      	subs	r2, r1, r2
 8024942:	e7af      	b.n	80248a4 <mktime+0x22c>
 8024944:	f04f 32ff 	mov.w	r2, #4294967295
 8024948:	e7c0      	b.n	80248cc <mktime+0x254>
 802494a:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 802494e:	e7d8      	b.n	8024902 <mktime+0x28a>
 8024950:	f240 136d 	movw	r3, #365	; 0x16d
 8024954:	e7d5      	b.n	8024902 <mktime+0x28a>
 8024956:	07b2      	lsls	r2, r6, #30
 8024958:	d11e      	bne.n	8024998 <mktime+0x320>
 802495a:	2164      	movs	r1, #100	; 0x64
 802495c:	fb96 f2f1 	sdiv	r2, r6, r1
 8024960:	fb01 6212 	mls	r2, r1, r2, r6
 8024964:	b9da      	cbnz	r2, 802499e <mktime+0x326>
 8024966:	f44f 72c8 	mov.w	r2, #400	; 0x190
 802496a:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 802496e:	fb96 f1f2 	sdiv	r1, r6, r2
 8024972:	fb02 6611 	mls	r6, r2, r1, r6
 8024976:	2e00      	cmp	r6, #0
 8024978:	f240 126d 	movw	r2, #365	; 0x16d
 802497c:	bf08      	it	eq
 802497e:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8024982:	4293      	cmp	r3, r2
 8024984:	bfa8      	it	ge
 8024986:	1a9b      	subge	r3, r3, r2
 8024988:	e7bb      	b.n	8024902 <mktime+0x28a>
 802498a:	bf00      	nop
 802498c:	08045e4c 	.word	0x08045e4c
 8024990:	00015180 	.word	0x00015180
 8024994:	2002fd84 	.word	0x2002fd84
 8024998:	f240 126d 	movw	r2, #365	; 0x16d
 802499c:	e7f1      	b.n	8024982 <mktime+0x30a>
 802499e:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 80249a2:	e7ee      	b.n	8024982 <mktime+0x30a>
 80249a4:	f04f 34ff 	mov.w	r4, #4294967295
 80249a8:	46a0      	mov	r8, r4
 80249aa:	e7c4      	b.n	8024936 <mktime+0x2be>

080249ac <_free_r>:
 80249ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80249ae:	2900      	cmp	r1, #0
 80249b0:	d044      	beq.n	8024a3c <_free_r+0x90>
 80249b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80249b6:	9001      	str	r0, [sp, #4]
 80249b8:	2b00      	cmp	r3, #0
 80249ba:	f1a1 0404 	sub.w	r4, r1, #4
 80249be:	bfb8      	it	lt
 80249c0:	18e4      	addlt	r4, r4, r3
 80249c2:	f003 f9f1 	bl	8027da8 <__malloc_lock>
 80249c6:	4a1e      	ldr	r2, [pc, #120]	; (8024a40 <_free_r+0x94>)
 80249c8:	9801      	ldr	r0, [sp, #4]
 80249ca:	6813      	ldr	r3, [r2, #0]
 80249cc:	b933      	cbnz	r3, 80249dc <_free_r+0x30>
 80249ce:	6063      	str	r3, [r4, #4]
 80249d0:	6014      	str	r4, [r2, #0]
 80249d2:	b003      	add	sp, #12
 80249d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80249d8:	f003 b9ec 	b.w	8027db4 <__malloc_unlock>
 80249dc:	42a3      	cmp	r3, r4
 80249de:	d908      	bls.n	80249f2 <_free_r+0x46>
 80249e0:	6825      	ldr	r5, [r4, #0]
 80249e2:	1961      	adds	r1, r4, r5
 80249e4:	428b      	cmp	r3, r1
 80249e6:	bf01      	itttt	eq
 80249e8:	6819      	ldreq	r1, [r3, #0]
 80249ea:	685b      	ldreq	r3, [r3, #4]
 80249ec:	1949      	addeq	r1, r1, r5
 80249ee:	6021      	streq	r1, [r4, #0]
 80249f0:	e7ed      	b.n	80249ce <_free_r+0x22>
 80249f2:	461a      	mov	r2, r3
 80249f4:	685b      	ldr	r3, [r3, #4]
 80249f6:	b10b      	cbz	r3, 80249fc <_free_r+0x50>
 80249f8:	42a3      	cmp	r3, r4
 80249fa:	d9fa      	bls.n	80249f2 <_free_r+0x46>
 80249fc:	6811      	ldr	r1, [r2, #0]
 80249fe:	1855      	adds	r5, r2, r1
 8024a00:	42a5      	cmp	r5, r4
 8024a02:	d10b      	bne.n	8024a1c <_free_r+0x70>
 8024a04:	6824      	ldr	r4, [r4, #0]
 8024a06:	4421      	add	r1, r4
 8024a08:	1854      	adds	r4, r2, r1
 8024a0a:	42a3      	cmp	r3, r4
 8024a0c:	6011      	str	r1, [r2, #0]
 8024a0e:	d1e0      	bne.n	80249d2 <_free_r+0x26>
 8024a10:	681c      	ldr	r4, [r3, #0]
 8024a12:	685b      	ldr	r3, [r3, #4]
 8024a14:	6053      	str	r3, [r2, #4]
 8024a16:	4421      	add	r1, r4
 8024a18:	6011      	str	r1, [r2, #0]
 8024a1a:	e7da      	b.n	80249d2 <_free_r+0x26>
 8024a1c:	d902      	bls.n	8024a24 <_free_r+0x78>
 8024a1e:	230c      	movs	r3, #12
 8024a20:	6003      	str	r3, [r0, #0]
 8024a22:	e7d6      	b.n	80249d2 <_free_r+0x26>
 8024a24:	6825      	ldr	r5, [r4, #0]
 8024a26:	1961      	adds	r1, r4, r5
 8024a28:	428b      	cmp	r3, r1
 8024a2a:	bf04      	itt	eq
 8024a2c:	6819      	ldreq	r1, [r3, #0]
 8024a2e:	685b      	ldreq	r3, [r3, #4]
 8024a30:	6063      	str	r3, [r4, #4]
 8024a32:	bf04      	itt	eq
 8024a34:	1949      	addeq	r1, r1, r5
 8024a36:	6021      	streq	r1, [r4, #0]
 8024a38:	6054      	str	r4, [r2, #4]
 8024a3a:	e7ca      	b.n	80249d2 <_free_r+0x26>
 8024a3c:	b003      	add	sp, #12
 8024a3e:	bd30      	pop	{r4, r5, pc}
 8024a40:	2002fd5c 	.word	0x2002fd5c

08024a44 <sbrk_aligned>:
 8024a44:	b570      	push	{r4, r5, r6, lr}
 8024a46:	4e0e      	ldr	r6, [pc, #56]	; (8024a80 <sbrk_aligned+0x3c>)
 8024a48:	460c      	mov	r4, r1
 8024a4a:	6831      	ldr	r1, [r6, #0]
 8024a4c:	4605      	mov	r5, r0
 8024a4e:	b911      	cbnz	r1, 8024a56 <sbrk_aligned+0x12>
 8024a50:	f000 fe76 	bl	8025740 <_sbrk_r>
 8024a54:	6030      	str	r0, [r6, #0]
 8024a56:	4621      	mov	r1, r4
 8024a58:	4628      	mov	r0, r5
 8024a5a:	f000 fe71 	bl	8025740 <_sbrk_r>
 8024a5e:	1c43      	adds	r3, r0, #1
 8024a60:	d00a      	beq.n	8024a78 <sbrk_aligned+0x34>
 8024a62:	1cc4      	adds	r4, r0, #3
 8024a64:	f024 0403 	bic.w	r4, r4, #3
 8024a68:	42a0      	cmp	r0, r4
 8024a6a:	d007      	beq.n	8024a7c <sbrk_aligned+0x38>
 8024a6c:	1a21      	subs	r1, r4, r0
 8024a6e:	4628      	mov	r0, r5
 8024a70:	f000 fe66 	bl	8025740 <_sbrk_r>
 8024a74:	3001      	adds	r0, #1
 8024a76:	d101      	bne.n	8024a7c <sbrk_aligned+0x38>
 8024a78:	f04f 34ff 	mov.w	r4, #4294967295
 8024a7c:	4620      	mov	r0, r4
 8024a7e:	bd70      	pop	{r4, r5, r6, pc}
 8024a80:	2002fd60 	.word	0x2002fd60

08024a84 <_malloc_r>:
 8024a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8024a88:	1ccd      	adds	r5, r1, #3
 8024a8a:	f025 0503 	bic.w	r5, r5, #3
 8024a8e:	3508      	adds	r5, #8
 8024a90:	2d0c      	cmp	r5, #12
 8024a92:	bf38      	it	cc
 8024a94:	250c      	movcc	r5, #12
 8024a96:	2d00      	cmp	r5, #0
 8024a98:	4607      	mov	r7, r0
 8024a9a:	db01      	blt.n	8024aa0 <_malloc_r+0x1c>
 8024a9c:	42a9      	cmp	r1, r5
 8024a9e:	d905      	bls.n	8024aac <_malloc_r+0x28>
 8024aa0:	230c      	movs	r3, #12
 8024aa2:	603b      	str	r3, [r7, #0]
 8024aa4:	2600      	movs	r6, #0
 8024aa6:	4630      	mov	r0, r6
 8024aa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8024aac:	4e2e      	ldr	r6, [pc, #184]	; (8024b68 <_malloc_r+0xe4>)
 8024aae:	f003 f97b 	bl	8027da8 <__malloc_lock>
 8024ab2:	6833      	ldr	r3, [r6, #0]
 8024ab4:	461c      	mov	r4, r3
 8024ab6:	bb34      	cbnz	r4, 8024b06 <_malloc_r+0x82>
 8024ab8:	4629      	mov	r1, r5
 8024aba:	4638      	mov	r0, r7
 8024abc:	f7ff ffc2 	bl	8024a44 <sbrk_aligned>
 8024ac0:	1c43      	adds	r3, r0, #1
 8024ac2:	4604      	mov	r4, r0
 8024ac4:	d14d      	bne.n	8024b62 <_malloc_r+0xde>
 8024ac6:	6834      	ldr	r4, [r6, #0]
 8024ac8:	4626      	mov	r6, r4
 8024aca:	2e00      	cmp	r6, #0
 8024acc:	d140      	bne.n	8024b50 <_malloc_r+0xcc>
 8024ace:	6823      	ldr	r3, [r4, #0]
 8024ad0:	4631      	mov	r1, r6
 8024ad2:	4638      	mov	r0, r7
 8024ad4:	eb04 0803 	add.w	r8, r4, r3
 8024ad8:	f000 fe32 	bl	8025740 <_sbrk_r>
 8024adc:	4580      	cmp	r8, r0
 8024ade:	d13a      	bne.n	8024b56 <_malloc_r+0xd2>
 8024ae0:	6821      	ldr	r1, [r4, #0]
 8024ae2:	3503      	adds	r5, #3
 8024ae4:	1a6d      	subs	r5, r5, r1
 8024ae6:	f025 0503 	bic.w	r5, r5, #3
 8024aea:	3508      	adds	r5, #8
 8024aec:	2d0c      	cmp	r5, #12
 8024aee:	bf38      	it	cc
 8024af0:	250c      	movcc	r5, #12
 8024af2:	4629      	mov	r1, r5
 8024af4:	4638      	mov	r0, r7
 8024af6:	f7ff ffa5 	bl	8024a44 <sbrk_aligned>
 8024afa:	3001      	adds	r0, #1
 8024afc:	d02b      	beq.n	8024b56 <_malloc_r+0xd2>
 8024afe:	6823      	ldr	r3, [r4, #0]
 8024b00:	442b      	add	r3, r5
 8024b02:	6023      	str	r3, [r4, #0]
 8024b04:	e00e      	b.n	8024b24 <_malloc_r+0xa0>
 8024b06:	6822      	ldr	r2, [r4, #0]
 8024b08:	1b52      	subs	r2, r2, r5
 8024b0a:	d41e      	bmi.n	8024b4a <_malloc_r+0xc6>
 8024b0c:	2a0b      	cmp	r2, #11
 8024b0e:	d916      	bls.n	8024b3e <_malloc_r+0xba>
 8024b10:	1961      	adds	r1, r4, r5
 8024b12:	42a3      	cmp	r3, r4
 8024b14:	6025      	str	r5, [r4, #0]
 8024b16:	bf18      	it	ne
 8024b18:	6059      	strne	r1, [r3, #4]
 8024b1a:	6863      	ldr	r3, [r4, #4]
 8024b1c:	bf08      	it	eq
 8024b1e:	6031      	streq	r1, [r6, #0]
 8024b20:	5162      	str	r2, [r4, r5]
 8024b22:	604b      	str	r3, [r1, #4]
 8024b24:	4638      	mov	r0, r7
 8024b26:	f104 060b 	add.w	r6, r4, #11
 8024b2a:	f003 f943 	bl	8027db4 <__malloc_unlock>
 8024b2e:	f026 0607 	bic.w	r6, r6, #7
 8024b32:	1d23      	adds	r3, r4, #4
 8024b34:	1af2      	subs	r2, r6, r3
 8024b36:	d0b6      	beq.n	8024aa6 <_malloc_r+0x22>
 8024b38:	1b9b      	subs	r3, r3, r6
 8024b3a:	50a3      	str	r3, [r4, r2]
 8024b3c:	e7b3      	b.n	8024aa6 <_malloc_r+0x22>
 8024b3e:	6862      	ldr	r2, [r4, #4]
 8024b40:	42a3      	cmp	r3, r4
 8024b42:	bf0c      	ite	eq
 8024b44:	6032      	streq	r2, [r6, #0]
 8024b46:	605a      	strne	r2, [r3, #4]
 8024b48:	e7ec      	b.n	8024b24 <_malloc_r+0xa0>
 8024b4a:	4623      	mov	r3, r4
 8024b4c:	6864      	ldr	r4, [r4, #4]
 8024b4e:	e7b2      	b.n	8024ab6 <_malloc_r+0x32>
 8024b50:	4634      	mov	r4, r6
 8024b52:	6876      	ldr	r6, [r6, #4]
 8024b54:	e7b9      	b.n	8024aca <_malloc_r+0x46>
 8024b56:	230c      	movs	r3, #12
 8024b58:	603b      	str	r3, [r7, #0]
 8024b5a:	4638      	mov	r0, r7
 8024b5c:	f003 f92a 	bl	8027db4 <__malloc_unlock>
 8024b60:	e7a1      	b.n	8024aa6 <_malloc_r+0x22>
 8024b62:	6025      	str	r5, [r4, #0]
 8024b64:	e7de      	b.n	8024b24 <_malloc_r+0xa0>
 8024b66:	bf00      	nop
 8024b68:	2002fd5c 	.word	0x2002fd5c

08024b6c <__cvt>:
 8024b6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8024b6e:	ed2d 8b02 	vpush	{d8}
 8024b72:	eeb0 8b40 	vmov.f64	d8, d0
 8024b76:	b085      	sub	sp, #20
 8024b78:	4617      	mov	r7, r2
 8024b7a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8024b7c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8024b7e:	ee18 2a90 	vmov	r2, s17
 8024b82:	f025 0520 	bic.w	r5, r5, #32
 8024b86:	2a00      	cmp	r2, #0
 8024b88:	bfb6      	itet	lt
 8024b8a:	222d      	movlt	r2, #45	; 0x2d
 8024b8c:	2200      	movge	r2, #0
 8024b8e:	eeb1 8b40 	vneglt.f64	d8, d0
 8024b92:	2d46      	cmp	r5, #70	; 0x46
 8024b94:	460c      	mov	r4, r1
 8024b96:	701a      	strb	r2, [r3, #0]
 8024b98:	d004      	beq.n	8024ba4 <__cvt+0x38>
 8024b9a:	2d45      	cmp	r5, #69	; 0x45
 8024b9c:	d100      	bne.n	8024ba0 <__cvt+0x34>
 8024b9e:	3401      	adds	r4, #1
 8024ba0:	2102      	movs	r1, #2
 8024ba2:	e000      	b.n	8024ba6 <__cvt+0x3a>
 8024ba4:	2103      	movs	r1, #3
 8024ba6:	ab03      	add	r3, sp, #12
 8024ba8:	9301      	str	r3, [sp, #4]
 8024baa:	ab02      	add	r3, sp, #8
 8024bac:	9300      	str	r3, [sp, #0]
 8024bae:	4622      	mov	r2, r4
 8024bb0:	4633      	mov	r3, r6
 8024bb2:	eeb0 0b48 	vmov.f64	d0, d8
 8024bb6:	f002 f93b 	bl	8026e30 <_dtoa_r>
 8024bba:	2d47      	cmp	r5, #71	; 0x47
 8024bbc:	d101      	bne.n	8024bc2 <__cvt+0x56>
 8024bbe:	07fb      	lsls	r3, r7, #31
 8024bc0:	d51a      	bpl.n	8024bf8 <__cvt+0x8c>
 8024bc2:	2d46      	cmp	r5, #70	; 0x46
 8024bc4:	eb00 0204 	add.w	r2, r0, r4
 8024bc8:	d10c      	bne.n	8024be4 <__cvt+0x78>
 8024bca:	7803      	ldrb	r3, [r0, #0]
 8024bcc:	2b30      	cmp	r3, #48	; 0x30
 8024bce:	d107      	bne.n	8024be0 <__cvt+0x74>
 8024bd0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8024bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024bd8:	bf1c      	itt	ne
 8024bda:	f1c4 0401 	rsbne	r4, r4, #1
 8024bde:	6034      	strne	r4, [r6, #0]
 8024be0:	6833      	ldr	r3, [r6, #0]
 8024be2:	441a      	add	r2, r3
 8024be4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8024be8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024bec:	bf08      	it	eq
 8024bee:	9203      	streq	r2, [sp, #12]
 8024bf0:	2130      	movs	r1, #48	; 0x30
 8024bf2:	9b03      	ldr	r3, [sp, #12]
 8024bf4:	4293      	cmp	r3, r2
 8024bf6:	d307      	bcc.n	8024c08 <__cvt+0x9c>
 8024bf8:	9b03      	ldr	r3, [sp, #12]
 8024bfa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8024bfc:	1a1b      	subs	r3, r3, r0
 8024bfe:	6013      	str	r3, [r2, #0]
 8024c00:	b005      	add	sp, #20
 8024c02:	ecbd 8b02 	vpop	{d8}
 8024c06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024c08:	1c5c      	adds	r4, r3, #1
 8024c0a:	9403      	str	r4, [sp, #12]
 8024c0c:	7019      	strb	r1, [r3, #0]
 8024c0e:	e7f0      	b.n	8024bf2 <__cvt+0x86>

08024c10 <__exponent>:
 8024c10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8024c12:	4603      	mov	r3, r0
 8024c14:	2900      	cmp	r1, #0
 8024c16:	bfb8      	it	lt
 8024c18:	4249      	neglt	r1, r1
 8024c1a:	f803 2b02 	strb.w	r2, [r3], #2
 8024c1e:	bfb4      	ite	lt
 8024c20:	222d      	movlt	r2, #45	; 0x2d
 8024c22:	222b      	movge	r2, #43	; 0x2b
 8024c24:	2909      	cmp	r1, #9
 8024c26:	7042      	strb	r2, [r0, #1]
 8024c28:	dd2a      	ble.n	8024c80 <__exponent+0x70>
 8024c2a:	f10d 0407 	add.w	r4, sp, #7
 8024c2e:	46a4      	mov	ip, r4
 8024c30:	270a      	movs	r7, #10
 8024c32:	46a6      	mov	lr, r4
 8024c34:	460a      	mov	r2, r1
 8024c36:	fb91 f6f7 	sdiv	r6, r1, r7
 8024c3a:	fb07 1516 	mls	r5, r7, r6, r1
 8024c3e:	3530      	adds	r5, #48	; 0x30
 8024c40:	2a63      	cmp	r2, #99	; 0x63
 8024c42:	f104 34ff 	add.w	r4, r4, #4294967295
 8024c46:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8024c4a:	4631      	mov	r1, r6
 8024c4c:	dcf1      	bgt.n	8024c32 <__exponent+0x22>
 8024c4e:	3130      	adds	r1, #48	; 0x30
 8024c50:	f1ae 0502 	sub.w	r5, lr, #2
 8024c54:	f804 1c01 	strb.w	r1, [r4, #-1]
 8024c58:	1c44      	adds	r4, r0, #1
 8024c5a:	4629      	mov	r1, r5
 8024c5c:	4561      	cmp	r1, ip
 8024c5e:	d30a      	bcc.n	8024c76 <__exponent+0x66>
 8024c60:	f10d 0209 	add.w	r2, sp, #9
 8024c64:	eba2 020e 	sub.w	r2, r2, lr
 8024c68:	4565      	cmp	r5, ip
 8024c6a:	bf88      	it	hi
 8024c6c:	2200      	movhi	r2, #0
 8024c6e:	4413      	add	r3, r2
 8024c70:	1a18      	subs	r0, r3, r0
 8024c72:	b003      	add	sp, #12
 8024c74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024c76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8024c7a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8024c7e:	e7ed      	b.n	8024c5c <__exponent+0x4c>
 8024c80:	2330      	movs	r3, #48	; 0x30
 8024c82:	3130      	adds	r1, #48	; 0x30
 8024c84:	7083      	strb	r3, [r0, #2]
 8024c86:	70c1      	strb	r1, [r0, #3]
 8024c88:	1d03      	adds	r3, r0, #4
 8024c8a:	e7f1      	b.n	8024c70 <__exponent+0x60>
 8024c8c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

08024c90 <_printf_float>:
 8024c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024c94:	b08b      	sub	sp, #44	; 0x2c
 8024c96:	460c      	mov	r4, r1
 8024c98:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8024c9c:	4616      	mov	r6, r2
 8024c9e:	461f      	mov	r7, r3
 8024ca0:	4605      	mov	r5, r0
 8024ca2:	f003 f805 	bl	8027cb0 <_localeconv_r>
 8024ca6:	f8d0 b000 	ldr.w	fp, [r0]
 8024caa:	4658      	mov	r0, fp
 8024cac:	f7db fad2 	bl	8000254 <strlen>
 8024cb0:	2300      	movs	r3, #0
 8024cb2:	9308      	str	r3, [sp, #32]
 8024cb4:	f8d8 3000 	ldr.w	r3, [r8]
 8024cb8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8024cbc:	6822      	ldr	r2, [r4, #0]
 8024cbe:	3307      	adds	r3, #7
 8024cc0:	f023 0307 	bic.w	r3, r3, #7
 8024cc4:	f103 0108 	add.w	r1, r3, #8
 8024cc8:	f8c8 1000 	str.w	r1, [r8]
 8024ccc:	4682      	mov	sl, r0
 8024cce:	e9d3 0100 	ldrd	r0, r1, [r3]
 8024cd2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8024cd6:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8024f38 <_printf_float+0x2a8>
 8024cda:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8024cde:	eeb0 6bc0 	vabs.f64	d6, d0
 8024ce2:	eeb4 6b47 	vcmp.f64	d6, d7
 8024ce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024cea:	dd24      	ble.n	8024d36 <_printf_float+0xa6>
 8024cec:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8024cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024cf4:	d502      	bpl.n	8024cfc <_printf_float+0x6c>
 8024cf6:	232d      	movs	r3, #45	; 0x2d
 8024cf8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8024cfc:	4b90      	ldr	r3, [pc, #576]	; (8024f40 <_printf_float+0x2b0>)
 8024cfe:	4891      	ldr	r0, [pc, #580]	; (8024f44 <_printf_float+0x2b4>)
 8024d00:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8024d04:	bf94      	ite	ls
 8024d06:	4698      	movls	r8, r3
 8024d08:	4680      	movhi	r8, r0
 8024d0a:	2303      	movs	r3, #3
 8024d0c:	6123      	str	r3, [r4, #16]
 8024d0e:	f022 0204 	bic.w	r2, r2, #4
 8024d12:	2300      	movs	r3, #0
 8024d14:	6022      	str	r2, [r4, #0]
 8024d16:	9304      	str	r3, [sp, #16]
 8024d18:	9700      	str	r7, [sp, #0]
 8024d1a:	4633      	mov	r3, r6
 8024d1c:	aa09      	add	r2, sp, #36	; 0x24
 8024d1e:	4621      	mov	r1, r4
 8024d20:	4628      	mov	r0, r5
 8024d22:	f000 f9d3 	bl	80250cc <_printf_common>
 8024d26:	3001      	adds	r0, #1
 8024d28:	f040 808a 	bne.w	8024e40 <_printf_float+0x1b0>
 8024d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8024d30:	b00b      	add	sp, #44	; 0x2c
 8024d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024d36:	eeb4 0b40 	vcmp.f64	d0, d0
 8024d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024d3e:	d709      	bvc.n	8024d54 <_printf_float+0xc4>
 8024d40:	ee10 3a90 	vmov	r3, s1
 8024d44:	2b00      	cmp	r3, #0
 8024d46:	bfbc      	itt	lt
 8024d48:	232d      	movlt	r3, #45	; 0x2d
 8024d4a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8024d4e:	487e      	ldr	r0, [pc, #504]	; (8024f48 <_printf_float+0x2b8>)
 8024d50:	4b7e      	ldr	r3, [pc, #504]	; (8024f4c <_printf_float+0x2bc>)
 8024d52:	e7d5      	b.n	8024d00 <_printf_float+0x70>
 8024d54:	6863      	ldr	r3, [r4, #4]
 8024d56:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8024d5a:	9104      	str	r1, [sp, #16]
 8024d5c:	1c59      	adds	r1, r3, #1
 8024d5e:	d13c      	bne.n	8024dda <_printf_float+0x14a>
 8024d60:	2306      	movs	r3, #6
 8024d62:	6063      	str	r3, [r4, #4]
 8024d64:	2300      	movs	r3, #0
 8024d66:	9303      	str	r3, [sp, #12]
 8024d68:	ab08      	add	r3, sp, #32
 8024d6a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8024d6e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8024d72:	ab07      	add	r3, sp, #28
 8024d74:	6861      	ldr	r1, [r4, #4]
 8024d76:	9300      	str	r3, [sp, #0]
 8024d78:	6022      	str	r2, [r4, #0]
 8024d7a:	f10d 031b 	add.w	r3, sp, #27
 8024d7e:	4628      	mov	r0, r5
 8024d80:	f7ff fef4 	bl	8024b6c <__cvt>
 8024d84:	9b04      	ldr	r3, [sp, #16]
 8024d86:	9907      	ldr	r1, [sp, #28]
 8024d88:	2b47      	cmp	r3, #71	; 0x47
 8024d8a:	4680      	mov	r8, r0
 8024d8c:	d108      	bne.n	8024da0 <_printf_float+0x110>
 8024d8e:	1cc8      	adds	r0, r1, #3
 8024d90:	db02      	blt.n	8024d98 <_printf_float+0x108>
 8024d92:	6863      	ldr	r3, [r4, #4]
 8024d94:	4299      	cmp	r1, r3
 8024d96:	dd41      	ble.n	8024e1c <_printf_float+0x18c>
 8024d98:	f1a9 0902 	sub.w	r9, r9, #2
 8024d9c:	fa5f f989 	uxtb.w	r9, r9
 8024da0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8024da4:	d820      	bhi.n	8024de8 <_printf_float+0x158>
 8024da6:	3901      	subs	r1, #1
 8024da8:	464a      	mov	r2, r9
 8024daa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8024dae:	9107      	str	r1, [sp, #28]
 8024db0:	f7ff ff2e 	bl	8024c10 <__exponent>
 8024db4:	9a08      	ldr	r2, [sp, #32]
 8024db6:	9004      	str	r0, [sp, #16]
 8024db8:	1813      	adds	r3, r2, r0
 8024dba:	2a01      	cmp	r2, #1
 8024dbc:	6123      	str	r3, [r4, #16]
 8024dbe:	dc02      	bgt.n	8024dc6 <_printf_float+0x136>
 8024dc0:	6822      	ldr	r2, [r4, #0]
 8024dc2:	07d2      	lsls	r2, r2, #31
 8024dc4:	d501      	bpl.n	8024dca <_printf_float+0x13a>
 8024dc6:	3301      	adds	r3, #1
 8024dc8:	6123      	str	r3, [r4, #16]
 8024dca:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8024dce:	2b00      	cmp	r3, #0
 8024dd0:	d0a2      	beq.n	8024d18 <_printf_float+0x88>
 8024dd2:	232d      	movs	r3, #45	; 0x2d
 8024dd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8024dd8:	e79e      	b.n	8024d18 <_printf_float+0x88>
 8024dda:	9904      	ldr	r1, [sp, #16]
 8024ddc:	2947      	cmp	r1, #71	; 0x47
 8024dde:	d1c1      	bne.n	8024d64 <_printf_float+0xd4>
 8024de0:	2b00      	cmp	r3, #0
 8024de2:	d1bf      	bne.n	8024d64 <_printf_float+0xd4>
 8024de4:	2301      	movs	r3, #1
 8024de6:	e7bc      	b.n	8024d62 <_printf_float+0xd2>
 8024de8:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8024dec:	d118      	bne.n	8024e20 <_printf_float+0x190>
 8024dee:	2900      	cmp	r1, #0
 8024df0:	6863      	ldr	r3, [r4, #4]
 8024df2:	dd0b      	ble.n	8024e0c <_printf_float+0x17c>
 8024df4:	6121      	str	r1, [r4, #16]
 8024df6:	b913      	cbnz	r3, 8024dfe <_printf_float+0x16e>
 8024df8:	6822      	ldr	r2, [r4, #0]
 8024dfa:	07d0      	lsls	r0, r2, #31
 8024dfc:	d502      	bpl.n	8024e04 <_printf_float+0x174>
 8024dfe:	3301      	adds	r3, #1
 8024e00:	440b      	add	r3, r1
 8024e02:	6123      	str	r3, [r4, #16]
 8024e04:	2300      	movs	r3, #0
 8024e06:	65a1      	str	r1, [r4, #88]	; 0x58
 8024e08:	9304      	str	r3, [sp, #16]
 8024e0a:	e7de      	b.n	8024dca <_printf_float+0x13a>
 8024e0c:	b913      	cbnz	r3, 8024e14 <_printf_float+0x184>
 8024e0e:	6822      	ldr	r2, [r4, #0]
 8024e10:	07d2      	lsls	r2, r2, #31
 8024e12:	d501      	bpl.n	8024e18 <_printf_float+0x188>
 8024e14:	3302      	adds	r3, #2
 8024e16:	e7f4      	b.n	8024e02 <_printf_float+0x172>
 8024e18:	2301      	movs	r3, #1
 8024e1a:	e7f2      	b.n	8024e02 <_printf_float+0x172>
 8024e1c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8024e20:	9b08      	ldr	r3, [sp, #32]
 8024e22:	4299      	cmp	r1, r3
 8024e24:	db05      	blt.n	8024e32 <_printf_float+0x1a2>
 8024e26:	6823      	ldr	r3, [r4, #0]
 8024e28:	6121      	str	r1, [r4, #16]
 8024e2a:	07d8      	lsls	r0, r3, #31
 8024e2c:	d5ea      	bpl.n	8024e04 <_printf_float+0x174>
 8024e2e:	1c4b      	adds	r3, r1, #1
 8024e30:	e7e7      	b.n	8024e02 <_printf_float+0x172>
 8024e32:	2900      	cmp	r1, #0
 8024e34:	bfd4      	ite	le
 8024e36:	f1c1 0202 	rsble	r2, r1, #2
 8024e3a:	2201      	movgt	r2, #1
 8024e3c:	4413      	add	r3, r2
 8024e3e:	e7e0      	b.n	8024e02 <_printf_float+0x172>
 8024e40:	6823      	ldr	r3, [r4, #0]
 8024e42:	055a      	lsls	r2, r3, #21
 8024e44:	d407      	bmi.n	8024e56 <_printf_float+0x1c6>
 8024e46:	6923      	ldr	r3, [r4, #16]
 8024e48:	4642      	mov	r2, r8
 8024e4a:	4631      	mov	r1, r6
 8024e4c:	4628      	mov	r0, r5
 8024e4e:	47b8      	blx	r7
 8024e50:	3001      	adds	r0, #1
 8024e52:	d12a      	bne.n	8024eaa <_printf_float+0x21a>
 8024e54:	e76a      	b.n	8024d2c <_printf_float+0x9c>
 8024e56:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8024e5a:	f240 80e2 	bls.w	8025022 <_printf_float+0x392>
 8024e5e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8024e62:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8024e66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024e6a:	d133      	bne.n	8024ed4 <_printf_float+0x244>
 8024e6c:	4a38      	ldr	r2, [pc, #224]	; (8024f50 <_printf_float+0x2c0>)
 8024e6e:	2301      	movs	r3, #1
 8024e70:	4631      	mov	r1, r6
 8024e72:	4628      	mov	r0, r5
 8024e74:	47b8      	blx	r7
 8024e76:	3001      	adds	r0, #1
 8024e78:	f43f af58 	beq.w	8024d2c <_printf_float+0x9c>
 8024e7c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8024e80:	429a      	cmp	r2, r3
 8024e82:	db02      	blt.n	8024e8a <_printf_float+0x1fa>
 8024e84:	6823      	ldr	r3, [r4, #0]
 8024e86:	07d8      	lsls	r0, r3, #31
 8024e88:	d50f      	bpl.n	8024eaa <_printf_float+0x21a>
 8024e8a:	4653      	mov	r3, sl
 8024e8c:	465a      	mov	r2, fp
 8024e8e:	4631      	mov	r1, r6
 8024e90:	4628      	mov	r0, r5
 8024e92:	47b8      	blx	r7
 8024e94:	3001      	adds	r0, #1
 8024e96:	f43f af49 	beq.w	8024d2c <_printf_float+0x9c>
 8024e9a:	f04f 0800 	mov.w	r8, #0
 8024e9e:	f104 091a 	add.w	r9, r4, #26
 8024ea2:	9b08      	ldr	r3, [sp, #32]
 8024ea4:	3b01      	subs	r3, #1
 8024ea6:	4543      	cmp	r3, r8
 8024ea8:	dc09      	bgt.n	8024ebe <_printf_float+0x22e>
 8024eaa:	6823      	ldr	r3, [r4, #0]
 8024eac:	079b      	lsls	r3, r3, #30
 8024eae:	f100 8108 	bmi.w	80250c2 <_printf_float+0x432>
 8024eb2:	68e0      	ldr	r0, [r4, #12]
 8024eb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8024eb6:	4298      	cmp	r0, r3
 8024eb8:	bfb8      	it	lt
 8024eba:	4618      	movlt	r0, r3
 8024ebc:	e738      	b.n	8024d30 <_printf_float+0xa0>
 8024ebe:	2301      	movs	r3, #1
 8024ec0:	464a      	mov	r2, r9
 8024ec2:	4631      	mov	r1, r6
 8024ec4:	4628      	mov	r0, r5
 8024ec6:	47b8      	blx	r7
 8024ec8:	3001      	adds	r0, #1
 8024eca:	f43f af2f 	beq.w	8024d2c <_printf_float+0x9c>
 8024ece:	f108 0801 	add.w	r8, r8, #1
 8024ed2:	e7e6      	b.n	8024ea2 <_printf_float+0x212>
 8024ed4:	9b07      	ldr	r3, [sp, #28]
 8024ed6:	2b00      	cmp	r3, #0
 8024ed8:	dc3c      	bgt.n	8024f54 <_printf_float+0x2c4>
 8024eda:	4a1d      	ldr	r2, [pc, #116]	; (8024f50 <_printf_float+0x2c0>)
 8024edc:	2301      	movs	r3, #1
 8024ede:	4631      	mov	r1, r6
 8024ee0:	4628      	mov	r0, r5
 8024ee2:	47b8      	blx	r7
 8024ee4:	3001      	adds	r0, #1
 8024ee6:	f43f af21 	beq.w	8024d2c <_printf_float+0x9c>
 8024eea:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8024eee:	4313      	orrs	r3, r2
 8024ef0:	d102      	bne.n	8024ef8 <_printf_float+0x268>
 8024ef2:	6823      	ldr	r3, [r4, #0]
 8024ef4:	07d9      	lsls	r1, r3, #31
 8024ef6:	d5d8      	bpl.n	8024eaa <_printf_float+0x21a>
 8024ef8:	4653      	mov	r3, sl
 8024efa:	465a      	mov	r2, fp
 8024efc:	4631      	mov	r1, r6
 8024efe:	4628      	mov	r0, r5
 8024f00:	47b8      	blx	r7
 8024f02:	3001      	adds	r0, #1
 8024f04:	f43f af12 	beq.w	8024d2c <_printf_float+0x9c>
 8024f08:	f04f 0900 	mov.w	r9, #0
 8024f0c:	f104 0a1a 	add.w	sl, r4, #26
 8024f10:	9b07      	ldr	r3, [sp, #28]
 8024f12:	425b      	negs	r3, r3
 8024f14:	454b      	cmp	r3, r9
 8024f16:	dc01      	bgt.n	8024f1c <_printf_float+0x28c>
 8024f18:	9b08      	ldr	r3, [sp, #32]
 8024f1a:	e795      	b.n	8024e48 <_printf_float+0x1b8>
 8024f1c:	2301      	movs	r3, #1
 8024f1e:	4652      	mov	r2, sl
 8024f20:	4631      	mov	r1, r6
 8024f22:	4628      	mov	r0, r5
 8024f24:	47b8      	blx	r7
 8024f26:	3001      	adds	r0, #1
 8024f28:	f43f af00 	beq.w	8024d2c <_printf_float+0x9c>
 8024f2c:	f109 0901 	add.w	r9, r9, #1
 8024f30:	e7ee      	b.n	8024f10 <_printf_float+0x280>
 8024f32:	bf00      	nop
 8024f34:	f3af 8000 	nop.w
 8024f38:	ffffffff 	.word	0xffffffff
 8024f3c:	7fefffff 	.word	0x7fefffff
 8024f40:	08045edc 	.word	0x08045edc
 8024f44:	08045ee0 	.word	0x08045ee0
 8024f48:	08045ee8 	.word	0x08045ee8
 8024f4c:	08045ee4 	.word	0x08045ee4
 8024f50:	08046501 	.word	0x08046501
 8024f54:	9a08      	ldr	r2, [sp, #32]
 8024f56:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8024f58:	429a      	cmp	r2, r3
 8024f5a:	bfa8      	it	ge
 8024f5c:	461a      	movge	r2, r3
 8024f5e:	2a00      	cmp	r2, #0
 8024f60:	4691      	mov	r9, r2
 8024f62:	dc38      	bgt.n	8024fd6 <_printf_float+0x346>
 8024f64:	2300      	movs	r3, #0
 8024f66:	9305      	str	r3, [sp, #20]
 8024f68:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8024f6c:	f104 021a 	add.w	r2, r4, #26
 8024f70:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8024f72:	9905      	ldr	r1, [sp, #20]
 8024f74:	9304      	str	r3, [sp, #16]
 8024f76:	eba3 0309 	sub.w	r3, r3, r9
 8024f7a:	428b      	cmp	r3, r1
 8024f7c:	dc33      	bgt.n	8024fe6 <_printf_float+0x356>
 8024f7e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8024f82:	429a      	cmp	r2, r3
 8024f84:	db3c      	blt.n	8025000 <_printf_float+0x370>
 8024f86:	6823      	ldr	r3, [r4, #0]
 8024f88:	07da      	lsls	r2, r3, #31
 8024f8a:	d439      	bmi.n	8025000 <_printf_float+0x370>
 8024f8c:	9b08      	ldr	r3, [sp, #32]
 8024f8e:	9a04      	ldr	r2, [sp, #16]
 8024f90:	9907      	ldr	r1, [sp, #28]
 8024f92:	1a9a      	subs	r2, r3, r2
 8024f94:	eba3 0901 	sub.w	r9, r3, r1
 8024f98:	4591      	cmp	r9, r2
 8024f9a:	bfa8      	it	ge
 8024f9c:	4691      	movge	r9, r2
 8024f9e:	f1b9 0f00 	cmp.w	r9, #0
 8024fa2:	dc35      	bgt.n	8025010 <_printf_float+0x380>
 8024fa4:	f04f 0800 	mov.w	r8, #0
 8024fa8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8024fac:	f104 0a1a 	add.w	sl, r4, #26
 8024fb0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8024fb4:	1a9b      	subs	r3, r3, r2
 8024fb6:	eba3 0309 	sub.w	r3, r3, r9
 8024fba:	4543      	cmp	r3, r8
 8024fbc:	f77f af75 	ble.w	8024eaa <_printf_float+0x21a>
 8024fc0:	2301      	movs	r3, #1
 8024fc2:	4652      	mov	r2, sl
 8024fc4:	4631      	mov	r1, r6
 8024fc6:	4628      	mov	r0, r5
 8024fc8:	47b8      	blx	r7
 8024fca:	3001      	adds	r0, #1
 8024fcc:	f43f aeae 	beq.w	8024d2c <_printf_float+0x9c>
 8024fd0:	f108 0801 	add.w	r8, r8, #1
 8024fd4:	e7ec      	b.n	8024fb0 <_printf_float+0x320>
 8024fd6:	4613      	mov	r3, r2
 8024fd8:	4631      	mov	r1, r6
 8024fda:	4642      	mov	r2, r8
 8024fdc:	4628      	mov	r0, r5
 8024fde:	47b8      	blx	r7
 8024fe0:	3001      	adds	r0, #1
 8024fe2:	d1bf      	bne.n	8024f64 <_printf_float+0x2d4>
 8024fe4:	e6a2      	b.n	8024d2c <_printf_float+0x9c>
 8024fe6:	2301      	movs	r3, #1
 8024fe8:	4631      	mov	r1, r6
 8024fea:	4628      	mov	r0, r5
 8024fec:	9204      	str	r2, [sp, #16]
 8024fee:	47b8      	blx	r7
 8024ff0:	3001      	adds	r0, #1
 8024ff2:	f43f ae9b 	beq.w	8024d2c <_printf_float+0x9c>
 8024ff6:	9b05      	ldr	r3, [sp, #20]
 8024ff8:	9a04      	ldr	r2, [sp, #16]
 8024ffa:	3301      	adds	r3, #1
 8024ffc:	9305      	str	r3, [sp, #20]
 8024ffe:	e7b7      	b.n	8024f70 <_printf_float+0x2e0>
 8025000:	4653      	mov	r3, sl
 8025002:	465a      	mov	r2, fp
 8025004:	4631      	mov	r1, r6
 8025006:	4628      	mov	r0, r5
 8025008:	47b8      	blx	r7
 802500a:	3001      	adds	r0, #1
 802500c:	d1be      	bne.n	8024f8c <_printf_float+0x2fc>
 802500e:	e68d      	b.n	8024d2c <_printf_float+0x9c>
 8025010:	9a04      	ldr	r2, [sp, #16]
 8025012:	464b      	mov	r3, r9
 8025014:	4442      	add	r2, r8
 8025016:	4631      	mov	r1, r6
 8025018:	4628      	mov	r0, r5
 802501a:	47b8      	blx	r7
 802501c:	3001      	adds	r0, #1
 802501e:	d1c1      	bne.n	8024fa4 <_printf_float+0x314>
 8025020:	e684      	b.n	8024d2c <_printf_float+0x9c>
 8025022:	9a08      	ldr	r2, [sp, #32]
 8025024:	2a01      	cmp	r2, #1
 8025026:	dc01      	bgt.n	802502c <_printf_float+0x39c>
 8025028:	07db      	lsls	r3, r3, #31
 802502a:	d537      	bpl.n	802509c <_printf_float+0x40c>
 802502c:	2301      	movs	r3, #1
 802502e:	4642      	mov	r2, r8
 8025030:	4631      	mov	r1, r6
 8025032:	4628      	mov	r0, r5
 8025034:	47b8      	blx	r7
 8025036:	3001      	adds	r0, #1
 8025038:	f43f ae78 	beq.w	8024d2c <_printf_float+0x9c>
 802503c:	4653      	mov	r3, sl
 802503e:	465a      	mov	r2, fp
 8025040:	4631      	mov	r1, r6
 8025042:	4628      	mov	r0, r5
 8025044:	47b8      	blx	r7
 8025046:	3001      	adds	r0, #1
 8025048:	f43f ae70 	beq.w	8024d2c <_printf_float+0x9c>
 802504c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8025050:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8025054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8025058:	d01b      	beq.n	8025092 <_printf_float+0x402>
 802505a:	9b08      	ldr	r3, [sp, #32]
 802505c:	f108 0201 	add.w	r2, r8, #1
 8025060:	3b01      	subs	r3, #1
 8025062:	4631      	mov	r1, r6
 8025064:	4628      	mov	r0, r5
 8025066:	47b8      	blx	r7
 8025068:	3001      	adds	r0, #1
 802506a:	d10e      	bne.n	802508a <_printf_float+0x3fa>
 802506c:	e65e      	b.n	8024d2c <_printf_float+0x9c>
 802506e:	2301      	movs	r3, #1
 8025070:	464a      	mov	r2, r9
 8025072:	4631      	mov	r1, r6
 8025074:	4628      	mov	r0, r5
 8025076:	47b8      	blx	r7
 8025078:	3001      	adds	r0, #1
 802507a:	f43f ae57 	beq.w	8024d2c <_printf_float+0x9c>
 802507e:	f108 0801 	add.w	r8, r8, #1
 8025082:	9b08      	ldr	r3, [sp, #32]
 8025084:	3b01      	subs	r3, #1
 8025086:	4543      	cmp	r3, r8
 8025088:	dcf1      	bgt.n	802506e <_printf_float+0x3de>
 802508a:	9b04      	ldr	r3, [sp, #16]
 802508c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8025090:	e6db      	b.n	8024e4a <_printf_float+0x1ba>
 8025092:	f04f 0800 	mov.w	r8, #0
 8025096:	f104 091a 	add.w	r9, r4, #26
 802509a:	e7f2      	b.n	8025082 <_printf_float+0x3f2>
 802509c:	2301      	movs	r3, #1
 802509e:	4642      	mov	r2, r8
 80250a0:	e7df      	b.n	8025062 <_printf_float+0x3d2>
 80250a2:	2301      	movs	r3, #1
 80250a4:	464a      	mov	r2, r9
 80250a6:	4631      	mov	r1, r6
 80250a8:	4628      	mov	r0, r5
 80250aa:	47b8      	blx	r7
 80250ac:	3001      	adds	r0, #1
 80250ae:	f43f ae3d 	beq.w	8024d2c <_printf_float+0x9c>
 80250b2:	f108 0801 	add.w	r8, r8, #1
 80250b6:	68e3      	ldr	r3, [r4, #12]
 80250b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80250ba:	1a5b      	subs	r3, r3, r1
 80250bc:	4543      	cmp	r3, r8
 80250be:	dcf0      	bgt.n	80250a2 <_printf_float+0x412>
 80250c0:	e6f7      	b.n	8024eb2 <_printf_float+0x222>
 80250c2:	f04f 0800 	mov.w	r8, #0
 80250c6:	f104 0919 	add.w	r9, r4, #25
 80250ca:	e7f4      	b.n	80250b6 <_printf_float+0x426>

080250cc <_printf_common>:
 80250cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80250d0:	4616      	mov	r6, r2
 80250d2:	4699      	mov	r9, r3
 80250d4:	688a      	ldr	r2, [r1, #8]
 80250d6:	690b      	ldr	r3, [r1, #16]
 80250d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80250dc:	4293      	cmp	r3, r2
 80250de:	bfb8      	it	lt
 80250e0:	4613      	movlt	r3, r2
 80250e2:	6033      	str	r3, [r6, #0]
 80250e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80250e8:	4607      	mov	r7, r0
 80250ea:	460c      	mov	r4, r1
 80250ec:	b10a      	cbz	r2, 80250f2 <_printf_common+0x26>
 80250ee:	3301      	adds	r3, #1
 80250f0:	6033      	str	r3, [r6, #0]
 80250f2:	6823      	ldr	r3, [r4, #0]
 80250f4:	0699      	lsls	r1, r3, #26
 80250f6:	bf42      	ittt	mi
 80250f8:	6833      	ldrmi	r3, [r6, #0]
 80250fa:	3302      	addmi	r3, #2
 80250fc:	6033      	strmi	r3, [r6, #0]
 80250fe:	6825      	ldr	r5, [r4, #0]
 8025100:	f015 0506 	ands.w	r5, r5, #6
 8025104:	d106      	bne.n	8025114 <_printf_common+0x48>
 8025106:	f104 0a19 	add.w	sl, r4, #25
 802510a:	68e3      	ldr	r3, [r4, #12]
 802510c:	6832      	ldr	r2, [r6, #0]
 802510e:	1a9b      	subs	r3, r3, r2
 8025110:	42ab      	cmp	r3, r5
 8025112:	dc26      	bgt.n	8025162 <_printf_common+0x96>
 8025114:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8025118:	1e13      	subs	r3, r2, #0
 802511a:	6822      	ldr	r2, [r4, #0]
 802511c:	bf18      	it	ne
 802511e:	2301      	movne	r3, #1
 8025120:	0692      	lsls	r2, r2, #26
 8025122:	d42b      	bmi.n	802517c <_printf_common+0xb0>
 8025124:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8025128:	4649      	mov	r1, r9
 802512a:	4638      	mov	r0, r7
 802512c:	47c0      	blx	r8
 802512e:	3001      	adds	r0, #1
 8025130:	d01e      	beq.n	8025170 <_printf_common+0xa4>
 8025132:	6823      	ldr	r3, [r4, #0]
 8025134:	68e5      	ldr	r5, [r4, #12]
 8025136:	6832      	ldr	r2, [r6, #0]
 8025138:	f003 0306 	and.w	r3, r3, #6
 802513c:	2b04      	cmp	r3, #4
 802513e:	bf08      	it	eq
 8025140:	1aad      	subeq	r5, r5, r2
 8025142:	68a3      	ldr	r3, [r4, #8]
 8025144:	6922      	ldr	r2, [r4, #16]
 8025146:	bf0c      	ite	eq
 8025148:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 802514c:	2500      	movne	r5, #0
 802514e:	4293      	cmp	r3, r2
 8025150:	bfc4      	itt	gt
 8025152:	1a9b      	subgt	r3, r3, r2
 8025154:	18ed      	addgt	r5, r5, r3
 8025156:	2600      	movs	r6, #0
 8025158:	341a      	adds	r4, #26
 802515a:	42b5      	cmp	r5, r6
 802515c:	d11a      	bne.n	8025194 <_printf_common+0xc8>
 802515e:	2000      	movs	r0, #0
 8025160:	e008      	b.n	8025174 <_printf_common+0xa8>
 8025162:	2301      	movs	r3, #1
 8025164:	4652      	mov	r2, sl
 8025166:	4649      	mov	r1, r9
 8025168:	4638      	mov	r0, r7
 802516a:	47c0      	blx	r8
 802516c:	3001      	adds	r0, #1
 802516e:	d103      	bne.n	8025178 <_printf_common+0xac>
 8025170:	f04f 30ff 	mov.w	r0, #4294967295
 8025174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8025178:	3501      	adds	r5, #1
 802517a:	e7c6      	b.n	802510a <_printf_common+0x3e>
 802517c:	18e1      	adds	r1, r4, r3
 802517e:	1c5a      	adds	r2, r3, #1
 8025180:	2030      	movs	r0, #48	; 0x30
 8025182:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8025186:	4422      	add	r2, r4
 8025188:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 802518c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8025190:	3302      	adds	r3, #2
 8025192:	e7c7      	b.n	8025124 <_printf_common+0x58>
 8025194:	2301      	movs	r3, #1
 8025196:	4622      	mov	r2, r4
 8025198:	4649      	mov	r1, r9
 802519a:	4638      	mov	r0, r7
 802519c:	47c0      	blx	r8
 802519e:	3001      	adds	r0, #1
 80251a0:	d0e6      	beq.n	8025170 <_printf_common+0xa4>
 80251a2:	3601      	adds	r6, #1
 80251a4:	e7d9      	b.n	802515a <_printf_common+0x8e>
 80251a6:	Address 0x00000000080251a6 is out of bounds.


080251a8 <_printf_i>:
 80251a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80251ac:	7e0f      	ldrb	r7, [r1, #24]
 80251ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80251b0:	2f78      	cmp	r7, #120	; 0x78
 80251b2:	4691      	mov	r9, r2
 80251b4:	4680      	mov	r8, r0
 80251b6:	460c      	mov	r4, r1
 80251b8:	469a      	mov	sl, r3
 80251ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80251be:	d807      	bhi.n	80251d0 <_printf_i+0x28>
 80251c0:	2f62      	cmp	r7, #98	; 0x62
 80251c2:	d80a      	bhi.n	80251da <_printf_i+0x32>
 80251c4:	2f00      	cmp	r7, #0
 80251c6:	f000 80d8 	beq.w	802537a <_printf_i+0x1d2>
 80251ca:	2f58      	cmp	r7, #88	; 0x58
 80251cc:	f000 80a3 	beq.w	8025316 <_printf_i+0x16e>
 80251d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80251d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80251d8:	e03a      	b.n	8025250 <_printf_i+0xa8>
 80251da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80251de:	2b15      	cmp	r3, #21
 80251e0:	d8f6      	bhi.n	80251d0 <_printf_i+0x28>
 80251e2:	a101      	add	r1, pc, #4	; (adr r1, 80251e8 <_printf_i+0x40>)
 80251e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80251e8:	08025241 	.word	0x08025241
 80251ec:	08025255 	.word	0x08025255
 80251f0:	080251d1 	.word	0x080251d1
 80251f4:	080251d1 	.word	0x080251d1
 80251f8:	080251d1 	.word	0x080251d1
 80251fc:	080251d1 	.word	0x080251d1
 8025200:	08025255 	.word	0x08025255
 8025204:	080251d1 	.word	0x080251d1
 8025208:	080251d1 	.word	0x080251d1
 802520c:	080251d1 	.word	0x080251d1
 8025210:	080251d1 	.word	0x080251d1
 8025214:	08025361 	.word	0x08025361
 8025218:	08025285 	.word	0x08025285
 802521c:	08025343 	.word	0x08025343
 8025220:	080251d1 	.word	0x080251d1
 8025224:	080251d1 	.word	0x080251d1
 8025228:	08025383 	.word	0x08025383
 802522c:	080251d1 	.word	0x080251d1
 8025230:	08025285 	.word	0x08025285
 8025234:	080251d1 	.word	0x080251d1
 8025238:	080251d1 	.word	0x080251d1
 802523c:	0802534b 	.word	0x0802534b
 8025240:	682b      	ldr	r3, [r5, #0]
 8025242:	1d1a      	adds	r2, r3, #4
 8025244:	681b      	ldr	r3, [r3, #0]
 8025246:	602a      	str	r2, [r5, #0]
 8025248:	f104 0542 	add.w	r5, r4, #66	; 0x42
 802524c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8025250:	2301      	movs	r3, #1
 8025252:	e0a3      	b.n	802539c <_printf_i+0x1f4>
 8025254:	6820      	ldr	r0, [r4, #0]
 8025256:	6829      	ldr	r1, [r5, #0]
 8025258:	0606      	lsls	r6, r0, #24
 802525a:	f101 0304 	add.w	r3, r1, #4
 802525e:	d50a      	bpl.n	8025276 <_printf_i+0xce>
 8025260:	680e      	ldr	r6, [r1, #0]
 8025262:	602b      	str	r3, [r5, #0]
 8025264:	2e00      	cmp	r6, #0
 8025266:	da03      	bge.n	8025270 <_printf_i+0xc8>
 8025268:	232d      	movs	r3, #45	; 0x2d
 802526a:	4276      	negs	r6, r6
 802526c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8025270:	485e      	ldr	r0, [pc, #376]	; (80253ec <_printf_i+0x244>)
 8025272:	230a      	movs	r3, #10
 8025274:	e019      	b.n	80252aa <_printf_i+0x102>
 8025276:	680e      	ldr	r6, [r1, #0]
 8025278:	602b      	str	r3, [r5, #0]
 802527a:	f010 0f40 	tst.w	r0, #64	; 0x40
 802527e:	bf18      	it	ne
 8025280:	b236      	sxthne	r6, r6
 8025282:	e7ef      	b.n	8025264 <_printf_i+0xbc>
 8025284:	682b      	ldr	r3, [r5, #0]
 8025286:	6820      	ldr	r0, [r4, #0]
 8025288:	1d19      	adds	r1, r3, #4
 802528a:	6029      	str	r1, [r5, #0]
 802528c:	0601      	lsls	r1, r0, #24
 802528e:	d501      	bpl.n	8025294 <_printf_i+0xec>
 8025290:	681e      	ldr	r6, [r3, #0]
 8025292:	e002      	b.n	802529a <_printf_i+0xf2>
 8025294:	0646      	lsls	r6, r0, #25
 8025296:	d5fb      	bpl.n	8025290 <_printf_i+0xe8>
 8025298:	881e      	ldrh	r6, [r3, #0]
 802529a:	4854      	ldr	r0, [pc, #336]	; (80253ec <_printf_i+0x244>)
 802529c:	2f6f      	cmp	r7, #111	; 0x6f
 802529e:	bf0c      	ite	eq
 80252a0:	2308      	moveq	r3, #8
 80252a2:	230a      	movne	r3, #10
 80252a4:	2100      	movs	r1, #0
 80252a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80252aa:	6865      	ldr	r5, [r4, #4]
 80252ac:	60a5      	str	r5, [r4, #8]
 80252ae:	2d00      	cmp	r5, #0
 80252b0:	bfa2      	ittt	ge
 80252b2:	6821      	ldrge	r1, [r4, #0]
 80252b4:	f021 0104 	bicge.w	r1, r1, #4
 80252b8:	6021      	strge	r1, [r4, #0]
 80252ba:	b90e      	cbnz	r6, 80252c0 <_printf_i+0x118>
 80252bc:	2d00      	cmp	r5, #0
 80252be:	d04d      	beq.n	802535c <_printf_i+0x1b4>
 80252c0:	4615      	mov	r5, r2
 80252c2:	fbb6 f1f3 	udiv	r1, r6, r3
 80252c6:	fb03 6711 	mls	r7, r3, r1, r6
 80252ca:	5dc7      	ldrb	r7, [r0, r7]
 80252cc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80252d0:	4637      	mov	r7, r6
 80252d2:	42bb      	cmp	r3, r7
 80252d4:	460e      	mov	r6, r1
 80252d6:	d9f4      	bls.n	80252c2 <_printf_i+0x11a>
 80252d8:	2b08      	cmp	r3, #8
 80252da:	d10b      	bne.n	80252f4 <_printf_i+0x14c>
 80252dc:	6823      	ldr	r3, [r4, #0]
 80252de:	07de      	lsls	r6, r3, #31
 80252e0:	d508      	bpl.n	80252f4 <_printf_i+0x14c>
 80252e2:	6923      	ldr	r3, [r4, #16]
 80252e4:	6861      	ldr	r1, [r4, #4]
 80252e6:	4299      	cmp	r1, r3
 80252e8:	bfde      	ittt	le
 80252ea:	2330      	movle	r3, #48	; 0x30
 80252ec:	f805 3c01 	strble.w	r3, [r5, #-1]
 80252f0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80252f4:	1b52      	subs	r2, r2, r5
 80252f6:	6122      	str	r2, [r4, #16]
 80252f8:	f8cd a000 	str.w	sl, [sp]
 80252fc:	464b      	mov	r3, r9
 80252fe:	aa03      	add	r2, sp, #12
 8025300:	4621      	mov	r1, r4
 8025302:	4640      	mov	r0, r8
 8025304:	f7ff fee2 	bl	80250cc <_printf_common>
 8025308:	3001      	adds	r0, #1
 802530a:	d14c      	bne.n	80253a6 <_printf_i+0x1fe>
 802530c:	f04f 30ff 	mov.w	r0, #4294967295
 8025310:	b004      	add	sp, #16
 8025312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8025316:	4835      	ldr	r0, [pc, #212]	; (80253ec <_printf_i+0x244>)
 8025318:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 802531c:	6829      	ldr	r1, [r5, #0]
 802531e:	6823      	ldr	r3, [r4, #0]
 8025320:	f851 6b04 	ldr.w	r6, [r1], #4
 8025324:	6029      	str	r1, [r5, #0]
 8025326:	061d      	lsls	r5, r3, #24
 8025328:	d514      	bpl.n	8025354 <_printf_i+0x1ac>
 802532a:	07df      	lsls	r7, r3, #31
 802532c:	bf44      	itt	mi
 802532e:	f043 0320 	orrmi.w	r3, r3, #32
 8025332:	6023      	strmi	r3, [r4, #0]
 8025334:	b91e      	cbnz	r6, 802533e <_printf_i+0x196>
 8025336:	6823      	ldr	r3, [r4, #0]
 8025338:	f023 0320 	bic.w	r3, r3, #32
 802533c:	6023      	str	r3, [r4, #0]
 802533e:	2310      	movs	r3, #16
 8025340:	e7b0      	b.n	80252a4 <_printf_i+0xfc>
 8025342:	6823      	ldr	r3, [r4, #0]
 8025344:	f043 0320 	orr.w	r3, r3, #32
 8025348:	6023      	str	r3, [r4, #0]
 802534a:	2378      	movs	r3, #120	; 0x78
 802534c:	4828      	ldr	r0, [pc, #160]	; (80253f0 <_printf_i+0x248>)
 802534e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8025352:	e7e3      	b.n	802531c <_printf_i+0x174>
 8025354:	0659      	lsls	r1, r3, #25
 8025356:	bf48      	it	mi
 8025358:	b2b6      	uxthmi	r6, r6
 802535a:	e7e6      	b.n	802532a <_printf_i+0x182>
 802535c:	4615      	mov	r5, r2
 802535e:	e7bb      	b.n	80252d8 <_printf_i+0x130>
 8025360:	682b      	ldr	r3, [r5, #0]
 8025362:	6826      	ldr	r6, [r4, #0]
 8025364:	6961      	ldr	r1, [r4, #20]
 8025366:	1d18      	adds	r0, r3, #4
 8025368:	6028      	str	r0, [r5, #0]
 802536a:	0635      	lsls	r5, r6, #24
 802536c:	681b      	ldr	r3, [r3, #0]
 802536e:	d501      	bpl.n	8025374 <_printf_i+0x1cc>
 8025370:	6019      	str	r1, [r3, #0]
 8025372:	e002      	b.n	802537a <_printf_i+0x1d2>
 8025374:	0670      	lsls	r0, r6, #25
 8025376:	d5fb      	bpl.n	8025370 <_printf_i+0x1c8>
 8025378:	8019      	strh	r1, [r3, #0]
 802537a:	2300      	movs	r3, #0
 802537c:	6123      	str	r3, [r4, #16]
 802537e:	4615      	mov	r5, r2
 8025380:	e7ba      	b.n	80252f8 <_printf_i+0x150>
 8025382:	682b      	ldr	r3, [r5, #0]
 8025384:	1d1a      	adds	r2, r3, #4
 8025386:	602a      	str	r2, [r5, #0]
 8025388:	681d      	ldr	r5, [r3, #0]
 802538a:	6862      	ldr	r2, [r4, #4]
 802538c:	2100      	movs	r1, #0
 802538e:	4628      	mov	r0, r5
 8025390:	f7da ff6e 	bl	8000270 <memchr>
 8025394:	b108      	cbz	r0, 802539a <_printf_i+0x1f2>
 8025396:	1b40      	subs	r0, r0, r5
 8025398:	6060      	str	r0, [r4, #4]
 802539a:	6863      	ldr	r3, [r4, #4]
 802539c:	6123      	str	r3, [r4, #16]
 802539e:	2300      	movs	r3, #0
 80253a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80253a4:	e7a8      	b.n	80252f8 <_printf_i+0x150>
 80253a6:	6923      	ldr	r3, [r4, #16]
 80253a8:	462a      	mov	r2, r5
 80253aa:	4649      	mov	r1, r9
 80253ac:	4640      	mov	r0, r8
 80253ae:	47d0      	blx	sl
 80253b0:	3001      	adds	r0, #1
 80253b2:	d0ab      	beq.n	802530c <_printf_i+0x164>
 80253b4:	6823      	ldr	r3, [r4, #0]
 80253b6:	079b      	lsls	r3, r3, #30
 80253b8:	d413      	bmi.n	80253e2 <_printf_i+0x23a>
 80253ba:	68e0      	ldr	r0, [r4, #12]
 80253bc:	9b03      	ldr	r3, [sp, #12]
 80253be:	4298      	cmp	r0, r3
 80253c0:	bfb8      	it	lt
 80253c2:	4618      	movlt	r0, r3
 80253c4:	e7a4      	b.n	8025310 <_printf_i+0x168>
 80253c6:	2301      	movs	r3, #1
 80253c8:	4632      	mov	r2, r6
 80253ca:	4649      	mov	r1, r9
 80253cc:	4640      	mov	r0, r8
 80253ce:	47d0      	blx	sl
 80253d0:	3001      	adds	r0, #1
 80253d2:	d09b      	beq.n	802530c <_printf_i+0x164>
 80253d4:	3501      	adds	r5, #1
 80253d6:	68e3      	ldr	r3, [r4, #12]
 80253d8:	9903      	ldr	r1, [sp, #12]
 80253da:	1a5b      	subs	r3, r3, r1
 80253dc:	42ab      	cmp	r3, r5
 80253de:	dcf2      	bgt.n	80253c6 <_printf_i+0x21e>
 80253e0:	e7eb      	b.n	80253ba <_printf_i+0x212>
 80253e2:	2500      	movs	r5, #0
 80253e4:	f104 0619 	add.w	r6, r4, #25
 80253e8:	e7f5      	b.n	80253d6 <_printf_i+0x22e>
 80253ea:	bf00      	nop
 80253ec:	08045eec 	.word	0x08045eec
 80253f0:	08045efd 	.word	0x08045efd

080253f4 <iprintf>:
 80253f4:	b40f      	push	{r0, r1, r2, r3}
 80253f6:	4b0a      	ldr	r3, [pc, #40]	; (8025420 <iprintf+0x2c>)
 80253f8:	b513      	push	{r0, r1, r4, lr}
 80253fa:	681c      	ldr	r4, [r3, #0]
 80253fc:	b124      	cbz	r4, 8025408 <iprintf+0x14>
 80253fe:	69a3      	ldr	r3, [r4, #24]
 8025400:	b913      	cbnz	r3, 8025408 <iprintf+0x14>
 8025402:	4620      	mov	r0, r4
 8025404:	f7fe fe36 	bl	8024074 <__sinit>
 8025408:	ab05      	add	r3, sp, #20
 802540a:	9a04      	ldr	r2, [sp, #16]
 802540c:	68a1      	ldr	r1, [r4, #8]
 802540e:	9301      	str	r3, [sp, #4]
 8025410:	4620      	mov	r0, r4
 8025412:	f003 fbc7 	bl	8028ba4 <_vfiprintf_r>
 8025416:	b002      	add	sp, #8
 8025418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802541c:	b004      	add	sp, #16
 802541e:	4770      	bx	lr
 8025420:	20000490 	.word	0x20000490

08025424 <putchar>:
 8025424:	4b09      	ldr	r3, [pc, #36]	; (802544c <putchar+0x28>)
 8025426:	b513      	push	{r0, r1, r4, lr}
 8025428:	681c      	ldr	r4, [r3, #0]
 802542a:	4601      	mov	r1, r0
 802542c:	b134      	cbz	r4, 802543c <putchar+0x18>
 802542e:	69a3      	ldr	r3, [r4, #24]
 8025430:	b923      	cbnz	r3, 802543c <putchar+0x18>
 8025432:	9001      	str	r0, [sp, #4]
 8025434:	4620      	mov	r0, r4
 8025436:	f7fe fe1d 	bl	8024074 <__sinit>
 802543a:	9901      	ldr	r1, [sp, #4]
 802543c:	68a2      	ldr	r2, [r4, #8]
 802543e:	4620      	mov	r0, r4
 8025440:	b002      	add	sp, #8
 8025442:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8025446:	f003 be2f 	b.w	80290a8 <_putc_r>
 802544a:	bf00      	nop
 802544c:	20000490 	.word	0x20000490

08025450 <_puts_r>:
 8025450:	b570      	push	{r4, r5, r6, lr}
 8025452:	460e      	mov	r6, r1
 8025454:	4605      	mov	r5, r0
 8025456:	b118      	cbz	r0, 8025460 <_puts_r+0x10>
 8025458:	6983      	ldr	r3, [r0, #24]
 802545a:	b90b      	cbnz	r3, 8025460 <_puts_r+0x10>
 802545c:	f7fe fe0a 	bl	8024074 <__sinit>
 8025460:	69ab      	ldr	r3, [r5, #24]
 8025462:	68ac      	ldr	r4, [r5, #8]
 8025464:	b913      	cbnz	r3, 802546c <_puts_r+0x1c>
 8025466:	4628      	mov	r0, r5
 8025468:	f7fe fe04 	bl	8024074 <__sinit>
 802546c:	4b2c      	ldr	r3, [pc, #176]	; (8025520 <_puts_r+0xd0>)
 802546e:	429c      	cmp	r4, r3
 8025470:	d120      	bne.n	80254b4 <_puts_r+0x64>
 8025472:	686c      	ldr	r4, [r5, #4]
 8025474:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8025476:	07db      	lsls	r3, r3, #31
 8025478:	d405      	bmi.n	8025486 <_puts_r+0x36>
 802547a:	89a3      	ldrh	r3, [r4, #12]
 802547c:	0598      	lsls	r0, r3, #22
 802547e:	d402      	bmi.n	8025486 <_puts_r+0x36>
 8025480:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8025482:	f7fe ffcd 	bl	8024420 <__retarget_lock_acquire_recursive>
 8025486:	89a3      	ldrh	r3, [r4, #12]
 8025488:	0719      	lsls	r1, r3, #28
 802548a:	d51d      	bpl.n	80254c8 <_puts_r+0x78>
 802548c:	6923      	ldr	r3, [r4, #16]
 802548e:	b1db      	cbz	r3, 80254c8 <_puts_r+0x78>
 8025490:	3e01      	subs	r6, #1
 8025492:	68a3      	ldr	r3, [r4, #8]
 8025494:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8025498:	3b01      	subs	r3, #1
 802549a:	60a3      	str	r3, [r4, #8]
 802549c:	bb39      	cbnz	r1, 80254ee <_puts_r+0x9e>
 802549e:	2b00      	cmp	r3, #0
 80254a0:	da38      	bge.n	8025514 <_puts_r+0xc4>
 80254a2:	4622      	mov	r2, r4
 80254a4:	210a      	movs	r1, #10
 80254a6:	4628      	mov	r0, r5
 80254a8:	f001 fad4 	bl	8026a54 <__swbuf_r>
 80254ac:	3001      	adds	r0, #1
 80254ae:	d011      	beq.n	80254d4 <_puts_r+0x84>
 80254b0:	250a      	movs	r5, #10
 80254b2:	e011      	b.n	80254d8 <_puts_r+0x88>
 80254b4:	4b1b      	ldr	r3, [pc, #108]	; (8025524 <_puts_r+0xd4>)
 80254b6:	429c      	cmp	r4, r3
 80254b8:	d101      	bne.n	80254be <_puts_r+0x6e>
 80254ba:	68ac      	ldr	r4, [r5, #8]
 80254bc:	e7da      	b.n	8025474 <_puts_r+0x24>
 80254be:	4b1a      	ldr	r3, [pc, #104]	; (8025528 <_puts_r+0xd8>)
 80254c0:	429c      	cmp	r4, r3
 80254c2:	bf08      	it	eq
 80254c4:	68ec      	ldreq	r4, [r5, #12]
 80254c6:	e7d5      	b.n	8025474 <_puts_r+0x24>
 80254c8:	4621      	mov	r1, r4
 80254ca:	4628      	mov	r0, r5
 80254cc:	f001 fb26 	bl	8026b1c <__swsetup_r>
 80254d0:	2800      	cmp	r0, #0
 80254d2:	d0dd      	beq.n	8025490 <_puts_r+0x40>
 80254d4:	f04f 35ff 	mov.w	r5, #4294967295
 80254d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80254da:	07da      	lsls	r2, r3, #31
 80254dc:	d405      	bmi.n	80254ea <_puts_r+0x9a>
 80254de:	89a3      	ldrh	r3, [r4, #12]
 80254e0:	059b      	lsls	r3, r3, #22
 80254e2:	d402      	bmi.n	80254ea <_puts_r+0x9a>
 80254e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80254e6:	f7fe ff9d 	bl	8024424 <__retarget_lock_release_recursive>
 80254ea:	4628      	mov	r0, r5
 80254ec:	bd70      	pop	{r4, r5, r6, pc}
 80254ee:	2b00      	cmp	r3, #0
 80254f0:	da04      	bge.n	80254fc <_puts_r+0xac>
 80254f2:	69a2      	ldr	r2, [r4, #24]
 80254f4:	429a      	cmp	r2, r3
 80254f6:	dc06      	bgt.n	8025506 <_puts_r+0xb6>
 80254f8:	290a      	cmp	r1, #10
 80254fa:	d004      	beq.n	8025506 <_puts_r+0xb6>
 80254fc:	6823      	ldr	r3, [r4, #0]
 80254fe:	1c5a      	adds	r2, r3, #1
 8025500:	6022      	str	r2, [r4, #0]
 8025502:	7019      	strb	r1, [r3, #0]
 8025504:	e7c5      	b.n	8025492 <_puts_r+0x42>
 8025506:	4622      	mov	r2, r4
 8025508:	4628      	mov	r0, r5
 802550a:	f001 faa3 	bl	8026a54 <__swbuf_r>
 802550e:	3001      	adds	r0, #1
 8025510:	d1bf      	bne.n	8025492 <_puts_r+0x42>
 8025512:	e7df      	b.n	80254d4 <_puts_r+0x84>
 8025514:	6823      	ldr	r3, [r4, #0]
 8025516:	250a      	movs	r5, #10
 8025518:	1c5a      	adds	r2, r3, #1
 802551a:	6022      	str	r2, [r4, #0]
 802551c:	701d      	strb	r5, [r3, #0]
 802551e:	e7db      	b.n	80254d8 <_puts_r+0x88>
 8025520:	08045d64 	.word	0x08045d64
 8025524:	08045d84 	.word	0x08045d84
 8025528:	08045d44 	.word	0x08045d44

0802552c <puts>:
 802552c:	4b02      	ldr	r3, [pc, #8]	; (8025538 <puts+0xc>)
 802552e:	4601      	mov	r1, r0
 8025530:	6818      	ldr	r0, [r3, #0]
 8025532:	f7ff bf8d 	b.w	8025450 <_puts_r>
 8025536:	bf00      	nop
 8025538:	20000490 	.word	0x20000490

0802553c <rand>:
 802553c:	4b16      	ldr	r3, [pc, #88]	; (8025598 <rand+0x5c>)
 802553e:	b510      	push	{r4, lr}
 8025540:	681c      	ldr	r4, [r3, #0]
 8025542:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8025544:	b9b3      	cbnz	r3, 8025574 <rand+0x38>
 8025546:	2018      	movs	r0, #24
 8025548:	f7fe ff6e 	bl	8024428 <malloc>
 802554c:	63a0      	str	r0, [r4, #56]	; 0x38
 802554e:	b928      	cbnz	r0, 802555c <rand+0x20>
 8025550:	4602      	mov	r2, r0
 8025552:	4b12      	ldr	r3, [pc, #72]	; (802559c <rand+0x60>)
 8025554:	4812      	ldr	r0, [pc, #72]	; (80255a0 <rand+0x64>)
 8025556:	214e      	movs	r1, #78	; 0x4e
 8025558:	f001 fb9a 	bl	8026c90 <__assert_func>
 802555c:	4a11      	ldr	r2, [pc, #68]	; (80255a4 <rand+0x68>)
 802555e:	4b12      	ldr	r3, [pc, #72]	; (80255a8 <rand+0x6c>)
 8025560:	e9c0 2300 	strd	r2, r3, [r0]
 8025564:	4b11      	ldr	r3, [pc, #68]	; (80255ac <rand+0x70>)
 8025566:	6083      	str	r3, [r0, #8]
 8025568:	230b      	movs	r3, #11
 802556a:	8183      	strh	r3, [r0, #12]
 802556c:	2201      	movs	r2, #1
 802556e:	2300      	movs	r3, #0
 8025570:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8025574:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8025576:	4a0e      	ldr	r2, [pc, #56]	; (80255b0 <rand+0x74>)
 8025578:	6920      	ldr	r0, [r4, #16]
 802557a:	6963      	ldr	r3, [r4, #20]
 802557c:	490d      	ldr	r1, [pc, #52]	; (80255b4 <rand+0x78>)
 802557e:	4342      	muls	r2, r0
 8025580:	fb01 2203 	mla	r2, r1, r3, r2
 8025584:	fba0 0101 	umull	r0, r1, r0, r1
 8025588:	1c43      	adds	r3, r0, #1
 802558a:	eb42 0001 	adc.w	r0, r2, r1
 802558e:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8025592:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8025596:	bd10      	pop	{r4, pc}
 8025598:	20000490 	.word	0x20000490
 802559c:	08045da8 	.word	0x08045da8
 80255a0:	08045f0e 	.word	0x08045f0e
 80255a4:	abcd330e 	.word	0xabcd330e
 80255a8:	e66d1234 	.word	0xe66d1234
 80255ac:	0005deec 	.word	0x0005deec
 80255b0:	5851f42d 	.word	0x5851f42d
 80255b4:	4c957f2d 	.word	0x4c957f2d

080255b8 <cleanup_glue>:
 80255b8:	b538      	push	{r3, r4, r5, lr}
 80255ba:	460c      	mov	r4, r1
 80255bc:	6809      	ldr	r1, [r1, #0]
 80255be:	4605      	mov	r5, r0
 80255c0:	b109      	cbz	r1, 80255c6 <cleanup_glue+0xe>
 80255c2:	f7ff fff9 	bl	80255b8 <cleanup_glue>
 80255c6:	4621      	mov	r1, r4
 80255c8:	4628      	mov	r0, r5
 80255ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80255ce:	f7ff b9ed 	b.w	80249ac <_free_r>
 80255d2:	Address 0x00000000080255d2 is out of bounds.


080255d4 <_reclaim_reent>:
 80255d4:	4b2c      	ldr	r3, [pc, #176]	; (8025688 <_reclaim_reent+0xb4>)
 80255d6:	681b      	ldr	r3, [r3, #0]
 80255d8:	4283      	cmp	r3, r0
 80255da:	b570      	push	{r4, r5, r6, lr}
 80255dc:	4604      	mov	r4, r0
 80255de:	d051      	beq.n	8025684 <_reclaim_reent+0xb0>
 80255e0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80255e2:	b143      	cbz	r3, 80255f6 <_reclaim_reent+0x22>
 80255e4:	68db      	ldr	r3, [r3, #12]
 80255e6:	2b00      	cmp	r3, #0
 80255e8:	d14a      	bne.n	8025680 <_reclaim_reent+0xac>
 80255ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80255ec:	6819      	ldr	r1, [r3, #0]
 80255ee:	b111      	cbz	r1, 80255f6 <_reclaim_reent+0x22>
 80255f0:	4620      	mov	r0, r4
 80255f2:	f7ff f9db 	bl	80249ac <_free_r>
 80255f6:	6961      	ldr	r1, [r4, #20]
 80255f8:	b111      	cbz	r1, 8025600 <_reclaim_reent+0x2c>
 80255fa:	4620      	mov	r0, r4
 80255fc:	f7ff f9d6 	bl	80249ac <_free_r>
 8025600:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8025602:	b111      	cbz	r1, 802560a <_reclaim_reent+0x36>
 8025604:	4620      	mov	r0, r4
 8025606:	f7ff f9d1 	bl	80249ac <_free_r>
 802560a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 802560c:	b111      	cbz	r1, 8025614 <_reclaim_reent+0x40>
 802560e:	4620      	mov	r0, r4
 8025610:	f7ff f9cc 	bl	80249ac <_free_r>
 8025614:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8025616:	b111      	cbz	r1, 802561e <_reclaim_reent+0x4a>
 8025618:	4620      	mov	r0, r4
 802561a:	f7ff f9c7 	bl	80249ac <_free_r>
 802561e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8025620:	b111      	cbz	r1, 8025628 <_reclaim_reent+0x54>
 8025622:	4620      	mov	r0, r4
 8025624:	f7ff f9c2 	bl	80249ac <_free_r>
 8025628:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 802562a:	b111      	cbz	r1, 8025632 <_reclaim_reent+0x5e>
 802562c:	4620      	mov	r0, r4
 802562e:	f7ff f9bd 	bl	80249ac <_free_r>
 8025632:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8025634:	b111      	cbz	r1, 802563c <_reclaim_reent+0x68>
 8025636:	4620      	mov	r0, r4
 8025638:	f7ff f9b8 	bl	80249ac <_free_r>
 802563c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802563e:	b111      	cbz	r1, 8025646 <_reclaim_reent+0x72>
 8025640:	4620      	mov	r0, r4
 8025642:	f7ff f9b3 	bl	80249ac <_free_r>
 8025646:	69a3      	ldr	r3, [r4, #24]
 8025648:	b1e3      	cbz	r3, 8025684 <_reclaim_reent+0xb0>
 802564a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 802564c:	4620      	mov	r0, r4
 802564e:	4798      	blx	r3
 8025650:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8025652:	b1b9      	cbz	r1, 8025684 <_reclaim_reent+0xb0>
 8025654:	4620      	mov	r0, r4
 8025656:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 802565a:	f7ff bfad 	b.w	80255b8 <cleanup_glue>
 802565e:	5949      	ldr	r1, [r1, r5]
 8025660:	b941      	cbnz	r1, 8025674 <_reclaim_reent+0xa0>
 8025662:	3504      	adds	r5, #4
 8025664:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8025666:	2d80      	cmp	r5, #128	; 0x80
 8025668:	68d9      	ldr	r1, [r3, #12]
 802566a:	d1f8      	bne.n	802565e <_reclaim_reent+0x8a>
 802566c:	4620      	mov	r0, r4
 802566e:	f7ff f99d 	bl	80249ac <_free_r>
 8025672:	e7ba      	b.n	80255ea <_reclaim_reent+0x16>
 8025674:	680e      	ldr	r6, [r1, #0]
 8025676:	4620      	mov	r0, r4
 8025678:	f7ff f998 	bl	80249ac <_free_r>
 802567c:	4631      	mov	r1, r6
 802567e:	e7ef      	b.n	8025660 <_reclaim_reent+0x8c>
 8025680:	2500      	movs	r5, #0
 8025682:	e7ef      	b.n	8025664 <_reclaim_reent+0x90>
 8025684:	bd70      	pop	{r4, r5, r6, pc}
 8025686:	bf00      	nop
 8025688:	20000490 	.word	0x20000490

0802568c <modf>:
 802568c:	b570      	push	{r4, r5, r6, lr}
 802568e:	ed2d 8b02 	vpush	{d8}
 8025692:	eeb0 8b40 	vmov.f64	d8, d0
 8025696:	ee18 5a90 	vmov	r5, s17
 802569a:	4604      	mov	r4, r0
 802569c:	f3c5 500a 	ubfx	r0, r5, #20, #11
 80256a0:	f2a0 33ff 	subw	r3, r0, #1023	; 0x3ff
 80256a4:	2b13      	cmp	r3, #19
 80256a6:	ee10 1a10 	vmov	r1, s0
 80256aa:	dc23      	bgt.n	80256f4 <modf+0x68>
 80256ac:	2b00      	cmp	r3, #0
 80256ae:	da09      	bge.n	80256c4 <modf+0x38>
 80256b0:	2200      	movs	r2, #0
 80256b2:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80256b6:	e9c4 2300 	strd	r2, r3, [r4]
 80256ba:	eeb0 0b48 	vmov.f64	d0, d8
 80256be:	ecbd 8b02 	vpop	{d8}
 80256c2:	bd70      	pop	{r4, r5, r6, pc}
 80256c4:	481d      	ldr	r0, [pc, #116]	; (802573c <modf+0xb0>)
 80256c6:	4118      	asrs	r0, r3
 80256c8:	ea05 0300 	and.w	r3, r5, r0
 80256cc:	4319      	orrs	r1, r3
 80256ce:	d107      	bne.n	80256e0 <modf+0x54>
 80256d0:	ed84 0b00 	vstr	d0, [r4]
 80256d4:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80256d8:	460a      	mov	r2, r1
 80256da:	ec43 2b18 	vmov	d8, r2, r3
 80256de:	e7ec      	b.n	80256ba <modf+0x2e>
 80256e0:	2200      	movs	r2, #0
 80256e2:	ea25 0300 	bic.w	r3, r5, r0
 80256e6:	ec43 2b17 	vmov	d7, r2, r3
 80256ea:	e9c4 2300 	strd	r2, r3, [r4]
 80256ee:	ee38 8b47 	vsub.f64	d8, d8, d7
 80256f2:	e7e2      	b.n	80256ba <modf+0x2e>
 80256f4:	2b33      	cmp	r3, #51	; 0x33
 80256f6:	dd0d      	ble.n	8025714 <modf+0x88>
 80256f8:	ed84 0b00 	vstr	d0, [r4]
 80256fc:	f003 fd2e 	bl	802915c <__fpclassifyd>
 8025700:	b920      	cbnz	r0, 802570c <modf+0x80>
 8025702:	ee38 8b08 	vadd.f64	d8, d8, d8
 8025706:	ed84 8b00 	vstr	d8, [r4]
 802570a:	e7d6      	b.n	80256ba <modf+0x2e>
 802570c:	2200      	movs	r2, #0
 802570e:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8025712:	e7e2      	b.n	80256da <modf+0x4e>
 8025714:	f2a0 4313 	subw	r3, r0, #1043	; 0x413
 8025718:	f04f 30ff 	mov.w	r0, #4294967295
 802571c:	40d8      	lsrs	r0, r3
 802571e:	ea11 0600 	ands.w	r6, r1, r0
 8025722:	d105      	bne.n	8025730 <modf+0xa4>
 8025724:	ed84 0b00 	vstr	d0, [r4]
 8025728:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 802572c:	4632      	mov	r2, r6
 802572e:	e7d4      	b.n	80256da <modf+0x4e>
 8025730:	ee18 3a90 	vmov	r3, s17
 8025734:	ea21 0200 	bic.w	r2, r1, r0
 8025738:	e7d5      	b.n	80256e6 <modf+0x5a>
 802573a:	bf00      	nop
 802573c:	000fffff 	.word	0x000fffff

08025740 <_sbrk_r>:
 8025740:	b538      	push	{r3, r4, r5, lr}
 8025742:	4d06      	ldr	r5, [pc, #24]	; (802575c <_sbrk_r+0x1c>)
 8025744:	2300      	movs	r3, #0
 8025746:	4604      	mov	r4, r0
 8025748:	4608      	mov	r0, r1
 802574a:	602b      	str	r3, [r5, #0]
 802574c:	f7e1 fe40 	bl	80073d0 <_sbrk>
 8025750:	1c43      	adds	r3, r0, #1
 8025752:	d102      	bne.n	802575a <_sbrk_r+0x1a>
 8025754:	682b      	ldr	r3, [r5, #0]
 8025756:	b103      	cbz	r3, 802575a <_sbrk_r+0x1a>
 8025758:	6023      	str	r3, [r4, #0]
 802575a:	bd38      	pop	{r3, r4, r5, pc}
 802575c:	2002fd64 	.word	0x2002fd64

08025760 <sniprintf>:
 8025760:	b40c      	push	{r2, r3}
 8025762:	b530      	push	{r4, r5, lr}
 8025764:	4b17      	ldr	r3, [pc, #92]	; (80257c4 <sniprintf+0x64>)
 8025766:	1e0c      	subs	r4, r1, #0
 8025768:	681d      	ldr	r5, [r3, #0]
 802576a:	b09d      	sub	sp, #116	; 0x74
 802576c:	da08      	bge.n	8025780 <sniprintf+0x20>
 802576e:	238b      	movs	r3, #139	; 0x8b
 8025770:	602b      	str	r3, [r5, #0]
 8025772:	f04f 30ff 	mov.w	r0, #4294967295
 8025776:	b01d      	add	sp, #116	; 0x74
 8025778:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 802577c:	b002      	add	sp, #8
 802577e:	4770      	bx	lr
 8025780:	f44f 7302 	mov.w	r3, #520	; 0x208
 8025784:	f8ad 3014 	strh.w	r3, [sp, #20]
 8025788:	bf14      	ite	ne
 802578a:	f104 33ff 	addne.w	r3, r4, #4294967295
 802578e:	4623      	moveq	r3, r4
 8025790:	9304      	str	r3, [sp, #16]
 8025792:	9307      	str	r3, [sp, #28]
 8025794:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8025798:	9002      	str	r0, [sp, #8]
 802579a:	9006      	str	r0, [sp, #24]
 802579c:	f8ad 3016 	strh.w	r3, [sp, #22]
 80257a0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80257a2:	ab21      	add	r3, sp, #132	; 0x84
 80257a4:	a902      	add	r1, sp, #8
 80257a6:	4628      	mov	r0, r5
 80257a8:	9301      	str	r3, [sp, #4]
 80257aa:	f002 feff 	bl	80285ac <_svfiprintf_r>
 80257ae:	1c43      	adds	r3, r0, #1
 80257b0:	bfbc      	itt	lt
 80257b2:	238b      	movlt	r3, #139	; 0x8b
 80257b4:	602b      	strlt	r3, [r5, #0]
 80257b6:	2c00      	cmp	r4, #0
 80257b8:	d0dd      	beq.n	8025776 <sniprintf+0x16>
 80257ba:	9b02      	ldr	r3, [sp, #8]
 80257bc:	2200      	movs	r2, #0
 80257be:	701a      	strb	r2, [r3, #0]
 80257c0:	e7d9      	b.n	8025776 <sniprintf+0x16>
 80257c2:	bf00      	nop
 80257c4:	20000490 	.word	0x20000490

080257c8 <siprintf>:
 80257c8:	b40e      	push	{r1, r2, r3}
 80257ca:	b500      	push	{lr}
 80257cc:	b09c      	sub	sp, #112	; 0x70
 80257ce:	ab1d      	add	r3, sp, #116	; 0x74
 80257d0:	9002      	str	r0, [sp, #8]
 80257d2:	9006      	str	r0, [sp, #24]
 80257d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80257d8:	4809      	ldr	r0, [pc, #36]	; (8025800 <siprintf+0x38>)
 80257da:	9107      	str	r1, [sp, #28]
 80257dc:	9104      	str	r1, [sp, #16]
 80257de:	4909      	ldr	r1, [pc, #36]	; (8025804 <siprintf+0x3c>)
 80257e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80257e4:	9105      	str	r1, [sp, #20]
 80257e6:	6800      	ldr	r0, [r0, #0]
 80257e8:	9301      	str	r3, [sp, #4]
 80257ea:	a902      	add	r1, sp, #8
 80257ec:	f002 fede 	bl	80285ac <_svfiprintf_r>
 80257f0:	9b02      	ldr	r3, [sp, #8]
 80257f2:	2200      	movs	r2, #0
 80257f4:	701a      	strb	r2, [r3, #0]
 80257f6:	b01c      	add	sp, #112	; 0x70
 80257f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80257fc:	b003      	add	sp, #12
 80257fe:	4770      	bx	lr
 8025800:	20000490 	.word	0x20000490
 8025804:	ffff0208 	.word	0xffff0208

08025808 <siscanf>:
 8025808:	b40e      	push	{r1, r2, r3}
 802580a:	b510      	push	{r4, lr}
 802580c:	b09f      	sub	sp, #124	; 0x7c
 802580e:	ac21      	add	r4, sp, #132	; 0x84
 8025810:	f44f 7101 	mov.w	r1, #516	; 0x204
 8025814:	f854 2b04 	ldr.w	r2, [r4], #4
 8025818:	9201      	str	r2, [sp, #4]
 802581a:	f8ad 101c 	strh.w	r1, [sp, #28]
 802581e:	9004      	str	r0, [sp, #16]
 8025820:	9008      	str	r0, [sp, #32]
 8025822:	f7da fd17 	bl	8000254 <strlen>
 8025826:	4b0c      	ldr	r3, [pc, #48]	; (8025858 <siscanf+0x50>)
 8025828:	9005      	str	r0, [sp, #20]
 802582a:	9009      	str	r0, [sp, #36]	; 0x24
 802582c:	930d      	str	r3, [sp, #52]	; 0x34
 802582e:	480b      	ldr	r0, [pc, #44]	; (802585c <siscanf+0x54>)
 8025830:	9a01      	ldr	r2, [sp, #4]
 8025832:	6800      	ldr	r0, [r0, #0]
 8025834:	9403      	str	r4, [sp, #12]
 8025836:	2300      	movs	r3, #0
 8025838:	9311      	str	r3, [sp, #68]	; 0x44
 802583a:	9316      	str	r3, [sp, #88]	; 0x58
 802583c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8025840:	f8ad 301e 	strh.w	r3, [sp, #30]
 8025844:	a904      	add	r1, sp, #16
 8025846:	4623      	mov	r3, r4
 8025848:	f003 f80a 	bl	8028860 <__ssvfiscanf_r>
 802584c:	b01f      	add	sp, #124	; 0x7c
 802584e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8025852:	b003      	add	sp, #12
 8025854:	4770      	bx	lr
 8025856:	bf00      	nop
 8025858:	08025883 	.word	0x08025883
 802585c:	20000490 	.word	0x20000490

08025860 <__sread>:
 8025860:	b510      	push	{r4, lr}
 8025862:	460c      	mov	r4, r1
 8025864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8025868:	f003 fc66 	bl	8029138 <_read_r>
 802586c:	2800      	cmp	r0, #0
 802586e:	bfab      	itete	ge
 8025870:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8025872:	89a3      	ldrhlt	r3, [r4, #12]
 8025874:	181b      	addge	r3, r3, r0
 8025876:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 802587a:	bfac      	ite	ge
 802587c:	6563      	strge	r3, [r4, #84]	; 0x54
 802587e:	81a3      	strhlt	r3, [r4, #12]
 8025880:	bd10      	pop	{r4, pc}

08025882 <__seofread>:
 8025882:	2000      	movs	r0, #0
 8025884:	4770      	bx	lr

08025886 <__swrite>:
 8025886:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802588a:	461f      	mov	r7, r3
 802588c:	898b      	ldrh	r3, [r1, #12]
 802588e:	05db      	lsls	r3, r3, #23
 8025890:	4605      	mov	r5, r0
 8025892:	460c      	mov	r4, r1
 8025894:	4616      	mov	r6, r2
 8025896:	d505      	bpl.n	80258a4 <__swrite+0x1e>
 8025898:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802589c:	2302      	movs	r3, #2
 802589e:	2200      	movs	r2, #0
 80258a0:	f002 fa0a 	bl	8027cb8 <_lseek_r>
 80258a4:	89a3      	ldrh	r3, [r4, #12]
 80258a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80258aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80258ae:	81a3      	strh	r3, [r4, #12]
 80258b0:	4632      	mov	r2, r6
 80258b2:	463b      	mov	r3, r7
 80258b4:	4628      	mov	r0, r5
 80258b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80258ba:	f001 b91d 	b.w	8026af8 <_write_r>

080258be <__sseek>:
 80258be:	b510      	push	{r4, lr}
 80258c0:	460c      	mov	r4, r1
 80258c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80258c6:	f002 f9f7 	bl	8027cb8 <_lseek_r>
 80258ca:	1c43      	adds	r3, r0, #1
 80258cc:	89a3      	ldrh	r3, [r4, #12]
 80258ce:	bf15      	itete	ne
 80258d0:	6560      	strne	r0, [r4, #84]	; 0x54
 80258d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80258d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80258da:	81a3      	strheq	r3, [r4, #12]
 80258dc:	bf18      	it	ne
 80258de:	81a3      	strhne	r3, [r4, #12]
 80258e0:	bd10      	pop	{r4, pc}

080258e2 <__sclose>:
 80258e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80258e6:	f001 b9f1 	b.w	8026ccc <_close_r>

080258ea <stpcpy>:
 80258ea:	4603      	mov	r3, r0
 80258ec:	f811 2b01 	ldrb.w	r2, [r1], #1
 80258f0:	4618      	mov	r0, r3
 80258f2:	f803 2b01 	strb.w	r2, [r3], #1
 80258f6:	2a00      	cmp	r2, #0
 80258f8:	d1f8      	bne.n	80258ec <stpcpy+0x2>
 80258fa:	4770      	bx	lr

080258fc <strchr>:
 80258fc:	b2c9      	uxtb	r1, r1
 80258fe:	4603      	mov	r3, r0
 8025900:	f810 2b01 	ldrb.w	r2, [r0], #1
 8025904:	b11a      	cbz	r2, 802590e <strchr+0x12>
 8025906:	428a      	cmp	r2, r1
 8025908:	d1f9      	bne.n	80258fe <strchr+0x2>
 802590a:	4618      	mov	r0, r3
 802590c:	4770      	bx	lr
 802590e:	2900      	cmp	r1, #0
 8025910:	bf18      	it	ne
 8025912:	2300      	movne	r3, #0
 8025914:	e7f9      	b.n	802590a <strchr+0xe>

08025916 <strcpy>:
 8025916:	4603      	mov	r3, r0
 8025918:	f811 2b01 	ldrb.w	r2, [r1], #1
 802591c:	f803 2b01 	strb.w	r2, [r3], #1
 8025920:	2a00      	cmp	r2, #0
 8025922:	d1f9      	bne.n	8025918 <strcpy+0x2>
 8025924:	4770      	bx	lr
 8025926:	Address 0x0000000008025926 is out of bounds.


08025928 <iso_year_adjust>:
 8025928:	6942      	ldr	r2, [r0, #20]
 802592a:	2a00      	cmp	r2, #0
 802592c:	f240 736c 	movw	r3, #1900	; 0x76c
 8025930:	bfa8      	it	ge
 8025932:	f06f 0363 	mvnge.w	r3, #99	; 0x63
 8025936:	4413      	add	r3, r2
 8025938:	0792      	lsls	r2, r2, #30
 802593a:	d105      	bne.n	8025948 <iso_year_adjust+0x20>
 802593c:	2164      	movs	r1, #100	; 0x64
 802593e:	fb93 f2f1 	sdiv	r2, r3, r1
 8025942:	fb01 3212 	mls	r2, r1, r2, r3
 8025946:	b9da      	cbnz	r2, 8025980 <iso_year_adjust+0x58>
 8025948:	f44f 72c8 	mov.w	r2, #400	; 0x190
 802594c:	fb93 f1f2 	sdiv	r1, r3, r2
 8025950:	fb02 3311 	mls	r3, r2, r1, r3
 8025954:	fab3 f383 	clz	r3, r3
 8025958:	095b      	lsrs	r3, r3, #5
 802595a:	e9d0 0206 	ldrd	r0, r2, [r0, #24]
 802595e:	0040      	lsls	r0, r0, #1
 8025960:	eb00 1002 	add.w	r0, r0, r2, lsl #4
 8025964:	4418      	add	r0, r3
 8025966:	f241 63a2 	movw	r3, #5794	; 0x16a2
 802596a:	4298      	cmp	r0, r3
 802596c:	d03a      	beq.n	80259e4 <iso_year_adjust+0xbc>
 802596e:	dc21      	bgt.n	80259b4 <iso_year_adjust+0x8c>
 8025970:	2801      	cmp	r0, #1
 8025972:	dc1a      	bgt.n	80259aa <iso_year_adjust+0x82>
 8025974:	2800      	cmp	r0, #0
 8025976:	bfb4      	ite	lt
 8025978:	2000      	movlt	r0, #0
 802597a:	f04f 30ff 	movge.w	r0, #4294967295
 802597e:	4770      	bx	lr
 8025980:	2301      	movs	r3, #1
 8025982:	e7ea      	b.n	802595a <iso_year_adjust+0x32>
 8025984:	2817      	cmp	r0, #23
 8025986:	d813      	bhi.n	80259b0 <iso_year_adjust+0x88>
 8025988:	e8df f000 	tbb	[pc, r0]
 802598c:	0c0c0c0c 	.word	0x0c0c0c0c
 8025990:	0c0c1212 	.word	0x0c0c1212
 8025994:	12121212 	.word	0x12121212
 8025998:	12121212 	.word	0x12121212
 802599c:	0c0c1212 	.word	0x0c0c1212
 80259a0:	0c0c1212 	.word	0x0c0c1212
 80259a4:	f04f 30ff 	mov.w	r0, #4294967295
 80259a8:	4770      	bx	lr
 80259aa:	380a      	subs	r0, #10
 80259ac:	2817      	cmp	r0, #23
 80259ae:	d9e9      	bls.n	8025984 <iso_year_adjust+0x5c>
 80259b0:	2000      	movs	r0, #0
 80259b2:	4770      	bx	lr
 80259b4:	f241 63b4 	movw	r3, #5812	; 0x16b4
 80259b8:	4298      	cmp	r0, r3
 80259ba:	dc06      	bgt.n	80259ca <iso_year_adjust+0xa2>
 80259bc:	f241 63b1 	movw	r3, #5809	; 0x16b1
 80259c0:	4298      	cmp	r0, r3
 80259c2:	bfd4      	ite	le
 80259c4:	2000      	movle	r0, #0
 80259c6:	2001      	movgt	r0, #1
 80259c8:	4770      	bx	lr
 80259ca:	f5a0 50b6 	sub.w	r0, r0, #5824	; 0x16c0
 80259ce:	3802      	subs	r0, #2
 80259d0:	2815      	cmp	r0, #21
 80259d2:	d8ed      	bhi.n	80259b0 <iso_year_adjust+0x88>
 80259d4:	2301      	movs	r3, #1
 80259d6:	4083      	lsls	r3, r0
 80259d8:	4803      	ldr	r0, [pc, #12]	; (80259e8 <iso_year_adjust+0xc0>)
 80259da:	4018      	ands	r0, r3
 80259dc:	3800      	subs	r0, #0
 80259de:	bf18      	it	ne
 80259e0:	2001      	movne	r0, #1
 80259e2:	4770      	bx	lr
 80259e4:	2001      	movs	r0, #1
 80259e6:	4770      	bx	lr
 80259e8:	002a001f 	.word	0x002a001f

080259ec <__strftime.isra.0>:
 80259ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80259f0:	b08f      	sub	sp, #60	; 0x3c
 80259f2:	461e      	mov	r6, r3
 80259f4:	2300      	movs	r3, #0
 80259f6:	4607      	mov	r7, r0
 80259f8:	460d      	mov	r5, r1
 80259fa:	9302      	str	r3, [sp, #8]
 80259fc:	461c      	mov	r4, r3
 80259fe:	7813      	ldrb	r3, [r2, #0]
 8025a00:	2b00      	cmp	r3, #0
 8025a02:	f000 84ba 	beq.w	802637a <__strftime.isra.0+0x98e>
 8025a06:	2b25      	cmp	r3, #37	; 0x25
 8025a08:	d11f      	bne.n	8025a4a <__strftime.isra.0+0x5e>
 8025a0a:	f892 b001 	ldrb.w	fp, [r2, #1]
 8025a0e:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
 8025a12:	d024      	beq.n	8025a5e <__strftime.isra.0+0x72>
 8025a14:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
 8025a18:	d021      	beq.n	8025a5e <__strftime.isra.0+0x72>
 8025a1a:	f102 0801 	add.w	r8, r2, #1
 8025a1e:	f04f 0b00 	mov.w	fp, #0
 8025a22:	f898 2000 	ldrb.w	r2, [r8]
 8025a26:	3a31      	subs	r2, #49	; 0x31
 8025a28:	2a08      	cmp	r2, #8
 8025a2a:	d81b      	bhi.n	8025a64 <__strftime.isra.0+0x78>
 8025a2c:	4640      	mov	r0, r8
 8025a2e:	220a      	movs	r2, #10
 8025a30:	a906      	add	r1, sp, #24
 8025a32:	f000 fdc9 	bl	80265c8 <strtoul>
 8025a36:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8025a3a:	4681      	mov	r9, r0
 8025a3c:	f898 2000 	ldrb.w	r2, [r8]
 8025a40:	2a45      	cmp	r2, #69	; 0x45
 8025a42:	d112      	bne.n	8025a6a <__strftime.isra.0+0x7e>
 8025a44:	f108 0801 	add.w	r8, r8, #1
 8025a48:	e011      	b.n	8025a6e <__strftime.isra.0+0x82>
 8025a4a:	1e69      	subs	r1, r5, #1
 8025a4c:	42a1      	cmp	r1, r4
 8025a4e:	d802      	bhi.n	8025a56 <__strftime.isra.0+0x6a>
 8025a50:	2400      	movs	r4, #0
 8025a52:	f000 bc95 	b.w	8026380 <__strftime.isra.0+0x994>
 8025a56:	553b      	strb	r3, [r7, r4]
 8025a58:	3201      	adds	r2, #1
 8025a5a:	3401      	adds	r4, #1
 8025a5c:	e7cf      	b.n	80259fe <__strftime.isra.0+0x12>
 8025a5e:	f102 0802 	add.w	r8, r2, #2
 8025a62:	e7de      	b.n	8025a22 <__strftime.isra.0+0x36>
 8025a64:	f04f 0900 	mov.w	r9, #0
 8025a68:	e7e8      	b.n	8025a3c <__strftime.isra.0+0x50>
 8025a6a:	2a4f      	cmp	r2, #79	; 0x4f
 8025a6c:	d0ea      	beq.n	8025a44 <__strftime.isra.0+0x58>
 8025a6e:	f898 0000 	ldrb.w	r0, [r8]
 8025a72:	f1a0 0225 	sub.w	r2, r0, #37	; 0x25
 8025a76:	2a55      	cmp	r2, #85	; 0x55
 8025a78:	d8ea      	bhi.n	8025a50 <__strftime.isra.0+0x64>
 8025a7a:	a301      	add	r3, pc, #4	; (adr r3, 8025a80 <__strftime.isra.0+0x94>)
 8025a7c:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8025a80:	0802636f 	.word	0x0802636f
 8025a84:	08025a51 	.word	0x08025a51
 8025a88:	08025a51 	.word	0x08025a51
 8025a8c:	08025a51 	.word	0x08025a51
 8025a90:	08025a51 	.word	0x08025a51
 8025a94:	08025a51 	.word	0x08025a51
 8025a98:	08025a51 	.word	0x08025a51
 8025a9c:	08025a51 	.word	0x08025a51
 8025aa0:	08025a51 	.word	0x08025a51
 8025aa4:	08025a51 	.word	0x08025a51
 8025aa8:	08025a51 	.word	0x08025a51
 8025aac:	08025a51 	.word	0x08025a51
 8025ab0:	08025a51 	.word	0x08025a51
 8025ab4:	08025a51 	.word	0x08025a51
 8025ab8:	08025a51 	.word	0x08025a51
 8025abc:	08025a51 	.word	0x08025a51
 8025ac0:	08025a51 	.word	0x08025a51
 8025ac4:	08025a51 	.word	0x08025a51
 8025ac8:	08025a51 	.word	0x08025a51
 8025acc:	08025a51 	.word	0x08025a51
 8025ad0:	08025a51 	.word	0x08025a51
 8025ad4:	08025a51 	.word	0x08025a51
 8025ad8:	08025a51 	.word	0x08025a51
 8025adc:	08025a51 	.word	0x08025a51
 8025ae0:	08025a51 	.word	0x08025a51
 8025ae4:	08025a51 	.word	0x08025a51
 8025ae8:	08025a51 	.word	0x08025a51
 8025aec:	08025a51 	.word	0x08025a51
 8025af0:	08025c15 	.word	0x08025c15
 8025af4:	08025c6d 	.word	0x08025c6d
 8025af8:	08025cdb 	.word	0x08025cdb
 8025afc:	08025d79 	.word	0x08025d79
 8025b00:	08025a51 	.word	0x08025a51
 8025b04:	08025dc5 	.word	0x08025dc5
 8025b08:	08025eb1 	.word	0x08025eb1
 8025b0c:	08025f8b 	.word	0x08025f8b
 8025b10:	08025f99 	.word	0x08025f99
 8025b14:	08025a51 	.word	0x08025a51
 8025b18:	08025a51 	.word	0x08025a51
 8025b1c:	08025a51 	.word	0x08025a51
 8025b20:	08025fc9 	.word	0x08025fc9
 8025b24:	08025a51 	.word	0x08025a51
 8025b28:	08025a51 	.word	0x08025a51
 8025b2c:	08025fdd 	.word	0x08025fdd
 8025b30:	08025a51 	.word	0x08025a51
 8025b34:	0802602f 	.word	0x0802602f
 8025b38:	08026143 	.word	0x08026143
 8025b3c:	08026153 	.word	0x08026153
 8025b40:	0802617b 	.word	0x0802617b
 8025b44:	080261b5 	.word	0x080261b5
 8025b48:	08026229 	.word	0x08026229
 8025b4c:	08025cd3 	.word	0x08025cd3
 8025b50:	08026255 	.word	0x08026255
 8025b54:	0802631d 	.word	0x0802631d
 8025b58:	08025a51 	.word	0x08025a51
 8025b5c:	08025a51 	.word	0x08025a51
 8025b60:	08025a51 	.word	0x08025a51
 8025b64:	08025a51 	.word	0x08025a51
 8025b68:	08025a51 	.word	0x08025a51
 8025b6c:	08025a51 	.word	0x08025a51
 8025b70:	08025bd9 	.word	0x08025bd9
 8025b74:	08025c43 	.word	0x08025c43
 8025b78:	08025c99 	.word	0x08025c99
 8025b7c:	08025d55 	.word	0x08025d55
 8025b80:	08025d55 	.word	0x08025d55
 8025b84:	08025a51 	.word	0x08025a51
 8025b88:	08025e17 	.word	0x08025e17
 8025b8c:	08025c43 	.word	0x08025c43
 8025b90:	08025a51 	.word	0x08025a51
 8025b94:	08025fbb 	.word	0x08025fbb
 8025b98:	08025f8b 	.word	0x08025f8b
 8025b9c:	08025f99 	.word	0x08025f99
 8025ba0:	08025fc3 	.word	0x08025fc3
 8025ba4:	08025fcd 	.word	0x08025fcd
 8025ba8:	08025a51 	.word	0x08025a51
 8025bac:	08025fdd 	.word	0x08025fdd
 8025bb0:	08025a51 	.word	0x08025a51
 8025bb4:	08025cc3 	.word	0x08025cc3
 8025bb8:	08026041 	.word	0x08026041
 8025bbc:	08026147 	.word	0x08026147
 8025bc0:	08026161 	.word	0x08026161
 8025bc4:	08025a51 	.word	0x08025a51
 8025bc8:	0802621b 	.word	0x0802621b
 8025bcc:	08025ccb 	.word	0x08025ccb
 8025bd0:	08026239 	.word	0x08026239
 8025bd4:	080262a7 	.word	0x080262a7
 8025bd8:	69b3      	ldr	r3, [r6, #24]
 8025bda:	4aa9      	ldr	r2, [pc, #676]	; (8025e80 <__strftime.isra.0+0x494>)
 8025bdc:	3318      	adds	r3, #24
 8025bde:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 8025be2:	4648      	mov	r0, r9
 8025be4:	f7da fb36 	bl	8000254 <strlen>
 8025be8:	f109 39ff 	add.w	r9, r9, #4294967295
 8025bec:	4420      	add	r0, r4
 8025bee:	1e6b      	subs	r3, r5, #1
 8025bf0:	42a0      	cmp	r0, r4
 8025bf2:	d107      	bne.n	8025c04 <__strftime.isra.0+0x218>
 8025bf4:	f898 3000 	ldrb.w	r3, [r8]
 8025bf8:	2b00      	cmp	r3, #0
 8025bfa:	f000 83be 	beq.w	802637a <__strftime.isra.0+0x98e>
 8025bfe:	f108 0201 	add.w	r2, r8, #1
 8025c02:	e6fc      	b.n	80259fe <__strftime.isra.0+0x12>
 8025c04:	42a3      	cmp	r3, r4
 8025c06:	f67f af23 	bls.w	8025a50 <__strftime.isra.0+0x64>
 8025c0a:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 8025c0e:	553a      	strb	r2, [r7, r4]
 8025c10:	3401      	adds	r4, #1
 8025c12:	e7ed      	b.n	8025bf0 <__strftime.isra.0+0x204>
 8025c14:	69b2      	ldr	r2, [r6, #24]
 8025c16:	4b9a      	ldr	r3, [pc, #616]	; (8025e80 <__strftime.isra.0+0x494>)
 8025c18:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8025c1c:	f8d3 907c 	ldr.w	r9, [r3, #124]	; 0x7c
 8025c20:	4648      	mov	r0, r9
 8025c22:	f7da fb17 	bl	8000254 <strlen>
 8025c26:	f109 39ff 	add.w	r9, r9, #4294967295
 8025c2a:	4420      	add	r0, r4
 8025c2c:	1e6b      	subs	r3, r5, #1
 8025c2e:	42a0      	cmp	r0, r4
 8025c30:	d0e0      	beq.n	8025bf4 <__strftime.isra.0+0x208>
 8025c32:	42a3      	cmp	r3, r4
 8025c34:	f67f af0c 	bls.w	8025a50 <__strftime.isra.0+0x64>
 8025c38:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 8025c3c:	553a      	strb	r2, [r7, r4]
 8025c3e:	3401      	adds	r4, #1
 8025c40:	e7f5      	b.n	8025c2e <__strftime.isra.0+0x242>
 8025c42:	4b8f      	ldr	r3, [pc, #572]	; (8025e80 <__strftime.isra.0+0x494>)
 8025c44:	6932      	ldr	r2, [r6, #16]
 8025c46:	f853 9022 	ldr.w	r9, [r3, r2, lsl #2]
 8025c4a:	4648      	mov	r0, r9
 8025c4c:	f7da fb02 	bl	8000254 <strlen>
 8025c50:	f109 39ff 	add.w	r9, r9, #4294967295
 8025c54:	4420      	add	r0, r4
 8025c56:	1e6b      	subs	r3, r5, #1
 8025c58:	42a0      	cmp	r0, r4
 8025c5a:	d0cb      	beq.n	8025bf4 <__strftime.isra.0+0x208>
 8025c5c:	42a3      	cmp	r3, r4
 8025c5e:	f67f aef7 	bls.w	8025a50 <__strftime.isra.0+0x64>
 8025c62:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 8025c66:	553a      	strb	r2, [r7, r4]
 8025c68:	3401      	adds	r4, #1
 8025c6a:	e7f5      	b.n	8025c58 <__strftime.isra.0+0x26c>
 8025c6c:	6933      	ldr	r3, [r6, #16]
 8025c6e:	4a84      	ldr	r2, [pc, #528]	; (8025e80 <__strftime.isra.0+0x494>)
 8025c70:	330c      	adds	r3, #12
 8025c72:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 8025c76:	4648      	mov	r0, r9
 8025c78:	f7da faec 	bl	8000254 <strlen>
 8025c7c:	f109 39ff 	add.w	r9, r9, #4294967295
 8025c80:	4420      	add	r0, r4
 8025c82:	1e6b      	subs	r3, r5, #1
 8025c84:	42a0      	cmp	r0, r4
 8025c86:	d0b5      	beq.n	8025bf4 <__strftime.isra.0+0x208>
 8025c88:	42a3      	cmp	r3, r4
 8025c8a:	f67f aee1 	bls.w	8025a50 <__strftime.isra.0+0x64>
 8025c8e:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 8025c92:	553a      	strb	r2, [r7, r4]
 8025c94:	3401      	adds	r4, #1
 8025c96:	e7f5      	b.n	8025c84 <__strftime.isra.0+0x298>
 8025c98:	4b79      	ldr	r3, [pc, #484]	; (8025e80 <__strftime.isra.0+0x494>)
 8025c9a:	f8d3 90a0 	ldr.w	r9, [r3, #160]	; 0xa0
 8025c9e:	4648      	mov	r0, r9
 8025ca0:	f7da fad8 	bl	8000254 <strlen>
 8025ca4:	f899 3000 	ldrb.w	r3, [r9]
 8025ca8:	2b00      	cmp	r3, #0
 8025caa:	d0a3      	beq.n	8025bf4 <__strftime.isra.0+0x208>
 8025cac:	4633      	mov	r3, r6
 8025cae:	464a      	mov	r2, r9
 8025cb0:	1b29      	subs	r1, r5, r4
 8025cb2:	1938      	adds	r0, r7, r4
 8025cb4:	f7ff fe9a 	bl	80259ec <__strftime.isra.0>
 8025cb8:	2800      	cmp	r0, #0
 8025cba:	f77f aec9 	ble.w	8025a50 <__strftime.isra.0+0x64>
 8025cbe:	4404      	add	r4, r0
 8025cc0:	e798      	b.n	8025bf4 <__strftime.isra.0+0x208>
 8025cc2:	4b6f      	ldr	r3, [pc, #444]	; (8025e80 <__strftime.isra.0+0x494>)
 8025cc4:	f8d3 90e4 	ldr.w	r9, [r3, #228]	; 0xe4
 8025cc8:	e7e9      	b.n	8025c9e <__strftime.isra.0+0x2b2>
 8025cca:	4b6d      	ldr	r3, [pc, #436]	; (8025e80 <__strftime.isra.0+0x494>)
 8025ccc:	f8d3 909c 	ldr.w	r9, [r3, #156]	; 0x9c
 8025cd0:	e7e5      	b.n	8025c9e <__strftime.isra.0+0x2b2>
 8025cd2:	4b6b      	ldr	r3, [pc, #428]	; (8025e80 <__strftime.isra.0+0x494>)
 8025cd4:	f8d3 9098 	ldr.w	r9, [r3, #152]	; 0x98
 8025cd8:	e7e1      	b.n	8025c9e <__strftime.isra.0+0x2b2>
 8025cda:	496a      	ldr	r1, [pc, #424]	; (8025e84 <__strftime.isra.0+0x498>)
 8025cdc:	f8d6 a014 	ldr.w	sl, [r6, #20]
 8025ce0:	458a      	cmp	sl, r1
 8025ce2:	bfac      	ite	ge
 8025ce4:	2100      	movge	r1, #0
 8025ce6:	2101      	movlt	r1, #1
 8025ce8:	f1ba 0f00 	cmp.w	sl, #0
 8025cec:	db11      	blt.n	8025d12 <__strftime.isra.0+0x326>
 8025cee:	2064      	movs	r0, #100	; 0x64
 8025cf0:	fb9a f0f0 	sdiv	r0, sl, r0
 8025cf4:	3013      	adds	r0, #19
 8025cf6:	f1bb 0f00 	cmp.w	fp, #0
 8025cfa:	d014      	beq.n	8025d26 <__strftime.isra.0+0x33a>
 8025cfc:	2863      	cmp	r0, #99	; 0x63
 8025cfe:	dd27      	ble.n	8025d50 <__strftime.isra.0+0x364>
 8025d00:	4b61      	ldr	r3, [pc, #388]	; (8025e88 <__strftime.isra.0+0x49c>)
 8025d02:	4a62      	ldr	r2, [pc, #392]	; (8025e8c <__strftime.isra.0+0x4a0>)
 8025d04:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
 8025d08:	bf18      	it	ne
 8025d0a:	461a      	movne	r2, r3
 8025d0c:	f8df c198 	ldr.w	ip, [pc, #408]	; 8025ea8 <__strftime.isra.0+0x4bc>
 8025d10:	e00c      	b.n	8025d2c <__strftime.isra.0+0x340>
 8025d12:	f20a 706c 	addw	r0, sl, #1900	; 0x76c
 8025d16:	9103      	str	r1, [sp, #12]
 8025d18:	f000 ff6e 	bl	8026bf8 <abs>
 8025d1c:	2264      	movs	r2, #100	; 0x64
 8025d1e:	9903      	ldr	r1, [sp, #12]
 8025d20:	fb90 f0f2 	sdiv	r0, r0, r2
 8025d24:	e7e7      	b.n	8025cf6 <__strftime.isra.0+0x30a>
 8025d26:	4a58      	ldr	r2, [pc, #352]	; (8025e88 <__strftime.isra.0+0x49c>)
 8025d28:	f8df c180 	ldr.w	ip, [pc, #384]	; 8025eac <__strftime.isra.0+0x4c0>
 8025d2c:	4b58      	ldr	r3, [pc, #352]	; (8025e90 <__strftime.isra.0+0x4a4>)
 8025d2e:	9001      	str	r0, [sp, #4]
 8025d30:	f1b9 0f02 	cmp.w	r9, #2
 8025d34:	bf2c      	ite	cs
 8025d36:	ebc1 0109 	rsbcs	r1, r1, r9
 8025d3a:	f1c1 0102 	rsbcc	r1, r1, #2
 8025d3e:	9100      	str	r1, [sp, #0]
 8025d40:	4950      	ldr	r1, [pc, #320]	; (8025e84 <__strftime.isra.0+0x498>)
 8025d42:	458a      	cmp	sl, r1
 8025d44:	bfa8      	it	ge
 8025d46:	4613      	movge	r3, r2
 8025d48:	4662      	mov	r2, ip
 8025d4a:	1b29      	subs	r1, r5, r4
 8025d4c:	1938      	adds	r0, r7, r4
 8025d4e:	e028      	b.n	8025da2 <__strftime.isra.0+0x3b6>
 8025d50:	4a4d      	ldr	r2, [pc, #308]	; (8025e88 <__strftime.isra.0+0x49c>)
 8025d52:	e7db      	b.n	8025d0c <__strftime.isra.0+0x320>
 8025d54:	494f      	ldr	r1, [pc, #316]	; (8025e94 <__strftime.isra.0+0x4a8>)
 8025d56:	4a50      	ldr	r2, [pc, #320]	; (8025e98 <__strftime.isra.0+0x4ac>)
 8025d58:	68f3      	ldr	r3, [r6, #12]
 8025d5a:	2864      	cmp	r0, #100	; 0x64
 8025d5c:	bf08      	it	eq
 8025d5e:	460a      	moveq	r2, r1
 8025d60:	1b29      	subs	r1, r5, r4
 8025d62:	1938      	adds	r0, r7, r4
 8025d64:	f7ff fcfc 	bl	8025760 <sniprintf>
 8025d68:	2800      	cmp	r0, #0
 8025d6a:	f6ff ae71 	blt.w	8025a50 <__strftime.isra.0+0x64>
 8025d6e:	4404      	add	r4, r0
 8025d70:	42a5      	cmp	r5, r4
 8025d72:	f63f af3f 	bhi.w	8025bf4 <__strftime.isra.0+0x208>
 8025d76:	e66b      	b.n	8025a50 <__strftime.isra.0+0x64>
 8025d78:	6970      	ldr	r0, [r6, #20]
 8025d7a:	6933      	ldr	r3, [r6, #16]
 8025d7c:	f8d6 a00c 	ldr.w	sl, [r6, #12]
 8025d80:	2800      	cmp	r0, #0
 8025d82:	eb07 0904 	add.w	r9, r7, r4
 8025d86:	eba5 0104 	sub.w	r1, r5, r4
 8025d8a:	f103 0301 	add.w	r3, r3, #1
 8025d8e:	db0b      	blt.n	8025da8 <__strftime.isra.0+0x3bc>
 8025d90:	2264      	movs	r2, #100	; 0x64
 8025d92:	fb90 fcf2 	sdiv	ip, r0, r2
 8025d96:	fb02 001c 	mls	r0, r2, ip, r0
 8025d9a:	4a40      	ldr	r2, [pc, #256]	; (8025e9c <__strftime.isra.0+0x4b0>)
 8025d9c:	e9cd a000 	strd	sl, r0, [sp]
 8025da0:	4648      	mov	r0, r9
 8025da2:	f7ff fcdd 	bl	8025760 <sniprintf>
 8025da6:	e7df      	b.n	8025d68 <__strftime.isra.0+0x37c>
 8025da8:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8025dac:	e9cd 1303 	strd	r1, r3, [sp, #12]
 8025db0:	f000 ff22 	bl	8026bf8 <abs>
 8025db4:	2264      	movs	r2, #100	; 0x64
 8025db6:	e9dd 1303 	ldrd	r1, r3, [sp, #12]
 8025dba:	fb90 fcf2 	sdiv	ip, r0, r2
 8025dbe:	fb0c 0012 	mls	r0, ip, r2, r0
 8025dc2:	e7ea      	b.n	8025d9a <__strftime.isra.0+0x3ae>
 8025dc4:	2225      	movs	r2, #37	; 0x25
 8025dc6:	f88d 2018 	strb.w	r2, [sp, #24]
 8025dca:	f1bb 0f00 	cmp.w	fp, #0
 8025dce:	d011      	beq.n	8025df4 <__strftime.isra.0+0x408>
 8025dd0:	f1b9 0f06 	cmp.w	r9, #6
 8025dd4:	bf38      	it	cc
 8025dd6:	f04f 0906 	movcc.w	r9, #6
 8025dda:	f1b9 0306 	subs.w	r3, r9, #6
 8025dde:	f88d b019 	strb.w	fp, [sp, #25]
 8025de2:	d10c      	bne.n	8025dfe <__strftime.isra.0+0x412>
 8025de4:	f10d 001a 	add.w	r0, sp, #26
 8025de8:	492d      	ldr	r1, [pc, #180]	; (8025ea0 <__strftime.isra.0+0x4b4>)
 8025dea:	f7ff fd94 	bl	8025916 <strcpy>
 8025dee:	4633      	mov	r3, r6
 8025df0:	aa06      	add	r2, sp, #24
 8025df2:	e75d      	b.n	8025cb0 <__strftime.isra.0+0x2c4>
 8025df4:	f04f 0b2b 	mov.w	fp, #43	; 0x2b
 8025df8:	f04f 090a 	mov.w	r9, #10
 8025dfc:	e7ed      	b.n	8025dda <__strftime.isra.0+0x3ee>
 8025dfe:	4a29      	ldr	r2, [pc, #164]	; (8025ea4 <__strftime.isra.0+0x4b8>)
 8025e00:	211e      	movs	r1, #30
 8025e02:	f10d 001a 	add.w	r0, sp, #26
 8025e06:	f7ff fcab 	bl	8025760 <sniprintf>
 8025e0a:	2800      	cmp	r0, #0
 8025e0c:	ddea      	ble.n	8025de4 <__strftime.isra.0+0x3f8>
 8025e0e:	f10d 031a 	add.w	r3, sp, #26
 8025e12:	4418      	add	r0, r3
 8025e14:	e7e8      	b.n	8025de8 <__strftime.isra.0+0x3fc>
 8025e16:	4630      	mov	r0, r6
 8025e18:	f7ff fd86 	bl	8025928 <iso_year_adjust>
 8025e1c:	4681      	mov	r9, r0
 8025e1e:	6970      	ldr	r0, [r6, #20]
 8025e20:	2800      	cmp	r0, #0
 8025e22:	db11      	blt.n	8025e48 <__strftime.isra.0+0x45c>
 8025e24:	2364      	movs	r3, #100	; 0x64
 8025e26:	fb90 f2f3 	sdiv	r2, r0, r3
 8025e2a:	fb03 0012 	mls	r0, r3, r2, r0
 8025e2e:	2264      	movs	r2, #100	; 0x64
 8025e30:	4481      	add	r9, r0
 8025e32:	fb99 f3f2 	sdiv	r3, r9, r2
 8025e36:	fb02 9913 	mls	r9, r2, r3, r9
 8025e3a:	4491      	add	r9, r2
 8025e3c:	fbb9 f3f2 	udiv	r3, r9, r2
 8025e40:	fb02 9313 	mls	r3, r2, r3, r9
 8025e44:	4a13      	ldr	r2, [pc, #76]	; (8025e94 <__strftime.isra.0+0x4a8>)
 8025e46:	e78b      	b.n	8025d60 <__strftime.isra.0+0x374>
 8025e48:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8025e4c:	f000 fed4 	bl	8026bf8 <abs>
 8025e50:	2364      	movs	r3, #100	; 0x64
 8025e52:	f1b9 0f00 	cmp.w	r9, #0
 8025e56:	fb90 f2f3 	sdiv	r2, r0, r3
 8025e5a:	fb02 0013 	mls	r0, r2, r3, r0
 8025e5e:	da07      	bge.n	8025e70 <__strftime.isra.0+0x484>
 8025e60:	6972      	ldr	r2, [r6, #20]
 8025e62:	f2a3 73cf 	subw	r3, r3, #1999	; 0x7cf
 8025e66:	429a      	cmp	r2, r3
 8025e68:	bfb8      	it	lt
 8025e6a:	f04f 0901 	movlt.w	r9, #1
 8025e6e:	e7de      	b.n	8025e2e <__strftime.isra.0+0x442>
 8025e70:	d0dd      	beq.n	8025e2e <__strftime.isra.0+0x442>
 8025e72:	6972      	ldr	r2, [r6, #20]
 8025e74:	4b03      	ldr	r3, [pc, #12]	; (8025e84 <__strftime.isra.0+0x498>)
 8025e76:	429a      	cmp	r2, r3
 8025e78:	bfb8      	it	lt
 8025e7a:	f04f 39ff 	movlt.w	r9, #4294967295
 8025e7e:	e7d6      	b.n	8025e2e <__strftime.isra.0+0x442>
 8025e80:	080460f0 	.word	0x080460f0
 8025e84:	fffff894 	.word	0xfffff894
 8025e88:	080462a3 	.word	0x080462a3
 8025e8c:	08045f78 	.word	0x08045f78
 8025e90:	080464fe 	.word	0x080464fe
 8025e94:	08045f88 	.word	0x08045f88
 8025e98:	08045f7a 	.word	0x08045f7a
 8025e9c:	08045f7e 	.word	0x08045f7e
 8025ea0:	08045f91 	.word	0x08045f91
 8025ea4:	08045f8d 	.word	0x08045f8d
 8025ea8:	08045f70 	.word	0x08045f70
 8025eac:	08045f69 	.word	0x08045f69
 8025eb0:	6971      	ldr	r1, [r6, #20]
 8025eb2:	4ab6      	ldr	r2, [pc, #728]	; (802618c <__strftime.isra.0+0x7a0>)
 8025eb4:	4291      	cmp	r1, r2
 8025eb6:	bfac      	ite	ge
 8025eb8:	2300      	movge	r3, #0
 8025eba:	2301      	movlt	r3, #1
 8025ebc:	4630      	mov	r0, r6
 8025ebe:	e9cd 3103 	strd	r3, r1, [sp, #12]
 8025ec2:	f7ff fd31 	bl	8025928 <iso_year_adjust>
 8025ec6:	9904      	ldr	r1, [sp, #16]
 8025ec8:	2900      	cmp	r1, #0
 8025eca:	4682      	mov	sl, r0
 8025ecc:	db2c      	blt.n	8025f28 <__strftime.isra.0+0x53c>
 8025ece:	2264      	movs	r2, #100	; 0x64
 8025ed0:	fb91 f2f2 	sdiv	r2, r1, r2
 8025ed4:	3213      	adds	r2, #19
 8025ed6:	6970      	ldr	r0, [r6, #20]
 8025ed8:	2800      	cmp	r0, #0
 8025eda:	db30      	blt.n	8025f3e <__strftime.isra.0+0x552>
 8025edc:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8025ee0:	fb90 fefc 	sdiv	lr, r0, ip
 8025ee4:	fb0c 001e 	mls	r0, ip, lr, r0
 8025ee8:	f1ba 0f00 	cmp.w	sl, #0
 8025eec:	da36      	bge.n	8025f5c <__strftime.isra.0+0x570>
 8025eee:	6971      	ldr	r1, [r6, #20]
 8025ef0:	4ba7      	ldr	r3, [pc, #668]	; (8026190 <__strftime.isra.0+0x7a4>)
 8025ef2:	4299      	cmp	r1, r3
 8025ef4:	db3d      	blt.n	8025f72 <__strftime.isra.0+0x586>
 8025ef6:	4482      	add	sl, r0
 8025ef8:	f1ba 3fff 	cmp.w	sl, #4294967295
 8025efc:	d13e      	bne.n	8025f7c <__strftime.isra.0+0x590>
 8025efe:	3a01      	subs	r2, #1
 8025f00:	f04f 0a63 	mov.w	sl, #99	; 0x63
 8025f04:	9b03      	ldr	r3, [sp, #12]
 8025f06:	2064      	movs	r0, #100	; 0x64
 8025f08:	fb00 aa02 	mla	sl, r0, r2, sl
 8025f0c:	2b00      	cmp	r3, #0
 8025f0e:	f000 81ad 	beq.w	802626c <__strftime.isra.0+0x880>
 8025f12:	222d      	movs	r2, #45	; 0x2d
 8025f14:	f88d 2018 	strb.w	r2, [sp, #24]
 8025f18:	f1b9 0f00 	cmp.w	r9, #0
 8025f1c:	d001      	beq.n	8025f22 <__strftime.isra.0+0x536>
 8025f1e:	f109 39ff 	add.w	r9, r9, #4294967295
 8025f22:	f10d 0219 	add.w	r2, sp, #25
 8025f26:	e1ac      	b.n	8026282 <__strftime.isra.0+0x896>
 8025f28:	f201 706c 	addw	r0, r1, #1900	; 0x76c
 8025f2c:	9104      	str	r1, [sp, #16]
 8025f2e:	f000 fe63 	bl	8026bf8 <abs>
 8025f32:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8025f36:	9904      	ldr	r1, [sp, #16]
 8025f38:	fb90 f2fc 	sdiv	r2, r0, ip
 8025f3c:	e7cb      	b.n	8025ed6 <__strftime.isra.0+0x4ea>
 8025f3e:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8025f42:	e9cd 1204 	strd	r1, r2, [sp, #16]
 8025f46:	f000 fe57 	bl	8026bf8 <abs>
 8025f4a:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8025f4e:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 8025f52:	fb90 fefc 	sdiv	lr, r0, ip
 8025f56:	fb0e 001c 	mls	r0, lr, ip, r0
 8025f5a:	e7c5      	b.n	8025ee8 <__strftime.isra.0+0x4fc>
 8025f5c:	d0cb      	beq.n	8025ef6 <__strftime.isra.0+0x50a>
 8025f5e:	4b8b      	ldr	r3, [pc, #556]	; (802618c <__strftime.isra.0+0x7a0>)
 8025f60:	4299      	cmp	r1, r3
 8025f62:	bfb4      	ite	lt
 8025f64:	2301      	movlt	r3, #1
 8025f66:	2300      	movge	r3, #0
 8025f68:	9303      	str	r3, [sp, #12]
 8025f6a:	bfb8      	it	lt
 8025f6c:	f04f 3aff 	movlt.w	sl, #4294967295
 8025f70:	e7c1      	b.n	8025ef6 <__strftime.isra.0+0x50a>
 8025f72:	f04f 0a01 	mov.w	sl, #1
 8025f76:	f8cd a00c 	str.w	sl, [sp, #12]
 8025f7a:	e7bc      	b.n	8025ef6 <__strftime.isra.0+0x50a>
 8025f7c:	f1ba 0f64 	cmp.w	sl, #100	; 0x64
 8025f80:	bf04      	itt	eq
 8025f82:	3201      	addeq	r2, #1
 8025f84:	f04f 0a00 	moveq.w	sl, #0
 8025f88:	e7bc      	b.n	8025f04 <__strftime.isra.0+0x518>
 8025f8a:	4982      	ldr	r1, [pc, #520]	; (8026194 <__strftime.isra.0+0x7a8>)
 8025f8c:	4a82      	ldr	r2, [pc, #520]	; (8026198 <__strftime.isra.0+0x7ac>)
 8025f8e:	68b3      	ldr	r3, [r6, #8]
 8025f90:	286b      	cmp	r0, #107	; 0x6b
 8025f92:	bf08      	it	eq
 8025f94:	460a      	moveq	r2, r1
 8025f96:	e6e3      	b.n	8025d60 <__strftime.isra.0+0x374>
 8025f98:	68b3      	ldr	r3, [r6, #8]
 8025f9a:	b163      	cbz	r3, 8025fb6 <__strftime.isra.0+0x5ca>
 8025f9c:	2b0c      	cmp	r3, #12
 8025f9e:	d004      	beq.n	8025faa <__strftime.isra.0+0x5be>
 8025fa0:	210c      	movs	r1, #12
 8025fa2:	fb93 f2f1 	sdiv	r2, r3, r1
 8025fa6:	fb01 3312 	mls	r3, r1, r2, r3
 8025faa:	497b      	ldr	r1, [pc, #492]	; (8026198 <__strftime.isra.0+0x7ac>)
 8025fac:	4a79      	ldr	r2, [pc, #484]	; (8026194 <__strftime.isra.0+0x7a8>)
 8025fae:	2849      	cmp	r0, #73	; 0x49
 8025fb0:	bf08      	it	eq
 8025fb2:	460a      	moveq	r2, r1
 8025fb4:	e6d4      	b.n	8025d60 <__strftime.isra.0+0x374>
 8025fb6:	230c      	movs	r3, #12
 8025fb8:	e7f7      	b.n	8025faa <__strftime.isra.0+0x5be>
 8025fba:	69f3      	ldr	r3, [r6, #28]
 8025fbc:	4a77      	ldr	r2, [pc, #476]	; (802619c <__strftime.isra.0+0x7b0>)
 8025fbe:	3301      	adds	r3, #1
 8025fc0:	e6ce      	b.n	8025d60 <__strftime.isra.0+0x374>
 8025fc2:	6933      	ldr	r3, [r6, #16]
 8025fc4:	3301      	adds	r3, #1
 8025fc6:	e73d      	b.n	8025e44 <__strftime.isra.0+0x458>
 8025fc8:	6873      	ldr	r3, [r6, #4]
 8025fca:	e73b      	b.n	8025e44 <__strftime.isra.0+0x458>
 8025fcc:	1e6b      	subs	r3, r5, #1
 8025fce:	429c      	cmp	r4, r3
 8025fd0:	f4bf ad3e 	bcs.w	8025a50 <__strftime.isra.0+0x64>
 8025fd4:	230a      	movs	r3, #10
 8025fd6:	553b      	strb	r3, [r7, r4]
 8025fd8:	3401      	adds	r4, #1
 8025fda:	e60b      	b.n	8025bf4 <__strftime.isra.0+0x208>
 8025fdc:	68b3      	ldr	r3, [r6, #8]
 8025fde:	2b0b      	cmp	r3, #11
 8025fe0:	4b6f      	ldr	r3, [pc, #444]	; (80261a0 <__strftime.isra.0+0x7b4>)
 8025fe2:	bfd4      	ite	le
 8025fe4:	2200      	movle	r2, #0
 8025fe6:	2201      	movgt	r2, #1
 8025fe8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8025fec:	f8d3 90a4 	ldr.w	r9, [r3, #164]	; 0xa4
 8025ff0:	4648      	mov	r0, r9
 8025ff2:	f7da f92f 	bl	8000254 <strlen>
 8025ff6:	f109 32ff 	add.w	r2, r9, #4294967295
 8025ffa:	4420      	add	r0, r4
 8025ffc:	f105 3cff 	add.w	ip, r5, #4294967295
 8026000:	42a0      	cmp	r0, r4
 8026002:	f43f adf7 	beq.w	8025bf4 <__strftime.isra.0+0x208>
 8026006:	45a4      	cmp	ip, r4
 8026008:	f67f ad22 	bls.w	8025a50 <__strftime.isra.0+0x64>
 802600c:	f898 1000 	ldrb.w	r1, [r8]
 8026010:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8026014:	2950      	cmp	r1, #80	; 0x50
 8026016:	d107      	bne.n	8026028 <__strftime.isra.0+0x63c>
 8026018:	4962      	ldr	r1, [pc, #392]	; (80261a4 <__strftime.isra.0+0x7b8>)
 802601a:	5cc9      	ldrb	r1, [r1, r3]
 802601c:	f001 0103 	and.w	r1, r1, #3
 8026020:	2901      	cmp	r1, #1
 8026022:	bf08      	it	eq
 8026024:	3320      	addeq	r3, #32
 8026026:	b2db      	uxtb	r3, r3
 8026028:	553b      	strb	r3, [r7, r4]
 802602a:	3401      	adds	r4, #1
 802602c:	e7e8      	b.n	8026000 <__strftime.isra.0+0x614>
 802602e:	6873      	ldr	r3, [r6, #4]
 8026030:	9300      	str	r3, [sp, #0]
 8026032:	4a5d      	ldr	r2, [pc, #372]	; (80261a8 <__strftime.isra.0+0x7bc>)
 8026034:	68b3      	ldr	r3, [r6, #8]
 8026036:	1b29      	subs	r1, r5, r4
 8026038:	1938      	adds	r0, r7, r4
 802603a:	f7ff fb91 	bl	8025760 <sniprintf>
 802603e:	e693      	b.n	8025d68 <__strftime.isra.0+0x37c>
 8026040:	6a33      	ldr	r3, [r6, #32]
 8026042:	2b00      	cmp	r3, #0
 8026044:	db7a      	blt.n	802613c <__strftime.isra.0+0x750>
 8026046:	f000 fb73 	bl	8026730 <__tz_lock>
 802604a:	9b02      	ldr	r3, [sp, #8]
 802604c:	b90b      	cbnz	r3, 8026052 <__strftime.isra.0+0x666>
 802604e:	f000 fb7b 	bl	8026748 <_tzset_unlocked>
 8026052:	f001 fd79 	bl	8027b48 <__gettzinfo>
 8026056:	6a33      	ldr	r3, [r6, #32]
 8026058:	2b00      	cmp	r3, #0
 802605a:	bfd4      	ite	le
 802605c:	2200      	movle	r2, #0
 802605e:	2201      	movgt	r2, #1
 8026060:	2328      	movs	r3, #40	; 0x28
 8026062:	fb02 3303 	mla	r3, r2, r3, r3
 8026066:	58c3      	ldr	r3, [r0, r3]
 8026068:	f1c3 0900 	rsb	r9, r3, #0
 802606c:	f000 fb66 	bl	802673c <__tz_unlock>
 8026070:	2301      	movs	r3, #1
 8026072:	9302      	str	r3, [sp, #8]
 8026074:	6972      	ldr	r2, [r6, #20]
 8026076:	f1b2 0345 	subs.w	r3, r2, #69	; 0x45
 802607a:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 802607e:	f16c 0c00 	sbc.w	ip, ip, #0
 8026082:	f1bc 0f00 	cmp.w	ip, #0
 8026086:	eba5 0104 	sub.w	r1, r5, r4
 802608a:	eb07 0004 	add.w	r0, r7, r4
 802608e:	da02      	bge.n	8026096 <__strftime.isra.0+0x6aa>
 8026090:	3303      	adds	r3, #3
 8026092:	f14c 0c00 	adc.w	ip, ip, #0
 8026096:	089b      	lsrs	r3, r3, #2
 8026098:	ea43 738c 	orr.w	r3, r3, ip, lsl #30
 802609c:	f102 3aff 	add.w	sl, r2, #4294967295
 80260a0:	ea4f 0cac 	mov.w	ip, ip, asr #2
 80260a4:	f04f 0e64 	mov.w	lr, #100	; 0x64
 80260a8:	fb9a fefe 	sdiv	lr, sl, lr
 80260ac:	ebb3 030e 	subs.w	r3, r3, lr
 80260b0:	eb6c 7cee 	sbc.w	ip, ip, lr, asr #31
 80260b4:	f202 1a2b 	addw	sl, r2, #299	; 0x12b
 80260b8:	f44f 7ec8 	mov.w	lr, #400	; 0x190
 80260bc:	fb9a fefe 	sdiv	lr, sl, lr
 80260c0:	eb13 030e 	adds.w	r3, r3, lr
 80260c4:	eb4c 7eee 	adc.w	lr, ip, lr, asr #31
 80260c8:	3a46      	subs	r2, #70	; 0x46
 80260ca:	f240 1c6d 	movw	ip, #365	; 0x16d
 80260ce:	fb0c f202 	mul.w	r2, ip, r2
 80260d2:	189b      	adds	r3, r3, r2
 80260d4:	eb4e 72e2 	adc.w	r2, lr, r2, asr #31
 80260d8:	f8d6 e01c 	ldr.w	lr, [r6, #28]
 80260dc:	f04f 0c18 	mov.w	ip, #24
 80260e0:	eb13 030e 	adds.w	r3, r3, lr
 80260e4:	eb42 72ee 	adc.w	r2, r2, lr, asr #31
 80260e8:	fba3 3e0c 	umull	r3, lr, r3, ip
 80260ec:	fb0c e202 	mla	r2, ip, r2, lr
 80260f0:	f8d6 e008 	ldr.w	lr, [r6, #8]
 80260f4:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
 80260f8:	eb13 030e 	adds.w	r3, r3, lr
 80260fc:	eb42 7eee 	adc.w	lr, r2, lr, asr #31
 8026100:	fba3 320c 	umull	r3, r2, r3, ip
 8026104:	fb0c 220e 	mla	r2, ip, lr, r2
 8026108:	f8d6 e004 	ldr.w	lr, [r6, #4]
 802610c:	eb13 030e 	adds.w	r3, r3, lr
 8026110:	eb42 72ee 	adc.w	r2, r2, lr, asr #31
 8026114:	fba3 3e0c 	umull	r3, lr, r3, ip
 8026118:	fb0c e202 	mla	r2, ip, r2, lr
 802611c:	f8d6 e000 	ldr.w	lr, [r6]
 8026120:	eb13 030e 	adds.w	r3, r3, lr
 8026124:	eb42 72ee 	adc.w	r2, r2, lr, asr #31
 8026128:	ebb3 0309 	subs.w	r3, r3, r9
 802612c:	eb62 72e9 	sbc.w	r2, r2, r9, asr #31
 8026130:	e9cd 3200 	strd	r3, r2, [sp]
 8026134:	4a1d      	ldr	r2, [pc, #116]	; (80261ac <__strftime.isra.0+0x7c0>)
 8026136:	f7ff fb13 	bl	8025760 <sniprintf>
 802613a:	e615      	b.n	8025d68 <__strftime.isra.0+0x37c>
 802613c:	f04f 0900 	mov.w	r9, #0
 8026140:	e798      	b.n	8026074 <__strftime.isra.0+0x688>
 8026142:	6833      	ldr	r3, [r6, #0]
 8026144:	e67e      	b.n	8025e44 <__strftime.isra.0+0x458>
 8026146:	1e6b      	subs	r3, r5, #1
 8026148:	429c      	cmp	r4, r3
 802614a:	f4bf ac81 	bcs.w	8025a50 <__strftime.isra.0+0x64>
 802614e:	2309      	movs	r3, #9
 8026150:	e741      	b.n	8025fd6 <__strftime.isra.0+0x5ea>
 8026152:	6833      	ldr	r3, [r6, #0]
 8026154:	9301      	str	r3, [sp, #4]
 8026156:	6873      	ldr	r3, [r6, #4]
 8026158:	9300      	str	r3, [sp, #0]
 802615a:	4a15      	ldr	r2, [pc, #84]	; (80261b0 <__strftime.isra.0+0x7c4>)
 802615c:	68b3      	ldr	r3, [r6, #8]
 802615e:	e5f4      	b.n	8025d4a <__strftime.isra.0+0x35e>
 8026160:	1e6b      	subs	r3, r5, #1
 8026162:	429c      	cmp	r4, r3
 8026164:	f4bf ac74 	bcs.w	8025a50 <__strftime.isra.0+0x64>
 8026168:	69b3      	ldr	r3, [r6, #24]
 802616a:	1c62      	adds	r2, r4, #1
 802616c:	b91b      	cbnz	r3, 8026176 <__strftime.isra.0+0x78a>
 802616e:	2337      	movs	r3, #55	; 0x37
 8026170:	553b      	strb	r3, [r7, r4]
 8026172:	4614      	mov	r4, r2
 8026174:	e53e      	b.n	8025bf4 <__strftime.isra.0+0x208>
 8026176:	3330      	adds	r3, #48	; 0x30
 8026178:	e7fa      	b.n	8026170 <__strftime.isra.0+0x784>
 802617a:	69f3      	ldr	r3, [r6, #28]
 802617c:	69b2      	ldr	r2, [r6, #24]
 802617e:	3307      	adds	r3, #7
 8026180:	1a9b      	subs	r3, r3, r2
 8026182:	2207      	movs	r2, #7
 8026184:	fb93 f3f2 	sdiv	r3, r3, r2
 8026188:	e65c      	b.n	8025e44 <__strftime.isra.0+0x458>
 802618a:	bf00      	nop
 802618c:	fffff894 	.word	0xfffff894
 8026190:	fffff895 	.word	0xfffff895
 8026194:	08045f7a 	.word	0x08045f7a
 8026198:	08045f88 	.word	0x08045f88
 802619c:	08045f9d 	.word	0x08045f9d
 80261a0:	080460f0 	.word	0x080460f0
 80261a4:	08045c41 	.word	0x08045c41
 80261a8:	08045fac 	.word	0x08045fac
 80261ac:	08045fa2 	.word	0x08045fa2
 80261b0:	08045fa7 	.word	0x08045fa7
 80261b4:	4630      	mov	r0, r6
 80261b6:	f7ff fbb7 	bl	8025928 <iso_year_adjust>
 80261ba:	69b2      	ldr	r2, [r6, #24]
 80261bc:	b132      	cbz	r2, 80261cc <__strftime.isra.0+0x7e0>
 80261be:	3a01      	subs	r2, #1
 80261c0:	2800      	cmp	r0, #0
 80261c2:	dc28      	bgt.n	8026216 <__strftime.isra.0+0x82a>
 80261c4:	69f3      	ldr	r3, [r6, #28]
 80261c6:	d103      	bne.n	80261d0 <__strftime.isra.0+0x7e4>
 80261c8:	330a      	adds	r3, #10
 80261ca:	e7d9      	b.n	8026180 <__strftime.isra.0+0x794>
 80261cc:	2206      	movs	r2, #6
 80261ce:	e7f7      	b.n	80261c0 <__strftime.isra.0+0x7d4>
 80261d0:	6971      	ldr	r1, [r6, #20]
 80261d2:	2900      	cmp	r1, #0
 80261d4:	eba2 0203 	sub.w	r2, r2, r3
 80261d8:	f240 736b 	movw	r3, #1899	; 0x76b
 80261dc:	bfa8      	it	ge
 80261de:	f06f 0364 	mvnge.w	r3, #100	; 0x64
 80261e2:	440b      	add	r3, r1
 80261e4:	0799      	lsls	r1, r3, #30
 80261e6:	d105      	bne.n	80261f4 <__strftime.isra.0+0x808>
 80261e8:	2064      	movs	r0, #100	; 0x64
 80261ea:	fb93 f1f0 	sdiv	r1, r3, r0
 80261ee:	fb00 3111 	mls	r1, r0, r1, r3
 80261f2:	b971      	cbnz	r1, 8026212 <__strftime.isra.0+0x826>
 80261f4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80261f8:	fb93 f0f1 	sdiv	r0, r3, r1
 80261fc:	fb01 3310 	mls	r3, r1, r0, r3
 8026200:	fab3 f383 	clz	r3, r3
 8026204:	095b      	lsrs	r3, r3, #5
 8026206:	1ad3      	subs	r3, r2, r3
 8026208:	2b05      	cmp	r3, #5
 802620a:	bfb4      	ite	lt
 802620c:	2335      	movlt	r3, #53	; 0x35
 802620e:	2334      	movge	r3, #52	; 0x34
 8026210:	e618      	b.n	8025e44 <__strftime.isra.0+0x458>
 8026212:	2301      	movs	r3, #1
 8026214:	e7f7      	b.n	8026206 <__strftime.isra.0+0x81a>
 8026216:	2301      	movs	r3, #1
 8026218:	e614      	b.n	8025e44 <__strftime.isra.0+0x458>
 802621a:	1e6b      	subs	r3, r5, #1
 802621c:	429c      	cmp	r4, r3
 802621e:	f4bf ac17 	bcs.w	8025a50 <__strftime.isra.0+0x64>
 8026222:	69b3      	ldr	r3, [r6, #24]
 8026224:	3330      	adds	r3, #48	; 0x30
 8026226:	e6d6      	b.n	8025fd6 <__strftime.isra.0+0x5ea>
 8026228:	69b2      	ldr	r2, [r6, #24]
 802622a:	b11a      	cbz	r2, 8026234 <__strftime.isra.0+0x848>
 802622c:	3a01      	subs	r2, #1
 802622e:	69f3      	ldr	r3, [r6, #28]
 8026230:	3307      	adds	r3, #7
 8026232:	e7a5      	b.n	8026180 <__strftime.isra.0+0x794>
 8026234:	2206      	movs	r2, #6
 8026236:	e7fa      	b.n	802622e <__strftime.isra.0+0x842>
 8026238:	6970      	ldr	r0, [r6, #20]
 802623a:	2800      	cmp	r0, #0
 802623c:	db05      	blt.n	802624a <__strftime.isra.0+0x85e>
 802623e:	2364      	movs	r3, #100	; 0x64
 8026240:	fb90 f2f3 	sdiv	r2, r0, r3
 8026244:	fb02 0313 	mls	r3, r2, r3, r0
 8026248:	e5fc      	b.n	8025e44 <__strftime.isra.0+0x458>
 802624a:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 802624e:	f000 fcd3 	bl	8026bf8 <abs>
 8026252:	e7f4      	b.n	802623e <__strftime.isra.0+0x852>
 8026254:	6972      	ldr	r2, [r6, #20]
 8026256:	494c      	ldr	r1, [pc, #304]	; (8026388 <__strftime.isra.0+0x99c>)
 8026258:	428a      	cmp	r2, r1
 802625a:	da05      	bge.n	8026268 <__strftime.isra.0+0x87c>
 802625c:	202d      	movs	r0, #45	; 0x2d
 802625e:	f88d 0018 	strb.w	r0, [sp, #24]
 8026262:	eba1 0a02 	sub.w	sl, r1, r2
 8026266:	e657      	b.n	8025f18 <__strftime.isra.0+0x52c>
 8026268:	f202 7a6c 	addw	sl, r2, #1900	; 0x76c
 802626c:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
 8026270:	d106      	bne.n	8026280 <__strftime.isra.0+0x894>
 8026272:	f242 720f 	movw	r2, #9999	; 0x270f
 8026276:	4592      	cmp	sl, r2
 8026278:	d902      	bls.n	8026280 <__strftime.isra.0+0x894>
 802627a:	f88d b018 	strb.w	fp, [sp, #24]
 802627e:	e64b      	b.n	8025f18 <__strftime.isra.0+0x52c>
 8026280:	aa06      	add	r2, sp, #24
 8026282:	2125      	movs	r1, #37	; 0x25
 8026284:	7011      	strb	r1, [r2, #0]
 8026286:	f1bb 0f00 	cmp.w	fp, #0
 802628a:	d108      	bne.n	802629e <__strftime.isra.0+0x8b2>
 802628c:	1c50      	adds	r0, r2, #1
 802628e:	493f      	ldr	r1, [pc, #252]	; (802638c <__strftime.isra.0+0x9a0>)
 8026290:	f7ff fb41 	bl	8025916 <strcpy>
 8026294:	f8cd a000 	str.w	sl, [sp]
 8026298:	464b      	mov	r3, r9
 802629a:	aa06      	add	r2, sp, #24
 802629c:	e6cb      	b.n	8026036 <__strftime.isra.0+0x64a>
 802629e:	2330      	movs	r3, #48	; 0x30
 80262a0:	1c90      	adds	r0, r2, #2
 80262a2:	7053      	strb	r3, [r2, #1]
 80262a4:	e7f3      	b.n	802628e <__strftime.isra.0+0x8a2>
 80262a6:	6a33      	ldr	r3, [r6, #32]
 80262a8:	2b00      	cmp	r3, #0
 80262aa:	f6ff aca3 	blt.w	8025bf4 <__strftime.isra.0+0x208>
 80262ae:	f000 fa3f 	bl	8026730 <__tz_lock>
 80262b2:	9b02      	ldr	r3, [sp, #8]
 80262b4:	b90b      	cbnz	r3, 80262ba <__strftime.isra.0+0x8ce>
 80262b6:	f000 fa47 	bl	8026748 <_tzset_unlocked>
 80262ba:	f001 fc45 	bl	8027b48 <__gettzinfo>
 80262be:	6a33      	ldr	r3, [r6, #32]
 80262c0:	2b00      	cmp	r3, #0
 80262c2:	bfd4      	ite	le
 80262c4:	2200      	movle	r2, #0
 80262c6:	2201      	movgt	r2, #1
 80262c8:	2328      	movs	r3, #40	; 0x28
 80262ca:	fb02 3303 	mla	r3, r2, r3, r3
 80262ce:	eb07 0a04 	add.w	sl, r7, r4
 80262d2:	58c3      	ldr	r3, [r0, r3]
 80262d4:	f1c3 0900 	rsb	r9, r3, #0
 80262d8:	f000 fa30 	bl	802673c <__tz_unlock>
 80262dc:	233c      	movs	r3, #60	; 0x3c
 80262de:	fb99 f0f3 	sdiv	r0, r9, r3
 80262e2:	f001 fce1 	bl	8027ca8 <labs>
 80262e6:	233c      	movs	r3, #60	; 0x3c
 80262e8:	eba5 0b04 	sub.w	fp, r5, r4
 80262ec:	fb90 f2f3 	sdiv	r2, r0, r3
 80262f0:	fb02 0013 	mls	r0, r2, r3, r0
 80262f4:	9000      	str	r0, [sp, #0]
 80262f6:	4a26      	ldr	r2, [pc, #152]	; (8026390 <__strftime.isra.0+0x9a4>)
 80262f8:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80262fc:	4659      	mov	r1, fp
 80262fe:	4650      	mov	r0, sl
 8026300:	fb99 f3f3 	sdiv	r3, r9, r3
 8026304:	f7ff fa2c 	bl	8025760 <sniprintf>
 8026308:	2800      	cmp	r0, #0
 802630a:	f6ff aba1 	blt.w	8025a50 <__strftime.isra.0+0x64>
 802630e:	4404      	add	r4, r0
 8026310:	42a5      	cmp	r5, r4
 8026312:	f67f ab9d 	bls.w	8025a50 <__strftime.isra.0+0x64>
 8026316:	2301      	movs	r3, #1
 8026318:	9302      	str	r3, [sp, #8]
 802631a:	e46b      	b.n	8025bf4 <__strftime.isra.0+0x208>
 802631c:	6a33      	ldr	r3, [r6, #32]
 802631e:	2b00      	cmp	r3, #0
 8026320:	f6ff ac68 	blt.w	8025bf4 <__strftime.isra.0+0x208>
 8026324:	f000 fa04 	bl	8026730 <__tz_lock>
 8026328:	9b02      	ldr	r3, [sp, #8]
 802632a:	b90b      	cbnz	r3, 8026330 <__strftime.isra.0+0x944>
 802632c:	f000 fa0c 	bl	8026748 <_tzset_unlocked>
 8026330:	6a33      	ldr	r3, [r6, #32]
 8026332:	4a18      	ldr	r2, [pc, #96]	; (8026394 <__strftime.isra.0+0x9a8>)
 8026334:	2b00      	cmp	r3, #0
 8026336:	bfd4      	ite	le
 8026338:	2300      	movle	r3, #0
 802633a:	2301      	movgt	r3, #1
 802633c:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 8026340:	4648      	mov	r0, r9
 8026342:	f7d9 ff87 	bl	8000254 <strlen>
 8026346:	f109 39ff 	add.w	r9, r9, #4294967295
 802634a:	4420      	add	r0, r4
 802634c:	1e6b      	subs	r3, r5, #1
 802634e:	42a0      	cmp	r0, r4
 8026350:	d102      	bne.n	8026358 <__strftime.isra.0+0x96c>
 8026352:	f000 f9f3 	bl	802673c <__tz_unlock>
 8026356:	e7de      	b.n	8026316 <__strftime.isra.0+0x92a>
 8026358:	42a3      	cmp	r3, r4
 802635a:	d904      	bls.n	8026366 <__strftime.isra.0+0x97a>
 802635c:	f819 2f01 	ldrb.w	r2, [r9, #1]!
 8026360:	553a      	strb	r2, [r7, r4]
 8026362:	3401      	adds	r4, #1
 8026364:	e7f3      	b.n	802634e <__strftime.isra.0+0x962>
 8026366:	f000 f9e9 	bl	802673c <__tz_unlock>
 802636a:	f7ff bb71 	b.w	8025a50 <__strftime.isra.0+0x64>
 802636e:	1e6b      	subs	r3, r5, #1
 8026370:	429c      	cmp	r4, r3
 8026372:	f4bf ab6d 	bcs.w	8025a50 <__strftime.isra.0+0x64>
 8026376:	2325      	movs	r3, #37	; 0x25
 8026378:	e62d      	b.n	8025fd6 <__strftime.isra.0+0x5ea>
 802637a:	b10d      	cbz	r5, 8026380 <__strftime.isra.0+0x994>
 802637c:	2300      	movs	r3, #0
 802637e:	553b      	strb	r3, [r7, r4]
 8026380:	4620      	mov	r0, r4
 8026382:	b00f      	add	sp, #60	; 0x3c
 8026384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026388:	fffff894 	.word	0xfffff894
 802638c:	08045f99 	.word	0x08045f99
 8026390:	08045fb6 	.word	0x08045fb6
 8026394:	200004f4 	.word	0x200004f4

08026398 <strftime>:
 8026398:	f7ff bb28 	b.w	80259ec <__strftime.isra.0>

0802639c <strncmp>:
 802639c:	b510      	push	{r4, lr}
 802639e:	b17a      	cbz	r2, 80263c0 <strncmp+0x24>
 80263a0:	4603      	mov	r3, r0
 80263a2:	3901      	subs	r1, #1
 80263a4:	1884      	adds	r4, r0, r2
 80263a6:	f813 0b01 	ldrb.w	r0, [r3], #1
 80263aa:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80263ae:	4290      	cmp	r0, r2
 80263b0:	d101      	bne.n	80263b6 <strncmp+0x1a>
 80263b2:	42a3      	cmp	r3, r4
 80263b4:	d101      	bne.n	80263ba <strncmp+0x1e>
 80263b6:	1a80      	subs	r0, r0, r2
 80263b8:	bd10      	pop	{r4, pc}
 80263ba:	2800      	cmp	r0, #0
 80263bc:	d1f3      	bne.n	80263a6 <strncmp+0xa>
 80263be:	e7fa      	b.n	80263b6 <strncmp+0x1a>
 80263c0:	4610      	mov	r0, r2
 80263c2:	e7f9      	b.n	80263b8 <strncmp+0x1c>

080263c4 <_strtol_l.constprop.0>:
 80263c4:	2b01      	cmp	r3, #1
 80263c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80263ca:	d001      	beq.n	80263d0 <_strtol_l.constprop.0+0xc>
 80263cc:	2b24      	cmp	r3, #36	; 0x24
 80263ce:	d906      	bls.n	80263de <_strtol_l.constprop.0+0x1a>
 80263d0:	f001 fa9c 	bl	802790c <__errno>
 80263d4:	2316      	movs	r3, #22
 80263d6:	6003      	str	r3, [r0, #0]
 80263d8:	2000      	movs	r0, #0
 80263da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80263de:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80264c4 <_strtol_l.constprop.0+0x100>
 80263e2:	460d      	mov	r5, r1
 80263e4:	462e      	mov	r6, r5
 80263e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80263ea:	f814 700c 	ldrb.w	r7, [r4, ip]
 80263ee:	f017 0708 	ands.w	r7, r7, #8
 80263f2:	d1f7      	bne.n	80263e4 <_strtol_l.constprop.0+0x20>
 80263f4:	2c2d      	cmp	r4, #45	; 0x2d
 80263f6:	d132      	bne.n	802645e <_strtol_l.constprop.0+0x9a>
 80263f8:	782c      	ldrb	r4, [r5, #0]
 80263fa:	2701      	movs	r7, #1
 80263fc:	1cb5      	adds	r5, r6, #2
 80263fe:	2b00      	cmp	r3, #0
 8026400:	d05b      	beq.n	80264ba <_strtol_l.constprop.0+0xf6>
 8026402:	2b10      	cmp	r3, #16
 8026404:	d109      	bne.n	802641a <_strtol_l.constprop.0+0x56>
 8026406:	2c30      	cmp	r4, #48	; 0x30
 8026408:	d107      	bne.n	802641a <_strtol_l.constprop.0+0x56>
 802640a:	782c      	ldrb	r4, [r5, #0]
 802640c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8026410:	2c58      	cmp	r4, #88	; 0x58
 8026412:	d14d      	bne.n	80264b0 <_strtol_l.constprop.0+0xec>
 8026414:	786c      	ldrb	r4, [r5, #1]
 8026416:	2310      	movs	r3, #16
 8026418:	3502      	adds	r5, #2
 802641a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 802641e:	f108 38ff 	add.w	r8, r8, #4294967295
 8026422:	f04f 0c00 	mov.w	ip, #0
 8026426:	fbb8 f9f3 	udiv	r9, r8, r3
 802642a:	4666      	mov	r6, ip
 802642c:	fb03 8a19 	mls	sl, r3, r9, r8
 8026430:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8026434:	f1be 0f09 	cmp.w	lr, #9
 8026438:	d816      	bhi.n	8026468 <_strtol_l.constprop.0+0xa4>
 802643a:	4674      	mov	r4, lr
 802643c:	42a3      	cmp	r3, r4
 802643e:	dd24      	ble.n	802648a <_strtol_l.constprop.0+0xc6>
 8026440:	f1bc 0f00 	cmp.w	ip, #0
 8026444:	db1e      	blt.n	8026484 <_strtol_l.constprop.0+0xc0>
 8026446:	45b1      	cmp	r9, r6
 8026448:	d31c      	bcc.n	8026484 <_strtol_l.constprop.0+0xc0>
 802644a:	d101      	bne.n	8026450 <_strtol_l.constprop.0+0x8c>
 802644c:	45a2      	cmp	sl, r4
 802644e:	db19      	blt.n	8026484 <_strtol_l.constprop.0+0xc0>
 8026450:	fb06 4603 	mla	r6, r6, r3, r4
 8026454:	f04f 0c01 	mov.w	ip, #1
 8026458:	f815 4b01 	ldrb.w	r4, [r5], #1
 802645c:	e7e8      	b.n	8026430 <_strtol_l.constprop.0+0x6c>
 802645e:	2c2b      	cmp	r4, #43	; 0x2b
 8026460:	bf04      	itt	eq
 8026462:	782c      	ldrbeq	r4, [r5, #0]
 8026464:	1cb5      	addeq	r5, r6, #2
 8026466:	e7ca      	b.n	80263fe <_strtol_l.constprop.0+0x3a>
 8026468:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 802646c:	f1be 0f19 	cmp.w	lr, #25
 8026470:	d801      	bhi.n	8026476 <_strtol_l.constprop.0+0xb2>
 8026472:	3c37      	subs	r4, #55	; 0x37
 8026474:	e7e2      	b.n	802643c <_strtol_l.constprop.0+0x78>
 8026476:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 802647a:	f1be 0f19 	cmp.w	lr, #25
 802647e:	d804      	bhi.n	802648a <_strtol_l.constprop.0+0xc6>
 8026480:	3c57      	subs	r4, #87	; 0x57
 8026482:	e7db      	b.n	802643c <_strtol_l.constprop.0+0x78>
 8026484:	f04f 3cff 	mov.w	ip, #4294967295
 8026488:	e7e6      	b.n	8026458 <_strtol_l.constprop.0+0x94>
 802648a:	f1bc 0f00 	cmp.w	ip, #0
 802648e:	da05      	bge.n	802649c <_strtol_l.constprop.0+0xd8>
 8026490:	2322      	movs	r3, #34	; 0x22
 8026492:	6003      	str	r3, [r0, #0]
 8026494:	4646      	mov	r6, r8
 8026496:	b942      	cbnz	r2, 80264aa <_strtol_l.constprop.0+0xe6>
 8026498:	4630      	mov	r0, r6
 802649a:	e79e      	b.n	80263da <_strtol_l.constprop.0+0x16>
 802649c:	b107      	cbz	r7, 80264a0 <_strtol_l.constprop.0+0xdc>
 802649e:	4276      	negs	r6, r6
 80264a0:	2a00      	cmp	r2, #0
 80264a2:	d0f9      	beq.n	8026498 <_strtol_l.constprop.0+0xd4>
 80264a4:	f1bc 0f00 	cmp.w	ip, #0
 80264a8:	d000      	beq.n	80264ac <_strtol_l.constprop.0+0xe8>
 80264aa:	1e69      	subs	r1, r5, #1
 80264ac:	6011      	str	r1, [r2, #0]
 80264ae:	e7f3      	b.n	8026498 <_strtol_l.constprop.0+0xd4>
 80264b0:	2430      	movs	r4, #48	; 0x30
 80264b2:	2b00      	cmp	r3, #0
 80264b4:	d1b1      	bne.n	802641a <_strtol_l.constprop.0+0x56>
 80264b6:	2308      	movs	r3, #8
 80264b8:	e7af      	b.n	802641a <_strtol_l.constprop.0+0x56>
 80264ba:	2c30      	cmp	r4, #48	; 0x30
 80264bc:	d0a5      	beq.n	802640a <_strtol_l.constprop.0+0x46>
 80264be:	230a      	movs	r3, #10
 80264c0:	e7ab      	b.n	802641a <_strtol_l.constprop.0+0x56>
 80264c2:	bf00      	nop
 80264c4:	08045c41 	.word	0x08045c41

080264c8 <_strtol_r>:
 80264c8:	f7ff bf7c 	b.w	80263c4 <_strtol_l.constprop.0>

080264cc <strtol>:
 80264cc:	4613      	mov	r3, r2
 80264ce:	460a      	mov	r2, r1
 80264d0:	4601      	mov	r1, r0
 80264d2:	4802      	ldr	r0, [pc, #8]	; (80264dc <strtol+0x10>)
 80264d4:	6800      	ldr	r0, [r0, #0]
 80264d6:	f7ff bf75 	b.w	80263c4 <_strtol_l.constprop.0>
 80264da:	bf00      	nop
 80264dc:	20000490 	.word	0x20000490

080264e0 <_strtoul_l.constprop.0>:
 80264e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80264e4:	4f36      	ldr	r7, [pc, #216]	; (80265c0 <_strtoul_l.constprop.0+0xe0>)
 80264e6:	4686      	mov	lr, r0
 80264e8:	460d      	mov	r5, r1
 80264ea:	4628      	mov	r0, r5
 80264ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 80264f0:	5de6      	ldrb	r6, [r4, r7]
 80264f2:	f016 0608 	ands.w	r6, r6, #8
 80264f6:	d1f8      	bne.n	80264ea <_strtoul_l.constprop.0+0xa>
 80264f8:	2c2d      	cmp	r4, #45	; 0x2d
 80264fa:	d12f      	bne.n	802655c <_strtoul_l.constprop.0+0x7c>
 80264fc:	782c      	ldrb	r4, [r5, #0]
 80264fe:	2601      	movs	r6, #1
 8026500:	1c85      	adds	r5, r0, #2
 8026502:	2b00      	cmp	r3, #0
 8026504:	d057      	beq.n	80265b6 <_strtoul_l.constprop.0+0xd6>
 8026506:	2b10      	cmp	r3, #16
 8026508:	d109      	bne.n	802651e <_strtoul_l.constprop.0+0x3e>
 802650a:	2c30      	cmp	r4, #48	; 0x30
 802650c:	d107      	bne.n	802651e <_strtoul_l.constprop.0+0x3e>
 802650e:	7828      	ldrb	r0, [r5, #0]
 8026510:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8026514:	2858      	cmp	r0, #88	; 0x58
 8026516:	d149      	bne.n	80265ac <_strtoul_l.constprop.0+0xcc>
 8026518:	786c      	ldrb	r4, [r5, #1]
 802651a:	2310      	movs	r3, #16
 802651c:	3502      	adds	r5, #2
 802651e:	f04f 38ff 	mov.w	r8, #4294967295
 8026522:	2700      	movs	r7, #0
 8026524:	fbb8 f8f3 	udiv	r8, r8, r3
 8026528:	fb03 f908 	mul.w	r9, r3, r8
 802652c:	ea6f 0909 	mvn.w	r9, r9
 8026530:	4638      	mov	r0, r7
 8026532:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8026536:	f1bc 0f09 	cmp.w	ip, #9
 802653a:	d814      	bhi.n	8026566 <_strtoul_l.constprop.0+0x86>
 802653c:	4664      	mov	r4, ip
 802653e:	42a3      	cmp	r3, r4
 8026540:	dd22      	ble.n	8026588 <_strtoul_l.constprop.0+0xa8>
 8026542:	2f00      	cmp	r7, #0
 8026544:	db1d      	blt.n	8026582 <_strtoul_l.constprop.0+0xa2>
 8026546:	4580      	cmp	r8, r0
 8026548:	d31b      	bcc.n	8026582 <_strtoul_l.constprop.0+0xa2>
 802654a:	d101      	bne.n	8026550 <_strtoul_l.constprop.0+0x70>
 802654c:	45a1      	cmp	r9, r4
 802654e:	db18      	blt.n	8026582 <_strtoul_l.constprop.0+0xa2>
 8026550:	fb00 4003 	mla	r0, r0, r3, r4
 8026554:	2701      	movs	r7, #1
 8026556:	f815 4b01 	ldrb.w	r4, [r5], #1
 802655a:	e7ea      	b.n	8026532 <_strtoul_l.constprop.0+0x52>
 802655c:	2c2b      	cmp	r4, #43	; 0x2b
 802655e:	bf04      	itt	eq
 8026560:	782c      	ldrbeq	r4, [r5, #0]
 8026562:	1c85      	addeq	r5, r0, #2
 8026564:	e7cd      	b.n	8026502 <_strtoul_l.constprop.0+0x22>
 8026566:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 802656a:	f1bc 0f19 	cmp.w	ip, #25
 802656e:	d801      	bhi.n	8026574 <_strtoul_l.constprop.0+0x94>
 8026570:	3c37      	subs	r4, #55	; 0x37
 8026572:	e7e4      	b.n	802653e <_strtoul_l.constprop.0+0x5e>
 8026574:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8026578:	f1bc 0f19 	cmp.w	ip, #25
 802657c:	d804      	bhi.n	8026588 <_strtoul_l.constprop.0+0xa8>
 802657e:	3c57      	subs	r4, #87	; 0x57
 8026580:	e7dd      	b.n	802653e <_strtoul_l.constprop.0+0x5e>
 8026582:	f04f 37ff 	mov.w	r7, #4294967295
 8026586:	e7e6      	b.n	8026556 <_strtoul_l.constprop.0+0x76>
 8026588:	2f00      	cmp	r7, #0
 802658a:	da07      	bge.n	802659c <_strtoul_l.constprop.0+0xbc>
 802658c:	2322      	movs	r3, #34	; 0x22
 802658e:	f8ce 3000 	str.w	r3, [lr]
 8026592:	f04f 30ff 	mov.w	r0, #4294967295
 8026596:	b932      	cbnz	r2, 80265a6 <_strtoul_l.constprop.0+0xc6>
 8026598:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802659c:	b106      	cbz	r6, 80265a0 <_strtoul_l.constprop.0+0xc0>
 802659e:	4240      	negs	r0, r0
 80265a0:	2a00      	cmp	r2, #0
 80265a2:	d0f9      	beq.n	8026598 <_strtoul_l.constprop.0+0xb8>
 80265a4:	b107      	cbz	r7, 80265a8 <_strtoul_l.constprop.0+0xc8>
 80265a6:	1e69      	subs	r1, r5, #1
 80265a8:	6011      	str	r1, [r2, #0]
 80265aa:	e7f5      	b.n	8026598 <_strtoul_l.constprop.0+0xb8>
 80265ac:	2430      	movs	r4, #48	; 0x30
 80265ae:	2b00      	cmp	r3, #0
 80265b0:	d1b5      	bne.n	802651e <_strtoul_l.constprop.0+0x3e>
 80265b2:	2308      	movs	r3, #8
 80265b4:	e7b3      	b.n	802651e <_strtoul_l.constprop.0+0x3e>
 80265b6:	2c30      	cmp	r4, #48	; 0x30
 80265b8:	d0a9      	beq.n	802650e <_strtoul_l.constprop.0+0x2e>
 80265ba:	230a      	movs	r3, #10
 80265bc:	e7af      	b.n	802651e <_strtoul_l.constprop.0+0x3e>
 80265be:	bf00      	nop
 80265c0:	08045c41 	.word	0x08045c41

080265c4 <_strtoul_r>:
 80265c4:	f7ff bf8c 	b.w	80264e0 <_strtoul_l.constprop.0>

080265c8 <strtoul>:
 80265c8:	4613      	mov	r3, r2
 80265ca:	460a      	mov	r2, r1
 80265cc:	4601      	mov	r1, r0
 80265ce:	4802      	ldr	r0, [pc, #8]	; (80265d8 <strtoul+0x10>)
 80265d0:	6800      	ldr	r0, [r0, #0]
 80265d2:	f7ff bf85 	b.w	80264e0 <_strtoul_l.constprop.0>
 80265d6:	bf00      	nop
 80265d8:	20000490 	.word	0x20000490

080265dc <__tzcalc_limits>:
 80265dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80265e0:	4605      	mov	r5, r0
 80265e2:	f001 fab1 	bl	8027b48 <__gettzinfo>
 80265e6:	f240 73b1 	movw	r3, #1969	; 0x7b1
 80265ea:	429d      	cmp	r5, r3
 80265ec:	f340 8099 	ble.w	8026722 <__tzcalc_limits+0x146>
 80265f0:	f46f 62f6 	mvn.w	r2, #1968	; 0x7b0
 80265f4:	18ac      	adds	r4, r5, r2
 80265f6:	f2a5 73b2 	subw	r3, r5, #1970	; 0x7b2
 80265fa:	f240 126d 	movw	r2, #365	; 0x16d
 80265fe:	10a4      	asrs	r4, r4, #2
 8026600:	fb02 4403 	mla	r4, r2, r3, r4
 8026604:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8026608:	f2a5 736d 	subw	r3, r5, #1901	; 0x76d
 802660c:	fb93 f3f2 	sdiv	r3, r3, r2
 8026610:	441c      	add	r4, r3
 8026612:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8026616:	f46f 61c8 	mvn.w	r1, #1600	; 0x640
 802661a:	fb95 fcf3 	sdiv	ip, r5, r3
 802661e:	fb03 5c1c 	mls	ip, r3, ip, r5
 8026622:	186a      	adds	r2, r5, r1
 8026624:	fabc f68c 	clz	r6, ip
 8026628:	fbb2 f2f3 	udiv	r2, r2, r3
 802662c:	f005 0303 	and.w	r3, r5, #3
 8026630:	4414      	add	r4, r2
 8026632:	2264      	movs	r2, #100	; 0x64
 8026634:	6045      	str	r5, [r0, #4]
 8026636:	fb95 f7f2 	sdiv	r7, r5, r2
 802663a:	0976      	lsrs	r6, r6, #5
 802663c:	fb02 5717 	mls	r7, r2, r7, r5
 8026640:	4601      	mov	r1, r0
 8026642:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 8026646:	9300      	str	r3, [sp, #0]
 8026648:	f04f 0a07 	mov.w	sl, #7
 802664c:	7a0d      	ldrb	r5, [r1, #8]
 802664e:	694b      	ldr	r3, [r1, #20]
 8026650:	2d4a      	cmp	r5, #74	; 0x4a
 8026652:	d12d      	bne.n	80266b0 <__tzcalc_limits+0xd4>
 8026654:	9a00      	ldr	r2, [sp, #0]
 8026656:	eb04 0e03 	add.w	lr, r4, r3
 802665a:	b902      	cbnz	r2, 802665e <__tzcalc_limits+0x82>
 802665c:	b917      	cbnz	r7, 8026664 <__tzcalc_limits+0x88>
 802665e:	f1bc 0f00 	cmp.w	ip, #0
 8026662:	d123      	bne.n	80266ac <__tzcalc_limits+0xd0>
 8026664:	2b3b      	cmp	r3, #59	; 0x3b
 8026666:	bfd4      	ite	le
 8026668:	2300      	movle	r3, #0
 802666a:	2301      	movgt	r3, #1
 802666c:	4473      	add	r3, lr
 802666e:	3b01      	subs	r3, #1
 8026670:	698d      	ldr	r5, [r1, #24]
 8026672:	4a2d      	ldr	r2, [pc, #180]	; (8026728 <__tzcalc_limits+0x14c>)
 8026674:	ea4f 7ee5 	mov.w	lr, r5, asr #31
 8026678:	fbc3 5e02 	smlal	r5, lr, r3, r2
 802667c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 802667e:	18ed      	adds	r5, r5, r3
 8026680:	eb4e 73e3 	adc.w	r3, lr, r3, asr #31
 8026684:	e9c1 5308 	strd	r5, r3, [r1, #32]
 8026688:	3128      	adds	r1, #40	; 0x28
 802668a:	458b      	cmp	fp, r1
 802668c:	d1de      	bne.n	802664c <__tzcalc_limits+0x70>
 802668e:	e9d0 1312 	ldrd	r1, r3, [r0, #72]	; 0x48
 8026692:	e9d0 4208 	ldrd	r4, r2, [r0, #32]
 8026696:	428c      	cmp	r4, r1
 8026698:	eb72 0303 	sbcs.w	r3, r2, r3
 802669c:	bfb4      	ite	lt
 802669e:	2301      	movlt	r3, #1
 80266a0:	2300      	movge	r3, #0
 80266a2:	6003      	str	r3, [r0, #0]
 80266a4:	2001      	movs	r0, #1
 80266a6:	b003      	add	sp, #12
 80266a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80266ac:	2300      	movs	r3, #0
 80266ae:	e7dd      	b.n	802666c <__tzcalc_limits+0x90>
 80266b0:	2d44      	cmp	r5, #68	; 0x44
 80266b2:	d101      	bne.n	80266b8 <__tzcalc_limits+0xdc>
 80266b4:	4423      	add	r3, r4
 80266b6:	e7db      	b.n	8026670 <__tzcalc_limits+0x94>
 80266b8:	9a00      	ldr	r2, [sp, #0]
 80266ba:	bb62      	cbnz	r2, 8026716 <__tzcalc_limits+0x13a>
 80266bc:	2f00      	cmp	r7, #0
 80266be:	bf0c      	ite	eq
 80266c0:	4635      	moveq	r5, r6
 80266c2:	2501      	movne	r5, #1
 80266c4:	68ca      	ldr	r2, [r1, #12]
 80266c6:	9201      	str	r2, [sp, #4]
 80266c8:	4a18      	ldr	r2, [pc, #96]	; (802672c <__tzcalc_limits+0x150>)
 80266ca:	f04f 0930 	mov.w	r9, #48	; 0x30
 80266ce:	fb09 2505 	mla	r5, r9, r5, r2
 80266d2:	46a6      	mov	lr, r4
 80266d4:	f04f 0800 	mov.w	r8, #0
 80266d8:	3d04      	subs	r5, #4
 80266da:	9a01      	ldr	r2, [sp, #4]
 80266dc:	f108 0801 	add.w	r8, r8, #1
 80266e0:	4542      	cmp	r2, r8
 80266e2:	f855 9028 	ldr.w	r9, [r5, r8, lsl #2]
 80266e6:	dc18      	bgt.n	802671a <__tzcalc_limits+0x13e>
 80266e8:	f10e 0504 	add.w	r5, lr, #4
 80266ec:	fb95 f8fa 	sdiv	r8, r5, sl
 80266f0:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 80266f4:	eba5 0808 	sub.w	r8, r5, r8
 80266f8:	ebb3 0808 	subs.w	r8, r3, r8
 80266fc:	690b      	ldr	r3, [r1, #16]
 80266fe:	f103 33ff 	add.w	r3, r3, #4294967295
 8026702:	bf48      	it	mi
 8026704:	f108 0807 	addmi.w	r8, r8, #7
 8026708:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 802670c:	4443      	add	r3, r8
 802670e:	454b      	cmp	r3, r9
 8026710:	da05      	bge.n	802671e <__tzcalc_limits+0x142>
 8026712:	4473      	add	r3, lr
 8026714:	e7ac      	b.n	8026670 <__tzcalc_limits+0x94>
 8026716:	4635      	mov	r5, r6
 8026718:	e7d4      	b.n	80266c4 <__tzcalc_limits+0xe8>
 802671a:	44ce      	add	lr, r9
 802671c:	e7dd      	b.n	80266da <__tzcalc_limits+0xfe>
 802671e:	3b07      	subs	r3, #7
 8026720:	e7f5      	b.n	802670e <__tzcalc_limits+0x132>
 8026722:	2000      	movs	r0, #0
 8026724:	e7bf      	b.n	80266a6 <__tzcalc_limits+0xca>
 8026726:	bf00      	nop
 8026728:	00015180 	.word	0x00015180
 802672c:	08045e7c 	.word	0x08045e7c

08026730 <__tz_lock>:
 8026730:	4801      	ldr	r0, [pc, #4]	; (8026738 <__tz_lock+0x8>)
 8026732:	f7fd be74 	b.w	802441e <__retarget_lock_acquire>
 8026736:	bf00      	nop
 8026738:	2002fd58 	.word	0x2002fd58

0802673c <__tz_unlock>:
 802673c:	4801      	ldr	r0, [pc, #4]	; (8026744 <__tz_unlock+0x8>)
 802673e:	f7fd be70 	b.w	8024422 <__retarget_lock_release>
 8026742:	bf00      	nop
 8026744:	2002fd58 	.word	0x2002fd58

08026748 <_tzset_unlocked>:
 8026748:	4b01      	ldr	r3, [pc, #4]	; (8026750 <_tzset_unlocked+0x8>)
 802674a:	6818      	ldr	r0, [r3, #0]
 802674c:	f000 b802 	b.w	8026754 <_tzset_unlocked_r>
 8026750:	20000490 	.word	0x20000490

08026754 <_tzset_unlocked_r>:
 8026754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026758:	b08d      	sub	sp, #52	; 0x34
 802675a:	4607      	mov	r7, r0
 802675c:	f001 f9f4 	bl	8027b48 <__gettzinfo>
 8026760:	49b0      	ldr	r1, [pc, #704]	; (8026a24 <_tzset_unlocked_r+0x2d0>)
 8026762:	4eb1      	ldr	r6, [pc, #708]	; (8026a28 <_tzset_unlocked_r+0x2d4>)
 8026764:	4605      	mov	r5, r0
 8026766:	4638      	mov	r0, r7
 8026768:	f001 f9e6 	bl	8027b38 <_getenv_r>
 802676c:	4604      	mov	r4, r0
 802676e:	b970      	cbnz	r0, 802678e <_tzset_unlocked_r+0x3a>
 8026770:	4bae      	ldr	r3, [pc, #696]	; (8026a2c <_tzset_unlocked_r+0x2d8>)
 8026772:	4aaf      	ldr	r2, [pc, #700]	; (8026a30 <_tzset_unlocked_r+0x2dc>)
 8026774:	6018      	str	r0, [r3, #0]
 8026776:	4baf      	ldr	r3, [pc, #700]	; (8026a34 <_tzset_unlocked_r+0x2e0>)
 8026778:	6018      	str	r0, [r3, #0]
 802677a:	4baf      	ldr	r3, [pc, #700]	; (8026a38 <_tzset_unlocked_r+0x2e4>)
 802677c:	6830      	ldr	r0, [r6, #0]
 802677e:	e9c3 2200 	strd	r2, r2, [r3]
 8026782:	f7fd fe59 	bl	8024438 <free>
 8026786:	6034      	str	r4, [r6, #0]
 8026788:	b00d      	add	sp, #52	; 0x34
 802678a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802678e:	6831      	ldr	r1, [r6, #0]
 8026790:	2900      	cmp	r1, #0
 8026792:	d162      	bne.n	802685a <_tzset_unlocked_r+0x106>
 8026794:	6830      	ldr	r0, [r6, #0]
 8026796:	f7fd fe4f 	bl	8024438 <free>
 802679a:	4620      	mov	r0, r4
 802679c:	f7d9 fd5a 	bl	8000254 <strlen>
 80267a0:	1c41      	adds	r1, r0, #1
 80267a2:	4638      	mov	r0, r7
 80267a4:	f7fe f96e 	bl	8024a84 <_malloc_r>
 80267a8:	6030      	str	r0, [r6, #0]
 80267aa:	2800      	cmp	r0, #0
 80267ac:	d15a      	bne.n	8026864 <_tzset_unlocked_r+0x110>
 80267ae:	7823      	ldrb	r3, [r4, #0]
 80267b0:	4aa2      	ldr	r2, [pc, #648]	; (8026a3c <_tzset_unlocked_r+0x2e8>)
 80267b2:	49a3      	ldr	r1, [pc, #652]	; (8026a40 <_tzset_unlocked_r+0x2ec>)
 80267b4:	2b3a      	cmp	r3, #58	; 0x3a
 80267b6:	bf08      	it	eq
 80267b8:	3401      	addeq	r4, #1
 80267ba:	ae0a      	add	r6, sp, #40	; 0x28
 80267bc:	4633      	mov	r3, r6
 80267be:	4620      	mov	r0, r4
 80267c0:	f7ff f822 	bl	8025808 <siscanf>
 80267c4:	2800      	cmp	r0, #0
 80267c6:	dddf      	ble.n	8026788 <_tzset_unlocked_r+0x34>
 80267c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80267ca:	18e7      	adds	r7, r4, r3
 80267cc:	5ce3      	ldrb	r3, [r4, r3]
 80267ce:	2b2d      	cmp	r3, #45	; 0x2d
 80267d0:	d14c      	bne.n	802686c <_tzset_unlocked_r+0x118>
 80267d2:	3701      	adds	r7, #1
 80267d4:	f04f 38ff 	mov.w	r8, #4294967295
 80267d8:	f10d 0a20 	add.w	sl, sp, #32
 80267dc:	f10d 0b1e 	add.w	fp, sp, #30
 80267e0:	2400      	movs	r4, #0
 80267e2:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 80267e6:	4997      	ldr	r1, [pc, #604]	; (8026a44 <_tzset_unlocked_r+0x2f0>)
 80267e8:	9603      	str	r6, [sp, #12]
 80267ea:	f8cd b000 	str.w	fp, [sp]
 80267ee:	4633      	mov	r3, r6
 80267f0:	aa07      	add	r2, sp, #28
 80267f2:	4638      	mov	r0, r7
 80267f4:	f8ad 401e 	strh.w	r4, [sp, #30]
 80267f8:	f8ad 4020 	strh.w	r4, [sp, #32]
 80267fc:	f7ff f804 	bl	8025808 <siscanf>
 8026800:	42a0      	cmp	r0, r4
 8026802:	ddc1      	ble.n	8026788 <_tzset_unlocked_r+0x34>
 8026804:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8026808:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 802680c:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8026a50 <_tzset_unlocked_r+0x2fc>
 8026810:	213c      	movs	r1, #60	; 0x3c
 8026812:	fb01 3302 	mla	r3, r1, r2, r3
 8026816:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 802681a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 802681e:	fb01 3302 	mla	r3, r1, r2, r3
 8026822:	fb08 f303 	mul.w	r3, r8, r3
 8026826:	f8df 8210 	ldr.w	r8, [pc, #528]	; 8026a38 <_tzset_unlocked_r+0x2e4>
 802682a:	62ab      	str	r3, [r5, #40]	; 0x28
 802682c:	4b83      	ldr	r3, [pc, #524]	; (8026a3c <_tzset_unlocked_r+0x2e8>)
 802682e:	f8c8 3000 	str.w	r3, [r8]
 8026832:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8026834:	4982      	ldr	r1, [pc, #520]	; (8026a40 <_tzset_unlocked_r+0x2ec>)
 8026836:	441f      	add	r7, r3
 8026838:	464a      	mov	r2, r9
 802683a:	4633      	mov	r3, r6
 802683c:	4638      	mov	r0, r7
 802683e:	f7fe ffe3 	bl	8025808 <siscanf>
 8026842:	42a0      	cmp	r0, r4
 8026844:	dc18      	bgt.n	8026878 <_tzset_unlocked_r+0x124>
 8026846:	f8d8 3000 	ldr.w	r3, [r8]
 802684a:	f8c8 3004 	str.w	r3, [r8, #4]
 802684e:	4b77      	ldr	r3, [pc, #476]	; (8026a2c <_tzset_unlocked_r+0x2d8>)
 8026850:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8026852:	601a      	str	r2, [r3, #0]
 8026854:	4b77      	ldr	r3, [pc, #476]	; (8026a34 <_tzset_unlocked_r+0x2e0>)
 8026856:	601c      	str	r4, [r3, #0]
 8026858:	e796      	b.n	8026788 <_tzset_unlocked_r+0x34>
 802685a:	f7d9 fcf1 	bl	8000240 <strcmp>
 802685e:	2800      	cmp	r0, #0
 8026860:	d198      	bne.n	8026794 <_tzset_unlocked_r+0x40>
 8026862:	e791      	b.n	8026788 <_tzset_unlocked_r+0x34>
 8026864:	4621      	mov	r1, r4
 8026866:	f7ff f856 	bl	8025916 <strcpy>
 802686a:	e7a0      	b.n	80267ae <_tzset_unlocked_r+0x5a>
 802686c:	2b2b      	cmp	r3, #43	; 0x2b
 802686e:	bf08      	it	eq
 8026870:	3701      	addeq	r7, #1
 8026872:	f04f 0801 	mov.w	r8, #1
 8026876:	e7af      	b.n	80267d8 <_tzset_unlocked_r+0x84>
 8026878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802687a:	f8c8 9004 	str.w	r9, [r8, #4]
 802687e:	18fc      	adds	r4, r7, r3
 8026880:	5cfb      	ldrb	r3, [r7, r3]
 8026882:	2b2d      	cmp	r3, #45	; 0x2d
 8026884:	f040 808b 	bne.w	802699e <_tzset_unlocked_r+0x24a>
 8026888:	3401      	adds	r4, #1
 802688a:	f04f 37ff 	mov.w	r7, #4294967295
 802688e:	2300      	movs	r3, #0
 8026890:	f8ad 301c 	strh.w	r3, [sp, #28]
 8026894:	f8ad 301e 	strh.w	r3, [sp, #30]
 8026898:	f8ad 3020 	strh.w	r3, [sp, #32]
 802689c:	930a      	str	r3, [sp, #40]	; 0x28
 802689e:	e9cd a602 	strd	sl, r6, [sp, #8]
 80268a2:	e9cd b600 	strd	fp, r6, [sp]
 80268a6:	4967      	ldr	r1, [pc, #412]	; (8026a44 <_tzset_unlocked_r+0x2f0>)
 80268a8:	4633      	mov	r3, r6
 80268aa:	aa07      	add	r2, sp, #28
 80268ac:	4620      	mov	r0, r4
 80268ae:	f7fe ffab 	bl	8025808 <siscanf>
 80268b2:	2800      	cmp	r0, #0
 80268b4:	dc78      	bgt.n	80269a8 <_tzset_unlocked_r+0x254>
 80268b6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80268b8:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 80268bc:	652b      	str	r3, [r5, #80]	; 0x50
 80268be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80268c0:	462f      	mov	r7, r5
 80268c2:	441c      	add	r4, r3
 80268c4:	f04f 0900 	mov.w	r9, #0
 80268c8:	7823      	ldrb	r3, [r4, #0]
 80268ca:	2b2c      	cmp	r3, #44	; 0x2c
 80268cc:	bf08      	it	eq
 80268ce:	3401      	addeq	r4, #1
 80268d0:	f894 8000 	ldrb.w	r8, [r4]
 80268d4:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 80268d8:	d178      	bne.n	80269cc <_tzset_unlocked_r+0x278>
 80268da:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 80268de:	e9cd 6301 	strd	r6, r3, [sp, #4]
 80268e2:	ab09      	add	r3, sp, #36	; 0x24
 80268e4:	9300      	str	r3, [sp, #0]
 80268e6:	4958      	ldr	r1, [pc, #352]	; (8026a48 <_tzset_unlocked_r+0x2f4>)
 80268e8:	9603      	str	r6, [sp, #12]
 80268ea:	4633      	mov	r3, r6
 80268ec:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 80268f0:	4620      	mov	r0, r4
 80268f2:	f7fe ff89 	bl	8025808 <siscanf>
 80268f6:	2803      	cmp	r0, #3
 80268f8:	f47f af46 	bne.w	8026788 <_tzset_unlocked_r+0x34>
 80268fc:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8026900:	1e4b      	subs	r3, r1, #1
 8026902:	2b0b      	cmp	r3, #11
 8026904:	f63f af40 	bhi.w	8026788 <_tzset_unlocked_r+0x34>
 8026908:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 802690c:	1e53      	subs	r3, r2, #1
 802690e:	2b04      	cmp	r3, #4
 8026910:	f63f af3a 	bhi.w	8026788 <_tzset_unlocked_r+0x34>
 8026914:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8026918:	2b06      	cmp	r3, #6
 802691a:	f63f af35 	bhi.w	8026788 <_tzset_unlocked_r+0x34>
 802691e:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8026922:	f887 8008 	strb.w	r8, [r7, #8]
 8026926:	617b      	str	r3, [r7, #20]
 8026928:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802692a:	eb04 0803 	add.w	r8, r4, r3
 802692e:	2302      	movs	r3, #2
 8026930:	f8ad 301c 	strh.w	r3, [sp, #28]
 8026934:	2300      	movs	r3, #0
 8026936:	f8ad 301e 	strh.w	r3, [sp, #30]
 802693a:	f8ad 3020 	strh.w	r3, [sp, #32]
 802693e:	930a      	str	r3, [sp, #40]	; 0x28
 8026940:	f898 3000 	ldrb.w	r3, [r8]
 8026944:	2b2f      	cmp	r3, #47	; 0x2f
 8026946:	d109      	bne.n	802695c <_tzset_unlocked_r+0x208>
 8026948:	e9cd a602 	strd	sl, r6, [sp, #8]
 802694c:	e9cd b600 	strd	fp, r6, [sp]
 8026950:	493e      	ldr	r1, [pc, #248]	; (8026a4c <_tzset_unlocked_r+0x2f8>)
 8026952:	4633      	mov	r3, r6
 8026954:	aa07      	add	r2, sp, #28
 8026956:	4640      	mov	r0, r8
 8026958:	f7fe ff56 	bl	8025808 <siscanf>
 802695c:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8026960:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8026964:	213c      	movs	r1, #60	; 0x3c
 8026966:	fb01 3302 	mla	r3, r1, r2, r3
 802696a:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 802696e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8026972:	fb01 3302 	mla	r3, r1, r2, r3
 8026976:	61bb      	str	r3, [r7, #24]
 8026978:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 802697a:	3728      	adds	r7, #40	; 0x28
 802697c:	4444      	add	r4, r8
 802697e:	f1b9 0f00 	cmp.w	r9, #0
 8026982:	d020      	beq.n	80269c6 <_tzset_unlocked_r+0x272>
 8026984:	6868      	ldr	r0, [r5, #4]
 8026986:	f7ff fe29 	bl	80265dc <__tzcalc_limits>
 802698a:	4b28      	ldr	r3, [pc, #160]	; (8026a2c <_tzset_unlocked_r+0x2d8>)
 802698c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 802698e:	601a      	str	r2, [r3, #0]
 8026990:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8026992:	1a9b      	subs	r3, r3, r2
 8026994:	4a27      	ldr	r2, [pc, #156]	; (8026a34 <_tzset_unlocked_r+0x2e0>)
 8026996:	bf18      	it	ne
 8026998:	2301      	movne	r3, #1
 802699a:	6013      	str	r3, [r2, #0]
 802699c:	e6f4      	b.n	8026788 <_tzset_unlocked_r+0x34>
 802699e:	2b2b      	cmp	r3, #43	; 0x2b
 80269a0:	bf08      	it	eq
 80269a2:	3401      	addeq	r4, #1
 80269a4:	2701      	movs	r7, #1
 80269a6:	e772      	b.n	802688e <_tzset_unlocked_r+0x13a>
 80269a8:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 80269ac:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 80269b0:	213c      	movs	r1, #60	; 0x3c
 80269b2:	fb01 3302 	mla	r3, r1, r2, r3
 80269b6:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 80269ba:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80269be:	fb01 3302 	mla	r3, r1, r2, r3
 80269c2:	437b      	muls	r3, r7
 80269c4:	e77a      	b.n	80268bc <_tzset_unlocked_r+0x168>
 80269c6:	f04f 0901 	mov.w	r9, #1
 80269ca:	e77d      	b.n	80268c8 <_tzset_unlocked_r+0x174>
 80269cc:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 80269d0:	bf06      	itte	eq
 80269d2:	3401      	addeq	r4, #1
 80269d4:	4643      	moveq	r3, r8
 80269d6:	2344      	movne	r3, #68	; 0x44
 80269d8:	220a      	movs	r2, #10
 80269da:	a90b      	add	r1, sp, #44	; 0x2c
 80269dc:	4620      	mov	r0, r4
 80269de:	9305      	str	r3, [sp, #20]
 80269e0:	f7ff fdf2 	bl	80265c8 <strtoul>
 80269e4:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80269e8:	9b05      	ldr	r3, [sp, #20]
 80269ea:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 80269ee:	45a0      	cmp	r8, r4
 80269f0:	d114      	bne.n	8026a1c <_tzset_unlocked_r+0x2c8>
 80269f2:	234d      	movs	r3, #77	; 0x4d
 80269f4:	f1b9 0f00 	cmp.w	r9, #0
 80269f8:	d107      	bne.n	8026a0a <_tzset_unlocked_r+0x2b6>
 80269fa:	722b      	strb	r3, [r5, #8]
 80269fc:	2103      	movs	r1, #3
 80269fe:	2302      	movs	r3, #2
 8026a00:	e9c5 1303 	strd	r1, r3, [r5, #12]
 8026a04:	f8c5 9014 	str.w	r9, [r5, #20]
 8026a08:	e791      	b.n	802692e <_tzset_unlocked_r+0x1da>
 8026a0a:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 8026a0e:	220b      	movs	r2, #11
 8026a10:	2301      	movs	r3, #1
 8026a12:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 8026a16:	2300      	movs	r3, #0
 8026a18:	63eb      	str	r3, [r5, #60]	; 0x3c
 8026a1a:	e788      	b.n	802692e <_tzset_unlocked_r+0x1da>
 8026a1c:	b280      	uxth	r0, r0
 8026a1e:	723b      	strb	r3, [r7, #8]
 8026a20:	6178      	str	r0, [r7, #20]
 8026a22:	e784      	b.n	802692e <_tzset_unlocked_r+0x1da>
 8026a24:	080461ec 	.word	0x080461ec
 8026a28:	2002fd80 	.word	0x2002fd80
 8026a2c:	2002fd88 	.word	0x2002fd88
 8026a30:	080461ef 	.word	0x080461ef
 8026a34:	2002fd84 	.word	0x2002fd84
 8026a38:	200004f4 	.word	0x200004f4
 8026a3c:	2002fd73 	.word	0x2002fd73
 8026a40:	080461f3 	.word	0x080461f3
 8026a44:	08046216 	.word	0x08046216
 8026a48:	08046202 	.word	0x08046202
 8026a4c:	08046215 	.word	0x08046215
 8026a50:	2002fd68 	.word	0x2002fd68

08026a54 <__swbuf_r>:
 8026a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8026a56:	460e      	mov	r6, r1
 8026a58:	4614      	mov	r4, r2
 8026a5a:	4605      	mov	r5, r0
 8026a5c:	b118      	cbz	r0, 8026a66 <__swbuf_r+0x12>
 8026a5e:	6983      	ldr	r3, [r0, #24]
 8026a60:	b90b      	cbnz	r3, 8026a66 <__swbuf_r+0x12>
 8026a62:	f7fd fb07 	bl	8024074 <__sinit>
 8026a66:	4b21      	ldr	r3, [pc, #132]	; (8026aec <__swbuf_r+0x98>)
 8026a68:	429c      	cmp	r4, r3
 8026a6a:	d12b      	bne.n	8026ac4 <__swbuf_r+0x70>
 8026a6c:	686c      	ldr	r4, [r5, #4]
 8026a6e:	69a3      	ldr	r3, [r4, #24]
 8026a70:	60a3      	str	r3, [r4, #8]
 8026a72:	89a3      	ldrh	r3, [r4, #12]
 8026a74:	071a      	lsls	r2, r3, #28
 8026a76:	d52f      	bpl.n	8026ad8 <__swbuf_r+0x84>
 8026a78:	6923      	ldr	r3, [r4, #16]
 8026a7a:	b36b      	cbz	r3, 8026ad8 <__swbuf_r+0x84>
 8026a7c:	6923      	ldr	r3, [r4, #16]
 8026a7e:	6820      	ldr	r0, [r4, #0]
 8026a80:	1ac0      	subs	r0, r0, r3
 8026a82:	6963      	ldr	r3, [r4, #20]
 8026a84:	b2f6      	uxtb	r6, r6
 8026a86:	4283      	cmp	r3, r0
 8026a88:	4637      	mov	r7, r6
 8026a8a:	dc04      	bgt.n	8026a96 <__swbuf_r+0x42>
 8026a8c:	4621      	mov	r1, r4
 8026a8e:	4628      	mov	r0, r5
 8026a90:	f000 ffc8 	bl	8027a24 <_fflush_r>
 8026a94:	bb30      	cbnz	r0, 8026ae4 <__swbuf_r+0x90>
 8026a96:	68a3      	ldr	r3, [r4, #8]
 8026a98:	3b01      	subs	r3, #1
 8026a9a:	60a3      	str	r3, [r4, #8]
 8026a9c:	6823      	ldr	r3, [r4, #0]
 8026a9e:	1c5a      	adds	r2, r3, #1
 8026aa0:	6022      	str	r2, [r4, #0]
 8026aa2:	701e      	strb	r6, [r3, #0]
 8026aa4:	6963      	ldr	r3, [r4, #20]
 8026aa6:	3001      	adds	r0, #1
 8026aa8:	4283      	cmp	r3, r0
 8026aaa:	d004      	beq.n	8026ab6 <__swbuf_r+0x62>
 8026aac:	89a3      	ldrh	r3, [r4, #12]
 8026aae:	07db      	lsls	r3, r3, #31
 8026ab0:	d506      	bpl.n	8026ac0 <__swbuf_r+0x6c>
 8026ab2:	2e0a      	cmp	r6, #10
 8026ab4:	d104      	bne.n	8026ac0 <__swbuf_r+0x6c>
 8026ab6:	4621      	mov	r1, r4
 8026ab8:	4628      	mov	r0, r5
 8026aba:	f000 ffb3 	bl	8027a24 <_fflush_r>
 8026abe:	b988      	cbnz	r0, 8026ae4 <__swbuf_r+0x90>
 8026ac0:	4638      	mov	r0, r7
 8026ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8026ac4:	4b0a      	ldr	r3, [pc, #40]	; (8026af0 <__swbuf_r+0x9c>)
 8026ac6:	429c      	cmp	r4, r3
 8026ac8:	d101      	bne.n	8026ace <__swbuf_r+0x7a>
 8026aca:	68ac      	ldr	r4, [r5, #8]
 8026acc:	e7cf      	b.n	8026a6e <__swbuf_r+0x1a>
 8026ace:	4b09      	ldr	r3, [pc, #36]	; (8026af4 <__swbuf_r+0xa0>)
 8026ad0:	429c      	cmp	r4, r3
 8026ad2:	bf08      	it	eq
 8026ad4:	68ec      	ldreq	r4, [r5, #12]
 8026ad6:	e7ca      	b.n	8026a6e <__swbuf_r+0x1a>
 8026ad8:	4621      	mov	r1, r4
 8026ada:	4628      	mov	r0, r5
 8026adc:	f000 f81e 	bl	8026b1c <__swsetup_r>
 8026ae0:	2800      	cmp	r0, #0
 8026ae2:	d0cb      	beq.n	8026a7c <__swbuf_r+0x28>
 8026ae4:	f04f 37ff 	mov.w	r7, #4294967295
 8026ae8:	e7ea      	b.n	8026ac0 <__swbuf_r+0x6c>
 8026aea:	bf00      	nop
 8026aec:	08045d64 	.word	0x08045d64
 8026af0:	08045d84 	.word	0x08045d84
 8026af4:	08045d44 	.word	0x08045d44

08026af8 <_write_r>:
 8026af8:	b538      	push	{r3, r4, r5, lr}
 8026afa:	4d07      	ldr	r5, [pc, #28]	; (8026b18 <_write_r+0x20>)
 8026afc:	4604      	mov	r4, r0
 8026afe:	4608      	mov	r0, r1
 8026b00:	4611      	mov	r1, r2
 8026b02:	2200      	movs	r2, #0
 8026b04:	602a      	str	r2, [r5, #0]
 8026b06:	461a      	mov	r2, r3
 8026b08:	f7dc fb56 	bl	80031b8 <_write>
 8026b0c:	1c43      	adds	r3, r0, #1
 8026b0e:	d102      	bne.n	8026b16 <_write_r+0x1e>
 8026b10:	682b      	ldr	r3, [r5, #0]
 8026b12:	b103      	cbz	r3, 8026b16 <_write_r+0x1e>
 8026b14:	6023      	str	r3, [r4, #0]
 8026b16:	bd38      	pop	{r3, r4, r5, pc}
 8026b18:	2002fd64 	.word	0x2002fd64

08026b1c <__swsetup_r>:
 8026b1c:	4b32      	ldr	r3, [pc, #200]	; (8026be8 <__swsetup_r+0xcc>)
 8026b1e:	b570      	push	{r4, r5, r6, lr}
 8026b20:	681d      	ldr	r5, [r3, #0]
 8026b22:	4606      	mov	r6, r0
 8026b24:	460c      	mov	r4, r1
 8026b26:	b125      	cbz	r5, 8026b32 <__swsetup_r+0x16>
 8026b28:	69ab      	ldr	r3, [r5, #24]
 8026b2a:	b913      	cbnz	r3, 8026b32 <__swsetup_r+0x16>
 8026b2c:	4628      	mov	r0, r5
 8026b2e:	f7fd faa1 	bl	8024074 <__sinit>
 8026b32:	4b2e      	ldr	r3, [pc, #184]	; (8026bec <__swsetup_r+0xd0>)
 8026b34:	429c      	cmp	r4, r3
 8026b36:	d10f      	bne.n	8026b58 <__swsetup_r+0x3c>
 8026b38:	686c      	ldr	r4, [r5, #4]
 8026b3a:	89a3      	ldrh	r3, [r4, #12]
 8026b3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8026b40:	0719      	lsls	r1, r3, #28
 8026b42:	d42c      	bmi.n	8026b9e <__swsetup_r+0x82>
 8026b44:	06dd      	lsls	r5, r3, #27
 8026b46:	d411      	bmi.n	8026b6c <__swsetup_r+0x50>
 8026b48:	2309      	movs	r3, #9
 8026b4a:	6033      	str	r3, [r6, #0]
 8026b4c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8026b50:	81a3      	strh	r3, [r4, #12]
 8026b52:	f04f 30ff 	mov.w	r0, #4294967295
 8026b56:	e03e      	b.n	8026bd6 <__swsetup_r+0xba>
 8026b58:	4b25      	ldr	r3, [pc, #148]	; (8026bf0 <__swsetup_r+0xd4>)
 8026b5a:	429c      	cmp	r4, r3
 8026b5c:	d101      	bne.n	8026b62 <__swsetup_r+0x46>
 8026b5e:	68ac      	ldr	r4, [r5, #8]
 8026b60:	e7eb      	b.n	8026b3a <__swsetup_r+0x1e>
 8026b62:	4b24      	ldr	r3, [pc, #144]	; (8026bf4 <__swsetup_r+0xd8>)
 8026b64:	429c      	cmp	r4, r3
 8026b66:	bf08      	it	eq
 8026b68:	68ec      	ldreq	r4, [r5, #12]
 8026b6a:	e7e6      	b.n	8026b3a <__swsetup_r+0x1e>
 8026b6c:	0758      	lsls	r0, r3, #29
 8026b6e:	d512      	bpl.n	8026b96 <__swsetup_r+0x7a>
 8026b70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8026b72:	b141      	cbz	r1, 8026b86 <__swsetup_r+0x6a>
 8026b74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8026b78:	4299      	cmp	r1, r3
 8026b7a:	d002      	beq.n	8026b82 <__swsetup_r+0x66>
 8026b7c:	4630      	mov	r0, r6
 8026b7e:	f7fd ff15 	bl	80249ac <_free_r>
 8026b82:	2300      	movs	r3, #0
 8026b84:	6363      	str	r3, [r4, #52]	; 0x34
 8026b86:	89a3      	ldrh	r3, [r4, #12]
 8026b88:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8026b8c:	81a3      	strh	r3, [r4, #12]
 8026b8e:	2300      	movs	r3, #0
 8026b90:	6063      	str	r3, [r4, #4]
 8026b92:	6923      	ldr	r3, [r4, #16]
 8026b94:	6023      	str	r3, [r4, #0]
 8026b96:	89a3      	ldrh	r3, [r4, #12]
 8026b98:	f043 0308 	orr.w	r3, r3, #8
 8026b9c:	81a3      	strh	r3, [r4, #12]
 8026b9e:	6923      	ldr	r3, [r4, #16]
 8026ba0:	b94b      	cbnz	r3, 8026bb6 <__swsetup_r+0x9a>
 8026ba2:	89a3      	ldrh	r3, [r4, #12]
 8026ba4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8026ba8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8026bac:	d003      	beq.n	8026bb6 <__swsetup_r+0x9a>
 8026bae:	4621      	mov	r1, r4
 8026bb0:	4630      	mov	r0, r6
 8026bb2:	f001 f8b9 	bl	8027d28 <__smakebuf_r>
 8026bb6:	89a0      	ldrh	r0, [r4, #12]
 8026bb8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8026bbc:	f010 0301 	ands.w	r3, r0, #1
 8026bc0:	d00a      	beq.n	8026bd8 <__swsetup_r+0xbc>
 8026bc2:	2300      	movs	r3, #0
 8026bc4:	60a3      	str	r3, [r4, #8]
 8026bc6:	6963      	ldr	r3, [r4, #20]
 8026bc8:	425b      	negs	r3, r3
 8026bca:	61a3      	str	r3, [r4, #24]
 8026bcc:	6923      	ldr	r3, [r4, #16]
 8026bce:	b943      	cbnz	r3, 8026be2 <__swsetup_r+0xc6>
 8026bd0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8026bd4:	d1ba      	bne.n	8026b4c <__swsetup_r+0x30>
 8026bd6:	bd70      	pop	{r4, r5, r6, pc}
 8026bd8:	0781      	lsls	r1, r0, #30
 8026bda:	bf58      	it	pl
 8026bdc:	6963      	ldrpl	r3, [r4, #20]
 8026bde:	60a3      	str	r3, [r4, #8]
 8026be0:	e7f4      	b.n	8026bcc <__swsetup_r+0xb0>
 8026be2:	2000      	movs	r0, #0
 8026be4:	e7f7      	b.n	8026bd6 <__swsetup_r+0xba>
 8026be6:	bf00      	nop
 8026be8:	20000490 	.word	0x20000490
 8026bec:	08045d64 	.word	0x08045d64
 8026bf0:	08045d84 	.word	0x08045d84
 8026bf4:	08045d44 	.word	0x08045d44

08026bf8 <abs>:
 8026bf8:	2800      	cmp	r0, #0
 8026bfa:	bfb8      	it	lt
 8026bfc:	4240      	neglt	r0, r0
 8026bfe:	4770      	bx	lr

08026c00 <asctime>:
 8026c00:	4b0d      	ldr	r3, [pc, #52]	; (8026c38 <asctime+0x38>)
 8026c02:	b570      	push	{r4, r5, r6, lr}
 8026c04:	681d      	ldr	r5, [r3, #0]
 8026c06:	6c2e      	ldr	r6, [r5, #64]	; 0x40
 8026c08:	4604      	mov	r4, r0
 8026c0a:	b976      	cbnz	r6, 8026c2a <asctime+0x2a>
 8026c0c:	201a      	movs	r0, #26
 8026c0e:	f7fd fc0b 	bl	8024428 <malloc>
 8026c12:	4602      	mov	r2, r0
 8026c14:	6428      	str	r0, [r5, #64]	; 0x40
 8026c16:	b920      	cbnz	r0, 8026c22 <asctime+0x22>
 8026c18:	4b08      	ldr	r3, [pc, #32]	; (8026c3c <asctime+0x3c>)
 8026c1a:	4809      	ldr	r0, [pc, #36]	; (8026c40 <asctime+0x40>)
 8026c1c:	2137      	movs	r1, #55	; 0x37
 8026c1e:	f000 f837 	bl	8026c90 <__assert_func>
 8026c22:	221a      	movs	r2, #26
 8026c24:	4631      	mov	r1, r6
 8026c26:	f7fd fc47 	bl	80244b8 <memset>
 8026c2a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8026c2c:	4620      	mov	r0, r4
 8026c2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8026c32:	f000 b807 	b.w	8026c44 <asctime_r>
 8026c36:	bf00      	nop
 8026c38:	20000490 	.word	0x20000490
 8026c3c:	08045da8 	.word	0x08045da8
 8026c40:	08046228 	.word	0x08046228

08026c44 <asctime_r>:
 8026c44:	b510      	push	{r4, lr}
 8026c46:	460c      	mov	r4, r1
 8026c48:	6941      	ldr	r1, [r0, #20]
 8026c4a:	6903      	ldr	r3, [r0, #16]
 8026c4c:	6982      	ldr	r2, [r0, #24]
 8026c4e:	b086      	sub	sp, #24
 8026c50:	f201 716c 	addw	r1, r1, #1900	; 0x76c
 8026c54:	9104      	str	r1, [sp, #16]
 8026c56:	6801      	ldr	r1, [r0, #0]
 8026c58:	9103      	str	r1, [sp, #12]
 8026c5a:	6841      	ldr	r1, [r0, #4]
 8026c5c:	9102      	str	r1, [sp, #8]
 8026c5e:	6881      	ldr	r1, [r0, #8]
 8026c60:	9101      	str	r1, [sp, #4]
 8026c62:	68c1      	ldr	r1, [r0, #12]
 8026c64:	9100      	str	r1, [sp, #0]
 8026c66:	4907      	ldr	r1, [pc, #28]	; (8026c84 <asctime_r+0x40>)
 8026c68:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8026c6c:	440b      	add	r3, r1
 8026c6e:	4906      	ldr	r1, [pc, #24]	; (8026c88 <asctime_r+0x44>)
 8026c70:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8026c74:	440a      	add	r2, r1
 8026c76:	4620      	mov	r0, r4
 8026c78:	4904      	ldr	r1, [pc, #16]	; (8026c8c <asctime_r+0x48>)
 8026c7a:	f7fe fda5 	bl	80257c8 <siprintf>
 8026c7e:	4620      	mov	r0, r4
 8026c80:	b006      	add	sp, #24
 8026c82:	bd10      	pop	{r4, pc}
 8026c84:	080462b9 	.word	0x080462b9
 8026c88:	080462a4 	.word	0x080462a4
 8026c8c:	08046284 	.word	0x08046284

08026c90 <__assert_func>:
 8026c90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8026c92:	4614      	mov	r4, r2
 8026c94:	461a      	mov	r2, r3
 8026c96:	4b09      	ldr	r3, [pc, #36]	; (8026cbc <__assert_func+0x2c>)
 8026c98:	681b      	ldr	r3, [r3, #0]
 8026c9a:	4605      	mov	r5, r0
 8026c9c:	68d8      	ldr	r0, [r3, #12]
 8026c9e:	b14c      	cbz	r4, 8026cb4 <__assert_func+0x24>
 8026ca0:	4b07      	ldr	r3, [pc, #28]	; (8026cc0 <__assert_func+0x30>)
 8026ca2:	9100      	str	r1, [sp, #0]
 8026ca4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8026ca8:	4906      	ldr	r1, [pc, #24]	; (8026cc4 <__assert_func+0x34>)
 8026caa:	462b      	mov	r3, r5
 8026cac:	f000 fef6 	bl	8027a9c <fiprintf>
 8026cb0:	f002 faf0 	bl	8029294 <abort>
 8026cb4:	4b04      	ldr	r3, [pc, #16]	; (8026cc8 <__assert_func+0x38>)
 8026cb6:	461c      	mov	r4, r3
 8026cb8:	e7f3      	b.n	8026ca2 <__assert_func+0x12>
 8026cba:	bf00      	nop
 8026cbc:	20000490 	.word	0x20000490
 8026cc0:	080462dd 	.word	0x080462dd
 8026cc4:	080462ea 	.word	0x080462ea
 8026cc8:	080462a3 	.word	0x080462a3

08026ccc <_close_r>:
 8026ccc:	b538      	push	{r3, r4, r5, lr}
 8026cce:	4d06      	ldr	r5, [pc, #24]	; (8026ce8 <_close_r+0x1c>)
 8026cd0:	2300      	movs	r3, #0
 8026cd2:	4604      	mov	r4, r0
 8026cd4:	4608      	mov	r0, r1
 8026cd6:	602b      	str	r3, [r5, #0]
 8026cd8:	f7e0 fb6c 	bl	80073b4 <_close>
 8026cdc:	1c43      	adds	r3, r0, #1
 8026cde:	d102      	bne.n	8026ce6 <_close_r+0x1a>
 8026ce0:	682b      	ldr	r3, [r5, #0]
 8026ce2:	b103      	cbz	r3, 8026ce6 <_close_r+0x1a>
 8026ce4:	6023      	str	r3, [r4, #0]
 8026ce6:	bd38      	pop	{r3, r4, r5, pc}
 8026ce8:	2002fd64 	.word	0x2002fd64

08026cec <div>:
 8026cec:	2900      	cmp	r1, #0
 8026cee:	b510      	push	{r4, lr}
 8026cf0:	fb91 f4f2 	sdiv	r4, r1, r2
 8026cf4:	fb02 1314 	mls	r3, r2, r4, r1
 8026cf8:	db06      	blt.n	8026d08 <div+0x1c>
 8026cfa:	2b00      	cmp	r3, #0
 8026cfc:	da01      	bge.n	8026d02 <div+0x16>
 8026cfe:	3401      	adds	r4, #1
 8026d00:	1a9b      	subs	r3, r3, r2
 8026d02:	e9c0 4300 	strd	r4, r3, [r0]
 8026d06:	bd10      	pop	{r4, pc}
 8026d08:	2b00      	cmp	r3, #0
 8026d0a:	bfc4      	itt	gt
 8026d0c:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8026d10:	189b      	addgt	r3, r3, r2
 8026d12:	e7f6      	b.n	8026d02 <div+0x16>

08026d14 <quorem>:
 8026d14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026d18:	6903      	ldr	r3, [r0, #16]
 8026d1a:	690c      	ldr	r4, [r1, #16]
 8026d1c:	42a3      	cmp	r3, r4
 8026d1e:	4607      	mov	r7, r0
 8026d20:	f2c0 8081 	blt.w	8026e26 <quorem+0x112>
 8026d24:	3c01      	subs	r4, #1
 8026d26:	f101 0814 	add.w	r8, r1, #20
 8026d2a:	f100 0514 	add.w	r5, r0, #20
 8026d2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8026d32:	9301      	str	r3, [sp, #4]
 8026d34:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8026d38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8026d3c:	3301      	adds	r3, #1
 8026d3e:	429a      	cmp	r2, r3
 8026d40:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8026d44:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8026d48:	fbb2 f6f3 	udiv	r6, r2, r3
 8026d4c:	d331      	bcc.n	8026db2 <quorem+0x9e>
 8026d4e:	f04f 0e00 	mov.w	lr, #0
 8026d52:	4640      	mov	r0, r8
 8026d54:	46ac      	mov	ip, r5
 8026d56:	46f2      	mov	sl, lr
 8026d58:	f850 2b04 	ldr.w	r2, [r0], #4
 8026d5c:	b293      	uxth	r3, r2
 8026d5e:	fb06 e303 	mla	r3, r6, r3, lr
 8026d62:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8026d66:	b29b      	uxth	r3, r3
 8026d68:	ebaa 0303 	sub.w	r3, sl, r3
 8026d6c:	f8dc a000 	ldr.w	sl, [ip]
 8026d70:	0c12      	lsrs	r2, r2, #16
 8026d72:	fa13 f38a 	uxtah	r3, r3, sl
 8026d76:	fb06 e202 	mla	r2, r6, r2, lr
 8026d7a:	9300      	str	r3, [sp, #0]
 8026d7c:	9b00      	ldr	r3, [sp, #0]
 8026d7e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8026d82:	b292      	uxth	r2, r2
 8026d84:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8026d88:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8026d8c:	f8bd 3000 	ldrh.w	r3, [sp]
 8026d90:	4581      	cmp	r9, r0
 8026d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8026d96:	f84c 3b04 	str.w	r3, [ip], #4
 8026d9a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8026d9e:	d2db      	bcs.n	8026d58 <quorem+0x44>
 8026da0:	f855 300b 	ldr.w	r3, [r5, fp]
 8026da4:	b92b      	cbnz	r3, 8026db2 <quorem+0x9e>
 8026da6:	9b01      	ldr	r3, [sp, #4]
 8026da8:	3b04      	subs	r3, #4
 8026daa:	429d      	cmp	r5, r3
 8026dac:	461a      	mov	r2, r3
 8026dae:	d32e      	bcc.n	8026e0e <quorem+0xfa>
 8026db0:	613c      	str	r4, [r7, #16]
 8026db2:	4638      	mov	r0, r7
 8026db4:	f001 fa86 	bl	80282c4 <__mcmp>
 8026db8:	2800      	cmp	r0, #0
 8026dba:	db24      	blt.n	8026e06 <quorem+0xf2>
 8026dbc:	3601      	adds	r6, #1
 8026dbe:	4628      	mov	r0, r5
 8026dc0:	f04f 0c00 	mov.w	ip, #0
 8026dc4:	f858 2b04 	ldr.w	r2, [r8], #4
 8026dc8:	f8d0 e000 	ldr.w	lr, [r0]
 8026dcc:	b293      	uxth	r3, r2
 8026dce:	ebac 0303 	sub.w	r3, ip, r3
 8026dd2:	0c12      	lsrs	r2, r2, #16
 8026dd4:	fa13 f38e 	uxtah	r3, r3, lr
 8026dd8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8026ddc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8026de0:	b29b      	uxth	r3, r3
 8026de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8026de6:	45c1      	cmp	r9, r8
 8026de8:	f840 3b04 	str.w	r3, [r0], #4
 8026dec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8026df0:	d2e8      	bcs.n	8026dc4 <quorem+0xb0>
 8026df2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8026df6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8026dfa:	b922      	cbnz	r2, 8026e06 <quorem+0xf2>
 8026dfc:	3b04      	subs	r3, #4
 8026dfe:	429d      	cmp	r5, r3
 8026e00:	461a      	mov	r2, r3
 8026e02:	d30a      	bcc.n	8026e1a <quorem+0x106>
 8026e04:	613c      	str	r4, [r7, #16]
 8026e06:	4630      	mov	r0, r6
 8026e08:	b003      	add	sp, #12
 8026e0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026e0e:	6812      	ldr	r2, [r2, #0]
 8026e10:	3b04      	subs	r3, #4
 8026e12:	2a00      	cmp	r2, #0
 8026e14:	d1cc      	bne.n	8026db0 <quorem+0x9c>
 8026e16:	3c01      	subs	r4, #1
 8026e18:	e7c7      	b.n	8026daa <quorem+0x96>
 8026e1a:	6812      	ldr	r2, [r2, #0]
 8026e1c:	3b04      	subs	r3, #4
 8026e1e:	2a00      	cmp	r2, #0
 8026e20:	d1f0      	bne.n	8026e04 <quorem+0xf0>
 8026e22:	3c01      	subs	r4, #1
 8026e24:	e7eb      	b.n	8026dfe <quorem+0xea>
 8026e26:	2000      	movs	r0, #0
 8026e28:	e7ee      	b.n	8026e08 <quorem+0xf4>
 8026e2a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
 8026e2e:	Address 0x0000000008026e2e is out of bounds.


08026e30 <_dtoa_r>:
 8026e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026e34:	ed2d 8b02 	vpush	{d8}
 8026e38:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8026e3a:	b091      	sub	sp, #68	; 0x44
 8026e3c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8026e40:	ec59 8b10 	vmov	r8, r9, d0
 8026e44:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8026e46:	9106      	str	r1, [sp, #24]
 8026e48:	4606      	mov	r6, r0
 8026e4a:	9208      	str	r2, [sp, #32]
 8026e4c:	930c      	str	r3, [sp, #48]	; 0x30
 8026e4e:	b975      	cbnz	r5, 8026e6e <_dtoa_r+0x3e>
 8026e50:	2010      	movs	r0, #16
 8026e52:	f7fd fae9 	bl	8024428 <malloc>
 8026e56:	4602      	mov	r2, r0
 8026e58:	6270      	str	r0, [r6, #36]	; 0x24
 8026e5a:	b920      	cbnz	r0, 8026e66 <_dtoa_r+0x36>
 8026e5c:	4baa      	ldr	r3, [pc, #680]	; (8027108 <_dtoa_r+0x2d8>)
 8026e5e:	21ea      	movs	r1, #234	; 0xea
 8026e60:	48aa      	ldr	r0, [pc, #680]	; (802710c <_dtoa_r+0x2dc>)
 8026e62:	f7ff ff15 	bl	8026c90 <__assert_func>
 8026e66:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8026e6a:	6005      	str	r5, [r0, #0]
 8026e6c:	60c5      	str	r5, [r0, #12]
 8026e6e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8026e70:	6819      	ldr	r1, [r3, #0]
 8026e72:	b151      	cbz	r1, 8026e8a <_dtoa_r+0x5a>
 8026e74:	685a      	ldr	r2, [r3, #4]
 8026e76:	604a      	str	r2, [r1, #4]
 8026e78:	2301      	movs	r3, #1
 8026e7a:	4093      	lsls	r3, r2
 8026e7c:	608b      	str	r3, [r1, #8]
 8026e7e:	4630      	mov	r0, r6
 8026e80:	f000 ffde 	bl	8027e40 <_Bfree>
 8026e84:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8026e86:	2200      	movs	r2, #0
 8026e88:	601a      	str	r2, [r3, #0]
 8026e8a:	f1b9 0300 	subs.w	r3, r9, #0
 8026e8e:	bfbb      	ittet	lt
 8026e90:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8026e94:	9303      	strlt	r3, [sp, #12]
 8026e96:	2300      	movge	r3, #0
 8026e98:	2201      	movlt	r2, #1
 8026e9a:	bfac      	ite	ge
 8026e9c:	6023      	strge	r3, [r4, #0]
 8026e9e:	6022      	strlt	r2, [r4, #0]
 8026ea0:	4b9b      	ldr	r3, [pc, #620]	; (8027110 <_dtoa_r+0x2e0>)
 8026ea2:	9c03      	ldr	r4, [sp, #12]
 8026ea4:	43a3      	bics	r3, r4
 8026ea6:	d11c      	bne.n	8026ee2 <_dtoa_r+0xb2>
 8026ea8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8026eaa:	f242 730f 	movw	r3, #9999	; 0x270f
 8026eae:	6013      	str	r3, [r2, #0]
 8026eb0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8026eb4:	ea53 0308 	orrs.w	r3, r3, r8
 8026eb8:	f000 84fd 	beq.w	80278b6 <_dtoa_r+0xa86>
 8026ebc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8026ebe:	b963      	cbnz	r3, 8026eda <_dtoa_r+0xaa>
 8026ec0:	4b94      	ldr	r3, [pc, #592]	; (8027114 <_dtoa_r+0x2e4>)
 8026ec2:	e01f      	b.n	8026f04 <_dtoa_r+0xd4>
 8026ec4:	4b94      	ldr	r3, [pc, #592]	; (8027118 <_dtoa_r+0x2e8>)
 8026ec6:	9301      	str	r3, [sp, #4]
 8026ec8:	3308      	adds	r3, #8
 8026eca:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8026ecc:	6013      	str	r3, [r2, #0]
 8026ece:	9801      	ldr	r0, [sp, #4]
 8026ed0:	b011      	add	sp, #68	; 0x44
 8026ed2:	ecbd 8b02 	vpop	{d8}
 8026ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026eda:	4b8e      	ldr	r3, [pc, #568]	; (8027114 <_dtoa_r+0x2e4>)
 8026edc:	9301      	str	r3, [sp, #4]
 8026ede:	3303      	adds	r3, #3
 8026ee0:	e7f3      	b.n	8026eca <_dtoa_r+0x9a>
 8026ee2:	ed9d 8b02 	vldr	d8, [sp, #8]
 8026ee6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8026eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8026eee:	d10b      	bne.n	8026f08 <_dtoa_r+0xd8>
 8026ef0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8026ef2:	2301      	movs	r3, #1
 8026ef4:	6013      	str	r3, [r2, #0]
 8026ef6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8026ef8:	2b00      	cmp	r3, #0
 8026efa:	f000 84d9 	beq.w	80278b0 <_dtoa_r+0xa80>
 8026efe:	4887      	ldr	r0, [pc, #540]	; (802711c <_dtoa_r+0x2ec>)
 8026f00:	6018      	str	r0, [r3, #0]
 8026f02:	1e43      	subs	r3, r0, #1
 8026f04:	9301      	str	r3, [sp, #4]
 8026f06:	e7e2      	b.n	8026ece <_dtoa_r+0x9e>
 8026f08:	a90f      	add	r1, sp, #60	; 0x3c
 8026f0a:	aa0e      	add	r2, sp, #56	; 0x38
 8026f0c:	4630      	mov	r0, r6
 8026f0e:	eeb0 0b48 	vmov.f64	d0, d8
 8026f12:	f001 fa7d 	bl	8028410 <__d2b>
 8026f16:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8026f1a:	4605      	mov	r5, r0
 8026f1c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8026f1e:	2900      	cmp	r1, #0
 8026f20:	d046      	beq.n	8026fb0 <_dtoa_r+0x180>
 8026f22:	ee18 4a90 	vmov	r4, s17
 8026f26:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8026f2a:	ec53 2b18 	vmov	r2, r3, d8
 8026f2e:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8026f32:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8026f36:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8026f3a:	2400      	movs	r4, #0
 8026f3c:	ec43 2b16 	vmov	d6, r2, r3
 8026f40:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8026f44:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80270f0 <_dtoa_r+0x2c0>
 8026f48:	ee36 7b47 	vsub.f64	d7, d6, d7
 8026f4c:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 80270f8 <_dtoa_r+0x2c8>
 8026f50:	eea7 6b05 	vfma.f64	d6, d7, d5
 8026f54:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8027100 <_dtoa_r+0x2d0>
 8026f58:	ee07 1a90 	vmov	s15, r1
 8026f5c:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8026f60:	eeb0 7b46 	vmov.f64	d7, d6
 8026f64:	eea4 7b05 	vfma.f64	d7, d4, d5
 8026f68:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8026f6c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8026f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8026f74:	ee16 ba90 	vmov	fp, s13
 8026f78:	940a      	str	r4, [sp, #40]	; 0x28
 8026f7a:	d508      	bpl.n	8026f8e <_dtoa_r+0x15e>
 8026f7c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8026f80:	eeb4 6b47 	vcmp.f64	d6, d7
 8026f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8026f88:	bf18      	it	ne
 8026f8a:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8026f8e:	f1bb 0f16 	cmp.w	fp, #22
 8026f92:	d82f      	bhi.n	8026ff4 <_dtoa_r+0x1c4>
 8026f94:	4b62      	ldr	r3, [pc, #392]	; (8027120 <_dtoa_r+0x2f0>)
 8026f96:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8026f9a:	ed93 7b00 	vldr	d7, [r3]
 8026f9e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8026fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8026fa6:	d501      	bpl.n	8026fac <_dtoa_r+0x17c>
 8026fa8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8026fac:	2300      	movs	r3, #0
 8026fae:	e022      	b.n	8026ff6 <_dtoa_r+0x1c6>
 8026fb0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8026fb2:	4401      	add	r1, r0
 8026fb4:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8026fb8:	2b20      	cmp	r3, #32
 8026fba:	bfc1      	itttt	gt
 8026fbc:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8026fc0:	fa04 f303 	lslgt.w	r3, r4, r3
 8026fc4:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8026fc8:	fa28 f804 	lsrgt.w	r8, r8, r4
 8026fcc:	bfd6      	itet	le
 8026fce:	f1c3 0320 	rsble	r3, r3, #32
 8026fd2:	ea43 0808 	orrgt.w	r8, r3, r8
 8026fd6:	fa08 f803 	lslle.w	r8, r8, r3
 8026fda:	ee07 8a90 	vmov	s15, r8
 8026fde:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8026fe2:	3901      	subs	r1, #1
 8026fe4:	ee17 4a90 	vmov	r4, s15
 8026fe8:	ec53 2b17 	vmov	r2, r3, d7
 8026fec:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8026ff0:	2401      	movs	r4, #1
 8026ff2:	e7a3      	b.n	8026f3c <_dtoa_r+0x10c>
 8026ff4:	2301      	movs	r3, #1
 8026ff6:	930b      	str	r3, [sp, #44]	; 0x2c
 8026ff8:	1a43      	subs	r3, r0, r1
 8026ffa:	1e5a      	subs	r2, r3, #1
 8026ffc:	bf45      	ittet	mi
 8026ffe:	f1c3 0301 	rsbmi	r3, r3, #1
 8027002:	9304      	strmi	r3, [sp, #16]
 8027004:	2300      	movpl	r3, #0
 8027006:	2300      	movmi	r3, #0
 8027008:	9205      	str	r2, [sp, #20]
 802700a:	bf54      	ite	pl
 802700c:	9304      	strpl	r3, [sp, #16]
 802700e:	9305      	strmi	r3, [sp, #20]
 8027010:	f1bb 0f00 	cmp.w	fp, #0
 8027014:	db18      	blt.n	8027048 <_dtoa_r+0x218>
 8027016:	9b05      	ldr	r3, [sp, #20]
 8027018:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 802701c:	445b      	add	r3, fp
 802701e:	9305      	str	r3, [sp, #20]
 8027020:	2300      	movs	r3, #0
 8027022:	9a06      	ldr	r2, [sp, #24]
 8027024:	2a09      	cmp	r2, #9
 8027026:	d849      	bhi.n	80270bc <_dtoa_r+0x28c>
 8027028:	2a05      	cmp	r2, #5
 802702a:	bfc4      	itt	gt
 802702c:	3a04      	subgt	r2, #4
 802702e:	9206      	strgt	r2, [sp, #24]
 8027030:	9a06      	ldr	r2, [sp, #24]
 8027032:	f1a2 0202 	sub.w	r2, r2, #2
 8027036:	bfcc      	ite	gt
 8027038:	2400      	movgt	r4, #0
 802703a:	2401      	movle	r4, #1
 802703c:	2a03      	cmp	r2, #3
 802703e:	d848      	bhi.n	80270d2 <_dtoa_r+0x2a2>
 8027040:	e8df f002 	tbb	[pc, r2]
 8027044:	3a2c2e0b 	.word	0x3a2c2e0b
 8027048:	9b04      	ldr	r3, [sp, #16]
 802704a:	2200      	movs	r2, #0
 802704c:	eba3 030b 	sub.w	r3, r3, fp
 8027050:	9304      	str	r3, [sp, #16]
 8027052:	9209      	str	r2, [sp, #36]	; 0x24
 8027054:	f1cb 0300 	rsb	r3, fp, #0
 8027058:	e7e3      	b.n	8027022 <_dtoa_r+0x1f2>
 802705a:	2200      	movs	r2, #0
 802705c:	9207      	str	r2, [sp, #28]
 802705e:	9a08      	ldr	r2, [sp, #32]
 8027060:	2a00      	cmp	r2, #0
 8027062:	dc39      	bgt.n	80270d8 <_dtoa_r+0x2a8>
 8027064:	f04f 0a01 	mov.w	sl, #1
 8027068:	46d1      	mov	r9, sl
 802706a:	4652      	mov	r2, sl
 802706c:	f8cd a020 	str.w	sl, [sp, #32]
 8027070:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8027072:	2100      	movs	r1, #0
 8027074:	6079      	str	r1, [r7, #4]
 8027076:	2004      	movs	r0, #4
 8027078:	f100 0c14 	add.w	ip, r0, #20
 802707c:	4594      	cmp	ip, r2
 802707e:	6879      	ldr	r1, [r7, #4]
 8027080:	d92f      	bls.n	80270e2 <_dtoa_r+0x2b2>
 8027082:	4630      	mov	r0, r6
 8027084:	930d      	str	r3, [sp, #52]	; 0x34
 8027086:	f000 fe9b 	bl	8027dc0 <_Balloc>
 802708a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 802708c:	9001      	str	r0, [sp, #4]
 802708e:	4602      	mov	r2, r0
 8027090:	2800      	cmp	r0, #0
 8027092:	d149      	bne.n	8027128 <_dtoa_r+0x2f8>
 8027094:	4b23      	ldr	r3, [pc, #140]	; (8027124 <_dtoa_r+0x2f4>)
 8027096:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 802709a:	e6e1      	b.n	8026e60 <_dtoa_r+0x30>
 802709c:	2201      	movs	r2, #1
 802709e:	e7dd      	b.n	802705c <_dtoa_r+0x22c>
 80270a0:	2200      	movs	r2, #0
 80270a2:	9207      	str	r2, [sp, #28]
 80270a4:	9a08      	ldr	r2, [sp, #32]
 80270a6:	eb0b 0a02 	add.w	sl, fp, r2
 80270aa:	f10a 0901 	add.w	r9, sl, #1
 80270ae:	464a      	mov	r2, r9
 80270b0:	2a01      	cmp	r2, #1
 80270b2:	bfb8      	it	lt
 80270b4:	2201      	movlt	r2, #1
 80270b6:	e7db      	b.n	8027070 <_dtoa_r+0x240>
 80270b8:	2201      	movs	r2, #1
 80270ba:	e7f2      	b.n	80270a2 <_dtoa_r+0x272>
 80270bc:	2401      	movs	r4, #1
 80270be:	2200      	movs	r2, #0
 80270c0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80270c4:	f04f 3aff 	mov.w	sl, #4294967295
 80270c8:	2100      	movs	r1, #0
 80270ca:	46d1      	mov	r9, sl
 80270cc:	2212      	movs	r2, #18
 80270ce:	9108      	str	r1, [sp, #32]
 80270d0:	e7ce      	b.n	8027070 <_dtoa_r+0x240>
 80270d2:	2201      	movs	r2, #1
 80270d4:	9207      	str	r2, [sp, #28]
 80270d6:	e7f5      	b.n	80270c4 <_dtoa_r+0x294>
 80270d8:	f8dd a020 	ldr.w	sl, [sp, #32]
 80270dc:	46d1      	mov	r9, sl
 80270de:	4652      	mov	r2, sl
 80270e0:	e7c6      	b.n	8027070 <_dtoa_r+0x240>
 80270e2:	3101      	adds	r1, #1
 80270e4:	6079      	str	r1, [r7, #4]
 80270e6:	0040      	lsls	r0, r0, #1
 80270e8:	e7c6      	b.n	8027078 <_dtoa_r+0x248>
 80270ea:	bf00      	nop
 80270ec:	f3af 8000 	nop.w
 80270f0:	636f4361 	.word	0x636f4361
 80270f4:	3fd287a7 	.word	0x3fd287a7
 80270f8:	8b60c8b3 	.word	0x8b60c8b3
 80270fc:	3fc68a28 	.word	0x3fc68a28
 8027100:	509f79fb 	.word	0x509f79fb
 8027104:	3fd34413 	.word	0x3fd34413
 8027108:	08045da8 	.word	0x08045da8
 802710c:	08046326 	.word	0x08046326
 8027110:	7ff00000 	.word	0x7ff00000
 8027114:	08046322 	.word	0x08046322
 8027118:	08046319 	.word	0x08046319
 802711c:	08046502 	.word	0x08046502
 8027120:	08046418 	.word	0x08046418
 8027124:	08046381 	.word	0x08046381
 8027128:	6a72      	ldr	r2, [r6, #36]	; 0x24
 802712a:	9901      	ldr	r1, [sp, #4]
 802712c:	6011      	str	r1, [r2, #0]
 802712e:	f1b9 0f0e 	cmp.w	r9, #14
 8027132:	d86c      	bhi.n	802720e <_dtoa_r+0x3de>
 8027134:	2c00      	cmp	r4, #0
 8027136:	d06a      	beq.n	802720e <_dtoa_r+0x3de>
 8027138:	f1bb 0f00 	cmp.w	fp, #0
 802713c:	f340 80a0 	ble.w	8027280 <_dtoa_r+0x450>
 8027140:	49c1      	ldr	r1, [pc, #772]	; (8027448 <_dtoa_r+0x618>)
 8027142:	f00b 020f 	and.w	r2, fp, #15
 8027146:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 802714a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 802714e:	ed92 7b00 	vldr	d7, [r2]
 8027152:	ea4f 112b 	mov.w	r1, fp, asr #4
 8027156:	f000 8087 	beq.w	8027268 <_dtoa_r+0x438>
 802715a:	4abc      	ldr	r2, [pc, #752]	; (802744c <_dtoa_r+0x61c>)
 802715c:	ed92 6b08 	vldr	d6, [r2, #32]
 8027160:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8027164:	ed8d 6b02 	vstr	d6, [sp, #8]
 8027168:	f001 010f 	and.w	r1, r1, #15
 802716c:	2203      	movs	r2, #3
 802716e:	48b7      	ldr	r0, [pc, #732]	; (802744c <_dtoa_r+0x61c>)
 8027170:	2900      	cmp	r1, #0
 8027172:	d17b      	bne.n	802726c <_dtoa_r+0x43c>
 8027174:	ed9d 6b02 	vldr	d6, [sp, #8]
 8027178:	ee86 7b07 	vdiv.f64	d7, d6, d7
 802717c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8027180:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8027182:	2900      	cmp	r1, #0
 8027184:	f000 80a2 	beq.w	80272cc <_dtoa_r+0x49c>
 8027188:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 802718c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8027190:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8027194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8027198:	f140 8098 	bpl.w	80272cc <_dtoa_r+0x49c>
 802719c:	f1b9 0f00 	cmp.w	r9, #0
 80271a0:	f000 8094 	beq.w	80272cc <_dtoa_r+0x49c>
 80271a4:	f1ba 0f00 	cmp.w	sl, #0
 80271a8:	dd2f      	ble.n	802720a <_dtoa_r+0x3da>
 80271aa:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80271ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 80271b2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80271b6:	f10b 37ff 	add.w	r7, fp, #4294967295
 80271ba:	3201      	adds	r2, #1
 80271bc:	4650      	mov	r0, sl
 80271be:	ed9d 6b02 	vldr	d6, [sp, #8]
 80271c2:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80271c6:	ee07 2a90 	vmov	s15, r2
 80271ca:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80271ce:	eea7 5b06 	vfma.f64	d5, d7, d6
 80271d2:	ee15 4a90 	vmov	r4, s11
 80271d6:	ec52 1b15 	vmov	r1, r2, d5
 80271da:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 80271de:	2800      	cmp	r0, #0
 80271e0:	d177      	bne.n	80272d2 <_dtoa_r+0x4a2>
 80271e2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80271e6:	ee36 6b47 	vsub.f64	d6, d6, d7
 80271ea:	ec42 1b17 	vmov	d7, r1, r2
 80271ee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80271f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80271f6:	f300 8263 	bgt.w	80276c0 <_dtoa_r+0x890>
 80271fa:	eeb1 7b47 	vneg.f64	d7, d7
 80271fe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8027202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8027206:	f100 8258 	bmi.w	80276ba <_dtoa_r+0x88a>
 802720a:	ed8d 8b02 	vstr	d8, [sp, #8]
 802720e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8027210:	2a00      	cmp	r2, #0
 8027212:	f2c0 811d 	blt.w	8027450 <_dtoa_r+0x620>
 8027216:	f1bb 0f0e 	cmp.w	fp, #14
 802721a:	f300 8119 	bgt.w	8027450 <_dtoa_r+0x620>
 802721e:	4b8a      	ldr	r3, [pc, #552]	; (8027448 <_dtoa_r+0x618>)
 8027220:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8027224:	ed93 6b00 	vldr	d6, [r3]
 8027228:	9b08      	ldr	r3, [sp, #32]
 802722a:	2b00      	cmp	r3, #0
 802722c:	f280 80b7 	bge.w	802739e <_dtoa_r+0x56e>
 8027230:	f1b9 0f00 	cmp.w	r9, #0
 8027234:	f300 80b3 	bgt.w	802739e <_dtoa_r+0x56e>
 8027238:	f040 823f 	bne.w	80276ba <_dtoa_r+0x88a>
 802723c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8027240:	ee26 6b07 	vmul.f64	d6, d6, d7
 8027244:	ed9d 7b02 	vldr	d7, [sp, #8]
 8027248:	eeb4 6bc7 	vcmpe.f64	d6, d7
 802724c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8027250:	464c      	mov	r4, r9
 8027252:	464f      	mov	r7, r9
 8027254:	f280 8215 	bge.w	8027682 <_dtoa_r+0x852>
 8027258:	f8dd 8004 	ldr.w	r8, [sp, #4]
 802725c:	2331      	movs	r3, #49	; 0x31
 802725e:	f808 3b01 	strb.w	r3, [r8], #1
 8027262:	f10b 0b01 	add.w	fp, fp, #1
 8027266:	e211      	b.n	802768c <_dtoa_r+0x85c>
 8027268:	2202      	movs	r2, #2
 802726a:	e780      	b.n	802716e <_dtoa_r+0x33e>
 802726c:	07cc      	lsls	r4, r1, #31
 802726e:	d504      	bpl.n	802727a <_dtoa_r+0x44a>
 8027270:	ed90 6b00 	vldr	d6, [r0]
 8027274:	3201      	adds	r2, #1
 8027276:	ee27 7b06 	vmul.f64	d7, d7, d6
 802727a:	1049      	asrs	r1, r1, #1
 802727c:	3008      	adds	r0, #8
 802727e:	e777      	b.n	8027170 <_dtoa_r+0x340>
 8027280:	d022      	beq.n	80272c8 <_dtoa_r+0x498>
 8027282:	f1cb 0100 	rsb	r1, fp, #0
 8027286:	4a70      	ldr	r2, [pc, #448]	; (8027448 <_dtoa_r+0x618>)
 8027288:	f001 000f 	and.w	r0, r1, #15
 802728c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8027290:	ed92 7b00 	vldr	d7, [r2]
 8027294:	ee28 7b07 	vmul.f64	d7, d8, d7
 8027298:	ed8d 7b02 	vstr	d7, [sp, #8]
 802729c:	486b      	ldr	r0, [pc, #428]	; (802744c <_dtoa_r+0x61c>)
 802729e:	1109      	asrs	r1, r1, #4
 80272a0:	2400      	movs	r4, #0
 80272a2:	2202      	movs	r2, #2
 80272a4:	b929      	cbnz	r1, 80272b2 <_dtoa_r+0x482>
 80272a6:	2c00      	cmp	r4, #0
 80272a8:	f43f af6a 	beq.w	8027180 <_dtoa_r+0x350>
 80272ac:	ed8d 7b02 	vstr	d7, [sp, #8]
 80272b0:	e766      	b.n	8027180 <_dtoa_r+0x350>
 80272b2:	07cf      	lsls	r7, r1, #31
 80272b4:	d505      	bpl.n	80272c2 <_dtoa_r+0x492>
 80272b6:	ed90 6b00 	vldr	d6, [r0]
 80272ba:	3201      	adds	r2, #1
 80272bc:	2401      	movs	r4, #1
 80272be:	ee27 7b06 	vmul.f64	d7, d7, d6
 80272c2:	1049      	asrs	r1, r1, #1
 80272c4:	3008      	adds	r0, #8
 80272c6:	e7ed      	b.n	80272a4 <_dtoa_r+0x474>
 80272c8:	2202      	movs	r2, #2
 80272ca:	e759      	b.n	8027180 <_dtoa_r+0x350>
 80272cc:	465f      	mov	r7, fp
 80272ce:	4648      	mov	r0, r9
 80272d0:	e775      	b.n	80271be <_dtoa_r+0x38e>
 80272d2:	ec42 1b17 	vmov	d7, r1, r2
 80272d6:	4a5c      	ldr	r2, [pc, #368]	; (8027448 <_dtoa_r+0x618>)
 80272d8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80272dc:	ed12 4b02 	vldr	d4, [r2, #-8]
 80272e0:	9a01      	ldr	r2, [sp, #4]
 80272e2:	1814      	adds	r4, r2, r0
 80272e4:	9a07      	ldr	r2, [sp, #28]
 80272e6:	b352      	cbz	r2, 802733e <_dtoa_r+0x50e>
 80272e8:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80272ec:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80272f0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80272f4:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80272f8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80272fc:	ee35 7b47 	vsub.f64	d7, d5, d7
 8027300:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8027304:	ee14 2a90 	vmov	r2, s9
 8027308:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 802730c:	3230      	adds	r2, #48	; 0x30
 802730e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8027312:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8027316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802731a:	f808 2b01 	strb.w	r2, [r8], #1
 802731e:	d439      	bmi.n	8027394 <_dtoa_r+0x564>
 8027320:	ee32 5b46 	vsub.f64	d5, d2, d6
 8027324:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8027328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802732c:	d472      	bmi.n	8027414 <_dtoa_r+0x5e4>
 802732e:	45a0      	cmp	r8, r4
 8027330:	f43f af6b 	beq.w	802720a <_dtoa_r+0x3da>
 8027334:	ee27 7b03 	vmul.f64	d7, d7, d3
 8027338:	ee26 6b03 	vmul.f64	d6, d6, d3
 802733c:	e7e0      	b.n	8027300 <_dtoa_r+0x4d0>
 802733e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8027342:	ee27 7b04 	vmul.f64	d7, d7, d4
 8027346:	4621      	mov	r1, r4
 8027348:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 802734c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8027350:	ee14 2a90 	vmov	r2, s9
 8027354:	3230      	adds	r2, #48	; 0x30
 8027356:	f808 2b01 	strb.w	r2, [r8], #1
 802735a:	45a0      	cmp	r8, r4
 802735c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8027360:	ee36 6b45 	vsub.f64	d6, d6, d5
 8027364:	d118      	bne.n	8027398 <_dtoa_r+0x568>
 8027366:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 802736a:	ee37 4b05 	vadd.f64	d4, d7, d5
 802736e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8027372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8027376:	dc4d      	bgt.n	8027414 <_dtoa_r+0x5e4>
 8027378:	ee35 7b47 	vsub.f64	d7, d5, d7
 802737c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8027380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8027384:	f57f af41 	bpl.w	802720a <_dtoa_r+0x3da>
 8027388:	4688      	mov	r8, r1
 802738a:	3901      	subs	r1, #1
 802738c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8027390:	2b30      	cmp	r3, #48	; 0x30
 8027392:	d0f9      	beq.n	8027388 <_dtoa_r+0x558>
 8027394:	46bb      	mov	fp, r7
 8027396:	e02a      	b.n	80273ee <_dtoa_r+0x5be>
 8027398:	ee26 6b03 	vmul.f64	d6, d6, d3
 802739c:	e7d6      	b.n	802734c <_dtoa_r+0x51c>
 802739e:	ed9d 7b02 	vldr	d7, [sp, #8]
 80273a2:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80273a6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80273aa:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80273ae:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80273b2:	ee15 3a10 	vmov	r3, s10
 80273b6:	3330      	adds	r3, #48	; 0x30
 80273b8:	f808 3b01 	strb.w	r3, [r8], #1
 80273bc:	9b01      	ldr	r3, [sp, #4]
 80273be:	eba8 0303 	sub.w	r3, r8, r3
 80273c2:	4599      	cmp	r9, r3
 80273c4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80273c8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80273cc:	d133      	bne.n	8027436 <_dtoa_r+0x606>
 80273ce:	ee37 7b07 	vadd.f64	d7, d7, d7
 80273d2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80273d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80273da:	dc1a      	bgt.n	8027412 <_dtoa_r+0x5e2>
 80273dc:	eeb4 7b46 	vcmp.f64	d7, d6
 80273e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80273e4:	d103      	bne.n	80273ee <_dtoa_r+0x5be>
 80273e6:	ee15 3a10 	vmov	r3, s10
 80273ea:	07d9      	lsls	r1, r3, #31
 80273ec:	d411      	bmi.n	8027412 <_dtoa_r+0x5e2>
 80273ee:	4629      	mov	r1, r5
 80273f0:	4630      	mov	r0, r6
 80273f2:	f000 fd25 	bl	8027e40 <_Bfree>
 80273f6:	2300      	movs	r3, #0
 80273f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80273fa:	f888 3000 	strb.w	r3, [r8]
 80273fe:	f10b 0301 	add.w	r3, fp, #1
 8027402:	6013      	str	r3, [r2, #0]
 8027404:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8027406:	2b00      	cmp	r3, #0
 8027408:	f43f ad61 	beq.w	8026ece <_dtoa_r+0x9e>
 802740c:	f8c3 8000 	str.w	r8, [r3]
 8027410:	e55d      	b.n	8026ece <_dtoa_r+0x9e>
 8027412:	465f      	mov	r7, fp
 8027414:	4643      	mov	r3, r8
 8027416:	4698      	mov	r8, r3
 8027418:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 802741c:	2a39      	cmp	r2, #57	; 0x39
 802741e:	d106      	bne.n	802742e <_dtoa_r+0x5fe>
 8027420:	9a01      	ldr	r2, [sp, #4]
 8027422:	429a      	cmp	r2, r3
 8027424:	d1f7      	bne.n	8027416 <_dtoa_r+0x5e6>
 8027426:	9901      	ldr	r1, [sp, #4]
 8027428:	2230      	movs	r2, #48	; 0x30
 802742a:	3701      	adds	r7, #1
 802742c:	700a      	strb	r2, [r1, #0]
 802742e:	781a      	ldrb	r2, [r3, #0]
 8027430:	3201      	adds	r2, #1
 8027432:	701a      	strb	r2, [r3, #0]
 8027434:	e7ae      	b.n	8027394 <_dtoa_r+0x564>
 8027436:	ee27 7b04 	vmul.f64	d7, d7, d4
 802743a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 802743e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8027442:	d1b2      	bne.n	80273aa <_dtoa_r+0x57a>
 8027444:	e7d3      	b.n	80273ee <_dtoa_r+0x5be>
 8027446:	bf00      	nop
 8027448:	08046418 	.word	0x08046418
 802744c:	080463f0 	.word	0x080463f0
 8027450:	9907      	ldr	r1, [sp, #28]
 8027452:	2900      	cmp	r1, #0
 8027454:	f000 80d0 	beq.w	80275f8 <_dtoa_r+0x7c8>
 8027458:	9906      	ldr	r1, [sp, #24]
 802745a:	2901      	cmp	r1, #1
 802745c:	f300 80b4 	bgt.w	80275c8 <_dtoa_r+0x798>
 8027460:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027462:	2900      	cmp	r1, #0
 8027464:	f000 80ac 	beq.w	80275c0 <_dtoa_r+0x790>
 8027468:	f202 4233 	addw	r2, r2, #1075	; 0x433
 802746c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8027470:	461c      	mov	r4, r3
 8027472:	930a      	str	r3, [sp, #40]	; 0x28
 8027474:	9b04      	ldr	r3, [sp, #16]
 8027476:	4413      	add	r3, r2
 8027478:	9304      	str	r3, [sp, #16]
 802747a:	9b05      	ldr	r3, [sp, #20]
 802747c:	2101      	movs	r1, #1
 802747e:	4413      	add	r3, r2
 8027480:	4630      	mov	r0, r6
 8027482:	9305      	str	r3, [sp, #20]
 8027484:	f000 fd94 	bl	8027fb0 <__i2b>
 8027488:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802748a:	4607      	mov	r7, r0
 802748c:	f1b8 0f00 	cmp.w	r8, #0
 8027490:	dd0d      	ble.n	80274ae <_dtoa_r+0x67e>
 8027492:	9a05      	ldr	r2, [sp, #20]
 8027494:	2a00      	cmp	r2, #0
 8027496:	dd0a      	ble.n	80274ae <_dtoa_r+0x67e>
 8027498:	4542      	cmp	r2, r8
 802749a:	9904      	ldr	r1, [sp, #16]
 802749c:	bfa8      	it	ge
 802749e:	4642      	movge	r2, r8
 80274a0:	1a89      	subs	r1, r1, r2
 80274a2:	9104      	str	r1, [sp, #16]
 80274a4:	9905      	ldr	r1, [sp, #20]
 80274a6:	eba8 0802 	sub.w	r8, r8, r2
 80274aa:	1a8a      	subs	r2, r1, r2
 80274ac:	9205      	str	r2, [sp, #20]
 80274ae:	b303      	cbz	r3, 80274f2 <_dtoa_r+0x6c2>
 80274b0:	9a07      	ldr	r2, [sp, #28]
 80274b2:	2a00      	cmp	r2, #0
 80274b4:	f000 80a5 	beq.w	8027602 <_dtoa_r+0x7d2>
 80274b8:	2c00      	cmp	r4, #0
 80274ba:	dd13      	ble.n	80274e4 <_dtoa_r+0x6b4>
 80274bc:	4639      	mov	r1, r7
 80274be:	4622      	mov	r2, r4
 80274c0:	4630      	mov	r0, r6
 80274c2:	930d      	str	r3, [sp, #52]	; 0x34
 80274c4:	f000 fe34 	bl	8028130 <__pow5mult>
 80274c8:	462a      	mov	r2, r5
 80274ca:	4601      	mov	r1, r0
 80274cc:	4607      	mov	r7, r0
 80274ce:	4630      	mov	r0, r6
 80274d0:	f000 fd84 	bl	8027fdc <__multiply>
 80274d4:	4629      	mov	r1, r5
 80274d6:	900a      	str	r0, [sp, #40]	; 0x28
 80274d8:	4630      	mov	r0, r6
 80274da:	f000 fcb1 	bl	8027e40 <_Bfree>
 80274de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80274e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80274e2:	4615      	mov	r5, r2
 80274e4:	1b1a      	subs	r2, r3, r4
 80274e6:	d004      	beq.n	80274f2 <_dtoa_r+0x6c2>
 80274e8:	4629      	mov	r1, r5
 80274ea:	4630      	mov	r0, r6
 80274ec:	f000 fe20 	bl	8028130 <__pow5mult>
 80274f0:	4605      	mov	r5, r0
 80274f2:	2101      	movs	r1, #1
 80274f4:	4630      	mov	r0, r6
 80274f6:	f000 fd5b 	bl	8027fb0 <__i2b>
 80274fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80274fc:	2b00      	cmp	r3, #0
 80274fe:	4604      	mov	r4, r0
 8027500:	f340 8081 	ble.w	8027606 <_dtoa_r+0x7d6>
 8027504:	461a      	mov	r2, r3
 8027506:	4601      	mov	r1, r0
 8027508:	4630      	mov	r0, r6
 802750a:	f000 fe11 	bl	8028130 <__pow5mult>
 802750e:	9b06      	ldr	r3, [sp, #24]
 8027510:	2b01      	cmp	r3, #1
 8027512:	4604      	mov	r4, r0
 8027514:	dd7a      	ble.n	802760c <_dtoa_r+0x7dc>
 8027516:	2300      	movs	r3, #0
 8027518:	930a      	str	r3, [sp, #40]	; 0x28
 802751a:	6922      	ldr	r2, [r4, #16]
 802751c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8027520:	6910      	ldr	r0, [r2, #16]
 8027522:	f000 fcf5 	bl	8027f10 <__hi0bits>
 8027526:	f1c0 0020 	rsb	r0, r0, #32
 802752a:	9b05      	ldr	r3, [sp, #20]
 802752c:	4418      	add	r0, r3
 802752e:	f010 001f 	ands.w	r0, r0, #31
 8027532:	f000 808c 	beq.w	802764e <_dtoa_r+0x81e>
 8027536:	f1c0 0220 	rsb	r2, r0, #32
 802753a:	2a04      	cmp	r2, #4
 802753c:	f340 8085 	ble.w	802764a <_dtoa_r+0x81a>
 8027540:	f1c0 001c 	rsb	r0, r0, #28
 8027544:	9b04      	ldr	r3, [sp, #16]
 8027546:	4403      	add	r3, r0
 8027548:	9304      	str	r3, [sp, #16]
 802754a:	9b05      	ldr	r3, [sp, #20]
 802754c:	4403      	add	r3, r0
 802754e:	4480      	add	r8, r0
 8027550:	9305      	str	r3, [sp, #20]
 8027552:	9b04      	ldr	r3, [sp, #16]
 8027554:	2b00      	cmp	r3, #0
 8027556:	dd05      	ble.n	8027564 <_dtoa_r+0x734>
 8027558:	4629      	mov	r1, r5
 802755a:	461a      	mov	r2, r3
 802755c:	4630      	mov	r0, r6
 802755e:	f000 fe41 	bl	80281e4 <__lshift>
 8027562:	4605      	mov	r5, r0
 8027564:	9b05      	ldr	r3, [sp, #20]
 8027566:	2b00      	cmp	r3, #0
 8027568:	dd05      	ble.n	8027576 <_dtoa_r+0x746>
 802756a:	4621      	mov	r1, r4
 802756c:	461a      	mov	r2, r3
 802756e:	4630      	mov	r0, r6
 8027570:	f000 fe38 	bl	80281e4 <__lshift>
 8027574:	4604      	mov	r4, r0
 8027576:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8027578:	2b00      	cmp	r3, #0
 802757a:	d06a      	beq.n	8027652 <_dtoa_r+0x822>
 802757c:	4621      	mov	r1, r4
 802757e:	4628      	mov	r0, r5
 8027580:	f000 fea0 	bl	80282c4 <__mcmp>
 8027584:	2800      	cmp	r0, #0
 8027586:	da64      	bge.n	8027652 <_dtoa_r+0x822>
 8027588:	2300      	movs	r3, #0
 802758a:	4629      	mov	r1, r5
 802758c:	220a      	movs	r2, #10
 802758e:	4630      	mov	r0, r6
 8027590:	f000 fc78 	bl	8027e84 <__multadd>
 8027594:	9b07      	ldr	r3, [sp, #28]
 8027596:	f10b 3bff 	add.w	fp, fp, #4294967295
 802759a:	4605      	mov	r5, r0
 802759c:	2b00      	cmp	r3, #0
 802759e:	f000 8191 	beq.w	80278c4 <_dtoa_r+0xa94>
 80275a2:	4639      	mov	r1, r7
 80275a4:	2300      	movs	r3, #0
 80275a6:	220a      	movs	r2, #10
 80275a8:	4630      	mov	r0, r6
 80275aa:	f000 fc6b 	bl	8027e84 <__multadd>
 80275ae:	f1ba 0f00 	cmp.w	sl, #0
 80275b2:	4607      	mov	r7, r0
 80275b4:	f300 808d 	bgt.w	80276d2 <_dtoa_r+0x8a2>
 80275b8:	9b06      	ldr	r3, [sp, #24]
 80275ba:	2b02      	cmp	r3, #2
 80275bc:	dc50      	bgt.n	8027660 <_dtoa_r+0x830>
 80275be:	e088      	b.n	80276d2 <_dtoa_r+0x8a2>
 80275c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80275c2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80275c6:	e751      	b.n	802746c <_dtoa_r+0x63c>
 80275c8:	f109 34ff 	add.w	r4, r9, #4294967295
 80275cc:	42a3      	cmp	r3, r4
 80275ce:	bfbf      	itttt	lt
 80275d0:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 80275d2:	1ae3      	sublt	r3, r4, r3
 80275d4:	18d2      	addlt	r2, r2, r3
 80275d6:	9209      	strlt	r2, [sp, #36]	; 0x24
 80275d8:	bfb6      	itet	lt
 80275da:	4623      	movlt	r3, r4
 80275dc:	1b1c      	subge	r4, r3, r4
 80275de:	2400      	movlt	r4, #0
 80275e0:	f1b9 0f00 	cmp.w	r9, #0
 80275e4:	bfb5      	itete	lt
 80275e6:	9a04      	ldrlt	r2, [sp, #16]
 80275e8:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 80275ec:	eba2 0809 	sublt.w	r8, r2, r9
 80275f0:	464a      	movge	r2, r9
 80275f2:	bfb8      	it	lt
 80275f4:	2200      	movlt	r2, #0
 80275f6:	e73c      	b.n	8027472 <_dtoa_r+0x642>
 80275f8:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80275fc:	9f07      	ldr	r7, [sp, #28]
 80275fe:	461c      	mov	r4, r3
 8027600:	e744      	b.n	802748c <_dtoa_r+0x65c>
 8027602:	461a      	mov	r2, r3
 8027604:	e770      	b.n	80274e8 <_dtoa_r+0x6b8>
 8027606:	9b06      	ldr	r3, [sp, #24]
 8027608:	2b01      	cmp	r3, #1
 802760a:	dc18      	bgt.n	802763e <_dtoa_r+0x80e>
 802760c:	9b02      	ldr	r3, [sp, #8]
 802760e:	b9b3      	cbnz	r3, 802763e <_dtoa_r+0x80e>
 8027610:	9b03      	ldr	r3, [sp, #12]
 8027612:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8027616:	b9a2      	cbnz	r2, 8027642 <_dtoa_r+0x812>
 8027618:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 802761c:	0d12      	lsrs	r2, r2, #20
 802761e:	0512      	lsls	r2, r2, #20
 8027620:	b18a      	cbz	r2, 8027646 <_dtoa_r+0x816>
 8027622:	9b04      	ldr	r3, [sp, #16]
 8027624:	3301      	adds	r3, #1
 8027626:	9304      	str	r3, [sp, #16]
 8027628:	9b05      	ldr	r3, [sp, #20]
 802762a:	3301      	adds	r3, #1
 802762c:	9305      	str	r3, [sp, #20]
 802762e:	2301      	movs	r3, #1
 8027630:	930a      	str	r3, [sp, #40]	; 0x28
 8027632:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8027634:	2b00      	cmp	r3, #0
 8027636:	f47f af70 	bne.w	802751a <_dtoa_r+0x6ea>
 802763a:	2001      	movs	r0, #1
 802763c:	e775      	b.n	802752a <_dtoa_r+0x6fa>
 802763e:	2300      	movs	r3, #0
 8027640:	e7f6      	b.n	8027630 <_dtoa_r+0x800>
 8027642:	9b02      	ldr	r3, [sp, #8]
 8027644:	e7f4      	b.n	8027630 <_dtoa_r+0x800>
 8027646:	920a      	str	r2, [sp, #40]	; 0x28
 8027648:	e7f3      	b.n	8027632 <_dtoa_r+0x802>
 802764a:	d082      	beq.n	8027552 <_dtoa_r+0x722>
 802764c:	4610      	mov	r0, r2
 802764e:	301c      	adds	r0, #28
 8027650:	e778      	b.n	8027544 <_dtoa_r+0x714>
 8027652:	f1b9 0f00 	cmp.w	r9, #0
 8027656:	dc37      	bgt.n	80276c8 <_dtoa_r+0x898>
 8027658:	9b06      	ldr	r3, [sp, #24]
 802765a:	2b02      	cmp	r3, #2
 802765c:	dd34      	ble.n	80276c8 <_dtoa_r+0x898>
 802765e:	46ca      	mov	sl, r9
 8027660:	f1ba 0f00 	cmp.w	sl, #0
 8027664:	d10d      	bne.n	8027682 <_dtoa_r+0x852>
 8027666:	4621      	mov	r1, r4
 8027668:	4653      	mov	r3, sl
 802766a:	2205      	movs	r2, #5
 802766c:	4630      	mov	r0, r6
 802766e:	f000 fc09 	bl	8027e84 <__multadd>
 8027672:	4601      	mov	r1, r0
 8027674:	4604      	mov	r4, r0
 8027676:	4628      	mov	r0, r5
 8027678:	f000 fe24 	bl	80282c4 <__mcmp>
 802767c:	2800      	cmp	r0, #0
 802767e:	f73f adeb 	bgt.w	8027258 <_dtoa_r+0x428>
 8027682:	9b08      	ldr	r3, [sp, #32]
 8027684:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8027688:	ea6f 0b03 	mvn.w	fp, r3
 802768c:	f04f 0900 	mov.w	r9, #0
 8027690:	4621      	mov	r1, r4
 8027692:	4630      	mov	r0, r6
 8027694:	f000 fbd4 	bl	8027e40 <_Bfree>
 8027698:	2f00      	cmp	r7, #0
 802769a:	f43f aea8 	beq.w	80273ee <_dtoa_r+0x5be>
 802769e:	f1b9 0f00 	cmp.w	r9, #0
 80276a2:	d005      	beq.n	80276b0 <_dtoa_r+0x880>
 80276a4:	45b9      	cmp	r9, r7
 80276a6:	d003      	beq.n	80276b0 <_dtoa_r+0x880>
 80276a8:	4649      	mov	r1, r9
 80276aa:	4630      	mov	r0, r6
 80276ac:	f000 fbc8 	bl	8027e40 <_Bfree>
 80276b0:	4639      	mov	r1, r7
 80276b2:	4630      	mov	r0, r6
 80276b4:	f000 fbc4 	bl	8027e40 <_Bfree>
 80276b8:	e699      	b.n	80273ee <_dtoa_r+0x5be>
 80276ba:	2400      	movs	r4, #0
 80276bc:	4627      	mov	r7, r4
 80276be:	e7e0      	b.n	8027682 <_dtoa_r+0x852>
 80276c0:	46bb      	mov	fp, r7
 80276c2:	4604      	mov	r4, r0
 80276c4:	4607      	mov	r7, r0
 80276c6:	e5c7      	b.n	8027258 <_dtoa_r+0x428>
 80276c8:	9b07      	ldr	r3, [sp, #28]
 80276ca:	46ca      	mov	sl, r9
 80276cc:	2b00      	cmp	r3, #0
 80276ce:	f000 8100 	beq.w	80278d2 <_dtoa_r+0xaa2>
 80276d2:	f1b8 0f00 	cmp.w	r8, #0
 80276d6:	dd05      	ble.n	80276e4 <_dtoa_r+0x8b4>
 80276d8:	4639      	mov	r1, r7
 80276da:	4642      	mov	r2, r8
 80276dc:	4630      	mov	r0, r6
 80276de:	f000 fd81 	bl	80281e4 <__lshift>
 80276e2:	4607      	mov	r7, r0
 80276e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80276e6:	2b00      	cmp	r3, #0
 80276e8:	d05d      	beq.n	80277a6 <_dtoa_r+0x976>
 80276ea:	6879      	ldr	r1, [r7, #4]
 80276ec:	4630      	mov	r0, r6
 80276ee:	f000 fb67 	bl	8027dc0 <_Balloc>
 80276f2:	4680      	mov	r8, r0
 80276f4:	b928      	cbnz	r0, 8027702 <_dtoa_r+0x8d2>
 80276f6:	4b82      	ldr	r3, [pc, #520]	; (8027900 <_dtoa_r+0xad0>)
 80276f8:	4602      	mov	r2, r0
 80276fa:	f240 21ea 	movw	r1, #746	; 0x2ea
 80276fe:	f7ff bbaf 	b.w	8026e60 <_dtoa_r+0x30>
 8027702:	693a      	ldr	r2, [r7, #16]
 8027704:	3202      	adds	r2, #2
 8027706:	0092      	lsls	r2, r2, #2
 8027708:	f107 010c 	add.w	r1, r7, #12
 802770c:	300c      	adds	r0, #12
 802770e:	f7fc feab 	bl	8024468 <memcpy>
 8027712:	2201      	movs	r2, #1
 8027714:	4641      	mov	r1, r8
 8027716:	4630      	mov	r0, r6
 8027718:	f000 fd64 	bl	80281e4 <__lshift>
 802771c:	9b01      	ldr	r3, [sp, #4]
 802771e:	3301      	adds	r3, #1
 8027720:	9304      	str	r3, [sp, #16]
 8027722:	9b01      	ldr	r3, [sp, #4]
 8027724:	4453      	add	r3, sl
 8027726:	9308      	str	r3, [sp, #32]
 8027728:	9b02      	ldr	r3, [sp, #8]
 802772a:	f003 0301 	and.w	r3, r3, #1
 802772e:	46b9      	mov	r9, r7
 8027730:	9307      	str	r3, [sp, #28]
 8027732:	4607      	mov	r7, r0
 8027734:	9b04      	ldr	r3, [sp, #16]
 8027736:	4621      	mov	r1, r4
 8027738:	3b01      	subs	r3, #1
 802773a:	4628      	mov	r0, r5
 802773c:	9302      	str	r3, [sp, #8]
 802773e:	f7ff fae9 	bl	8026d14 <quorem>
 8027742:	4603      	mov	r3, r0
 8027744:	3330      	adds	r3, #48	; 0x30
 8027746:	9005      	str	r0, [sp, #20]
 8027748:	4649      	mov	r1, r9
 802774a:	4628      	mov	r0, r5
 802774c:	9309      	str	r3, [sp, #36]	; 0x24
 802774e:	f000 fdb9 	bl	80282c4 <__mcmp>
 8027752:	463a      	mov	r2, r7
 8027754:	4682      	mov	sl, r0
 8027756:	4621      	mov	r1, r4
 8027758:	4630      	mov	r0, r6
 802775a:	f000 fdcf 	bl	80282fc <__mdiff>
 802775e:	68c2      	ldr	r2, [r0, #12]
 8027760:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8027762:	4680      	mov	r8, r0
 8027764:	bb0a      	cbnz	r2, 80277aa <_dtoa_r+0x97a>
 8027766:	4601      	mov	r1, r0
 8027768:	4628      	mov	r0, r5
 802776a:	f000 fdab 	bl	80282c4 <__mcmp>
 802776e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8027770:	4602      	mov	r2, r0
 8027772:	4641      	mov	r1, r8
 8027774:	4630      	mov	r0, r6
 8027776:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 802777a:	f000 fb61 	bl	8027e40 <_Bfree>
 802777e:	9b06      	ldr	r3, [sp, #24]
 8027780:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8027782:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8027786:	ea43 0102 	orr.w	r1, r3, r2
 802778a:	9b07      	ldr	r3, [sp, #28]
 802778c:	430b      	orrs	r3, r1
 802778e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8027790:	d10d      	bne.n	80277ae <_dtoa_r+0x97e>
 8027792:	2b39      	cmp	r3, #57	; 0x39
 8027794:	d029      	beq.n	80277ea <_dtoa_r+0x9ba>
 8027796:	f1ba 0f00 	cmp.w	sl, #0
 802779a:	dd01      	ble.n	80277a0 <_dtoa_r+0x970>
 802779c:	9b05      	ldr	r3, [sp, #20]
 802779e:	3331      	adds	r3, #49	; 0x31
 80277a0:	9a02      	ldr	r2, [sp, #8]
 80277a2:	7013      	strb	r3, [r2, #0]
 80277a4:	e774      	b.n	8027690 <_dtoa_r+0x860>
 80277a6:	4638      	mov	r0, r7
 80277a8:	e7b8      	b.n	802771c <_dtoa_r+0x8ec>
 80277aa:	2201      	movs	r2, #1
 80277ac:	e7e1      	b.n	8027772 <_dtoa_r+0x942>
 80277ae:	f1ba 0f00 	cmp.w	sl, #0
 80277b2:	db06      	blt.n	80277c2 <_dtoa_r+0x992>
 80277b4:	9906      	ldr	r1, [sp, #24]
 80277b6:	ea41 0a0a 	orr.w	sl, r1, sl
 80277ba:	9907      	ldr	r1, [sp, #28]
 80277bc:	ea5a 0101 	orrs.w	r1, sl, r1
 80277c0:	d120      	bne.n	8027804 <_dtoa_r+0x9d4>
 80277c2:	2a00      	cmp	r2, #0
 80277c4:	ddec      	ble.n	80277a0 <_dtoa_r+0x970>
 80277c6:	4629      	mov	r1, r5
 80277c8:	2201      	movs	r2, #1
 80277ca:	4630      	mov	r0, r6
 80277cc:	9304      	str	r3, [sp, #16]
 80277ce:	f000 fd09 	bl	80281e4 <__lshift>
 80277d2:	4621      	mov	r1, r4
 80277d4:	4605      	mov	r5, r0
 80277d6:	f000 fd75 	bl	80282c4 <__mcmp>
 80277da:	2800      	cmp	r0, #0
 80277dc:	9b04      	ldr	r3, [sp, #16]
 80277de:	dc02      	bgt.n	80277e6 <_dtoa_r+0x9b6>
 80277e0:	d1de      	bne.n	80277a0 <_dtoa_r+0x970>
 80277e2:	07da      	lsls	r2, r3, #31
 80277e4:	d5dc      	bpl.n	80277a0 <_dtoa_r+0x970>
 80277e6:	2b39      	cmp	r3, #57	; 0x39
 80277e8:	d1d8      	bne.n	802779c <_dtoa_r+0x96c>
 80277ea:	9a02      	ldr	r2, [sp, #8]
 80277ec:	2339      	movs	r3, #57	; 0x39
 80277ee:	7013      	strb	r3, [r2, #0]
 80277f0:	4643      	mov	r3, r8
 80277f2:	4698      	mov	r8, r3
 80277f4:	3b01      	subs	r3, #1
 80277f6:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80277fa:	2a39      	cmp	r2, #57	; 0x39
 80277fc:	d051      	beq.n	80278a2 <_dtoa_r+0xa72>
 80277fe:	3201      	adds	r2, #1
 8027800:	701a      	strb	r2, [r3, #0]
 8027802:	e745      	b.n	8027690 <_dtoa_r+0x860>
 8027804:	2a00      	cmp	r2, #0
 8027806:	dd03      	ble.n	8027810 <_dtoa_r+0x9e0>
 8027808:	2b39      	cmp	r3, #57	; 0x39
 802780a:	d0ee      	beq.n	80277ea <_dtoa_r+0x9ba>
 802780c:	3301      	adds	r3, #1
 802780e:	e7c7      	b.n	80277a0 <_dtoa_r+0x970>
 8027810:	9a04      	ldr	r2, [sp, #16]
 8027812:	9908      	ldr	r1, [sp, #32]
 8027814:	f802 3c01 	strb.w	r3, [r2, #-1]
 8027818:	428a      	cmp	r2, r1
 802781a:	d02b      	beq.n	8027874 <_dtoa_r+0xa44>
 802781c:	4629      	mov	r1, r5
 802781e:	2300      	movs	r3, #0
 8027820:	220a      	movs	r2, #10
 8027822:	4630      	mov	r0, r6
 8027824:	f000 fb2e 	bl	8027e84 <__multadd>
 8027828:	45b9      	cmp	r9, r7
 802782a:	4605      	mov	r5, r0
 802782c:	f04f 0300 	mov.w	r3, #0
 8027830:	f04f 020a 	mov.w	r2, #10
 8027834:	4649      	mov	r1, r9
 8027836:	4630      	mov	r0, r6
 8027838:	d107      	bne.n	802784a <_dtoa_r+0xa1a>
 802783a:	f000 fb23 	bl	8027e84 <__multadd>
 802783e:	4681      	mov	r9, r0
 8027840:	4607      	mov	r7, r0
 8027842:	9b04      	ldr	r3, [sp, #16]
 8027844:	3301      	adds	r3, #1
 8027846:	9304      	str	r3, [sp, #16]
 8027848:	e774      	b.n	8027734 <_dtoa_r+0x904>
 802784a:	f000 fb1b 	bl	8027e84 <__multadd>
 802784e:	4639      	mov	r1, r7
 8027850:	4681      	mov	r9, r0
 8027852:	2300      	movs	r3, #0
 8027854:	220a      	movs	r2, #10
 8027856:	4630      	mov	r0, r6
 8027858:	f000 fb14 	bl	8027e84 <__multadd>
 802785c:	4607      	mov	r7, r0
 802785e:	e7f0      	b.n	8027842 <_dtoa_r+0xa12>
 8027860:	f1ba 0f00 	cmp.w	sl, #0
 8027864:	9a01      	ldr	r2, [sp, #4]
 8027866:	bfcc      	ite	gt
 8027868:	46d0      	movgt	r8, sl
 802786a:	f04f 0801 	movle.w	r8, #1
 802786e:	4490      	add	r8, r2
 8027870:	f04f 0900 	mov.w	r9, #0
 8027874:	4629      	mov	r1, r5
 8027876:	2201      	movs	r2, #1
 8027878:	4630      	mov	r0, r6
 802787a:	9302      	str	r3, [sp, #8]
 802787c:	f000 fcb2 	bl	80281e4 <__lshift>
 8027880:	4621      	mov	r1, r4
 8027882:	4605      	mov	r5, r0
 8027884:	f000 fd1e 	bl	80282c4 <__mcmp>
 8027888:	2800      	cmp	r0, #0
 802788a:	dcb1      	bgt.n	80277f0 <_dtoa_r+0x9c0>
 802788c:	d102      	bne.n	8027894 <_dtoa_r+0xa64>
 802788e:	9b02      	ldr	r3, [sp, #8]
 8027890:	07db      	lsls	r3, r3, #31
 8027892:	d4ad      	bmi.n	80277f0 <_dtoa_r+0x9c0>
 8027894:	4643      	mov	r3, r8
 8027896:	4698      	mov	r8, r3
 8027898:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 802789c:	2a30      	cmp	r2, #48	; 0x30
 802789e:	d0fa      	beq.n	8027896 <_dtoa_r+0xa66>
 80278a0:	e6f6      	b.n	8027690 <_dtoa_r+0x860>
 80278a2:	9a01      	ldr	r2, [sp, #4]
 80278a4:	429a      	cmp	r2, r3
 80278a6:	d1a4      	bne.n	80277f2 <_dtoa_r+0x9c2>
 80278a8:	f10b 0b01 	add.w	fp, fp, #1
 80278ac:	2331      	movs	r3, #49	; 0x31
 80278ae:	e778      	b.n	80277a2 <_dtoa_r+0x972>
 80278b0:	4b14      	ldr	r3, [pc, #80]	; (8027904 <_dtoa_r+0xad4>)
 80278b2:	f7ff bb27 	b.w	8026f04 <_dtoa_r+0xd4>
 80278b6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80278b8:	2b00      	cmp	r3, #0
 80278ba:	f47f ab03 	bne.w	8026ec4 <_dtoa_r+0x94>
 80278be:	4b12      	ldr	r3, [pc, #72]	; (8027908 <_dtoa_r+0xad8>)
 80278c0:	f7ff bb20 	b.w	8026f04 <_dtoa_r+0xd4>
 80278c4:	f1ba 0f00 	cmp.w	sl, #0
 80278c8:	dc03      	bgt.n	80278d2 <_dtoa_r+0xaa2>
 80278ca:	9b06      	ldr	r3, [sp, #24]
 80278cc:	2b02      	cmp	r3, #2
 80278ce:	f73f aec7 	bgt.w	8027660 <_dtoa_r+0x830>
 80278d2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80278d6:	4621      	mov	r1, r4
 80278d8:	4628      	mov	r0, r5
 80278da:	f7ff fa1b 	bl	8026d14 <quorem>
 80278de:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80278e2:	f808 3b01 	strb.w	r3, [r8], #1
 80278e6:	9a01      	ldr	r2, [sp, #4]
 80278e8:	eba8 0202 	sub.w	r2, r8, r2
 80278ec:	4592      	cmp	sl, r2
 80278ee:	ddb7      	ble.n	8027860 <_dtoa_r+0xa30>
 80278f0:	4629      	mov	r1, r5
 80278f2:	2300      	movs	r3, #0
 80278f4:	220a      	movs	r2, #10
 80278f6:	4630      	mov	r0, r6
 80278f8:	f000 fac4 	bl	8027e84 <__multadd>
 80278fc:	4605      	mov	r5, r0
 80278fe:	e7ea      	b.n	80278d6 <_dtoa_r+0xaa6>
 8027900:	08046381 	.word	0x08046381
 8027904:	08046501 	.word	0x08046501
 8027908:	08046319 	.word	0x08046319

0802790c <__errno>:
 802790c:	4b01      	ldr	r3, [pc, #4]	; (8027914 <__errno+0x8>)
 802790e:	6818      	ldr	r0, [r3, #0]
 8027910:	4770      	bx	lr
 8027912:	bf00      	nop
 8027914:	20000490 	.word	0x20000490

08027918 <__sflush_r>:
 8027918:	898a      	ldrh	r2, [r1, #12]
 802791a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802791e:	4605      	mov	r5, r0
 8027920:	0710      	lsls	r0, r2, #28
 8027922:	460c      	mov	r4, r1
 8027924:	d458      	bmi.n	80279d8 <__sflush_r+0xc0>
 8027926:	684b      	ldr	r3, [r1, #4]
 8027928:	2b00      	cmp	r3, #0
 802792a:	dc05      	bgt.n	8027938 <__sflush_r+0x20>
 802792c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 802792e:	2b00      	cmp	r3, #0
 8027930:	dc02      	bgt.n	8027938 <__sflush_r+0x20>
 8027932:	2000      	movs	r0, #0
 8027934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8027938:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802793a:	2e00      	cmp	r6, #0
 802793c:	d0f9      	beq.n	8027932 <__sflush_r+0x1a>
 802793e:	2300      	movs	r3, #0
 8027940:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8027944:	682f      	ldr	r7, [r5, #0]
 8027946:	602b      	str	r3, [r5, #0]
 8027948:	d032      	beq.n	80279b0 <__sflush_r+0x98>
 802794a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 802794c:	89a3      	ldrh	r3, [r4, #12]
 802794e:	075a      	lsls	r2, r3, #29
 8027950:	d505      	bpl.n	802795e <__sflush_r+0x46>
 8027952:	6863      	ldr	r3, [r4, #4]
 8027954:	1ac0      	subs	r0, r0, r3
 8027956:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8027958:	b10b      	cbz	r3, 802795e <__sflush_r+0x46>
 802795a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 802795c:	1ac0      	subs	r0, r0, r3
 802795e:	2300      	movs	r3, #0
 8027960:	4602      	mov	r2, r0
 8027962:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8027964:	6a21      	ldr	r1, [r4, #32]
 8027966:	4628      	mov	r0, r5
 8027968:	47b0      	blx	r6
 802796a:	1c43      	adds	r3, r0, #1
 802796c:	89a3      	ldrh	r3, [r4, #12]
 802796e:	d106      	bne.n	802797e <__sflush_r+0x66>
 8027970:	6829      	ldr	r1, [r5, #0]
 8027972:	291d      	cmp	r1, #29
 8027974:	d82c      	bhi.n	80279d0 <__sflush_r+0xb8>
 8027976:	4a2a      	ldr	r2, [pc, #168]	; (8027a20 <__sflush_r+0x108>)
 8027978:	40ca      	lsrs	r2, r1
 802797a:	07d6      	lsls	r6, r2, #31
 802797c:	d528      	bpl.n	80279d0 <__sflush_r+0xb8>
 802797e:	2200      	movs	r2, #0
 8027980:	6062      	str	r2, [r4, #4]
 8027982:	04d9      	lsls	r1, r3, #19
 8027984:	6922      	ldr	r2, [r4, #16]
 8027986:	6022      	str	r2, [r4, #0]
 8027988:	d504      	bpl.n	8027994 <__sflush_r+0x7c>
 802798a:	1c42      	adds	r2, r0, #1
 802798c:	d101      	bne.n	8027992 <__sflush_r+0x7a>
 802798e:	682b      	ldr	r3, [r5, #0]
 8027990:	b903      	cbnz	r3, 8027994 <__sflush_r+0x7c>
 8027992:	6560      	str	r0, [r4, #84]	; 0x54
 8027994:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8027996:	602f      	str	r7, [r5, #0]
 8027998:	2900      	cmp	r1, #0
 802799a:	d0ca      	beq.n	8027932 <__sflush_r+0x1a>
 802799c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80279a0:	4299      	cmp	r1, r3
 80279a2:	d002      	beq.n	80279aa <__sflush_r+0x92>
 80279a4:	4628      	mov	r0, r5
 80279a6:	f7fd f801 	bl	80249ac <_free_r>
 80279aa:	2000      	movs	r0, #0
 80279ac:	6360      	str	r0, [r4, #52]	; 0x34
 80279ae:	e7c1      	b.n	8027934 <__sflush_r+0x1c>
 80279b0:	6a21      	ldr	r1, [r4, #32]
 80279b2:	2301      	movs	r3, #1
 80279b4:	4628      	mov	r0, r5
 80279b6:	47b0      	blx	r6
 80279b8:	1c41      	adds	r1, r0, #1
 80279ba:	d1c7      	bne.n	802794c <__sflush_r+0x34>
 80279bc:	682b      	ldr	r3, [r5, #0]
 80279be:	2b00      	cmp	r3, #0
 80279c0:	d0c4      	beq.n	802794c <__sflush_r+0x34>
 80279c2:	2b1d      	cmp	r3, #29
 80279c4:	d001      	beq.n	80279ca <__sflush_r+0xb2>
 80279c6:	2b16      	cmp	r3, #22
 80279c8:	d101      	bne.n	80279ce <__sflush_r+0xb6>
 80279ca:	602f      	str	r7, [r5, #0]
 80279cc:	e7b1      	b.n	8027932 <__sflush_r+0x1a>
 80279ce:	89a3      	ldrh	r3, [r4, #12]
 80279d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80279d4:	81a3      	strh	r3, [r4, #12]
 80279d6:	e7ad      	b.n	8027934 <__sflush_r+0x1c>
 80279d8:	690f      	ldr	r7, [r1, #16]
 80279da:	2f00      	cmp	r7, #0
 80279dc:	d0a9      	beq.n	8027932 <__sflush_r+0x1a>
 80279de:	0793      	lsls	r3, r2, #30
 80279e0:	680e      	ldr	r6, [r1, #0]
 80279e2:	bf08      	it	eq
 80279e4:	694b      	ldreq	r3, [r1, #20]
 80279e6:	600f      	str	r7, [r1, #0]
 80279e8:	bf18      	it	ne
 80279ea:	2300      	movne	r3, #0
 80279ec:	eba6 0807 	sub.w	r8, r6, r7
 80279f0:	608b      	str	r3, [r1, #8]
 80279f2:	f1b8 0f00 	cmp.w	r8, #0
 80279f6:	dd9c      	ble.n	8027932 <__sflush_r+0x1a>
 80279f8:	6a21      	ldr	r1, [r4, #32]
 80279fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80279fc:	4643      	mov	r3, r8
 80279fe:	463a      	mov	r2, r7
 8027a00:	4628      	mov	r0, r5
 8027a02:	47b0      	blx	r6
 8027a04:	2800      	cmp	r0, #0
 8027a06:	dc06      	bgt.n	8027a16 <__sflush_r+0xfe>
 8027a08:	89a3      	ldrh	r3, [r4, #12]
 8027a0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8027a0e:	81a3      	strh	r3, [r4, #12]
 8027a10:	f04f 30ff 	mov.w	r0, #4294967295
 8027a14:	e78e      	b.n	8027934 <__sflush_r+0x1c>
 8027a16:	4407      	add	r7, r0
 8027a18:	eba8 0800 	sub.w	r8, r8, r0
 8027a1c:	e7e9      	b.n	80279f2 <__sflush_r+0xda>
 8027a1e:	bf00      	nop
 8027a20:	20400001 	.word	0x20400001

08027a24 <_fflush_r>:
 8027a24:	b538      	push	{r3, r4, r5, lr}
 8027a26:	690b      	ldr	r3, [r1, #16]
 8027a28:	4605      	mov	r5, r0
 8027a2a:	460c      	mov	r4, r1
 8027a2c:	b913      	cbnz	r3, 8027a34 <_fflush_r+0x10>
 8027a2e:	2500      	movs	r5, #0
 8027a30:	4628      	mov	r0, r5
 8027a32:	bd38      	pop	{r3, r4, r5, pc}
 8027a34:	b118      	cbz	r0, 8027a3e <_fflush_r+0x1a>
 8027a36:	6983      	ldr	r3, [r0, #24]
 8027a38:	b90b      	cbnz	r3, 8027a3e <_fflush_r+0x1a>
 8027a3a:	f7fc fb1b 	bl	8024074 <__sinit>
 8027a3e:	4b14      	ldr	r3, [pc, #80]	; (8027a90 <_fflush_r+0x6c>)
 8027a40:	429c      	cmp	r4, r3
 8027a42:	d11b      	bne.n	8027a7c <_fflush_r+0x58>
 8027a44:	686c      	ldr	r4, [r5, #4]
 8027a46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8027a4a:	2b00      	cmp	r3, #0
 8027a4c:	d0ef      	beq.n	8027a2e <_fflush_r+0xa>
 8027a4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8027a50:	07d0      	lsls	r0, r2, #31
 8027a52:	d404      	bmi.n	8027a5e <_fflush_r+0x3a>
 8027a54:	0599      	lsls	r1, r3, #22
 8027a56:	d402      	bmi.n	8027a5e <_fflush_r+0x3a>
 8027a58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8027a5a:	f7fc fce1 	bl	8024420 <__retarget_lock_acquire_recursive>
 8027a5e:	4628      	mov	r0, r5
 8027a60:	4621      	mov	r1, r4
 8027a62:	f7ff ff59 	bl	8027918 <__sflush_r>
 8027a66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8027a68:	07da      	lsls	r2, r3, #31
 8027a6a:	4605      	mov	r5, r0
 8027a6c:	d4e0      	bmi.n	8027a30 <_fflush_r+0xc>
 8027a6e:	89a3      	ldrh	r3, [r4, #12]
 8027a70:	059b      	lsls	r3, r3, #22
 8027a72:	d4dd      	bmi.n	8027a30 <_fflush_r+0xc>
 8027a74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8027a76:	f7fc fcd5 	bl	8024424 <__retarget_lock_release_recursive>
 8027a7a:	e7d9      	b.n	8027a30 <_fflush_r+0xc>
 8027a7c:	4b05      	ldr	r3, [pc, #20]	; (8027a94 <_fflush_r+0x70>)
 8027a7e:	429c      	cmp	r4, r3
 8027a80:	d101      	bne.n	8027a86 <_fflush_r+0x62>
 8027a82:	68ac      	ldr	r4, [r5, #8]
 8027a84:	e7df      	b.n	8027a46 <_fflush_r+0x22>
 8027a86:	4b04      	ldr	r3, [pc, #16]	; (8027a98 <_fflush_r+0x74>)
 8027a88:	429c      	cmp	r4, r3
 8027a8a:	bf08      	it	eq
 8027a8c:	68ec      	ldreq	r4, [r5, #12]
 8027a8e:	e7da      	b.n	8027a46 <_fflush_r+0x22>
 8027a90:	08045d64 	.word	0x08045d64
 8027a94:	08045d84 	.word	0x08045d84
 8027a98:	08045d44 	.word	0x08045d44

08027a9c <fiprintf>:
 8027a9c:	b40e      	push	{r1, r2, r3}
 8027a9e:	b503      	push	{r0, r1, lr}
 8027aa0:	4601      	mov	r1, r0
 8027aa2:	ab03      	add	r3, sp, #12
 8027aa4:	4805      	ldr	r0, [pc, #20]	; (8027abc <fiprintf+0x20>)
 8027aa6:	f853 2b04 	ldr.w	r2, [r3], #4
 8027aaa:	6800      	ldr	r0, [r0, #0]
 8027aac:	9301      	str	r3, [sp, #4]
 8027aae:	f001 f879 	bl	8028ba4 <_vfiprintf_r>
 8027ab2:	b002      	add	sp, #8
 8027ab4:	f85d eb04 	ldr.w	lr, [sp], #4
 8027ab8:	b003      	add	sp, #12
 8027aba:	4770      	bx	lr
 8027abc:	20000490 	.word	0x20000490

08027ac0 <_findenv_r>:
 8027ac0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8027ac4:	f8df a06c 	ldr.w	sl, [pc, #108]	; 8027b34 <_findenv_r+0x74>
 8027ac8:	4607      	mov	r7, r0
 8027aca:	4689      	mov	r9, r1
 8027acc:	4616      	mov	r6, r2
 8027ace:	f001 fbe9 	bl	80292a4 <__env_lock>
 8027ad2:	f8da 4000 	ldr.w	r4, [sl]
 8027ad6:	b134      	cbz	r4, 8027ae6 <_findenv_r+0x26>
 8027ad8:	464b      	mov	r3, r9
 8027ada:	4698      	mov	r8, r3
 8027adc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8027ae0:	b13a      	cbz	r2, 8027af2 <_findenv_r+0x32>
 8027ae2:	2a3d      	cmp	r2, #61	; 0x3d
 8027ae4:	d1f9      	bne.n	8027ada <_findenv_r+0x1a>
 8027ae6:	4638      	mov	r0, r7
 8027ae8:	f001 fbe2 	bl	80292b0 <__env_unlock>
 8027aec:	2000      	movs	r0, #0
 8027aee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8027af2:	eba8 0809 	sub.w	r8, r8, r9
 8027af6:	46a3      	mov	fp, r4
 8027af8:	f854 0b04 	ldr.w	r0, [r4], #4
 8027afc:	2800      	cmp	r0, #0
 8027afe:	d0f2      	beq.n	8027ae6 <_findenv_r+0x26>
 8027b00:	4642      	mov	r2, r8
 8027b02:	4649      	mov	r1, r9
 8027b04:	f7fe fc4a 	bl	802639c <strncmp>
 8027b08:	2800      	cmp	r0, #0
 8027b0a:	d1f4      	bne.n	8027af6 <_findenv_r+0x36>
 8027b0c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8027b10:	eb03 0508 	add.w	r5, r3, r8
 8027b14:	f813 3008 	ldrb.w	r3, [r3, r8]
 8027b18:	2b3d      	cmp	r3, #61	; 0x3d
 8027b1a:	d1ec      	bne.n	8027af6 <_findenv_r+0x36>
 8027b1c:	f8da 3000 	ldr.w	r3, [sl]
 8027b20:	ebab 0303 	sub.w	r3, fp, r3
 8027b24:	109b      	asrs	r3, r3, #2
 8027b26:	4638      	mov	r0, r7
 8027b28:	6033      	str	r3, [r6, #0]
 8027b2a:	f001 fbc1 	bl	80292b0 <__env_unlock>
 8027b2e:	1c68      	adds	r0, r5, #1
 8027b30:	e7dd      	b.n	8027aee <_findenv_r+0x2e>
 8027b32:	bf00      	nop
 8027b34:	20000280 	.word	0x20000280

08027b38 <_getenv_r>:
 8027b38:	b507      	push	{r0, r1, r2, lr}
 8027b3a:	aa01      	add	r2, sp, #4
 8027b3c:	f7ff ffc0 	bl	8027ac0 <_findenv_r>
 8027b40:	b003      	add	sp, #12
 8027b42:	f85d fb04 	ldr.w	pc, [sp], #4
 8027b46:	Address 0x0000000008027b46 is out of bounds.


08027b48 <__gettzinfo>:
 8027b48:	4800      	ldr	r0, [pc, #0]	; (8027b4c <__gettzinfo+0x4>)
 8027b4a:	4770      	bx	lr
 8027b4c:	20000500 	.word	0x20000500

08027b50 <gmtime_r>:
 8027b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8027b54:	e9d0 6700 	ldrd	r6, r7, [r0]
 8027b58:	460c      	mov	r4, r1
 8027b5a:	4a4f      	ldr	r2, [pc, #316]	; (8027c98 <gmtime_r+0x148>)
 8027b5c:	2300      	movs	r3, #0
 8027b5e:	4630      	mov	r0, r6
 8027b60:	4639      	mov	r1, r7
 8027b62:	f7d8 fbd5 	bl	8000310 <__aeabi_ldivmod>
 8027b66:	4639      	mov	r1, r7
 8027b68:	4605      	mov	r5, r0
 8027b6a:	4a4b      	ldr	r2, [pc, #300]	; (8027c98 <gmtime_r+0x148>)
 8027b6c:	4630      	mov	r0, r6
 8027b6e:	2300      	movs	r3, #0
 8027b70:	f7d8 fbce 	bl	8000310 <__aeabi_ldivmod>
 8027b74:	2a00      	cmp	r2, #0
 8027b76:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 8027b7a:	bfb7      	itett	lt
 8027b7c:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 8027b80:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 8027b84:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 8027b88:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 8027b8c:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 8027b90:	fbb2 f1f0 	udiv	r1, r2, r0
 8027b94:	fb00 2211 	mls	r2, r0, r1, r2
 8027b98:	203c      	movs	r0, #60	; 0x3c
 8027b9a:	60a1      	str	r1, [r4, #8]
 8027b9c:	fbb2 f1f0 	udiv	r1, r2, r0
 8027ba0:	fb00 2211 	mls	r2, r0, r1, r2
 8027ba4:	6061      	str	r1, [r4, #4]
 8027ba6:	6022      	str	r2, [r4, #0]
 8027ba8:	2107      	movs	r1, #7
 8027baa:	1cda      	adds	r2, r3, #3
 8027bac:	fb92 f1f1 	sdiv	r1, r2, r1
 8027bb0:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8027bb4:	1a52      	subs	r2, r2, r1
 8027bb6:	bf48      	it	mi
 8027bb8:	3207      	addmi	r2, #7
 8027bba:	4d38      	ldr	r5, [pc, #224]	; (8027c9c <gmtime_r+0x14c>)
 8027bbc:	4838      	ldr	r0, [pc, #224]	; (8027ca0 <gmtime_r+0x150>)
 8027bbe:	61a2      	str	r2, [r4, #24]
 8027bc0:	2b00      	cmp	r3, #0
 8027bc2:	bfb7      	itett	lt
 8027bc4:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 8027bc8:	fb93 f5f5 	sdivge	r5, r3, r5
 8027bcc:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 8027bd0:	fb92 f5f5 	sdivlt	r5, r2, r5
 8027bd4:	fb00 3005 	mla	r0, r0, r5, r3
 8027bd8:	f648 62ac 	movw	r2, #36524	; 0x8eac
 8027bdc:	fbb0 f2f2 	udiv	r2, r0, r2
 8027be0:	4402      	add	r2, r0
 8027be2:	f240 53b4 	movw	r3, #1460	; 0x5b4
 8027be6:	fbb0 f1f3 	udiv	r1, r0, r3
 8027bea:	1a52      	subs	r2, r2, r1
 8027bec:	f240 1c6d 	movw	ip, #365	; 0x16d
 8027bf0:	492c      	ldr	r1, [pc, #176]	; (8027ca4 <gmtime_r+0x154>)
 8027bf2:	fbb0 f1f1 	udiv	r1, r0, r1
 8027bf6:	2764      	movs	r7, #100	; 0x64
 8027bf8:	1a52      	subs	r2, r2, r1
 8027bfa:	fbb2 f1fc 	udiv	r1, r2, ip
 8027bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8027c02:	fbb1 f6f7 	udiv	r6, r1, r7
 8027c06:	1af3      	subs	r3, r6, r3
 8027c08:	4403      	add	r3, r0
 8027c0a:	fb0c 3311 	mls	r3, ip, r1, r3
 8027c0e:	2299      	movs	r2, #153	; 0x99
 8027c10:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 8027c14:	f10e 0e02 	add.w	lr, lr, #2
 8027c18:	f103 0c01 	add.w	ip, r3, #1
 8027c1c:	fbbe f0f2 	udiv	r0, lr, r2
 8027c20:	4342      	muls	r2, r0
 8027c22:	3202      	adds	r2, #2
 8027c24:	f04f 0805 	mov.w	r8, #5
 8027c28:	fbb2 f2f8 	udiv	r2, r2, r8
 8027c2c:	ebac 0c02 	sub.w	ip, ip, r2
 8027c30:	f240 52f9 	movw	r2, #1529	; 0x5f9
 8027c34:	4596      	cmp	lr, r2
 8027c36:	bf94      	ite	ls
 8027c38:	2202      	movls	r2, #2
 8027c3a:	f06f 0209 	mvnhi.w	r2, #9
 8027c3e:	4410      	add	r0, r2
 8027c40:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8027c44:	fb02 1505 	mla	r5, r2, r5, r1
 8027c48:	2801      	cmp	r0, #1
 8027c4a:	bf98      	it	ls
 8027c4c:	3501      	addls	r5, #1
 8027c4e:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8027c52:	d30d      	bcc.n	8027c70 <gmtime_r+0x120>
 8027c54:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8027c58:	61e3      	str	r3, [r4, #28]
 8027c5a:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 8027c5e:	2300      	movs	r3, #0
 8027c60:	e9c4 0504 	strd	r0, r5, [r4, #16]
 8027c64:	f8c4 c00c 	str.w	ip, [r4, #12]
 8027c68:	6223      	str	r3, [r4, #32]
 8027c6a:	4620      	mov	r0, r4
 8027c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8027c70:	078a      	lsls	r2, r1, #30
 8027c72:	d102      	bne.n	8027c7a <gmtime_r+0x12a>
 8027c74:	fb07 1616 	mls	r6, r7, r6, r1
 8027c78:	b95e      	cbnz	r6, 8027c92 <gmtime_r+0x142>
 8027c7a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8027c7e:	fbb1 f6f2 	udiv	r6, r1, r2
 8027c82:	fb02 1216 	mls	r2, r2, r6, r1
 8027c86:	fab2 f282 	clz	r2, r2
 8027c8a:	0952      	lsrs	r2, r2, #5
 8027c8c:	333b      	adds	r3, #59	; 0x3b
 8027c8e:	4413      	add	r3, r2
 8027c90:	e7e2      	b.n	8027c58 <gmtime_r+0x108>
 8027c92:	2201      	movs	r2, #1
 8027c94:	e7fa      	b.n	8027c8c <gmtime_r+0x13c>
 8027c96:	bf00      	nop
 8027c98:	00015180 	.word	0x00015180
 8027c9c:	00023ab1 	.word	0x00023ab1
 8027ca0:	fffdc54f 	.word	0xfffdc54f
 8027ca4:	00023ab0 	.word	0x00023ab0

08027ca8 <labs>:
 8027ca8:	2800      	cmp	r0, #0
 8027caa:	bfb8      	it	lt
 8027cac:	4240      	neglt	r0, r0
 8027cae:	4770      	bx	lr

08027cb0 <_localeconv_r>:
 8027cb0:	4800      	ldr	r0, [pc, #0]	; (8027cb4 <_localeconv_r+0x4>)
 8027cb2:	4770      	bx	lr
 8027cb4:	20000648 	.word	0x20000648

08027cb8 <_lseek_r>:
 8027cb8:	b538      	push	{r3, r4, r5, lr}
 8027cba:	4d07      	ldr	r5, [pc, #28]	; (8027cd8 <_lseek_r+0x20>)
 8027cbc:	4604      	mov	r4, r0
 8027cbe:	4608      	mov	r0, r1
 8027cc0:	4611      	mov	r1, r2
 8027cc2:	2200      	movs	r2, #0
 8027cc4:	602a      	str	r2, [r5, #0]
 8027cc6:	461a      	mov	r2, r3
 8027cc8:	f7df fb80 	bl	80073cc <_lseek>
 8027ccc:	1c43      	adds	r3, r0, #1
 8027cce:	d102      	bne.n	8027cd6 <_lseek_r+0x1e>
 8027cd0:	682b      	ldr	r3, [r5, #0]
 8027cd2:	b103      	cbz	r3, 8027cd6 <_lseek_r+0x1e>
 8027cd4:	6023      	str	r3, [r4, #0]
 8027cd6:	bd38      	pop	{r3, r4, r5, pc}
 8027cd8:	2002fd64 	.word	0x2002fd64

08027cdc <__swhatbuf_r>:
 8027cdc:	b570      	push	{r4, r5, r6, lr}
 8027cde:	460e      	mov	r6, r1
 8027ce0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8027ce4:	2900      	cmp	r1, #0
 8027ce6:	b096      	sub	sp, #88	; 0x58
 8027ce8:	4614      	mov	r4, r2
 8027cea:	461d      	mov	r5, r3
 8027cec:	da08      	bge.n	8027d00 <__swhatbuf_r+0x24>
 8027cee:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8027cf2:	2200      	movs	r2, #0
 8027cf4:	602a      	str	r2, [r5, #0]
 8027cf6:	061a      	lsls	r2, r3, #24
 8027cf8:	d410      	bmi.n	8027d1c <__swhatbuf_r+0x40>
 8027cfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8027cfe:	e00e      	b.n	8027d1e <__swhatbuf_r+0x42>
 8027d00:	466a      	mov	r2, sp
 8027d02:	f001 fadb 	bl	80292bc <_fstat_r>
 8027d06:	2800      	cmp	r0, #0
 8027d08:	dbf1      	blt.n	8027cee <__swhatbuf_r+0x12>
 8027d0a:	9a01      	ldr	r2, [sp, #4]
 8027d0c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8027d10:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8027d14:	425a      	negs	r2, r3
 8027d16:	415a      	adcs	r2, r3
 8027d18:	602a      	str	r2, [r5, #0]
 8027d1a:	e7ee      	b.n	8027cfa <__swhatbuf_r+0x1e>
 8027d1c:	2340      	movs	r3, #64	; 0x40
 8027d1e:	2000      	movs	r0, #0
 8027d20:	6023      	str	r3, [r4, #0]
 8027d22:	b016      	add	sp, #88	; 0x58
 8027d24:	bd70      	pop	{r4, r5, r6, pc}
 8027d26:	Address 0x0000000008027d26 is out of bounds.


08027d28 <__smakebuf_r>:
 8027d28:	898b      	ldrh	r3, [r1, #12]
 8027d2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8027d2c:	079d      	lsls	r5, r3, #30
 8027d2e:	4606      	mov	r6, r0
 8027d30:	460c      	mov	r4, r1
 8027d32:	d507      	bpl.n	8027d44 <__smakebuf_r+0x1c>
 8027d34:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8027d38:	6023      	str	r3, [r4, #0]
 8027d3a:	6123      	str	r3, [r4, #16]
 8027d3c:	2301      	movs	r3, #1
 8027d3e:	6163      	str	r3, [r4, #20]
 8027d40:	b002      	add	sp, #8
 8027d42:	bd70      	pop	{r4, r5, r6, pc}
 8027d44:	ab01      	add	r3, sp, #4
 8027d46:	466a      	mov	r2, sp
 8027d48:	f7ff ffc8 	bl	8027cdc <__swhatbuf_r>
 8027d4c:	9900      	ldr	r1, [sp, #0]
 8027d4e:	4605      	mov	r5, r0
 8027d50:	4630      	mov	r0, r6
 8027d52:	f7fc fe97 	bl	8024a84 <_malloc_r>
 8027d56:	b948      	cbnz	r0, 8027d6c <__smakebuf_r+0x44>
 8027d58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8027d5c:	059a      	lsls	r2, r3, #22
 8027d5e:	d4ef      	bmi.n	8027d40 <__smakebuf_r+0x18>
 8027d60:	f023 0303 	bic.w	r3, r3, #3
 8027d64:	f043 0302 	orr.w	r3, r3, #2
 8027d68:	81a3      	strh	r3, [r4, #12]
 8027d6a:	e7e3      	b.n	8027d34 <__smakebuf_r+0xc>
 8027d6c:	4b0d      	ldr	r3, [pc, #52]	; (8027da4 <__smakebuf_r+0x7c>)
 8027d6e:	62b3      	str	r3, [r6, #40]	; 0x28
 8027d70:	89a3      	ldrh	r3, [r4, #12]
 8027d72:	6020      	str	r0, [r4, #0]
 8027d74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8027d78:	81a3      	strh	r3, [r4, #12]
 8027d7a:	9b00      	ldr	r3, [sp, #0]
 8027d7c:	6163      	str	r3, [r4, #20]
 8027d7e:	9b01      	ldr	r3, [sp, #4]
 8027d80:	6120      	str	r0, [r4, #16]
 8027d82:	b15b      	cbz	r3, 8027d9c <__smakebuf_r+0x74>
 8027d84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8027d88:	4630      	mov	r0, r6
 8027d8a:	f001 faa9 	bl	80292e0 <_isatty_r>
 8027d8e:	b128      	cbz	r0, 8027d9c <__smakebuf_r+0x74>
 8027d90:	89a3      	ldrh	r3, [r4, #12]
 8027d92:	f023 0303 	bic.w	r3, r3, #3
 8027d96:	f043 0301 	orr.w	r3, r3, #1
 8027d9a:	81a3      	strh	r3, [r4, #12]
 8027d9c:	89a0      	ldrh	r0, [r4, #12]
 8027d9e:	4305      	orrs	r5, r0
 8027da0:	81a5      	strh	r5, [r4, #12]
 8027da2:	e7cd      	b.n	8027d40 <__smakebuf_r+0x18>
 8027da4:	0802400d 	.word	0x0802400d

08027da8 <__malloc_lock>:
 8027da8:	4801      	ldr	r0, [pc, #4]	; (8027db0 <__malloc_lock+0x8>)
 8027daa:	f7fc bb39 	b.w	8024420 <__retarget_lock_acquire_recursive>
 8027dae:	bf00      	nop
 8027db0:	2002fd55 	.word	0x2002fd55

08027db4 <__malloc_unlock>:
 8027db4:	4801      	ldr	r0, [pc, #4]	; (8027dbc <__malloc_unlock+0x8>)
 8027db6:	f7fc bb35 	b.w	8024424 <__retarget_lock_release_recursive>
 8027dba:	bf00      	nop
 8027dbc:	2002fd55 	.word	0x2002fd55

08027dc0 <_Balloc>:
 8027dc0:	b570      	push	{r4, r5, r6, lr}
 8027dc2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8027dc4:	4604      	mov	r4, r0
 8027dc6:	460d      	mov	r5, r1
 8027dc8:	b976      	cbnz	r6, 8027de8 <_Balloc+0x28>
 8027dca:	2010      	movs	r0, #16
 8027dcc:	f7fc fb2c 	bl	8024428 <malloc>
 8027dd0:	4602      	mov	r2, r0
 8027dd2:	6260      	str	r0, [r4, #36]	; 0x24
 8027dd4:	b920      	cbnz	r0, 8027de0 <_Balloc+0x20>
 8027dd6:	4b18      	ldr	r3, [pc, #96]	; (8027e38 <_Balloc+0x78>)
 8027dd8:	4818      	ldr	r0, [pc, #96]	; (8027e3c <_Balloc+0x7c>)
 8027dda:	2166      	movs	r1, #102	; 0x66
 8027ddc:	f7fe ff58 	bl	8026c90 <__assert_func>
 8027de0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8027de4:	6006      	str	r6, [r0, #0]
 8027de6:	60c6      	str	r6, [r0, #12]
 8027de8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8027dea:	68f3      	ldr	r3, [r6, #12]
 8027dec:	b183      	cbz	r3, 8027e10 <_Balloc+0x50>
 8027dee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8027df0:	68db      	ldr	r3, [r3, #12]
 8027df2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8027df6:	b9b8      	cbnz	r0, 8027e28 <_Balloc+0x68>
 8027df8:	2101      	movs	r1, #1
 8027dfa:	fa01 f605 	lsl.w	r6, r1, r5
 8027dfe:	1d72      	adds	r2, r6, #5
 8027e00:	0092      	lsls	r2, r2, #2
 8027e02:	4620      	mov	r0, r4
 8027e04:	f000 fb60 	bl	80284c8 <_calloc_r>
 8027e08:	b160      	cbz	r0, 8027e24 <_Balloc+0x64>
 8027e0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8027e0e:	e00e      	b.n	8027e2e <_Balloc+0x6e>
 8027e10:	2221      	movs	r2, #33	; 0x21
 8027e12:	2104      	movs	r1, #4
 8027e14:	4620      	mov	r0, r4
 8027e16:	f000 fb57 	bl	80284c8 <_calloc_r>
 8027e1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8027e1c:	60f0      	str	r0, [r6, #12]
 8027e1e:	68db      	ldr	r3, [r3, #12]
 8027e20:	2b00      	cmp	r3, #0
 8027e22:	d1e4      	bne.n	8027dee <_Balloc+0x2e>
 8027e24:	2000      	movs	r0, #0
 8027e26:	bd70      	pop	{r4, r5, r6, pc}
 8027e28:	6802      	ldr	r2, [r0, #0]
 8027e2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8027e2e:	2300      	movs	r3, #0
 8027e30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8027e34:	e7f7      	b.n	8027e26 <_Balloc+0x66>
 8027e36:	bf00      	nop
 8027e38:	08045da8 	.word	0x08045da8
 8027e3c:	08046392 	.word	0x08046392

08027e40 <_Bfree>:
 8027e40:	b570      	push	{r4, r5, r6, lr}
 8027e42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8027e44:	4605      	mov	r5, r0
 8027e46:	460c      	mov	r4, r1
 8027e48:	b976      	cbnz	r6, 8027e68 <_Bfree+0x28>
 8027e4a:	2010      	movs	r0, #16
 8027e4c:	f7fc faec 	bl	8024428 <malloc>
 8027e50:	4602      	mov	r2, r0
 8027e52:	6268      	str	r0, [r5, #36]	; 0x24
 8027e54:	b920      	cbnz	r0, 8027e60 <_Bfree+0x20>
 8027e56:	4b09      	ldr	r3, [pc, #36]	; (8027e7c <_Bfree+0x3c>)
 8027e58:	4809      	ldr	r0, [pc, #36]	; (8027e80 <_Bfree+0x40>)
 8027e5a:	218a      	movs	r1, #138	; 0x8a
 8027e5c:	f7fe ff18 	bl	8026c90 <__assert_func>
 8027e60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8027e64:	6006      	str	r6, [r0, #0]
 8027e66:	60c6      	str	r6, [r0, #12]
 8027e68:	b13c      	cbz	r4, 8027e7a <_Bfree+0x3a>
 8027e6a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8027e6c:	6862      	ldr	r2, [r4, #4]
 8027e6e:	68db      	ldr	r3, [r3, #12]
 8027e70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8027e74:	6021      	str	r1, [r4, #0]
 8027e76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8027e7a:	bd70      	pop	{r4, r5, r6, pc}
 8027e7c:	08045da8 	.word	0x08045da8
 8027e80:	08046392 	.word	0x08046392

08027e84 <__multadd>:
 8027e84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8027e88:	690d      	ldr	r5, [r1, #16]
 8027e8a:	4607      	mov	r7, r0
 8027e8c:	460c      	mov	r4, r1
 8027e8e:	461e      	mov	r6, r3
 8027e90:	f101 0c14 	add.w	ip, r1, #20
 8027e94:	2000      	movs	r0, #0
 8027e96:	f8dc 3000 	ldr.w	r3, [ip]
 8027e9a:	b299      	uxth	r1, r3
 8027e9c:	fb02 6101 	mla	r1, r2, r1, r6
 8027ea0:	0c1e      	lsrs	r6, r3, #16
 8027ea2:	0c0b      	lsrs	r3, r1, #16
 8027ea4:	fb02 3306 	mla	r3, r2, r6, r3
 8027ea8:	b289      	uxth	r1, r1
 8027eaa:	3001      	adds	r0, #1
 8027eac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8027eb0:	4285      	cmp	r5, r0
 8027eb2:	f84c 1b04 	str.w	r1, [ip], #4
 8027eb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8027eba:	dcec      	bgt.n	8027e96 <__multadd+0x12>
 8027ebc:	b30e      	cbz	r6, 8027f02 <__multadd+0x7e>
 8027ebe:	68a3      	ldr	r3, [r4, #8]
 8027ec0:	42ab      	cmp	r3, r5
 8027ec2:	dc19      	bgt.n	8027ef8 <__multadd+0x74>
 8027ec4:	6861      	ldr	r1, [r4, #4]
 8027ec6:	4638      	mov	r0, r7
 8027ec8:	3101      	adds	r1, #1
 8027eca:	f7ff ff79 	bl	8027dc0 <_Balloc>
 8027ece:	4680      	mov	r8, r0
 8027ed0:	b928      	cbnz	r0, 8027ede <__multadd+0x5a>
 8027ed2:	4602      	mov	r2, r0
 8027ed4:	4b0c      	ldr	r3, [pc, #48]	; (8027f08 <__multadd+0x84>)
 8027ed6:	480d      	ldr	r0, [pc, #52]	; (8027f0c <__multadd+0x88>)
 8027ed8:	21b5      	movs	r1, #181	; 0xb5
 8027eda:	f7fe fed9 	bl	8026c90 <__assert_func>
 8027ede:	6922      	ldr	r2, [r4, #16]
 8027ee0:	3202      	adds	r2, #2
 8027ee2:	f104 010c 	add.w	r1, r4, #12
 8027ee6:	0092      	lsls	r2, r2, #2
 8027ee8:	300c      	adds	r0, #12
 8027eea:	f7fc fabd 	bl	8024468 <memcpy>
 8027eee:	4621      	mov	r1, r4
 8027ef0:	4638      	mov	r0, r7
 8027ef2:	f7ff ffa5 	bl	8027e40 <_Bfree>
 8027ef6:	4644      	mov	r4, r8
 8027ef8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8027efc:	3501      	adds	r5, #1
 8027efe:	615e      	str	r6, [r3, #20]
 8027f00:	6125      	str	r5, [r4, #16]
 8027f02:	4620      	mov	r0, r4
 8027f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8027f08:	08046381 	.word	0x08046381
 8027f0c:	08046392 	.word	0x08046392

08027f10 <__hi0bits>:
 8027f10:	0c03      	lsrs	r3, r0, #16
 8027f12:	041b      	lsls	r3, r3, #16
 8027f14:	b9d3      	cbnz	r3, 8027f4c <__hi0bits+0x3c>
 8027f16:	0400      	lsls	r0, r0, #16
 8027f18:	2310      	movs	r3, #16
 8027f1a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8027f1e:	bf04      	itt	eq
 8027f20:	0200      	lsleq	r0, r0, #8
 8027f22:	3308      	addeq	r3, #8
 8027f24:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8027f28:	bf04      	itt	eq
 8027f2a:	0100      	lsleq	r0, r0, #4
 8027f2c:	3304      	addeq	r3, #4
 8027f2e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8027f32:	bf04      	itt	eq
 8027f34:	0080      	lsleq	r0, r0, #2
 8027f36:	3302      	addeq	r3, #2
 8027f38:	2800      	cmp	r0, #0
 8027f3a:	db05      	blt.n	8027f48 <__hi0bits+0x38>
 8027f3c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8027f40:	f103 0301 	add.w	r3, r3, #1
 8027f44:	bf08      	it	eq
 8027f46:	2320      	moveq	r3, #32
 8027f48:	4618      	mov	r0, r3
 8027f4a:	4770      	bx	lr
 8027f4c:	2300      	movs	r3, #0
 8027f4e:	e7e4      	b.n	8027f1a <__hi0bits+0xa>

08027f50 <__lo0bits>:
 8027f50:	6803      	ldr	r3, [r0, #0]
 8027f52:	f013 0207 	ands.w	r2, r3, #7
 8027f56:	4601      	mov	r1, r0
 8027f58:	d00b      	beq.n	8027f72 <__lo0bits+0x22>
 8027f5a:	07da      	lsls	r2, r3, #31
 8027f5c:	d423      	bmi.n	8027fa6 <__lo0bits+0x56>
 8027f5e:	0798      	lsls	r0, r3, #30
 8027f60:	bf49      	itett	mi
 8027f62:	085b      	lsrmi	r3, r3, #1
 8027f64:	089b      	lsrpl	r3, r3, #2
 8027f66:	2001      	movmi	r0, #1
 8027f68:	600b      	strmi	r3, [r1, #0]
 8027f6a:	bf5c      	itt	pl
 8027f6c:	600b      	strpl	r3, [r1, #0]
 8027f6e:	2002      	movpl	r0, #2
 8027f70:	4770      	bx	lr
 8027f72:	b298      	uxth	r0, r3
 8027f74:	b9a8      	cbnz	r0, 8027fa2 <__lo0bits+0x52>
 8027f76:	0c1b      	lsrs	r3, r3, #16
 8027f78:	2010      	movs	r0, #16
 8027f7a:	b2da      	uxtb	r2, r3
 8027f7c:	b90a      	cbnz	r2, 8027f82 <__lo0bits+0x32>
 8027f7e:	3008      	adds	r0, #8
 8027f80:	0a1b      	lsrs	r3, r3, #8
 8027f82:	071a      	lsls	r2, r3, #28
 8027f84:	bf04      	itt	eq
 8027f86:	091b      	lsreq	r3, r3, #4
 8027f88:	3004      	addeq	r0, #4
 8027f8a:	079a      	lsls	r2, r3, #30
 8027f8c:	bf04      	itt	eq
 8027f8e:	089b      	lsreq	r3, r3, #2
 8027f90:	3002      	addeq	r0, #2
 8027f92:	07da      	lsls	r2, r3, #31
 8027f94:	d403      	bmi.n	8027f9e <__lo0bits+0x4e>
 8027f96:	085b      	lsrs	r3, r3, #1
 8027f98:	f100 0001 	add.w	r0, r0, #1
 8027f9c:	d005      	beq.n	8027faa <__lo0bits+0x5a>
 8027f9e:	600b      	str	r3, [r1, #0]
 8027fa0:	4770      	bx	lr
 8027fa2:	4610      	mov	r0, r2
 8027fa4:	e7e9      	b.n	8027f7a <__lo0bits+0x2a>
 8027fa6:	2000      	movs	r0, #0
 8027fa8:	4770      	bx	lr
 8027faa:	2020      	movs	r0, #32
 8027fac:	4770      	bx	lr
 8027fae:	Address 0x0000000008027fae is out of bounds.


08027fb0 <__i2b>:
 8027fb0:	b510      	push	{r4, lr}
 8027fb2:	460c      	mov	r4, r1
 8027fb4:	2101      	movs	r1, #1
 8027fb6:	f7ff ff03 	bl	8027dc0 <_Balloc>
 8027fba:	4602      	mov	r2, r0
 8027fbc:	b928      	cbnz	r0, 8027fca <__i2b+0x1a>
 8027fbe:	4b05      	ldr	r3, [pc, #20]	; (8027fd4 <__i2b+0x24>)
 8027fc0:	4805      	ldr	r0, [pc, #20]	; (8027fd8 <__i2b+0x28>)
 8027fc2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8027fc6:	f7fe fe63 	bl	8026c90 <__assert_func>
 8027fca:	2301      	movs	r3, #1
 8027fcc:	6144      	str	r4, [r0, #20]
 8027fce:	6103      	str	r3, [r0, #16]
 8027fd0:	bd10      	pop	{r4, pc}
 8027fd2:	bf00      	nop
 8027fd4:	08046381 	.word	0x08046381
 8027fd8:	08046392 	.word	0x08046392

08027fdc <__multiply>:
 8027fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8027fe0:	4691      	mov	r9, r2
 8027fe2:	690a      	ldr	r2, [r1, #16]
 8027fe4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8027fe8:	429a      	cmp	r2, r3
 8027fea:	bfb8      	it	lt
 8027fec:	460b      	movlt	r3, r1
 8027fee:	460c      	mov	r4, r1
 8027ff0:	bfbc      	itt	lt
 8027ff2:	464c      	movlt	r4, r9
 8027ff4:	4699      	movlt	r9, r3
 8027ff6:	6927      	ldr	r7, [r4, #16]
 8027ff8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8027ffc:	68a3      	ldr	r3, [r4, #8]
 8027ffe:	6861      	ldr	r1, [r4, #4]
 8028000:	eb07 060a 	add.w	r6, r7, sl
 8028004:	42b3      	cmp	r3, r6
 8028006:	b085      	sub	sp, #20
 8028008:	bfb8      	it	lt
 802800a:	3101      	addlt	r1, #1
 802800c:	f7ff fed8 	bl	8027dc0 <_Balloc>
 8028010:	b930      	cbnz	r0, 8028020 <__multiply+0x44>
 8028012:	4602      	mov	r2, r0
 8028014:	4b44      	ldr	r3, [pc, #272]	; (8028128 <__multiply+0x14c>)
 8028016:	4845      	ldr	r0, [pc, #276]	; (802812c <__multiply+0x150>)
 8028018:	f240 115d 	movw	r1, #349	; 0x15d
 802801c:	f7fe fe38 	bl	8026c90 <__assert_func>
 8028020:	f100 0514 	add.w	r5, r0, #20
 8028024:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8028028:	462b      	mov	r3, r5
 802802a:	2200      	movs	r2, #0
 802802c:	4543      	cmp	r3, r8
 802802e:	d321      	bcc.n	8028074 <__multiply+0x98>
 8028030:	f104 0314 	add.w	r3, r4, #20
 8028034:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8028038:	f109 0314 	add.w	r3, r9, #20
 802803c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8028040:	9202      	str	r2, [sp, #8]
 8028042:	1b3a      	subs	r2, r7, r4
 8028044:	3a15      	subs	r2, #21
 8028046:	f022 0203 	bic.w	r2, r2, #3
 802804a:	3204      	adds	r2, #4
 802804c:	f104 0115 	add.w	r1, r4, #21
 8028050:	428f      	cmp	r7, r1
 8028052:	bf38      	it	cc
 8028054:	2204      	movcc	r2, #4
 8028056:	9201      	str	r2, [sp, #4]
 8028058:	9a02      	ldr	r2, [sp, #8]
 802805a:	9303      	str	r3, [sp, #12]
 802805c:	429a      	cmp	r2, r3
 802805e:	d80c      	bhi.n	802807a <__multiply+0x9e>
 8028060:	2e00      	cmp	r6, #0
 8028062:	dd03      	ble.n	802806c <__multiply+0x90>
 8028064:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8028068:	2b00      	cmp	r3, #0
 802806a:	d05a      	beq.n	8028122 <__multiply+0x146>
 802806c:	6106      	str	r6, [r0, #16]
 802806e:	b005      	add	sp, #20
 8028070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8028074:	f843 2b04 	str.w	r2, [r3], #4
 8028078:	e7d8      	b.n	802802c <__multiply+0x50>
 802807a:	f8b3 a000 	ldrh.w	sl, [r3]
 802807e:	f1ba 0f00 	cmp.w	sl, #0
 8028082:	d024      	beq.n	80280ce <__multiply+0xf2>
 8028084:	f104 0e14 	add.w	lr, r4, #20
 8028088:	46a9      	mov	r9, r5
 802808a:	f04f 0c00 	mov.w	ip, #0
 802808e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8028092:	f8d9 1000 	ldr.w	r1, [r9]
 8028096:	fa1f fb82 	uxth.w	fp, r2
 802809a:	b289      	uxth	r1, r1
 802809c:	fb0a 110b 	mla	r1, sl, fp, r1
 80280a0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80280a4:	f8d9 2000 	ldr.w	r2, [r9]
 80280a8:	4461      	add	r1, ip
 80280aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80280ae:	fb0a c20b 	mla	r2, sl, fp, ip
 80280b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80280b6:	b289      	uxth	r1, r1
 80280b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80280bc:	4577      	cmp	r7, lr
 80280be:	f849 1b04 	str.w	r1, [r9], #4
 80280c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80280c6:	d8e2      	bhi.n	802808e <__multiply+0xb2>
 80280c8:	9a01      	ldr	r2, [sp, #4]
 80280ca:	f845 c002 	str.w	ip, [r5, r2]
 80280ce:	9a03      	ldr	r2, [sp, #12]
 80280d0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80280d4:	3304      	adds	r3, #4
 80280d6:	f1b9 0f00 	cmp.w	r9, #0
 80280da:	d020      	beq.n	802811e <__multiply+0x142>
 80280dc:	6829      	ldr	r1, [r5, #0]
 80280de:	f104 0c14 	add.w	ip, r4, #20
 80280e2:	46ae      	mov	lr, r5
 80280e4:	f04f 0a00 	mov.w	sl, #0
 80280e8:	f8bc b000 	ldrh.w	fp, [ip]
 80280ec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80280f0:	fb09 220b 	mla	r2, r9, fp, r2
 80280f4:	4492      	add	sl, r2
 80280f6:	b289      	uxth	r1, r1
 80280f8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80280fc:	f84e 1b04 	str.w	r1, [lr], #4
 8028100:	f85c 2b04 	ldr.w	r2, [ip], #4
 8028104:	f8be 1000 	ldrh.w	r1, [lr]
 8028108:	0c12      	lsrs	r2, r2, #16
 802810a:	fb09 1102 	mla	r1, r9, r2, r1
 802810e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8028112:	4567      	cmp	r7, ip
 8028114:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8028118:	d8e6      	bhi.n	80280e8 <__multiply+0x10c>
 802811a:	9a01      	ldr	r2, [sp, #4]
 802811c:	50a9      	str	r1, [r5, r2]
 802811e:	3504      	adds	r5, #4
 8028120:	e79a      	b.n	8028058 <__multiply+0x7c>
 8028122:	3e01      	subs	r6, #1
 8028124:	e79c      	b.n	8028060 <__multiply+0x84>
 8028126:	bf00      	nop
 8028128:	08046381 	.word	0x08046381
 802812c:	08046392 	.word	0x08046392

08028130 <__pow5mult>:
 8028130:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8028134:	4615      	mov	r5, r2
 8028136:	f012 0203 	ands.w	r2, r2, #3
 802813a:	4606      	mov	r6, r0
 802813c:	460f      	mov	r7, r1
 802813e:	d007      	beq.n	8028150 <__pow5mult+0x20>
 8028140:	4c25      	ldr	r4, [pc, #148]	; (80281d8 <__pow5mult+0xa8>)
 8028142:	3a01      	subs	r2, #1
 8028144:	2300      	movs	r3, #0
 8028146:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 802814a:	f7ff fe9b 	bl	8027e84 <__multadd>
 802814e:	4607      	mov	r7, r0
 8028150:	10ad      	asrs	r5, r5, #2
 8028152:	d03d      	beq.n	80281d0 <__pow5mult+0xa0>
 8028154:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8028156:	b97c      	cbnz	r4, 8028178 <__pow5mult+0x48>
 8028158:	2010      	movs	r0, #16
 802815a:	f7fc f965 	bl	8024428 <malloc>
 802815e:	4602      	mov	r2, r0
 8028160:	6270      	str	r0, [r6, #36]	; 0x24
 8028162:	b928      	cbnz	r0, 8028170 <__pow5mult+0x40>
 8028164:	4b1d      	ldr	r3, [pc, #116]	; (80281dc <__pow5mult+0xac>)
 8028166:	481e      	ldr	r0, [pc, #120]	; (80281e0 <__pow5mult+0xb0>)
 8028168:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 802816c:	f7fe fd90 	bl	8026c90 <__assert_func>
 8028170:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8028174:	6004      	str	r4, [r0, #0]
 8028176:	60c4      	str	r4, [r0, #12]
 8028178:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 802817c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8028180:	b94c      	cbnz	r4, 8028196 <__pow5mult+0x66>
 8028182:	f240 2171 	movw	r1, #625	; 0x271
 8028186:	4630      	mov	r0, r6
 8028188:	f7ff ff12 	bl	8027fb0 <__i2b>
 802818c:	2300      	movs	r3, #0
 802818e:	f8c8 0008 	str.w	r0, [r8, #8]
 8028192:	4604      	mov	r4, r0
 8028194:	6003      	str	r3, [r0, #0]
 8028196:	f04f 0900 	mov.w	r9, #0
 802819a:	07eb      	lsls	r3, r5, #31
 802819c:	d50a      	bpl.n	80281b4 <__pow5mult+0x84>
 802819e:	4639      	mov	r1, r7
 80281a0:	4622      	mov	r2, r4
 80281a2:	4630      	mov	r0, r6
 80281a4:	f7ff ff1a 	bl	8027fdc <__multiply>
 80281a8:	4639      	mov	r1, r7
 80281aa:	4680      	mov	r8, r0
 80281ac:	4630      	mov	r0, r6
 80281ae:	f7ff fe47 	bl	8027e40 <_Bfree>
 80281b2:	4647      	mov	r7, r8
 80281b4:	106d      	asrs	r5, r5, #1
 80281b6:	d00b      	beq.n	80281d0 <__pow5mult+0xa0>
 80281b8:	6820      	ldr	r0, [r4, #0]
 80281ba:	b938      	cbnz	r0, 80281cc <__pow5mult+0x9c>
 80281bc:	4622      	mov	r2, r4
 80281be:	4621      	mov	r1, r4
 80281c0:	4630      	mov	r0, r6
 80281c2:	f7ff ff0b 	bl	8027fdc <__multiply>
 80281c6:	6020      	str	r0, [r4, #0]
 80281c8:	f8c0 9000 	str.w	r9, [r0]
 80281cc:	4604      	mov	r4, r0
 80281ce:	e7e4      	b.n	802819a <__pow5mult+0x6a>
 80281d0:	4638      	mov	r0, r7
 80281d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80281d6:	bf00      	nop
 80281d8:	080464e0 	.word	0x080464e0
 80281dc:	08045da8 	.word	0x08045da8
 80281e0:	08046392 	.word	0x08046392

080281e4 <__lshift>:
 80281e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80281e8:	460c      	mov	r4, r1
 80281ea:	6849      	ldr	r1, [r1, #4]
 80281ec:	6923      	ldr	r3, [r4, #16]
 80281ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80281f2:	68a3      	ldr	r3, [r4, #8]
 80281f4:	4607      	mov	r7, r0
 80281f6:	4691      	mov	r9, r2
 80281f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80281fc:	f108 0601 	add.w	r6, r8, #1
 8028200:	42b3      	cmp	r3, r6
 8028202:	db0b      	blt.n	802821c <__lshift+0x38>
 8028204:	4638      	mov	r0, r7
 8028206:	f7ff fddb 	bl	8027dc0 <_Balloc>
 802820a:	4605      	mov	r5, r0
 802820c:	b948      	cbnz	r0, 8028222 <__lshift+0x3e>
 802820e:	4602      	mov	r2, r0
 8028210:	4b2a      	ldr	r3, [pc, #168]	; (80282bc <__lshift+0xd8>)
 8028212:	482b      	ldr	r0, [pc, #172]	; (80282c0 <__lshift+0xdc>)
 8028214:	f240 11d9 	movw	r1, #473	; 0x1d9
 8028218:	f7fe fd3a 	bl	8026c90 <__assert_func>
 802821c:	3101      	adds	r1, #1
 802821e:	005b      	lsls	r3, r3, #1
 8028220:	e7ee      	b.n	8028200 <__lshift+0x1c>
 8028222:	2300      	movs	r3, #0
 8028224:	f100 0114 	add.w	r1, r0, #20
 8028228:	f100 0210 	add.w	r2, r0, #16
 802822c:	4618      	mov	r0, r3
 802822e:	4553      	cmp	r3, sl
 8028230:	db37      	blt.n	80282a2 <__lshift+0xbe>
 8028232:	6920      	ldr	r0, [r4, #16]
 8028234:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8028238:	f104 0314 	add.w	r3, r4, #20
 802823c:	f019 091f 	ands.w	r9, r9, #31
 8028240:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8028244:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8028248:	d02f      	beq.n	80282aa <__lshift+0xc6>
 802824a:	f1c9 0e20 	rsb	lr, r9, #32
 802824e:	468a      	mov	sl, r1
 8028250:	f04f 0c00 	mov.w	ip, #0
 8028254:	681a      	ldr	r2, [r3, #0]
 8028256:	fa02 f209 	lsl.w	r2, r2, r9
 802825a:	ea42 020c 	orr.w	r2, r2, ip
 802825e:	f84a 2b04 	str.w	r2, [sl], #4
 8028262:	f853 2b04 	ldr.w	r2, [r3], #4
 8028266:	4298      	cmp	r0, r3
 8028268:	fa22 fc0e 	lsr.w	ip, r2, lr
 802826c:	d8f2      	bhi.n	8028254 <__lshift+0x70>
 802826e:	1b03      	subs	r3, r0, r4
 8028270:	3b15      	subs	r3, #21
 8028272:	f023 0303 	bic.w	r3, r3, #3
 8028276:	3304      	adds	r3, #4
 8028278:	f104 0215 	add.w	r2, r4, #21
 802827c:	4290      	cmp	r0, r2
 802827e:	bf38      	it	cc
 8028280:	2304      	movcc	r3, #4
 8028282:	f841 c003 	str.w	ip, [r1, r3]
 8028286:	f1bc 0f00 	cmp.w	ip, #0
 802828a:	d001      	beq.n	8028290 <__lshift+0xac>
 802828c:	f108 0602 	add.w	r6, r8, #2
 8028290:	3e01      	subs	r6, #1
 8028292:	4638      	mov	r0, r7
 8028294:	612e      	str	r6, [r5, #16]
 8028296:	4621      	mov	r1, r4
 8028298:	f7ff fdd2 	bl	8027e40 <_Bfree>
 802829c:	4628      	mov	r0, r5
 802829e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80282a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80282a6:	3301      	adds	r3, #1
 80282a8:	e7c1      	b.n	802822e <__lshift+0x4a>
 80282aa:	3904      	subs	r1, #4
 80282ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80282b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80282b4:	4298      	cmp	r0, r3
 80282b6:	d8f9      	bhi.n	80282ac <__lshift+0xc8>
 80282b8:	e7ea      	b.n	8028290 <__lshift+0xac>
 80282ba:	bf00      	nop
 80282bc:	08046381 	.word	0x08046381
 80282c0:	08046392 	.word	0x08046392

080282c4 <__mcmp>:
 80282c4:	b530      	push	{r4, r5, lr}
 80282c6:	6902      	ldr	r2, [r0, #16]
 80282c8:	690c      	ldr	r4, [r1, #16]
 80282ca:	1b12      	subs	r2, r2, r4
 80282cc:	d10e      	bne.n	80282ec <__mcmp+0x28>
 80282ce:	f100 0314 	add.w	r3, r0, #20
 80282d2:	3114      	adds	r1, #20
 80282d4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80282d8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80282dc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80282e0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80282e4:	42a5      	cmp	r5, r4
 80282e6:	d003      	beq.n	80282f0 <__mcmp+0x2c>
 80282e8:	d305      	bcc.n	80282f6 <__mcmp+0x32>
 80282ea:	2201      	movs	r2, #1
 80282ec:	4610      	mov	r0, r2
 80282ee:	bd30      	pop	{r4, r5, pc}
 80282f0:	4283      	cmp	r3, r0
 80282f2:	d3f3      	bcc.n	80282dc <__mcmp+0x18>
 80282f4:	e7fa      	b.n	80282ec <__mcmp+0x28>
 80282f6:	f04f 32ff 	mov.w	r2, #4294967295
 80282fa:	e7f7      	b.n	80282ec <__mcmp+0x28>

080282fc <__mdiff>:
 80282fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8028300:	460c      	mov	r4, r1
 8028302:	4606      	mov	r6, r0
 8028304:	4611      	mov	r1, r2
 8028306:	4620      	mov	r0, r4
 8028308:	4690      	mov	r8, r2
 802830a:	f7ff ffdb 	bl	80282c4 <__mcmp>
 802830e:	1e05      	subs	r5, r0, #0
 8028310:	d110      	bne.n	8028334 <__mdiff+0x38>
 8028312:	4629      	mov	r1, r5
 8028314:	4630      	mov	r0, r6
 8028316:	f7ff fd53 	bl	8027dc0 <_Balloc>
 802831a:	b930      	cbnz	r0, 802832a <__mdiff+0x2e>
 802831c:	4b3a      	ldr	r3, [pc, #232]	; (8028408 <__mdiff+0x10c>)
 802831e:	4602      	mov	r2, r0
 8028320:	f240 2132 	movw	r1, #562	; 0x232
 8028324:	4839      	ldr	r0, [pc, #228]	; (802840c <__mdiff+0x110>)
 8028326:	f7fe fcb3 	bl	8026c90 <__assert_func>
 802832a:	2301      	movs	r3, #1
 802832c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8028330:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8028334:	bfa4      	itt	ge
 8028336:	4643      	movge	r3, r8
 8028338:	46a0      	movge	r8, r4
 802833a:	4630      	mov	r0, r6
 802833c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8028340:	bfa6      	itte	ge
 8028342:	461c      	movge	r4, r3
 8028344:	2500      	movge	r5, #0
 8028346:	2501      	movlt	r5, #1
 8028348:	f7ff fd3a 	bl	8027dc0 <_Balloc>
 802834c:	b920      	cbnz	r0, 8028358 <__mdiff+0x5c>
 802834e:	4b2e      	ldr	r3, [pc, #184]	; (8028408 <__mdiff+0x10c>)
 8028350:	4602      	mov	r2, r0
 8028352:	f44f 7110 	mov.w	r1, #576	; 0x240
 8028356:	e7e5      	b.n	8028324 <__mdiff+0x28>
 8028358:	f8d8 7010 	ldr.w	r7, [r8, #16]
 802835c:	6926      	ldr	r6, [r4, #16]
 802835e:	60c5      	str	r5, [r0, #12]
 8028360:	f104 0914 	add.w	r9, r4, #20
 8028364:	f108 0514 	add.w	r5, r8, #20
 8028368:	f100 0e14 	add.w	lr, r0, #20
 802836c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8028370:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8028374:	f108 0210 	add.w	r2, r8, #16
 8028378:	46f2      	mov	sl, lr
 802837a:	2100      	movs	r1, #0
 802837c:	f859 3b04 	ldr.w	r3, [r9], #4
 8028380:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8028384:	fa1f f883 	uxth.w	r8, r3
 8028388:	fa11 f18b 	uxtah	r1, r1, fp
 802838c:	0c1b      	lsrs	r3, r3, #16
 802838e:	eba1 0808 	sub.w	r8, r1, r8
 8028392:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8028396:	eb03 4328 	add.w	r3, r3, r8, asr #16
 802839a:	fa1f f888 	uxth.w	r8, r8
 802839e:	1419      	asrs	r1, r3, #16
 80283a0:	454e      	cmp	r6, r9
 80283a2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80283a6:	f84a 3b04 	str.w	r3, [sl], #4
 80283aa:	d8e7      	bhi.n	802837c <__mdiff+0x80>
 80283ac:	1b33      	subs	r3, r6, r4
 80283ae:	3b15      	subs	r3, #21
 80283b0:	f023 0303 	bic.w	r3, r3, #3
 80283b4:	3304      	adds	r3, #4
 80283b6:	3415      	adds	r4, #21
 80283b8:	42a6      	cmp	r6, r4
 80283ba:	bf38      	it	cc
 80283bc:	2304      	movcc	r3, #4
 80283be:	441d      	add	r5, r3
 80283c0:	4473      	add	r3, lr
 80283c2:	469e      	mov	lr, r3
 80283c4:	462e      	mov	r6, r5
 80283c6:	4566      	cmp	r6, ip
 80283c8:	d30e      	bcc.n	80283e8 <__mdiff+0xec>
 80283ca:	f10c 0203 	add.w	r2, ip, #3
 80283ce:	1b52      	subs	r2, r2, r5
 80283d0:	f022 0203 	bic.w	r2, r2, #3
 80283d4:	3d03      	subs	r5, #3
 80283d6:	45ac      	cmp	ip, r5
 80283d8:	bf38      	it	cc
 80283da:	2200      	movcc	r2, #0
 80283dc:	441a      	add	r2, r3
 80283de:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80283e2:	b17b      	cbz	r3, 8028404 <__mdiff+0x108>
 80283e4:	6107      	str	r7, [r0, #16]
 80283e6:	e7a3      	b.n	8028330 <__mdiff+0x34>
 80283e8:	f856 8b04 	ldr.w	r8, [r6], #4
 80283ec:	fa11 f288 	uxtah	r2, r1, r8
 80283f0:	1414      	asrs	r4, r2, #16
 80283f2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80283f6:	b292      	uxth	r2, r2
 80283f8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80283fc:	f84e 2b04 	str.w	r2, [lr], #4
 8028400:	1421      	asrs	r1, r4, #16
 8028402:	e7e0      	b.n	80283c6 <__mdiff+0xca>
 8028404:	3f01      	subs	r7, #1
 8028406:	e7ea      	b.n	80283de <__mdiff+0xe2>
 8028408:	08046381 	.word	0x08046381
 802840c:	08046392 	.word	0x08046392

08028410 <__d2b>:
 8028410:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8028414:	4689      	mov	r9, r1
 8028416:	2101      	movs	r1, #1
 8028418:	ec57 6b10 	vmov	r6, r7, d0
 802841c:	4690      	mov	r8, r2
 802841e:	f7ff fccf 	bl	8027dc0 <_Balloc>
 8028422:	4604      	mov	r4, r0
 8028424:	b930      	cbnz	r0, 8028434 <__d2b+0x24>
 8028426:	4602      	mov	r2, r0
 8028428:	4b25      	ldr	r3, [pc, #148]	; (80284c0 <__d2b+0xb0>)
 802842a:	4826      	ldr	r0, [pc, #152]	; (80284c4 <__d2b+0xb4>)
 802842c:	f240 310a 	movw	r1, #778	; 0x30a
 8028430:	f7fe fc2e 	bl	8026c90 <__assert_func>
 8028434:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8028438:	f3c7 0313 	ubfx	r3, r7, #0, #20
 802843c:	bb35      	cbnz	r5, 802848c <__d2b+0x7c>
 802843e:	2e00      	cmp	r6, #0
 8028440:	9301      	str	r3, [sp, #4]
 8028442:	d028      	beq.n	8028496 <__d2b+0x86>
 8028444:	4668      	mov	r0, sp
 8028446:	9600      	str	r6, [sp, #0]
 8028448:	f7ff fd82 	bl	8027f50 <__lo0bits>
 802844c:	9900      	ldr	r1, [sp, #0]
 802844e:	b300      	cbz	r0, 8028492 <__d2b+0x82>
 8028450:	9a01      	ldr	r2, [sp, #4]
 8028452:	f1c0 0320 	rsb	r3, r0, #32
 8028456:	fa02 f303 	lsl.w	r3, r2, r3
 802845a:	430b      	orrs	r3, r1
 802845c:	40c2      	lsrs	r2, r0
 802845e:	6163      	str	r3, [r4, #20]
 8028460:	9201      	str	r2, [sp, #4]
 8028462:	9b01      	ldr	r3, [sp, #4]
 8028464:	61a3      	str	r3, [r4, #24]
 8028466:	2b00      	cmp	r3, #0
 8028468:	bf14      	ite	ne
 802846a:	2202      	movne	r2, #2
 802846c:	2201      	moveq	r2, #1
 802846e:	6122      	str	r2, [r4, #16]
 8028470:	b1d5      	cbz	r5, 80284a8 <__d2b+0x98>
 8028472:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8028476:	4405      	add	r5, r0
 8028478:	f8c9 5000 	str.w	r5, [r9]
 802847c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8028480:	f8c8 0000 	str.w	r0, [r8]
 8028484:	4620      	mov	r0, r4
 8028486:	b003      	add	sp, #12
 8028488:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802848c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8028490:	e7d5      	b.n	802843e <__d2b+0x2e>
 8028492:	6161      	str	r1, [r4, #20]
 8028494:	e7e5      	b.n	8028462 <__d2b+0x52>
 8028496:	a801      	add	r0, sp, #4
 8028498:	f7ff fd5a 	bl	8027f50 <__lo0bits>
 802849c:	9b01      	ldr	r3, [sp, #4]
 802849e:	6163      	str	r3, [r4, #20]
 80284a0:	2201      	movs	r2, #1
 80284a2:	6122      	str	r2, [r4, #16]
 80284a4:	3020      	adds	r0, #32
 80284a6:	e7e3      	b.n	8028470 <__d2b+0x60>
 80284a8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80284ac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80284b0:	f8c9 0000 	str.w	r0, [r9]
 80284b4:	6918      	ldr	r0, [r3, #16]
 80284b6:	f7ff fd2b 	bl	8027f10 <__hi0bits>
 80284ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80284be:	e7df      	b.n	8028480 <__d2b+0x70>
 80284c0:	08046381 	.word	0x08046381
 80284c4:	08046392 	.word	0x08046392

080284c8 <_calloc_r>:
 80284c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80284ca:	fba1 2402 	umull	r2, r4, r1, r2
 80284ce:	b94c      	cbnz	r4, 80284e4 <_calloc_r+0x1c>
 80284d0:	4611      	mov	r1, r2
 80284d2:	9201      	str	r2, [sp, #4]
 80284d4:	f7fc fad6 	bl	8024a84 <_malloc_r>
 80284d8:	9a01      	ldr	r2, [sp, #4]
 80284da:	4605      	mov	r5, r0
 80284dc:	b930      	cbnz	r0, 80284ec <_calloc_r+0x24>
 80284de:	4628      	mov	r0, r5
 80284e0:	b003      	add	sp, #12
 80284e2:	bd30      	pop	{r4, r5, pc}
 80284e4:	220c      	movs	r2, #12
 80284e6:	6002      	str	r2, [r0, #0]
 80284e8:	2500      	movs	r5, #0
 80284ea:	e7f8      	b.n	80284de <_calloc_r+0x16>
 80284ec:	4621      	mov	r1, r4
 80284ee:	f7fb ffe3 	bl	80244b8 <memset>
 80284f2:	e7f4      	b.n	80284de <_calloc_r+0x16>

080284f4 <__ssputs_r>:
 80284f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80284f8:	688e      	ldr	r6, [r1, #8]
 80284fa:	429e      	cmp	r6, r3
 80284fc:	4682      	mov	sl, r0
 80284fe:	460c      	mov	r4, r1
 8028500:	4690      	mov	r8, r2
 8028502:	461f      	mov	r7, r3
 8028504:	d838      	bhi.n	8028578 <__ssputs_r+0x84>
 8028506:	898a      	ldrh	r2, [r1, #12]
 8028508:	f412 6f90 	tst.w	r2, #1152	; 0x480
 802850c:	d032      	beq.n	8028574 <__ssputs_r+0x80>
 802850e:	6825      	ldr	r5, [r4, #0]
 8028510:	6909      	ldr	r1, [r1, #16]
 8028512:	eba5 0901 	sub.w	r9, r5, r1
 8028516:	6965      	ldr	r5, [r4, #20]
 8028518:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 802851c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8028520:	3301      	adds	r3, #1
 8028522:	444b      	add	r3, r9
 8028524:	106d      	asrs	r5, r5, #1
 8028526:	429d      	cmp	r5, r3
 8028528:	bf38      	it	cc
 802852a:	461d      	movcc	r5, r3
 802852c:	0553      	lsls	r3, r2, #21
 802852e:	d531      	bpl.n	8028594 <__ssputs_r+0xa0>
 8028530:	4629      	mov	r1, r5
 8028532:	f7fc faa7 	bl	8024a84 <_malloc_r>
 8028536:	4606      	mov	r6, r0
 8028538:	b950      	cbnz	r0, 8028550 <__ssputs_r+0x5c>
 802853a:	230c      	movs	r3, #12
 802853c:	f8ca 3000 	str.w	r3, [sl]
 8028540:	89a3      	ldrh	r3, [r4, #12]
 8028542:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8028546:	81a3      	strh	r3, [r4, #12]
 8028548:	f04f 30ff 	mov.w	r0, #4294967295
 802854c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8028550:	6921      	ldr	r1, [r4, #16]
 8028552:	464a      	mov	r2, r9
 8028554:	f7fb ff88 	bl	8024468 <memcpy>
 8028558:	89a3      	ldrh	r3, [r4, #12]
 802855a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 802855e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8028562:	81a3      	strh	r3, [r4, #12]
 8028564:	6126      	str	r6, [r4, #16]
 8028566:	6165      	str	r5, [r4, #20]
 8028568:	444e      	add	r6, r9
 802856a:	eba5 0509 	sub.w	r5, r5, r9
 802856e:	6026      	str	r6, [r4, #0]
 8028570:	60a5      	str	r5, [r4, #8]
 8028572:	463e      	mov	r6, r7
 8028574:	42be      	cmp	r6, r7
 8028576:	d900      	bls.n	802857a <__ssputs_r+0x86>
 8028578:	463e      	mov	r6, r7
 802857a:	6820      	ldr	r0, [r4, #0]
 802857c:	4632      	mov	r2, r6
 802857e:	4641      	mov	r1, r8
 8028580:	f7fb ff80 	bl	8024484 <memmove>
 8028584:	68a3      	ldr	r3, [r4, #8]
 8028586:	1b9b      	subs	r3, r3, r6
 8028588:	60a3      	str	r3, [r4, #8]
 802858a:	6823      	ldr	r3, [r4, #0]
 802858c:	4433      	add	r3, r6
 802858e:	6023      	str	r3, [r4, #0]
 8028590:	2000      	movs	r0, #0
 8028592:	e7db      	b.n	802854c <__ssputs_r+0x58>
 8028594:	462a      	mov	r2, r5
 8028596:	f000 fec5 	bl	8029324 <_realloc_r>
 802859a:	4606      	mov	r6, r0
 802859c:	2800      	cmp	r0, #0
 802859e:	d1e1      	bne.n	8028564 <__ssputs_r+0x70>
 80285a0:	6921      	ldr	r1, [r4, #16]
 80285a2:	4650      	mov	r0, sl
 80285a4:	f7fc fa02 	bl	80249ac <_free_r>
 80285a8:	e7c7      	b.n	802853a <__ssputs_r+0x46>
 80285aa:	Address 0x00000000080285aa is out of bounds.


080285ac <_svfiprintf_r>:
 80285ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80285b0:	4698      	mov	r8, r3
 80285b2:	898b      	ldrh	r3, [r1, #12]
 80285b4:	061b      	lsls	r3, r3, #24
 80285b6:	b09d      	sub	sp, #116	; 0x74
 80285b8:	4607      	mov	r7, r0
 80285ba:	460d      	mov	r5, r1
 80285bc:	4614      	mov	r4, r2
 80285be:	d50e      	bpl.n	80285de <_svfiprintf_r+0x32>
 80285c0:	690b      	ldr	r3, [r1, #16]
 80285c2:	b963      	cbnz	r3, 80285de <_svfiprintf_r+0x32>
 80285c4:	2140      	movs	r1, #64	; 0x40
 80285c6:	f7fc fa5d 	bl	8024a84 <_malloc_r>
 80285ca:	6028      	str	r0, [r5, #0]
 80285cc:	6128      	str	r0, [r5, #16]
 80285ce:	b920      	cbnz	r0, 80285da <_svfiprintf_r+0x2e>
 80285d0:	230c      	movs	r3, #12
 80285d2:	603b      	str	r3, [r7, #0]
 80285d4:	f04f 30ff 	mov.w	r0, #4294967295
 80285d8:	e0d1      	b.n	802877e <_svfiprintf_r+0x1d2>
 80285da:	2340      	movs	r3, #64	; 0x40
 80285dc:	616b      	str	r3, [r5, #20]
 80285de:	2300      	movs	r3, #0
 80285e0:	9309      	str	r3, [sp, #36]	; 0x24
 80285e2:	2320      	movs	r3, #32
 80285e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80285e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80285ec:	2330      	movs	r3, #48	; 0x30
 80285ee:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8028798 <_svfiprintf_r+0x1ec>
 80285f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80285f6:	f04f 0901 	mov.w	r9, #1
 80285fa:	4623      	mov	r3, r4
 80285fc:	469a      	mov	sl, r3
 80285fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8028602:	b10a      	cbz	r2, 8028608 <_svfiprintf_r+0x5c>
 8028604:	2a25      	cmp	r2, #37	; 0x25
 8028606:	d1f9      	bne.n	80285fc <_svfiprintf_r+0x50>
 8028608:	ebba 0b04 	subs.w	fp, sl, r4
 802860c:	d00b      	beq.n	8028626 <_svfiprintf_r+0x7a>
 802860e:	465b      	mov	r3, fp
 8028610:	4622      	mov	r2, r4
 8028612:	4629      	mov	r1, r5
 8028614:	4638      	mov	r0, r7
 8028616:	f7ff ff6d 	bl	80284f4 <__ssputs_r>
 802861a:	3001      	adds	r0, #1
 802861c:	f000 80aa 	beq.w	8028774 <_svfiprintf_r+0x1c8>
 8028620:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8028622:	445a      	add	r2, fp
 8028624:	9209      	str	r2, [sp, #36]	; 0x24
 8028626:	f89a 3000 	ldrb.w	r3, [sl]
 802862a:	2b00      	cmp	r3, #0
 802862c:	f000 80a2 	beq.w	8028774 <_svfiprintf_r+0x1c8>
 8028630:	2300      	movs	r3, #0
 8028632:	f04f 32ff 	mov.w	r2, #4294967295
 8028636:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802863a:	f10a 0a01 	add.w	sl, sl, #1
 802863e:	9304      	str	r3, [sp, #16]
 8028640:	9307      	str	r3, [sp, #28]
 8028642:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8028646:	931a      	str	r3, [sp, #104]	; 0x68
 8028648:	4654      	mov	r4, sl
 802864a:	2205      	movs	r2, #5
 802864c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8028650:	4851      	ldr	r0, [pc, #324]	; (8028798 <_svfiprintf_r+0x1ec>)
 8028652:	f7d7 fe0d 	bl	8000270 <memchr>
 8028656:	9a04      	ldr	r2, [sp, #16]
 8028658:	b9d8      	cbnz	r0, 8028692 <_svfiprintf_r+0xe6>
 802865a:	06d0      	lsls	r0, r2, #27
 802865c:	bf44      	itt	mi
 802865e:	2320      	movmi	r3, #32
 8028660:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8028664:	0711      	lsls	r1, r2, #28
 8028666:	bf44      	itt	mi
 8028668:	232b      	movmi	r3, #43	; 0x2b
 802866a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802866e:	f89a 3000 	ldrb.w	r3, [sl]
 8028672:	2b2a      	cmp	r3, #42	; 0x2a
 8028674:	d015      	beq.n	80286a2 <_svfiprintf_r+0xf6>
 8028676:	9a07      	ldr	r2, [sp, #28]
 8028678:	4654      	mov	r4, sl
 802867a:	2000      	movs	r0, #0
 802867c:	f04f 0c0a 	mov.w	ip, #10
 8028680:	4621      	mov	r1, r4
 8028682:	f811 3b01 	ldrb.w	r3, [r1], #1
 8028686:	3b30      	subs	r3, #48	; 0x30
 8028688:	2b09      	cmp	r3, #9
 802868a:	d94e      	bls.n	802872a <_svfiprintf_r+0x17e>
 802868c:	b1b0      	cbz	r0, 80286bc <_svfiprintf_r+0x110>
 802868e:	9207      	str	r2, [sp, #28]
 8028690:	e014      	b.n	80286bc <_svfiprintf_r+0x110>
 8028692:	eba0 0308 	sub.w	r3, r0, r8
 8028696:	fa09 f303 	lsl.w	r3, r9, r3
 802869a:	4313      	orrs	r3, r2
 802869c:	9304      	str	r3, [sp, #16]
 802869e:	46a2      	mov	sl, r4
 80286a0:	e7d2      	b.n	8028648 <_svfiprintf_r+0x9c>
 80286a2:	9b03      	ldr	r3, [sp, #12]
 80286a4:	1d19      	adds	r1, r3, #4
 80286a6:	681b      	ldr	r3, [r3, #0]
 80286a8:	9103      	str	r1, [sp, #12]
 80286aa:	2b00      	cmp	r3, #0
 80286ac:	bfbb      	ittet	lt
 80286ae:	425b      	neglt	r3, r3
 80286b0:	f042 0202 	orrlt.w	r2, r2, #2
 80286b4:	9307      	strge	r3, [sp, #28]
 80286b6:	9307      	strlt	r3, [sp, #28]
 80286b8:	bfb8      	it	lt
 80286ba:	9204      	strlt	r2, [sp, #16]
 80286bc:	7823      	ldrb	r3, [r4, #0]
 80286be:	2b2e      	cmp	r3, #46	; 0x2e
 80286c0:	d10c      	bne.n	80286dc <_svfiprintf_r+0x130>
 80286c2:	7863      	ldrb	r3, [r4, #1]
 80286c4:	2b2a      	cmp	r3, #42	; 0x2a
 80286c6:	d135      	bne.n	8028734 <_svfiprintf_r+0x188>
 80286c8:	9b03      	ldr	r3, [sp, #12]
 80286ca:	1d1a      	adds	r2, r3, #4
 80286cc:	681b      	ldr	r3, [r3, #0]
 80286ce:	9203      	str	r2, [sp, #12]
 80286d0:	2b00      	cmp	r3, #0
 80286d2:	bfb8      	it	lt
 80286d4:	f04f 33ff 	movlt.w	r3, #4294967295
 80286d8:	3402      	adds	r4, #2
 80286da:	9305      	str	r3, [sp, #20]
 80286dc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80287a8 <_svfiprintf_r+0x1fc>
 80286e0:	7821      	ldrb	r1, [r4, #0]
 80286e2:	2203      	movs	r2, #3
 80286e4:	4650      	mov	r0, sl
 80286e6:	f7d7 fdc3 	bl	8000270 <memchr>
 80286ea:	b140      	cbz	r0, 80286fe <_svfiprintf_r+0x152>
 80286ec:	2340      	movs	r3, #64	; 0x40
 80286ee:	eba0 000a 	sub.w	r0, r0, sl
 80286f2:	fa03 f000 	lsl.w	r0, r3, r0
 80286f6:	9b04      	ldr	r3, [sp, #16]
 80286f8:	4303      	orrs	r3, r0
 80286fa:	3401      	adds	r4, #1
 80286fc:	9304      	str	r3, [sp, #16]
 80286fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8028702:	4826      	ldr	r0, [pc, #152]	; (802879c <_svfiprintf_r+0x1f0>)
 8028704:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8028708:	2206      	movs	r2, #6
 802870a:	f7d7 fdb1 	bl	8000270 <memchr>
 802870e:	2800      	cmp	r0, #0
 8028710:	d038      	beq.n	8028784 <_svfiprintf_r+0x1d8>
 8028712:	4b23      	ldr	r3, [pc, #140]	; (80287a0 <_svfiprintf_r+0x1f4>)
 8028714:	bb1b      	cbnz	r3, 802875e <_svfiprintf_r+0x1b2>
 8028716:	9b03      	ldr	r3, [sp, #12]
 8028718:	3307      	adds	r3, #7
 802871a:	f023 0307 	bic.w	r3, r3, #7
 802871e:	3308      	adds	r3, #8
 8028720:	9303      	str	r3, [sp, #12]
 8028722:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8028724:	4433      	add	r3, r6
 8028726:	9309      	str	r3, [sp, #36]	; 0x24
 8028728:	e767      	b.n	80285fa <_svfiprintf_r+0x4e>
 802872a:	fb0c 3202 	mla	r2, ip, r2, r3
 802872e:	460c      	mov	r4, r1
 8028730:	2001      	movs	r0, #1
 8028732:	e7a5      	b.n	8028680 <_svfiprintf_r+0xd4>
 8028734:	2300      	movs	r3, #0
 8028736:	3401      	adds	r4, #1
 8028738:	9305      	str	r3, [sp, #20]
 802873a:	4619      	mov	r1, r3
 802873c:	f04f 0c0a 	mov.w	ip, #10
 8028740:	4620      	mov	r0, r4
 8028742:	f810 2b01 	ldrb.w	r2, [r0], #1
 8028746:	3a30      	subs	r2, #48	; 0x30
 8028748:	2a09      	cmp	r2, #9
 802874a:	d903      	bls.n	8028754 <_svfiprintf_r+0x1a8>
 802874c:	2b00      	cmp	r3, #0
 802874e:	d0c5      	beq.n	80286dc <_svfiprintf_r+0x130>
 8028750:	9105      	str	r1, [sp, #20]
 8028752:	e7c3      	b.n	80286dc <_svfiprintf_r+0x130>
 8028754:	fb0c 2101 	mla	r1, ip, r1, r2
 8028758:	4604      	mov	r4, r0
 802875a:	2301      	movs	r3, #1
 802875c:	e7f0      	b.n	8028740 <_svfiprintf_r+0x194>
 802875e:	ab03      	add	r3, sp, #12
 8028760:	9300      	str	r3, [sp, #0]
 8028762:	462a      	mov	r2, r5
 8028764:	4b0f      	ldr	r3, [pc, #60]	; (80287a4 <_svfiprintf_r+0x1f8>)
 8028766:	a904      	add	r1, sp, #16
 8028768:	4638      	mov	r0, r7
 802876a:	f7fc fa91 	bl	8024c90 <_printf_float>
 802876e:	1c42      	adds	r2, r0, #1
 8028770:	4606      	mov	r6, r0
 8028772:	d1d6      	bne.n	8028722 <_svfiprintf_r+0x176>
 8028774:	89ab      	ldrh	r3, [r5, #12]
 8028776:	065b      	lsls	r3, r3, #25
 8028778:	f53f af2c 	bmi.w	80285d4 <_svfiprintf_r+0x28>
 802877c:	9809      	ldr	r0, [sp, #36]	; 0x24
 802877e:	b01d      	add	sp, #116	; 0x74
 8028780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8028784:	ab03      	add	r3, sp, #12
 8028786:	9300      	str	r3, [sp, #0]
 8028788:	462a      	mov	r2, r5
 802878a:	4b06      	ldr	r3, [pc, #24]	; (80287a4 <_svfiprintf_r+0x1f8>)
 802878c:	a904      	add	r1, sp, #16
 802878e:	4638      	mov	r0, r7
 8028790:	f7fc fd0a 	bl	80251a8 <_printf_i>
 8028794:	e7eb      	b.n	802876e <_svfiprintf_r+0x1c2>
 8028796:	bf00      	nop
 8028798:	080464ec 	.word	0x080464ec
 802879c:	080464f6 	.word	0x080464f6
 80287a0:	08024c91 	.word	0x08024c91
 80287a4:	080284f5 	.word	0x080284f5
 80287a8:	080464f2 	.word	0x080464f2

080287ac <_sungetc_r>:
 80287ac:	b538      	push	{r3, r4, r5, lr}
 80287ae:	1c4b      	adds	r3, r1, #1
 80287b0:	4614      	mov	r4, r2
 80287b2:	d103      	bne.n	80287bc <_sungetc_r+0x10>
 80287b4:	f04f 35ff 	mov.w	r5, #4294967295
 80287b8:	4628      	mov	r0, r5
 80287ba:	bd38      	pop	{r3, r4, r5, pc}
 80287bc:	8993      	ldrh	r3, [r2, #12]
 80287be:	f023 0320 	bic.w	r3, r3, #32
 80287c2:	8193      	strh	r3, [r2, #12]
 80287c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80287c6:	6852      	ldr	r2, [r2, #4]
 80287c8:	b2cd      	uxtb	r5, r1
 80287ca:	b18b      	cbz	r3, 80287f0 <_sungetc_r+0x44>
 80287cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80287ce:	4293      	cmp	r3, r2
 80287d0:	dd08      	ble.n	80287e4 <_sungetc_r+0x38>
 80287d2:	6823      	ldr	r3, [r4, #0]
 80287d4:	1e5a      	subs	r2, r3, #1
 80287d6:	6022      	str	r2, [r4, #0]
 80287d8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80287dc:	6863      	ldr	r3, [r4, #4]
 80287de:	3301      	adds	r3, #1
 80287e0:	6063      	str	r3, [r4, #4]
 80287e2:	e7e9      	b.n	80287b8 <_sungetc_r+0xc>
 80287e4:	4621      	mov	r1, r4
 80287e6:	f000 fd1b 	bl	8029220 <__submore>
 80287ea:	2800      	cmp	r0, #0
 80287ec:	d0f1      	beq.n	80287d2 <_sungetc_r+0x26>
 80287ee:	e7e1      	b.n	80287b4 <_sungetc_r+0x8>
 80287f0:	6921      	ldr	r1, [r4, #16]
 80287f2:	6823      	ldr	r3, [r4, #0]
 80287f4:	b151      	cbz	r1, 802880c <_sungetc_r+0x60>
 80287f6:	4299      	cmp	r1, r3
 80287f8:	d208      	bcs.n	802880c <_sungetc_r+0x60>
 80287fa:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80287fe:	42a9      	cmp	r1, r5
 8028800:	d104      	bne.n	802880c <_sungetc_r+0x60>
 8028802:	3b01      	subs	r3, #1
 8028804:	3201      	adds	r2, #1
 8028806:	6023      	str	r3, [r4, #0]
 8028808:	6062      	str	r2, [r4, #4]
 802880a:	e7d5      	b.n	80287b8 <_sungetc_r+0xc>
 802880c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8028810:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8028814:	6363      	str	r3, [r4, #52]	; 0x34
 8028816:	2303      	movs	r3, #3
 8028818:	63a3      	str	r3, [r4, #56]	; 0x38
 802881a:	4623      	mov	r3, r4
 802881c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8028820:	6023      	str	r3, [r4, #0]
 8028822:	2301      	movs	r3, #1
 8028824:	e7dc      	b.n	80287e0 <_sungetc_r+0x34>

08028826 <__ssrefill_r>:
 8028826:	b510      	push	{r4, lr}
 8028828:	460c      	mov	r4, r1
 802882a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 802882c:	b169      	cbz	r1, 802884a <__ssrefill_r+0x24>
 802882e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8028832:	4299      	cmp	r1, r3
 8028834:	d001      	beq.n	802883a <__ssrefill_r+0x14>
 8028836:	f7fc f8b9 	bl	80249ac <_free_r>
 802883a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 802883c:	6063      	str	r3, [r4, #4]
 802883e:	2000      	movs	r0, #0
 8028840:	6360      	str	r0, [r4, #52]	; 0x34
 8028842:	b113      	cbz	r3, 802884a <__ssrefill_r+0x24>
 8028844:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8028846:	6023      	str	r3, [r4, #0]
 8028848:	bd10      	pop	{r4, pc}
 802884a:	6923      	ldr	r3, [r4, #16]
 802884c:	6023      	str	r3, [r4, #0]
 802884e:	2300      	movs	r3, #0
 8028850:	6063      	str	r3, [r4, #4]
 8028852:	89a3      	ldrh	r3, [r4, #12]
 8028854:	f043 0320 	orr.w	r3, r3, #32
 8028858:	81a3      	strh	r3, [r4, #12]
 802885a:	f04f 30ff 	mov.w	r0, #4294967295
 802885e:	e7f3      	b.n	8028848 <__ssrefill_r+0x22>

08028860 <__ssvfiscanf_r>:
 8028860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8028864:	460c      	mov	r4, r1
 8028866:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 802886a:	2100      	movs	r1, #0
 802886c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8028870:	49a6      	ldr	r1, [pc, #664]	; (8028b0c <__ssvfiscanf_r+0x2ac>)
 8028872:	91a0      	str	r1, [sp, #640]	; 0x280
 8028874:	f10d 0804 	add.w	r8, sp, #4
 8028878:	49a5      	ldr	r1, [pc, #660]	; (8028b10 <__ssvfiscanf_r+0x2b0>)
 802887a:	4fa6      	ldr	r7, [pc, #664]	; (8028b14 <__ssvfiscanf_r+0x2b4>)
 802887c:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8028b18 <__ssvfiscanf_r+0x2b8>
 8028880:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8028884:	4606      	mov	r6, r0
 8028886:	91a1      	str	r1, [sp, #644]	; 0x284
 8028888:	9300      	str	r3, [sp, #0]
 802888a:	7813      	ldrb	r3, [r2, #0]
 802888c:	2b00      	cmp	r3, #0
 802888e:	f000 815a 	beq.w	8028b46 <__ssvfiscanf_r+0x2e6>
 8028892:	5dd9      	ldrb	r1, [r3, r7]
 8028894:	f011 0108 	ands.w	r1, r1, #8
 8028898:	f102 0501 	add.w	r5, r2, #1
 802889c:	d019      	beq.n	80288d2 <__ssvfiscanf_r+0x72>
 802889e:	6863      	ldr	r3, [r4, #4]
 80288a0:	2b00      	cmp	r3, #0
 80288a2:	dd0f      	ble.n	80288c4 <__ssvfiscanf_r+0x64>
 80288a4:	6823      	ldr	r3, [r4, #0]
 80288a6:	781a      	ldrb	r2, [r3, #0]
 80288a8:	5cba      	ldrb	r2, [r7, r2]
 80288aa:	0712      	lsls	r2, r2, #28
 80288ac:	d401      	bmi.n	80288b2 <__ssvfiscanf_r+0x52>
 80288ae:	462a      	mov	r2, r5
 80288b0:	e7eb      	b.n	802888a <__ssvfiscanf_r+0x2a>
 80288b2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80288b4:	3201      	adds	r2, #1
 80288b6:	9245      	str	r2, [sp, #276]	; 0x114
 80288b8:	6862      	ldr	r2, [r4, #4]
 80288ba:	3301      	adds	r3, #1
 80288bc:	3a01      	subs	r2, #1
 80288be:	6062      	str	r2, [r4, #4]
 80288c0:	6023      	str	r3, [r4, #0]
 80288c2:	e7ec      	b.n	802889e <__ssvfiscanf_r+0x3e>
 80288c4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80288c6:	4621      	mov	r1, r4
 80288c8:	4630      	mov	r0, r6
 80288ca:	4798      	blx	r3
 80288cc:	2800      	cmp	r0, #0
 80288ce:	d0e9      	beq.n	80288a4 <__ssvfiscanf_r+0x44>
 80288d0:	e7ed      	b.n	80288ae <__ssvfiscanf_r+0x4e>
 80288d2:	2b25      	cmp	r3, #37	; 0x25
 80288d4:	d012      	beq.n	80288fc <__ssvfiscanf_r+0x9c>
 80288d6:	469a      	mov	sl, r3
 80288d8:	6863      	ldr	r3, [r4, #4]
 80288da:	2b00      	cmp	r3, #0
 80288dc:	f340 8091 	ble.w	8028a02 <__ssvfiscanf_r+0x1a2>
 80288e0:	6822      	ldr	r2, [r4, #0]
 80288e2:	7813      	ldrb	r3, [r2, #0]
 80288e4:	4553      	cmp	r3, sl
 80288e6:	f040 812e 	bne.w	8028b46 <__ssvfiscanf_r+0x2e6>
 80288ea:	6863      	ldr	r3, [r4, #4]
 80288ec:	3b01      	subs	r3, #1
 80288ee:	6063      	str	r3, [r4, #4]
 80288f0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80288f2:	3201      	adds	r2, #1
 80288f4:	3301      	adds	r3, #1
 80288f6:	6022      	str	r2, [r4, #0]
 80288f8:	9345      	str	r3, [sp, #276]	; 0x114
 80288fa:	e7d8      	b.n	80288ae <__ssvfiscanf_r+0x4e>
 80288fc:	9141      	str	r1, [sp, #260]	; 0x104
 80288fe:	9143      	str	r1, [sp, #268]	; 0x10c
 8028900:	7853      	ldrb	r3, [r2, #1]
 8028902:	2b2a      	cmp	r3, #42	; 0x2a
 8028904:	bf02      	ittt	eq
 8028906:	2310      	moveq	r3, #16
 8028908:	1c95      	addeq	r5, r2, #2
 802890a:	9341      	streq	r3, [sp, #260]	; 0x104
 802890c:	220a      	movs	r2, #10
 802890e:	46aa      	mov	sl, r5
 8028910:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8028914:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8028918:	2b09      	cmp	r3, #9
 802891a:	d91d      	bls.n	8028958 <__ssvfiscanf_r+0xf8>
 802891c:	487e      	ldr	r0, [pc, #504]	; (8028b18 <__ssvfiscanf_r+0x2b8>)
 802891e:	2203      	movs	r2, #3
 8028920:	f7d7 fca6 	bl	8000270 <memchr>
 8028924:	b140      	cbz	r0, 8028938 <__ssvfiscanf_r+0xd8>
 8028926:	2301      	movs	r3, #1
 8028928:	eba0 0009 	sub.w	r0, r0, r9
 802892c:	fa03 f000 	lsl.w	r0, r3, r0
 8028930:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8028932:	4318      	orrs	r0, r3
 8028934:	9041      	str	r0, [sp, #260]	; 0x104
 8028936:	4655      	mov	r5, sl
 8028938:	f815 3b01 	ldrb.w	r3, [r5], #1
 802893c:	2b78      	cmp	r3, #120	; 0x78
 802893e:	d806      	bhi.n	802894e <__ssvfiscanf_r+0xee>
 8028940:	2b57      	cmp	r3, #87	; 0x57
 8028942:	d810      	bhi.n	8028966 <__ssvfiscanf_r+0x106>
 8028944:	2b25      	cmp	r3, #37	; 0x25
 8028946:	d0c6      	beq.n	80288d6 <__ssvfiscanf_r+0x76>
 8028948:	d856      	bhi.n	80289f8 <__ssvfiscanf_r+0x198>
 802894a:	2b00      	cmp	r3, #0
 802894c:	d064      	beq.n	8028a18 <__ssvfiscanf_r+0x1b8>
 802894e:	2303      	movs	r3, #3
 8028950:	9347      	str	r3, [sp, #284]	; 0x11c
 8028952:	230a      	movs	r3, #10
 8028954:	9342      	str	r3, [sp, #264]	; 0x108
 8028956:	e071      	b.n	8028a3c <__ssvfiscanf_r+0x1dc>
 8028958:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 802895a:	fb02 1103 	mla	r1, r2, r3, r1
 802895e:	3930      	subs	r1, #48	; 0x30
 8028960:	9143      	str	r1, [sp, #268]	; 0x10c
 8028962:	4655      	mov	r5, sl
 8028964:	e7d3      	b.n	802890e <__ssvfiscanf_r+0xae>
 8028966:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 802896a:	2a20      	cmp	r2, #32
 802896c:	d8ef      	bhi.n	802894e <__ssvfiscanf_r+0xee>
 802896e:	a101      	add	r1, pc, #4	; (adr r1, 8028974 <__ssvfiscanf_r+0x114>)
 8028970:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8028974:	08028a27 	.word	0x08028a27
 8028978:	0802894f 	.word	0x0802894f
 802897c:	0802894f 	.word	0x0802894f
 8028980:	08028a85 	.word	0x08028a85
 8028984:	0802894f 	.word	0x0802894f
 8028988:	0802894f 	.word	0x0802894f
 802898c:	0802894f 	.word	0x0802894f
 8028990:	0802894f 	.word	0x0802894f
 8028994:	0802894f 	.word	0x0802894f
 8028998:	0802894f 	.word	0x0802894f
 802899c:	0802894f 	.word	0x0802894f
 80289a0:	08028a9b 	.word	0x08028a9b
 80289a4:	08028a71 	.word	0x08028a71
 80289a8:	080289ff 	.word	0x080289ff
 80289ac:	080289ff 	.word	0x080289ff
 80289b0:	080289ff 	.word	0x080289ff
 80289b4:	0802894f 	.word	0x0802894f
 80289b8:	08028a75 	.word	0x08028a75
 80289bc:	0802894f 	.word	0x0802894f
 80289c0:	0802894f 	.word	0x0802894f
 80289c4:	0802894f 	.word	0x0802894f
 80289c8:	0802894f 	.word	0x0802894f
 80289cc:	08028aab 	.word	0x08028aab
 80289d0:	08028a7d 	.word	0x08028a7d
 80289d4:	08028a1f 	.word	0x08028a1f
 80289d8:	0802894f 	.word	0x0802894f
 80289dc:	0802894f 	.word	0x0802894f
 80289e0:	08028aa7 	.word	0x08028aa7
 80289e4:	0802894f 	.word	0x0802894f
 80289e8:	08028a71 	.word	0x08028a71
 80289ec:	0802894f 	.word	0x0802894f
 80289f0:	0802894f 	.word	0x0802894f
 80289f4:	08028a27 	.word	0x08028a27
 80289f8:	3b45      	subs	r3, #69	; 0x45
 80289fa:	2b02      	cmp	r3, #2
 80289fc:	d8a7      	bhi.n	802894e <__ssvfiscanf_r+0xee>
 80289fe:	2305      	movs	r3, #5
 8028a00:	e01b      	b.n	8028a3a <__ssvfiscanf_r+0x1da>
 8028a02:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8028a04:	4621      	mov	r1, r4
 8028a06:	4630      	mov	r0, r6
 8028a08:	4798      	blx	r3
 8028a0a:	2800      	cmp	r0, #0
 8028a0c:	f43f af68 	beq.w	80288e0 <__ssvfiscanf_r+0x80>
 8028a10:	9844      	ldr	r0, [sp, #272]	; 0x110
 8028a12:	2800      	cmp	r0, #0
 8028a14:	f040 808d 	bne.w	8028b32 <__ssvfiscanf_r+0x2d2>
 8028a18:	f04f 30ff 	mov.w	r0, #4294967295
 8028a1c:	e08f      	b.n	8028b3e <__ssvfiscanf_r+0x2de>
 8028a1e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8028a20:	f042 0220 	orr.w	r2, r2, #32
 8028a24:	9241      	str	r2, [sp, #260]	; 0x104
 8028a26:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8028a28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8028a2c:	9241      	str	r2, [sp, #260]	; 0x104
 8028a2e:	2210      	movs	r2, #16
 8028a30:	2b6f      	cmp	r3, #111	; 0x6f
 8028a32:	9242      	str	r2, [sp, #264]	; 0x108
 8028a34:	bf34      	ite	cc
 8028a36:	2303      	movcc	r3, #3
 8028a38:	2304      	movcs	r3, #4
 8028a3a:	9347      	str	r3, [sp, #284]	; 0x11c
 8028a3c:	6863      	ldr	r3, [r4, #4]
 8028a3e:	2b00      	cmp	r3, #0
 8028a40:	dd42      	ble.n	8028ac8 <__ssvfiscanf_r+0x268>
 8028a42:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8028a44:	0659      	lsls	r1, r3, #25
 8028a46:	d404      	bmi.n	8028a52 <__ssvfiscanf_r+0x1f2>
 8028a48:	6823      	ldr	r3, [r4, #0]
 8028a4a:	781a      	ldrb	r2, [r3, #0]
 8028a4c:	5cba      	ldrb	r2, [r7, r2]
 8028a4e:	0712      	lsls	r2, r2, #28
 8028a50:	d441      	bmi.n	8028ad6 <__ssvfiscanf_r+0x276>
 8028a52:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8028a54:	2b02      	cmp	r3, #2
 8028a56:	dc50      	bgt.n	8028afa <__ssvfiscanf_r+0x29a>
 8028a58:	466b      	mov	r3, sp
 8028a5a:	4622      	mov	r2, r4
 8028a5c:	a941      	add	r1, sp, #260	; 0x104
 8028a5e:	4630      	mov	r0, r6
 8028a60:	f000 f9d0 	bl	8028e04 <_scanf_chars>
 8028a64:	2801      	cmp	r0, #1
 8028a66:	d06e      	beq.n	8028b46 <__ssvfiscanf_r+0x2e6>
 8028a68:	2802      	cmp	r0, #2
 8028a6a:	f47f af20 	bne.w	80288ae <__ssvfiscanf_r+0x4e>
 8028a6e:	e7cf      	b.n	8028a10 <__ssvfiscanf_r+0x1b0>
 8028a70:	220a      	movs	r2, #10
 8028a72:	e7dd      	b.n	8028a30 <__ssvfiscanf_r+0x1d0>
 8028a74:	2300      	movs	r3, #0
 8028a76:	9342      	str	r3, [sp, #264]	; 0x108
 8028a78:	2303      	movs	r3, #3
 8028a7a:	e7de      	b.n	8028a3a <__ssvfiscanf_r+0x1da>
 8028a7c:	2308      	movs	r3, #8
 8028a7e:	9342      	str	r3, [sp, #264]	; 0x108
 8028a80:	2304      	movs	r3, #4
 8028a82:	e7da      	b.n	8028a3a <__ssvfiscanf_r+0x1da>
 8028a84:	4629      	mov	r1, r5
 8028a86:	4640      	mov	r0, r8
 8028a88:	f000 fb92 	bl	80291b0 <__sccl>
 8028a8c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8028a8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8028a92:	9341      	str	r3, [sp, #260]	; 0x104
 8028a94:	4605      	mov	r5, r0
 8028a96:	2301      	movs	r3, #1
 8028a98:	e7cf      	b.n	8028a3a <__ssvfiscanf_r+0x1da>
 8028a9a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8028a9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8028aa0:	9341      	str	r3, [sp, #260]	; 0x104
 8028aa2:	2300      	movs	r3, #0
 8028aa4:	e7c9      	b.n	8028a3a <__ssvfiscanf_r+0x1da>
 8028aa6:	2302      	movs	r3, #2
 8028aa8:	e7c7      	b.n	8028a3a <__ssvfiscanf_r+0x1da>
 8028aaa:	9841      	ldr	r0, [sp, #260]	; 0x104
 8028aac:	06c3      	lsls	r3, r0, #27
 8028aae:	f53f aefe 	bmi.w	80288ae <__ssvfiscanf_r+0x4e>
 8028ab2:	9b00      	ldr	r3, [sp, #0]
 8028ab4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8028ab6:	1d19      	adds	r1, r3, #4
 8028ab8:	9100      	str	r1, [sp, #0]
 8028aba:	681b      	ldr	r3, [r3, #0]
 8028abc:	f010 0f01 	tst.w	r0, #1
 8028ac0:	bf14      	ite	ne
 8028ac2:	801a      	strhne	r2, [r3, #0]
 8028ac4:	601a      	streq	r2, [r3, #0]
 8028ac6:	e6f2      	b.n	80288ae <__ssvfiscanf_r+0x4e>
 8028ac8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8028aca:	4621      	mov	r1, r4
 8028acc:	4630      	mov	r0, r6
 8028ace:	4798      	blx	r3
 8028ad0:	2800      	cmp	r0, #0
 8028ad2:	d0b6      	beq.n	8028a42 <__ssvfiscanf_r+0x1e2>
 8028ad4:	e79c      	b.n	8028a10 <__ssvfiscanf_r+0x1b0>
 8028ad6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8028ad8:	3201      	adds	r2, #1
 8028ada:	9245      	str	r2, [sp, #276]	; 0x114
 8028adc:	6862      	ldr	r2, [r4, #4]
 8028ade:	3a01      	subs	r2, #1
 8028ae0:	2a00      	cmp	r2, #0
 8028ae2:	6062      	str	r2, [r4, #4]
 8028ae4:	dd02      	ble.n	8028aec <__ssvfiscanf_r+0x28c>
 8028ae6:	3301      	adds	r3, #1
 8028ae8:	6023      	str	r3, [r4, #0]
 8028aea:	e7ad      	b.n	8028a48 <__ssvfiscanf_r+0x1e8>
 8028aec:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8028aee:	4621      	mov	r1, r4
 8028af0:	4630      	mov	r0, r6
 8028af2:	4798      	blx	r3
 8028af4:	2800      	cmp	r0, #0
 8028af6:	d0a7      	beq.n	8028a48 <__ssvfiscanf_r+0x1e8>
 8028af8:	e78a      	b.n	8028a10 <__ssvfiscanf_r+0x1b0>
 8028afa:	2b04      	cmp	r3, #4
 8028afc:	dc0e      	bgt.n	8028b1c <__ssvfiscanf_r+0x2bc>
 8028afe:	466b      	mov	r3, sp
 8028b00:	4622      	mov	r2, r4
 8028b02:	a941      	add	r1, sp, #260	; 0x104
 8028b04:	4630      	mov	r0, r6
 8028b06:	f000 f9d7 	bl	8028eb8 <_scanf_i>
 8028b0a:	e7ab      	b.n	8028a64 <__ssvfiscanf_r+0x204>
 8028b0c:	080287ad 	.word	0x080287ad
 8028b10:	08028827 	.word	0x08028827
 8028b14:	08045c41 	.word	0x08045c41
 8028b18:	080464f2 	.word	0x080464f2
 8028b1c:	4b0b      	ldr	r3, [pc, #44]	; (8028b4c <__ssvfiscanf_r+0x2ec>)
 8028b1e:	2b00      	cmp	r3, #0
 8028b20:	f43f aec5 	beq.w	80288ae <__ssvfiscanf_r+0x4e>
 8028b24:	466b      	mov	r3, sp
 8028b26:	4622      	mov	r2, r4
 8028b28:	a941      	add	r1, sp, #260	; 0x104
 8028b2a:	4630      	mov	r0, r6
 8028b2c:	f3af 8000 	nop.w
 8028b30:	e798      	b.n	8028a64 <__ssvfiscanf_r+0x204>
 8028b32:	89a3      	ldrh	r3, [r4, #12]
 8028b34:	f013 0f40 	tst.w	r3, #64	; 0x40
 8028b38:	bf18      	it	ne
 8028b3a:	f04f 30ff 	movne.w	r0, #4294967295
 8028b3e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8028b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8028b46:	9844      	ldr	r0, [sp, #272]	; 0x110
 8028b48:	e7f9      	b.n	8028b3e <__ssvfiscanf_r+0x2de>
 8028b4a:	bf00      	nop
 8028b4c:	00000000 	.word	0x00000000

08028b50 <__sfputc_r>:
 8028b50:	6893      	ldr	r3, [r2, #8]
 8028b52:	3b01      	subs	r3, #1
 8028b54:	2b00      	cmp	r3, #0
 8028b56:	b410      	push	{r4}
 8028b58:	6093      	str	r3, [r2, #8]
 8028b5a:	da08      	bge.n	8028b6e <__sfputc_r+0x1e>
 8028b5c:	6994      	ldr	r4, [r2, #24]
 8028b5e:	42a3      	cmp	r3, r4
 8028b60:	db01      	blt.n	8028b66 <__sfputc_r+0x16>
 8028b62:	290a      	cmp	r1, #10
 8028b64:	d103      	bne.n	8028b6e <__sfputc_r+0x1e>
 8028b66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8028b6a:	f7fd bf73 	b.w	8026a54 <__swbuf_r>
 8028b6e:	6813      	ldr	r3, [r2, #0]
 8028b70:	1c58      	adds	r0, r3, #1
 8028b72:	6010      	str	r0, [r2, #0]
 8028b74:	7019      	strb	r1, [r3, #0]
 8028b76:	4608      	mov	r0, r1
 8028b78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8028b7c:	4770      	bx	lr

08028b7e <__sfputs_r>:
 8028b7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8028b80:	4606      	mov	r6, r0
 8028b82:	460f      	mov	r7, r1
 8028b84:	4614      	mov	r4, r2
 8028b86:	18d5      	adds	r5, r2, r3
 8028b88:	42ac      	cmp	r4, r5
 8028b8a:	d101      	bne.n	8028b90 <__sfputs_r+0x12>
 8028b8c:	2000      	movs	r0, #0
 8028b8e:	e007      	b.n	8028ba0 <__sfputs_r+0x22>
 8028b90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8028b94:	463a      	mov	r2, r7
 8028b96:	4630      	mov	r0, r6
 8028b98:	f7ff ffda 	bl	8028b50 <__sfputc_r>
 8028b9c:	1c43      	adds	r3, r0, #1
 8028b9e:	d1f3      	bne.n	8028b88 <__sfputs_r+0xa>
 8028ba0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8028ba2:	Address 0x0000000008028ba2 is out of bounds.


08028ba4 <_vfiprintf_r>:
 8028ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8028ba8:	460d      	mov	r5, r1
 8028baa:	b09d      	sub	sp, #116	; 0x74
 8028bac:	4614      	mov	r4, r2
 8028bae:	4698      	mov	r8, r3
 8028bb0:	4606      	mov	r6, r0
 8028bb2:	b118      	cbz	r0, 8028bbc <_vfiprintf_r+0x18>
 8028bb4:	6983      	ldr	r3, [r0, #24]
 8028bb6:	b90b      	cbnz	r3, 8028bbc <_vfiprintf_r+0x18>
 8028bb8:	f7fb fa5c 	bl	8024074 <__sinit>
 8028bbc:	4b89      	ldr	r3, [pc, #548]	; (8028de4 <_vfiprintf_r+0x240>)
 8028bbe:	429d      	cmp	r5, r3
 8028bc0:	d11b      	bne.n	8028bfa <_vfiprintf_r+0x56>
 8028bc2:	6875      	ldr	r5, [r6, #4]
 8028bc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8028bc6:	07d9      	lsls	r1, r3, #31
 8028bc8:	d405      	bmi.n	8028bd6 <_vfiprintf_r+0x32>
 8028bca:	89ab      	ldrh	r3, [r5, #12]
 8028bcc:	059a      	lsls	r2, r3, #22
 8028bce:	d402      	bmi.n	8028bd6 <_vfiprintf_r+0x32>
 8028bd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8028bd2:	f7fb fc25 	bl	8024420 <__retarget_lock_acquire_recursive>
 8028bd6:	89ab      	ldrh	r3, [r5, #12]
 8028bd8:	071b      	lsls	r3, r3, #28
 8028bda:	d501      	bpl.n	8028be0 <_vfiprintf_r+0x3c>
 8028bdc:	692b      	ldr	r3, [r5, #16]
 8028bde:	b9eb      	cbnz	r3, 8028c1c <_vfiprintf_r+0x78>
 8028be0:	4629      	mov	r1, r5
 8028be2:	4630      	mov	r0, r6
 8028be4:	f7fd ff9a 	bl	8026b1c <__swsetup_r>
 8028be8:	b1c0      	cbz	r0, 8028c1c <_vfiprintf_r+0x78>
 8028bea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8028bec:	07dc      	lsls	r4, r3, #31
 8028bee:	d50e      	bpl.n	8028c0e <_vfiprintf_r+0x6a>
 8028bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8028bf4:	b01d      	add	sp, #116	; 0x74
 8028bf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8028bfa:	4b7b      	ldr	r3, [pc, #492]	; (8028de8 <_vfiprintf_r+0x244>)
 8028bfc:	429d      	cmp	r5, r3
 8028bfe:	d101      	bne.n	8028c04 <_vfiprintf_r+0x60>
 8028c00:	68b5      	ldr	r5, [r6, #8]
 8028c02:	e7df      	b.n	8028bc4 <_vfiprintf_r+0x20>
 8028c04:	4b79      	ldr	r3, [pc, #484]	; (8028dec <_vfiprintf_r+0x248>)
 8028c06:	429d      	cmp	r5, r3
 8028c08:	bf08      	it	eq
 8028c0a:	68f5      	ldreq	r5, [r6, #12]
 8028c0c:	e7da      	b.n	8028bc4 <_vfiprintf_r+0x20>
 8028c0e:	89ab      	ldrh	r3, [r5, #12]
 8028c10:	0598      	lsls	r0, r3, #22
 8028c12:	d4ed      	bmi.n	8028bf0 <_vfiprintf_r+0x4c>
 8028c14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8028c16:	f7fb fc05 	bl	8024424 <__retarget_lock_release_recursive>
 8028c1a:	e7e9      	b.n	8028bf0 <_vfiprintf_r+0x4c>
 8028c1c:	2300      	movs	r3, #0
 8028c1e:	9309      	str	r3, [sp, #36]	; 0x24
 8028c20:	2320      	movs	r3, #32
 8028c22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8028c26:	f8cd 800c 	str.w	r8, [sp, #12]
 8028c2a:	2330      	movs	r3, #48	; 0x30
 8028c2c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8028df0 <_vfiprintf_r+0x24c>
 8028c30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8028c34:	f04f 0901 	mov.w	r9, #1
 8028c38:	4623      	mov	r3, r4
 8028c3a:	469a      	mov	sl, r3
 8028c3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8028c40:	b10a      	cbz	r2, 8028c46 <_vfiprintf_r+0xa2>
 8028c42:	2a25      	cmp	r2, #37	; 0x25
 8028c44:	d1f9      	bne.n	8028c3a <_vfiprintf_r+0x96>
 8028c46:	ebba 0b04 	subs.w	fp, sl, r4
 8028c4a:	d00b      	beq.n	8028c64 <_vfiprintf_r+0xc0>
 8028c4c:	465b      	mov	r3, fp
 8028c4e:	4622      	mov	r2, r4
 8028c50:	4629      	mov	r1, r5
 8028c52:	4630      	mov	r0, r6
 8028c54:	f7ff ff93 	bl	8028b7e <__sfputs_r>
 8028c58:	3001      	adds	r0, #1
 8028c5a:	f000 80aa 	beq.w	8028db2 <_vfiprintf_r+0x20e>
 8028c5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8028c60:	445a      	add	r2, fp
 8028c62:	9209      	str	r2, [sp, #36]	; 0x24
 8028c64:	f89a 3000 	ldrb.w	r3, [sl]
 8028c68:	2b00      	cmp	r3, #0
 8028c6a:	f000 80a2 	beq.w	8028db2 <_vfiprintf_r+0x20e>
 8028c6e:	2300      	movs	r3, #0
 8028c70:	f04f 32ff 	mov.w	r2, #4294967295
 8028c74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8028c78:	f10a 0a01 	add.w	sl, sl, #1
 8028c7c:	9304      	str	r3, [sp, #16]
 8028c7e:	9307      	str	r3, [sp, #28]
 8028c80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8028c84:	931a      	str	r3, [sp, #104]	; 0x68
 8028c86:	4654      	mov	r4, sl
 8028c88:	2205      	movs	r2, #5
 8028c8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8028c8e:	4858      	ldr	r0, [pc, #352]	; (8028df0 <_vfiprintf_r+0x24c>)
 8028c90:	f7d7 faee 	bl	8000270 <memchr>
 8028c94:	9a04      	ldr	r2, [sp, #16]
 8028c96:	b9d8      	cbnz	r0, 8028cd0 <_vfiprintf_r+0x12c>
 8028c98:	06d1      	lsls	r1, r2, #27
 8028c9a:	bf44      	itt	mi
 8028c9c:	2320      	movmi	r3, #32
 8028c9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8028ca2:	0713      	lsls	r3, r2, #28
 8028ca4:	bf44      	itt	mi
 8028ca6:	232b      	movmi	r3, #43	; 0x2b
 8028ca8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8028cac:	f89a 3000 	ldrb.w	r3, [sl]
 8028cb0:	2b2a      	cmp	r3, #42	; 0x2a
 8028cb2:	d015      	beq.n	8028ce0 <_vfiprintf_r+0x13c>
 8028cb4:	9a07      	ldr	r2, [sp, #28]
 8028cb6:	4654      	mov	r4, sl
 8028cb8:	2000      	movs	r0, #0
 8028cba:	f04f 0c0a 	mov.w	ip, #10
 8028cbe:	4621      	mov	r1, r4
 8028cc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8028cc4:	3b30      	subs	r3, #48	; 0x30
 8028cc6:	2b09      	cmp	r3, #9
 8028cc8:	d94e      	bls.n	8028d68 <_vfiprintf_r+0x1c4>
 8028cca:	b1b0      	cbz	r0, 8028cfa <_vfiprintf_r+0x156>
 8028ccc:	9207      	str	r2, [sp, #28]
 8028cce:	e014      	b.n	8028cfa <_vfiprintf_r+0x156>
 8028cd0:	eba0 0308 	sub.w	r3, r0, r8
 8028cd4:	fa09 f303 	lsl.w	r3, r9, r3
 8028cd8:	4313      	orrs	r3, r2
 8028cda:	9304      	str	r3, [sp, #16]
 8028cdc:	46a2      	mov	sl, r4
 8028cde:	e7d2      	b.n	8028c86 <_vfiprintf_r+0xe2>
 8028ce0:	9b03      	ldr	r3, [sp, #12]
 8028ce2:	1d19      	adds	r1, r3, #4
 8028ce4:	681b      	ldr	r3, [r3, #0]
 8028ce6:	9103      	str	r1, [sp, #12]
 8028ce8:	2b00      	cmp	r3, #0
 8028cea:	bfbb      	ittet	lt
 8028cec:	425b      	neglt	r3, r3
 8028cee:	f042 0202 	orrlt.w	r2, r2, #2
 8028cf2:	9307      	strge	r3, [sp, #28]
 8028cf4:	9307      	strlt	r3, [sp, #28]
 8028cf6:	bfb8      	it	lt
 8028cf8:	9204      	strlt	r2, [sp, #16]
 8028cfa:	7823      	ldrb	r3, [r4, #0]
 8028cfc:	2b2e      	cmp	r3, #46	; 0x2e
 8028cfe:	d10c      	bne.n	8028d1a <_vfiprintf_r+0x176>
 8028d00:	7863      	ldrb	r3, [r4, #1]
 8028d02:	2b2a      	cmp	r3, #42	; 0x2a
 8028d04:	d135      	bne.n	8028d72 <_vfiprintf_r+0x1ce>
 8028d06:	9b03      	ldr	r3, [sp, #12]
 8028d08:	1d1a      	adds	r2, r3, #4
 8028d0a:	681b      	ldr	r3, [r3, #0]
 8028d0c:	9203      	str	r2, [sp, #12]
 8028d0e:	2b00      	cmp	r3, #0
 8028d10:	bfb8      	it	lt
 8028d12:	f04f 33ff 	movlt.w	r3, #4294967295
 8028d16:	3402      	adds	r4, #2
 8028d18:	9305      	str	r3, [sp, #20]
 8028d1a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8028e00 <_vfiprintf_r+0x25c>
 8028d1e:	7821      	ldrb	r1, [r4, #0]
 8028d20:	2203      	movs	r2, #3
 8028d22:	4650      	mov	r0, sl
 8028d24:	f7d7 faa4 	bl	8000270 <memchr>
 8028d28:	b140      	cbz	r0, 8028d3c <_vfiprintf_r+0x198>
 8028d2a:	2340      	movs	r3, #64	; 0x40
 8028d2c:	eba0 000a 	sub.w	r0, r0, sl
 8028d30:	fa03 f000 	lsl.w	r0, r3, r0
 8028d34:	9b04      	ldr	r3, [sp, #16]
 8028d36:	4303      	orrs	r3, r0
 8028d38:	3401      	adds	r4, #1
 8028d3a:	9304      	str	r3, [sp, #16]
 8028d3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8028d40:	482c      	ldr	r0, [pc, #176]	; (8028df4 <_vfiprintf_r+0x250>)
 8028d42:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8028d46:	2206      	movs	r2, #6
 8028d48:	f7d7 fa92 	bl	8000270 <memchr>
 8028d4c:	2800      	cmp	r0, #0
 8028d4e:	d03f      	beq.n	8028dd0 <_vfiprintf_r+0x22c>
 8028d50:	4b29      	ldr	r3, [pc, #164]	; (8028df8 <_vfiprintf_r+0x254>)
 8028d52:	bb1b      	cbnz	r3, 8028d9c <_vfiprintf_r+0x1f8>
 8028d54:	9b03      	ldr	r3, [sp, #12]
 8028d56:	3307      	adds	r3, #7
 8028d58:	f023 0307 	bic.w	r3, r3, #7
 8028d5c:	3308      	adds	r3, #8
 8028d5e:	9303      	str	r3, [sp, #12]
 8028d60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8028d62:	443b      	add	r3, r7
 8028d64:	9309      	str	r3, [sp, #36]	; 0x24
 8028d66:	e767      	b.n	8028c38 <_vfiprintf_r+0x94>
 8028d68:	fb0c 3202 	mla	r2, ip, r2, r3
 8028d6c:	460c      	mov	r4, r1
 8028d6e:	2001      	movs	r0, #1
 8028d70:	e7a5      	b.n	8028cbe <_vfiprintf_r+0x11a>
 8028d72:	2300      	movs	r3, #0
 8028d74:	3401      	adds	r4, #1
 8028d76:	9305      	str	r3, [sp, #20]
 8028d78:	4619      	mov	r1, r3
 8028d7a:	f04f 0c0a 	mov.w	ip, #10
 8028d7e:	4620      	mov	r0, r4
 8028d80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8028d84:	3a30      	subs	r2, #48	; 0x30
 8028d86:	2a09      	cmp	r2, #9
 8028d88:	d903      	bls.n	8028d92 <_vfiprintf_r+0x1ee>
 8028d8a:	2b00      	cmp	r3, #0
 8028d8c:	d0c5      	beq.n	8028d1a <_vfiprintf_r+0x176>
 8028d8e:	9105      	str	r1, [sp, #20]
 8028d90:	e7c3      	b.n	8028d1a <_vfiprintf_r+0x176>
 8028d92:	fb0c 2101 	mla	r1, ip, r1, r2
 8028d96:	4604      	mov	r4, r0
 8028d98:	2301      	movs	r3, #1
 8028d9a:	e7f0      	b.n	8028d7e <_vfiprintf_r+0x1da>
 8028d9c:	ab03      	add	r3, sp, #12
 8028d9e:	9300      	str	r3, [sp, #0]
 8028da0:	462a      	mov	r2, r5
 8028da2:	4b16      	ldr	r3, [pc, #88]	; (8028dfc <_vfiprintf_r+0x258>)
 8028da4:	a904      	add	r1, sp, #16
 8028da6:	4630      	mov	r0, r6
 8028da8:	f7fb ff72 	bl	8024c90 <_printf_float>
 8028dac:	4607      	mov	r7, r0
 8028dae:	1c78      	adds	r0, r7, #1
 8028db0:	d1d6      	bne.n	8028d60 <_vfiprintf_r+0x1bc>
 8028db2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8028db4:	07d9      	lsls	r1, r3, #31
 8028db6:	d405      	bmi.n	8028dc4 <_vfiprintf_r+0x220>
 8028db8:	89ab      	ldrh	r3, [r5, #12]
 8028dba:	059a      	lsls	r2, r3, #22
 8028dbc:	d402      	bmi.n	8028dc4 <_vfiprintf_r+0x220>
 8028dbe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8028dc0:	f7fb fb30 	bl	8024424 <__retarget_lock_release_recursive>
 8028dc4:	89ab      	ldrh	r3, [r5, #12]
 8028dc6:	065b      	lsls	r3, r3, #25
 8028dc8:	f53f af12 	bmi.w	8028bf0 <_vfiprintf_r+0x4c>
 8028dcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8028dce:	e711      	b.n	8028bf4 <_vfiprintf_r+0x50>
 8028dd0:	ab03      	add	r3, sp, #12
 8028dd2:	9300      	str	r3, [sp, #0]
 8028dd4:	462a      	mov	r2, r5
 8028dd6:	4b09      	ldr	r3, [pc, #36]	; (8028dfc <_vfiprintf_r+0x258>)
 8028dd8:	a904      	add	r1, sp, #16
 8028dda:	4630      	mov	r0, r6
 8028ddc:	f7fc f9e4 	bl	80251a8 <_printf_i>
 8028de0:	e7e4      	b.n	8028dac <_vfiprintf_r+0x208>
 8028de2:	bf00      	nop
 8028de4:	08045d64 	.word	0x08045d64
 8028de8:	08045d84 	.word	0x08045d84
 8028dec:	08045d44 	.word	0x08045d44
 8028df0:	080464ec 	.word	0x080464ec
 8028df4:	080464f6 	.word	0x080464f6
 8028df8:	08024c91 	.word	0x08024c91
 8028dfc:	08028b7f 	.word	0x08028b7f
 8028e00:	080464f2 	.word	0x080464f2

08028e04 <_scanf_chars>:
 8028e04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8028e08:	4615      	mov	r5, r2
 8028e0a:	688a      	ldr	r2, [r1, #8]
 8028e0c:	4680      	mov	r8, r0
 8028e0e:	460c      	mov	r4, r1
 8028e10:	b932      	cbnz	r2, 8028e20 <_scanf_chars+0x1c>
 8028e12:	698a      	ldr	r2, [r1, #24]
 8028e14:	2a00      	cmp	r2, #0
 8028e16:	bf0c      	ite	eq
 8028e18:	2201      	moveq	r2, #1
 8028e1a:	f04f 32ff 	movne.w	r2, #4294967295
 8028e1e:	608a      	str	r2, [r1, #8]
 8028e20:	6822      	ldr	r2, [r4, #0]
 8028e22:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8028eb4 <_scanf_chars+0xb0>
 8028e26:	06d1      	lsls	r1, r2, #27
 8028e28:	bf5f      	itttt	pl
 8028e2a:	681a      	ldrpl	r2, [r3, #0]
 8028e2c:	1d11      	addpl	r1, r2, #4
 8028e2e:	6019      	strpl	r1, [r3, #0]
 8028e30:	6816      	ldrpl	r6, [r2, #0]
 8028e32:	2700      	movs	r7, #0
 8028e34:	69a0      	ldr	r0, [r4, #24]
 8028e36:	b188      	cbz	r0, 8028e5c <_scanf_chars+0x58>
 8028e38:	2801      	cmp	r0, #1
 8028e3a:	d107      	bne.n	8028e4c <_scanf_chars+0x48>
 8028e3c:	682a      	ldr	r2, [r5, #0]
 8028e3e:	7811      	ldrb	r1, [r2, #0]
 8028e40:	6962      	ldr	r2, [r4, #20]
 8028e42:	5c52      	ldrb	r2, [r2, r1]
 8028e44:	b952      	cbnz	r2, 8028e5c <_scanf_chars+0x58>
 8028e46:	2f00      	cmp	r7, #0
 8028e48:	d031      	beq.n	8028eae <_scanf_chars+0xaa>
 8028e4a:	e022      	b.n	8028e92 <_scanf_chars+0x8e>
 8028e4c:	2802      	cmp	r0, #2
 8028e4e:	d120      	bne.n	8028e92 <_scanf_chars+0x8e>
 8028e50:	682b      	ldr	r3, [r5, #0]
 8028e52:	781b      	ldrb	r3, [r3, #0]
 8028e54:	f813 3009 	ldrb.w	r3, [r3, r9]
 8028e58:	071b      	lsls	r3, r3, #28
 8028e5a:	d41a      	bmi.n	8028e92 <_scanf_chars+0x8e>
 8028e5c:	6823      	ldr	r3, [r4, #0]
 8028e5e:	06da      	lsls	r2, r3, #27
 8028e60:	bf5e      	ittt	pl
 8028e62:	682b      	ldrpl	r3, [r5, #0]
 8028e64:	781b      	ldrbpl	r3, [r3, #0]
 8028e66:	f806 3b01 	strbpl.w	r3, [r6], #1
 8028e6a:	682a      	ldr	r2, [r5, #0]
 8028e6c:	686b      	ldr	r3, [r5, #4]
 8028e6e:	3201      	adds	r2, #1
 8028e70:	602a      	str	r2, [r5, #0]
 8028e72:	68a2      	ldr	r2, [r4, #8]
 8028e74:	3b01      	subs	r3, #1
 8028e76:	3a01      	subs	r2, #1
 8028e78:	606b      	str	r3, [r5, #4]
 8028e7a:	3701      	adds	r7, #1
 8028e7c:	60a2      	str	r2, [r4, #8]
 8028e7e:	b142      	cbz	r2, 8028e92 <_scanf_chars+0x8e>
 8028e80:	2b00      	cmp	r3, #0
 8028e82:	dcd7      	bgt.n	8028e34 <_scanf_chars+0x30>
 8028e84:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8028e88:	4629      	mov	r1, r5
 8028e8a:	4640      	mov	r0, r8
 8028e8c:	4798      	blx	r3
 8028e8e:	2800      	cmp	r0, #0
 8028e90:	d0d0      	beq.n	8028e34 <_scanf_chars+0x30>
 8028e92:	6823      	ldr	r3, [r4, #0]
 8028e94:	f013 0310 	ands.w	r3, r3, #16
 8028e98:	d105      	bne.n	8028ea6 <_scanf_chars+0xa2>
 8028e9a:	68e2      	ldr	r2, [r4, #12]
 8028e9c:	3201      	adds	r2, #1
 8028e9e:	60e2      	str	r2, [r4, #12]
 8028ea0:	69a2      	ldr	r2, [r4, #24]
 8028ea2:	b102      	cbz	r2, 8028ea6 <_scanf_chars+0xa2>
 8028ea4:	7033      	strb	r3, [r6, #0]
 8028ea6:	6923      	ldr	r3, [r4, #16]
 8028ea8:	443b      	add	r3, r7
 8028eaa:	6123      	str	r3, [r4, #16]
 8028eac:	2000      	movs	r0, #0
 8028eae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8028eb2:	bf00      	nop
 8028eb4:	08045c41 	.word	0x08045c41

08028eb8 <_scanf_i>:
 8028eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8028ebc:	4698      	mov	r8, r3
 8028ebe:	4b76      	ldr	r3, [pc, #472]	; (8029098 <_scanf_i+0x1e0>)
 8028ec0:	460c      	mov	r4, r1
 8028ec2:	4682      	mov	sl, r0
 8028ec4:	4616      	mov	r6, r2
 8028ec6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8028eca:	b087      	sub	sp, #28
 8028ecc:	ab03      	add	r3, sp, #12
 8028ece:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8028ed2:	4b72      	ldr	r3, [pc, #456]	; (802909c <_scanf_i+0x1e4>)
 8028ed4:	69a1      	ldr	r1, [r4, #24]
 8028ed6:	4a72      	ldr	r2, [pc, #456]	; (80290a0 <_scanf_i+0x1e8>)
 8028ed8:	2903      	cmp	r1, #3
 8028eda:	bf18      	it	ne
 8028edc:	461a      	movne	r2, r3
 8028ede:	68a3      	ldr	r3, [r4, #8]
 8028ee0:	9201      	str	r2, [sp, #4]
 8028ee2:	1e5a      	subs	r2, r3, #1
 8028ee4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8028ee8:	bf88      	it	hi
 8028eea:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8028eee:	4627      	mov	r7, r4
 8028ef0:	bf82      	ittt	hi
 8028ef2:	eb03 0905 	addhi.w	r9, r3, r5
 8028ef6:	f240 135d 	movwhi	r3, #349	; 0x15d
 8028efa:	60a3      	strhi	r3, [r4, #8]
 8028efc:	f857 3b1c 	ldr.w	r3, [r7], #28
 8028f00:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8028f04:	bf98      	it	ls
 8028f06:	f04f 0900 	movls.w	r9, #0
 8028f0a:	6023      	str	r3, [r4, #0]
 8028f0c:	463d      	mov	r5, r7
 8028f0e:	f04f 0b00 	mov.w	fp, #0
 8028f12:	6831      	ldr	r1, [r6, #0]
 8028f14:	ab03      	add	r3, sp, #12
 8028f16:	7809      	ldrb	r1, [r1, #0]
 8028f18:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8028f1c:	2202      	movs	r2, #2
 8028f1e:	f7d7 f9a7 	bl	8000270 <memchr>
 8028f22:	b328      	cbz	r0, 8028f70 <_scanf_i+0xb8>
 8028f24:	f1bb 0f01 	cmp.w	fp, #1
 8028f28:	d159      	bne.n	8028fde <_scanf_i+0x126>
 8028f2a:	6862      	ldr	r2, [r4, #4]
 8028f2c:	b92a      	cbnz	r2, 8028f3a <_scanf_i+0x82>
 8028f2e:	6822      	ldr	r2, [r4, #0]
 8028f30:	2308      	movs	r3, #8
 8028f32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8028f36:	6063      	str	r3, [r4, #4]
 8028f38:	6022      	str	r2, [r4, #0]
 8028f3a:	6822      	ldr	r2, [r4, #0]
 8028f3c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8028f40:	6022      	str	r2, [r4, #0]
 8028f42:	68a2      	ldr	r2, [r4, #8]
 8028f44:	1e51      	subs	r1, r2, #1
 8028f46:	60a1      	str	r1, [r4, #8]
 8028f48:	b192      	cbz	r2, 8028f70 <_scanf_i+0xb8>
 8028f4a:	6832      	ldr	r2, [r6, #0]
 8028f4c:	1c51      	adds	r1, r2, #1
 8028f4e:	6031      	str	r1, [r6, #0]
 8028f50:	7812      	ldrb	r2, [r2, #0]
 8028f52:	f805 2b01 	strb.w	r2, [r5], #1
 8028f56:	6872      	ldr	r2, [r6, #4]
 8028f58:	3a01      	subs	r2, #1
 8028f5a:	2a00      	cmp	r2, #0
 8028f5c:	6072      	str	r2, [r6, #4]
 8028f5e:	dc07      	bgt.n	8028f70 <_scanf_i+0xb8>
 8028f60:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8028f64:	4631      	mov	r1, r6
 8028f66:	4650      	mov	r0, sl
 8028f68:	4790      	blx	r2
 8028f6a:	2800      	cmp	r0, #0
 8028f6c:	f040 8085 	bne.w	802907a <_scanf_i+0x1c2>
 8028f70:	f10b 0b01 	add.w	fp, fp, #1
 8028f74:	f1bb 0f03 	cmp.w	fp, #3
 8028f78:	d1cb      	bne.n	8028f12 <_scanf_i+0x5a>
 8028f7a:	6863      	ldr	r3, [r4, #4]
 8028f7c:	b90b      	cbnz	r3, 8028f82 <_scanf_i+0xca>
 8028f7e:	230a      	movs	r3, #10
 8028f80:	6063      	str	r3, [r4, #4]
 8028f82:	6863      	ldr	r3, [r4, #4]
 8028f84:	4947      	ldr	r1, [pc, #284]	; (80290a4 <_scanf_i+0x1ec>)
 8028f86:	6960      	ldr	r0, [r4, #20]
 8028f88:	1ac9      	subs	r1, r1, r3
 8028f8a:	f000 f911 	bl	80291b0 <__sccl>
 8028f8e:	f04f 0b00 	mov.w	fp, #0
 8028f92:	68a3      	ldr	r3, [r4, #8]
 8028f94:	6822      	ldr	r2, [r4, #0]
 8028f96:	2b00      	cmp	r3, #0
 8028f98:	d03d      	beq.n	8029016 <_scanf_i+0x15e>
 8028f9a:	6831      	ldr	r1, [r6, #0]
 8028f9c:	6960      	ldr	r0, [r4, #20]
 8028f9e:	f891 c000 	ldrb.w	ip, [r1]
 8028fa2:	f810 000c 	ldrb.w	r0, [r0, ip]
 8028fa6:	2800      	cmp	r0, #0
 8028fa8:	d035      	beq.n	8029016 <_scanf_i+0x15e>
 8028faa:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8028fae:	d124      	bne.n	8028ffa <_scanf_i+0x142>
 8028fb0:	0510      	lsls	r0, r2, #20
 8028fb2:	d522      	bpl.n	8028ffa <_scanf_i+0x142>
 8028fb4:	f10b 0b01 	add.w	fp, fp, #1
 8028fb8:	f1b9 0f00 	cmp.w	r9, #0
 8028fbc:	d003      	beq.n	8028fc6 <_scanf_i+0x10e>
 8028fbe:	3301      	adds	r3, #1
 8028fc0:	f109 39ff 	add.w	r9, r9, #4294967295
 8028fc4:	60a3      	str	r3, [r4, #8]
 8028fc6:	6873      	ldr	r3, [r6, #4]
 8028fc8:	3b01      	subs	r3, #1
 8028fca:	2b00      	cmp	r3, #0
 8028fcc:	6073      	str	r3, [r6, #4]
 8028fce:	dd1b      	ble.n	8029008 <_scanf_i+0x150>
 8028fd0:	6833      	ldr	r3, [r6, #0]
 8028fd2:	3301      	adds	r3, #1
 8028fd4:	6033      	str	r3, [r6, #0]
 8028fd6:	68a3      	ldr	r3, [r4, #8]
 8028fd8:	3b01      	subs	r3, #1
 8028fda:	60a3      	str	r3, [r4, #8]
 8028fdc:	e7d9      	b.n	8028f92 <_scanf_i+0xda>
 8028fde:	f1bb 0f02 	cmp.w	fp, #2
 8028fe2:	d1ae      	bne.n	8028f42 <_scanf_i+0x8a>
 8028fe4:	6822      	ldr	r2, [r4, #0]
 8028fe6:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8028fea:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8028fee:	d1bf      	bne.n	8028f70 <_scanf_i+0xb8>
 8028ff0:	2310      	movs	r3, #16
 8028ff2:	6063      	str	r3, [r4, #4]
 8028ff4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8028ff8:	e7a2      	b.n	8028f40 <_scanf_i+0x88>
 8028ffa:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8028ffe:	6022      	str	r2, [r4, #0]
 8029000:	780b      	ldrb	r3, [r1, #0]
 8029002:	f805 3b01 	strb.w	r3, [r5], #1
 8029006:	e7de      	b.n	8028fc6 <_scanf_i+0x10e>
 8029008:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 802900c:	4631      	mov	r1, r6
 802900e:	4650      	mov	r0, sl
 8029010:	4798      	blx	r3
 8029012:	2800      	cmp	r0, #0
 8029014:	d0df      	beq.n	8028fd6 <_scanf_i+0x11e>
 8029016:	6823      	ldr	r3, [r4, #0]
 8029018:	05db      	lsls	r3, r3, #23
 802901a:	d50d      	bpl.n	8029038 <_scanf_i+0x180>
 802901c:	42bd      	cmp	r5, r7
 802901e:	d909      	bls.n	8029034 <_scanf_i+0x17c>
 8029020:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8029024:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8029028:	4632      	mov	r2, r6
 802902a:	4650      	mov	r0, sl
 802902c:	4798      	blx	r3
 802902e:	f105 39ff 	add.w	r9, r5, #4294967295
 8029032:	464d      	mov	r5, r9
 8029034:	42bd      	cmp	r5, r7
 8029036:	d02d      	beq.n	8029094 <_scanf_i+0x1dc>
 8029038:	6822      	ldr	r2, [r4, #0]
 802903a:	f012 0210 	ands.w	r2, r2, #16
 802903e:	d113      	bne.n	8029068 <_scanf_i+0x1b0>
 8029040:	702a      	strb	r2, [r5, #0]
 8029042:	6863      	ldr	r3, [r4, #4]
 8029044:	9e01      	ldr	r6, [sp, #4]
 8029046:	4639      	mov	r1, r7
 8029048:	4650      	mov	r0, sl
 802904a:	47b0      	blx	r6
 802904c:	6821      	ldr	r1, [r4, #0]
 802904e:	f8d8 3000 	ldr.w	r3, [r8]
 8029052:	f011 0f20 	tst.w	r1, #32
 8029056:	d013      	beq.n	8029080 <_scanf_i+0x1c8>
 8029058:	1d1a      	adds	r2, r3, #4
 802905a:	f8c8 2000 	str.w	r2, [r8]
 802905e:	681b      	ldr	r3, [r3, #0]
 8029060:	6018      	str	r0, [r3, #0]
 8029062:	68e3      	ldr	r3, [r4, #12]
 8029064:	3301      	adds	r3, #1
 8029066:	60e3      	str	r3, [r4, #12]
 8029068:	1bed      	subs	r5, r5, r7
 802906a:	44ab      	add	fp, r5
 802906c:	6925      	ldr	r5, [r4, #16]
 802906e:	445d      	add	r5, fp
 8029070:	6125      	str	r5, [r4, #16]
 8029072:	2000      	movs	r0, #0
 8029074:	b007      	add	sp, #28
 8029076:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802907a:	f04f 0b00 	mov.w	fp, #0
 802907e:	e7ca      	b.n	8029016 <_scanf_i+0x15e>
 8029080:	1d1a      	adds	r2, r3, #4
 8029082:	f8c8 2000 	str.w	r2, [r8]
 8029086:	681b      	ldr	r3, [r3, #0]
 8029088:	f011 0f01 	tst.w	r1, #1
 802908c:	bf14      	ite	ne
 802908e:	8018      	strhne	r0, [r3, #0]
 8029090:	6018      	streq	r0, [r3, #0]
 8029092:	e7e6      	b.n	8029062 <_scanf_i+0x1aa>
 8029094:	2001      	movs	r0, #1
 8029096:	e7ed      	b.n	8029074 <_scanf_i+0x1bc>
 8029098:	08029630 	.word	0x08029630
 802909c:	080265c5 	.word	0x080265c5
 80290a0:	080264c9 	.word	0x080264c9
 80290a4:	08046516 	.word	0x08046516

080290a8 <_putc_r>:
 80290a8:	b570      	push	{r4, r5, r6, lr}
 80290aa:	460d      	mov	r5, r1
 80290ac:	4614      	mov	r4, r2
 80290ae:	4606      	mov	r6, r0
 80290b0:	b118      	cbz	r0, 80290ba <_putc_r+0x12>
 80290b2:	6983      	ldr	r3, [r0, #24]
 80290b4:	b90b      	cbnz	r3, 80290ba <_putc_r+0x12>
 80290b6:	f7fa ffdd 	bl	8024074 <__sinit>
 80290ba:	4b1c      	ldr	r3, [pc, #112]	; (802912c <_putc_r+0x84>)
 80290bc:	429c      	cmp	r4, r3
 80290be:	d124      	bne.n	802910a <_putc_r+0x62>
 80290c0:	6874      	ldr	r4, [r6, #4]
 80290c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80290c4:	07d8      	lsls	r0, r3, #31
 80290c6:	d405      	bmi.n	80290d4 <_putc_r+0x2c>
 80290c8:	89a3      	ldrh	r3, [r4, #12]
 80290ca:	0599      	lsls	r1, r3, #22
 80290cc:	d402      	bmi.n	80290d4 <_putc_r+0x2c>
 80290ce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80290d0:	f7fb f9a6 	bl	8024420 <__retarget_lock_acquire_recursive>
 80290d4:	68a3      	ldr	r3, [r4, #8]
 80290d6:	3b01      	subs	r3, #1
 80290d8:	2b00      	cmp	r3, #0
 80290da:	60a3      	str	r3, [r4, #8]
 80290dc:	da05      	bge.n	80290ea <_putc_r+0x42>
 80290de:	69a2      	ldr	r2, [r4, #24]
 80290e0:	4293      	cmp	r3, r2
 80290e2:	db1c      	blt.n	802911e <_putc_r+0x76>
 80290e4:	b2eb      	uxtb	r3, r5
 80290e6:	2b0a      	cmp	r3, #10
 80290e8:	d019      	beq.n	802911e <_putc_r+0x76>
 80290ea:	6823      	ldr	r3, [r4, #0]
 80290ec:	1c5a      	adds	r2, r3, #1
 80290ee:	6022      	str	r2, [r4, #0]
 80290f0:	701d      	strb	r5, [r3, #0]
 80290f2:	b2ed      	uxtb	r5, r5
 80290f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80290f6:	07da      	lsls	r2, r3, #31
 80290f8:	d405      	bmi.n	8029106 <_putc_r+0x5e>
 80290fa:	89a3      	ldrh	r3, [r4, #12]
 80290fc:	059b      	lsls	r3, r3, #22
 80290fe:	d402      	bmi.n	8029106 <_putc_r+0x5e>
 8029100:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8029102:	f7fb f98f 	bl	8024424 <__retarget_lock_release_recursive>
 8029106:	4628      	mov	r0, r5
 8029108:	bd70      	pop	{r4, r5, r6, pc}
 802910a:	4b09      	ldr	r3, [pc, #36]	; (8029130 <_putc_r+0x88>)
 802910c:	429c      	cmp	r4, r3
 802910e:	d101      	bne.n	8029114 <_putc_r+0x6c>
 8029110:	68b4      	ldr	r4, [r6, #8]
 8029112:	e7d6      	b.n	80290c2 <_putc_r+0x1a>
 8029114:	4b07      	ldr	r3, [pc, #28]	; (8029134 <_putc_r+0x8c>)
 8029116:	429c      	cmp	r4, r3
 8029118:	bf08      	it	eq
 802911a:	68f4      	ldreq	r4, [r6, #12]
 802911c:	e7d1      	b.n	80290c2 <_putc_r+0x1a>
 802911e:	4629      	mov	r1, r5
 8029120:	4622      	mov	r2, r4
 8029122:	4630      	mov	r0, r6
 8029124:	f7fd fc96 	bl	8026a54 <__swbuf_r>
 8029128:	4605      	mov	r5, r0
 802912a:	e7e3      	b.n	80290f4 <_putc_r+0x4c>
 802912c:	08045d64 	.word	0x08045d64
 8029130:	08045d84 	.word	0x08045d84
 8029134:	08045d44 	.word	0x08045d44

08029138 <_read_r>:
 8029138:	b538      	push	{r3, r4, r5, lr}
 802913a:	4d07      	ldr	r5, [pc, #28]	; (8029158 <_read_r+0x20>)
 802913c:	4604      	mov	r4, r0
 802913e:	4608      	mov	r0, r1
 8029140:	4611      	mov	r1, r2
 8029142:	2200      	movs	r2, #0
 8029144:	602a      	str	r2, [r5, #0]
 8029146:	461a      	mov	r2, r3
 8029148:	f7de f926 	bl	8007398 <_read>
 802914c:	1c43      	adds	r3, r0, #1
 802914e:	d102      	bne.n	8029156 <_read_r+0x1e>
 8029150:	682b      	ldr	r3, [r5, #0]
 8029152:	b103      	cbz	r3, 8029156 <_read_r+0x1e>
 8029154:	6023      	str	r3, [r4, #0]
 8029156:	bd38      	pop	{r3, r4, r5, pc}
 8029158:	2002fd64 	.word	0x2002fd64

0802915c <__fpclassifyd>:
 802915c:	ec51 0b10 	vmov	r0, r1, d0
 8029160:	b510      	push	{r4, lr}
 8029162:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 8029166:	460b      	mov	r3, r1
 8029168:	d019      	beq.n	802919e <__fpclassifyd+0x42>
 802916a:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 802916e:	490e      	ldr	r1, [pc, #56]	; (80291a8 <__fpclassifyd+0x4c>)
 8029170:	428a      	cmp	r2, r1
 8029172:	d90e      	bls.n	8029192 <__fpclassifyd+0x36>
 8029174:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 8029178:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 802917c:	428a      	cmp	r2, r1
 802917e:	d908      	bls.n	8029192 <__fpclassifyd+0x36>
 8029180:	4a0a      	ldr	r2, [pc, #40]	; (80291ac <__fpclassifyd+0x50>)
 8029182:	4213      	tst	r3, r2
 8029184:	d007      	beq.n	8029196 <__fpclassifyd+0x3a>
 8029186:	4294      	cmp	r4, r2
 8029188:	d107      	bne.n	802919a <__fpclassifyd+0x3e>
 802918a:	fab0 f080 	clz	r0, r0
 802918e:	0940      	lsrs	r0, r0, #5
 8029190:	bd10      	pop	{r4, pc}
 8029192:	2004      	movs	r0, #4
 8029194:	e7fc      	b.n	8029190 <__fpclassifyd+0x34>
 8029196:	2003      	movs	r0, #3
 8029198:	e7fa      	b.n	8029190 <__fpclassifyd+0x34>
 802919a:	2000      	movs	r0, #0
 802919c:	e7f8      	b.n	8029190 <__fpclassifyd+0x34>
 802919e:	2800      	cmp	r0, #0
 80291a0:	d1ee      	bne.n	8029180 <__fpclassifyd+0x24>
 80291a2:	2002      	movs	r0, #2
 80291a4:	e7f4      	b.n	8029190 <__fpclassifyd+0x34>
 80291a6:	bf00      	nop
 80291a8:	7fdfffff 	.word	0x7fdfffff
 80291ac:	7ff00000 	.word	0x7ff00000

080291b0 <__sccl>:
 80291b0:	b570      	push	{r4, r5, r6, lr}
 80291b2:	780b      	ldrb	r3, [r1, #0]
 80291b4:	4604      	mov	r4, r0
 80291b6:	2b5e      	cmp	r3, #94	; 0x5e
 80291b8:	bf0b      	itete	eq
 80291ba:	784b      	ldrbeq	r3, [r1, #1]
 80291bc:	1c48      	addne	r0, r1, #1
 80291be:	1c88      	addeq	r0, r1, #2
 80291c0:	2200      	movne	r2, #0
 80291c2:	bf08      	it	eq
 80291c4:	2201      	moveq	r2, #1
 80291c6:	1e61      	subs	r1, r4, #1
 80291c8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80291cc:	f801 2f01 	strb.w	r2, [r1, #1]!
 80291d0:	42a9      	cmp	r1, r5
 80291d2:	d1fb      	bne.n	80291cc <__sccl+0x1c>
 80291d4:	b90b      	cbnz	r3, 80291da <__sccl+0x2a>
 80291d6:	3801      	subs	r0, #1
 80291d8:	bd70      	pop	{r4, r5, r6, pc}
 80291da:	f082 0201 	eor.w	r2, r2, #1
 80291de:	54e2      	strb	r2, [r4, r3]
 80291e0:	4605      	mov	r5, r0
 80291e2:	4628      	mov	r0, r5
 80291e4:	f810 1b01 	ldrb.w	r1, [r0], #1
 80291e8:	292d      	cmp	r1, #45	; 0x2d
 80291ea:	d006      	beq.n	80291fa <__sccl+0x4a>
 80291ec:	295d      	cmp	r1, #93	; 0x5d
 80291ee:	d0f3      	beq.n	80291d8 <__sccl+0x28>
 80291f0:	b909      	cbnz	r1, 80291f6 <__sccl+0x46>
 80291f2:	4628      	mov	r0, r5
 80291f4:	e7f0      	b.n	80291d8 <__sccl+0x28>
 80291f6:	460b      	mov	r3, r1
 80291f8:	e7f1      	b.n	80291de <__sccl+0x2e>
 80291fa:	786e      	ldrb	r6, [r5, #1]
 80291fc:	2e5d      	cmp	r6, #93	; 0x5d
 80291fe:	d0fa      	beq.n	80291f6 <__sccl+0x46>
 8029200:	42b3      	cmp	r3, r6
 8029202:	dcf8      	bgt.n	80291f6 <__sccl+0x46>
 8029204:	3502      	adds	r5, #2
 8029206:	4619      	mov	r1, r3
 8029208:	3101      	adds	r1, #1
 802920a:	428e      	cmp	r6, r1
 802920c:	5462      	strb	r2, [r4, r1]
 802920e:	dcfb      	bgt.n	8029208 <__sccl+0x58>
 8029210:	1af1      	subs	r1, r6, r3
 8029212:	3901      	subs	r1, #1
 8029214:	1c58      	adds	r0, r3, #1
 8029216:	42b3      	cmp	r3, r6
 8029218:	bfa8      	it	ge
 802921a:	2100      	movge	r1, #0
 802921c:	1843      	adds	r3, r0, r1
 802921e:	e7e0      	b.n	80291e2 <__sccl+0x32>

08029220 <__submore>:
 8029220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8029224:	460c      	mov	r4, r1
 8029226:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8029228:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802922c:	4299      	cmp	r1, r3
 802922e:	d11d      	bne.n	802926c <__submore+0x4c>
 8029230:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8029234:	f7fb fc26 	bl	8024a84 <_malloc_r>
 8029238:	b918      	cbnz	r0, 8029242 <__submore+0x22>
 802923a:	f04f 30ff 	mov.w	r0, #4294967295
 802923e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8029242:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8029246:	63a3      	str	r3, [r4, #56]	; 0x38
 8029248:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 802924c:	6360      	str	r0, [r4, #52]	; 0x34
 802924e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8029252:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8029256:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 802925a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 802925e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8029262:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8029266:	6020      	str	r0, [r4, #0]
 8029268:	2000      	movs	r0, #0
 802926a:	e7e8      	b.n	802923e <__submore+0x1e>
 802926c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 802926e:	0077      	lsls	r7, r6, #1
 8029270:	463a      	mov	r2, r7
 8029272:	f000 f857 	bl	8029324 <_realloc_r>
 8029276:	4605      	mov	r5, r0
 8029278:	2800      	cmp	r0, #0
 802927a:	d0de      	beq.n	802923a <__submore+0x1a>
 802927c:	eb00 0806 	add.w	r8, r0, r6
 8029280:	4601      	mov	r1, r0
 8029282:	4632      	mov	r2, r6
 8029284:	4640      	mov	r0, r8
 8029286:	f7fb f8ef 	bl	8024468 <memcpy>
 802928a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 802928e:	f8c4 8000 	str.w	r8, [r4]
 8029292:	e7e9      	b.n	8029268 <__submore+0x48>

08029294 <abort>:
 8029294:	b508      	push	{r3, lr}
 8029296:	2006      	movs	r0, #6
 8029298:	f000 f89c 	bl	80293d4 <raise>
 802929c:	2001      	movs	r0, #1
 802929e:	f7de f875 	bl	800738c <_exit>
 80292a2:	Address 0x00000000080292a2 is out of bounds.


080292a4 <__env_lock>:
 80292a4:	4801      	ldr	r0, [pc, #4]	; (80292ac <__env_lock+0x8>)
 80292a6:	f7fb b8bb 	b.w	8024420 <__retarget_lock_acquire_recursive>
 80292aa:	bf00      	nop
 80292ac:	2002fd54 	.word	0x2002fd54

080292b0 <__env_unlock>:
 80292b0:	4801      	ldr	r0, [pc, #4]	; (80292b8 <__env_unlock+0x8>)
 80292b2:	f7fb b8b7 	b.w	8024424 <__retarget_lock_release_recursive>
 80292b6:	bf00      	nop
 80292b8:	2002fd54 	.word	0x2002fd54

080292bc <_fstat_r>:
 80292bc:	b538      	push	{r3, r4, r5, lr}
 80292be:	4d07      	ldr	r5, [pc, #28]	; (80292dc <_fstat_r+0x20>)
 80292c0:	2300      	movs	r3, #0
 80292c2:	4604      	mov	r4, r0
 80292c4:	4608      	mov	r0, r1
 80292c6:	4611      	mov	r1, r2
 80292c8:	602b      	str	r3, [r5, #0]
 80292ca:	f7de f877 	bl	80073bc <_fstat>
 80292ce:	1c43      	adds	r3, r0, #1
 80292d0:	d102      	bne.n	80292d8 <_fstat_r+0x1c>
 80292d2:	682b      	ldr	r3, [r5, #0]
 80292d4:	b103      	cbz	r3, 80292d8 <_fstat_r+0x1c>
 80292d6:	6023      	str	r3, [r4, #0]
 80292d8:	bd38      	pop	{r3, r4, r5, pc}
 80292da:	bf00      	nop
 80292dc:	2002fd64 	.word	0x2002fd64

080292e0 <_isatty_r>:
 80292e0:	b538      	push	{r3, r4, r5, lr}
 80292e2:	4d06      	ldr	r5, [pc, #24]	; (80292fc <_isatty_r+0x1c>)
 80292e4:	2300      	movs	r3, #0
 80292e6:	4604      	mov	r4, r0
 80292e8:	4608      	mov	r0, r1
 80292ea:	602b      	str	r3, [r5, #0]
 80292ec:	f7de f86c 	bl	80073c8 <_isatty>
 80292f0:	1c43      	adds	r3, r0, #1
 80292f2:	d102      	bne.n	80292fa <_isatty_r+0x1a>
 80292f4:	682b      	ldr	r3, [r5, #0]
 80292f6:	b103      	cbz	r3, 80292fa <_isatty_r+0x1a>
 80292f8:	6023      	str	r3, [r4, #0]
 80292fa:	bd38      	pop	{r3, r4, r5, pc}
 80292fc:	2002fd64 	.word	0x2002fd64

08029300 <__ascii_mbtowc>:
 8029300:	b082      	sub	sp, #8
 8029302:	b901      	cbnz	r1, 8029306 <__ascii_mbtowc+0x6>
 8029304:	a901      	add	r1, sp, #4
 8029306:	b142      	cbz	r2, 802931a <__ascii_mbtowc+0x1a>
 8029308:	b14b      	cbz	r3, 802931e <__ascii_mbtowc+0x1e>
 802930a:	7813      	ldrb	r3, [r2, #0]
 802930c:	600b      	str	r3, [r1, #0]
 802930e:	7812      	ldrb	r2, [r2, #0]
 8029310:	1e10      	subs	r0, r2, #0
 8029312:	bf18      	it	ne
 8029314:	2001      	movne	r0, #1
 8029316:	b002      	add	sp, #8
 8029318:	4770      	bx	lr
 802931a:	4610      	mov	r0, r2
 802931c:	e7fb      	b.n	8029316 <__ascii_mbtowc+0x16>
 802931e:	f06f 0001 	mvn.w	r0, #1
 8029322:	e7f8      	b.n	8029316 <__ascii_mbtowc+0x16>

08029324 <_realloc_r>:
 8029324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8029328:	4680      	mov	r8, r0
 802932a:	4614      	mov	r4, r2
 802932c:	460e      	mov	r6, r1
 802932e:	b921      	cbnz	r1, 802933a <_realloc_r+0x16>
 8029330:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8029334:	4611      	mov	r1, r2
 8029336:	f7fb bba5 	b.w	8024a84 <_malloc_r>
 802933a:	b92a      	cbnz	r2, 8029348 <_realloc_r+0x24>
 802933c:	f7fb fb36 	bl	80249ac <_free_r>
 8029340:	4625      	mov	r5, r4
 8029342:	4628      	mov	r0, r5
 8029344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8029348:	f000 f86d 	bl	8029426 <_malloc_usable_size_r>
 802934c:	4284      	cmp	r4, r0
 802934e:	4607      	mov	r7, r0
 8029350:	d802      	bhi.n	8029358 <_realloc_r+0x34>
 8029352:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8029356:	d812      	bhi.n	802937e <_realloc_r+0x5a>
 8029358:	4621      	mov	r1, r4
 802935a:	4640      	mov	r0, r8
 802935c:	f7fb fb92 	bl	8024a84 <_malloc_r>
 8029360:	4605      	mov	r5, r0
 8029362:	2800      	cmp	r0, #0
 8029364:	d0ed      	beq.n	8029342 <_realloc_r+0x1e>
 8029366:	42bc      	cmp	r4, r7
 8029368:	4622      	mov	r2, r4
 802936a:	4631      	mov	r1, r6
 802936c:	bf28      	it	cs
 802936e:	463a      	movcs	r2, r7
 8029370:	f7fb f87a 	bl	8024468 <memcpy>
 8029374:	4631      	mov	r1, r6
 8029376:	4640      	mov	r0, r8
 8029378:	f7fb fb18 	bl	80249ac <_free_r>
 802937c:	e7e1      	b.n	8029342 <_realloc_r+0x1e>
 802937e:	4635      	mov	r5, r6
 8029380:	e7df      	b.n	8029342 <_realloc_r+0x1e>

08029382 <_raise_r>:
 8029382:	291f      	cmp	r1, #31
 8029384:	b538      	push	{r3, r4, r5, lr}
 8029386:	4604      	mov	r4, r0
 8029388:	460d      	mov	r5, r1
 802938a:	d904      	bls.n	8029396 <_raise_r+0x14>
 802938c:	2316      	movs	r3, #22
 802938e:	6003      	str	r3, [r0, #0]
 8029390:	f04f 30ff 	mov.w	r0, #4294967295
 8029394:	bd38      	pop	{r3, r4, r5, pc}
 8029396:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8029398:	b112      	cbz	r2, 80293a0 <_raise_r+0x1e>
 802939a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 802939e:	b94b      	cbnz	r3, 80293b4 <_raise_r+0x32>
 80293a0:	4620      	mov	r0, r4
 80293a2:	f000 f831 	bl	8029408 <_getpid_r>
 80293a6:	462a      	mov	r2, r5
 80293a8:	4601      	mov	r1, r0
 80293aa:	4620      	mov	r0, r4
 80293ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80293b0:	f000 b818 	b.w	80293e4 <_kill_r>
 80293b4:	2b01      	cmp	r3, #1
 80293b6:	d00a      	beq.n	80293ce <_raise_r+0x4c>
 80293b8:	1c59      	adds	r1, r3, #1
 80293ba:	d103      	bne.n	80293c4 <_raise_r+0x42>
 80293bc:	2316      	movs	r3, #22
 80293be:	6003      	str	r3, [r0, #0]
 80293c0:	2001      	movs	r0, #1
 80293c2:	e7e7      	b.n	8029394 <_raise_r+0x12>
 80293c4:	2400      	movs	r4, #0
 80293c6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80293ca:	4628      	mov	r0, r5
 80293cc:	4798      	blx	r3
 80293ce:	2000      	movs	r0, #0
 80293d0:	e7e0      	b.n	8029394 <_raise_r+0x12>
 80293d2:	Address 0x00000000080293d2 is out of bounds.


080293d4 <raise>:
 80293d4:	4b02      	ldr	r3, [pc, #8]	; (80293e0 <raise+0xc>)
 80293d6:	4601      	mov	r1, r0
 80293d8:	6818      	ldr	r0, [r3, #0]
 80293da:	f7ff bfd2 	b.w	8029382 <_raise_r>
 80293de:	bf00      	nop
 80293e0:	20000490 	.word	0x20000490

080293e4 <_kill_r>:
 80293e4:	b538      	push	{r3, r4, r5, lr}
 80293e6:	4d07      	ldr	r5, [pc, #28]	; (8029404 <_kill_r+0x20>)
 80293e8:	2300      	movs	r3, #0
 80293ea:	4604      	mov	r4, r0
 80293ec:	4608      	mov	r0, r1
 80293ee:	4611      	mov	r1, r2
 80293f0:	602b      	str	r3, [r5, #0]
 80293f2:	f7dd ffc3 	bl	800737c <_kill>
 80293f6:	1c43      	adds	r3, r0, #1
 80293f8:	d102      	bne.n	8029400 <_kill_r+0x1c>
 80293fa:	682b      	ldr	r3, [r5, #0]
 80293fc:	b103      	cbz	r3, 8029400 <_kill_r+0x1c>
 80293fe:	6023      	str	r3, [r4, #0]
 8029400:	bd38      	pop	{r3, r4, r5, pc}
 8029402:	bf00      	nop
 8029404:	2002fd64 	.word	0x2002fd64

08029408 <_getpid_r>:
 8029408:	f7dd bfb6 	b.w	8007378 <_getpid>

0802940c <__ascii_wctomb>:
 802940c:	b149      	cbz	r1, 8029422 <__ascii_wctomb+0x16>
 802940e:	2aff      	cmp	r2, #255	; 0xff
 8029410:	bf85      	ittet	hi
 8029412:	238a      	movhi	r3, #138	; 0x8a
 8029414:	6003      	strhi	r3, [r0, #0]
 8029416:	700a      	strbls	r2, [r1, #0]
 8029418:	f04f 30ff 	movhi.w	r0, #4294967295
 802941c:	bf98      	it	ls
 802941e:	2001      	movls	r0, #1
 8029420:	4770      	bx	lr
 8029422:	4608      	mov	r0, r1
 8029424:	4770      	bx	lr

08029426 <_malloc_usable_size_r>:
 8029426:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802942a:	1f18      	subs	r0, r3, #4
 802942c:	2b00      	cmp	r3, #0
 802942e:	bfbc      	itt	lt
 8029430:	580b      	ldrlt	r3, [r1, r0]
 8029432:	18c0      	addlt	r0, r0, r3
 8029434:	4770      	bx	lr
 8029436:	Address 0x0000000008029436 is out of bounds.


08029438 <_init>:
 8029438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802943a:	bf00      	nop
 802943c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802943e:	bc08      	pop	{r3}
 8029440:	469e      	mov	lr, r3
 8029442:	4770      	bx	lr

08029444 <_fini>:
 8029444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8029446:	bf00      	nop
 8029448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802944a:	bc08      	pop	{r3}
 802944c:	469e      	mov	lr, r3
 802944e:	4770      	bx	lr
