{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606324159671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606324159680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 22:39:19 2020 " "Processing started: Wed Nov 25 22:39:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606324159680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324159680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modified -c modified " "Command: quartus_map --read_settings_files=on --write_settings_files=off modified -c modified" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324159680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606324160080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606324160080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iram.v 1 1 " "Found 1 design units, including 1 entities, in source file iram.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRAM " "Found entity 1: IRAM" {  } { { "IRAM.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/IRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.v 1 1 " "Found 1 design units, including 1 entities, in source file dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM " "Found entity 1: DRAM" {  } { { "DRAM.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/DRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define.v 0 0 " "Found 0 design units, including 0 entities, in source file define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171414 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Control_Unit.v(25) " "Verilog HDL information at Control_Unit.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606324171414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char7.v 1 1 " "Found 1 design units, including 1 entities, in source file char7.v" { { "Info" "ISGN_ENTITY_NAME" "1 char7 " "Found entity 1: char7" {  } { { "char7.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/char7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topregisterwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file topregisterwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopRegisterWrapper " "Found entity 1: TopRegisterWrapper" {  } { { "TopRegisterWrapper.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/TopRegisterWrapper.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Processor.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pointer_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file pointer_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pointer_MUX " "Found entity 1: Pointer_MUX" {  } { { "Pointer_MUX.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Pointer_MUX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_rp_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file module_rp_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_RP_CP " "Found entity 1: Module_RP_CP" {  } { { "Module_RP_CP.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Module_RP_CP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_regf.v 1 1 " "Found 1 design units, including 1 entities, in source file module_regf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_RegF " "Found entity 1: Module_RegF" {  } { { "Module_RegF.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Module_RegF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_regcid.v 1 1 " "Found 1 design units, including 1 entities, in source file module_regcid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_RegCID " "Found entity 1: Module_RegCID" {  } { { "Module_RegCID.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Module_RegCID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file module_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_Reg " "Found entity 1: Module_Reg" {  } { { "Module_Reg.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Module_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modified.v 1 1 " "Found 1 design units, including 1 entities, in source file modified.v" { { "Info" "ISGN_ENTITY_NAME" "1 Modified " "Found entity 1: Modified" {  } { { "Modified.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Modified.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_MUX " "Found entity 1: BUS_MUX" {  } { { "BUS_MUX.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/BUS_MUX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DRAM_IN DRAM_in proc.v(44) " "Verilog HDL Declaration information at proc.v(44): object \"DRAM_IN\" differs only in case from object \"DRAM_in\" in the same scope" {  } { { "proc.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/proc.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606324171445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_WRAP " "Found entity 1: REG_WRAP" {  } { { "REG_WRAP.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/REG_WRAP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.v 2 2 " "Found 2 design units, including 2 entities, in source file buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_iobuf_out_k5t " "Found entity 1: buffer_iobuf_out_k5t" {  } { { "buffer.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/buffer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171492 ""} { "Info" "ISGN_ENTITY_NAME" "2 buffer " "Found entity 2: buffer" {  } { { "buffer.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/buffer.v" 265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iram_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file iram_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRAM_Manager " "Found entity 1: IRAM_Manager" {  } { { "IRAM_Manager.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/IRAM_Manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_regcid1.v 1 1 " "Found 1 design units, including 1 entities, in source file module_regcid1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_RegCID1 " "Found entity 1: Module_RegCID1" {  } { { "Module_RegCID1.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Module_RegCID1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.v 1 1 " "Found 1 design units, including 1 entities, in source file check.v" { { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "check.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/check.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global_var.v 1 1 " "Found 1 design units, including 1 entities, in source file global_var.v" { { "Info" "ISGN_ENTITY_NAME" "1 global_var " "Found entity 1: global_var" {  } { { "global_var.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/global_var.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606324171492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mem_Ctrl2 proc.v(16) " "Verilog HDL Implicit Net warning at proc.v(16): created implicit net for \"Mem_Ctrl2\"" {  } { { "proc.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/proc.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606324171492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK check.v(42) " "Verilog HDL Implicit Net warning at check.v(42): created implicit net for \"CLK\"" {  } { { "check.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/check.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606324171492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Dout1 check.v(49) " "Verilog HDL Implicit Net warning at check.v(49): created implicit net for \"Dout1\"" {  } { { "check.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/check.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606324171492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mem_Ctrl2 check.v(50) " "Verilog HDL Implicit Net warning at check.v(50): created implicit net for \"Mem_Ctrl2\"" {  } { { "check.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/check.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606324171492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IID1 check.v(55) " "Verilog HDL Implicit Net warning at check.v(55): created implicit net for \"IID1\"" {  } { { "check.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/check.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606324171492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IID2 check.v(56) " "Verilog HDL Implicit Net warning at check.v(56): created implicit net for \"IID2\"" {  } { { "check.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/check.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606324171492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DID1 check.v(64) " "Verilog HDL Implicit Net warning at check.v(64): created implicit net for \"DID1\"" {  } { { "check.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/check.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606324171492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DID2 check.v(65) " "Verilog HDL Implicit Net warning at check.v(65): created implicit net for \"DID2\"" {  } { { "check.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/check.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606324171492 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Iout Control_Unit.v(45) " "Verilog HDL error at Control_Unit.v(45): Iout is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 45 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171523 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Iin Control_Unit.v(45) " "Verilog HDL error at Control_Unit.v(45): Iin is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 45 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171523 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Dout Control_Unit.v(46) " "Verilog HDL error at Control_Unit.v(46): Dout is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 46 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171523 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Din Control_Unit.v(46) " "Verilog HDL error at Control_Unit.v(46): Din is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 46 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171523 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Iin Control_Unit.v(58) " "Verilog HDL error at Control_Unit.v(58): Iin is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 58 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171523 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Iin Control_Unit.v(61) " "Verilog HDL error at Control_Unit.v(61): Iin is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 61 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171523 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Iout Control_Unit.v(62) " "Verilog HDL error at Control_Unit.v(62): Iout is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 62 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171523 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Din Control_Unit.v(229) " "Verilog HDL error at Control_Unit.v(229): Din is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 229 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171523 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Din Control_Unit.v(232) " "Verilog HDL error at Control_Unit.v(232): Din is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 232 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171523 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Dout Control_Unit.v(233) " "Verilog HDL error at Control_Unit.v(233): Dout is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 233 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171523 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Din Control_Unit.v(259) " "Verilog HDL error at Control_Unit.v(259): Din is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 259 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171523 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Din Control_Unit.v(262) " "Verilog HDL error at Control_Unit.v(262): Din is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 262 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171523 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Dout Control_Unit.v(263) " "Verilog HDL error at Control_Unit.v(263): Dout is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 263 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171523 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Din Control_Unit.v(288) " "Verilog HDL error at Control_Unit.v(288): Din is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 288 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171539 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Din Control_Unit.v(291) " "Verilog HDL error at Control_Unit.v(291): Din is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 291 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171539 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Dout Control_Unit.v(292) " "Verilog HDL error at Control_Unit.v(292): Dout is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 292 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171539 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Din Control_Unit.v(317) " "Verilog HDL error at Control_Unit.v(317): Din is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 317 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171539 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Din Control_Unit.v(320) " "Verilog HDL error at Control_Unit.v(320): Din is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 320 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171539 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "Dout Control_Unit.v(321) " "Verilog HDL error at Control_Unit.v(321): Dout is not declared under this prefix" {  } { { "Control_Unit.v" "" { Text "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/Control_Unit.v" 321 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1606324171539 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/output_files/modified.map.smsg " "Generated suppressed messages file C:/Users/dinid/Documents/GitHub/FPGA-processor-design/multicore/output_files/modified.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171586 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606324171820 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 25 22:39:31 2020 " "Processing ended: Wed Nov 25 22:39:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606324171820 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606324171820 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606324171820 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324171820 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606324172539 ""}
