/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  wire [7:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [15:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [3:0] celloutsig_0_45z;
  reg [14:0] celloutsig_0_46z;
  wire [16:0] celloutsig_0_47z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~((in_data[178] | in_data[110]) & in_data[154]);
  assign celloutsig_1_18z = ~((celloutsig_1_16z | celloutsig_1_7z) & celloutsig_1_16z);
  assign celloutsig_0_10z = ~((celloutsig_0_4z[2] | celloutsig_0_5z) & celloutsig_0_1z);
  assign celloutsig_0_11z = ~((celloutsig_0_0z | celloutsig_0_10z) & celloutsig_0_10z);
  assign celloutsig_0_25z = ~((celloutsig_0_5z | celloutsig_0_4z[2]) & celloutsig_0_5z);
  assign celloutsig_0_26z = ~((celloutsig_0_5z | celloutsig_0_11z) & celloutsig_0_10z);
  assign celloutsig_0_31z = ~((_00_ | celloutsig_0_20z) & celloutsig_0_5z);
  assign celloutsig_0_37z = celloutsig_0_3z[8] | ~(celloutsig_0_31z);
  assign celloutsig_0_38z = celloutsig_0_16z | ~(celloutsig_0_33z[9]);
  assign celloutsig_1_5z = celloutsig_1_2z | ~(celloutsig_1_3z[0]);
  assign celloutsig_1_16z = in_data[181] | ~(celloutsig_1_14z[0]);
  assign celloutsig_0_8z = celloutsig_0_0z | ~(celloutsig_0_4z[4]);
  assign celloutsig_0_1z = in_data[38] | ~(celloutsig_0_0z);
  assign celloutsig_0_0z = in_data[63] ^ in_data[28];
  assign celloutsig_0_5z = celloutsig_0_0z ^ celloutsig_0_1z;
  assign celloutsig_1_2z = in_data[154] ^ celloutsig_1_0z;
  assign celloutsig_1_7z = celloutsig_1_6z ^ celloutsig_1_2z;
  assign celloutsig_0_16z = celloutsig_0_3z[1] ^ celloutsig_0_13z[8];
  assign celloutsig_0_18z = celloutsig_0_4z[0] ^ celloutsig_0_10z;
  assign celloutsig_0_35z = { celloutsig_0_26z, celloutsig_0_6z } + { celloutsig_0_31z, celloutsig_0_25z, _01_[2:0] };
  assign celloutsig_0_47z = { celloutsig_0_46z[5:2], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_32z, celloutsig_0_38z, celloutsig_0_45z, celloutsig_0_25z, celloutsig_0_38z, celloutsig_0_18z } + { celloutsig_0_4z[4:1], celloutsig_0_35z, celloutsig_0_43z, celloutsig_0_37z, celloutsig_0_0z, celloutsig_0_35z };
  assign celloutsig_1_3z = { in_data[159], celloutsig_1_0z, celloutsig_1_2z } + { in_data[148], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[108:102], celloutsig_1_0z } + in_data[145:138];
  assign celloutsig_0_9z = { in_data[84:77], celloutsig_0_8z } + { celloutsig_0_2z[4:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_13z = { celloutsig_0_2z[11:1], celloutsig_0_0z, celloutsig_0_1z } + { in_data[38:35], celloutsig_0_9z };
  assign celloutsig_0_15z = celloutsig_0_6z + celloutsig_0_13z[9:6];
  assign celloutsig_0_3z = { celloutsig_0_2z[9:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } + celloutsig_0_2z[10:0];
  reg [7:0] _30_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _30_ <= 8'h00;
    else _30_ <= { celloutsig_0_13z[8:2], celloutsig_0_1z };
  assign { _02_[7:3], _00_, _02_[1:0] } = _30_;
  reg [2:0] _31_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _31_ <= 3'h0;
    else _31_ <= { celloutsig_0_9z[5], celloutsig_0_14z, celloutsig_0_14z };
  assign _01_[2:0] = _31_;
  assign celloutsig_0_43z = celloutsig_0_2z[14:7] >= { celloutsig_0_33z[13:10], celloutsig_0_27z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z[0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } >= { celloutsig_1_4z[4:2], celloutsig_1_3z };
  assign celloutsig_1_8z = { in_data[148:126], celloutsig_1_7z, celloutsig_1_6z } >= { in_data[190:184], celloutsig_1_3z, celloutsig_1_3z, 1'h0, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_9z = { celloutsig_1_4z[5:3], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z, 1'h0 } >= { celloutsig_1_4z[5], celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_4z[2:0], celloutsig_1_3z } >= { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_9z, 1'h0, celloutsig_1_2z, 1'h0 };
  assign celloutsig_0_14z = celloutsig_0_7z >= { celloutsig_0_13z[5], celloutsig_0_12z };
  assign celloutsig_0_17z = in_data[50:45] >= { celloutsig_0_15z[1:0], celloutsig_0_15z };
  assign celloutsig_0_20z = { celloutsig_0_2z[4:1], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_11z } >= { celloutsig_0_3z[8:5], celloutsig_0_2z };
  assign celloutsig_0_32z = { celloutsig_0_13z[11:5], celloutsig_0_31z } >= { celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_6z };
  assign celloutsig_0_33z = ~ { celloutsig_0_2z[7], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_4z = ~ celloutsig_0_3z[5:1];
  assign celloutsig_0_45z = ~ celloutsig_0_7z;
  assign celloutsig_0_6z = ~ { in_data[22:20], celloutsig_0_0z };
  assign celloutsig_1_14z = ~ { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_7z = ~ { in_data[5:3], celloutsig_0_0z };
  assign celloutsig_0_12z = ~ { celloutsig_0_4z[2:1], celloutsig_0_11z };
  assign celloutsig_0_2z = ~ in_data[67:52];
  assign celloutsig_0_27z = ~ { celloutsig_0_2z[13:12], celloutsig_0_20z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_46z = 15'h0000;
    else if (!clkin_data[64]) celloutsig_0_46z = { in_data[43:32], celloutsig_0_37z, celloutsig_0_25z, celloutsig_0_11z };
  assign { celloutsig_1_10z[4], celloutsig_1_10z[5], celloutsig_1_10z[8:7] } = ~ { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z };
  assign { out_data[96], out_data[106], out_data[101], out_data[102], out_data[105:104] } = ~ { celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_10z[4], celloutsig_1_10z[5], celloutsig_1_10z[8:7] };
  assign _01_[4:3] = { celloutsig_0_31z, celloutsig_0_25z };
  assign _02_[2] = _00_;
  assign { celloutsig_1_10z[6], celloutsig_1_10z[3:0] } = { 1'h1, celloutsig_1_10z[4], celloutsig_1_10z[4], celloutsig_1_10z[5], 1'h1 };
  assign { out_data[128], out_data[103], out_data[100:97], out_data[46:32], out_data[16:0] } = { celloutsig_1_18z, 1'h0, out_data[101], out_data[101], out_data[102], 1'h0, celloutsig_0_46z, celloutsig_0_47z };
endmodule
