Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 25 17:16:39 2021
| Host         : TACO-SUGO-KAWAII running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab5_Team3_Music_fpga_control_sets_placed.rpt
| Design       : Lab5_Team3_Music_fpga
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |             135 |           46 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              45 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal  |                   Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+---------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG  |                                                   |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG  | key_de/inst/inst/Ps2Interface_i/bits_count        | key_de/rst       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG  | key_de/op/E[0]                                    | key_de/rst       |                2 |              4 |         2.00 |
|  btSpeedGen/PWM |                                                   | key_de/rst       |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG  | key_de/inst/inst/Ps2Interface_i/rx_valid          | key_de/rst       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG  | key_de/inst/inst/Ps2Interface_i/rx_finish         | key_de/rst       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG  | key_de/key                                        | key_de/rst       |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG  | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | key_de/rst       |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG  |                                                   | key_de/rst       |               42 |            128 |         3.05 |
+-----------------+---------------------------------------------------+------------------+------------------+----------------+--------------+


