<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

</twCmdLine><twDesign>main.ncd</twDesign><twDesignPath>main.ncd</twDesignPath><twPCF>main.pcf</twPCF><twPcfPath>main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;D1&quot; MAXDELAY = 3 ns;" ScopeName="">NET &quot;S2&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.461</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.539</twSlack><twNet>S2</twNet><twDel>2.461</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>0.539</twAbsSlack><twDetNet><twNetDel><twSrc>P115.I</twSrc><twDest>SLICE_X21Y60.AX</twDest><twNetDelInfo twAcc="twRouted">2.461</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;D1&quot; MAXDELAY = 3 ns;" ScopeName="">NET &quot;S1&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.414</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.586</twSlack><twNet>S1</twNet><twDel>2.414</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>0.586</twAbsSlack><twDetNet><twNetDel><twSrc>P119.I</twSrc><twDest>SLICE_X21Y60.CX</twDest><twNetDelInfo twAcc="twRouted">2.414</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;D1&quot; MAXDELAY = 3 ns;" ScopeName="">NET &quot;D2&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.318</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.682</twSlack><twNet>D2</twNet><twDel>2.318</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>0.682</twAbsSlack><twDetNet><twNetDel><twSrc>P117.I</twSrc><twDest>SLICE_X21Y60.BX</twDest><twNetDelInfo twAcc="twRouted">2.318</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;D1&quot; MAXDELAY = 3 ns;" ScopeName="">NET &quot;D1&quot; MAXDELAY = 3 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.313</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.687</twSlack><twNet>D1</twNet><twDel>2.313</twDel><twTimeConst>3.000</twTimeConst><twAbsSlack>0.687</twAbsSlack><twDetNet><twNetDel><twSrc>P121.I</twSrc><twDest>SLICE_X18Y61.DX</twDest><twNetDelInfo twAcc="twRouted">2.313</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_OSC = PERIOD &quot;OSC&quot; 50 ns HIGH 50 %;" ScopeName="">TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 50 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPinLimitRpt anchorID="10"><twPinLimitBanner>Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="11" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="1.726" period="2.778" constraintValue="2.778" deviceLimit="1.052" freqLimit="950.570" physResource="XLXI_662/XLXI_1/pll_base_inst/PLL_ADV/CLKOUT1" logResource="XLXI_662/XLXI_1/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="XLXI_662/XLXI_1/clkout1"/><twPinLimit anchorID="12" type="MAXPERIOD" name="Tpllper_CLKIN" slack="2.630" period="50.000" constraintValue="50.000" deviceLimit="52.630" freqLimit="19.001" physResource="XLXI_48/XLXI_1/pll_base_inst/PLL_ADV/CLKIN1" logResource="XLXI_48/XLXI_1/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="XLXN_1271"/><twPinLimit anchorID="13" type="MAXPERIOD" name="Tpllper_CLKFB" slack="2.630" period="50.000" constraintValue="50.000" deviceLimit="52.630" freqLimit="19.001" physResource="XLXI_48/XLXI_1/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="XLXI_48/XLXI_1/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y1.CLKFBOUT" clockNet="XLXI_48/XLXI_1/clkfbout"/></twPinLimitRpt></twConst><twConst anchorID="14" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_OSC = PERIOD &quot;OSC&quot; 50 ns HIGH 50 %;" ScopeName="">TS_XLXI_48_XLXI_1_clkout0 = PERIOD TIMEGRP &quot;XLXI_48_XLXI_1_clkout0&quot; TS_OSC /         4.27272727 HIGH 50%;</twConstName><twItemCnt>1255</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>427</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.743</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_1253 (SLICE_X2Y45.C2), 8 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.959</twSlack><twSrc BELType="RAM">XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1253</twDest><twTotPathDel>6.601</twTotPathDel><twClkSkew dest = "0.732" src = "0.759">0.027</twClkSkew><twDelConst>11.702</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.218" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.115</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1253</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y14.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.105</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXN_957&lt;3&gt;</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux41</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>XLXN_957&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>K1_11_OBUF</twComp><twBEL>XLXI_598/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>CLR&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>K1_15_OBUF</twComp><twBEL>B2</twBEL><twBEL>XLXI_1253</twBEL></twPathDel><twLogDel>2.943</twLogDel><twRouteDel>3.658</twRouteDel><twTotDel>6.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.702">VGA_CLK</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.991</twSlack><twSrc BELType="RAM">XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1253</twDest><twTotPathDel>6.575</twTotPathDel><twClkSkew dest = "0.732" src = "0.753">0.021</twClkSkew><twDelConst>11.702</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.218" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.115</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1253</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y10.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y10.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.079</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXN_957&lt;3&gt;</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux41</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>XLXN_957&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>K1_11_OBUF</twComp><twBEL>XLXI_598/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>CLR&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>K1_15_OBUF</twComp><twBEL>B2</twBEL><twBEL>XLXI_1253</twBEL></twPathDel><twLogDel>2.943</twLogDel><twRouteDel>3.632</twRouteDel><twTotDel>6.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.702">VGA_CLK</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.554</twSlack><twSrc BELType="RAM">XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1253</twDest><twTotPathDel>6.024</twTotPathDel><twClkSkew dest = "0.339" src = "0.348">0.009</twClkSkew><twDelConst>11.702</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.218" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.115</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1253</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y18.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y18.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXN_957&lt;3&gt;</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux41</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>XLXN_957&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>K1_11_OBUF</twComp><twBEL>XLXI_598/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y45.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>CLR&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>K1_15_OBUF</twComp><twBEL>B2</twBEL><twBEL>XLXI_1253</twBEL></twPathDel><twLogDel>2.943</twLogDel><twRouteDel>3.081</twRouteDel><twTotDel>6.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.702">VGA_CLK</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_1249 (SLICE_X3Y45.D1), 8 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.084</twSlack><twSrc BELType="RAM">XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1249</twDest><twTotPathDel>6.476</twTotPathDel><twClkSkew dest = "0.732" src = "0.759">0.027</twClkSkew><twDelConst>11.702</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.218" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.115</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1249</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y14.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.105</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXN_957&lt;3&gt;</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux41</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>XLXN_957&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>K1_11_OBUF</twComp><twBEL>XLXI_598/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CLR&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>K1_7_OBUF</twComp><twBEL>R2</twBEL><twBEL>XLXI_1249</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>3.509</twRouteDel><twTotDel>6.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.702">VGA_CLK</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.116</twSlack><twSrc BELType="RAM">XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1249</twDest><twTotPathDel>6.450</twTotPathDel><twClkSkew dest = "0.732" src = "0.753">0.021</twClkSkew><twDelConst>11.702</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.218" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.115</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1249</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y10.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y10.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.079</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXN_957&lt;3&gt;</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux41</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>XLXN_957&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>K1_11_OBUF</twComp><twBEL>XLXI_598/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CLR&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>K1_7_OBUF</twComp><twBEL>R2</twBEL><twBEL>XLXI_1249</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>3.483</twRouteDel><twTotDel>6.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.702">VGA_CLK</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.679</twSlack><twSrc BELType="RAM">XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1249</twDest><twTotPathDel>5.899</twTotPathDel><twClkSkew dest = "0.339" src = "0.348">0.009</twClkSkew><twDelConst>11.702</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.218" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.115</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1249</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y18.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y18.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>XLXN_957&lt;3&gt;</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux41</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>XLXN_957&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>K1_11_OBUF</twComp><twBEL>XLXI_598/XLXI_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>CLR&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>K1_7_OBUF</twComp><twBEL>R2</twBEL><twBEL>XLXI_1249</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>2.932</twRouteDel><twTotDel>5.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.702">VGA_CLK</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_1252 (SLICE_X2Y46.B4), 8 paths
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.233</twSlack><twSrc BELType="RAM">XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1252</twDest><twTotPathDel>6.381</twTotPathDel><twClkSkew dest = "0.645" src = "0.618">-0.027</twClkSkew><twDelConst>11.702</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.218" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.115</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1252</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y18.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y18.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.503</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>K1_7_OBUF</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>XLXN_957&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>K1_7_OBUF</twComp><twBEL>XLXI_598/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>CLR&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>K1_11_OBUF</twComp><twBEL>B1</twBEL><twBEL>XLXI_1252</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>3.414</twRouteDel><twTotDel>6.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.702">VGA_CLK</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.519</twSlack><twSrc BELType="RAM">XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1252</twDest><twTotPathDel>5.985</twTotPathDel><twClkSkew dest = "0.645" src = "0.728">0.083</twClkSkew><twDelConst>11.702</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.218" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.115</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1252</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y30.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>RAMB16_X0Y30.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.107</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>K1_7_OBUF</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>XLXN_957&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>K1_7_OBUF</twComp><twBEL>XLXI_598/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>CLR&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>K1_11_OBUF</twComp><twBEL>B1</twBEL><twBEL>XLXI_1252</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>3.018</twRouteDel><twTotDel>5.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.702">VGA_CLK</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.646</twSlack><twSrc BELType="RAM">XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">XLXI_1252</twDest><twTotPathDel>5.899</twTotPathDel><twClkSkew dest = "0.645" src = "0.687">0.042</twClkSkew><twDelConst>11.702</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.218" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.115</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>XLXI_1252</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X1Y24.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>RAMB16_X1Y24.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.021</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>K1_7_OBUF</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>XLXN_957&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>K1_7_OBUF</twComp><twBEL>XLXI_598/XLXI_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>CLR&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>K1_11_OBUF</twComp><twBEL>B1</twBEL><twBEL>XLXI_1252</twBEL></twPathDel><twLogDel>2.967</twLogDel><twRouteDel>2.932</twRouteDel><twTotDel>5.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.702">VGA_CLK</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_48_XLXI_1_clkout0 = PERIOD TIMEGRP &quot;XLXI_48_XLXI_1_clkout0&quot; TS_OSC /
        4.27272727 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.ADDRB3), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.302</twSlack><twSrc BELType="FF">DISP_X_REG/COUNT_3</twSrc><twDest BELType="RAM">XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.302</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DISP_X_REG/COUNT_3</twSrc><twDest BELType='RAM'>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="11.702">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X2Y42.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DISP_ADDR_X&lt;3&gt;</twComp><twBEL>DISP_X_REG/COUNT_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.ADDRB3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.168</twDelInfo><twComp>DISP_ADDR_X&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y20.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.168</twRouteDel><twTotDel>0.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.702">VGA_CLK</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.ADDRB1), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.308</twSlack><twSrc BELType="FF">DISP_X_REG/COUNT_1</twSrc><twDest BELType="RAM">XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.308</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DISP_X_REG/COUNT_1</twSrc><twDest BELType='RAM'>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="11.702">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X2Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DISP_ADDR_X&lt;3&gt;</twComp><twBEL>DISP_X_REG/COUNT_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.ADDRB1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.174</twDelInfo><twComp>DISP_ADDR_X&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y20.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.174</twRouteDel><twTotDel>0.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.702">VGA_CLK</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.ADDRB4), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.332</twSlack><twSrc BELType="FF">DISP_X_REG/COUNT_4</twSrc><twDest BELType="RAM">XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.329</twTotPathDel><twClkSkew dest = "0.110" src = "0.113">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DISP_X_REG/COUNT_4</twSrc><twDest BELType='RAM'>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="11.702">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X2Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DISP_ADDR_X&lt;7&gt;</twComp><twBEL>DISP_X_REG/COUNT_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.ADDRB4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.195</twDelInfo><twComp>DISP_ADDR_X&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y20.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.195</twRouteDel><twTotDel>0.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.702">VGA_CLK</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_48_XLXI_1_clkout0 = PERIOD TIMEGRP &quot;XLXI_48_XLXI_1_clkout0&quot; TS_OSC /
        4.27272727 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.132" period="11.702" constraintValue="11.702" deviceLimit="3.570" freqLimit="280.112" physResource="XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y30.CLKB" clockNet="VGA_CLK"/><twPinLimit anchorID="41" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.132" period="11.702" constraintValue="11.702" deviceLimit="3.570" freqLimit="280.112" physResource="XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y22.CLKB" clockNet="VGA_CLK"/><twPinLimit anchorID="42" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.132" period="11.702" constraintValue="11.702" deviceLimit="3.570" freqLimit="280.112" physResource="XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y18.CLKB" clockNet="VGA_CLK"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_OSC = PERIOD &quot;OSC&quot; 50 ns HIGH 50 %;" ScopeName="">TS_XLXI_662_XLXI_1_clkout0 = PERIOD TIMEGRP &quot;XLXI_662_XLXI_1_clkout0&quot; TS_OSC /         2 HIGH 50%;</twConstName><twItemCnt>312</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>296</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.457</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y10.ADDRA10), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.543</twSlack><twSrc BELType="FF">XLXI_976/XLXI_1/Q_2</twSrc><twDest BELType="RAM">XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.276</twTotPathDel><twClkSkew dest = "0.724" src = "0.751">0.027</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.299" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_976/XLXI_1/Q_2</twSrc><twDest BELType='RAM'>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK</twSrcClk><twPathDel><twSite>SLICE_X7Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>XLXI_976/QL&lt;3&gt;</twComp><twBEL>XLXI_976/XLXI_1/Q_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.446</twDelInfo><twComp>XLXI_976/QL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.830</twLogDel><twRouteDel>3.446</twRouteDel><twTotDel>4.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">CLK</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y16.ADDRA12), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.596</twSlack><twSrc BELType="FF">XLXI_976/XLXI_1/Q_4</twSrc><twDest BELType="RAM">XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.197</twTotPathDel><twClkSkew dest = "0.601" src = "0.654">0.053</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.299" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_976/XLXI_1/Q_4</twSrc><twDest BELType='RAM'>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK</twSrcClk><twPathDel><twSite>SLICE_X7Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>XLXI_976/QL&lt;7&gt;</twComp><twBEL>XLXI_976/XLXI_1/Q_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.367</twDelInfo><twComp>XLXI_976/QL&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.830</twLogDel><twRouteDel>3.367</twRouteDel><twTotDel>4.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">CLK</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y10.ADDRA13), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.738</twSlack><twSrc BELType="FF">XLXI_976/XLXI_1/Q_5</twSrc><twDest BELType="RAM">XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>4.085</twTotPathDel><twClkSkew dest = "0.724" src = "0.747">0.023</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.299" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_976/XLXI_1/Q_5</twSrc><twDest BELType='RAM'>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK</twSrcClk><twPathDel><twSite>SLICE_X7Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>XLXI_976/QL&lt;7&gt;</twComp><twBEL>XLXI_976/XLXI_1/Q_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y10.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.255</twDelInfo><twComp>XLXI_976/QL&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y10.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.830</twLogDel><twRouteDel>3.255</twRouteDel><twTotDel>4.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">CLK</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_662_XLXI_1_clkout0 = PERIOD TIMEGRP &quot;XLXI_662_XLXI_1_clkout0&quot; TS_OSC /
        2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_976/XLXI_1/Q_6 (SLICE_X7Y42.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.401</twSlack><twSrc BELType="FF">XLXI_874/XLXI_1/Q_6</twSrc><twDest BELType="FF">XLXI_976/XLXI_1/Q_6</twDest><twTotPathDel>0.403</twTotPathDel><twClkSkew dest = "0.037" src = "0.035">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_874/XLXI_1/Q_6</twSrc><twDest BELType='FF'>XLXI_976/XLXI_1/Q_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">CLK</twSrcClk><twPathDel><twSite>SLICE_X6Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>XLXI_874/QL&lt;7&gt;</twComp><twBEL>XLXI_874/XLXI_1/Q_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y42.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>XLXI_874/QL&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y42.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>XLXI_976/QL&lt;7&gt;</twComp><twBEL>XLXI_976/XLXI_1/Q_6</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">CLK</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_976/XLXI_1/Q_14 (SLICE_X7Y43.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.401</twSlack><twSrc BELType="FF">XLXI_874/XLXI_1/Q_14</twSrc><twDest BELType="FF">XLXI_976/XLXI_1/Q_14</twDest><twTotPathDel>0.403</twTotPathDel><twClkSkew dest = "0.039" src = "0.037">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_874/XLXI_1/Q_14</twSrc><twDest BELType='FF'>XLXI_976/XLXI_1/Q_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">CLK</twSrcClk><twPathDel><twSite>SLICE_X6Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>XLXI_874/QL&lt;15&gt;</twComp><twBEL>XLXI_874/XLXI_1/Q_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>XLXI_874/QL&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>XLXI_976/QL&lt;15&gt;</twComp><twBEL>XLXI_976/XLXI_1/Q_14</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">CLK</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_976/XLXI_1/Q_2 (SLICE_X7Y44.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.401</twSlack><twSrc BELType="FF">XLXI_874/XLXI_1/Q_2</twSrc><twDest BELType="FF">XLXI_976/XLXI_1/Q_2</twDest><twTotPathDel>0.403</twTotPathDel><twClkSkew dest = "0.041" src = "0.039">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_874/XLXI_1/Q_2</twSrc><twDest BELType='FF'>XLXI_976/XLXI_1/Q_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">CLK</twSrcClk><twPathDel><twSite>SLICE_X6Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>XLXI_874/QL&lt;3&gt;</twComp><twBEL>XLXI_874/XLXI_1/Q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y44.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>XLXI_874/QL&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y44.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>XLXI_976/QL&lt;3&gt;</twComp><twBEL>XLXI_976/XLXI_1/Q_2</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">CLK</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="56"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_662_XLXI_1_clkout0 = PERIOD TIMEGRP &quot;XLXI_662_XLXI_1_clkout0&quot; TS_OSC /
        2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="57" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.430" period="25.000" constraintValue="25.000" deviceLimit="3.570" freqLimit="280.112" physResource="XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y30.CLKA" clockNet="CLK"/><twPinLimit anchorID="58" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.430" period="25.000" constraintValue="25.000" deviceLimit="3.570" freqLimit="280.112" physResource="XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y22.CLKA" clockNet="CLK"/><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="21.430" period="25.000" constraintValue="25.000" deviceLimit="3.570" freqLimit="280.112" physResource="XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="XLXI_659/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="CLK"/></twPinLimitRpt></twConst><twConst anchorID="60" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_OSC = PERIOD &quot;OSC&quot; 50 ns HIGH 50 %;" ScopeName="">TS_XLXI_662_XLXI_1_clkout1 = PERIOD TIMEGRP &quot;XLXI_662_XLXI_1_clkout1&quot; TS_OSC /         18 HIGH 50%;</twConstName><twItemCnt>368</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>190</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.761</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point Receiver/XLXI_58 (SLICE_X10Y47.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">Receiver/XLXI_63</twSrc><twDest BELType="FF">Receiver/XLXI_58</twDest><twTotPathDel>2.591</twTotPathDel><twClkSkew dest = "0.629" src = "0.688">0.059</twClkSkew><twDelConst>2.777</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.210" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Receiver/XLXI_63</twSrc><twDest BELType='FF'>Receiver/XLXI_58</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_77</twSrcClk><twPathDel><twSite>SLICE_X12Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Receiver/XLXN_64</twComp><twBEL>Receiver/XLXI_63</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>Receiver/XLXN_64</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Receiver/XLXN_88</twComp><twBEL>Receiver/XLXI_39</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Receiver/XLXN_203</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Receiver/XLXN_88</twComp><twBEL>Receiver/XLXI_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Receiver/XLXN_205</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Receiver/XLXN_216</twComp><twBEL>Receiver/XLXI_58</twBEL></twPathDel><twLogDel>1.357</twLogDel><twRouteDel>1.234</twRouteDel><twTotDel>2.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.777">XLXN_77</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.133</twSlack><twSrc BELType="FF">Receiver/XLXI_29</twSrc><twDest BELType="FF">Receiver/XLXI_58</twDest><twTotPathDel>2.448</twTotPathDel><twClkSkew dest = "0.629" src = "0.714">0.085</twClkSkew><twDelConst>2.777</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.210" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Receiver/XLXI_29</twSrc><twDest BELType='FF'>Receiver/XLXI_58</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_77</twSrcClk><twPathDel><twSite>SLICE_X11Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Receiver/XLXN_88</twComp><twBEL>Receiver/XLXI_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Receiver/XLXN_88</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Receiver/XLXN_88</twComp><twBEL>Receiver/XLXI_39</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Receiver/XLXN_203</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Receiver/XLXN_88</twComp><twBEL>Receiver/XLXI_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Receiver/XLXN_205</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Receiver/XLXN_216</twComp><twBEL>Receiver/XLXI_58</twBEL></twPathDel><twLogDel>1.262</twLogDel><twRouteDel>1.186</twRouteDel><twTotDel>2.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.777">XLXN_77</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.729</twSlack><twSrc BELType="FF">Receiver/XLXI_61</twSrc><twDest BELType="FF">Receiver/XLXI_58</twDest><twTotPathDel>1.937</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.777</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.210" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Receiver/XLXI_61</twSrc><twDest BELType='FF'>Receiver/XLXI_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_77</twSrcClk><twPathDel><twSite>SLICE_X10Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Receiver/XLXN_216</twComp><twBEL>Receiver/XLXI_61</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Receiver/XLXN_216</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Receiver/XLXN_88</twComp><twBEL>Receiver/XLXI_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Receiver/XLXN_205</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Receiver/XLXN_216</twComp><twBEL>Receiver/XLXI_58</twBEL></twPathDel><twLogDel>1.049</twLogDel><twRouteDel>0.888</twRouteDel><twTotDel>1.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.777">XLXN_77</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point Receiver/XLXI_61 (SLICE_X10Y47.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="FF">Receiver/XLXI_63</twSrc><twDest BELType="FF">Receiver/XLXI_61</twDest><twTotPathDel>2.548</twTotPathDel><twClkSkew dest = "0.629" src = "0.688">0.059</twClkSkew><twDelConst>2.777</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.210" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Receiver/XLXI_63</twSrc><twDest BELType='FF'>Receiver/XLXI_61</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_77</twSrcClk><twPathDel><twSite>SLICE_X12Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Receiver/XLXN_64</twComp><twBEL>Receiver/XLXI_63</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>Receiver/XLXN_64</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Receiver/XLXN_88</twComp><twBEL>Receiver/XLXI_39</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Receiver/XLXN_203</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Receiver/XLXN_88</twComp><twBEL>Receiver/XLXI_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Receiver/XLXN_205</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Receiver/XLXN_216</twComp><twBEL>Receiver/XLXI_61</twBEL></twPathDel><twLogDel>1.314</twLogDel><twRouteDel>1.234</twRouteDel><twTotDel>2.548</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.777">XLXN_77</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.176</twSlack><twSrc BELType="FF">Receiver/XLXI_29</twSrc><twDest BELType="FF">Receiver/XLXI_61</twDest><twTotPathDel>2.405</twTotPathDel><twClkSkew dest = "0.629" src = "0.714">0.085</twClkSkew><twDelConst>2.777</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.210" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Receiver/XLXI_29</twSrc><twDest BELType='FF'>Receiver/XLXI_61</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_77</twSrcClk><twPathDel><twSite>SLICE_X11Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>Receiver/XLXN_88</twComp><twBEL>Receiver/XLXI_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Receiver/XLXN_88</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Receiver/XLXN_88</twComp><twBEL>Receiver/XLXI_39</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Receiver/XLXN_203</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Receiver/XLXN_88</twComp><twBEL>Receiver/XLXI_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Receiver/XLXN_205</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Receiver/XLXN_216</twComp><twBEL>Receiver/XLXI_61</twBEL></twPathDel><twLogDel>1.219</twLogDel><twRouteDel>1.186</twRouteDel><twTotDel>2.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.777">XLXN_77</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.772</twSlack><twSrc BELType="FF">Receiver/XLXI_61</twSrc><twDest BELType="FF">Receiver/XLXI_61</twDest><twTotPathDel>1.894</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.777</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.210" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Receiver/XLXI_61</twSrc><twDest BELType='FF'>Receiver/XLXI_61</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_77</twSrcClk><twPathDel><twSite>SLICE_X10Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Receiver/XLXN_216</twComp><twBEL>Receiver/XLXI_61</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>Receiver/XLXN_216</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Receiver/XLXN_88</twComp><twBEL>Receiver/XLXI_60</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y47.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Receiver/XLXN_205</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y47.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Receiver/XLXN_216</twComp><twBEL>Receiver/XLXI_61</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>0.888</twRouteDel><twTotDel>1.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.777">XLXN_77</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point Receiver/XLXI_16/q_tmp_10 (SLICE_X13Y46.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.166</twSlack><twSrc BELType="FF">Receiver/XLXI_12</twSrc><twDest BELType="FF">Receiver/XLXI_16/q_tmp_10</twDest><twTotPathDel>2.489</twTotPathDel><twClkSkew dest = "0.195" src = "0.206">0.011</twClkSkew><twDelConst>2.777</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.210" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Receiver/XLXI_12</twSrc><twDest BELType='FF'>Receiver/XLXI_16/q_tmp_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_77</twSrcClk><twPathDel><twSite>SLICE_X12Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Receiver/XLXN_36</twComp><twBEL>Receiver/XLXI_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>Receiver/XLXN_36</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Receiver/XLXN_64</twComp><twBEL>Receiver/XLXI_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Receiver/XLXN_49</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Receiver/XLXN_40&lt;11&gt;</twComp><twBEL>Receiver/XLXI_16/q_tmp_10</twBEL></twPathDel><twLogDel>1.187</twLogDel><twRouteDel>1.302</twRouteDel><twTotDel>2.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.777">XLXN_77</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.277</twSlack><twSrc BELType="FF">Receiver/XLXI_8</twSrc><twDest BELType="FF">Receiver/XLXI_16/q_tmp_10</twDest><twTotPathDel>2.303</twTotPathDel><twClkSkew dest = "0.600" src = "0.686">0.086</twClkSkew><twDelConst>2.777</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.210" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Receiver/XLXI_8</twSrc><twDest BELType='FF'>Receiver/XLXI_16/q_tmp_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_77</twSrcClk><twPathDel><twSite>SLICE_X12Y50.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>Receiver/XLXN_29</twComp><twBEL>Receiver/XLXI_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>Receiver/XLXN_35</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Receiver/XLXN_64</twComp><twBEL>Receiver/XLXI_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Receiver/XLXN_49</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Receiver/XLXN_40&lt;11&gt;</twComp><twBEL>Receiver/XLXI_16/q_tmp_10</twBEL></twPathDel><twLogDel>1.238</twLogDel><twRouteDel>1.065</twRouteDel><twTotDel>2.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.777">XLXN_77</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.353</twSlack><twSrc BELType="FF">Receiver/XLXI_7</twSrc><twDest BELType="FF">Receiver/XLXI_16/q_tmp_10</twDest><twTotPathDel>2.227</twTotPathDel><twClkSkew dest = "0.600" src = "0.686">0.086</twClkSkew><twDelConst>2.777</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.210" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Receiver/XLXI_7</twSrc><twDest BELType='FF'>Receiver/XLXI_16/q_tmp_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_77</twSrcClk><twPathDel><twSite>SLICE_X12Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>Receiver/XLXN_29</twComp><twBEL>Receiver/XLXI_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y48.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>Receiver/XLXN_15</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>Receiver/XLXN_64</twComp><twBEL>Receiver/XLXI_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Receiver/XLXN_49</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Receiver/XLXN_40&lt;11&gt;</twComp><twBEL>Receiver/XLXI_16/q_tmp_10</twBEL></twPathDel><twLogDel>1.187</twLogDel><twRouteDel>1.040</twRouteDel><twTotDel>2.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.777">XLXN_77</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_662_XLXI_1_clkout1 = PERIOD TIMEGRP &quot;XLXI_662_XLXI_1_clkout1&quot; TS_OSC /
        18 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Receiver/XLXI_16/q_tmp_11 (SLICE_X13Y46.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">Receiver/XLXI_16/q_tmp_10</twSrc><twDest BELType="FF">Receiver/XLXI_16/q_tmp_11</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Receiver/XLXI_16/q_tmp_10</twSrc><twDest BELType='FF'>Receiver/XLXI_16/q_tmp_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_77</twSrcClk><twPathDel><twSite>SLICE_X13Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Receiver/XLXN_40&lt;11&gt;</twComp><twBEL>Receiver/XLXI_16/q_tmp_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>Receiver/XLXN_40&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y46.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Receiver/XLXN_40&lt;11&gt;</twComp><twBEL>Receiver/XLXI_16/q_tmp_11</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_77</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Receiver/XLXI_15/q_tmp_11 (SLICE_X15Y50.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.408</twSlack><twSrc BELType="FF">Receiver/XLXI_15/q_tmp_10</twSrc><twDest BELType="FF">Receiver/XLXI_15/q_tmp_11</twDest><twTotPathDel>0.408</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Receiver/XLXI_15/q_tmp_10</twSrc><twDest BELType='FF'>Receiver/XLXI_15/q_tmp_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_77</twSrcClk><twPathDel><twSite>SLICE_X15Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Receiver/XLXN_41&lt;11&gt;</twComp><twBEL>Receiver/XLXI_15/q_tmp_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y50.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>Receiver/XLXN_41&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y50.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Receiver/XLXN_41&lt;11&gt;</twComp><twBEL>Receiver/XLXI_15/q_tmp_11</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.151</twRouteDel><twTotDel>0.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_77</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Receiver/XLXI_58 (SLICE_X10Y47.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">Receiver/XLXI_58</twSrc><twDest BELType="FF">Receiver/XLXI_58</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Receiver/XLXI_58</twSrc><twDest BELType='FF'>Receiver/XLXI_58</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_77</twSrcClk><twPathDel><twSite>SLICE_X10Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Receiver/XLXN_216</twComp><twBEL>Receiver/XLXI_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>Receiver/XLXN_215</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Receiver/XLXN_216</twComp><twBEL>Receiver/XLXI_59</twBEL><twBEL>Receiver/XLXI_58</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_77</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="85"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_662_XLXI_1_clkout1 = PERIOD TIMEGRP &quot;XLXI_662_XLXI_1_clkout1&quot; TS_OSC /
        18 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="86" type="MINPERIOD" name="Tbcper_I" slack="0.111" period="2.777" constraintValue="2.777" deviceLimit="2.666" freqLimit="375.094" physResource="XLXI_662/XLXI_1/clkout2_buf/I0" logResource="XLXI_662/XLXI_1/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="XLXI_662/XLXI_1/clkout1"/><twPinLimit anchorID="87" type="MINHIGHPULSE" name="Trpw" slack="2.297" period="2.777" constraintValue="1.388" deviceLimit="0.240" physResource="Receiver/XLXI_22/COUNT&lt;3&gt;/SR" logResource="Receiver/XLXI_22/COUNT_2/SR" locationPin="SLICE_X12Y47.SR" clockNet="BTN1_IBUF"/><twPinLimit anchorID="88" type="MINHIGHPULSE" name="Trpw" slack="2.297" period="2.777" constraintValue="1.388" deviceLimit="0.240" physResource="Receiver/XLXI_22/COUNT&lt;3&gt;/SR" logResource="Receiver/XLXI_22/COUNT_1/SR" locationPin="SLICE_X12Y47.SR" clockNet="BTN1_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="89" twConstType="OFFSETOUTDELAY" ><twConstHead uID="9"><twConstName UCFConstName="NET &quot;K1_1&quot; OFFSET = OUT 12 ns AFTER &quot;OSC&quot; RISING;" ScopeName="">COMP &quot;K1_1&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.517</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K1_1 (P23.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstOffOut anchorID="91" twDataPathType="twDataPathMaxDelay"><twSlack>1.483</twSlack><twSrc BELType="FF">XLXI_1286</twSrc><twDest BELType="PAD">K1_1</twDest><twClkDel>4.097</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>K1_1_OBUF</twClkDest><twDataDel>5.938</twDataDel><twDataSrc>K1_1_OBUF</twDataSrc><twDataDest>K1_1</twDataDest><twOff>12.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K1_1</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.218" fPhaseErr="0.370" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1286</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>OSC_IBUFG</twBEL><twBEL>ProtoComp37.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>OSC_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_658</twComp><twBEL>XLXI_658</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>XLXN_1271</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.546</twDelInfo><twComp>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>XLXI_48/XLXI_1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_48/XLXI_1/clkout1_buf</twComp><twBEL>XLXI_48/XLXI_1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>VGA_CLK</twComp></twPathDel><twLogDel>-0.571</twLogDel><twRouteDel>4.668</twRouteDel><twTotDel>4.097</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_1286</twSrc><twDest BELType='PAD'>K1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>K1_1_OBUF</twComp><twBEL>XLXI_1286</twBEL></twPathDel><twPathDel><twSite>P23.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.316</twDelInfo><twComp>K1_1_OBUF</twComp></twPathDel><twPathDel><twSite>P23.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.192</twDelInfo><twComp>K1_1</twComp><twBEL>K1_1_OBUF</twBEL><twBEL>K1_1</twBEL></twPathDel><twLogDel>3.622</twLogDel><twRouteDel>2.316</twRouteDel><twTotDel>5.938</twTotDel><twPctLog>61.0</twPctLog><twPctRoute>39.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;K1_1&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K1_1 (P23.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstOffOut anchorID="93" twDataPathType="twDataPathMinDelay"><twSlack>3.269</twSlack><twSrc BELType="FF">XLXI_1286</twSrc><twDest BELType="PAD">K1_1</twDest><twClkDel>1.583</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>K1_1_OBUF</twClkDest><twDataDel>2.168</twDataDel><twDataSrc>K1_1_OBUF</twDataSrc><twDataDest>K1_1</twDataDest><twOff>12.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K1_1</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.218" fPhaseErr="0.370" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1286</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>OSC_IBUFG</twBEL><twBEL>ProtoComp37.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>OSC_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_658</twComp><twBEL>XLXI_658</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>XLXN_1271</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-0.846</twDelInfo><twComp>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>XLXI_48/XLXI_1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_48/XLXI_1/clkout1_buf</twComp><twBEL>XLXI_48/XLXI_1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y31.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>VGA_CLK</twComp></twPathDel><twLogDel>0.035</twLogDel><twRouteDel>1.548</twRouteDel><twTotDel>1.583</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1286</twSrc><twDest BELType='PAD'>K1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>K1_1_OBUF</twComp><twBEL>XLXI_1286</twBEL></twPathDel><twPathDel><twSite>P23.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>K1_1_OBUF</twComp></twPathDel><twPathDel><twSite>P23.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>K1_1</twComp><twBEL>K1_1_OBUF</twBEL><twBEL>K1_1</twBEL></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>1.034</twRouteDel><twTotDel>2.168</twTotDel><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="94" twConstType="OFFSETOUTDELAY" ><twConstHead uID="10"><twConstName UCFConstName="NET &quot;K1_3&quot; OFFSET = OUT 12 ns AFTER &quot;OSC&quot; RISING;" ScopeName="">COMP &quot;K1_3&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.556</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K1_3 (P21.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstOffOut anchorID="96" twDataPathType="twDataPathMaxDelay"><twSlack>1.444</twSlack><twSrc BELType="FF">XLXI_1269</twSrc><twDest BELType="PAD">K1_3</twDest><twClkDel>4.098</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>K1_3_OBUF</twClkDest><twDataDel>5.976</twDataDel><twDataSrc>K1_3_OBUF</twDataSrc><twDataDest>K1_3</twDataDest><twOff>12.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K1_3</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.218" fPhaseErr="0.370" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1269</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>OSC_IBUFG</twBEL><twBEL>ProtoComp37.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>OSC_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_658</twComp><twBEL>XLXI_658</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>XLXN_1271</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.546</twDelInfo><twComp>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>XLXI_48/XLXI_1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_48/XLXI_1/clkout1_buf</twComp><twBEL>XLXI_48/XLXI_1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>VGA_CLK</twComp></twPathDel><twLogDel>-0.571</twLogDel><twRouteDel>4.669</twRouteDel><twTotDel>4.098</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_1269</twSrc><twDest BELType='PAD'>K1_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>K1_3_OBUF</twComp><twBEL>XLXI_1269</twBEL></twPathDel><twPathDel><twSite>P21.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.354</twDelInfo><twComp>K1_3_OBUF</twComp></twPathDel><twPathDel><twSite>P21.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.192</twDelInfo><twComp>K1_3</twComp><twBEL>K1_3_OBUF</twBEL><twBEL>K1_3</twBEL></twPathDel><twLogDel>3.622</twLogDel><twRouteDel>2.354</twRouteDel><twTotDel>5.976</twTotDel><twPctLog>60.6</twPctLog><twPctRoute>39.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;K1_3&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K1_3 (P21.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstOffOut anchorID="98" twDataPathType="twDataPathMinDelay"><twSlack>3.308</twSlack><twSrc BELType="FF">XLXI_1269</twSrc><twDest BELType="PAD">K1_3</twDest><twClkDel>1.584</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>K1_3_OBUF</twClkDest><twDataDel>2.206</twDataDel><twDataSrc>K1_3_OBUF</twDataSrc><twDataDest>K1_3</twDataDest><twOff>12.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K1_3</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.218" fPhaseErr="0.370" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1269</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>OSC_IBUFG</twBEL><twBEL>ProtoComp37.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>OSC_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_658</twComp><twBEL>XLXI_658</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>XLXN_1271</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-0.846</twDelInfo><twComp>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>XLXI_48/XLXI_1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_48/XLXI_1/clkout1_buf</twComp><twBEL>XLXI_48/XLXI_1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>VGA_CLK</twComp></twPathDel><twLogDel>0.035</twLogDel><twRouteDel>1.549</twRouteDel><twTotDel>1.584</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1269</twSrc><twDest BELType='PAD'>K1_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X1Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>K1_3_OBUF</twComp><twBEL>XLXI_1269</twBEL></twPathDel><twPathDel><twSite>P21.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>K1_3_OBUF</twComp></twPathDel><twPathDel><twSite>P21.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>K1_3</twComp><twBEL>K1_3_OBUF</twBEL><twBEL>K1_3</twBEL></twPathDel><twLogDel>1.134</twLogDel><twRouteDel>1.072</twRouteDel><twTotDel>2.206</twTotDel><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="99" twConstType="OFFSETOUTDELAY" ><twConstHead uID="11"><twConstName UCFConstName="NET &quot;K1_5&quot; OFFSET = OUT 12 ns AFTER &quot;OSC&quot; RISING;" ScopeName="">COMP &quot;K1_5&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.735</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K1_5 (P16.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstOffOut anchorID="101" twDataPathType="twDataPathMaxDelay"><twSlack>1.265</twSlack><twSrc BELType="FF">XLXI_1248</twSrc><twDest BELType="PAD">K1_5</twDest><twClkDel>4.097</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>K1_7_OBUF</twClkDest><twDataDel>6.156</twDataDel><twDataSrc>K1_7_OBUF</twDataSrc><twDataDest>K1_5</twDataDest><twOff>12.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K1_5</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.218" fPhaseErr="0.370" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1248</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>OSC_IBUFG</twBEL><twBEL>ProtoComp37.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>OSC_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_658</twComp><twBEL>XLXI_658</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>XLXN_1271</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.546</twDelInfo><twComp>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>XLXI_48/XLXI_1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_48/XLXI_1/clkout1_buf</twComp><twBEL>XLXI_48/XLXI_1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>VGA_CLK</twComp></twPathDel><twLogDel>-0.571</twLogDel><twRouteDel>4.668</twRouteDel><twTotDel>4.097</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_1248</twSrc><twDest BELType='PAD'>K1_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X3Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>K1_7_OBUF</twComp><twBEL>XLXI_1248</twBEL></twPathDel><twPathDel><twSite>P16.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.004</twDelInfo><twComp>K1_5_OBUF</twComp></twPathDel><twPathDel><twSite>P16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>K1_5</twComp><twBEL>K1_5_OBUF</twBEL><twBEL>K1_5</twBEL></twPathDel><twLogDel>3.152</twLogDel><twRouteDel>3.004</twRouteDel><twTotDel>6.156</twTotDel><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;K1_5&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K1_5 (P16.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstOffOut anchorID="103" twDataPathType="twDataPathMinDelay"><twSlack>4.127</twSlack><twSrc BELType="FF">XLXI_1248</twSrc><twDest BELType="PAD">K1_5</twDest><twClkDel>1.583</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>K1_7_OBUF</twClkDest><twDataDel>3.026</twDataDel><twDataSrc>K1_7_OBUF</twDataSrc><twDataDest>K1_5</twDataDest><twOff>12.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K1_5</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.218" fPhaseErr="0.370" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1248</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>OSC_IBUFG</twBEL><twBEL>ProtoComp37.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>OSC_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_658</twComp><twBEL>XLXI_658</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>XLXN_1271</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-0.846</twDelInfo><twComp>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>XLXI_48/XLXI_1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_48/XLXI_1/clkout1_buf</twComp><twBEL>XLXI_48/XLXI_1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>VGA_CLK</twComp></twPathDel><twLogDel>0.035</twLogDel><twRouteDel>1.548</twRouteDel><twTotDel>1.583</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1248</twSrc><twDest BELType='PAD'>K1_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X3Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>K1_7_OBUF</twComp><twBEL>XLXI_1248</twBEL></twPathDel><twPathDel><twSite>P16.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>K1_5_OBUF</twComp></twPathDel><twPathDel><twSite>P16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>K1_5</twComp><twBEL>K1_5_OBUF</twBEL><twBEL>K1_5</twBEL></twPathDel><twLogDel>1.594</twLogDel><twRouteDel>1.432</twRouteDel><twTotDel>3.026</twTotDel><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="104" twConstType="OFFSETOUTDELAY" ><twConstHead uID="12"><twConstName UCFConstName="NET &quot;K1_7&quot; OFFSET = OUT 12 ns AFTER &quot;OSC&quot; RISING;" ScopeName="">COMP &quot;K1_7&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.748</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K1_7 (P14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstOffOut anchorID="106" twDataPathType="twDataPathMaxDelay"><twSlack>1.252</twSlack><twSrc BELType="FF">XLXI_1249</twSrc><twDest BELType="PAD">K1_7</twDest><twClkDel>4.097</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>K1_7_OBUF</twClkDest><twDataDel>6.169</twDataDel><twDataSrc>K1_7_OBUF</twDataSrc><twDataDest>K1_7</twDataDest><twOff>12.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K1_7</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.218" fPhaseErr="0.370" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1249</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>OSC_IBUFG</twBEL><twBEL>ProtoComp37.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>OSC_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_658</twComp><twBEL>XLXI_658</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>XLXN_1271</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.546</twDelInfo><twComp>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>XLXI_48/XLXI_1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_48/XLXI_1/clkout1_buf</twComp><twBEL>XLXI_48/XLXI_1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>VGA_CLK</twComp></twPathDel><twLogDel>-0.571</twLogDel><twRouteDel>4.668</twRouteDel><twTotDel>4.097</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_1249</twSrc><twDest BELType='PAD'>K1_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X3Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>K1_7_OBUF</twComp><twBEL>XLXI_1249</twBEL></twPathDel><twPathDel><twSite>P14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.017</twDelInfo><twComp>K1_7_OBUF</twComp></twPathDel><twPathDel><twSite>P14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>K1_7</twComp><twBEL>K1_7_OBUF</twBEL><twBEL>K1_7</twBEL></twPathDel><twLogDel>3.152</twLogDel><twRouteDel>3.017</twRouteDel><twTotDel>6.169</twTotDel><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;K1_7&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K1_7 (P14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstOffOut anchorID="108" twDataPathType="twDataPathMinDelay"><twSlack>4.091</twSlack><twSrc BELType="FF">XLXI_1249</twSrc><twDest BELType="PAD">K1_7</twDest><twClkDel>1.583</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>K1_7_OBUF</twClkDest><twDataDel>2.990</twDataDel><twDataSrc>K1_7_OBUF</twDataSrc><twDataDest>K1_7</twDataDest><twOff>12.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K1_7</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.218" fPhaseErr="0.370" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1249</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>OSC_IBUFG</twBEL><twBEL>ProtoComp37.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>OSC_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_658</twComp><twBEL>XLXI_658</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>XLXN_1271</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-0.846</twDelInfo><twComp>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>XLXI_48/XLXI_1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_48/XLXI_1/clkout1_buf</twComp><twBEL>XLXI_48/XLXI_1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>VGA_CLK</twComp></twPathDel><twLogDel>0.035</twLogDel><twRouteDel>1.548</twRouteDel><twTotDel>1.583</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1249</twSrc><twDest BELType='PAD'>K1_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X3Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>K1_7_OBUF</twComp><twBEL>XLXI_1249</twBEL></twPathDel><twPathDel><twSite>P14.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>K1_7_OBUF</twComp></twPathDel><twPathDel><twSite>P14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>K1_7</twComp><twBEL>K1_7_OBUF</twBEL><twBEL>K1_7</twBEL></twPathDel><twLogDel>1.594</twLogDel><twRouteDel>1.396</twRouteDel><twTotDel>2.990</twTotDel><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="109" twConstType="OFFSETOUTDELAY" ><twConstHead uID="13"><twConstName UCFConstName="NET &quot;K1_9&quot; OFFSET = OUT 12 ns AFTER &quot;OSC&quot; RISING;" ScopeName="">COMP &quot;K1_9&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.533</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K1_9 (P11.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstOffOut anchorID="111" twDataPathType="twDataPathMaxDelay"><twSlack>1.467</twSlack><twSrc BELType="FF">XLXI_1250</twSrc><twDest BELType="PAD">K1_9</twDest><twClkDel>4.098</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>K1_11_OBUF</twClkDest><twDataDel>5.953</twDataDel><twDataSrc>K1_11_OBUF</twDataSrc><twDataDest>K1_9</twDataDest><twOff>12.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K1_9</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.218" fPhaseErr="0.370" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1250</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>OSC_IBUFG</twBEL><twBEL>ProtoComp37.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>OSC_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_658</twComp><twBEL>XLXI_658</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>XLXN_1271</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.546</twDelInfo><twComp>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>XLXI_48/XLXI_1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_48/XLXI_1/clkout1_buf</twComp><twBEL>XLXI_48/XLXI_1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>VGA_CLK</twComp></twPathDel><twLogDel>-0.571</twLogDel><twRouteDel>4.669</twRouteDel><twTotDel>4.098</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_1250</twSrc><twDest BELType='PAD'>K1_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X2Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>K1_11_OBUF</twComp><twBEL>XLXI_1250</twBEL></twPathDel><twPathDel><twSite>P11.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.755</twDelInfo><twComp>K1_9_OBUF</twComp></twPathDel><twPathDel><twSite>P11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>K1_9</twComp><twBEL>K1_9_OBUF</twBEL><twBEL>K1_9</twBEL></twPathDel><twLogDel>3.198</twLogDel><twRouteDel>2.755</twRouteDel><twTotDel>5.953</twTotDel><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;K1_9&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K1_9 (P11.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstOffOut anchorID="113" twDataPathType="twDataPathMinDelay"><twSlack>3.962</twSlack><twSrc BELType="FF">XLXI_1250</twSrc><twDest BELType="PAD">K1_9</twDest><twClkDel>1.584</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>K1_11_OBUF</twClkDest><twDataDel>2.860</twDataDel><twDataSrc>K1_11_OBUF</twDataSrc><twDataDest>K1_9</twDataDest><twOff>12.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K1_9</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.218" fPhaseErr="0.370" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1250</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>OSC_IBUFG</twBEL><twBEL>ProtoComp37.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>OSC_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_658</twComp><twBEL>XLXI_658</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>XLXN_1271</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-0.846</twDelInfo><twComp>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>XLXI_48/XLXI_1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_48/XLXI_1/clkout1_buf</twComp><twBEL>XLXI_48/XLXI_1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>VGA_CLK</twComp></twPathDel><twLogDel>0.035</twLogDel><twRouteDel>1.549</twRouteDel><twTotDel>1.584</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1250</twSrc><twDest BELType='PAD'>K1_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X2Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>K1_11_OBUF</twComp><twBEL>XLXI_1250</twBEL></twPathDel><twPathDel><twSite>P11.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>K1_9_OBUF</twComp></twPathDel><twPathDel><twSite>P11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>K1_9</twComp><twBEL>K1_9_OBUF</twBEL><twBEL>K1_9</twBEL></twPathDel><twLogDel>1.596</twLogDel><twRouteDel>1.264</twRouteDel><twTotDel>2.860</twTotDel><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="114" twConstType="OFFSETOUTDELAY" ><twConstHead uID="14"><twConstName UCFConstName="NET &quot;K1_11&quot; OFFSET = OUT 12 ns AFTER &quot;OSC&quot; RISING;" ScopeName="">COMP &quot;K1_11&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.533</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K1_11 (P9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstOffOut anchorID="116" twDataPathType="twDataPathMaxDelay"><twSlack>1.467</twSlack><twSrc BELType="FF">XLXI_1251</twSrc><twDest BELType="PAD">K1_11</twDest><twClkDel>4.098</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>K1_11_OBUF</twClkDest><twDataDel>5.953</twDataDel><twDataSrc>K1_11_OBUF</twDataSrc><twDataDest>K1_11</twDataDest><twOff>12.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K1_11</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.218" fPhaseErr="0.370" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1251</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>OSC_IBUFG</twBEL><twBEL>ProtoComp37.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>OSC_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_658</twComp><twBEL>XLXI_658</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>XLXN_1271</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.546</twDelInfo><twComp>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>XLXI_48/XLXI_1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_48/XLXI_1/clkout1_buf</twComp><twBEL>XLXI_48/XLXI_1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>VGA_CLK</twComp></twPathDel><twLogDel>-0.571</twLogDel><twRouteDel>4.669</twRouteDel><twTotDel>4.098</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_1251</twSrc><twDest BELType='PAD'>K1_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X2Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>K1_11_OBUF</twComp><twBEL>XLXI_1251</twBEL></twPathDel><twPathDel><twSite>P9.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.755</twDelInfo><twComp>K1_11_OBUF</twComp></twPathDel><twPathDel><twSite>P9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>K1_11</twComp><twBEL>K1_11_OBUF</twBEL><twBEL>K1_11</twBEL></twPathDel><twLogDel>3.198</twLogDel><twRouteDel>2.755</twRouteDel><twTotDel>5.953</twTotDel><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;K1_11&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K1_11 (P9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstOffOut anchorID="118" twDataPathType="twDataPathMinDelay"><twSlack>3.962</twSlack><twSrc BELType="FF">XLXI_1251</twSrc><twDest BELType="PAD">K1_11</twDest><twClkDel>1.584</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>K1_11_OBUF</twClkDest><twDataDel>2.860</twDataDel><twDataSrc>K1_11_OBUF</twDataSrc><twDataDest>K1_11</twDataDest><twOff>12.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K1_11</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.218" fPhaseErr="0.370" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1251</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>OSC_IBUFG</twBEL><twBEL>ProtoComp37.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>OSC_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_658</twComp><twBEL>XLXI_658</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>XLXN_1271</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-0.846</twDelInfo><twComp>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>XLXI_48/XLXI_1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_48/XLXI_1/clkout1_buf</twComp><twBEL>XLXI_48/XLXI_1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>VGA_CLK</twComp></twPathDel><twLogDel>0.035</twLogDel><twRouteDel>1.549</twRouteDel><twTotDel>1.584</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1251</twSrc><twDest BELType='PAD'>K1_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X2Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>K1_11_OBUF</twComp><twBEL>XLXI_1251</twBEL></twPathDel><twPathDel><twSite>P9.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>K1_11_OBUF</twComp></twPathDel><twPathDel><twSite>P9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>K1_11</twComp><twBEL>K1_11_OBUF</twBEL><twBEL>K1_11</twBEL></twPathDel><twLogDel>1.596</twLogDel><twRouteDel>1.264</twRouteDel><twTotDel>2.860</twTotDel><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="119" twConstType="OFFSETOUTDELAY" ><twConstHead uID="15"><twConstName UCFConstName="NET &quot;K1_13&quot; OFFSET = OUT 12 ns AFTER &quot;OSC&quot; RISING;" ScopeName="">COMP &quot;K1_13&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.347</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K1_13 (P7.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstOffOut anchorID="121" twDataPathType="twDataPathMaxDelay"><twSlack>1.653</twSlack><twSrc BELType="FF">XLXI_1252</twSrc><twDest BELType="PAD">K1_13</twDest><twClkDel>4.098</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>K1_11_OBUF</twClkDest><twDataDel>5.767</twDataDel><twDataSrc>K1_11_OBUF</twDataSrc><twDataDest>K1_13</twDataDest><twOff>12.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K1_13</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.218" fPhaseErr="0.370" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1252</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>OSC_IBUFG</twBEL><twBEL>ProtoComp37.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>OSC_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_658</twComp><twBEL>XLXI_658</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>XLXN_1271</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.546</twDelInfo><twComp>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>XLXI_48/XLXI_1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_48/XLXI_1/clkout1_buf</twComp><twBEL>XLXI_48/XLXI_1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>VGA_CLK</twComp></twPathDel><twLogDel>-0.571</twLogDel><twRouteDel>4.669</twRouteDel><twTotDel>4.098</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_1252</twSrc><twDest BELType='PAD'>K1_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X2Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>K1_11_OBUF</twComp><twBEL>XLXI_1252</twBEL></twPathDel><twPathDel><twSite>P7.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.569</twDelInfo><twComp>K1_13_OBUF</twComp></twPathDel><twPathDel><twSite>P7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>K1_13</twComp><twBEL>K1_13_OBUF</twBEL><twBEL>K1_13</twBEL></twPathDel><twLogDel>3.198</twLogDel><twRouteDel>2.569</twRouteDel><twTotDel>5.767</twTotDel><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;K1_13&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K1_13 (P7.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstOffOut anchorID="123" twDataPathType="twDataPathMinDelay"><twSlack>3.879</twSlack><twSrc BELType="FF">XLXI_1252</twSrc><twDest BELType="PAD">K1_13</twDest><twClkDel>1.584</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>K1_11_OBUF</twClkDest><twDataDel>2.777</twDataDel><twDataSrc>K1_11_OBUF</twDataSrc><twDataDest>K1_13</twDataDest><twOff>12.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K1_13</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.218" fPhaseErr="0.370" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1252</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>OSC_IBUFG</twBEL><twBEL>ProtoComp37.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>OSC_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_658</twComp><twBEL>XLXI_658</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>XLXN_1271</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-0.846</twDelInfo><twComp>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>XLXI_48/XLXI_1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_48/XLXI_1/clkout1_buf</twComp><twBEL>XLXI_48/XLXI_1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y46.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>VGA_CLK</twComp></twPathDel><twLogDel>0.035</twLogDel><twRouteDel>1.549</twRouteDel><twTotDel>1.584</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1252</twSrc><twDest BELType='PAD'>K1_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X2Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>K1_11_OBUF</twComp><twBEL>XLXI_1252</twBEL></twPathDel><twPathDel><twSite>P7.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>K1_13_OBUF</twComp></twPathDel><twPathDel><twSite>P7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>K1_13</twComp><twBEL>K1_13_OBUF</twBEL><twBEL>K1_13</twBEL></twPathDel><twLogDel>1.596</twLogDel><twRouteDel>1.181</twRouteDel><twTotDel>2.777</twTotDel><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="124" twConstType="OFFSETOUTDELAY" ><twConstHead uID="16"><twConstName UCFConstName="NET &quot;K1_15&quot; OFFSET = OUT 12 ns AFTER &quot;OSC&quot; RISING;" ScopeName="">COMP &quot;K1_15&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>10.772</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K1_15 (P5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstOffOut anchorID="126" twDataPathType="twDataPathMaxDelay"><twSlack>1.228</twSlack><twSrc BELType="FF">XLXI_1253</twSrc><twDest BELType="PAD">K1_15</twDest><twClkDel>4.097</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>K1_15_OBUF</twClkDest><twDataDel>6.193</twDataDel><twDataSrc>K1_15_OBUF</twDataSrc><twDataDest>K1_15</twDataDest><twOff>12.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K1_15</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.218" fPhaseErr="0.370" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1253</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>OSC_IBUFG</twBEL><twBEL>ProtoComp37.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>OSC_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_658</twComp><twBEL>XLXI_658</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>XLXN_1271</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.546</twDelInfo><twComp>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>XLXI_48/XLXI_1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>XLXI_48/XLXI_1/clkout1_buf</twComp><twBEL>XLXI_48/XLXI_1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>VGA_CLK</twComp></twPathDel><twLogDel>-0.571</twLogDel><twRouteDel>4.668</twRouteDel><twTotDel>4.097</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>XLXI_1253</twSrc><twDest BELType='PAD'>K1_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X2Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>K1_15_OBUF</twComp><twBEL>XLXI_1253</twBEL></twPathDel><twPathDel><twSite>P5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.995</twDelInfo><twComp>K1_15_OBUF</twComp></twPathDel><twPathDel><twSite>P5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>K1_15</twComp><twBEL>K1_15_OBUF</twBEL><twBEL>K1_15</twBEL></twPathDel><twLogDel>3.198</twLogDel><twRouteDel>2.995</twRouteDel><twTotDel>6.193</twTotDel><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;K1_15&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point K1_15 (P5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstOffOut anchorID="128" twDataPathType="twDataPathMinDelay"><twSlack>4.093</twSlack><twSrc BELType="FF">XLXI_1253</twSrc><twDest BELType="PAD">K1_15</twDest><twClkDel>1.583</twClkDel><twClkSrc>OSC</twClkSrc><twClkDest>K1_15_OBUF</twClkDest><twDataDel>2.992</twDataDel><twDataSrc>K1_15_OBUF</twDataSrc><twDataDest>K1_15</twDataDest><twOff>12.000</twOff><twOffSrc>OSC</twOffSrc><twOffDest>K1_15</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.218" fPhaseErr="0.370" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>OSC</twSrc><twDest BELType='FF'>XLXI_1253</twDest><twLogLvls>4</twLogLvls><twSrcSite>P123.PAD</twSrcSite><twPathDel><twSite>P123.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>OSC</twComp><twBEL>OSC</twBEL><twBEL>OSC_IBUFG</twBEL><twBEL>ProtoComp37.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>OSC_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y8.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_658</twComp><twBEL>XLXI_658</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>XLXN_1271</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-0.846</twDelInfo><twComp>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twComp><twBEL>XLXI_48/XLXI_1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>XLXI_48/XLXI_1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>XLXI_48/XLXI_1/clkout1_buf</twComp><twBEL>XLXI_48/XLXI_1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>VGA_CLK</twComp></twPathDel><twLogDel>0.035</twLogDel><twRouteDel>1.548</twRouteDel><twTotDel>1.583</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>XLXI_1253</twSrc><twDest BELType='PAD'>K1_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VGA_CLK</twSrcClk><twPathDel><twSite>SLICE_X2Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>K1_15_OBUF</twComp><twBEL>XLXI_1253</twBEL></twPathDel><twPathDel><twSite>P5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>K1_15_OBUF</twComp></twPathDel><twPathDel><twSite>P5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>K1_15</twComp><twBEL>K1_15_OBUF</twBEL><twBEL>K1_15</twBEL></twPathDel><twLogDel>1.596</twLogDel><twRouteDel>1.396</twRouteDel><twTotDel>2.992</twTotDel><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="5" anchorID="129"><twConstRollup name="TS_OSC" fullName="TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 50 ns HIGH 50%;" type="origin" depth="0" requirement="50.000" prefType="period" actual="20.000" actualRollup="49.698" errors="0" errorRollup="0" items="0" itemsRollup="1935"/><twConstRollup name="TS_XLXI_48_XLXI_1_clkout0" fullName="TS_XLXI_48_XLXI_1_clkout0 = PERIOD TIMEGRP &quot;XLXI_48_XLXI_1_clkout0&quot; TS_OSC /         4.27272727 HIGH 50%;" type="child" depth="1" requirement="11.702" prefType="period" actual="6.743" actualRollup="N/A" errors="0" errorRollup="0" items="1255" itemsRollup="0"/><twConstRollup name="TS_XLXI_662_XLXI_1_clkout0" fullName="TS_XLXI_662_XLXI_1_clkout0 = PERIOD TIMEGRP &quot;XLXI_662_XLXI_1_clkout0&quot; TS_OSC /         2 HIGH 50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="4.457" actualRollup="N/A" errors="0" errorRollup="0" items="312" itemsRollup="0"/><twConstRollup name="TS_XLXI_662_XLXI_1_clkout1" fullName="TS_XLXI_662_XLXI_1_clkout1 = PERIOD TIMEGRP &quot;XLXI_662_XLXI_1_clkout1&quot; TS_OSC /         18 HIGH 50%;" type="child" depth="1" requirement="2.778" prefType="period" actual="2.761" actualRollup="N/A" errors="0" errorRollup="0" items="368" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="130">0</twUnmetConstCnt><twDataSheet anchorID="131" twNameLen="15"><twClk2OutList anchorID="132" twDestWidth="5" twPhaseWidth="7"><twSrc>OSC</twSrc><twClk2Out  twOutPad = "K1_1" twMinTime = "3.269" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.517" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="VGA_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "K1_3" twMinTime = "3.308" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.556" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="VGA_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "K1_5" twMinTime = "4.127" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.735" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="VGA_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "K1_7" twMinTime = "4.091" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.748" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="VGA_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "K1_9" twMinTime = "3.962" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.533" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="VGA_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "K1_11" twMinTime = "3.962" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.533" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="VGA_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "K1_13" twMinTime = "3.879" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.347" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="VGA_CLK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "K1_15" twMinTime = "4.093" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.772" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="VGA_CLK" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="133" twDestWidth="3"><twDest>OSC</twDest><twClk2SU><twSrc>OSC</twSrc><twRiseRise>6.743</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable anchorID="134" twDestWidth="4" twMinSlack="1.483" twMaxSlack="1.483" twRelSkew="0.000" ><twConstName>COMP &quot;K1_1&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "K1_1" twSlack = "10.517" twMaxDelayCrnr="f" twMinDelay = "3.269" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="135" twDestWidth="4" twMinSlack="1.444" twMaxSlack="1.444" twRelSkew="0.000" ><twConstName>COMP &quot;K1_3&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "K1_3" twSlack = "10.556" twMaxDelayCrnr="f" twMinDelay = "3.308" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="136" twDestWidth="4" twMinSlack="1.265" twMaxSlack="1.265" twRelSkew="0.000" ><twConstName>COMP &quot;K1_5&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "K1_5" twSlack = "10.735" twMaxDelayCrnr="f" twMinDelay = "4.127" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="137" twDestWidth="4" twMinSlack="1.252" twMaxSlack="1.252" twRelSkew="0.000" ><twConstName>COMP &quot;K1_7&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "K1_7" twSlack = "10.748" twMaxDelayCrnr="f" twMinDelay = "4.091" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="138" twDestWidth="4" twMinSlack="1.467" twMaxSlack="1.467" twRelSkew="0.000" ><twConstName>COMP &quot;K1_9&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "K1_9" twSlack = "10.533" twMaxDelayCrnr="f" twMinDelay = "3.962" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="139" twDestWidth="5" twMinSlack="1.467" twMaxSlack="1.467" twRelSkew="0.000" ><twConstName>COMP &quot;K1_11&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "K1_11" twSlack = "10.533" twMaxDelayCrnr="f" twMinDelay = "3.962" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="140" twDestWidth="5" twMinSlack="1.653" twMaxSlack="1.653" twRelSkew="0.000" ><twConstName>COMP &quot;K1_13&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "K1_13" twSlack = "10.347" twMaxDelayCrnr="f" twMinDelay = "3.879" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="141" twDestWidth="5" twMinSlack="1.228" twMaxSlack="1.228" twRelSkew="0.000" ><twConstName>COMP &quot;K1_15&quot; OFFSET = OUT 12 ns AFTER COMP &quot;OSC&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "K1_15" twSlack = "10.772" twMaxDelayCrnr="f" twMinDelay = "4.093" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="142"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1943</twPathCnt><twNetCnt>4</twNetCnt><twConnCnt>1121</twConnCnt></twConstCov><twStats anchorID="143"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq><twMaxNetDel>2.461</twMaxNetDel><twMinOutAfterClk>10.772</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Nov 11 17:44:12 2024 </twTimestamp></twFoot><twClientInfo anchorID="144"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4588 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
