

================================================================
== Vitis HLS Report for 'alv_MIMD_Pipeline_l_data_and_operation'
================================================================
* Date:           Sun May 12 19:57:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       61|       61|  0.610 us|  0.610 us|   61|   61|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_data_and_operation  |       59|       59|        11|          1|          1|    50|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.10>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [HLS/core.cpp:56->HLS/core.cpp:193]   --->   Operation 14 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_15, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_15, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_15, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%op_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %op"   --->   Operation 20 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a"   --->   Operation 21 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln56 = store i6 0, i6 %i_4" [HLS/core.cpp:56->HLS/core.cpp:193]   --->   Operation 22 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i19"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = load i6 %i_4" [HLS/core.cpp:56->HLS/core.cpp:193]   --->   Operation 24 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%icmp_ln56 = icmp_eq  i6 %i, i6 50" [HLS/core.cpp:56->HLS/core.cpp:193]   --->   Operation 27 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.82ns)   --->   "%add_ln56 = add i6 %i, i6 1" [HLS/core.cpp:56->HLS/core.cpp:193]   --->   Operation 28 'add' 'add_ln56' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc.i19.split, void %_Z16load_data_and_opPViS0_S0_RN3hls6streamIiLi0EEES4_S4_.exit.exitStub" [HLS/core.cpp:56->HLS/core.cpp:193]   --->   Operation 29 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i, i2 0" [HLS/core.cpp:60->HLS/core.cpp:193]   --->   Operation 30 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i8 %shl_ln4" [HLS/core.cpp:60->HLS/core.cpp:193]   --->   Operation 31 'zext' 'zext_ln60' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.52ns)   --->   "%add_ln60 = add i64 %zext_ln60, i64 %a_read" [HLS/core.cpp:60->HLS/core.cpp:193]   --->   Operation 32 'add' 'add_ln60' <Predicate = (!icmp_ln56)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60, i32 2, i32 63" [HLS/core.cpp:60->HLS/core.cpp:193]   --->   Operation 33 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i62 %trunc_ln4" [HLS/core.cpp:60->HLS/core.cpp:193]   --->   Operation 34 'sext' 'sext_ln60' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln60" [HLS/core.cpp:60->HLS/core.cpp:193]   --->   Operation 35 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.52ns)   --->   "%add_ln66 = add i64 %zext_ln60, i64 %op_read" [HLS/core.cpp:66->HLS/core.cpp:193]   --->   Operation 36 'add' 'add_ln66' <Predicate = (!icmp_ln56)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66, i32 2, i32 63" [HLS/core.cpp:66->HLS/core.cpp:193]   --->   Operation 37 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i62 %trunc_ln5" [HLS/core.cpp:66->HLS/core.cpp:193]   --->   Operation 38 'sext' 'sext_ln66' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln66" [HLS/core.cpp:66->HLS/core.cpp:193]   --->   Operation 39 'getelementptr' 'gmem3_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln56 = store i6 %add_ln56, i6 %i_4" [HLS/core.cpp:56->HLS/core.cpp:193]   --->   Operation 40 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 41 [8/8] (7.30ns)   --->   "%tmp_a_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [HLS/core.cpp:60->HLS/core.cpp:193]   --->   Operation 41 'readreq' 'tmp_a_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 42 [8/8] (7.30ns)   --->   "%tmp_op_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1" [HLS/core.cpp:66->HLS/core.cpp:193]   --->   Operation 42 'readreq' 'tmp_op_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 43 [7/8] (7.30ns)   --->   "%tmp_a_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [HLS/core.cpp:60->HLS/core.cpp:193]   --->   Operation 43 'readreq' 'tmp_a_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 44 [7/8] (7.30ns)   --->   "%tmp_op_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1" [HLS/core.cpp:66->HLS/core.cpp:193]   --->   Operation 44 'readreq' 'tmp_op_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 45 [6/8] (7.30ns)   --->   "%tmp_a_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [HLS/core.cpp:60->HLS/core.cpp:193]   --->   Operation 45 'readreq' 'tmp_a_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 46 [6/8] (7.30ns)   --->   "%tmp_op_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1" [HLS/core.cpp:66->HLS/core.cpp:193]   --->   Operation 46 'readreq' 'tmp_op_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 47 [5/8] (7.30ns)   --->   "%tmp_a_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [HLS/core.cpp:60->HLS/core.cpp:193]   --->   Operation 47 'readreq' 'tmp_a_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 48 [5/8] (7.30ns)   --->   "%tmp_op_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1" [HLS/core.cpp:66->HLS/core.cpp:193]   --->   Operation 48 'readreq' 'tmp_op_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 49 [4/8] (7.30ns)   --->   "%tmp_a_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [HLS/core.cpp:60->HLS/core.cpp:193]   --->   Operation 49 'readreq' 'tmp_a_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 50 [4/8] (7.30ns)   --->   "%tmp_op_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1" [HLS/core.cpp:66->HLS/core.cpp:193]   --->   Operation 50 'readreq' 'tmp_op_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 51 [3/8] (7.30ns)   --->   "%tmp_a_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [HLS/core.cpp:60->HLS/core.cpp:193]   --->   Operation 51 'readreq' 'tmp_a_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 52 [3/8] (7.30ns)   --->   "%tmp_op_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1" [HLS/core.cpp:66->HLS/core.cpp:193]   --->   Operation 52 'readreq' 'tmp_op_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 53 [2/8] (7.30ns)   --->   "%tmp_a_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [HLS/core.cpp:60->HLS/core.cpp:193]   --->   Operation 53 'readreq' 'tmp_a_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 54 [2/8] (7.30ns)   --->   "%tmp_op_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1" [HLS/core.cpp:66->HLS/core.cpp:193]   --->   Operation 54 'readreq' 'tmp_op_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 55 [1/8] (7.30ns)   --->   "%tmp_a_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [HLS/core.cpp:60->HLS/core.cpp:193]   --->   Operation 55 'readreq' 'tmp_a_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 56 [1/8] (7.30ns)   --->   "%tmp_op_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i32 1" [HLS/core.cpp:66->HLS/core.cpp:193]   --->   Operation 56 'readreq' 'tmp_op_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 57 [1/1] (7.30ns)   --->   "%tmp_a = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %gmem0_addr" [HLS/core.cpp:60->HLS/core.cpp:193]   --->   Operation 57 'read' 'tmp_a' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 58 [1/1] (7.30ns)   --->   "%tmp_op = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %gmem3_addr" [HLS/core.cpp:66->HLS/core.cpp:193]   --->   Operation 58 'read' 'tmp_op' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.63>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [HLS/core.cpp:58->HLS/core.cpp:193]   --->   Operation 59 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [HLS/core.cpp:56->HLS/core.cpp:193]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [HLS/core.cpp:56->HLS/core.cpp:193]   --->   Operation 61 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (3.63ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_a, i32 %tmp_a" [HLS/core.cpp:61->HLS/core.cpp:193]   --->   Operation 62 'write' 'write_ln61' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 63 [1/1] (3.63ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_b, i32 %tmp_a" [HLS/core.cpp:64->HLS/core.cpp:193]   --->   Operation 63 'write' 'write_ln64' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 64 [1/1] (3.63ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %ALU_operation, i32 %tmp_op" [HLS/core.cpp:67->HLS/core.cpp:193]   --->   Operation 64 'write' 'write_ln67' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i19" [HLS/core.cpp:56->HLS/core.cpp:193]   --->   Operation 65 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ALU_operation]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_4                    (alloca           ) [ 010000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
op_read                (read             ) [ 000000000000]
a_read                 (read             ) [ 000000000000]
store_ln56             (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
i                      (load             ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
icmp_ln56              (icmp             ) [ 011111111110]
add_ln56               (add              ) [ 000000000000]
br_ln56                (br               ) [ 000000000000]
shl_ln4                (bitconcatenate   ) [ 000000000000]
zext_ln60              (zext             ) [ 000000000000]
add_ln60               (add              ) [ 000000000000]
trunc_ln4              (partselect       ) [ 000000000000]
sext_ln60              (sext             ) [ 000000000000]
gmem0_addr             (getelementptr    ) [ 011111111110]
add_ln66               (add              ) [ 000000000000]
trunc_ln5              (partselect       ) [ 000000000000]
sext_ln66              (sext             ) [ 000000000000]
gmem3_addr             (getelementptr    ) [ 011111111110]
store_ln56             (store            ) [ 000000000000]
tmp_a_1_req            (readreq          ) [ 000000000000]
tmp_op_1_req           (readreq          ) [ 000000000000]
tmp_a                  (read             ) [ 010000000001]
tmp_op                 (read             ) [ 010000000001]
specpipeline_ln58      (specpipeline     ) [ 000000000000]
speclooptripcount_ln56 (speclooptripcount) [ 000000000000]
specloopname_ln56      (specloopname     ) [ 000000000000]
write_ln61             (write            ) [ 000000000000]
write_ln64             (write            ) [ 000000000000]
write_ln67             (write            ) [ 000000000000]
br_ln56                (br               ) [ 000000000000]
ret_ln0                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_a"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_b"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="op">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ALU_operation">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_operation"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_4_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="op_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="a_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_readreq_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="1"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="tmp_a_1_req/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_readreq_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="1"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="tmp_op_1_req/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_a_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="9"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_a/10 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_op_read_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="9"/>
<pin id="112" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_op/10 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln61_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="1"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln61/11 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln64_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="1"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/11 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln67_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="1"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/11 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln56_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="6" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln56_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="0" index="1" bw="5" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln56_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="shl_ln4_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="6" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln60_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln60_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln4_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="62" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="0" index="2" bw="3" slack="0"/>
<pin id="177" dir="0" index="3" bw="7" slack="0"/>
<pin id="178" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sext_ln60_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="62" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="gmem0_addr_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="62" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln66_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln5_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="62" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="0"/>
<pin id="202" dir="0" index="2" bw="3" slack="0"/>
<pin id="203" dir="0" index="3" bw="7" slack="0"/>
<pin id="204" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sext_ln66_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="62" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="gmem3_addr_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="62" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln56_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="0" index="1" bw="6" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="i_4_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="231" class="1005" name="icmp_ln56_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="9"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="235" class="1005" name="gmem0_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="gmem3_addr_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr "/>
</bind>
</comp>

<comp id="247" class="1005" name="tmp_a_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_a "/>
</bind>
</comp>

<comp id="253" class="1005" name="tmp_op_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_op "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="58" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="58" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="108"><net_src comp="60" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="60" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="72" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="72" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="72" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="147"><net_src comp="140" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="140" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="46" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="140" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="50" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="84" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="167" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="54" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="56" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="186"><net_src comp="173" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="163" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="78" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="193" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="56" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="212"><net_src comp="199" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="149" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="74" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="234"><net_src comp="143" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="187" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="244"><net_src comp="213" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="250"><net_src comp="104" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="256"><net_src comp="109" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="128" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_a | {11 }
	Port: data_b | {11 }
	Port: ALU_operation | {11 }
 - Input state : 
	Port: alv_MIMD_Pipeline_l_data_and_operation : gmem3 | {2 3 4 5 6 7 8 9 10 }
	Port: alv_MIMD_Pipeline_l_data_and_operation : gmem0 | {2 3 4 5 6 7 8 9 10 }
	Port: alv_MIMD_Pipeline_l_data_and_operation : a | {1 }
	Port: alv_MIMD_Pipeline_l_data_and_operation : op | {1 }
  - Chain level:
	State 1
		store_ln56 : 1
		i : 1
		icmp_ln56 : 2
		add_ln56 : 2
		br_ln56 : 3
		shl_ln4 : 2
		zext_ln60 : 3
		add_ln60 : 4
		trunc_ln4 : 5
		sext_ln60 : 6
		gmem0_addr : 7
		add_ln66 : 4
		trunc_ln5 : 5
		sext_ln66 : 6
		gmem3_addr : 7
		store_ln56 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln56_fu_149     |    0    |    14   |
|    add   |     add_ln60_fu_167     |    0    |    71   |
|          |     add_ln66_fu_193     |    0    |    71   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln56_fu_143    |    0    |    14   |
|----------|-------------------------|---------|---------|
|          |    op_read_read_fu_78   |    0    |    0    |
|   read   |    a_read_read_fu_84    |    0    |    0    |
|          |    tmp_a_read_fu_104    |    0    |    0    |
|          |    tmp_op_read_fu_109   |    0    |    0    |
|----------|-------------------------|---------|---------|
|  readreq |    grp_readreq_fu_90    |    0    |    0    |
|          |    grp_readreq_fu_97    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          | write_ln61_write_fu_114 |    0    |    0    |
|   write  | write_ln64_write_fu_121 |    0    |    0    |
|          | write_ln67_write_fu_128 |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      shl_ln4_fu_155     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln60_fu_163    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|     trunc_ln4_fu_173    |    0    |    0    |
|          |     trunc_ln5_fu_199    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |     sext_ln60_fu_183    |    0    |    0    |
|          |     sext_ln66_fu_209    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   170   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|gmem0_addr_reg_235|   32   |
|gmem3_addr_reg_241|   32   |
|    i_4_reg_224   |    6   |
| icmp_ln56_reg_231|    1   |
|   tmp_a_reg_247  |   32   |
|  tmp_op_reg_253  |   32   |
+------------------+--------+
|       Total      |   135  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   170  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   135  |    -   |
+-----------+--------+--------+
|   Total   |   135  |   170  |
+-----------+--------+--------+
