#:C0     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.20131013
#Current Working Directory:
#:D   C:\Users\yukiexe\Dropbox\Code\Verilog\digi_clock
#Date/Time:
#:T   Wed Jan 08 16:58:16 2014
#------------------------------
	#Reading digi_clock.ncd...
	#Loading device for application Rf_Device from file '3s100e.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
	#   "digi_clock" is an NCD, version 3.2, device xc3s100e, package cp132, speed -4
	#Design creation date: 2014.01.06.20.01.15
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
