module test_counter;

	reg clk;
	reg rst;

	wire [5:0] q_out;
	wire valid_counter;

	counter uut (
		.clk(clk), 
		.rst(rst), 
		.q_out(q_out), 
		.valid_counter(valid_counter)
	);

	initial begin
		// Initialize Inputs
		clk = 1;
		forever begin #10 clk=~clk;
		end
		end
		
	initial begin
		
		rst = 0;
		#100;
		rst =1;
		#20;
		rst =0;
		#300;
  		end
      
endmodule
