% ONLINE
@ONLINE{orbot,
	title = {Orbot},
	url={https://guardianproject.info/apps/orbot},
	howpublished={\url{https://guardianproject.info/apps/orbot}}
}

@ONLINE{xilinx-uio,
	title = {Xilinx UIO Kernel Driver},
	url={https://github.com/Xilinx/linux-xlnx/tree/master/drivers/uio},
	howpublished={\url{https://github.com/Xilinx/linux-xlnx/tree/master/drivers/uio}}
}

@ONLINE{tor_git_hacking,
	title = {Tor Source Code Hacking Documentation},
	url={https://gitweb.torproject.org/tor.git/tree/doc/HACKING},
	howpublished={\url{https://gitweb.torproject.org/tor.git/tree/doc/HACKING}}
}

@ONLINE{fuse,
	title = {Filesystem in Userspace},
	url={http://fuse.sourceforge.net/},
	howpublished={\url{http://fuse.sourceforge.net/}}
}

@ONLINE{DEVICETREE,
	title = {Device Tree},
	url={http://elinux.org/Device_Trees},
	howpublished={\url{http://elinux.org/Device_Trees}}
}

@ONLINE{ZEDBOARDANDROID,
	title = {Zedboard Android},
	url={http://elinux.org/Zedboard_Android},
	howpublished={\url{http://elinux.org/Zedboard_Android}}
}

@ONLINE{ANDROIDSDK,
	title = {Android Software Development Kit},
	url={https://developer.android.com/sdk/index.html},
	howpublished={\url{https://developer.android.com/sdk/index.html}}
}

@ONLINE{ANDROIDNDK,
	title = {Android Native Development Kit},
	url={https://developer.android.com/tools/sdk/ndk/index.html},
	howpublished={\url{https://developer.android.com/tools/sdk/ndk/index.html}}
}

@ONLINE{OPENSSL,
	title = {OpenSSL},
	url={https://www.openssl.org/},
	howpublished={\url{https://www.openssl.org/}}
}

@ONLINE{XAPPQAM,
	title = {Implementing Carrier Phase Recovery Loop Using Vivado HLS},
	url={http://www.xilinx.com/support/documentation/application_notes/XAPP1173-carrier-loop.pdf},
	howpublished={\url{http://www.xilinx.com/support/documentation/application_notes/XAPP1173-carrier-loop.pdf}},
	author = {Alex Paek and Duncan Mackay}
}

@ONLINE{HLS,
	title = {Vivado High-Level Synthesis},
	url={http://www.xilinx.com/products/design-tools/vivado/integration/esl-design/},
	howpublished={\url{http://www.xilinx.com/products/design-tools/vivado/integration/esl-design/}}
}

@ONLINE{XPR,
	title = {Xilinx Partial Reconfiguration},
	url={http://www.xilinx.com/tools/partial-reconfiguration.htm},
	howpublished={\url{http://www.xilinx.com/tools/partial-reconfiguration.htm}}
}
@ONLINE{SoC,
	title = {Zynq-7000 All Programmable SoC},
	url={http://www.xilinx.com/products/silicon-devices/soc/zynq-7000/},
	howpublished={\url{http://www.xilinx.com/products/silicon-devices/soc/zynq-7000/}}
}

@ONLINE{alterasoc,
	title = {Altera SoCs},
	url={https://www.altera.com/products/soc/overview.html},
	howpublished={\url{https://www.altera.com/products/soc/overview.html}}
}


@ONLINE{VDS,
	title = {Vivado Design Suite},
	url={http://www.xilinx.com/products/design-tools/vivado/},
	howpublished={\url{http://www.xilinx.com/products/design-tools/vivado/}}
}
@ONLINE{ZedBoard,
	title = {Zed Board},
	url={http://www.em.avnet.com/en-us/design/drc/Pages/Zedboard.aspx},
	howpublished={\url{http://www.em.avnet.com/en-us/design/drc/Pages/Zedboard.aspx}}
}
@ONLINE{HLS_GUIDE,
	title = {Vivado High-Level Synthesis User Guide},
	url={http://www.xilinx.com/support/documentation/sw_manuals/xilinx2012_2/ug902-vivado-high-level-synthesis.pdf},
	howpublished={\url{http://www.xilinx.com/support/documentation/sw_manuals/xilinx2012_2/ug902-vivado-high-level-synthesis.pdf}}
}

@ONLINE{VIVADOGUIDE,
	title = {Vivado User Guide},
	url={http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_1/ug902-vivado-high-level-synthesis.pdf},
	howpublished={\url{http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_1/ug902-vivado-high-level-synthesis.pdf}}
}

@ONLINE{XILINXLINUXDRIVERS,
	title = {Xilinx Linux Drivers},
	url={http://www.wiki.xilinx.com/Linux+Drivers},
	howpublished={\url{http://www.wiki.xilinx.com/Linux+Drivers}}
}


@ONLINE{ANDROIDONZYNQ,
	title = {Android On Zynq Getting Started Guide},
	url={http://www.wiki.xilinx.com/Android+On+Zynq+Getting+Started+Guide},
	howpublished={\url{http://www.wiki.xilinx.com/Android+On+Zynq+Getting+Started+Guide}}
}


@ONLINE{PR2,
	title = {Partial Reconfiguration User Guide},
	url={http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/ug702.pdf},
	howpublished={\url{http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/ug702.pdf}}
}
@ONLINE{AXI,
	title = {AXI reference guide},
	url={http://www.xilinx.com/support/documentation/ip_documentation/ug761_axi_reference_guide.pdf},
	howpublished={\url{http://www.xilinx.com/support/documentation/ip_documentation/ug761_axi_reference_guide.pdf}}
}
@ONLINE{HLS_TOOL_FLOW,
	title = {Enable software programmable digital pre-distortion in cellular radio infrastructure},
	url={http://www.techonlineindia.com/techonline/news_and_analysis/169024/enable-software-programmable-digital-pre-distortion-cellular-radio-infrastructure},
	howpublished={\url{http://www.techonlineindia.com/techonline/news_and_analysis/169024/enable-software-programmable-digital-pre-distortion-cellular-radio-infrastructure}}
}
@ONLINE{Altera,
	title = {Achieve Power-Efficient Acceleration with OpenCL on Altera FPGAs},
	url={http://www.altera.com/products/software/opencl/opencl-index.html},
	howpublished={\url{http://www.altera.com/products/software/opencl/opencl-index.html}}
}
@article{Frangieh2012,
	author = {Frangieh, Tannous and Stroop, Richard and Athanas, Peter and Cervero, Teresa},
	doi = {10.1007/978-3-642-28365-9\_26},
	file = {:C$\backslash$:/Users/Ali/Desktop/chp\%3A10.1007\%2F978-3-642-28365-9\_26.pdf:pdf},
	isbn = {9783642283642},
	issn = {03029743},
	journal = {Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)},
	keywords = {Design Flow,Dynamic Reconfiguration,Field-programmable Gate Array,Modular-Based Assembly},
	mendeley-groups = {CloudRTR},
	pages = {314--319},
	title = {{A modular-based assembly framework for autonomous reconfigurable systems}},
	volume = {7199 LNCS},
	year = {2012}
}
@article{Nunez-yanez2014,
	author = {Nunez-yanez, Jose and Beldachi, Arash},
	doi = {10.1109/AHS.2014.6880158},
	file = {:C$\backslash$:/Users/Ali/Desktop/06880158.pdf:pdf},
	isbn = {9781479953561},
	keywords = {2,adaptive voltage,called elongate based on,energy efficient design,energy propotional computing,fpga,has validated an approach,however,previous,rarely the case,scaling,work,worst case variability is},
	mendeley-groups = {CloudRTR},
	pages = {55--60},
	title = {{Run-time power and performance scaling with CPU-FPGA hybrids}},
	year = {2014}
}
@article{Horta2001,
	author = {Horta, Edson L and Lockwood, John W and Louis, Saint},
	file = {:C$\backslash$:/Users/Ali/Desktop/wucs-01-13.pdf:pdf},
	mendeley-groups = {CloudRTR},
	title = {{PARBIT : A Tool to Transform Bitfiles to Implement Partial Reconfiguration of Field Programmable Gate Arrays ( FPGAs )}},
	year = {2001}
}
@article{Singh2001,
	author = {Singh, S. and James-Roxby, P.},
	file = {:C$\backslash$:/Users/Ali/Desktop/01420905.pdf:pdf},
	isbn = {0-7695-2667-5},
	journal = {The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01)},
	mendeley-groups = {CloudRTR},
	title = {{Lava and JBits: From HDL to Bitstream in Seconds}},
	year = {2001}
}
@article{Liu2010,
	author = {Liu, Shaoshan and Pittman, Rn and Forin, Alessandro},
	doi = {http://doi.acm.org/10.1145/1723112.1723189},
	file = {:C$\backslash$:/Users/Ali/Desktop/energy reduction with run-time partial reconfiguration.pdf:pdf},
	isbn = {978-1-60558-911-4},
	journal = {Fpga},
	mendeley-groups = {CloudRTR},
	number = {September},
	title = {{Energy reduction with run-time partial reconfiguration}},
	url = {http://research.microsoft.com/pubs/112466/Energy Reduction with Run-Time Partial Reconfiguration.pdf},
	year = {2010}
}
@article{Kestur,
	author = {Kestur, Srinidhi and Davis, John D and Williams, Oliver},
	file = {:C$\backslash$:/Users/Ali/Desktop/ISVLSI\_FINAL.pdf:pdf},
	mendeley-groups = {CloudRTR},
	title = {{BLAS Comparison on FPGA,CPU and GPU}},
	url = {http://caxapa.ru/thumbs/282284/ISVLSI\_FINAL.pdf}
}


% Inproceedings
@INPROCEEDINGS{DesignFramework,
	AUTHOR = "C. Conger and R. Hymel and M. Rewak and A. George and H. Lam",
	TITLE = "FPGA Design Framework for Dynamic Partial Reconfiguration",
	BOOKTITLE = "Proceedings of Reconfigurable Architectures Workshop (RAW)",
	YEAR = "2008" }
@INPROCEEDINGS{SlotMachine,
	AUTHOR = "M. Majer and J Teich and A. Ahmadinia and C. Bobda",
	TITLE = "The Erlangen Slot Machine: A Dynamically Reconfigurable FPGA-Based Computer",
	BOOKTITLE = "VLSI Signal Processing Systems",
	MOTH = "April",
	YEAR = "2007" }
@INPROCEEDINGS{Recobus,
	AUTHOR = "D.Koch and C. Beckhoff and J Teich",
	TITLE = "Recobus-builder a novel tool and technique to build statically and dynamically reconfigurable systems for fpgas",
	BOOKTITLE = "Proc. Field Programmable Logic and Applications (FPL)",
	YEAR = "2008" }
@INPROCEEDINGS{Wires,
	AUTHOR = "P. Athanas and J. Bowen and T. Dunham and C. Patterson and J. Rice and M. Shelburne and J. Suris and M. Bucciero and J. Graf",
	TITLE = "Wires on demand: Run-time communication synthesis for reconfigurable computing",
	BOOKTITLE = "Proc. International Conference on  Field Programmable Logic and Applications (FPL)",
	YEAR = "2007" }
@INPROCEEDINGS{Modular,
	AUTHOR = "T. Frangieh and R. Stroop and P. Athanas and T. Cervero",
	TITLE = "A modular based assembly framework for autonmous reconfigurable systems",
	BOOKTITLE = "Reconfigurable Computing: Architectures, Tools and Applications, ser. Lecture Notes in Computer Science",
	YEAR = "2012" }
@INPROCEEDINGS{generate_IP,
	AUTHOR = "E. L. Horta and J. W. Lockwood",
	TITLE = "Automated method to generate bitstream intellectual property cores for virtex fpgas",
	BOOKTITLE = "Proc. International Conference on  Field Programmable Logic and Applications (FPL)",
	YEAR = "2004" }
@INPROCEEDINGS{OpenSourceBitstream,
	AUTHOR = "R. K. Soni and N. Steiner and M. French",
	TITLE = "Open source bitstream generation",
	BOOKTITLE = "Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM)",
	YEAR = "2013" }

@INPROCEEDINGS{AlteraAccel,
	AUTHOR = "Altera",
	TITLE = "AN 531: Reducing Power with Hardware Accelerators",
	YEAR = "2008" }
@INPROCEEDINGS{XilinxPower,
	AUTHOR = "M. Klein",
	TITLE = "Power consumption at 40 and 45 nm",
	MONTH = "Xilinx.",
	YEAR = "2009" }
@INPROCEEDINGS{FPGA-basedHard,
	AUTHOR = "P. Possa and D. Schaillie and C. Valderrama",
	TITLE = "FPGA-based Hardware Acceleration: A CPU/Accelerator Interface Exploration",
	BOOKTITLE = "IEEE International Conference on Electronics, Circuits and Systems (ICECS)",
	YEAR = "2011" }
@INPROCEEDINGS{GPUvsFPGA,
	AUTHOR = "Shuai Che and Jie Li and Jeremy W. Sheaffer and Kevin Skadron and John Lach",
	TITLE = "Accelerating Compute-Intensive Applications with GPUs and FPGAs",
	BOOKTITLE = "Symposium on Application Specific Processors (SASP)",
	YEAR = "2008" }
@INPROCEEDINGS{GPUvsFPGAvsCPU,
	AUTHOR = "C. Cullinan and C. Wayant and T. Frattesi and X. Huang",
	TITLE = "Computing Performance Benchmarks among CPU, GPU, and FPGA",
	Month = "MathWorks.",
	YEAR = "2013" }
@INPROCEEDINGS{JBits,
	AUTHOR = "S.Guccione and D. Levi and P. Sundararajan",
	TITLE = "JBits: Java-based interface for reconfigurable computing",
	Booktitle = "Proc. Conf. on Military and Aerospace Application of Programmable Devices and Technology",
	YEAR = "1999" }
@INPROCEEDINGS{JRoute,
	AUTHOR = "E. Keller",
	TITLE = "JRoute: A run-time routing API for FPGA hardware",
	Booktitle = "IPDPS Workshops, ser. Lecture Notes in Computer Science",
	Volume = "1800",
	YEAR = "2000" }
@INPROCEEDINGS{Slotless,
	AUTHOR = "C. Patterson and P. Athanas and M. Shelburne and J. Bowen and J. Sur´is and T. Dunham and J. Rice",
	TITLE = "Slotless module-based reconfiguration of embedded FPGAs",
	Booktitle = "ACM Trans. Embedd. Comput. Syst",
	Month = "October",
	YEAR = "2006" }
@INPROCEEDINGS{DHP,
	AUTHOR = "E. Horta and J. Lockwood and D. Parlour",
	TITLE = "Dynamic Hardware Plugins in an FPGA with Partial Run-time Reconfiguration",
	Booktitle = " Proceedings of the 39th conference on	Design automation",
	Month = "June",
	YEAR = "2002" }
%BOOKS
@INCOLLECTION{Powerwall,
	AUTHOR = "David A. Patterson and John L. Hennessy",
	TITLE = "Computer Organization and Design",
	EDITOR = "Morgan Kauffman",
	YEAR = "2009" }
	
	
@inproceedings{aip,
 author = {Andersen, David G. and Balakrishnan, Hari and Feamster, Nick and Koponen, Teemu and Moon, Daekyeong and Shenker, Scott},
 title = {{Accountable Internet Protocol (AIP)}},
 booktitle = {Proc. ACM SIGCOMM},
 year = {2008}
} 

@inproceedings{tor,
 author = {Dingledine, Roger and Mathewson, Nick and Syverson, Paul},
 title = {Tor: The Second-generation Onion Router},
 booktitle = {Proc. USENIX Security Symposium},
 year = {2004},
 location = {San Diego, CA}
}

@inproceedings{ndn,
 author = {Jacobson, Van and Smetters, Diana K. and Thornton, James D. and Plass, Michael F. and Briggs, Nicholas H. and Braynard, Rebecca L.},
 title = {Networking Named Content},
 booktitle = {Proc. Conference on Emerging Networking Experiments and Technologies (CoNEXT)},
 year = {2009},
 location = {Rome, Italy}
} 

@inproceedings{Barbareschi,
 author = {Barbareschi, Mario and Mazzeo, Antonino and Vespoli, Antonino},
 title = {Network Traffic Analysis Using Android on a Hybrid Computing Architecture},
 booktitle = {Proceedings of the 13th International Conference on Algorithms and Architectures for Parallel Processing - Volume 8286},
 series = {ICA3PP 2013},
 year = {2013},
 isbn = {978-3-319-03888-9},
 location = {Vietri sul Mare, Italy},
 pages = {141--148},
 numpages = {8},
 url = {http://dx.doi.org/10.1007/978-3-319-03889-6_16},
 doi = {10.1007/978-3-319-03889-6_16},
 acmid = {2696321},
 publisher = {Springer-Verlag New York, Inc.},
 address = {New York, NY, USA}
} 


@inproceedings {KaliaNSDI2015,
author = {Anuj Kalia and Dong Zhou and Michael Kaminsky and David G. Andersen},
title = {Raising the Bar for Using GPUs in Software Packet Processing},
booktitle = {12th USENIX Symposium on Networked Systems Design and Implementation (NSDI 15)},
year = {2015},
month = May,
isbn = {978-1-931971-218},
address = {Oakland, CA},
pages = {409--423},
url = {https://www.usenix.org/conference/nsdi15/technical-sessions/presentation/kalia},
publisher = {USENIX Association},
}


@inproceedings {click2netfpga,
author = {Teemu Rinta-aho and Mika Karlstedt and Madhav P. Desai},
title = {The Click2NetFPGA Toolchain},
booktitle = {Presented as part of the 2012 USENIX Annual Technical Conference (USENIX ATC 12)},
year = {2012},
isbn = {978-931971-93-5},
address = {Boston, MA},
pages = {77--88},
url = {https://www.usenix.org/conference/atc12/technical-sessions/presentation/rinta-aho},
publisher = {USENIX},
}

@inproceedings{packetshader,
 author = {Han, Sangjin and Jang, Keon and Park, KyoungSoo and Moon, Sue},
 title = {PacketShader: A GPU-accelerated Software Router},
 booktitle = {Proceedings of the ACM SIGCOMM 2010 Conference},
 series = {SIGCOMM '10},
 year = {2010},
 isbn = {978-1-4503-0201-2},
 location = {New Delhi, India},
 pages = {195--206},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1851182.1851207},
 doi = {10.1145/1851182.1851207},
 acmid = {1851207},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CUDA, GPU, software router},
} 


@inproceedings{netfpga,
 author = {Naous, Jad and Gibb, Glen and Bolouki, Sara and McKeown, Nick},
 title = {NetFPGA: Reusable Router Architecture for Experimental Research},
 booktitle = {Proceedings of the ACM Workshop on Programmable Routers for Extensible Services of Tomorrow (PRESTO)},
 year = {2008},
 location = {Seattle, WA, USA},
} 


@inproceedings{warp,
	Author = {K. Amiri and Y. Sun and P. Murphy and C. Hunter and J. R. Cavallaro and A. Sabharwal},
	Booktitle = {Proceedings of IEEE MSE},
	Title = {WARP, a Unified Wireless Network Testbed for Education and Research},
	Year = {2007}}
	
@inproceedings{warpsdr, 
author = {Stephen Neuendorffer and Chad Epifanio},
title = {Generic partially reconfigured processor systems applied to software defined radio},
booktitle = {Proc. of the Software Defined Radio Forum (SDR)},
year = {2007}
}

@online{usrp,
title = {{Universal Software Radio Peripheral (USRP) by Ettus Research}},
howpublished = {\url{http://www.ettus.com/}}
}

@online{uhdgit,
title = {{The USRP Hardware Driver Repository}},
howpublished = {\url{https://github.com/EttusResearch/uhd/}}
}

@online{gnuradiofpga,
title = {{FPGA Accelerators in GNU Radio with Xilinx's Zynq System on Chip}},
howpublished = {\url{https://gnuradio.org/redmine/projects/gnuradio/wiki/Zynq/}}
}

@online{gnuradioandroid,
title = {{GNU Radio on Android}},
howpublished = {\url{http://gnuradio.org/redmine/projects/gnuradio/wiki/Android/}}
}



@online{datanami,
title = {{FPGA System Smokes Spark on Streaming Analytics}},
howpublished = {\url{www.datanami.com/2015/03/10/fpga-system-smokes-spark-on-streaming-analytics/}}
}


@inproceedings {spark,
author = {Matei Zaharia and Mosharaf Chowdhury and Tathagata Das and Ankur Dave and Justin Ma and Murphy McCauly and Michael J. Franklin and Scott Shenker and Ion Stoica},
title = {Resilient Distributed Datasets: A Fault-Tolerant Abstraction for In-Memory Cluster Computing},
booktitle = {USENIX Symposium on Networked Systems Design and Implementation (NSDI)},
year = {2012},
address = {San Jose, CA},
}

@online{komuku,
 title = {{Microsoft Acquires Komoku}},
 howpublished = {\url{http://www.microsoft.com/security/portal/komoku/}},
year = {2008}
}


@online{zynqultra,
  title = {{Zynq UltraScale+ MPSoC}},
  howpublished = {\url{http://www.xilinx.com/products/silicon-devices/soc/zynq-ultrascale-mpsoc.html}},
}

@inproceedings{BalasubramanianIMC2009,
 author = {Balasubramanian, Niranjan and Balasubramanian, Aruna and Venkataramani, Arun},
 title = {Energy Consumption in Mobile Phones: A Measurement Study and Implications for Network Applications},
 booktitle = {Proc. ACM SIGCOMM Conference on Internet Measurement Conference (IMC)},
 year = {2009},
 location = {Chicago, Illinois, USA},
} 


@online{nallatech,
  title = {{40Gbit AES Encryption Using OpenCL and FPGAs}},
  howpublished = {\url{http://www.nallatech.com/40gbit-aes-encryption-using-opencl-and-fpgas}}
	}
	
	
