{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475796041311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475796041317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 06 18:20:41 2016 " "Processing started: Thu Oct 06 18:20:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475796041317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475796041317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSP430x2xx -c MSP430x2xx " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSP430x2xx -c MSP430x2xx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475796041317 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1475796041836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430x2xx.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430x2xx.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSP430x2xx " "Found entity 1: MSP430x2xx" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475796058036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475796058036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hadd.v 1 1 " "Found 1 design units, including 1 entities, in source file hadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hadd " "Found entity 1: hadd" {  } { { "hadd.v" "" { Text "C:/Verilog Projects/hadd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475796058045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475796058045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSP430x2xx " "Elaborating entity \"MSP430x2xx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1475796058246 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "res\[7..2\] MSP430x2xx.v(6) " "Output port \"res\[7..2\]\" at MSP430x2xx.v(6) has no driver" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1475796058385 "|MSP430x2xx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hadd hadd:myHalfAdder " "Elaborating entity \"hadd\" for hierarchy \"hadd:myHalfAdder\"" {  } { { "MSP430x2xx.v" "myHalfAdder" { Text "C:/Verilog Projects/MSP430x2xx.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475796058759 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "res\[2\] GND " "Pin \"res\[2\]\" is stuck at GND" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475796061107 "|MSP430x2xx|res[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[3\] GND " "Pin \"res\[3\]\" is stuck at GND" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475796061107 "|MSP430x2xx|res[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[4\] GND " "Pin \"res\[4\]\" is stuck at GND" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475796061107 "|MSP430x2xx|res[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[5\] GND " "Pin \"res\[5\]\" is stuck at GND" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475796061107 "|MSP430x2xx|res[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[6\] GND " "Pin \"res\[6\]\" is stuck at GND" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475796061107 "|MSP430x2xx|res[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[7\] GND " "Pin \"res\[7\]\" is stuck at GND" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475796061107 "|MSP430x2xx|res[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1475796061107 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1475796061299 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1475796063192 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475796063192 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475796063999 "|MSP430x2xx|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475796063999 "|MSP430x2xx|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475796063999 "|MSP430x2xx|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475796063999 "|MSP430x2xx|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[4\] " "No output dependent on input pin \"a\[4\]\"" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475796063999 "|MSP430x2xx|a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[5\] " "No output dependent on input pin \"a\[5\]\"" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475796063999 "|MSP430x2xx|a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[6\] " "No output dependent on input pin \"a\[6\]\"" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475796063999 "|MSP430x2xx|a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[7\] " "No output dependent on input pin \"a\[7\]\"" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475796063999 "|MSP430x2xx|a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "No output dependent on input pin \"b\[1\]\"" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475796063999 "|MSP430x2xx|b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "No output dependent on input pin \"b\[2\]\"" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475796063999 "|MSP430x2xx|b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "No output dependent on input pin \"b\[3\]\"" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475796063999 "|MSP430x2xx|b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[4\] " "No output dependent on input pin \"b\[4\]\"" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475796063999 "|MSP430x2xx|b[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[5\] " "No output dependent on input pin \"b\[5\]\"" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475796063999 "|MSP430x2xx|b[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[6\] " "No output dependent on input pin \"b\[6\]\"" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475796063999 "|MSP430x2xx|b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[7\] " "No output dependent on input pin \"b\[7\]\"" {  } { { "MSP430x2xx.v" "" { Text "C:/Verilog Projects/MSP430x2xx.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475796063999 "|MSP430x2xx|b[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1475796063999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1475796064019 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1475796064019 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1475796064019 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1475796064019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "909 " "Peak virtual memory: 909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475796064068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 06 18:21:04 2016 " "Processing ended: Thu Oct 06 18:21:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475796064068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475796064068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475796064068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475796064068 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475796116380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475796116386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 06 18:21:56 2016 " "Processing started: Thu Oct 06 18:21:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475796116386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1475796116386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp MSP430x2xx -c MSP430x2xx --netlist_type=sgate " "Command: quartus_npp MSP430x2xx -c MSP430x2xx --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1475796116386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475796116767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 06 18:21:56 2016 " "Processing ended: Thu Oct 06 18:21:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475796116767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475796116767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475796116767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1475796116767 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475796216482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475796216487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 06 18:23:36 2016 " "Processing started: Thu Oct 06 18:23:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475796216487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1475796216487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp MSP430x2xx -c MSP430x2xx --netlist_type=atom_map " "Command: quartus_npp MSP430x2xx -c MSP430x2xx --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1475796216488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475796216864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 06 18:23:36 2016 " "Processing ended: Thu Oct 06 18:23:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475796216864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475796216864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475796216864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1475796216864 ""}
