Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec  4 00:29:00 2023
| Host         : Tony-VPI4CJD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpgadrv_wrapper_control_sets_placed.rpt
| Design       : fpgadrv_wrapper
| Device       : xc7vx690t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1553 |
|    Minimum number of control sets                        |  1285 |
|    Addition due to synthesis replication                 |   131 |
|    Addition due to physical synthesis replication        |   137 |
| Unused register locations in slices containing registers |  4918 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1553 |
| >= 0 to < 4        |   185 |
| >= 4 to < 6        |   330 |
| >= 6 to < 8        |   206 |
| >= 8 to < 10       |   204 |
| >= 10 to < 12      |    73 |
| >= 12 to < 14      |    45 |
| >= 14 to < 16      |    24 |
| >= 16              |   486 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7394 |         2329 |
| No           | No                    | Yes                    |             391 |          133 |
| No           | Yes                   | No                     |            5068 |         1889 |
| Yes          | No                    | No                     |           12177 |         3256 |
| Yes          | No                    | Yes                    |             115 |           29 |
| Yes          | Yes                   | No                     |           13969 |         4229 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                   Clock Signal                                                  |                                                                                                                                   Enable Signal                                                                                                                                   |                                                                                                                      Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                         | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                       | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                              | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_write_v_inst/bvalid_nxt                                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              1 |         1.00 |
| ~fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                       | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                  | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_5[0]                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                  | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rd_req_ptr_reg[0]_3                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                            | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                            | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                            | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                |                1 |              1 |         1.00 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                            | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                             |                1 |              1 |         1.00 |
| ~fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                            |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                        |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/E[0]                                                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                       | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg_0                                                                                                                                            |                1 |              2 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/Q[0]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i_0                                                                                                                                                                              |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg_0                                                                                                                                                           |                1 |              2 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]_i_1_n_0                                                                                                                                                     |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                         | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0[0]                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                       |                2 |              2 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                |                1 |              2 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                |                2 |              2 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                         |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                           |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/derived_size_reg[1]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/E[0]                                                                                                                                                       | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                            | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                     |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                               |                2 |              2 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_4                                                                                                                                                                                                                        | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/active_high_rst_reg                                                                                                                                                   |                1 |              2 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                                                                                                                                                   | reset_IBUF                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/E[0]                                                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                  | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                       |                1 |              2 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | reset_IBUF                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                                |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_4                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                |                3 |              3 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                             |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                |                3 |              3 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_Stream.clear_stream_cache_hold_reg_2[0]                                                                                                              | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg[2]_0[0]                                                                                                               | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                      |                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__3_n_0                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                             |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__1_n_0                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                             |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                             |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__4_n_0                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                             |                3 |              3 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__5_n_0                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                             |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__6_n_0                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                             |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                             |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0[0]                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                            |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                   |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/rfirstWOffset_ff[3]_i_1_n_0                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_2                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/allocMoreEntry_ff_reg_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_3                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/E[0]                                                                                                                                                                                                               | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/reset_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                               |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_2                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/rst_pcie_axi_aclk_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                    | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                         | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                           |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                            | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/E[0]                                                                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.non_fatal_err_cntr[3]_i_1_n_0                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                4 |              4 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_rep__0_3                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__0_n_0                                                                                        |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                                      |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbridge_wrrd_inst/wrreqsetcnt_nxt                                                                                                                                                             | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                           | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                             |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbridge_wrrd_inst/is_msi_req_ff_reg_1[0]                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbridge_wrrd_inst/masrdQ_ff_reg[0]_0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbridge_wrrd_inst/reset_n_pre_reg[1][0]                                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                4 |              4 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                 |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_3                                                                                        |                3 |              4 |         1.33 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/masoksendcpl                                                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/reg_block_inst/bus2ip_ce_nxt__0                                                                                                                                                                                                  | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_mm_master_wr_inst/awaxiptr_ff[3]_i_1_n_0                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/reg_block_inst/register_bar0_nxt[31]                                                                                                                                                                                             | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                3 |              4 |         1.33 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_mm_master_wr_inst/early_awaxiptr_ff[3]_i_1_n_0                                                                                                                                                         | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                                | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_mm_master_wr_inst/wdaxiptr_ff[3]_i_1_n_0                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_mm_master_wr_inst/wrreqsetcnt_nxt                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_mm_master_wr_inst/E[0]                                                                                                                                                                                 | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/CLK                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                         |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/block_is_rp.err_fifo_rd_ptr                                                                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                1 |              4 |         4.00 |
| ~fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                            |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awvalid_ev_hndlr_i_1_n_0                                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg_0[0]                                                                                          |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/reset_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | fpgadrv_i/reset_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                            |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/reset_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                               | fpgadrv_i/reset_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_araddr_ipic_bridge[5]_i_1_n_0                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/wrlvl_final_r_reg                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |                4 |              4 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/reqStreamCnt_ff[3]_i_1_n_0                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                            | fpgadrv_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                                  | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rd_req_ptr_reg[0]_3                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/reqSplitsDone_ff[7][4]_i_1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rreq_active                                                                                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__1_n_0                                                                                     |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                  |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[3]_i_1_n_0                                                                                                             |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                              | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                              | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                     |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_arvalid_blk_bridge_reg_0                                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                     |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/rst_mig_0_200M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/slcplQ_ff_reg[2]_1[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/slcplQ_ff_reg[2]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/slcplQ_ff_reg[1][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/slcplQ_ff_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/slcplQ_ff_reg[2][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/slcplQ_ff_reg[2]_2[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/slcplQ_ff_reg[2]_3[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_write_v_inst/bresp_done                                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                            |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_write_v_inst/cmpl_slv_wr_ocnt_ff0                                                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_write_v_inst/first_word_offset_ff[3]_i_1_n_0                                                                                                                                                         | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_write_v_inst/last_BE_ff0                                                                                                                                                                             | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                    |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                            | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                       | fpgadrv_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                             | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_write_v_inst/slavewstarted                                                                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                                    | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                          |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                  | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_write_v_inst/tlp_str_start_i_1_n_0                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                 |                4 |              4 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_write_v_inst/wlengthcur_nxt25_in                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_write_v_inst/wrq_cnt[3]_i_1_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_write_v_inst/E[0]                                                                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/data_str_valid_ff_reg_rep_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                            |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_ZPR_instr_reg[0]                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1_n_0                                                                                                                   |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                    | fpgadrv_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                              | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                            | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                    | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                          | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state[3]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                       | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                   | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                                | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                          | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                                                               | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                             | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_8                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                         | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                  | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                    | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                 |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                          | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                                                                 |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_7                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbridge_wrrd_inst/intx_or_error_ff_reg_0                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                        | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/arb_stall_r_reg_0                                                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/filling                                                                                                                                                                         | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                          | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                                                                 |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.fatal_err_cntr[3]_i_1_n_0                                                                                                                                                         | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/sloksendcpl                                                                                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/interrupt_mask1_out[11]                                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                           | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                               |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.corr_err_cntr[3]_i_1_n_0                                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/E[0]                                                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reqdtlpSm_cs_reg[2]_0                                                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[27]_1                                                                                                                                                                               | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                              |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[4].FDRE_I/Use_Async_Reset.sync_reset_reg                                                                               |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/index                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                              |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/index                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                              |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                              |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/CLK                                                       |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbridge_wrrd_inst/masrdready                                                                                                                                                                  | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                                                                 |                4 |              5 |         1.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                             |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                                    | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                      | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                              |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/user_reset                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                  |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                  |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                  |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                  |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                  |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                  |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                  |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                  |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/firstBufq_ff[2][4]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/firstBufq_ff[7][4]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/firstBufq_ff[6][4]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/firstBufq_ff[1][4]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/firstBufq_ff[4][4]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/firstBufq_ff[5][4]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/firstBufq_ff[0][4]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/firstBufq_ff[3][4]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                               |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/numBufRem_ff0                                                                                                                                                                            | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                4 |              5 |         1.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                               |                4 |              5 |         1.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                             |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rd_req_ptr_reg[1]_1[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rd_req_ptr_reg[1]_4[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rd_req_ptr_reg[0]_6[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rd_req_ptr_reg[0]_8[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rd_req_ptr_reg[2]_2[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rd_req_ptr_reg[1]_3[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rd_req_ptr_reg[0]_4[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rd_req_ptr_reg[2]_1[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rd_req_ptr_reg[0]_5[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rd_req_ptr_reg[2]_3[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rd_req_ptr_reg[0]_7[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rd_req_ptr_reg[2]_4[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rd_req_ptr_reg[2]_0[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rd_req_ptr_reg[1]_2[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/rd_req_ptr_reg[2]_5[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_0_in                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                                                                |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                                                          |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                                | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                |                3 |              5 |         1.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                      |                3 |              5 |         1.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/curBuf_ff_rep_rep[4]_i_1_n_0                                                                                                                                                         | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[0][4]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_3[0]                                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[10][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[11][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[13][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/rxbufFreeHead_ff0                                                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[12][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_1[0]                                                                                                                                     |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[15][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[16][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[14][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[29][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[3][4]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[7][4]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[19][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[4][4]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[18][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[1][4]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[28][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[2][4]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[24][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[21][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[23][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[26][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[5][4]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[6][4]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[27][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[17][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[30][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[20][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[31][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[25][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[22][4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[8][4]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tagCurBuf_ff[9][4]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_4[0]                                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_5[0]                                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_2[0]                                                                                                                                     |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_1[0]                                                                                                                                     |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                             |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                             |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                             |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                             |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.interrupt_mask[7]_i_1_n_0                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                             |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                             |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                             |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                               |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awvalid_ipic_bridge_i_1_n_0                                                                                                                                                       | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                   |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/num_cmd_splits[4]_i_1_n_0                                                                                                                                                       | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                1 |              5 |         5.00 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                            | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                |                                                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                   |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/rst_mig_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_6                                                                                                                                                                                                                        | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/interrupt_mask1_out[28]                                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_2                                                                                                                                                                                                                        | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/allocMoreEntry_ff_reg_0[0]                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awaddr_ev_hndlr_reg[3]_0[0]                                                                                                                                                       | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/allocMoreEntry_ff_reg_2[0]                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                3 |              5 |         1.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_3                                                                                                                                                                                                                        | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_5                                                                                                                                                                                                                        | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_1                                                                                                                                                                                                                        | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                    | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                               | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE                                                                                                                                                                                                                          | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/E[0]                                                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                               | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                               | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                               | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                    |                4 |              5 |         1.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__1_n_0                                                                                                                                           | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                  | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[4]_i_1__3_n_0                                                                                 | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                               | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                               | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                         | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                         | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                              |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/FSM_sequential_State_reg[4]                                                                                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                             | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                             |                4 |              5 |         1.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/ex_Sel_SPR_TLBHI_l                                                                                                    |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                     | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_6[0]                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBHI_I_reg[0]                                                                                                         |                3 |              5 |         1.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                              | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                              | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/p_1_in                                                                                                                            | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                              |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/empty_ff_reg_n_0_[0]                                                                                                                                                            | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reqsplitcnt_0_ff[5]_i_1_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[0]                                                                                                                 |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/ldbeat34_in                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reqsplitcntr_ff[5]_i_1_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/bufferAllocSz_ff[10]_i_1_n_0                                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                           |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_2[0]                                                                                                                                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                         | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_MMU_Write.ex_move_to_TLBSX_instr                                                                                |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                                                                  |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stg3_init_val_reg[4][0]                                                                                                     |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqa2_carry_compare_mask_I1/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                          | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Counter_D[0]_i_1_n_0                                                                                                                                                 |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                               |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                |                3 |              6 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/rd_req_ptr_reg[2]                                                                                                                                                               |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/rd_req_ptr_reg[2]_4                                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                |                6 |              6 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg[2]_0[0]                                                                                                               | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/rd_req_ptr_reg[2]_0                                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/rd_req_ptr_reg[2]_1                                                                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/rd_req_ptr_reg[2]_3                                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_XX_reg[0]                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                                                                          |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                                                                          |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                                                                          |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                                                                          |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                                            |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/rd_req_ptr_reg[2]_2                                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                                                                           |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/rst_mig_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | fpgadrv_i/rst_mig_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[2]                                                                                                                 |                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                                            |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_2_n_0                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                                                                           |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                        |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                               |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                                                                          |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                                                                           |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                                                                          |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_2                                                                                                                          |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                                                                          |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                                                          |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_2_n_0                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                           | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt[5]_i_1_n_0                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                                   |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                           | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                               |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                                                                                       |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/rd_req_ptr_reg[2]_6                                                                                                                                                             |                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                               |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                          |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                                                           | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                               |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                             |                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                                                     |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/rd_req_ptr_reg[2]_5                                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                       | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                               |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_edge_pb[47]_i_1_n_0                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                                |                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/allocMoreEntry_ff_reg_0[0]                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/numBufReq_ff[5]_i_1_n_0                                                                                                                                 |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                               |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                                               |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                       |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/int_service_index_nxt                                                                                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/interrupt_mask1_out[23]                                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                3 |              6 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/p_3_out[5]                                                                                                                                                                                            | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                                                                           |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                    | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                               | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk2/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__2_n_0                                                                                                                                                                           |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_1                                                                                                                    |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                                           |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                          |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | fpgadrv_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/rst_pcie_axi_aclk_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                   | fpgadrv_i/rst_pcie_axi_aclk_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                                                    |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/SS[0]                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                             | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                       | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                               |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/rst_mig_0_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | fpgadrv_i/rst_mig_0_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                                      |                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbr_rdtlp_inst/ldbeat26_in                                                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbr_rdtlp_inst/cplsplitcntr_ff[5]_i_1_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[1]                                                                                                                 |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                                                                                          |                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                                                                          |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                                                                          |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                                   |                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                         |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/numBufRem_ff0                                                                                                                                                                            | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/numBufRem_ff[5]_i_1_n_0                                                                                                                                          |                5 |              6 |         1.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/derived_burst_reg_reg[0][0]                                                                                                                                                                                        | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                             |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_rst                                                                                                                                                                         |                2 |              6 |         3.00 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                       | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                       | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                       | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                                                                           |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                                                                           |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt[5]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.msg_req_i_1_n_0                                                                                                                                                     |                4 |              7 |         1.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              7 |         7.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                          |                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                  | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.last_outstanding_write                                                                         | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/mc_aux_out0_1                                                                                                                            |                1 |              7 |         7.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/m_axis_rq_tkeep_d_nxt                                                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                2 |              7 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_TLBX_instr_reg[0]                                                                                                                          | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |                3 |              7 |         2.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                   |                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                          | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_gen_sink_inst/s_axis_root_tuser_nxt                                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                3 |              7 |         2.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                              | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                                            |                5 |              7 |         1.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                               |                2 |              7 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |                2 |              7 |         3.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/E[0]                                                                                                                                                                                                  | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                3 |              7 |         2.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |                2 |              7 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_5[0]                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |                4 |              7 |         1.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                       |                3 |              7 |         2.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                5 |              7 |         1.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                4 |              7 |         1.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                3 |              7 |         2.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |                4 |              7 |         1.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                4 |              7 |         1.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |                4 |              7 |         1.75 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                              |                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/E[0]                                                                                                                                                       | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                    | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/cpltimeslot_ff0                                                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                3 |              7 |         2.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                             |                5 |              7 |         1.40 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_mm_master_rd/readDataSm_ns                                                                                                                                                                             | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                2 |              7 |         3.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.blk_bus_number[7]_i_1_n_0                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.port_number[7]_i_1_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__6_n_0                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awvalid_blk_bridge_i_1_n_0                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.secondary_bus_number[7]_i_1_n_0                                                                                                                                                             | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.slot_power_limit_value[7]_i_1_n_0                                                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.subordinate_bus_number[7]_i_1_n_0                                                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                         | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_write_v_inst/wlengthcur_ff[10]_i_1_n_0                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                 |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                 |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                 |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                 |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                 |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                                           | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                 |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_mm_master_wr_inst/wdlen_ff[7]_i_1_n_0                                                                                                                                                                  | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbr_rdtlp_inst/beatrem_ff[7]_i_1_n_0                                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbr_rdtlp_inst/m_axis_cc_tkeep_d_ff[7]_i_1_n_0                                                                                                                                                | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbr_rdtlp_inst/pcie_cq_np_req_ff_reg[0]                                                                                                                                                       | fpgadrv_i/axi_pcie_0/inst/inst/reset_cntrlr/SR[0]                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbridge_wrrd_inst/wmreqset_ff_reg_0[0]                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                                                                                             | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/p_0_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/s_axi_rresp_ff0                                                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/beatrem_ff[7]_i_1__0_n_0                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/rfirst_BE_tlp_ff[3]_i_1_n_0                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[8]_0[0]                                                                                                                                                             | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                               |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt[7]_i_1_n_0                                                                                                                                                                                                       | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                             |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/burst_addr_cnt_reg[7][0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CE                                                                                                                                                                                                                 | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/reset_fifo                                                                                                                                                            |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_6[0]                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_4[0]                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_13[0]                                                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_14[0]                                                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_16[0]                                                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_12[0]                                                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_5[0]                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_7[0]                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                3 |              8 |         2.67 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                       | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                       | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                         |                                                                                                                                                                                                                                                           |                7 |              8 |         1.14 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                            | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
| ~fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                            | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0                                                                        |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rd_addr[7]_i_1_n_0                                                                                                                                        |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                               |                6 |              8 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                                 |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0                                                                |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                    |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                                          |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                    | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_2[0]                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/qcntr_ns__0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                  | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                         | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                         | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                         | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                                                                   | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                         | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                            | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                             | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                     | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                               |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                    | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                         | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                           | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                             | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                    | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                                       |                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                7 |              8 |         1.14 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                             |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                      |                7 |              8 |         1.14 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                  | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                             |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__5_n_0                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                     | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]                                                                                                                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o1                                                                                                                                            |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                                   | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                                      |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_gen_sink_inst/s_axis_root_tkeep_nxt                                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                           |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                        |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                     | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                            |                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                                | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_gen_sink_inst/cfg_retry_cnt_nxt                                                                                                                                                                                  | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                         | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[167]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[159]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[135]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[151]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[175]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[183]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[143]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[223]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[215]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[207]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[231]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[191]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[199]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[247]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[255]_i_2_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[239]_i_1_n_0                       | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                      | fpgadrv_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__7_n_0                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                             | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                             | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                4 |              9 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                  | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                 |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                             | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                                                                    |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                                                                    |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |                5 |              9 |         1.80 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/p_0_in                                                                                                                                         |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/arlenzeroq[2]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                5 |              9 |         1.80 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                                                                    |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_0[0]                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg                                                                                                                                                          | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                            |                4 |              9 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |                4 |              9 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/arlenzeroq[5]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/arlenzeroq[4]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                          |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                     | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                            |                4 |              9 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                  | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/arlenzeroq[1]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/arlenzeroq[7]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/arlenzeroq[3]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/arlenzeroq[6]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/arlenzeroq[0]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                                  |                5 |              9 |         1.80 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                |                4 |              9 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                               |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                               |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                               |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |                3 |             10 |         3.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                              | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                         | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_araddr_blk_bridge[11]_i_1_n_0                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                                     | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_XX_reg[0]                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                                | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                          |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/root_port_12.cfg_mgmt_addr[9]_i_1_n_0                                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                3 |             10 |         3.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                  | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                          |                2 |             10 |         5.00 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                       | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                                        | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                          | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                               |                4 |             10 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                4 |             10 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                          | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                          | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                          | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                            |                6 |             10 |         1.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                          | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1_n_0                                                                                         |                5 |             10 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_gen_sink_inst/cfg_strb                                                                                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                3 |             10 |         3.33 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/raddress_tlplow_ff[11]_i_1_n_0                                                                                                                                                  | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                          | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                          | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |         3.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                           | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                4 |             10 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                          | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                               |                3 |             10 |         3.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                              | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                               |                9 |             10 |         1.11 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |                5 |             11 |         2.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_XX_reg[0]                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/rdwlength_tlp_ff[10]_i_1_n_0                                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                5 |             11 |         2.20 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/rdwlength_sent_ff[10]_i_1_n_0                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                3 |             11 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                  | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                6 |             11 |         1.83 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[14][15]_i_1_n_0                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[14][26]_i_1_n_0                                                                                                            |                2 |             11 |         5.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[6][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[6][26]_i_1_n_0                                                                                                             |                4 |             11 |         2.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |                6 |             11 |         1.83 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/p_1_in[26]                                                                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[15][26]_i_1_n_0                                                                                                            |                3 |             11 |         3.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[10][15]_i_1_n_0                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[10][26]_i_1_n_0                                                                                                            |                3 |             11 |         3.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[0][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[0][26]_i_1_n_0                                                                                                             |                4 |             11 |         2.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[3][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[3][26]_i_1_n_0                                                                                                             |                2 |             11 |         5.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[5][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[5][26]_i_1_n_0                                                                                                             |                4 |             11 |         2.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |                7 |             11 |         1.57 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[12][15]_i_1_n_0                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[12][26]_i_1_n_0                                                                                                            |                5 |             11 |         2.20 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[2][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[2][26]_i_1_n_0                                                                                                             |                2 |             11 |         5.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0                                                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                |                4 |             11 |         2.75 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[1][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[1][26]_i_1_n_0                                                                                                             |                4 |             11 |         2.75 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/cpl_Buf_Addr_ff[2]_i_1_n_0                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                7 |             11 |         1.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_4                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[13][15]_i_1_n_0                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[13][26]_i_1_n_0                                                                                                            |                2 |             11 |         5.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/CLK                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                                              |                3 |             11 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |                6 |             11 |         1.83 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                  | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[11][15]_i_1_n_0                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[11][26]_i_1_n_0                                                                                                            |                4 |             11 |         2.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                               |                5 |             11 |         2.20 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[7][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[7][26]_i_1_n_0                                                                                                             |                5 |             11 |         2.20 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |                7 |             11 |         1.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |                6 |             11 |         1.83 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[8][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[8][26]_i_1_n_0                                                                                                             |                2 |             11 |         5.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[4][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[4][26]_i_1_n_0                                                                                                             |                2 |             11 |         5.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |                7 |             11 |         1.57 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/E[0]                                                                                                                                                                            | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                2 |             11 |         5.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[9][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[9][26]_i_1_n_0                                                                                                             |                4 |             11 |         2.75 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/address_ff[11]_i_1_n_0                                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                3 |             11 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                              |                4 |             12 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                              |                4 |             12 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                                             |                7 |             12 |         1.71 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                             |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                      | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                6 |             12 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/prev_sr_diff_r1                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                       |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                           | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                 |                6 |             12 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                4 |             12 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                                  |                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |               12 |             12 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_write_v_inst/waddrcur_ff[11]_i_1_n_0                                                                                                                                                                 | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                2 |             12 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                       |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                               |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_write_v_inst/p_0_in13_out__0                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_araddr_ev_hndlr[11]_i_1_n_0                                                                                                                                                       | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                2 |             12 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                               |                4 |             12 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_write_v_inst/p_0_in13_out                                                                                                                                                                            | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                  | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                4 |             12 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                  | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                4 |             12 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                               | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                4 |             12 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_67_out                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___26_n_0                                                                                                                                                                         |                2 |             12 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                      | fpgadrv_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |                5 |             12 |         2.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                               | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                4 |             12 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/CLK                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                         |                2 |             12 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_ESR_I_reg_0[0]                                                                                                                                                          |                4 |             13 |         3.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                |                8 |             13 |         1.62 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                              | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_1[0]                                                                                                                                                             |                4 |             13 |         3.25 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff[12]_i_1_n_0                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                4 |             13 |         3.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/CLK                                                       |                                                                                                                                                                                                                                                                                   | reset_IBUF                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/CLK                                                       |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                         |                4 |             13 |         3.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                             |                7 |             13 |         1.86 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                        |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                                                                                 |                3 |             13 |         4.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                               |                6 |             14 |         2.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                             |                8 |             14 |         1.75 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                |                                                                                                                                                                                                                                                           |                6 |             14 |         2.33 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                             |                                                                                                                                                                                                                                                           |                4 |             14 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                              | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                               |                                                                                                                                                                                                                                                           |                4 |             14 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                     | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                                                                           |                4 |             14 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                               |                9 |             14 |         1.56 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                                                               |                4 |             14 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                              | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                8 |             14 |         1.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0     |                                                                                                                                                                                                                                                                                   | reset_IBUF                                                                                                                                                                                                                                                |                2 |             15 |         7.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                             |                7 |             15 |         2.14 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                             |                7 |             15 |         2.14 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/m_axis_rq_tuser_d_ff[27]_i_1_n_0                                                                                                                                                | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                5 |             15 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                           |                6 |             15 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                               |                6 |             15 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                           |                5 |             15 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/tout_prescale0_ff[0]_i_1_n_0                                                                                                                                     |                4 |             15 |         3.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TagInvalA                                                                                                                                                                                    | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                             |                7 |             15 |         2.14 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                           |                5 |             15 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |                5 |             15 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                             |               10 |             15 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                |                3 |             16 |         5.33 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/p_1_in[26]                                                                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                4 |             16 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/tout_prescale1_ff[0]_i_2_n_0                                                                                                                                                             | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/tout_prescale1_ff[0]_i_1_n_0                                                                                                                                     |                4 |             16 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                |                7 |             16 |         2.29 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[6][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                4 |             16 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                             |                4 |             16 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[14][15]_i_1_n_0                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                3 |             16 |         5.33 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[9][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                8 |             16 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[4][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |               10 |             16 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[8][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                4 |             16 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[7][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |               10 |             16 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[11][15]_i_1_n_0                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                4 |             16 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[13][15]_i_1_n_0                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                5 |             16 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[1][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                5 |             16 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[2][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                4 |             16 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[12][15]_i_1_n_0                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                5 |             16 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[5][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                5 |             16 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[3][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                5 |             16 |         3.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[0][15]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                2 |             16 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[10][15]_i_1_n_0                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                7 |             16 |         2.29 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_2                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                |                8 |             16 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_0                                                                                                                                                                                                                        | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                        |                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/mux4_out[4]                                                                                                                                                                                                                         | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/mux4_out[6]                                                                                                                                                                                                                         | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/FSM_sequential_emc_addr_ps_reg[2]                                                                                                                                                                   | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                             |                5 |             16 |         3.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                              |                8 |             17 |         2.12 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/tlpstart_nxt                                                                                                                                                                         | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                6 |             17 |         2.83 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_3[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                7 |             18 |         2.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                |               13 |             18 |         1.38 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_5                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                6 |             18 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[6][17]_i_2_n_0                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[6][17]_i_1_n_0                                                                                                                  |                4 |             18 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[7][17]_i_2_n_0                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[7][17]_i_1_n_0                                                                                                                  |                6 |             18 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                7 |             18 |         2.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                7 |             18 |         2.57 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/axi_pcie3_v3_0_22_axi_mm_mastertop_inst/ReadDataFifo/fifo_generator_64B_parity[0].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                3 |             18 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[9][17]_i_2_n_0                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[9][17]_i_1_n_0                                                                                                                  |               12 |             18 |         1.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[0][31]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                5 |             18 |         3.60 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[8][17]_i_2_n_0                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[8][17]_i_1_n_0                                                                                                                  |                3 |             18 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[14][17]_i_2_n_0                                                                                                                                         | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[14][17]_i_1_n_0                                                                                                                 |                7 |             18 |         2.57 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                6 |             18 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[3][17]_i_2_n_0                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[3][17]_i_1_n_0                                                                                                                  |                5 |             18 |         3.60 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[12][31]_i_1_n_0                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                6 |             18 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[13][31]_i_1_n_0                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                6 |             18 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/slave_bridge_inst/WriteDataFifo/fifo_generator_64B_parity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                4 |             18 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/axi_pcie3_v3_0_22_axi_mm_mastertop_inst/WriteDataFifo/fifo_generator_64B_parity[1].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                5 |             18 |         3.60 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[8][31]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                9 |             18 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/slave_bridge_inst/WriteDataFifo/fifo_generator_64B_parity[1].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                4 |             18 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/axi_pcie3_v3_0_22_axi_mm_mastertop_inst/ReadDataFifo/fifo_generator_64B_parity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                5 |             18 |         3.60 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/axi_pcie3_v3_0_22_axi_mm_mastertop_inst/WriteDataFifo/fifo_generator_64B_parity[0].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                3 |             18 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[9][31]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |               14 |             18 |         1.29 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[6][31]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                5 |             18 |         3.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                     |                6 |             18 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[13][17]_i_2_n_0                                                                                                                                         | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[13][17]_i_1_n_0                                                                                                                 |                6 |             18 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[7][31]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |               10 |             18 |         1.80 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/axi_pcie3_v3_0_22_axi_mm_mastertop_inst/WriteDataFifo/fifo_generator_64B_parity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                4 |             18 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/axi_pcie3_v3_0_22_axi_mm_mastertop_inst/WriteDataFifo/fifo_generator_64B_parity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                3 |             18 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[2][31]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                7 |             18 |         2.57 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[3][31]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                9 |             18 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[1][17]_i_2_n_0                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[1][17]_i_1_n_0                                                                                                                  |                6 |             18 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                |                4 |             18 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[4][31]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |               10 |             18 |         1.80 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[14][31]_i_1_n_0                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                6 |             18 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/slave_bridge_inst/WriteDataFifo/fifo_generator_64B_parity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                4 |             18 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[5][31]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                5 |             18 |         3.60 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/axi_pcie3_v3_0_22_axi_mm_mastertop_inst/ReadDataFifo/fifo_generator_64B_parity[1].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                4 |             18 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/axi_pcie3_v3_0_22_axi_mm_mastertop_inst/ReadDataFifo/fifo_generator_64B_parity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                5 |             18 |         3.60 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[15][17]_i_2_n_0                                                                                                                                         | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[15][17]_i_1_n_0                                                                                                                 |                8 |             18 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[1][31]_i_1_n_0                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                8 |             18 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/p_1_in[31]                                                                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                6 |             18 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[2][17]_i_2_n_0                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[2][17]_i_1_n_0                                                                                                                  |                6 |             18 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[12][17]_i_2_n_0                                                                                                                                         | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[12][17]_i_1_n_0                                                                                                                 |                7 |             18 |         2.57 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                7 |             18 |         2.57 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[4][17]_i_2_n_0                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[4][17]_i_1_n_0                                                                                                                  |                4 |             18 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/slave_bridge_inst/WriteDataFifo/fifo_generator_64B_parity[0].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                      | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                4 |             18 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[11][17]_i_2_n_0                                                                                                                                         | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[11][17]_i_1_n_0                                                                                                                 |                7 |             18 |         2.57 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[10][17]_i_2_n_0                                                                                                                                         | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[10][17]_i_1_n_0                                                                                                                 |                4 |             18 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[0][17]_i_2_n_0                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[0][17]_i_1_n_0                                                                                                                  |                4 |             18 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                |                6 |             18 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[11][31]_i_1_n_0                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                5 |             18 |         3.60 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[10][31]_i_1_n_0                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                7 |             18 |         2.57 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[5][17]_i_2_n_0                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[5][17]_i_1_n_0                                                                                                                  |                4 |             18 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_1                                                                                                                                                           |                9 |             19 |         2.11 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN                                                                                                                                                             |               10 |             19 |         1.90 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN                                                                                                                                                             |               10 |             19 |         1.90 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                      | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                 |                4 |             19 |         4.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                               |                9 |             19 |         2.11 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_1                                                                                                                                                           |                9 |             19 |         2.11 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                               |               11 |             19 |         1.73 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                              |                5 |             20 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                               |               15 |             20 |         1.33 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awaddr_ev_hndlr_reg[2]_1[0]                                                                                                                                                       | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                5 |             20 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_6                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                |                7 |             20 |         2.86 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                            |                4 |             20 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/reset_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                          |                7 |             20 |         2.86 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                               |               10 |             20 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                            |                4 |             20 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                               |                5 |             21 |         4.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                             |                4 |             21 |         5.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                   |               11 |             21 |         1.91 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                8 |             22 |         2.75 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__3_n_0                                                                                                                                     |                6 |             22 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                             |               13 |             22 |         1.69 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                7 |             22 |         3.14 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__5_n_0                                                                                                                                     |                6 |             22 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                7 |             22 |         3.14 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__4_n_0                                                                                                                                     |                6 |             22 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/InputCmp                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                8 |             22 |         2.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                |               14 |             22 |         1.57 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0                                                                                                                                     |                6 |             22 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                               |               14 |             23 |         1.64 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg[2]_0[0]                                                                                                               | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                                             |                8 |             23 |         2.88 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                       |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                                      |                6 |             23 |         3.83 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                             |               10 |             24 |         2.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                             |               15 |             24 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                  |               16 |             24 |         1.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/rxbufLlList_ff_reg_r1_0_31_0_4_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                        |                7 |             24 |         3.43 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                           |                7 |             25 |         3.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                               |                6 |             25 |         4.17 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                                                                                    |               13 |             25 |         1.92 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_1                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_0                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                5 |             25 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_0[0]                                                                                                                                           |                                                                                                                                                                                                                                                           |                8 |             25 |         3.12 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_2[0]                                                                                                                                           |                                                                                                                                                                                                                                                           |                7 |             25 |         3.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_5[0]                                                                                                                                           |                                                                                                                                                                                                                                                           |               11 |             25 |         2.27 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |               12 |             25 |         2.08 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                             |               13 |             26 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_3                                                                                                                                              |                                                                                                                                                                                                                                                           |                9 |             26 |         2.89 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/stream_request_wanted_reg[0][0]                                                                                                                            | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_1                                                                                                                                              |                                                                                                                                                                                                                                                           |               10 |             26 |         2.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_4                                                                                                                                              |                                                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_write_v_inst/wr_req                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                                           | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |               14 |             26 |         1.86 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_2[0]                                                                                                                                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                            |                7 |             26 |         3.71 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]                                                                                                                                                |                                                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |                8 |             26 |         3.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |               13 |             26 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_3[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                           |               10 |             26 |         2.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_2[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                           |               11 |             26 |         2.36 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/slave_bridge_inst/WriteDataFifo/fifo_generator_64B_parity[1].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                              | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                5 |             27 |         5.40 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/slave_bridge_inst/WriteDataFifo/fifo_generator_64B_parity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                              | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                7 |             27 |         3.86 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/slave_bridge_inst/WriteDataFifo/fifo_generator_64B_parity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                              | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                5 |             27 |         5.40 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/axi_pcie3_v3_0_22_axi_mm_mastertop_inst/ReadDataFifo/fifo_generator_64B_parity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                5 |             27 |         5.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                8 |             27 |         3.38 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                             |               12 |             27 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                      |                8 |             27 |         3.38 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/axi_pcie3_v3_0_22_axi_mm_mastertop_inst/ReadDataFifo/fifo_generator_64B_parity[1].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                7 |             27 |         3.86 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/axi_pcie3_v3_0_22_axi_mm_mastertop_inst/ReadDataFifo/fifo_generator_64B_parity[0].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                7 |             27 |         3.86 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                6 |             27 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/axi_pcie3_v3_0_22_axi_mm_mastertop_inst/WriteDataFifo/fifo_generator_64B_parity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                8 |             27 |         3.38 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/axi_pcie3_v3_0_22_axi_mm_mastertop_inst/ReadDataFifo/fifo_generator_64B_parity[3].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                         | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                5 |             27 |         5.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_6[0]                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBX_I_reg_0[1]                                                                                                                                      |                8 |             27 |         3.38 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/axi_pcie3_v3_0_22_axi_mm_mastertop_inst/WriteDataFifo/fifo_generator_64B_parity[1].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                8 |             27 |         3.38 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/axi_pcie3_v3_0_22_axi_mm_mastertop_inst/WriteDataFifo/fifo_generator_64B_parity[2].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                5 |             27 |         5.40 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/axi_pcie3_v3_0_22_axi_mm_mastertop_inst/WriteDataFifo/fifo_generator_64B_parity[0].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                5 |             27 |         5.40 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_soft_i/slave_bridge_inst/WriteDataFifo/fifo_generator_64B_parity[0].u_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                              | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                7 |             27 |         3.86 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                     |                8 |             28 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_3                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               14 |             28 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                           |                5 |             28 |         5.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                           |                7 |             28 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                |                9 |             28 |         3.11 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                           |                6 |             28 |         4.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                           |                6 |             28 |         4.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_araddr_gen_sink[27]_i_1_n_0                                                                                                                                                       | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                7 |             28 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                           |                9 |             29 |         3.22 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             29 |         4.83 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                           |                7 |             29 |         4.14 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                             |               13 |             29 |         2.23 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_Stream.clear_stream_cache_hold_reg_2[0]                                                                                                              | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                             |                9 |             29 |         3.22 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                             |               12 |             29 |         2.42 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_1                                                                                                                                                |                                                                                                                                                                                                                                                           |               10 |             29 |         2.90 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/cfg_mgmt_read1                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/root_port_12.cfg_mgmt_write_data[31]_i_1_n_0                                                                                                                           |                4 |             29 |         7.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                         |                                                                                                                                                                                                                                                           |               13 |             30 |         2.31 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                    |               15 |             30 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_1                                                                                        |               12 |             30 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_5                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               10 |             31 |         3.10 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/inst/int_assert_pending[31]_i_1_n_0                                                                                                                                                                                             |                9 |             31 |         3.44 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awaddr_ev_hndlr_reg[2]_1[1]                                                                                                                                                       | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                5 |             32 |         6.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                               |               10 |             32 |         3.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                                | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                 |                5 |             32 |         6.40 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                9 |             32 |         3.56 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/Write_Data_Valid                                                                 |                                                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                       | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                             |                                                                                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |               32 |             32 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0                                                                             |                8 |             32 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_read.s_axi_rvalid_i_reg_0                                                                                                                                          | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                 | fpgadrv_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                              |               10 |             32 |         3.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EAR_I_reg_0[0]                                                                                                                                                          |                8 |             32 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_rdata[31]_i_1_n_0                                                                                                                                                                 | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |               16 |             32 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                           | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                 |               13 |             32 |         2.46 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                                   |                8 |             32 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/reg_block_inst/register_bar0_nxt[63]                                                                                                                                                                                             | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                7 |             32 |         4.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                             | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                 |               11 |             32 |         2.91 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                                          | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                 |                5 |             32 |         6.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                          | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                        |                8 |             32 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                                                                                                 |                7 |             32 |         4.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/cfg_interrupt_msi_nxt                                                                                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                6 |             32 |         5.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_data_reg0                                                                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                             |                8 |             32 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/block_is_rp.s_axi_ctl_rdata[31]_i_1_n_0                                                                                                                                                       | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |               12 |             32 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                                                 |                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/reg_block_inst/IP2Bus_Data_nxt__0                                                                                                                                                                                                | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                6 |             32 |         5.33 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_read_cpl_tlp_v_inst/rp_data_str                                                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |               19 |             32 |         1.68 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |               13 |             32 |         2.46 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                      | fpgadrv_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |               10 |             32 |         3.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                      | fpgadrv_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |               10 |             32 |         3.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/wb_dlmb_valid_read_data0                                                                                                                                                                                      |               20 |             32 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/root_port_1.s_axi_ctl_rdata[31]_i_1_n_0                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                6 |             32 |         5.33 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_gen_sink_inst/E[0]                                                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                7 |             32 |         4.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                              |                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                                            | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                                                 |                9 |             33 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                      | fpgadrv_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |               16 |             33 |         2.06 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                              |                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                      | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |                9 |             33 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                |                                                                                                                                                                                                                                                           |                8 |             33 |         4.12 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                                             |               21 |             33 |         1.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                      | fpgadrv_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                        |               12 |             33 |         2.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                              |                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                               | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |               13 |             33 |         2.54 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                |                                                                                                                                                                                                                                                           |               10 |             33 |         3.30 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                              |                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                               |               15 |             33 |         2.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |               11 |             34 |         3.09 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                           |                                                                                                                                                                                                                                                           |                8 |             34 |         4.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |               13 |             34 |         2.62 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               13 |             34 |         2.62 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                           | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |               14 |             34 |         2.43 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_4                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               12 |             34 |         2.83 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                           | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                 |               11 |             34 |         3.09 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                |               12 |             35 |         2.92 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/empty_ff_reg_n_0_[0]                                                                                                                                                            | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |               12 |             35 |         2.92 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_2                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               20 |             35 |         1.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                               |                7 |             35 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                |               16 |             35 |         2.19 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                           |                7 |             35 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                |               13 |             35 |         2.69 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                           |               10 |             35 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_4                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                    |                7 |             36 |         5.14 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                                |                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_1                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                    |                6 |             36 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                              |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awaddr_ipic_bridge[5]_i_1_n_0                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                6 |             36 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7][0]_i_2_n_0                                                                                                                                  | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                    |                5 |             36 |         7.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                |                                                                                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_3                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                    |                6 |             36 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/Using_FPGA.Native_2[0]                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                          |                                                                                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                           |               11 |             36 |         3.27 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                           |               11 |             36 |         3.27 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                           |               11 |             36 |         3.27 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_5                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                    |                6 |             36 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_2                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                    |                6 |             36 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                           |               11 |             36 |         3.27 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                           |               13 |             36 |         2.77 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_7                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                    |                5 |             36 |         7.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                               |               14 |             36 |         2.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_6                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                    |                6 |             36 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_mm_master_wr_inst/wraddrsm_cs                                                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |                7 |             37 |         5.29 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                   |                                                                                                                                                                                                                                                           |               11 |             37 |         3.36 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.write_req_granted                                                                     |                                                                                                                                                                                                                                                           |                6 |             37 |         6.17 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                6 |             37 |         6.17 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |                7 |             37 |         5.29 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                7 |             38 |         5.43 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                               |               28 |             38 |         1.36 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                               |               14 |             38 |         2.71 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                7 |             38 |         5.43 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |                7 |             38 |         5.43 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                8 |             38 |         4.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_3                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               11 |             39 |         3.55 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               10 |             39 |         3.90 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                6 |             39 |         6.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                9 |             39 |         4.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                           |                8 |             39 |         4.88 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               11 |             39 |         3.55 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |                6 |             39 |         6.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                               |                9 |             40 |         4.44 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                8 |             40 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                8 |             40 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                7 |             40 |         5.71 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                8 |             40 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                 |               14 |             41 |         2.93 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                             |               23 |             41 |         1.78 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reqLenFirst_1_ff0                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |               13 |             41 |         3.15 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                           |               10 |             42 |         4.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                9 |             42 |         4.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                            |               17 |             42 |         2.47 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                9 |             42 |         4.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |               11 |             42 |         3.82 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |               11 |             42 |         3.82 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                           |                8 |             42 |         5.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                           |               11 |             43 |         3.91 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_mm_master_rd/m_axi_araddrissueq                                                                                                                                                                        |                                                                                                                                                                                                                                                           |               11 |             43 |         3.91 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_write_v_inst/p_0_in13_out                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                8 |             43 |         5.38 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                               |               12 |             43 |         3.58 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                |               17 |             43 |         2.53 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbridge_wrrd_inst/memRead_ff_reg_0[0]                                                                                                                                                         |                                                                                                                                                                                                                                                           |                9 |             43 |         4.78 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                                           |               10 |             43 |         4.30 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awaddr_ev_hndlr[11]_i_1_n_0                                                                                                                                                       | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |               10 |             44 |         4.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_valid_old_data                                                                                                                                                      |                                                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                                           |                8 |             44 |         5.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_8                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               16 |             44 |         2.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                9 |             44 |         4.89 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                                                                                 |               23 |             44 |         1.91 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/reset                                                                                          |               15 |             44 |         2.93 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awaddr_blk_bridge[11]_i_1_n_0                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |                9 |             44 |         4.89 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                           |                9 |             45 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_read_v_inst/arid_ff0                                                                                                                                                                                 | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |               13 |             45 |         3.46 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                           |               12 |             45 |         3.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                             |                8 |             45 |         5.62 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                               |               28 |             45 |         1.61 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                9 |             46 |         5.11 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                8 |             46 |         5.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                             |               19 |             46 |         2.42 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbridge_wrrd_inst/tlptag_nxt                                                                                                                                                                  | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |               11 |             47 |         4.27 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |               12 |             47 |         3.92 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |               14 |             47 |         3.36 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                |               15 |             47 |         3.13 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                       | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |               14 |             47 |         3.36 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                                           |                9 |             47 |         5.22 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                           |                9 |             47 |         5.22 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |               12 |             47 |         3.92 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |               10 |             47 |         4.70 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |               14 |             47 |         3.36 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/axi_slave_write_v_inst/wlast_BE_valid                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |               21 |             48 |         2.29 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN                                                                                                                                                                             |                                                                                                                                                                                                                                                           |               20 |             48 |         2.40 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                           |                8 |             48 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                9 |             48 |         5.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_7                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               19 |             48 |         2.53 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                                                     |                                                                                                                                                                                                                                                           |               21 |             49 |         2.33 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_mm_master_rd/E[0]                                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |               12 |             49 |         4.08 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               17 |             50 |         2.94 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_9                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               19 |             52 |         2.74 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                           |                7 |             52 |         7.43 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               19 |             54 |         2.84 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_gen_sink_inst/cfg_strb                                                                                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/SR[0]                                                                                                                                                                         |               14 |             54 |         3.86 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_6                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               23 |             57 |         2.48 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/data_strobe_c                                                                                                                                                                                                               | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                            |               15 |             57 |         3.80 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_2                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               26 |             59 |         2.27 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |               13 |             59 |         4.54 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbr_rdtlp_inst/empty_ff_reg_n_0_[0]                                                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |               17 |             59 |         3.47 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awaddr_gen_sink[27]_i_1_n_0                                                                                                                                                       | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |               12 |             60 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                            |               27 |             60 |         2.22 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_1                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               24 |             61 |         2.54 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |               17 |             61 |         3.59 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                              |               27 |             63 |         2.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg_0                                                                                                             |                                                                                                                                                                                                                                                           |               12 |             64 |         5.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                        |                                                                                                                                                                                                                                                           |               16 |             64 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                                                                                                  |                                                                                                                                                                                                                                                           |                8 |             64 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1156_out                                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                           |               16 |             64 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                     |                                                                                                                                                                                                                                                           |               11 |             64 |         5.82 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                                    |                                                                                                                                                                                                                                                           |                8 |             64 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                     |                                                                                                                                                                                                                                                           |               13 |             64 |         4.92 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                            |                                                                                                                                                                                                                                                           |               15 |             65 |         4.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                            | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |               14 |             65 |         4.64 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                    |                                                                                                                                                                                                                                                           |               21 |             65 |         3.10 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                            | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |               14 |             65 |         4.64 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |               26 |             66 |         2.54 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                           |                9 |             66 |         7.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                           |                9 |             66 |         7.33 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbridge_wrrd_inst/tlpaddrh_nxt[12]                                                                                                                                                            | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |               14 |             70 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                            | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |               17 |             71 |         4.18 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                            | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |               19 |             71 |         3.74 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                            | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                           |               18 |             71 |         3.94 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_ff[94]_i_1_n_0                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |               35 |             72 |         2.06 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                             |                                                                                                                                                                                                                                                           |               14 |             72 |         5.14 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                     |                                                                                                                                                                                                                                                           |               18 |             72 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_3                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               30 |             73 |         2.43 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                            |               33 |             74 |         2.24 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_1                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               20 |             76 |         3.80 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_8                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               25 |             78 |         3.12 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                           |                                                                                                                                                                                                                                                           |               12 |             79 |         6.58 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                           |               10 |             80 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                           |               10 |             80 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                           |               10 |             80 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                             |               43 |             80 |         1.86 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                           |               10 |             80 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_7                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               29 |             81 |         2.79 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                       |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               30 |             83 |         2.77 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                             |               29 |             83 |         2.86 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_6                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               23 |             84 |         3.65 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN                                                                                                                                                             |               23 |             86 |         3.74 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/m_axis_rq_tdata_d_nxt                                                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |               37 |             88 |         2.38 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2                                                                                                                                                          |               25 |             88 |         3.52 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_4                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |               28 |             88 |         3.14 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                           |                                                                                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                           |                                                                                                                                                                                                                                                           |               12 |             92 |         7.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                           |                                                                                                                                                                                                                                                           |               12 |             92 |         7.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                           |                                                                                                                                                                                                                                                           |               12 |             92 |         7.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                           |                                                                                                                                                                                                                                                           |               12 |             92 |         7.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                             |               32 |             94 |         2.94 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                           |               12 |             96 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                           |                                                                                                                                                                                                                                                           |               12 |             96 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                           |               12 |             96 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                           |               12 |             96 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                           |               12 |             96 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbridge_wrrd_inst/masrdready                                                                                                                                                                  |                                                                                                                                                                                                                                                           |               13 |             98 |         7.54 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                           |                                                                                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                           |                                                                                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                       |                                                                                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |               47 |            103 |         2.19 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN                                                                                                                                                                             |                                                                                                                                                                                                                                                           |               30 |            103 |         3.43 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/axi_mm_mastertop_inst/axi_str_masterbridge_wrrd_inst/wmreqset_ff_reg_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                                           |               13 |            104 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_gen_sink_inst/s_axis_root_tdata_nxt                                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/inst/axi_enhanced_cfg/axi_enhanced_cfg_event_handler_inst/axi_ctl_aresetn_reg_reg                                                                                                                                               |               32 |            105 |         3.28 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_6                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               31 |            108 |         3.48 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                  |                                                                                                                                                                                                                                                           |               26 |            109 |         4.19 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                             |               47 |            112 |         2.38 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_2                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               32 |            112 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |               16 |            128 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_1                                                                                                                                                           |               36 |            129 |         3.58 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_2                                                                                                                                                           |               36 |            132 |         3.67 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/SR[0]                                                                                                                                                                      |               38 |            137 |         3.61 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_5                                                                                                                                                           |               38 |            150 |         3.95 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_3                                                                                                                                                           |               47 |            150 |         3.19 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK     |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_4                                                                                                                                                           |               73 |            238 |         3.26 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                           |               72 |            258 |         3.58 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                           |               73 |            258 |         3.53 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                       |                                                                                                                                                                                                                                                           |               77 |            258 |         3.35 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                           |               79 |            258 |         3.27 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1314]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               71 |            259 |         3.65 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |               99 |            259 |         2.62 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/rd_fifo_wr_en                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |               66 |            264 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                           |               65 |            288 |         4.43 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                          |                                                                                                                                                                                                                                                           |               68 |            288 |         4.24 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                           |               88 |            289 |         3.28 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2080]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               59 |            289 |         4.90 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |               61 |            289 |         4.74 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                           |               71 |            289 |         4.07 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                           |               44 |            346 |         7.86 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK         |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                              |              116 |            380 |         3.28 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                           |               49 |            386 |         7.88 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                    |                                                                                                                                                                                                                                                           |              129 |            512 |         3.97 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1570]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |               98 |            513 |         5.23 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               96 |            513 |         5.34 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |              157 |            533 |         3.39 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |              153 |            537 |         3.51 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |              169 |            537 |         3.18 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                                                    | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |               95 |            540 |         5.68 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |              113 |            576 |         5.10 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2112]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |              115 |            576 |         5.01 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/rd_addrb_incr                                                                                                    | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |              108 |            597 |         5.53 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/E[0]                                                                                                             | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |              134 |            598 |         4.46 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/E[0]                                                                                                             | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                            |              156 |            598 |         3.83 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_buf_indx.ram_init_done_r_lcl_reg                                                                                                                                |                                                                                                                                                                                                                                                           |               86 |            688 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                           |               88 |            704 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                           |               89 |            712 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                           |               89 |            712 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                           |               90 |            720 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               96 |            768 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                           |               99 |            792 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                           |               99 |            792 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                           |               99 |            792 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |              289 |            874 |         3.02 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                      |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |              396 |           1021 |         2.58 |
|  fpgadrv_i/axi_pcie_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT |                                                                                                                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/inst/axi_pcie_mm_s_v_i/slave_bridge_inst/slave_readwrite_req_tlp_v_inst/reset_n_pre_reg[1]                                                                                                                                      |              346 |           1160 |         3.35 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                   |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                           |             1604 |           5446 |         3.40 |
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


