Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan 10 02:21:10 2024
| Host         : DESKTOP-IIDP9S7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (353)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1303)
5. checking no_input_delay (6)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (353)
--------------------------
 There are 59 register/latch pins with no clock driven by root clock pin: CD0/count_reg[1]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: CD2/count_reg[21]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1303)
---------------------------------------------------
 There are 1303 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.000        0.000                      0                 1213        0.163        0.000                      0                 1213        4.500        0.000                       0                   655  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.000        0.000                      0                 1213        0.163        0.000                      0                 1213        4.500        0.000                       0                   655  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_ctrl/falling_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 1.885ns (27.366%)  route 5.003ns (72.634%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.630     5.151    key_de/clk
    SLICE_X4Y14          FDCE                                         r  key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  key_de/key_reg[0]/Q
                         net (fo=162, routed)         1.771     7.378    key_de/last_change[0]
    SLICE_X13Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.502 r  key_de/falling_i_174/O
                         net (fo=1, routed)           0.000     7.502    key_de/falling_i_174_n_0
    SLICE_X13Y6          MUXF7 (Prop_muxf7_I1_O)      0.245     7.747 r  key_de/falling_reg_i_79/O
                         net (fo=1, routed)           0.000     7.747    key_de/falling_reg_i_79_n_0
    SLICE_X13Y6          MUXF8 (Prop_muxf8_I0_O)      0.104     7.851 r  key_de/falling_reg_i_32/O
                         net (fo=1, routed)           1.236     9.087    key_de/falling_reg_i_32_n_0
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.316     9.403 r  key_de/falling_i_12/O
                         net (fo=1, routed)           0.000     9.403    key_de/falling_i_12_n_0
    SLICE_X7Y4           MUXF7 (Prop_muxf7_I1_O)      0.217     9.620 r  key_de/falling_reg_i_5/O
                         net (fo=1, routed)           1.095    10.715    key_de/falling_reg_i_5_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I1_O)        0.299    11.014 r  key_de/falling_i_2/O
                         net (fo=2, routed)           0.902    11.915    key_de/key_ctrl/falling1
    SLICE_X13Y15         LUT5 (Prop_lut5_I1_O)        0.124    12.039 r  key_de/falling_i_1/O
                         net (fo=1, routed)           0.000    12.039    key_ctrl/falling_reg_0
    SLICE_X13Y15         FDRE                                         r  key_ctrl/falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.444    14.785    key_ctrl/clk
    SLICE_X13Y15         FDRE                                         r  key_ctrl/falling_reg/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X13Y15         FDRE (Setup_fdre_C_D)        0.029    15.039    key_ctrl/falling_reg
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_ctrl/right_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.885ns  (logic 1.885ns (27.378%)  route 5.000ns (72.622%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.630     5.151    key_de/clk
    SLICE_X4Y14          FDCE                                         r  key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  key_de/key_reg[0]/Q
                         net (fo=162, routed)         1.771     7.378    key_de/last_change[0]
    SLICE_X13Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.502 r  key_de/falling_i_174/O
                         net (fo=1, routed)           0.000     7.502    key_de/falling_i_174_n_0
    SLICE_X13Y6          MUXF7 (Prop_muxf7_I1_O)      0.245     7.747 r  key_de/falling_reg_i_79/O
                         net (fo=1, routed)           0.000     7.747    key_de/falling_reg_i_79_n_0
    SLICE_X13Y6          MUXF8 (Prop_muxf8_I0_O)      0.104     7.851 r  key_de/falling_reg_i_32/O
                         net (fo=1, routed)           1.236     9.087    key_de/falling_reg_i_32_n_0
    SLICE_X7Y4           LUT6 (Prop_lut6_I5_O)        0.316     9.403 r  key_de/falling_i_12/O
                         net (fo=1, routed)           0.000     9.403    key_de/falling_i_12_n_0
    SLICE_X7Y4           MUXF7 (Prop_muxf7_I1_O)      0.217     9.620 r  key_de/falling_reg_i_5/O
                         net (fo=1, routed)           1.095    10.715    key_de/falling_reg_i_5_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I1_O)        0.299    11.014 r  key_de/falling_i_2/O
                         net (fo=2, routed)           0.899    11.912    key_de/key_ctrl/falling1
    SLICE_X13Y15         LUT5 (Prop_lut5_I1_O)        0.124    12.036 r  key_de/right_i_1/O
                         net (fo=1, routed)           0.000    12.036    key_ctrl/right_reg_0
    SLICE_X13Y15         FDRE                                         r  key_ctrl/right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.444    14.785    key_ctrl/clk
    SLICE_X13Y15         FDRE                                         r  key_ctrl/right_reg/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X13Y15         FDRE (Setup_fdre_C_D)        0.031    15.041    key_ctrl/right_reg
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[491]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 0.704ns (12.107%)  route 5.111ns (87.893%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.630     5.151    key_de/clk
    SLICE_X4Y14          FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.241     7.848    key_de/last_change[1]
    SLICE_X6Y8           LUT5 (Prop_lut5_I1_O)        0.124     7.972 r  key_de/key_down[491]_i_2/O
                         net (fo=16, routed)          2.870    10.842    key_de/key_down[491]_i_2_n_0
    SLICE_X28Y6          LUT4 (Prop_lut4_I2_O)        0.124    10.966 r  key_de/key_down[491]_i_1/O
                         net (fo=1, routed)           0.000    10.966    key_de/p_0_in[491]
    SLICE_X28Y6          FDCE                                         r  key_de/key_down_reg[491]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.447    14.788    key_de/clk
    SLICE_X28Y6          FDCE                                         r  key_de/key_down_reg[491]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X28Y6          FDCE (Setup_fdce_C_D)        0.031    15.044    key_de/key_down_reg[491]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 key_de/key_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[487]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.102ns (19.339%)  route 4.596ns (80.661%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.630     5.151    key_de/clk
    SLICE_X4Y14          FDCE                                         r  key_de/key_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  key_de/key_reg[4]/Q
                         net (fo=42, routed)          1.183     6.753    key_de/last_change[4]
    SLICE_X6Y12          LUT5 (Prop_lut5_I3_O)        0.328     7.081 r  key_de/key_down[487]_i_2/O
                         net (fo=16, routed)          3.414    10.495    key_de/key_down[487]_i_2_n_0
    SLICE_X29Y5          LUT4 (Prop_lut4_I2_O)        0.355    10.850 r  key_de/key_down[487]_i_1/O
                         net (fo=1, routed)           0.000    10.850    key_de/p_0_in[487]
    SLICE_X29Y5          FDCE                                         r  key_de/key_down_reg[487]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.447    14.788    key_de/clk
    SLICE_X29Y5          FDCE                                         r  key_de/key_down_reg[487]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X29Y5          FDCE (Setup_fdce_C_D)        0.031    15.044    key_de/key_down_reg[487]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 key_de/key_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[78]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 0.839ns (15.002%)  route 4.754ns (84.998%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.630     5.151    key_de/clk
    SLICE_X4Y14          FDCE                                         r  key_de/key_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  key_de/key_reg[4]/Q
                         net (fo=42, routed)          2.134     7.704    key_de/last_change[4]
    SLICE_X7Y5           LUT5 (Prop_lut5_I4_O)        0.296     8.000 r  key_de/key_down[494]_i_2/O
                         net (fo=16, routed)          2.620    10.620    key_de/key_down[494]_i_2_n_0
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.124    10.744 r  key_de/key_down[78]_i_1/O
                         net (fo=1, routed)           0.000    10.744    key_de/p_0_in[78]
    SLICE_X9Y15          FDCE                                         r  key_de/key_down_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.444    14.785    key_de/clk
    SLICE_X9Y15          FDCE                                         r  key_de/key_down_reg[78]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X9Y15          FDCE (Setup_fdce_C_D)        0.032    15.042    key_de/key_down_reg[78]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[495]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.704ns (13.051%)  route 4.690ns (86.949%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.630     5.151    key_de/clk
    SLICE_X4Y14          FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.096     7.703    key_de/last_change[1]
    SLICE_X7Y7           LUT5 (Prop_lut5_I2_O)        0.124     7.827 r  key_de/key_down[495]_i_2/O
                         net (fo=16, routed)          2.594    10.422    key_de/key_down[495]_i_2_n_0
    SLICE_X28Y6          LUT4 (Prop_lut4_I2_O)        0.124    10.546 r  key_de/key_down[495]_i_1/O
                         net (fo=1, routed)           0.000    10.546    key_de/p_0_in[495]
    SLICE_X28Y6          FDCE                                         r  key_de/key_down_reg[495]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.447    14.788    key_de/clk
    SLICE_X28Y6          FDCE                                         r  key_de/key_down_reg[495]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X28Y6          FDCE (Setup_fdce_C_D)        0.032    15.045    key_de/key_down_reg[495]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[143]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.704ns (13.065%)  route 4.684ns (86.935%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.630     5.151    key_de/clk
    SLICE_X4Y14          FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.096     7.703    key_de/last_change[1]
    SLICE_X7Y7           LUT5 (Prop_lut5_I2_O)        0.124     7.827 r  key_de/key_down[495]_i_2/O
                         net (fo=16, routed)          2.588    10.416    key_de/key_down[495]_i_2_n_0
    SLICE_X29Y1          LUT4 (Prop_lut4_I2_O)        0.124    10.540 r  key_de/key_down[143]_i_1/O
                         net (fo=1, routed)           0.000    10.540    key_de/p_0_in[143]
    SLICE_X29Y1          FDCE                                         r  key_de/key_down_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.448    14.789    key_de/clk
    SLICE_X29Y1          FDCE                                         r  key_de/key_down_reg[143]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X29Y1          FDCE (Setup_fdce_C_D)        0.031    15.045    key_de/key_down_reg[143]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 key_de/key_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 0.839ns (15.521%)  route 4.567ns (84.479%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.630     5.151    key_de/clk
    SLICE_X4Y14          FDCE                                         r  key_de/key_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  key_de/key_reg[4]/Q
                         net (fo=42, routed)          2.134     7.704    key_de/last_change[4]
    SLICE_X7Y5           LUT5 (Prop_lut5_I4_O)        0.296     8.000 r  key_de/key_down[494]_i_2/O
                         net (fo=16, routed)          2.433    10.433    key_de/key_down[494]_i_2_n_0
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.124    10.557 r  key_de/key_down[14]_i_1/O
                         net (fo=1, routed)           0.000    10.557    key_de/p_0_in[14]
    SLICE_X3Y13          FDCE                                         r  key_de/key_down_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.514    14.855    key_de/clk
    SLICE_X3Y13          FDCE                                         r  key_de/key_down_reg[14]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.031    15.111    key_de/key_down_reg[14]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 key_de/key_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[430]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 0.839ns (15.379%)  route 4.616ns (84.621%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.630     5.151    key_de/clk
    SLICE_X4Y14          FDCE                                         r  key_de/key_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  key_de/key_reg[4]/Q
                         net (fo=42, routed)          2.134     7.704    key_de/last_change[4]
    SLICE_X7Y5           LUT5 (Prop_lut5_I4_O)        0.296     8.000 r  key_de/key_down[494]_i_2/O
                         net (fo=16, routed)          2.483    10.483    key_de/key_down[494]_i_2_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I1_O)        0.124    10.607 r  key_de/key_down[430]_i_1/O
                         net (fo=1, routed)           0.000    10.607    key_de/p_0_in[430]
    SLICE_X2Y11          FDCE                                         r  key_de/key_down_reg[430]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.516    14.857    key_de/clk
    SLICE_X2Y11          FDCE                                         r  key_de/key_down_reg[430]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y11          FDCE (Setup_fdce_C_D)        0.079    15.161    key_de/key_down_reg[430]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[488]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.704ns (13.248%)  route 4.610ns (86.752%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.630     5.151    key_de/clk
    SLICE_X4Y14          FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  key_de/key_reg[1]/Q
                         net (fo=162, routed)         2.249     7.856    key_de/last_change[1]
    SLICE_X6Y8           LUT5 (Prop_lut5_I1_O)        0.124     7.980 r  key_de/key_down[488]_i_2/O
                         net (fo=16, routed)          2.361    10.341    key_de/key_down[488]_i_2_n_0
    SLICE_X29Y5          LUT4 (Prop_lut4_I2_O)        0.124    10.465 r  key_de/key_down[488]_i_1/O
                         net (fo=1, routed)           0.000    10.465    key_de/p_0_in[488]
    SLICE_X29Y5          FDCE                                         r  key_de/key_down_reg[488]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         1.447    14.788    key_de/clk
    SLICE_X29Y5          FDCE                                         r  key_de/key_down_reg[488]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X29Y5          FDCE (Setup_fdce_C_D)        0.032    15.045    key_de/key_down_reg[488]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  4.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.585     1.468    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y22          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/Q
                         net (fo=5, routed)           0.110     1.719    key_de/inst/inst/Ps2Interface_i/data_count[1]
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.045     1.764 r  key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.764    key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X2Y22          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.853     1.980    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y22          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.120     1.601    key_de/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.585     1.468    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y22          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/Q
                         net (fo=5, routed)           0.114     1.723    key_de/inst/inst/Ps2Interface_i/data_count[1]
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  key_de/inst/inst/Ps2Interface_i/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.768    key_de/inst/inst/Ps2Interface_i/data_count[3]_i_1_n_0
    SLICE_X2Y22          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.853     1.980    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y22          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.121     1.602    key_de/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.424%)  route 0.122ns (39.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.585     1.468    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y21          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/Q
                         net (fo=3, routed)           0.122     1.731    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[14]
    SLICE_X2Y21          LUT6 (Prop_lut6_I3_O)        0.045     1.776 r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_inv_i_1/O
                         net (fo=1, routed)           0.000     1.776    key_de/inst/inst/Ps2Interface_i/ps2_data_en_next
    SLICE_X2Y21          FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.854     1.981    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y21          FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y21          FDPE (Hold_fdpe_C_D)         0.121     1.603    key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.585     1.468    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y19          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  key_de/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.119     1.728    key_de/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X4Y18          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.855     1.982    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y18          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X4Y18          FDCE (Hold_fdce_C_D)         0.066     1.549    key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.451%)  route 0.138ns (49.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.587     1.470    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y17          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/Q
                         net (fo=6, routed)           0.138     1.750    key_de/inst/inst/rx_data[5]
    SLICE_X4Y15          FDCE                                         r  key_de/inst/inst/key_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.858     1.985    key_de/inst/inst/clk
    SLICE_X4Y15          FDCE                                         r  key_de/inst/inst/key_in_reg[5]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X4Y15          FDCE (Hold_fdce_C_D)         0.070     1.556    key_de/inst/inst/key_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.259%)  route 0.140ns (49.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.587     1.470    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y17          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.140     1.751    key_de/inst/inst/rx_data[0]
    SLICE_X5Y15          FDCE                                         r  key_de/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.858     1.985    key_de/inst/inst/clk
    SLICE_X5Y15          FDCE                                         r  key_de/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X5Y15          FDCE (Hold_fdce_C_D)         0.070     1.556    key_de/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 key_de/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_ctrl/falling_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.562     1.445    key_de/clk
    SLICE_X12Y15         FDCE                                         r  key_de/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  key_de/key_valid_reg/Q
                         net (fo=2, routed)           0.093     1.702    key_de/been_ready
    SLICE_X13Y15         LUT5 (Prop_lut5_I2_O)        0.045     1.747 r  key_de/falling_i_1/O
                         net (fo=1, routed)           0.000     1.747    key_ctrl/falling_reg_0
    SLICE_X13Y15         FDRE                                         r  key_ctrl/falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.830     1.957    key_ctrl/clk
    SLICE_X13Y15         FDRE                                         r  key_ctrl/falling_reg/C
                         clock pessimism             -0.499     1.458    
    SLICE_X13Y15         FDRE (Hold_fdre_C_D)         0.091     1.549    key_ctrl/falling_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 key_de/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_ctrl/right_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.562     1.445    key_de/clk
    SLICE_X12Y15         FDCE                                         r  key_de/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  key_de/key_valid_reg/Q
                         net (fo=2, routed)           0.094     1.703    key_de/been_ready
    SLICE_X13Y15         LUT5 (Prop_lut5_I2_O)        0.045     1.748 r  key_de/right_i_1/O
                         net (fo=1, routed)           0.000     1.748    key_ctrl/right_reg_0
    SLICE_X13Y15         FDRE                                         r  key_ctrl/right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.830     1.957    key_ctrl/clk
    SLICE_X13Y15         FDRE                                         r  key_ctrl/right_reg/C
                         clock pessimism             -0.499     1.458    
    SLICE_X13Y15         FDRE (Hold_fdre_C_D)         0.092     1.550    key_ctrl/right_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.087%)  route 0.141ns (49.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.587     1.470    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y17          FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/Q
                         net (fo=6, routed)           0.141     1.752    key_de/inst/inst/rx_data[1]
    SLICE_X5Y15          FDCE                                         r  key_de/inst/inst/key_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.858     1.985    key_de/inst/inst/clk
    SLICE_X5Y15          FDCE                                         r  key_de/inst/inst/key_in_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X5Y15          FDCE (Hold_fdce_C_D)         0.066     1.552    key_de/inst/inst/key_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 key_de/been_break_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[8]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.783%)  route 0.147ns (44.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.588     1.471    key_de/clk
    SLICE_X4Y16          FDCE                                         r  key_de/been_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  key_de/been_break_reg/Q
                         net (fo=9, routed)           0.147     1.760    key_de/been_break
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  key_de/key[8]_rep__3_i_1/O
                         net (fo=1, routed)           0.000     1.805    key_de/key[8]_rep__3_i_1_n_0
    SLICE_X3Y15          FDCE                                         r  key_de/key_reg[8]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=654, routed)         0.860     1.987    key_de/clk
    SLICE_X3Y15          FDCE                                         r  key_de/key_reg[8]_rep__3/C
                         clock pessimism             -0.478     1.509    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.091     1.600    key_de/key_reg[8]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   CD0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   CD0/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   CD2/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   CD2/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   CD2/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   CD2/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   CD2/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   CD2/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   CD2/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   CD2/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   CD2/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   CD2/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CD2/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CD2/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CD2/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   CD2/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    key_de/inst/inst/Ps2Interface_i/bits_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    key_de/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C



