

================================================================
== Vivado HLS Report for 'Mem2Stream_Batch12'
================================================================
* Date:           Thu May  7 18:21:54 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        lfcW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.38|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?| 30 ~ 225 |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i_i_i_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!tmp_4_i_i_i_i)
	9  / (tmp_4_i_i_i_i)
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
	8  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: rep (8)  [1/1] 0.00ns
entry:0  %rep = alloca i32

ST_1: StgValue_11 (9)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_12 (10)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_13 (11)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_14 (12)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_15 (13)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i64* %memInStrm_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_16 (14)  [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i64* %memInStrm_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_17 (15)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_18 (16)  [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_19 (17)  [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i61* %out_V3_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: out_V3_read (18)  [1/1] 0.00ns
entry:10  %out_V3_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %out_V3)

ST_1: numReps_read (19)  [1/1] 0.00ns
entry:11  %numReps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %numReps)

ST_1: in_V1_read (20)  [1/1] 0.00ns
entry:12  %in_V1_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %in_V1)

ST_1: StgValue_23 (21)  [1/1] 1.00ns
entry:13  call void @_ssdm_op_Write.ap_fifo.i61P(i61* %out_V3_out, i61 %out_V3_read)

ST_1: StgValue_24 (22)  [1/1] 0.00ns
entry:14  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_25 (23)  [1/1] 0.00ns
entry:15  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_26 (24)  [1/1] 0.00ns
entry:16  call void (...)* @_ssdm_op_SpecInterface(i64* %memInStrm_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_27 (25)  [1/1] 0.00ns
entry:17  call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_28 (26)  [1/1] 0.00ns
entry:18  call void (...)* @_ssdm_op_SpecInterface(i64* %memInStrm_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_29 (27)  [1/1] 0.00ns
entry:19  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_30 (28)  [1/1] 0.00ns
entry:20  call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_31 (29)  [1/1] 1.00ns
entry:21  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %numReps_channel, i32 %numReps_read)

ST_1: StgValue_32 (30)  [1/1] 0.00ns
entry:22  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: StgValue_33 (31)  [1/1] 1.57ns
entry:23  store i32 0, i32* %rep

ST_1: StgValue_34 (32)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:166->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
entry:24  br label %.backedge.i.i.i.i


 <State 2>: 4.32ns
ST_2: rep_load (34)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:171->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
.backedge.i.i.i.i:0  %rep_load = load i32* %rep

ST_2: tmp_i_i_i_i (35)  [1/1] 2.52ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:166->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
.backedge.i.i.i.i:1  %tmp_i_i_i_i = icmp eq i32 %rep_load, %numReps_read

ST_2: StgValue_37 (36)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:166->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
.backedge.i.i.i.i:2  br i1 %tmp_i_i_i_i, label %.exit, label %0

ST_2: repsLeft (38)  [1/1] 2.44ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:167->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:0  %repsLeft = sub i32 %numReps_read, %rep_load

ST_2: tmp (39)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:167->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:1  %tmp = trunc i32 %repsLeft to i4

ST_2: tmp_4_i_i_i_i (40)  [1/1] 1.88ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:168->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:2  %tmp_4_i_i_i_i = icmp eq i4 %tmp, 0

ST_2: tmp_5_i_i_i_i (41)  [5/5] 2.15ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:3  %tmp_5_i_i_i_i = mul i32 13, %rep_load

ST_2: StgValue_42 (56)  [1/1] 0.00ns
.exit:0  ret void


 <State 3>: 2.15ns
ST_3: tmp_5_i_i_i_i (41)  [4/5] 2.15ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:3  %tmp_5_i_i_i_i = mul i32 13, %rep_load


 <State 4>: 2.15ns
ST_4: tmp_5_i_i_i_i (41)  [3/5] 2.15ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:3  %tmp_5_i_i_i_i = mul i32 13, %rep_load


 <State 5>: 2.15ns
ST_5: tmp_5_i_i_i_i (41)  [2/5] 2.15ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:3  %tmp_5_i_i_i_i = mul i32 13, %rep_load


 <State 6>: 4.01ns
ST_6: tmp_5_i_i_i_i (41)  [1/5] 2.15ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:3  %tmp_5_i_i_i_i = mul i32 13, %rep_load

ST_6: StgValue_47 (42)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:168->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:4  br i1 %tmp_4_i_i_i_i, label %1, label %2

ST_6: rep_4 (45)  [1/1] 2.44ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:175->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:1  %rep_4 = add i32 %rep_load, 1

ST_6: StgValue_49 (46)  [1/1] 1.57ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:175->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:2  store i32 %rep_4, i32* %rep

ST_6: rep_3 (50)  [1/1] 2.44ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:171->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:1  %rep_3 = add i32 %rep_load, 16

ST_6: StgValue_51 (51)  [1/1] 1.57ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:171->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:2  store i32 %rep_3, i32* %rep


 <State 7>: 3.40ns
ST_7: StgValue_52 (44)  [2/2] 3.40ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:174->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:0  call fastcc void @Mem2Stream(i64* %in_V, i61 %in_V1_read, i32 %tmp_5_i_i_i_i, i64* %memInStrm_V_V)


 <State 8>: 0.00ns
ST_8: StgValue_53 (44)  [1/2] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:174->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:0  call fastcc void @Mem2Stream(i64* %in_V, i61 %in_V1_read, i32 %tmp_5_i_i_i_i, i64* %memInStrm_V_V)

ST_8: StgValue_54 (47)  [1/1] 0.00ns
:3  br label %.backedge.i.i.i.i.backedge

ST_8: StgValue_55 (49)  [1/2] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:0  call fastcc void @Mem2Stream.1(i64* %in_V, i61 %in_V1_read, i32 %tmp_5_i_i_i_i, i64* %memInStrm_V_V)

ST_8: StgValue_56 (52)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:172->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:3  br label %.backedge.i.i.i.i.backedge

ST_8: StgValue_57 (54)  [1/1] 0.00ns
.backedge.i.i.i.i.backedge:0  br label %.backedge.i.i.i.i


 <State 9>: 3.40ns
ST_9: StgValue_58 (49)  [2/2] 3.40ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133
:0  call fastcc void @Mem2Stream.1(i64* %in_V, i61 %in_V1_read, i32 %tmp_5_i_i_i_i, i64* %memInStrm_V_V)



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	'alloca' operation ('rep') [8]  (0 ns)
	'store' operation of constant 0 on local variable 'rep' [31]  (1.57 ns)

 <State 2>: 4.32ns
The critical path consists of the following:
	'load' operation ('rep_load', /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:171->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133) on local variable 'rep' [34]  (0 ns)
	'sub' operation ('repsLeft', /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:167->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133) [38]  (2.44 ns)
	'icmp' operation ('tmp_4_i_i_i_i', /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:168->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133) [40]  (1.88 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation ('tmp_5_i_i_i_i', /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133) [41]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation ('tmp_5_i_i_i_i', /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133) [41]  (2.15 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'mul' operation ('tmp_5_i_i_i_i', /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133) [41]  (2.15 ns)

 <State 6>: 4.01ns
The critical path consists of the following:
	'add' operation ('rep', /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:175->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133) [45]  (2.44 ns)
	'store' operation (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:175->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133) of variable 'rep', /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:175->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133 on local variable 'rep' [46]  (1.57 ns)

 <State 7>: 3.4ns
The critical path consists of the following:
	'call' operation (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:174->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133) to 'Mem2Stream' [44]  (3.4 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 3.4ns
The critical path consists of the following:
	'call' operation (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:170->/home/jf2715/BNN-PYNQ/bnn/src//network/lfcW1A1/hw/top.cpp:133) to 'Mem2Stream.1' [49]  (3.4 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
