#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f448d96d60 .scope module, "buffer8bit" "buffer8bit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in1";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "hold";
o000001f448d96ef8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f448d46b30_0 .net "enable", 0 0, o000001f448d96ef8;  0 drivers
v000001f448d46d50_0 .var "hold", 7 0;
o000001f448d96f58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001f448d466f0_0 .net "in1", 7 0, o000001f448d96f58;  0 drivers
E_000001f448d94d30 .event anyedge, v000001f448d46b30_0, v000001f448d466f0_0;
    .scope S_000001f448d96d60;
T_0 ;
    %wait E_000001f448d94d30;
    %load/vec4 v000001f448d46b30_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v000001f448d466f0_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v000001f448d46d50_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "8bitbuffer.v";
