

================================================================
== Vitis HLS Report for 'BatchNorm_3_4_5_6_1_Pipeline_VITIS_LOOP_16_4'
================================================================
* Date:           Thu Oct 26 04:37:40 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  9.827 ns|     4.05 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1906|     1906|  28.590 us|  28.590 us|  1906|  1906|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_4  |     1904|     1904|        18|         17|          1|   112|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      114|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     10|      433|      332|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      149|     -|
|Register             |        -|      -|      433|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     10|      866|      595|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |ddiv_64ns_64ns_64_9_no_dsp_1_U28    |ddiv_64ns_64ns_64_9_no_dsp_1    |        0|   0|    0|    0|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U27   |dmul_64ns_64ns_64_2_max_dsp_1   |        0|   8|  256|  106|    0|
    |fpext_32ns_64_1_no_dsp_1_U25        |fpext_32ns_64_1_no_dsp_1        |        0|   0|    0|    0|    0|
    |fptrunc_64ns_32_1_no_dsp_1_U24      |fptrunc_64ns_32_1_no_dsp_1      |        0|   0|    0|    0|    0|
    |fsub_32ns_32ns_32_2_full_dsp_1_U23  |fsub_32ns_32ns_32_2_full_dsp_1  |        0|   2|  177|  226|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  10|  433|  332|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_160_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln17_1_fu_170_p2  |         +|   0|  0|  27|          20|          20|
    |addr_cmp_fu_183_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln16_fu_154_p2   |      icmp|   0|  0|  10|           7|           6|
    |grp_fu_113_p0         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 114|         100|         125|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  86|         18|    1|         18|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |reuse_addr_reg_fu_54         |   9|          2|   64|        128|
    |reuse_reg_fu_58              |   9|          2|   32|         64|
    |w_fu_62                      |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 149|         32|  108|        232|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add3_reg_301                 |  64|   0|   64|          0|
    |addr_cmp_reg_271             |   1|   0|    1|          0|
    |ap_CS_fsm                    |  17|   0|   17|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |conv_reg_286                 |  64|   0|   64|          0|
    |div_reg_291                  |  64|   0|   64|          0|
    |icmp_ln16_reg_261            |   1|   0|    1|          0|
    |img_addr_reg_265             |  20|   0|   20|          0|
    |mul_reg_296                  |  64|   0|   64|          0|
    |reuse_addr_reg_fu_54         |  64|   0|   64|          0|
    |reuse_reg_fu_58              |  32|   0|   32|          0|
    |sub_reg_281                  |  32|   0|   32|          0|
    |w_fu_62                      |   7|   0|    7|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 433|   0|  433|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  BatchNorm.3.4.5.6.1_Pipeline_VITIS_LOOP_16_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  BatchNorm.3.4.5.6.1_Pipeline_VITIS_LOOP_16_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  BatchNorm.3.4.5.6.1_Pipeline_VITIS_LOOP_16_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  BatchNorm.3.4.5.6.1_Pipeline_VITIS_LOOP_16_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  BatchNorm.3.4.5.6.1_Pipeline_VITIS_LOOP_16_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  BatchNorm.3.4.5.6.1_Pipeline_VITIS_LOOP_16_4|  return value|
|grp_fu_219_p_din0    |  out|   64|  ap_ctrl_hs|  BatchNorm.3.4.5.6.1_Pipeline_VITIS_LOOP_16_4|  return value|
|grp_fu_219_p_din1    |  out|   64|  ap_ctrl_hs|  BatchNorm.3.4.5.6.1_Pipeline_VITIS_LOOP_16_4|  return value|
|grp_fu_219_p_opcode  |  out|    2|  ap_ctrl_hs|  BatchNorm.3.4.5.6.1_Pipeline_VITIS_LOOP_16_4|  return value|
|grp_fu_219_p_dout0   |   in|   64|  ap_ctrl_hs|  BatchNorm.3.4.5.6.1_Pipeline_VITIS_LOOP_16_4|  return value|
|grp_fu_219_p_ce      |  out|    1|  ap_ctrl_hs|  BatchNorm.3.4.5.6.1_Pipeline_VITIS_LOOP_16_4|  return value|
|add_ln17             |   in|   20|     ap_none|                                      add_ln17|        scalar|
|img_address0         |  out|   20|   ap_memory|                                           img|         array|
|img_ce0              |  out|    1|   ap_memory|                                           img|         array|
|img_we0              |  out|    1|   ap_memory|                                           img|         array|
|img_d0               |  out|   32|   ap_memory|                                           img|         array|
|img_address1         |  out|   20|   ap_memory|                                           img|         array|
|img_ce1              |  out|    1|   ap_memory|                                           img|         array|
|img_q1               |   in|   32|   ap_memory|                                           img|         array|
|bitcast_ln14         |   in|   32|     ap_none|                                  bitcast_ln14|        scalar|
|tmp                  |   in|   64|     ap_none|                                           tmp|        scalar|
|conv2_mid2           |   in|   64|     ap_none|                                    conv2_mid2|        scalar|
|conv3_mid2           |   in|   64|     ap_none|                                    conv3_mid2|        scalar|
+---------------------+-----+-----+------------+----------------------------------------------+--------------+

