// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="operator_long_div6,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=2.500000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.231600,HLS_SYN_LAT=47,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=171,HLS_SYN_LUT=288,HLS_VERSION=2018_2}" *)

module operator_long_div6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 32'd1;
parameter    ap_ST_fsm_state2 = 32'd2;
parameter    ap_ST_fsm_state3 = 32'd4;
parameter    ap_ST_fsm_state4 = 32'd8;
parameter    ap_ST_fsm_state5 = 32'd16;
parameter    ap_ST_fsm_state6 = 32'd32;
parameter    ap_ST_fsm_state7 = 32'd64;
parameter    ap_ST_fsm_state8 = 32'd128;
parameter    ap_ST_fsm_state9 = 32'd256;
parameter    ap_ST_fsm_state10 = 32'd512;
parameter    ap_ST_fsm_state11 = 32'd1024;
parameter    ap_ST_fsm_state12 = 32'd2048;
parameter    ap_ST_fsm_state13 = 32'd4096;
parameter    ap_ST_fsm_state14 = 32'd8192;
parameter    ap_ST_fsm_state15 = 32'd16384;
parameter    ap_ST_fsm_state16 = 32'd32768;
parameter    ap_ST_fsm_state17 = 32'd65536;
parameter    ap_ST_fsm_state18 = 32'd131072;
parameter    ap_ST_fsm_state19 = 32'd262144;
parameter    ap_ST_fsm_state20 = 32'd524288;
parameter    ap_ST_fsm_state21 = 32'd1048576;
parameter    ap_ST_fsm_state22 = 32'd2097152;
parameter    ap_ST_fsm_state23 = 32'd4194304;
parameter    ap_ST_fsm_state24 = 32'd8388608;
parameter    ap_ST_fsm_state25 = 32'd16777216;
parameter    ap_ST_fsm_state26 = 32'd33554432;
parameter    ap_ST_fsm_state27 = 32'd67108864;
parameter    ap_ST_fsm_state28 = 32'd134217728;
parameter    ap_ST_fsm_state29 = 32'd268435456;
parameter    ap_ST_fsm_state30 = 32'd536870912;
parameter    ap_ST_fsm_state31 = 32'd1073741824;
parameter    ap_ST_fsm_state32 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] in_r;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] reg_131;
wire    ap_CS_fsm_state2;
wire    grp_lut_div3_chunk_fu_104_ap_idle;
wire    grp_lut_div3_chunk_fu_104_ap_ready;
wire    grp_lut_div3_chunk_fu_104_ap_done;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state30;
wire   [3:0] d_chunk_V_fu_146_p1;
reg   [3:0] d_chunk_V_reg_330;
reg   [3:0] d_chunk_V_1_reg_335;
reg   [3:0] d_chunk_V_2_reg_340;
reg   [3:0] d_chunk_V_3_reg_345;
reg   [3:0] d_chunk_V_4_reg_350;
reg   [3:0] d_chunk_V_5_reg_355;
reg   [3:0] d_chunk_V_6_reg_360;
reg   [3:0] d_chunk_V_7_reg_365;
reg   [3:0] d_chunk_V_8_reg_370;
reg   [3:0] d_chunk_V_9_reg_375;
reg   [3:0] d_chunk_V_10_reg_380;
reg   [3:0] d_chunk_V_11_reg_385;
reg   [3:0] d_chunk_V_12_reg_390;
reg   [3:0] d_chunk_V_13_reg_395;
reg   [3:0] d_chunk_V_14_reg_400;
reg   [3:0] d_chunk_V_15_reg_405;
wire   [2:0] tmp_fu_301_p1;
reg   [2:0] tmp_reg_410;
reg   [3:0] q_chunk_V_reg_415;
reg   [3:0] q_chunk_V_1_reg_420;
reg   [3:0] q_chunk_V_2_reg_425;
reg   [3:0] q_chunk_V_3_reg_430;
reg   [3:0] q_chunk_V_4_reg_435;
reg   [3:0] q_chunk_V_5_reg_440;
reg   [3:0] q_chunk_V_6_reg_445;
reg   [3:0] q_chunk_V_7_reg_450;
reg   [3:0] q_chunk_V_8_reg_455;
reg   [3:0] q_chunk_V_9_reg_460;
reg   [3:0] q_chunk_V_11_reg_465;
reg   [3:0] q_chunk_V_12_reg_470;
reg   [3:0] q_chunk_V_13_reg_475;
reg   [3:0] q_chunk_V_14_reg_480;
wire    grp_lut_div3_chunk_fu_104_ap_start;
reg   [3:0] grp_lut_div3_chunk_fu_104_d_V;
reg   [1:0] grp_lut_div3_chunk_fu_104_r_in_V;
wire   [3:0] grp_lut_div3_chunk_fu_104_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_104_ap_return_1;
reg    grp_lut_div3_chunk_fu_104_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire   [2:0] p_Result_i_fu_136_p4;
wire   [62:0] p_Result_s_fu_305_p17;
reg   [31:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 grp_lut_div3_chunk_fu_104_ap_start_reg = 1'b0;
end

lut_div3_chunk grp_lut_div3_chunk_fu_104(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_div3_chunk_fu_104_ap_start),
    .ap_done(grp_lut_div3_chunk_fu_104_ap_done),
    .ap_idle(grp_lut_div3_chunk_fu_104_ap_idle),
    .ap_ready(grp_lut_div3_chunk_fu_104_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_104_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_104_r_in_V),
    .ap_return_0(grp_lut_div3_chunk_fu_104_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_104_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_div3_chunk_fu_104_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_lut_div3_chunk_fu_104_ap_start_reg <= 1'b1;
        end else if ((grp_lut_div3_chunk_fu_104_ap_ready == 1'b1)) begin
            grp_lut_div3_chunk_fu_104_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        d_chunk_V_10_reg_380 <= {{in_r[24:21]}};
        d_chunk_V_11_reg_385 <= {{in_r[20:17]}};
        d_chunk_V_12_reg_390 <= {{in_r[16:13]}};
        d_chunk_V_13_reg_395 <= {{in_r[12:9]}};
        d_chunk_V_14_reg_400 <= {{in_r[8:5]}};
        d_chunk_V_15_reg_405 <= {{in_r[4:1]}};
        d_chunk_V_1_reg_335 <= {{in_r[60:57]}};
        d_chunk_V_2_reg_340 <= {{in_r[56:53]}};
        d_chunk_V_3_reg_345 <= {{in_r[52:49]}};
        d_chunk_V_4_reg_350 <= {{in_r[48:45]}};
        d_chunk_V_5_reg_355 <= {{in_r[44:41]}};
        d_chunk_V_6_reg_360 <= {{in_r[40:37]}};
        d_chunk_V_7_reg_365 <= {{in_r[36:33]}};
        d_chunk_V_8_reg_370 <= {{in_r[32:29]}};
        d_chunk_V_9_reg_375 <= {{in_r[28:25]}};
        d_chunk_V_reg_330[2 : 0] <= d_chunk_V_fu_146_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        q_chunk_V_11_reg_465 <= grp_lut_div3_chunk_fu_104_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        q_chunk_V_12_reg_470 <= grp_lut_div3_chunk_fu_104_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
        q_chunk_V_13_reg_475 <= grp_lut_div3_chunk_fu_104_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        q_chunk_V_14_reg_480 <= grp_lut_div3_chunk_fu_104_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        q_chunk_V_1_reg_420 <= grp_lut_div3_chunk_fu_104_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        q_chunk_V_2_reg_425 <= grp_lut_div3_chunk_fu_104_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        q_chunk_V_3_reg_430 <= grp_lut_div3_chunk_fu_104_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        q_chunk_V_4_reg_435 <= grp_lut_div3_chunk_fu_104_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        q_chunk_V_5_reg_440 <= grp_lut_div3_chunk_fu_104_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        q_chunk_V_6_reg_445 <= grp_lut_div3_chunk_fu_104_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        q_chunk_V_7_reg_450 <= grp_lut_div3_chunk_fu_104_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        q_chunk_V_8_reg_455 <= grp_lut_div3_chunk_fu_104_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        q_chunk_V_9_reg_460 <= grp_lut_div3_chunk_fu_104_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        q_chunk_V_reg_415 <= grp_lut_div3_chunk_fu_104_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28)) | ((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26)) | ((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24)) | ((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22)) | ((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20)) | ((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18)) | ((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        reg_131 <= grp_lut_div3_chunk_fu_104_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_reg_410 <= tmp_fu_301_p1;
    end
end

always @ (*) begin
    if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_lut_div3_chunk_fu_104_d_V = d_chunk_V_15_reg_405;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_lut_div3_chunk_fu_104_d_V = d_chunk_V_14_reg_400;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_lut_div3_chunk_fu_104_d_V = d_chunk_V_13_reg_395;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_lut_div3_chunk_fu_104_d_V = d_chunk_V_12_reg_390;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_lut_div3_chunk_fu_104_d_V = d_chunk_V_11_reg_385;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_lut_div3_chunk_fu_104_d_V = d_chunk_V_10_reg_380;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_lut_div3_chunk_fu_104_d_V = d_chunk_V_9_reg_375;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_lut_div3_chunk_fu_104_d_V = d_chunk_V_8_reg_370;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_lut_div3_chunk_fu_104_d_V = d_chunk_V_7_reg_365;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_lut_div3_chunk_fu_104_d_V = d_chunk_V_6_reg_360;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_lut_div3_chunk_fu_104_d_V = d_chunk_V_5_reg_355;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_lut_div3_chunk_fu_104_d_V = d_chunk_V_4_reg_350;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_lut_div3_chunk_fu_104_d_V = d_chunk_V_3_reg_345;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_lut_div3_chunk_fu_104_d_V = d_chunk_V_2_reg_340;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_lut_div3_chunk_fu_104_d_V = d_chunk_V_1_reg_335;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_104_d_V = d_chunk_V_reg_330;
    end else begin
        grp_lut_div3_chunk_fu_104_d_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_lut_div3_chunk_fu_104_r_in_V = reg_131;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_104_r_in_V = 2'd0;
    end else begin
        grp_lut_div3_chunk_fu_104_r_in_V = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((grp_lut_div3_chunk_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return = p_Result_s_fu_305_p17;

assign d_chunk_V_fu_146_p1 = p_Result_i_fu_136_p4;

assign grp_lut_div3_chunk_fu_104_ap_start = grp_lut_div3_chunk_fu_104_ap_start_reg;

assign p_Result_i_fu_136_p4 = {{in_r[63:61]}};

assign p_Result_s_fu_305_p17 = {{{{{{{{{{{{{{{{tmp_reg_410}, {q_chunk_V_reg_415}}, {q_chunk_V_1_reg_420}}, {q_chunk_V_2_reg_425}}, {q_chunk_V_3_reg_430}}, {q_chunk_V_4_reg_435}}, {q_chunk_V_5_reg_440}}, {q_chunk_V_6_reg_445}}, {q_chunk_V_7_reg_450}}, {q_chunk_V_8_reg_455}}, {q_chunk_V_9_reg_460}}, {q_chunk_V_11_reg_465}}, {q_chunk_V_12_reg_470}}, {q_chunk_V_13_reg_475}}, {q_chunk_V_14_reg_480}}, {grp_lut_div3_chunk_fu_104_ap_return_0}};

assign tmp_fu_301_p1 = grp_lut_div3_chunk_fu_104_ap_return_0[2:0];

always @ (posedge ap_clk) begin
    d_chunk_V_reg_330[3] <= 1'b0;
end

endmodule //operator_long_div6
