FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
3"VCC15\G";
2"VCC15\G";
4"GND\G";
5"UN$1$OPA277$I2$IN";
6"VREF5M";
7"VCC15M\G";
8"UN$1$REF02$I1$VOUT";
%"REF02"
"1","(-2250,2700)","0","misc","I1";
;
$LOCATION"U146"
CDS_LOCATION"U146"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,150,125,-125"
CDS_LIB"misc";
"TRIM"
$PN"6"0;
"VOUT"
$PN"5"8;
"GND"
$PN"4"4;
"TEMP"
$PN"3"0;
"VIN"
$PN"2"3,2;
%"RSMD0805"
"1","(-975,3300)","0","resistors","I10";
;
$LOCATION"R355"
CDS_LOCATION"R355"
$SEC"1"
CDS_SEC"1"
VALUE"10K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"6;
%"OPA277"
"1","(-1050,2575)","0","misc","I2";
;
$LOCATION"U147"
CDS_LOCATION"U147"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,300,125,0"
CDS_LIB"misc";
"V+"
$PN"7"3,2;
"TRIM_A"
$PN"1"0;
"IN+"
$PN"3"1;
"IN-"
$PN"2"5;
"OUT"
$PN"6"6;
"V-"
$PN"4"7;
"TRIM_B"
$PN"8"0;
%"CSMD0805"
"1","(-2600,2625)","0","capacitors","I7";
;
$LOCATION"C181"
CDS_LOCATION"C181"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
PART_NAME"CSMD0805"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"5%";
"B<0>"
$PN"2"4;
"A<0>"
$PN"1"3,2;
%"OUTPORT"
"1","(0,2725)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"6;
%"RSMD0805"
"1","(-1550,2825)","0","resistors","I9";
;
$LOCATION"R354"
CDS_LOCATION"R354"
$SEC"1"
CDS_SEC"1"
VALUE"10K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"8;
"B<0>"
$PN"2"5;
END.
