VHDL code of  behavioral model of <b>and gate</b> and its test bench code.
