Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 28 09:49:57 2020
| Host         : DESKTOP-VJ7SO95 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -44.932    -2929.639                    106                14014        0.023        0.000                      0                14014        8.750        0.000                       0                  5026  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 44.285}     88.571          11.290          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -44.932    -2758.143                     64                10458        0.023        0.000                      0                10458        8.750        0.000                       0                  4995  
clk_fpga_1         82.130        0.000                      0                   46        0.113        0.000                      0                   46       43.035        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0         -6.555      -37.206                      6                    6        0.070        0.000                      0                    6  
clk_fpga_0    clk_fpga_1         -4.235     -134.291                     36                   36        0.159        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.552        0.000                      0                 3482        0.504        0.000                      0                 3482  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           64  Failing Endpoints,  Worst Slack      -44.932ns,  Total Violation    -2758.143ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -44.932ns  (required time - arrival time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        64.557ns  (logic 36.884ns (57.134%)  route 27.673ns (42.866%))
  Logic Levels:           92  (CARRY4=51 DSP48E1=1 LUT1=1 LUT2=38 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.672     2.980    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/s00_axi_aclk
    SLICE_X33Y10         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDCE (Prop_fdce_C_Q)         0.456     3.436 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/Q
                         net (fo=7, routed)           0.734     4.170    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/Q[24]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      3.841     8.011 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate/P[0]
                         net (fo=2, routed)           1.002     9.013    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate__0[0]
    SLICE_X32Y9          LUT2 (Prop_lut2_I0_O)        0.124     9.137 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4/O
                         net (fo=1, routed)           0.000     9.137    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.389 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.555     9.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/add_bus[2]_39[0]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.295    10.239 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.239    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.486 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.784    11.270    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/add_bus[3]_40[0]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.299    11.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1/O
                         net (fo=1, routed)           0.000    11.569    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.996 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry/O[1]
                         net (fo=1, routed)           0.489    12.486    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/add_bus[4]_41[1]
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.306    12.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.792    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.370 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry/O[2]
                         net (fo=1, routed)           0.771    14.141    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/add_bus[5]_42[2]
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.301    14.442 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3/O
                         net (fo=1, routed)           0.000    14.442    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.456    15.249    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/add_bus[6]_43[3]
    SLICE_X27Y20         LUT2 (Prop_lut2_I1_O)        0.306    15.555 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4/O
                         net (fo=1, routed)           0.000    15.555    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.803 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.685    16.488    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate_0[3]
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.306    16.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5/O
                         net (fo=1, routed)           0.000    16.794    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.195 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry/CO[3]
                         net (fo=1, routed)           0.000    17.195    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.529 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry__0/O[1]
                         net (fo=1, routed)           0.597    18.126    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate_0[5]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.303    18.429 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.429    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.072 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0/O[3]
                         net (fo=1, routed)           0.595    19.667    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate_0[7]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.307    19.974 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7/O
                         net (fo=1, routed)           0.000    19.974    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.375 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.597 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__1/O[0]
                         net (fo=1, routed)           0.583    21.180    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/add_bus[10]_47[8]
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.299    21.479 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8/O
                         net (fo=1, routed)           0.000    21.479    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.903 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1/O[1]
                         net (fo=1, routed)           0.943    22.846    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate_0[9]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.303    23.149 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9/O
                         net (fo=1, routed)           0.000    23.149    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1/O[3]
                         net (fo=1, routed)           0.740    24.532    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate_0[11]
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.307    24.839 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10/O
                         net (fo=1, routed)           0.000    24.839    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.538 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__2/O[1]
                         net (fo=1, routed)           0.489    26.028    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate_0[13]
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.306    26.334 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11/O
                         net (fo=1, routed)           0.000    26.334    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.912 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2/O[2]
                         net (fo=1, routed)           0.551    27.463    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate_0[14]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.301    27.764 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12/O
                         net (fo=1, routed)           0.000    27.764    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.116 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2/O[3]
                         net (fo=1, routed)           0.786    28.902    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate_0[15]
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.306    29.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13/O
                         net (fo=1, routed)           0.000    29.208    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.609 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.609    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.831 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__3/O[0]
                         net (fo=1, routed)           0.570    30.400    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate_0[16]
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.299    30.699 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14/O
                         net (fo=1, routed)           0.000    30.699    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.126 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3/O[1]
                         net (fo=1, routed)           1.054    32.181    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate_0[17]
    SLICE_X17Y37         LUT2 (Prop_lut2_I1_O)        0.306    32.487 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15/O
                         net (fo=1, routed)           0.000    32.487    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.127 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3/O[3]
                         net (fo=1, routed)           0.585    33.712    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate_0[19]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.306    34.018 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16/O
                         net (fo=1, routed)           0.000    34.018    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.419 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.419    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.641 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__4/O[0]
                         net (fo=1, routed)           0.682    35.322    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate_0[20]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.299    35.621 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17/O
                         net (fo=1, routed)           0.000    35.621    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.045 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4/O[1]
                         net (fo=1, routed)           0.867    36.912    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate_0[21]
    SLICE_X16Y26         LUT2 (Prop_lut2_I1_O)        0.303    37.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18/O
                         net (fo=1, routed)           0.000    37.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.793 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.455    38.248    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate_0[22]
    SLICE_X17Y25         LUT2 (Prop_lut2_I1_O)        0.301    38.549 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19/O
                         net (fo=1, routed)           0.000    38.549    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.797 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.601    39.398    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate_0[22]
    SLICE_X20Y25         LUT2 (Prop_lut2_I1_O)        0.302    39.700 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20/O
                         net (fo=1, routed)           0.000    39.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.052 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4/O[3]
                         net (fo=1, routed)           0.498    40.550    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate_0[23]
    SLICE_X19Y25         LUT2 (Prop_lut2_I1_O)        0.307    40.857 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21/O
                         net (fo=1, routed)           0.000    40.857    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.258 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.258    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.592 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__5/O[1]
                         net (fo=1, routed)           0.351    41.943    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate_0[25]
    SLICE_X18Y26         LUT2 (Prop_lut2_I1_O)        0.303    42.246 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22/O
                         net (fo=1, routed)           0.000    42.246    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.886 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5/O[3]
                         net (fo=1, routed)           0.503    43.389    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate_0[27]
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.306    43.695 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23/O
                         net (fo=1, routed)           0.000    43.695    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.096 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.096    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.430 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__6/O[1]
                         net (fo=1, routed)           0.565    44.995    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate_0[29]
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.303    45.298 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24/O
                         net (fo=1, routed)           0.000    45.298    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.938 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6/O[3]
                         net (fo=1, routed)           0.591    46.528    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate_0[31]
    SLICE_X13Y29         LUT2 (Prop_lut2_I1_O)        0.306    46.834 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25/O
                         net (fo=1, routed)           0.000    46.834    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.235 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6/CO[3]
                         net (fo=1, routed)           0.000    47.235    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__7/O[1]
                         net (fo=1, routed)           0.758    48.328    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate_0[33]
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.303    48.631 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26/O
                         net (fo=1, routed)           0.000    48.631    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.274 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7/O[3]
                         net (fo=1, routed)           0.851    50.125    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate_0[35]
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.307    50.432 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27/O
                         net (fo=1, routed)           0.000    50.432    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.833 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7/CO[3]
                         net (fo=1, routed)           0.000    50.833    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.055 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__8/O[0]
                         net (fo=1, routed)           0.961    52.016    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate_0[36]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.299    52.315 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28/O
                         net (fo=1, routed)           0.000    52.315    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.739 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8/O[1]
                         net (fo=1, routed)           0.665    53.404    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate_0[37]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.303    53.707 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29/O
                         net (fo=1, routed)           0.000    53.707    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.285 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8/O[2]
                         net (fo=1, routed)           0.701    54.986    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate_0[38]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.301    55.287 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30/O
                         net (fo=1, routed)           0.000    55.287    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.685 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8/CO[3]
                         net (fo=1, routed)           0.000    55.685    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.019 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__9/O[1]
                         net (fo=1, routed)           0.505    56.524    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate_0[41]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.303    56.827 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31/O
                         net (fo=1, routed)           0.000    56.827    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.405 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.618    58.023    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/axi_rdata_reg[15]_0[42]
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.301    58.324 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_3__32/O
                         net (fo=1, routed)           0.000    58.324    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/S[0]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    58.574 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.936    59.510    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/axi_rdata_reg[15][42]
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.297    59.807 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9_i_1__33/O
                         net (fo=1, routed)           0.000    59.807    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate_1[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    60.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9/O[3]
                         net (fo=3, routed)           0.672    60.879    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/axi_rdata_reg[15]_0[43]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.306    61.185 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9_i_2__34/O
                         net (fo=1, routed)           0.000    61.185    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/S[1]
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    61.561 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9/CO[3]
                         net (fo=1, routed)           0.000    61.561    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.780 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10/O[0]
                         net (fo=3, routed)           0.731    62.511    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/axi_rdata_reg[15][44]
    SLICE_X8Y42          LUT2 (Prop_lut2_I1_O)        0.295    62.806 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10_i_4__30/O
                         net (fo=1, routed)           0.000    62.806    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate_3[0]
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    63.233 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10/O[1]
                         net (fo=3, routed)           0.704    63.937    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/axi_rdata_reg[15]_0[45]
    SLICE_X9Y44          LUT2 (Prop_lut2_I1_O)        0.306    64.243 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10_i_3__32/O
                         net (fo=1, routed)           0.000    64.243    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate_2[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.823 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10/O[2]
                         net (fo=3, routed)           0.818    65.642    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_rdata_reg[15][46]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.302    65.944 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10_i_1__35/O
                         net (fo=1, routed)           0.000    65.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate_3[3]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.345 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10/CO[3]
                         net (fo=1, routed)           0.000    66.345    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.567 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__11/O[0]
                         net (fo=16, routed)          0.672    67.238    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/sig_out[48]
    SLICE_X10Y42         LUT6 (Prop_lut6_I0_O)        0.299    67.537 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    67.537    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X10Y42         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.506    22.698    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y42         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.130    22.828    
                         clock uncertainty           -0.302    22.526    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)        0.079    22.605    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         22.605    
                         arrival time                         -67.537    
  -------------------------------------------------------------------
                         slack                                -44.932    

Slack (VIOLATED) :        -44.865ns  (required time - arrival time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        64.443ns  (logic 36.884ns (57.235%)  route 27.559ns (42.765%))
  Logic Levels:           92  (CARRY4=51 DSP48E1=1 LUT1=1 LUT2=38 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.672     2.980    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/s00_axi_aclk
    SLICE_X33Y10         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDCE (Prop_fdce_C_Q)         0.456     3.436 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/Q
                         net (fo=7, routed)           0.734     4.170    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/Q[24]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      3.841     8.011 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate/P[0]
                         net (fo=2, routed)           1.002     9.013    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate__0[0]
    SLICE_X32Y9          LUT2 (Prop_lut2_I0_O)        0.124     9.137 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4/O
                         net (fo=1, routed)           0.000     9.137    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.389 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.555     9.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/add_bus[2]_39[0]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.295    10.239 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.239    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.486 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.784    11.270    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/add_bus[3]_40[0]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.299    11.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1/O
                         net (fo=1, routed)           0.000    11.569    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.996 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry/O[1]
                         net (fo=1, routed)           0.489    12.486    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/add_bus[4]_41[1]
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.306    12.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.792    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.370 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry/O[2]
                         net (fo=1, routed)           0.771    14.141    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/add_bus[5]_42[2]
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.301    14.442 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3/O
                         net (fo=1, routed)           0.000    14.442    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.456    15.249    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/add_bus[6]_43[3]
    SLICE_X27Y20         LUT2 (Prop_lut2_I1_O)        0.306    15.555 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4/O
                         net (fo=1, routed)           0.000    15.555    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.803 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.685    16.488    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate_0[3]
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.306    16.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5/O
                         net (fo=1, routed)           0.000    16.794    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.195 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry/CO[3]
                         net (fo=1, routed)           0.000    17.195    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.529 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry__0/O[1]
                         net (fo=1, routed)           0.597    18.126    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate_0[5]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.303    18.429 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.429    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.072 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0/O[3]
                         net (fo=1, routed)           0.595    19.667    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate_0[7]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.307    19.974 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7/O
                         net (fo=1, routed)           0.000    19.974    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.375 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.597 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__1/O[0]
                         net (fo=1, routed)           0.583    21.180    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/add_bus[10]_47[8]
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.299    21.479 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8/O
                         net (fo=1, routed)           0.000    21.479    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.903 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1/O[1]
                         net (fo=1, routed)           0.943    22.846    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate_0[9]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.303    23.149 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9/O
                         net (fo=1, routed)           0.000    23.149    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1/O[3]
                         net (fo=1, routed)           0.740    24.532    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate_0[11]
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.307    24.839 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10/O
                         net (fo=1, routed)           0.000    24.839    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.538 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__2/O[1]
                         net (fo=1, routed)           0.489    26.028    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate_0[13]
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.306    26.334 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11/O
                         net (fo=1, routed)           0.000    26.334    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.912 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2/O[2]
                         net (fo=1, routed)           0.551    27.463    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate_0[14]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.301    27.764 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12/O
                         net (fo=1, routed)           0.000    27.764    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.116 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2/O[3]
                         net (fo=1, routed)           0.786    28.902    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate_0[15]
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.306    29.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13/O
                         net (fo=1, routed)           0.000    29.208    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.609 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.609    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.831 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__3/O[0]
                         net (fo=1, routed)           0.570    30.400    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate_0[16]
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.299    30.699 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14/O
                         net (fo=1, routed)           0.000    30.699    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.126 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3/O[1]
                         net (fo=1, routed)           1.054    32.181    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate_0[17]
    SLICE_X17Y37         LUT2 (Prop_lut2_I1_O)        0.306    32.487 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15/O
                         net (fo=1, routed)           0.000    32.487    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.127 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3/O[3]
                         net (fo=1, routed)           0.585    33.712    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate_0[19]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.306    34.018 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16/O
                         net (fo=1, routed)           0.000    34.018    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.419 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.419    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.641 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__4/O[0]
                         net (fo=1, routed)           0.682    35.322    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate_0[20]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.299    35.621 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17/O
                         net (fo=1, routed)           0.000    35.621    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.045 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4/O[1]
                         net (fo=1, routed)           0.867    36.912    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate_0[21]
    SLICE_X16Y26         LUT2 (Prop_lut2_I1_O)        0.303    37.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18/O
                         net (fo=1, routed)           0.000    37.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.793 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.455    38.248    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate_0[22]
    SLICE_X17Y25         LUT2 (Prop_lut2_I1_O)        0.301    38.549 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19/O
                         net (fo=1, routed)           0.000    38.549    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.797 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.601    39.398    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate_0[22]
    SLICE_X20Y25         LUT2 (Prop_lut2_I1_O)        0.302    39.700 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20/O
                         net (fo=1, routed)           0.000    39.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.052 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4/O[3]
                         net (fo=1, routed)           0.498    40.550    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate_0[23]
    SLICE_X19Y25         LUT2 (Prop_lut2_I1_O)        0.307    40.857 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21/O
                         net (fo=1, routed)           0.000    40.857    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.258 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.258    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.592 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__5/O[1]
                         net (fo=1, routed)           0.351    41.943    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate_0[25]
    SLICE_X18Y26         LUT2 (Prop_lut2_I1_O)        0.303    42.246 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22/O
                         net (fo=1, routed)           0.000    42.246    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.886 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5/O[3]
                         net (fo=1, routed)           0.503    43.389    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate_0[27]
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.306    43.695 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23/O
                         net (fo=1, routed)           0.000    43.695    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.096 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.096    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.430 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__6/O[1]
                         net (fo=1, routed)           0.565    44.995    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate_0[29]
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.303    45.298 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24/O
                         net (fo=1, routed)           0.000    45.298    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.938 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6/O[3]
                         net (fo=1, routed)           0.591    46.528    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate_0[31]
    SLICE_X13Y29         LUT2 (Prop_lut2_I1_O)        0.306    46.834 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25/O
                         net (fo=1, routed)           0.000    46.834    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.235 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6/CO[3]
                         net (fo=1, routed)           0.000    47.235    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__7/O[1]
                         net (fo=1, routed)           0.758    48.328    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate_0[33]
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.303    48.631 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26/O
                         net (fo=1, routed)           0.000    48.631    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.274 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7/O[3]
                         net (fo=1, routed)           0.851    50.125    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate_0[35]
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.307    50.432 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27/O
                         net (fo=1, routed)           0.000    50.432    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.833 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7/CO[3]
                         net (fo=1, routed)           0.000    50.833    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.055 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__8/O[0]
                         net (fo=1, routed)           0.961    52.016    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate_0[36]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.299    52.315 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28/O
                         net (fo=1, routed)           0.000    52.315    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.739 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8/O[1]
                         net (fo=1, routed)           0.665    53.404    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate_0[37]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.303    53.707 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29/O
                         net (fo=1, routed)           0.000    53.707    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.285 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8/O[2]
                         net (fo=1, routed)           0.701    54.986    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate_0[38]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.301    55.287 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30/O
                         net (fo=1, routed)           0.000    55.287    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.685 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8/CO[3]
                         net (fo=1, routed)           0.000    55.685    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.019 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__9/O[1]
                         net (fo=1, routed)           0.505    56.524    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate_0[41]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.303    56.827 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31/O
                         net (fo=1, routed)           0.000    56.827    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.405 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.618    58.023    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/axi_rdata_reg[15]_0[42]
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.301    58.324 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_3__32/O
                         net (fo=1, routed)           0.000    58.324    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/S[0]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    58.574 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.936    59.510    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/axi_rdata_reg[15][42]
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.297    59.807 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9_i_1__33/O
                         net (fo=1, routed)           0.000    59.807    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate_1[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    60.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9/O[3]
                         net (fo=3, routed)           0.672    60.879    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/axi_rdata_reg[15]_0[43]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.306    61.185 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9_i_2__34/O
                         net (fo=1, routed)           0.000    61.185    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/S[1]
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    61.561 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9/CO[3]
                         net (fo=1, routed)           0.000    61.561    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.780 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10/O[0]
                         net (fo=3, routed)           0.731    62.511    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/axi_rdata_reg[15][44]
    SLICE_X8Y42          LUT2 (Prop_lut2_I1_O)        0.295    62.806 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10_i_4__30/O
                         net (fo=1, routed)           0.000    62.806    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate_3[0]
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    63.233 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10/O[1]
                         net (fo=3, routed)           0.704    63.937    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/axi_rdata_reg[15]_0[45]
    SLICE_X9Y44          LUT2 (Prop_lut2_I1_O)        0.306    64.243 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10_i_3__32/O
                         net (fo=1, routed)           0.000    64.243    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate_2[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.823 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10/O[2]
                         net (fo=3, routed)           0.818    65.642    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_rdata_reg[15][46]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.302    65.944 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10_i_1__35/O
                         net (fo=1, routed)           0.000    65.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate_3[3]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.345 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10/CO[3]
                         net (fo=1, routed)           0.000    66.345    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.567 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__11/O[0]
                         net (fo=16, routed)          0.558    67.124    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/sig_out[48]
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.299    67.423 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    67.423    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X13Y43         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.507    22.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.130    22.829    
                         clock uncertainty           -0.302    22.527    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)        0.031    22.558    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         22.558    
                         arrival time                         -67.423    
  -------------------------------------------------------------------
                         slack                                -44.865    

Slack (VIOLATED) :        -44.856ns  (required time - arrival time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        64.435ns  (logic 36.884ns (57.242%)  route 27.551ns (42.758%))
  Logic Levels:           92  (CARRY4=51 DSP48E1=1 LUT1=1 LUT2=38 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.672     2.980    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/s00_axi_aclk
    SLICE_X33Y10         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDCE (Prop_fdce_C_Q)         0.456     3.436 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/Q
                         net (fo=7, routed)           0.734     4.170    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/Q[24]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      3.841     8.011 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate/P[0]
                         net (fo=2, routed)           1.002     9.013    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate__0[0]
    SLICE_X32Y9          LUT2 (Prop_lut2_I0_O)        0.124     9.137 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4/O
                         net (fo=1, routed)           0.000     9.137    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.389 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.555     9.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/add_bus[2]_39[0]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.295    10.239 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.239    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.486 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.784    11.270    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/add_bus[3]_40[0]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.299    11.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1/O
                         net (fo=1, routed)           0.000    11.569    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.996 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry/O[1]
                         net (fo=1, routed)           0.489    12.486    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/add_bus[4]_41[1]
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.306    12.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.792    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.370 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry/O[2]
                         net (fo=1, routed)           0.771    14.141    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/add_bus[5]_42[2]
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.301    14.442 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3/O
                         net (fo=1, routed)           0.000    14.442    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.456    15.249    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/add_bus[6]_43[3]
    SLICE_X27Y20         LUT2 (Prop_lut2_I1_O)        0.306    15.555 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4/O
                         net (fo=1, routed)           0.000    15.555    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.803 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.685    16.488    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate_0[3]
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.306    16.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5/O
                         net (fo=1, routed)           0.000    16.794    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.195 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry/CO[3]
                         net (fo=1, routed)           0.000    17.195    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.529 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry__0/O[1]
                         net (fo=1, routed)           0.597    18.126    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate_0[5]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.303    18.429 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.429    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.072 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0/O[3]
                         net (fo=1, routed)           0.595    19.667    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate_0[7]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.307    19.974 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7/O
                         net (fo=1, routed)           0.000    19.974    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.375 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.597 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__1/O[0]
                         net (fo=1, routed)           0.583    21.180    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/add_bus[10]_47[8]
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.299    21.479 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8/O
                         net (fo=1, routed)           0.000    21.479    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.903 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1/O[1]
                         net (fo=1, routed)           0.943    22.846    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate_0[9]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.303    23.149 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9/O
                         net (fo=1, routed)           0.000    23.149    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1/O[3]
                         net (fo=1, routed)           0.740    24.532    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate_0[11]
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.307    24.839 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10/O
                         net (fo=1, routed)           0.000    24.839    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.538 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__2/O[1]
                         net (fo=1, routed)           0.489    26.028    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate_0[13]
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.306    26.334 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11/O
                         net (fo=1, routed)           0.000    26.334    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.912 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2/O[2]
                         net (fo=1, routed)           0.551    27.463    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate_0[14]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.301    27.764 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12/O
                         net (fo=1, routed)           0.000    27.764    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.116 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2/O[3]
                         net (fo=1, routed)           0.786    28.902    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate_0[15]
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.306    29.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13/O
                         net (fo=1, routed)           0.000    29.208    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.609 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.609    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.831 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__3/O[0]
                         net (fo=1, routed)           0.570    30.400    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate_0[16]
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.299    30.699 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14/O
                         net (fo=1, routed)           0.000    30.699    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.126 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3/O[1]
                         net (fo=1, routed)           1.054    32.181    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate_0[17]
    SLICE_X17Y37         LUT2 (Prop_lut2_I1_O)        0.306    32.487 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15/O
                         net (fo=1, routed)           0.000    32.487    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.127 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3/O[3]
                         net (fo=1, routed)           0.585    33.712    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate_0[19]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.306    34.018 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16/O
                         net (fo=1, routed)           0.000    34.018    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.419 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.419    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.641 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__4/O[0]
                         net (fo=1, routed)           0.682    35.322    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate_0[20]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.299    35.621 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17/O
                         net (fo=1, routed)           0.000    35.621    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.045 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4/O[1]
                         net (fo=1, routed)           0.867    36.912    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate_0[21]
    SLICE_X16Y26         LUT2 (Prop_lut2_I1_O)        0.303    37.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18/O
                         net (fo=1, routed)           0.000    37.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.793 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.455    38.248    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate_0[22]
    SLICE_X17Y25         LUT2 (Prop_lut2_I1_O)        0.301    38.549 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19/O
                         net (fo=1, routed)           0.000    38.549    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.797 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.601    39.398    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate_0[22]
    SLICE_X20Y25         LUT2 (Prop_lut2_I1_O)        0.302    39.700 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20/O
                         net (fo=1, routed)           0.000    39.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.052 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4/O[3]
                         net (fo=1, routed)           0.498    40.550    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate_0[23]
    SLICE_X19Y25         LUT2 (Prop_lut2_I1_O)        0.307    40.857 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21/O
                         net (fo=1, routed)           0.000    40.857    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.258 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.258    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.592 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__5/O[1]
                         net (fo=1, routed)           0.351    41.943    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate_0[25]
    SLICE_X18Y26         LUT2 (Prop_lut2_I1_O)        0.303    42.246 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22/O
                         net (fo=1, routed)           0.000    42.246    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.886 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5/O[3]
                         net (fo=1, routed)           0.503    43.389    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate_0[27]
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.306    43.695 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23/O
                         net (fo=1, routed)           0.000    43.695    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.096 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.096    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.430 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__6/O[1]
                         net (fo=1, routed)           0.565    44.995    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate_0[29]
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.303    45.298 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24/O
                         net (fo=1, routed)           0.000    45.298    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.938 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6/O[3]
                         net (fo=1, routed)           0.591    46.528    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate_0[31]
    SLICE_X13Y29         LUT2 (Prop_lut2_I1_O)        0.306    46.834 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25/O
                         net (fo=1, routed)           0.000    46.834    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.235 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6/CO[3]
                         net (fo=1, routed)           0.000    47.235    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__7/O[1]
                         net (fo=1, routed)           0.758    48.328    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate_0[33]
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.303    48.631 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26/O
                         net (fo=1, routed)           0.000    48.631    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.274 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7/O[3]
                         net (fo=1, routed)           0.851    50.125    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate_0[35]
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.307    50.432 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27/O
                         net (fo=1, routed)           0.000    50.432    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.833 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7/CO[3]
                         net (fo=1, routed)           0.000    50.833    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.055 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__8/O[0]
                         net (fo=1, routed)           0.961    52.016    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate_0[36]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.299    52.315 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28/O
                         net (fo=1, routed)           0.000    52.315    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.739 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8/O[1]
                         net (fo=1, routed)           0.665    53.404    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate_0[37]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.303    53.707 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29/O
                         net (fo=1, routed)           0.000    53.707    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.285 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8/O[2]
                         net (fo=1, routed)           0.701    54.986    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate_0[38]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.301    55.287 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30/O
                         net (fo=1, routed)           0.000    55.287    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.685 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8/CO[3]
                         net (fo=1, routed)           0.000    55.685    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.019 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__9/O[1]
                         net (fo=1, routed)           0.505    56.524    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate_0[41]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.303    56.827 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31/O
                         net (fo=1, routed)           0.000    56.827    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.405 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.618    58.023    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/axi_rdata_reg[15]_0[42]
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.301    58.324 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_3__32/O
                         net (fo=1, routed)           0.000    58.324    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/S[0]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    58.574 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.936    59.510    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/axi_rdata_reg[15][42]
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.297    59.807 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9_i_1__33/O
                         net (fo=1, routed)           0.000    59.807    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate_1[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    60.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9/O[3]
                         net (fo=3, routed)           0.672    60.879    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/axi_rdata_reg[15]_0[43]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.306    61.185 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9_i_2__34/O
                         net (fo=1, routed)           0.000    61.185    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/S[1]
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    61.561 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9/CO[3]
                         net (fo=1, routed)           0.000    61.561    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.780 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10/O[0]
                         net (fo=3, routed)           0.731    62.511    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/axi_rdata_reg[15][44]
    SLICE_X8Y42          LUT2 (Prop_lut2_I1_O)        0.295    62.806 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10_i_4__30/O
                         net (fo=1, routed)           0.000    62.806    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate_3[0]
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    63.233 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10/O[1]
                         net (fo=3, routed)           0.704    63.937    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/axi_rdata_reg[15]_0[45]
    SLICE_X9Y44          LUT2 (Prop_lut2_I1_O)        0.306    64.243 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10_i_3__32/O
                         net (fo=1, routed)           0.000    64.243    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate_2[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.823 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10/O[2]
                         net (fo=3, routed)           0.818    65.642    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_rdata_reg[15][46]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.302    65.944 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10_i_1__35/O
                         net (fo=1, routed)           0.000    65.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate_3[3]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.345 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10/CO[3]
                         net (fo=1, routed)           0.000    66.345    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.567 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__11/O[0]
                         net (fo=16, routed)          0.550    67.116    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/sig_out[48]
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.299    67.415 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    67.415    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X13Y43         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.507    22.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.130    22.829    
                         clock uncertainty           -0.302    22.527    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)        0.032    22.559    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         22.559    
                         arrival time                         -67.415    
  -------------------------------------------------------------------
                         slack                                -44.856    

Slack (VIOLATED) :        -44.852ns  (required time - arrival time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        64.430ns  (logic 36.884ns (57.246%)  route 27.546ns (42.754%))
  Logic Levels:           92  (CARRY4=51 DSP48E1=1 LUT1=1 LUT2=38 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.672     2.980    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/s00_axi_aclk
    SLICE_X33Y10         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDCE (Prop_fdce_C_Q)         0.456     3.436 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/Q
                         net (fo=7, routed)           0.734     4.170    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/Q[24]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      3.841     8.011 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate/P[0]
                         net (fo=2, routed)           1.002     9.013    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate__0[0]
    SLICE_X32Y9          LUT2 (Prop_lut2_I0_O)        0.124     9.137 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4/O
                         net (fo=1, routed)           0.000     9.137    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.389 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.555     9.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/add_bus[2]_39[0]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.295    10.239 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.239    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.486 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.784    11.270    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/add_bus[3]_40[0]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.299    11.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1/O
                         net (fo=1, routed)           0.000    11.569    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.996 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry/O[1]
                         net (fo=1, routed)           0.489    12.486    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/add_bus[4]_41[1]
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.306    12.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.792    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.370 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry/O[2]
                         net (fo=1, routed)           0.771    14.141    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/add_bus[5]_42[2]
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.301    14.442 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3/O
                         net (fo=1, routed)           0.000    14.442    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.456    15.249    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/add_bus[6]_43[3]
    SLICE_X27Y20         LUT2 (Prop_lut2_I1_O)        0.306    15.555 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4/O
                         net (fo=1, routed)           0.000    15.555    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.803 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.685    16.488    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate_0[3]
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.306    16.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5/O
                         net (fo=1, routed)           0.000    16.794    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.195 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry/CO[3]
                         net (fo=1, routed)           0.000    17.195    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.529 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry__0/O[1]
                         net (fo=1, routed)           0.597    18.126    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate_0[5]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.303    18.429 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.429    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.072 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0/O[3]
                         net (fo=1, routed)           0.595    19.667    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate_0[7]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.307    19.974 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7/O
                         net (fo=1, routed)           0.000    19.974    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.375 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.597 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__1/O[0]
                         net (fo=1, routed)           0.583    21.180    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/add_bus[10]_47[8]
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.299    21.479 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8/O
                         net (fo=1, routed)           0.000    21.479    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.903 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1/O[1]
                         net (fo=1, routed)           0.943    22.846    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate_0[9]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.303    23.149 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9/O
                         net (fo=1, routed)           0.000    23.149    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1/O[3]
                         net (fo=1, routed)           0.740    24.532    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate_0[11]
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.307    24.839 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10/O
                         net (fo=1, routed)           0.000    24.839    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.538 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__2/O[1]
                         net (fo=1, routed)           0.489    26.028    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate_0[13]
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.306    26.334 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11/O
                         net (fo=1, routed)           0.000    26.334    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.912 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2/O[2]
                         net (fo=1, routed)           0.551    27.463    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate_0[14]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.301    27.764 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12/O
                         net (fo=1, routed)           0.000    27.764    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.116 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2/O[3]
                         net (fo=1, routed)           0.786    28.902    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate_0[15]
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.306    29.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13/O
                         net (fo=1, routed)           0.000    29.208    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.609 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.609    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.831 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__3/O[0]
                         net (fo=1, routed)           0.570    30.400    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate_0[16]
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.299    30.699 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14/O
                         net (fo=1, routed)           0.000    30.699    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.126 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3/O[1]
                         net (fo=1, routed)           1.054    32.181    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate_0[17]
    SLICE_X17Y37         LUT2 (Prop_lut2_I1_O)        0.306    32.487 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15/O
                         net (fo=1, routed)           0.000    32.487    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.127 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3/O[3]
                         net (fo=1, routed)           0.585    33.712    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate_0[19]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.306    34.018 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16/O
                         net (fo=1, routed)           0.000    34.018    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.419 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.419    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.641 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__4/O[0]
                         net (fo=1, routed)           0.682    35.322    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate_0[20]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.299    35.621 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17/O
                         net (fo=1, routed)           0.000    35.621    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.045 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4/O[1]
                         net (fo=1, routed)           0.867    36.912    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate_0[21]
    SLICE_X16Y26         LUT2 (Prop_lut2_I1_O)        0.303    37.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18/O
                         net (fo=1, routed)           0.000    37.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.793 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.455    38.248    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate_0[22]
    SLICE_X17Y25         LUT2 (Prop_lut2_I1_O)        0.301    38.549 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19/O
                         net (fo=1, routed)           0.000    38.549    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.797 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.601    39.398    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate_0[22]
    SLICE_X20Y25         LUT2 (Prop_lut2_I1_O)        0.302    39.700 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20/O
                         net (fo=1, routed)           0.000    39.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.052 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4/O[3]
                         net (fo=1, routed)           0.498    40.550    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate_0[23]
    SLICE_X19Y25         LUT2 (Prop_lut2_I1_O)        0.307    40.857 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21/O
                         net (fo=1, routed)           0.000    40.857    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.258 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.258    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.592 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__5/O[1]
                         net (fo=1, routed)           0.351    41.943    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate_0[25]
    SLICE_X18Y26         LUT2 (Prop_lut2_I1_O)        0.303    42.246 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22/O
                         net (fo=1, routed)           0.000    42.246    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.886 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5/O[3]
                         net (fo=1, routed)           0.503    43.389    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate_0[27]
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.306    43.695 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23/O
                         net (fo=1, routed)           0.000    43.695    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.096 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.096    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.430 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__6/O[1]
                         net (fo=1, routed)           0.565    44.995    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate_0[29]
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.303    45.298 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24/O
                         net (fo=1, routed)           0.000    45.298    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.938 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6/O[3]
                         net (fo=1, routed)           0.591    46.528    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate_0[31]
    SLICE_X13Y29         LUT2 (Prop_lut2_I1_O)        0.306    46.834 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25/O
                         net (fo=1, routed)           0.000    46.834    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.235 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6/CO[3]
                         net (fo=1, routed)           0.000    47.235    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__7/O[1]
                         net (fo=1, routed)           0.758    48.328    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate_0[33]
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.303    48.631 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26/O
                         net (fo=1, routed)           0.000    48.631    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.274 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7/O[3]
                         net (fo=1, routed)           0.851    50.125    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate_0[35]
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.307    50.432 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27/O
                         net (fo=1, routed)           0.000    50.432    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.833 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7/CO[3]
                         net (fo=1, routed)           0.000    50.833    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.055 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__8/O[0]
                         net (fo=1, routed)           0.961    52.016    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate_0[36]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.299    52.315 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28/O
                         net (fo=1, routed)           0.000    52.315    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.739 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8/O[1]
                         net (fo=1, routed)           0.665    53.404    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate_0[37]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.303    53.707 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29/O
                         net (fo=1, routed)           0.000    53.707    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.285 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8/O[2]
                         net (fo=1, routed)           0.701    54.986    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate_0[38]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.301    55.287 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30/O
                         net (fo=1, routed)           0.000    55.287    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.685 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8/CO[3]
                         net (fo=1, routed)           0.000    55.685    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.019 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__9/O[1]
                         net (fo=1, routed)           0.505    56.524    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate_0[41]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.303    56.827 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31/O
                         net (fo=1, routed)           0.000    56.827    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.405 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.618    58.023    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/axi_rdata_reg[15]_0[42]
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.301    58.324 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_3__32/O
                         net (fo=1, routed)           0.000    58.324    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/S[0]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    58.574 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.936    59.510    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/axi_rdata_reg[15][42]
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.297    59.807 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9_i_1__33/O
                         net (fo=1, routed)           0.000    59.807    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate_1[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    60.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9/O[3]
                         net (fo=3, routed)           0.672    60.879    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/axi_rdata_reg[15]_0[43]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.306    61.185 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9_i_2__34/O
                         net (fo=1, routed)           0.000    61.185    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/S[1]
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    61.561 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9/CO[3]
                         net (fo=1, routed)           0.000    61.561    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.780 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10/O[0]
                         net (fo=3, routed)           0.731    62.511    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/axi_rdata_reg[15][44]
    SLICE_X8Y42          LUT2 (Prop_lut2_I1_O)        0.295    62.806 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10_i_4__30/O
                         net (fo=1, routed)           0.000    62.806    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate_3[0]
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    63.233 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10/O[1]
                         net (fo=3, routed)           0.704    63.937    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/axi_rdata_reg[15]_0[45]
    SLICE_X9Y44          LUT2 (Prop_lut2_I1_O)        0.306    64.243 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10_i_3__32/O
                         net (fo=1, routed)           0.000    64.243    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate_2[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.823 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10/O[2]
                         net (fo=3, routed)           0.818    65.642    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_rdata_reg[15][46]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.302    65.944 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10_i_1__35/O
                         net (fo=1, routed)           0.000    65.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate_3[3]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.345 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10/CO[3]
                         net (fo=1, routed)           0.000    66.345    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.567 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__11/O[0]
                         net (fo=16, routed)          0.545    67.111    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/sig_out[48]
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.299    67.410 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    67.410    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X13Y43         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.507    22.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.130    22.829    
                         clock uncertainty           -0.302    22.527    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)        0.031    22.558    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         22.558    
                         arrival time                         -67.410    
  -------------------------------------------------------------------
                         slack                                -44.852    

Slack (VIOLATED) :        -44.842ns  (required time - arrival time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        64.466ns  (logic 36.884ns (57.214%)  route 27.582ns (42.786%))
  Logic Levels:           92  (CARRY4=51 DSP48E1=1 LUT1=1 LUT2=38 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.672     2.980    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/s00_axi_aclk
    SLICE_X33Y10         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDCE (Prop_fdce_C_Q)         0.456     3.436 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/Q
                         net (fo=7, routed)           0.734     4.170    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/Q[24]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      3.841     8.011 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate/P[0]
                         net (fo=2, routed)           1.002     9.013    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate__0[0]
    SLICE_X32Y9          LUT2 (Prop_lut2_I0_O)        0.124     9.137 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4/O
                         net (fo=1, routed)           0.000     9.137    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.389 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.555     9.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/add_bus[2]_39[0]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.295    10.239 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.239    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.486 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.784    11.270    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/add_bus[3]_40[0]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.299    11.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1/O
                         net (fo=1, routed)           0.000    11.569    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.996 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry/O[1]
                         net (fo=1, routed)           0.489    12.486    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/add_bus[4]_41[1]
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.306    12.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.792    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.370 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry/O[2]
                         net (fo=1, routed)           0.771    14.141    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/add_bus[5]_42[2]
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.301    14.442 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3/O
                         net (fo=1, routed)           0.000    14.442    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.456    15.249    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/add_bus[6]_43[3]
    SLICE_X27Y20         LUT2 (Prop_lut2_I1_O)        0.306    15.555 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4/O
                         net (fo=1, routed)           0.000    15.555    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.803 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.685    16.488    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate_0[3]
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.306    16.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5/O
                         net (fo=1, routed)           0.000    16.794    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.195 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry/CO[3]
                         net (fo=1, routed)           0.000    17.195    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.529 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry__0/O[1]
                         net (fo=1, routed)           0.597    18.126    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate_0[5]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.303    18.429 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.429    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.072 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0/O[3]
                         net (fo=1, routed)           0.595    19.667    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate_0[7]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.307    19.974 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7/O
                         net (fo=1, routed)           0.000    19.974    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.375 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.597 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__1/O[0]
                         net (fo=1, routed)           0.583    21.180    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/add_bus[10]_47[8]
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.299    21.479 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8/O
                         net (fo=1, routed)           0.000    21.479    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.903 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1/O[1]
                         net (fo=1, routed)           0.943    22.846    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate_0[9]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.303    23.149 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9/O
                         net (fo=1, routed)           0.000    23.149    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1/O[3]
                         net (fo=1, routed)           0.740    24.532    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate_0[11]
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.307    24.839 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10/O
                         net (fo=1, routed)           0.000    24.839    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.538 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__2/O[1]
                         net (fo=1, routed)           0.489    26.028    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate_0[13]
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.306    26.334 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11/O
                         net (fo=1, routed)           0.000    26.334    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.912 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2/O[2]
                         net (fo=1, routed)           0.551    27.463    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate_0[14]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.301    27.764 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12/O
                         net (fo=1, routed)           0.000    27.764    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.116 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2/O[3]
                         net (fo=1, routed)           0.786    28.902    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate_0[15]
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.306    29.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13/O
                         net (fo=1, routed)           0.000    29.208    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.609 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.609    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.831 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__3/O[0]
                         net (fo=1, routed)           0.570    30.400    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate_0[16]
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.299    30.699 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14/O
                         net (fo=1, routed)           0.000    30.699    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.126 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3/O[1]
                         net (fo=1, routed)           1.054    32.181    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate_0[17]
    SLICE_X17Y37         LUT2 (Prop_lut2_I1_O)        0.306    32.487 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15/O
                         net (fo=1, routed)           0.000    32.487    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.127 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3/O[3]
                         net (fo=1, routed)           0.585    33.712    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate_0[19]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.306    34.018 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16/O
                         net (fo=1, routed)           0.000    34.018    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.419 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.419    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.641 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__4/O[0]
                         net (fo=1, routed)           0.682    35.322    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate_0[20]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.299    35.621 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17/O
                         net (fo=1, routed)           0.000    35.621    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.045 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4/O[1]
                         net (fo=1, routed)           0.867    36.912    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate_0[21]
    SLICE_X16Y26         LUT2 (Prop_lut2_I1_O)        0.303    37.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18/O
                         net (fo=1, routed)           0.000    37.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.793 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.455    38.248    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate_0[22]
    SLICE_X17Y25         LUT2 (Prop_lut2_I1_O)        0.301    38.549 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19/O
                         net (fo=1, routed)           0.000    38.549    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.797 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.601    39.398    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate_0[22]
    SLICE_X20Y25         LUT2 (Prop_lut2_I1_O)        0.302    39.700 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20/O
                         net (fo=1, routed)           0.000    39.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.052 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4/O[3]
                         net (fo=1, routed)           0.498    40.550    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate_0[23]
    SLICE_X19Y25         LUT2 (Prop_lut2_I1_O)        0.307    40.857 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21/O
                         net (fo=1, routed)           0.000    40.857    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.258 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.258    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.592 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__5/O[1]
                         net (fo=1, routed)           0.351    41.943    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate_0[25]
    SLICE_X18Y26         LUT2 (Prop_lut2_I1_O)        0.303    42.246 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22/O
                         net (fo=1, routed)           0.000    42.246    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.886 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5/O[3]
                         net (fo=1, routed)           0.503    43.389    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate_0[27]
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.306    43.695 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23/O
                         net (fo=1, routed)           0.000    43.695    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.096 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.096    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.430 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__6/O[1]
                         net (fo=1, routed)           0.565    44.995    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate_0[29]
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.303    45.298 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24/O
                         net (fo=1, routed)           0.000    45.298    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.938 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6/O[3]
                         net (fo=1, routed)           0.591    46.528    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate_0[31]
    SLICE_X13Y29         LUT2 (Prop_lut2_I1_O)        0.306    46.834 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25/O
                         net (fo=1, routed)           0.000    46.834    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.235 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6/CO[3]
                         net (fo=1, routed)           0.000    47.235    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__7/O[1]
                         net (fo=1, routed)           0.758    48.328    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate_0[33]
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.303    48.631 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26/O
                         net (fo=1, routed)           0.000    48.631    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.274 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7/O[3]
                         net (fo=1, routed)           0.851    50.125    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate_0[35]
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.307    50.432 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27/O
                         net (fo=1, routed)           0.000    50.432    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.833 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7/CO[3]
                         net (fo=1, routed)           0.000    50.833    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.055 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__8/O[0]
                         net (fo=1, routed)           0.961    52.016    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate_0[36]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.299    52.315 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28/O
                         net (fo=1, routed)           0.000    52.315    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.739 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8/O[1]
                         net (fo=1, routed)           0.665    53.404    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate_0[37]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.303    53.707 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29/O
                         net (fo=1, routed)           0.000    53.707    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.285 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8/O[2]
                         net (fo=1, routed)           0.701    54.986    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate_0[38]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.301    55.287 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30/O
                         net (fo=1, routed)           0.000    55.287    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.685 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8/CO[3]
                         net (fo=1, routed)           0.000    55.685    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.019 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__9/O[1]
                         net (fo=1, routed)           0.505    56.524    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate_0[41]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.303    56.827 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31/O
                         net (fo=1, routed)           0.000    56.827    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.405 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.618    58.023    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/axi_rdata_reg[15]_0[42]
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.301    58.324 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_3__32/O
                         net (fo=1, routed)           0.000    58.324    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/S[0]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    58.574 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.936    59.510    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/axi_rdata_reg[15][42]
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.297    59.807 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9_i_1__33/O
                         net (fo=1, routed)           0.000    59.807    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate_1[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    60.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9/O[3]
                         net (fo=3, routed)           0.672    60.879    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/axi_rdata_reg[15]_0[43]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.306    61.185 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9_i_2__34/O
                         net (fo=1, routed)           0.000    61.185    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/S[1]
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    61.561 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9/CO[3]
                         net (fo=1, routed)           0.000    61.561    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.780 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10/O[0]
                         net (fo=3, routed)           0.731    62.511    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/axi_rdata_reg[15][44]
    SLICE_X8Y42          LUT2 (Prop_lut2_I1_O)        0.295    62.806 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10_i_4__30/O
                         net (fo=1, routed)           0.000    62.806    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate_3[0]
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    63.233 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10/O[1]
                         net (fo=3, routed)           0.704    63.937    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/axi_rdata_reg[15]_0[45]
    SLICE_X9Y44          LUT2 (Prop_lut2_I1_O)        0.306    64.243 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10_i_3__32/O
                         net (fo=1, routed)           0.000    64.243    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate_2[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.823 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10/O[2]
                         net (fo=3, routed)           0.818    65.642    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_rdata_reg[15][46]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.302    65.944 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10_i_1__35/O
                         net (fo=1, routed)           0.000    65.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate_3[3]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.345 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10/CO[3]
                         net (fo=1, routed)           0.000    66.345    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.567 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__11/O[0]
                         net (fo=16, routed)          0.581    67.147    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/sig_out[48]
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.299    67.446 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    67.446    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X12Y45         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.507    22.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y45         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.130    22.829    
                         clock uncertainty           -0.302    22.527    
    SLICE_X12Y45         FDRE (Setup_fdre_C_D)        0.077    22.604    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         22.604    
                         arrival time                         -67.446    
  -------------------------------------------------------------------
                         slack                                -44.842    

Slack (VIOLATED) :        -44.835ns  (required time - arrival time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        64.463ns  (logic 36.884ns (57.217%)  route 27.579ns (42.783%))
  Logic Levels:           92  (CARRY4=51 DSP48E1=1 LUT1=1 LUT2=38 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.672     2.980    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/s00_axi_aclk
    SLICE_X33Y10         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDCE (Prop_fdce_C_Q)         0.456     3.436 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/Q
                         net (fo=7, routed)           0.734     4.170    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/Q[24]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      3.841     8.011 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate/P[0]
                         net (fo=2, routed)           1.002     9.013    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate__0[0]
    SLICE_X32Y9          LUT2 (Prop_lut2_I0_O)        0.124     9.137 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4/O
                         net (fo=1, routed)           0.000     9.137    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.389 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.555     9.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/add_bus[2]_39[0]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.295    10.239 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.239    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.486 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.784    11.270    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/add_bus[3]_40[0]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.299    11.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1/O
                         net (fo=1, routed)           0.000    11.569    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.996 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry/O[1]
                         net (fo=1, routed)           0.489    12.486    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/add_bus[4]_41[1]
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.306    12.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.792    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.370 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry/O[2]
                         net (fo=1, routed)           0.771    14.141    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/add_bus[5]_42[2]
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.301    14.442 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3/O
                         net (fo=1, routed)           0.000    14.442    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.456    15.249    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/add_bus[6]_43[3]
    SLICE_X27Y20         LUT2 (Prop_lut2_I1_O)        0.306    15.555 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4/O
                         net (fo=1, routed)           0.000    15.555    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.803 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.685    16.488    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate_0[3]
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.306    16.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5/O
                         net (fo=1, routed)           0.000    16.794    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.195 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry/CO[3]
                         net (fo=1, routed)           0.000    17.195    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.529 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry__0/O[1]
                         net (fo=1, routed)           0.597    18.126    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate_0[5]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.303    18.429 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.429    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.072 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0/O[3]
                         net (fo=1, routed)           0.595    19.667    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate_0[7]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.307    19.974 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7/O
                         net (fo=1, routed)           0.000    19.974    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.375 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.597 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__1/O[0]
                         net (fo=1, routed)           0.583    21.180    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/add_bus[10]_47[8]
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.299    21.479 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8/O
                         net (fo=1, routed)           0.000    21.479    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.903 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1/O[1]
                         net (fo=1, routed)           0.943    22.846    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate_0[9]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.303    23.149 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9/O
                         net (fo=1, routed)           0.000    23.149    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1/O[3]
                         net (fo=1, routed)           0.740    24.532    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate_0[11]
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.307    24.839 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10/O
                         net (fo=1, routed)           0.000    24.839    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.538 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__2/O[1]
                         net (fo=1, routed)           0.489    26.028    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate_0[13]
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.306    26.334 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11/O
                         net (fo=1, routed)           0.000    26.334    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.912 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2/O[2]
                         net (fo=1, routed)           0.551    27.463    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate_0[14]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.301    27.764 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12/O
                         net (fo=1, routed)           0.000    27.764    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.116 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2/O[3]
                         net (fo=1, routed)           0.786    28.902    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate_0[15]
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.306    29.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13/O
                         net (fo=1, routed)           0.000    29.208    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.609 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.609    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.831 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__3/O[0]
                         net (fo=1, routed)           0.570    30.400    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate_0[16]
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.299    30.699 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14/O
                         net (fo=1, routed)           0.000    30.699    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.126 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3/O[1]
                         net (fo=1, routed)           1.054    32.181    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate_0[17]
    SLICE_X17Y37         LUT2 (Prop_lut2_I1_O)        0.306    32.487 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15/O
                         net (fo=1, routed)           0.000    32.487    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.127 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3/O[3]
                         net (fo=1, routed)           0.585    33.712    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate_0[19]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.306    34.018 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16/O
                         net (fo=1, routed)           0.000    34.018    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.419 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.419    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.641 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__4/O[0]
                         net (fo=1, routed)           0.682    35.322    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate_0[20]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.299    35.621 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17/O
                         net (fo=1, routed)           0.000    35.621    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.045 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4/O[1]
                         net (fo=1, routed)           0.867    36.912    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate_0[21]
    SLICE_X16Y26         LUT2 (Prop_lut2_I1_O)        0.303    37.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18/O
                         net (fo=1, routed)           0.000    37.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.793 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.455    38.248    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate_0[22]
    SLICE_X17Y25         LUT2 (Prop_lut2_I1_O)        0.301    38.549 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19/O
                         net (fo=1, routed)           0.000    38.549    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.797 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.601    39.398    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate_0[22]
    SLICE_X20Y25         LUT2 (Prop_lut2_I1_O)        0.302    39.700 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20/O
                         net (fo=1, routed)           0.000    39.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.052 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4/O[3]
                         net (fo=1, routed)           0.498    40.550    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate_0[23]
    SLICE_X19Y25         LUT2 (Prop_lut2_I1_O)        0.307    40.857 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21/O
                         net (fo=1, routed)           0.000    40.857    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.258 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.258    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.592 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__5/O[1]
                         net (fo=1, routed)           0.351    41.943    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate_0[25]
    SLICE_X18Y26         LUT2 (Prop_lut2_I1_O)        0.303    42.246 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22/O
                         net (fo=1, routed)           0.000    42.246    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.886 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5/O[3]
                         net (fo=1, routed)           0.503    43.389    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate_0[27]
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.306    43.695 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23/O
                         net (fo=1, routed)           0.000    43.695    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.096 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.096    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.430 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__6/O[1]
                         net (fo=1, routed)           0.565    44.995    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate_0[29]
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.303    45.298 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24/O
                         net (fo=1, routed)           0.000    45.298    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.938 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6/O[3]
                         net (fo=1, routed)           0.591    46.528    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate_0[31]
    SLICE_X13Y29         LUT2 (Prop_lut2_I1_O)        0.306    46.834 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25/O
                         net (fo=1, routed)           0.000    46.834    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.235 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6/CO[3]
                         net (fo=1, routed)           0.000    47.235    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__7/O[1]
                         net (fo=1, routed)           0.758    48.328    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate_0[33]
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.303    48.631 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26/O
                         net (fo=1, routed)           0.000    48.631    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.274 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7/O[3]
                         net (fo=1, routed)           0.851    50.125    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate_0[35]
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.307    50.432 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27/O
                         net (fo=1, routed)           0.000    50.432    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.833 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7/CO[3]
                         net (fo=1, routed)           0.000    50.833    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.055 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__8/O[0]
                         net (fo=1, routed)           0.961    52.016    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate_0[36]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.299    52.315 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28/O
                         net (fo=1, routed)           0.000    52.315    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.739 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8/O[1]
                         net (fo=1, routed)           0.665    53.404    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate_0[37]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.303    53.707 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29/O
                         net (fo=1, routed)           0.000    53.707    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.285 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8/O[2]
                         net (fo=1, routed)           0.701    54.986    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate_0[38]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.301    55.287 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30/O
                         net (fo=1, routed)           0.000    55.287    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.685 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8/CO[3]
                         net (fo=1, routed)           0.000    55.685    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.019 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__9/O[1]
                         net (fo=1, routed)           0.505    56.524    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate_0[41]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.303    56.827 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31/O
                         net (fo=1, routed)           0.000    56.827    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.405 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.618    58.023    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/axi_rdata_reg[15]_0[42]
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.301    58.324 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_3__32/O
                         net (fo=1, routed)           0.000    58.324    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/S[0]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    58.574 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.936    59.510    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/axi_rdata_reg[15][42]
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.297    59.807 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9_i_1__33/O
                         net (fo=1, routed)           0.000    59.807    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate_1[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    60.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9/O[3]
                         net (fo=3, routed)           0.672    60.879    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/axi_rdata_reg[15]_0[43]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.306    61.185 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9_i_2__34/O
                         net (fo=1, routed)           0.000    61.185    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/S[1]
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    61.561 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9/CO[3]
                         net (fo=1, routed)           0.000    61.561    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.780 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10/O[0]
                         net (fo=3, routed)           0.731    62.511    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/axi_rdata_reg[15][44]
    SLICE_X8Y42          LUT2 (Prop_lut2_I1_O)        0.295    62.806 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10_i_4__30/O
                         net (fo=1, routed)           0.000    62.806    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate_3[0]
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    63.233 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10/O[1]
                         net (fo=3, routed)           0.704    63.937    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/axi_rdata_reg[15]_0[45]
    SLICE_X9Y44          LUT2 (Prop_lut2_I1_O)        0.306    64.243 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10_i_3__32/O
                         net (fo=1, routed)           0.000    64.243    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate_2[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.823 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10/O[2]
                         net (fo=3, routed)           0.818    65.642    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_rdata_reg[15][46]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.302    65.944 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10_i_1__35/O
                         net (fo=1, routed)           0.000    65.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate_3[3]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.345 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10/CO[3]
                         net (fo=1, routed)           0.000    66.345    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.567 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__11/O[0]
                         net (fo=16, routed)          0.578    67.144    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/sig_out[48]
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.299    67.443 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    67.443    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X12Y45         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.507    22.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y45         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.130    22.829    
                         clock uncertainty           -0.302    22.527    
    SLICE_X12Y45         FDRE (Setup_fdre_C_D)        0.081    22.608    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         22.608    
                         arrival time                         -67.443    
  -------------------------------------------------------------------
                         slack                                -44.835    

Slack (VIOLATED) :        -44.823ns  (required time - arrival time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        64.449ns  (logic 36.884ns (57.230%)  route 27.565ns (42.770%))
  Logic Levels:           92  (CARRY4=51 DSP48E1=1 LUT1=1 LUT2=38 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.672     2.980    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/s00_axi_aclk
    SLICE_X33Y10         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDCE (Prop_fdce_C_Q)         0.456     3.436 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/Q
                         net (fo=7, routed)           0.734     4.170    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/Q[24]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      3.841     8.011 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate/P[0]
                         net (fo=2, routed)           1.002     9.013    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate__0[0]
    SLICE_X32Y9          LUT2 (Prop_lut2_I0_O)        0.124     9.137 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4/O
                         net (fo=1, routed)           0.000     9.137    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.389 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.555     9.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/add_bus[2]_39[0]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.295    10.239 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.239    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.486 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.784    11.270    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/add_bus[3]_40[0]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.299    11.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1/O
                         net (fo=1, routed)           0.000    11.569    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.996 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry/O[1]
                         net (fo=1, routed)           0.489    12.486    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/add_bus[4]_41[1]
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.306    12.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.792    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.370 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry/O[2]
                         net (fo=1, routed)           0.771    14.141    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/add_bus[5]_42[2]
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.301    14.442 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3/O
                         net (fo=1, routed)           0.000    14.442    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.456    15.249    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/add_bus[6]_43[3]
    SLICE_X27Y20         LUT2 (Prop_lut2_I1_O)        0.306    15.555 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4/O
                         net (fo=1, routed)           0.000    15.555    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.803 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.685    16.488    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate_0[3]
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.306    16.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5/O
                         net (fo=1, routed)           0.000    16.794    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.195 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry/CO[3]
                         net (fo=1, routed)           0.000    17.195    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.529 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry__0/O[1]
                         net (fo=1, routed)           0.597    18.126    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate_0[5]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.303    18.429 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.429    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.072 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0/O[3]
                         net (fo=1, routed)           0.595    19.667    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate_0[7]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.307    19.974 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7/O
                         net (fo=1, routed)           0.000    19.974    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.375 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.597 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__1/O[0]
                         net (fo=1, routed)           0.583    21.180    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/add_bus[10]_47[8]
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.299    21.479 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8/O
                         net (fo=1, routed)           0.000    21.479    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.903 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1/O[1]
                         net (fo=1, routed)           0.943    22.846    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate_0[9]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.303    23.149 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9/O
                         net (fo=1, routed)           0.000    23.149    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1/O[3]
                         net (fo=1, routed)           0.740    24.532    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate_0[11]
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.307    24.839 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10/O
                         net (fo=1, routed)           0.000    24.839    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.538 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__2/O[1]
                         net (fo=1, routed)           0.489    26.028    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate_0[13]
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.306    26.334 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11/O
                         net (fo=1, routed)           0.000    26.334    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.912 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2/O[2]
                         net (fo=1, routed)           0.551    27.463    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate_0[14]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.301    27.764 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12/O
                         net (fo=1, routed)           0.000    27.764    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.116 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2/O[3]
                         net (fo=1, routed)           0.786    28.902    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate_0[15]
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.306    29.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13/O
                         net (fo=1, routed)           0.000    29.208    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.609 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.609    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.831 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__3/O[0]
                         net (fo=1, routed)           0.570    30.400    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate_0[16]
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.299    30.699 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14/O
                         net (fo=1, routed)           0.000    30.699    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.126 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3/O[1]
                         net (fo=1, routed)           1.054    32.181    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate_0[17]
    SLICE_X17Y37         LUT2 (Prop_lut2_I1_O)        0.306    32.487 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15/O
                         net (fo=1, routed)           0.000    32.487    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.127 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3/O[3]
                         net (fo=1, routed)           0.585    33.712    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate_0[19]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.306    34.018 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16/O
                         net (fo=1, routed)           0.000    34.018    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.419 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.419    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.641 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__4/O[0]
                         net (fo=1, routed)           0.682    35.322    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate_0[20]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.299    35.621 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17/O
                         net (fo=1, routed)           0.000    35.621    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.045 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4/O[1]
                         net (fo=1, routed)           0.867    36.912    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate_0[21]
    SLICE_X16Y26         LUT2 (Prop_lut2_I1_O)        0.303    37.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18/O
                         net (fo=1, routed)           0.000    37.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.793 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.455    38.248    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate_0[22]
    SLICE_X17Y25         LUT2 (Prop_lut2_I1_O)        0.301    38.549 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19/O
                         net (fo=1, routed)           0.000    38.549    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.797 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.601    39.398    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate_0[22]
    SLICE_X20Y25         LUT2 (Prop_lut2_I1_O)        0.302    39.700 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20/O
                         net (fo=1, routed)           0.000    39.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.052 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4/O[3]
                         net (fo=1, routed)           0.498    40.550    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate_0[23]
    SLICE_X19Y25         LUT2 (Prop_lut2_I1_O)        0.307    40.857 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21/O
                         net (fo=1, routed)           0.000    40.857    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.258 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.258    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.592 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__5/O[1]
                         net (fo=1, routed)           0.351    41.943    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate_0[25]
    SLICE_X18Y26         LUT2 (Prop_lut2_I1_O)        0.303    42.246 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22/O
                         net (fo=1, routed)           0.000    42.246    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.886 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5/O[3]
                         net (fo=1, routed)           0.503    43.389    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate_0[27]
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.306    43.695 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23/O
                         net (fo=1, routed)           0.000    43.695    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.096 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.096    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.430 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__6/O[1]
                         net (fo=1, routed)           0.565    44.995    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate_0[29]
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.303    45.298 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24/O
                         net (fo=1, routed)           0.000    45.298    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.938 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6/O[3]
                         net (fo=1, routed)           0.591    46.528    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate_0[31]
    SLICE_X13Y29         LUT2 (Prop_lut2_I1_O)        0.306    46.834 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25/O
                         net (fo=1, routed)           0.000    46.834    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.235 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6/CO[3]
                         net (fo=1, routed)           0.000    47.235    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__7/O[1]
                         net (fo=1, routed)           0.758    48.328    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate_0[33]
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.303    48.631 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26/O
                         net (fo=1, routed)           0.000    48.631    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.274 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7/O[3]
                         net (fo=1, routed)           0.851    50.125    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate_0[35]
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.307    50.432 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27/O
                         net (fo=1, routed)           0.000    50.432    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.833 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7/CO[3]
                         net (fo=1, routed)           0.000    50.833    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.055 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__8/O[0]
                         net (fo=1, routed)           0.961    52.016    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate_0[36]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.299    52.315 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28/O
                         net (fo=1, routed)           0.000    52.315    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.739 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8/O[1]
                         net (fo=1, routed)           0.665    53.404    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate_0[37]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.303    53.707 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29/O
                         net (fo=1, routed)           0.000    53.707    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.285 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8/O[2]
                         net (fo=1, routed)           0.701    54.986    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate_0[38]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.301    55.287 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30/O
                         net (fo=1, routed)           0.000    55.287    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.685 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8/CO[3]
                         net (fo=1, routed)           0.000    55.685    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.019 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__9/O[1]
                         net (fo=1, routed)           0.505    56.524    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate_0[41]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.303    56.827 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31/O
                         net (fo=1, routed)           0.000    56.827    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.405 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.618    58.023    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/axi_rdata_reg[15]_0[42]
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.301    58.324 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_3__32/O
                         net (fo=1, routed)           0.000    58.324    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/S[0]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    58.574 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.936    59.510    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/axi_rdata_reg[15][42]
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.297    59.807 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9_i_1__33/O
                         net (fo=1, routed)           0.000    59.807    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate_1[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    60.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9/O[3]
                         net (fo=3, routed)           0.672    60.879    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/axi_rdata_reg[15]_0[43]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.306    61.185 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9_i_2__34/O
                         net (fo=1, routed)           0.000    61.185    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/S[1]
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    61.561 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9/CO[3]
                         net (fo=1, routed)           0.000    61.561    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.780 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10/O[0]
                         net (fo=3, routed)           0.731    62.511    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/axi_rdata_reg[15][44]
    SLICE_X8Y42          LUT2 (Prop_lut2_I1_O)        0.295    62.806 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10_i_4__30/O
                         net (fo=1, routed)           0.000    62.806    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate_3[0]
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    63.233 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10/O[1]
                         net (fo=3, routed)           0.704    63.937    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/axi_rdata_reg[15]_0[45]
    SLICE_X9Y44          LUT2 (Prop_lut2_I1_O)        0.306    64.243 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10_i_3__32/O
                         net (fo=1, routed)           0.000    64.243    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate_2[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.823 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10/O[2]
                         net (fo=3, routed)           0.818    65.642    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_rdata_reg[15][46]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.302    65.944 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10_i_1__35/O
                         net (fo=1, routed)           0.000    65.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate_3[3]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.345 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10/CO[3]
                         net (fo=1, routed)           0.000    66.345    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.567 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__11/O[0]
                         net (fo=16, routed)          0.563    67.130    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/sig_out[48]
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.299    67.429 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000    67.429    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X12Y44         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.507    22.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y44         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.130    22.829    
                         clock uncertainty           -0.302    22.527    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)        0.079    22.606    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         22.606    
                         arrival time                         -67.429    
  -------------------------------------------------------------------
                         slack                                -44.823    

Slack (VIOLATED) :        -44.813ns  (required time - arrival time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        64.439ns  (logic 36.884ns (57.239%)  route 27.555ns (42.761%))
  Logic Levels:           92  (CARRY4=51 DSP48E1=1 LUT1=1 LUT2=38 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.672     2.980    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/s00_axi_aclk
    SLICE_X33Y10         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDCE (Prop_fdce_C_Q)         0.456     3.436 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/Q
                         net (fo=7, routed)           0.734     4.170    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/Q[24]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      3.841     8.011 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate/P[0]
                         net (fo=2, routed)           1.002     9.013    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate__0[0]
    SLICE_X32Y9          LUT2 (Prop_lut2_I0_O)        0.124     9.137 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4/O
                         net (fo=1, routed)           0.000     9.137    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.389 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.555     9.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/add_bus[2]_39[0]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.295    10.239 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.239    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.486 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.784    11.270    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/add_bus[3]_40[0]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.299    11.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1/O
                         net (fo=1, routed)           0.000    11.569    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.996 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry/O[1]
                         net (fo=1, routed)           0.489    12.486    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/add_bus[4]_41[1]
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.306    12.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.792    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.370 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry/O[2]
                         net (fo=1, routed)           0.771    14.141    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/add_bus[5]_42[2]
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.301    14.442 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3/O
                         net (fo=1, routed)           0.000    14.442    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.456    15.249    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/add_bus[6]_43[3]
    SLICE_X27Y20         LUT2 (Prop_lut2_I1_O)        0.306    15.555 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4/O
                         net (fo=1, routed)           0.000    15.555    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.803 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.685    16.488    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate_0[3]
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.306    16.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5/O
                         net (fo=1, routed)           0.000    16.794    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.195 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry/CO[3]
                         net (fo=1, routed)           0.000    17.195    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.529 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry__0/O[1]
                         net (fo=1, routed)           0.597    18.126    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate_0[5]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.303    18.429 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.429    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.072 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0/O[3]
                         net (fo=1, routed)           0.595    19.667    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate_0[7]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.307    19.974 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7/O
                         net (fo=1, routed)           0.000    19.974    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.375 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.597 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__1/O[0]
                         net (fo=1, routed)           0.583    21.180    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/add_bus[10]_47[8]
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.299    21.479 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8/O
                         net (fo=1, routed)           0.000    21.479    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.903 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1/O[1]
                         net (fo=1, routed)           0.943    22.846    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate_0[9]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.303    23.149 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9/O
                         net (fo=1, routed)           0.000    23.149    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1/O[3]
                         net (fo=1, routed)           0.740    24.532    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate_0[11]
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.307    24.839 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10/O
                         net (fo=1, routed)           0.000    24.839    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.538 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__2/O[1]
                         net (fo=1, routed)           0.489    26.028    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate_0[13]
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.306    26.334 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11/O
                         net (fo=1, routed)           0.000    26.334    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.912 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2/O[2]
                         net (fo=1, routed)           0.551    27.463    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate_0[14]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.301    27.764 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12/O
                         net (fo=1, routed)           0.000    27.764    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.116 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2/O[3]
                         net (fo=1, routed)           0.786    28.902    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate_0[15]
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.306    29.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13/O
                         net (fo=1, routed)           0.000    29.208    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.609 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.609    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.831 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__3/O[0]
                         net (fo=1, routed)           0.570    30.400    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate_0[16]
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.299    30.699 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14/O
                         net (fo=1, routed)           0.000    30.699    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.126 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3/O[1]
                         net (fo=1, routed)           1.054    32.181    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate_0[17]
    SLICE_X17Y37         LUT2 (Prop_lut2_I1_O)        0.306    32.487 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15/O
                         net (fo=1, routed)           0.000    32.487    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.127 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3/O[3]
                         net (fo=1, routed)           0.585    33.712    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate_0[19]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.306    34.018 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16/O
                         net (fo=1, routed)           0.000    34.018    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.419 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.419    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.641 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__4/O[0]
                         net (fo=1, routed)           0.682    35.322    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate_0[20]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.299    35.621 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17/O
                         net (fo=1, routed)           0.000    35.621    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.045 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4/O[1]
                         net (fo=1, routed)           0.867    36.912    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate_0[21]
    SLICE_X16Y26         LUT2 (Prop_lut2_I1_O)        0.303    37.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18/O
                         net (fo=1, routed)           0.000    37.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.793 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.455    38.248    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate_0[22]
    SLICE_X17Y25         LUT2 (Prop_lut2_I1_O)        0.301    38.549 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19/O
                         net (fo=1, routed)           0.000    38.549    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.797 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.601    39.398    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate_0[22]
    SLICE_X20Y25         LUT2 (Prop_lut2_I1_O)        0.302    39.700 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20/O
                         net (fo=1, routed)           0.000    39.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.052 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4/O[3]
                         net (fo=1, routed)           0.498    40.550    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate_0[23]
    SLICE_X19Y25         LUT2 (Prop_lut2_I1_O)        0.307    40.857 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21/O
                         net (fo=1, routed)           0.000    40.857    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.258 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.258    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.592 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__5/O[1]
                         net (fo=1, routed)           0.351    41.943    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate_0[25]
    SLICE_X18Y26         LUT2 (Prop_lut2_I1_O)        0.303    42.246 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22/O
                         net (fo=1, routed)           0.000    42.246    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.886 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5/O[3]
                         net (fo=1, routed)           0.503    43.389    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate_0[27]
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.306    43.695 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23/O
                         net (fo=1, routed)           0.000    43.695    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.096 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.096    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.430 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__6/O[1]
                         net (fo=1, routed)           0.565    44.995    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate_0[29]
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.303    45.298 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24/O
                         net (fo=1, routed)           0.000    45.298    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.938 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6/O[3]
                         net (fo=1, routed)           0.591    46.528    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate_0[31]
    SLICE_X13Y29         LUT2 (Prop_lut2_I1_O)        0.306    46.834 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25/O
                         net (fo=1, routed)           0.000    46.834    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.235 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6/CO[3]
                         net (fo=1, routed)           0.000    47.235    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__7/O[1]
                         net (fo=1, routed)           0.758    48.328    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate_0[33]
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.303    48.631 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26/O
                         net (fo=1, routed)           0.000    48.631    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.274 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7/O[3]
                         net (fo=1, routed)           0.851    50.125    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate_0[35]
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.307    50.432 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27/O
                         net (fo=1, routed)           0.000    50.432    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.833 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7/CO[3]
                         net (fo=1, routed)           0.000    50.833    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.055 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__8/O[0]
                         net (fo=1, routed)           0.961    52.016    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate_0[36]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.299    52.315 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28/O
                         net (fo=1, routed)           0.000    52.315    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.739 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8/O[1]
                         net (fo=1, routed)           0.665    53.404    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate_0[37]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.303    53.707 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29/O
                         net (fo=1, routed)           0.000    53.707    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.285 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8/O[2]
                         net (fo=1, routed)           0.701    54.986    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate_0[38]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.301    55.287 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30/O
                         net (fo=1, routed)           0.000    55.287    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.685 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8/CO[3]
                         net (fo=1, routed)           0.000    55.685    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.019 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__9/O[1]
                         net (fo=1, routed)           0.505    56.524    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate_0[41]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.303    56.827 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31/O
                         net (fo=1, routed)           0.000    56.827    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.405 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.618    58.023    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/axi_rdata_reg[15]_0[42]
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.301    58.324 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_3__32/O
                         net (fo=1, routed)           0.000    58.324    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/S[0]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    58.574 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.936    59.510    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/axi_rdata_reg[15][42]
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.297    59.807 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9_i_1__33/O
                         net (fo=1, routed)           0.000    59.807    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate_1[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    60.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9/O[3]
                         net (fo=3, routed)           0.672    60.879    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/axi_rdata_reg[15]_0[43]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.306    61.185 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9_i_2__34/O
                         net (fo=1, routed)           0.000    61.185    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/S[1]
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    61.561 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9/CO[3]
                         net (fo=1, routed)           0.000    61.561    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.780 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10/O[0]
                         net (fo=3, routed)           0.731    62.511    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/axi_rdata_reg[15][44]
    SLICE_X8Y42          LUT2 (Prop_lut2_I1_O)        0.295    62.806 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10_i_4__30/O
                         net (fo=1, routed)           0.000    62.806    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate_3[0]
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    63.233 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10/O[1]
                         net (fo=3, routed)           0.704    63.937    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/axi_rdata_reg[15]_0[45]
    SLICE_X9Y44          LUT2 (Prop_lut2_I1_O)        0.306    64.243 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10_i_3__32/O
                         net (fo=1, routed)           0.000    64.243    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate_2[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.823 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10/O[2]
                         net (fo=3, routed)           0.818    65.642    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_rdata_reg[15][46]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.302    65.944 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10_i_1__35/O
                         net (fo=1, routed)           0.000    65.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate_3[3]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.345 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10/CO[3]
                         net (fo=1, routed)           0.000    66.345    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.567 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__11/O[0]
                         net (fo=16, routed)          0.553    67.120    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/sig_out[48]
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.299    67.419 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    67.419    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X12Y44         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.507    22.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y44         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.130    22.829    
                         clock uncertainty           -0.302    22.527    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)        0.079    22.606    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         22.606    
                         arrival time                         -67.419    
  -------------------------------------------------------------------
                         slack                                -44.813    

Slack (VIOLATED) :        -44.801ns  (required time - arrival time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        64.428ns  (logic 36.884ns (57.248%)  route 27.544ns (42.752%))
  Logic Levels:           92  (CARRY4=51 DSP48E1=1 LUT1=1 LUT2=38 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.672     2.980    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/s00_axi_aclk
    SLICE_X33Y10         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDCE (Prop_fdce_C_Q)         0.456     3.436 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/Q
                         net (fo=7, routed)           0.734     4.170    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/Q[24]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      3.841     8.011 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate/P[0]
                         net (fo=2, routed)           1.002     9.013    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate__0[0]
    SLICE_X32Y9          LUT2 (Prop_lut2_I0_O)        0.124     9.137 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4/O
                         net (fo=1, routed)           0.000     9.137    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.389 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.555     9.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/add_bus[2]_39[0]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.295    10.239 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.239    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.486 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.784    11.270    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/add_bus[3]_40[0]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.299    11.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1/O
                         net (fo=1, routed)           0.000    11.569    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.996 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry/O[1]
                         net (fo=1, routed)           0.489    12.486    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/add_bus[4]_41[1]
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.306    12.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.792    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.370 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry/O[2]
                         net (fo=1, routed)           0.771    14.141    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/add_bus[5]_42[2]
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.301    14.442 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3/O
                         net (fo=1, routed)           0.000    14.442    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.456    15.249    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/add_bus[6]_43[3]
    SLICE_X27Y20         LUT2 (Prop_lut2_I1_O)        0.306    15.555 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4/O
                         net (fo=1, routed)           0.000    15.555    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.803 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.685    16.488    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate_0[3]
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.306    16.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5/O
                         net (fo=1, routed)           0.000    16.794    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.195 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry/CO[3]
                         net (fo=1, routed)           0.000    17.195    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.529 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry__0/O[1]
                         net (fo=1, routed)           0.597    18.126    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate_0[5]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.303    18.429 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.429    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.072 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0/O[3]
                         net (fo=1, routed)           0.595    19.667    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate_0[7]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.307    19.974 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7/O
                         net (fo=1, routed)           0.000    19.974    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.375 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.597 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__1/O[0]
                         net (fo=1, routed)           0.583    21.180    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/add_bus[10]_47[8]
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.299    21.479 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8/O
                         net (fo=1, routed)           0.000    21.479    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.903 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1/O[1]
                         net (fo=1, routed)           0.943    22.846    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate_0[9]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.303    23.149 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9/O
                         net (fo=1, routed)           0.000    23.149    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1/O[3]
                         net (fo=1, routed)           0.740    24.532    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate_0[11]
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.307    24.839 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10/O
                         net (fo=1, routed)           0.000    24.839    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.538 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__2/O[1]
                         net (fo=1, routed)           0.489    26.028    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate_0[13]
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.306    26.334 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11/O
                         net (fo=1, routed)           0.000    26.334    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.912 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2/O[2]
                         net (fo=1, routed)           0.551    27.463    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate_0[14]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.301    27.764 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12/O
                         net (fo=1, routed)           0.000    27.764    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.116 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2/O[3]
                         net (fo=1, routed)           0.786    28.902    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate_0[15]
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.306    29.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13/O
                         net (fo=1, routed)           0.000    29.208    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.609 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.609    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.831 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__3/O[0]
                         net (fo=1, routed)           0.570    30.400    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate_0[16]
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.299    30.699 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14/O
                         net (fo=1, routed)           0.000    30.699    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.126 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3/O[1]
                         net (fo=1, routed)           1.054    32.181    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate_0[17]
    SLICE_X17Y37         LUT2 (Prop_lut2_I1_O)        0.306    32.487 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15/O
                         net (fo=1, routed)           0.000    32.487    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.127 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3/O[3]
                         net (fo=1, routed)           0.585    33.712    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate_0[19]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.306    34.018 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16/O
                         net (fo=1, routed)           0.000    34.018    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.419 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.419    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.641 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__4/O[0]
                         net (fo=1, routed)           0.682    35.322    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate_0[20]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.299    35.621 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17/O
                         net (fo=1, routed)           0.000    35.621    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.045 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4/O[1]
                         net (fo=1, routed)           0.867    36.912    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate_0[21]
    SLICE_X16Y26         LUT2 (Prop_lut2_I1_O)        0.303    37.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18/O
                         net (fo=1, routed)           0.000    37.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.793 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.455    38.248    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate_0[22]
    SLICE_X17Y25         LUT2 (Prop_lut2_I1_O)        0.301    38.549 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19/O
                         net (fo=1, routed)           0.000    38.549    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.797 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.601    39.398    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate_0[22]
    SLICE_X20Y25         LUT2 (Prop_lut2_I1_O)        0.302    39.700 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20/O
                         net (fo=1, routed)           0.000    39.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.052 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4/O[3]
                         net (fo=1, routed)           0.498    40.550    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate_0[23]
    SLICE_X19Y25         LUT2 (Prop_lut2_I1_O)        0.307    40.857 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21/O
                         net (fo=1, routed)           0.000    40.857    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.258 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.258    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.592 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__5/O[1]
                         net (fo=1, routed)           0.351    41.943    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate_0[25]
    SLICE_X18Y26         LUT2 (Prop_lut2_I1_O)        0.303    42.246 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22/O
                         net (fo=1, routed)           0.000    42.246    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.886 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5/O[3]
                         net (fo=1, routed)           0.503    43.389    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate_0[27]
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.306    43.695 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23/O
                         net (fo=1, routed)           0.000    43.695    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.096 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.096    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.430 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__6/O[1]
                         net (fo=1, routed)           0.565    44.995    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate_0[29]
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.303    45.298 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24/O
                         net (fo=1, routed)           0.000    45.298    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.938 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6/O[3]
                         net (fo=1, routed)           0.591    46.528    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate_0[31]
    SLICE_X13Y29         LUT2 (Prop_lut2_I1_O)        0.306    46.834 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25/O
                         net (fo=1, routed)           0.000    46.834    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.235 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6/CO[3]
                         net (fo=1, routed)           0.000    47.235    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__7/O[1]
                         net (fo=1, routed)           0.758    48.328    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate_0[33]
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.303    48.631 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26/O
                         net (fo=1, routed)           0.000    48.631    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.274 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7/O[3]
                         net (fo=1, routed)           0.851    50.125    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate_0[35]
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.307    50.432 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27/O
                         net (fo=1, routed)           0.000    50.432    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.833 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7/CO[3]
                         net (fo=1, routed)           0.000    50.833    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.055 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__8/O[0]
                         net (fo=1, routed)           0.961    52.016    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate_0[36]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.299    52.315 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28/O
                         net (fo=1, routed)           0.000    52.315    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.739 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8/O[1]
                         net (fo=1, routed)           0.665    53.404    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate_0[37]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.303    53.707 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29/O
                         net (fo=1, routed)           0.000    53.707    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.285 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8/O[2]
                         net (fo=1, routed)           0.701    54.986    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate_0[38]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.301    55.287 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30/O
                         net (fo=1, routed)           0.000    55.287    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.685 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8/CO[3]
                         net (fo=1, routed)           0.000    55.685    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.019 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__9/O[1]
                         net (fo=1, routed)           0.505    56.524    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate_0[41]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.303    56.827 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31/O
                         net (fo=1, routed)           0.000    56.827    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.405 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.618    58.023    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/axi_rdata_reg[15]_0[42]
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.301    58.324 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_3__32/O
                         net (fo=1, routed)           0.000    58.324    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/S[0]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    58.574 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.936    59.510    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/axi_rdata_reg[15][42]
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.297    59.807 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9_i_1__33/O
                         net (fo=1, routed)           0.000    59.807    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate_1[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    60.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9/O[3]
                         net (fo=3, routed)           0.672    60.879    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/axi_rdata_reg[15]_0[43]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.306    61.185 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9_i_2__34/O
                         net (fo=1, routed)           0.000    61.185    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/S[1]
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    61.561 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9/CO[3]
                         net (fo=1, routed)           0.000    61.561    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.780 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10/O[0]
                         net (fo=3, routed)           0.731    62.511    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/axi_rdata_reg[15][44]
    SLICE_X8Y42          LUT2 (Prop_lut2_I1_O)        0.295    62.806 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10_i_4__30/O
                         net (fo=1, routed)           0.000    62.806    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate_3[0]
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    63.233 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10/O[1]
                         net (fo=3, routed)           0.704    63.937    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/axi_rdata_reg[15]_0[45]
    SLICE_X9Y44          LUT2 (Prop_lut2_I1_O)        0.306    64.243 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10_i_3__32/O
                         net (fo=1, routed)           0.000    64.243    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate_2[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.823 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10/O[2]
                         net (fo=3, routed)           0.818    65.642    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_rdata_reg[15][46]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.302    65.944 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10_i_1__35/O
                         net (fo=1, routed)           0.000    65.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate_3[3]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.345 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10/CO[3]
                         net (fo=1, routed)           0.000    66.345    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.567 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__11/O[0]
                         net (fo=16, routed)          0.543    67.109    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/sig_out[48]
    SLICE_X10Y42         LUT6 (Prop_lut6_I0_O)        0.299    67.408 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    67.408    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X10Y42         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.506    22.698    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y42         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.130    22.828    
                         clock uncertainty           -0.302    22.526    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)        0.081    22.607    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         22.607    
                         arrival time                         -67.408    
  -------------------------------------------------------------------
                         slack                                -44.801    

Slack (VIOLATED) :        -44.785ns  (required time - arrival time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        64.411ns  (logic 36.884ns (57.263%)  route 27.527ns (42.737%))
  Logic Levels:           92  (CARRY4=51 DSP48E1=1 LUT1=1 LUT2=38 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.672     2.980    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/s00_axi_aclk
    SLICE_X33Y10         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDCE (Prop_fdce_C_Q)         0.456     3.436 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[0].B/Q_buf_reg[24]/Q
                         net (fo=7, routed)           0.734     4.170    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/Q[24]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[29]_P[0])
                                                      3.841     8.011 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate/P[0]
                         net (fo=2, routed)           1.002     9.013    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/mul_intermediate__0[0]
    SLICE_X32Y9          LUT2 (Prop_lut2_I0_O)        0.124     9.137 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4/O
                         net (fo=1, routed)           0.000     9.137    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry_i_4_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.389 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[1].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.555     9.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/add_bus[2]_39[0]
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.295    10.239 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0/O
                         net (fo=1, routed)           0.000    10.239    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry_i_4__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.486 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[2].B/addOut_carry/O[0]
                         net (fo=1, routed)           0.784    11.270    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/add_bus[3]_40[0]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.299    11.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1/O
                         net (fo=1, routed)           0.000    11.569    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry_i_4__1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.996 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[3].B/addOut_carry/O[1]
                         net (fo=1, routed)           0.489    12.486    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/add_bus[4]_41[1]
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.306    12.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.792    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry_i_3__2_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.370 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[4].B/addOut_carry/O[2]
                         net (fo=1, routed)           0.771    14.141    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/add_bus[5]_42[2]
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.301    14.442 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3/O
                         net (fo=1, routed)           0.000    14.442    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry_i_2__3_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[5].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.456    15.249    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/add_bus[6]_43[3]
    SLICE_X27Y20         LUT2 (Prop_lut2_I1_O)        0.306    15.555 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4/O
                         net (fo=1, routed)           0.000    15.555    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry_i_1__4_n_0
    SLICE_X27Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.803 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/addOut_carry/O[3]
                         net (fo=1, routed)           0.685    16.488    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/mul_intermediate_0[3]
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.306    16.794 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5/O
                         net (fo=1, routed)           0.000    16.794    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_i_1__5_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.195 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry/CO[3]
                         net (fo=1, routed)           0.000    17.195    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.529 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/addOut_carry__0/O[1]
                         net (fo=1, routed)           0.597    18.126    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/mul_intermediate_0[5]
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.303    18.429 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.429    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0_i_3__6_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.072 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[8].B/addOut_carry__0/O[3]
                         net (fo=1, routed)           0.595    19.667    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/mul_intermediate_0[7]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.307    19.974 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7/O
                         net (fo=1, routed)           0.000    19.974    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_i_1__7_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.375 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.375    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.597 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[9].B/addOut_carry__1/O[0]
                         net (fo=1, routed)           0.583    21.180    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/add_bus[10]_47[8]
    SLICE_X35Y23         LUT2 (Prop_lut2_I1_O)        0.299    21.479 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8/O
                         net (fo=1, routed)           0.000    21.479    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1_i_4__8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.903 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[10].B/addOut_carry__1/O[1]
                         net (fo=1, routed)           0.943    22.846    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/mul_intermediate_0[9]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.303    23.149 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9/O
                         net (fo=1, routed)           0.000    23.149    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1_i_3__9_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.792 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[11].B/addOut_carry__1/O[3]
                         net (fo=1, routed)           0.740    24.532    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/mul_intermediate_0[11]
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.307    24.839 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10/O
                         net (fo=1, routed)           0.000    24.839    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_i_1__10_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.538 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[12].B/addOut_carry__2/O[1]
                         net (fo=1, routed)           0.489    26.028    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/mul_intermediate_0[13]
    SLICE_X28Y33         LUT2 (Prop_lut2_I1_O)        0.306    26.334 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11/O
                         net (fo=1, routed)           0.000    26.334    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2_i_3__11_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.912 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[13].B/addOut_carry__2/O[2]
                         net (fo=1, routed)           0.551    27.463    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/mul_intermediate_0[14]
    SLICE_X29Y35         LUT2 (Prop_lut2_I1_O)        0.301    27.764 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12/O
                         net (fo=1, routed)           0.000    27.764    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2_i_2__12_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.116 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/addOut_carry__2/O[3]
                         net (fo=1, routed)           0.786    28.902    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/mul_intermediate_0[15]
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.306    29.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13/O
                         net (fo=1, routed)           0.000    29.208    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_i_1__13_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.609 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2/CO[3]
                         net (fo=1, routed)           0.000    29.609    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__2_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.831 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[15].B/addOut_carry__3/O[0]
                         net (fo=1, routed)           0.570    30.400    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/mul_intermediate_0[16]
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.299    30.699 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14/O
                         net (fo=1, routed)           0.000    30.699    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3_i_4__14_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.126 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[16].B/addOut_carry__3/O[1]
                         net (fo=1, routed)           1.054    32.181    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/mul_intermediate_0[17]
    SLICE_X17Y37         LUT2 (Prop_lut2_I1_O)        0.306    32.487 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15/O
                         net (fo=1, routed)           0.000    32.487    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3_i_3__15_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.127 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[17].B/addOut_carry__3/O[3]
                         net (fo=1, routed)           0.585    33.712    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/mul_intermediate_0[19]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.306    34.018 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16/O
                         net (fo=1, routed)           0.000    34.018    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_i_1__16_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.419 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.419    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__3_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.641 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[18].B/addOut_carry__4/O[0]
                         net (fo=1, routed)           0.682    35.322    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/mul_intermediate_0[20]
    SLICE_X15Y38         LUT2 (Prop_lut2_I1_O)        0.299    35.621 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17/O
                         net (fo=1, routed)           0.000    35.621    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4_i_4__17_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    36.045 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[19].B/addOut_carry__4/O[1]
                         net (fo=1, routed)           0.867    36.912    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/mul_intermediate_0[21]
    SLICE_X16Y26         LUT2 (Prop_lut2_I1_O)        0.303    37.215 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18/O
                         net (fo=1, routed)           0.000    37.215    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4_i_3__18_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    37.793 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[20].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.455    38.248    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/mul_intermediate_0[22]
    SLICE_X17Y25         LUT2 (Prop_lut2_I1_O)        0.301    38.549 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19/O
                         net (fo=1, routed)           0.000    38.549    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4_i_2__19_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.797 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/addOut_carry__4/O[2]
                         net (fo=1, routed)           0.601    39.398    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/mul_intermediate_0[22]
    SLICE_X20Y25         LUT2 (Prop_lut2_I1_O)        0.302    39.700 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20/O
                         net (fo=1, routed)           0.000    39.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4_i_2__20_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    40.052 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/addOut_carry__4/O[3]
                         net (fo=1, routed)           0.498    40.550    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/mul_intermediate_0[23]
    SLICE_X19Y25         LUT2 (Prop_lut2_I1_O)        0.307    40.857 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21/O
                         net (fo=1, routed)           0.000    40.857    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_i_1__21_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.258 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.258    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__4_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.592 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[23].B/addOut_carry__5/O[1]
                         net (fo=1, routed)           0.351    41.943    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/mul_intermediate_0[25]
    SLICE_X18Y26         LUT2 (Prop_lut2_I1_O)        0.303    42.246 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22/O
                         net (fo=1, routed)           0.000    42.246    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5_i_3__22_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.886 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[24].B/addOut_carry__5/O[3]
                         net (fo=1, routed)           0.503    43.389    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/mul_intermediate_0[27]
    SLICE_X15Y26         LUT2 (Prop_lut2_I1_O)        0.306    43.695 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23/O
                         net (fo=1, routed)           0.000    43.695    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_i_1__23_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.096 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5/CO[3]
                         net (fo=1, routed)           0.000    44.096    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__5_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.430 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[25].B/addOut_carry__6/O[1]
                         net (fo=1, routed)           0.565    44.995    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/mul_intermediate_0[29]
    SLICE_X14Y27         LUT2 (Prop_lut2_I1_O)        0.303    45.298 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24/O
                         net (fo=1, routed)           0.000    45.298    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6_i_3__24_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    45.938 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[26].B/addOut_carry__6/O[3]
                         net (fo=1, routed)           0.591    46.528    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/mul_intermediate_0[31]
    SLICE_X13Y29         LUT2 (Prop_lut2_I1_O)        0.306    46.834 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25/O
                         net (fo=1, routed)           0.000    46.834    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_i_1__25_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.235 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6/CO[3]
                         net (fo=1, routed)           0.000    47.235    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__6_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.569 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[27].B/addOut_carry__7/O[1]
                         net (fo=1, routed)           0.758    48.328    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/mul_intermediate_0[33]
    SLICE_X12Y23         LUT2 (Prop_lut2_I1_O)        0.303    48.631 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26/O
                         net (fo=1, routed)           0.000    48.631    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7_i_3__26_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    49.274 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[28].B/addOut_carry__7/O[3]
                         net (fo=1, routed)           0.851    50.125    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/mul_intermediate_0[35]
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.307    50.432 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27/O
                         net (fo=1, routed)           0.000    50.432    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_i_1__27_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.833 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7/CO[3]
                         net (fo=1, routed)           0.000    50.833    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__7_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.055 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[29].B/addOut_carry__8/O[0]
                         net (fo=1, routed)           0.961    52.016    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/mul_intermediate_0[36]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.299    52.315 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28/O
                         net (fo=1, routed)           0.000    52.315    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8_i_4__28_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    52.739 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/addOut_carry__8/O[1]
                         net (fo=1, routed)           0.665    53.404    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/mul_intermediate_0[37]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.303    53.707 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29/O
                         net (fo=1, routed)           0.000    53.707    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8_i_3__29_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    54.285 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/addOut_carry__8/O[2]
                         net (fo=1, routed)           0.701    54.986    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/mul_intermediate_0[38]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.301    55.287 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30/O
                         net (fo=1, routed)           0.000    55.287    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_i_2__30_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.685 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8/CO[3]
                         net (fo=1, routed)           0.000    55.685    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.019 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[32].B/addOut_carry__9/O[1]
                         net (fo=1, routed)           0.505    56.524    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/mul_intermediate_0[41]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.303    56.827 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31/O
                         net (fo=1, routed)           0.000    56.827    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_4__31_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.405 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.618    58.023    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/axi_rdata_reg[15]_0[42]
    SLICE_X8Y27          LUT2 (Prop_lut2_I0_O)        0.301    58.324 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[33].B/addOut_carry__9_i_3__32/O
                         net (fo=1, routed)           0.000    58.324    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/S[0]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    58.574 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9/O[2]
                         net (fo=4, routed)           0.936    59.510    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/axi_rdata_reg[15][42]
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.297    59.807 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[34].B/addOut_carry__9_i_1__33/O
                         net (fo=1, routed)           0.000    59.807    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/mul_intermediate_1[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    60.208 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9/O[3]
                         net (fo=3, routed)           0.672    60.879    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/axi_rdata_reg[15]_0[43]
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.306    61.185 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[35].B/addOut_carry__9_i_2__34/O
                         net (fo=1, routed)           0.000    61.185    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/S[1]
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    61.561 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9/CO[3]
                         net (fo=1, routed)           0.000    61.561    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__9_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    61.780 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10/O[0]
                         net (fo=3, routed)           0.731    62.511    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/axi_rdata_reg[15][44]
    SLICE_X8Y42          LUT2 (Prop_lut2_I1_O)        0.295    62.806 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[36].B/addOut_carry__10_i_4__30/O
                         net (fo=1, routed)           0.000    62.806    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/mul_intermediate_3[0]
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    63.233 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10/O[1]
                         net (fo=3, routed)           0.704    63.937    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/axi_rdata_reg[15]_0[45]
    SLICE_X9Y44          LUT2 (Prop_lut2_I1_O)        0.306    64.243 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[37].B/addOut_carry__10_i_3__32/O
                         net (fo=1, routed)           0.000    64.243    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/mul_intermediate_2[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.823 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10/O[2]
                         net (fo=3, routed)           0.818    65.642    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_rdata_reg[15][46]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.302    65.944 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/addOut_carry__10_i_1__35/O
                         net (fo=1, routed)           0.000    65.944    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/mul_intermediate_3[3]
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    66.345 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10/CO[3]
                         net (fo=1, routed)           0.000    66.345    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__10_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.567 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/addOut_carry__11/O[0]
                         net (fo=16, routed)          0.525    67.092    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/sig_out[48]
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.299    67.391 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    67.391    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X12Y45         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.507    22.700    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y45         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.130    22.829    
                         clock uncertainty           -0.302    22.527    
    SLICE_X12Y45         FDRE (Setup_fdre_C_D)        0.079    22.606    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         22.606    
                         arrival time                         -67.391    
  -------------------------------------------------------------------
                         slack                                -44.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/Q_buf_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q_buf_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.728%)  route 0.205ns (59.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.557     0.898    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/s00_axi_aclk
    SLICE_X21Y12         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/Q_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/Q_buf_reg[14]/Q
                         net (fo=2, routed)           0.205     1.244    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q[14]
    SLICE_X24Y10         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.826     1.196    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/s00_axi_aclk
    SLICE_X24Y10         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q_buf_reg[14]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X24Y10         FDCE (Hold_fdce_C_D)         0.059     1.221    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/Q_buf_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q_buf_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.261%)  route 0.218ns (60.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.557     0.898    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/s00_axi_aclk
    SLICE_X21Y12         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/Q_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/Q_buf_reg[8]/Q
                         net (fo=2, routed)           0.218     1.257    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q[8]
    SLICE_X22Y10         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.826     1.196    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/s00_axi_aclk
    SLICE_X22Y10         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q_buf_reg[8]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y10         FDCE (Hold_fdce_C_D)         0.066     1.228    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.252%)  route 0.235ns (64.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.562     0.903    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X19Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.235     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X20Y47         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.831     1.201    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X20Y47         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.029     1.172    
    SLICE_X20Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     1.236    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/Q_buf_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q_buf_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.592%)  route 0.224ns (61.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.558     0.899    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/s00_axi_aclk
    SLICE_X21Y10         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/Q_buf_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/Q_buf_reg[21]/Q
                         net (fo=2, routed)           0.224     1.264    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q[21]
    SLICE_X22Y7          FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q_buf_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.827     1.197    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/s00_axi_aclk
    SLICE_X22Y7          FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q_buf_reg[21]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y7          FDCE (Hold_fdce_C_D)         0.066     1.229    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q_buf_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/Q_buf_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/Q_buf_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.822%)  route 0.210ns (56.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.554     0.895    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/s00_axi_aclk
    SLICE_X24Y64         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/Q_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y64         FDCE (Prop_fdce_C_Q)         0.164     1.059 r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/Q_buf_reg[11]/Q
                         net (fo=2, routed)           0.210     1.269    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/Q_buf_reg[24]_0[11]
    SLICE_X21Y62         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/Q_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.825     1.195    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/s00_axi_aclk
    SLICE_X21Y62         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/Q_buf_reg[11]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y62         FDCE (Hold_fdce_C_D)         0.070     1.231    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/Q_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.617%)  route 0.222ns (54.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.562     0.903    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X18Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/Q
                         net (fo=1, routed)           0.222     1.265    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[19]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.310 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=1, routed)           0.000     1.310    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X18Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.832     1.202    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X18Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.533%)  route 0.222ns (54.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.562     0.903    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X18Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.222     1.266    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[10]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.311 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000     1.311    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X18Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.832     1.202    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X18Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.091     1.264    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/Q_buf_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q_buf_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.329%)  route 0.247ns (63.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.557     0.898    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/s00_axi_aclk
    SLICE_X21Y12         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/Q_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[21].B/Q_buf_reg[9]/Q
                         net (fo=2, routed)           0.247     1.286    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q[9]
    SLICE_X24Y7          FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.827     1.197    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/s00_axi_aclk
    SLICE_X24Y7          FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q_buf_reg[9]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y7          FDCE (Hold_fdce_C_D)         0.063     1.226    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[22].B/Q_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/Q_buf_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/Q_buf_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.762%)  route 0.253ns (64.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.554     0.895    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/s00_axi_aclk
    SLICE_X22Y65         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/Q_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y65         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[30].B/Q_buf_reg[14]/Q
                         net (fo=2, routed)           0.253     1.289    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/Q_buf_reg[24]_0[14]
    SLICE_X20Y61         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/Q_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.827     1.197    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/s00_axi_aclk
    SLICE_X20Y61         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/Q_buf_reg[14]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X20Y61         FDCE (Hold_fdce_C_D)         0.063     1.226    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[31].B/Q_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.697%)  route 0.233ns (62.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.233     1.299    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X18Y56   design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X18Y56   design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X18Y54   design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X22Y57   design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X22Y57   design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X22Y57   design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X22Y57   design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X11Y89   design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/Q_buf_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X10Y92   design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[14].B/Q_buf_reg[10]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X28Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X28Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X28Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X28Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X28Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X28Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X28Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X28Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y51   design_1_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y51   design_1_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X28Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X28Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X28Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X28Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X28Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X28Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X28Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X28Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y52   design_1_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X30Y52   design_1_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       82.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       43.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.130ns  (required time - arrival time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_1 rise@88.571ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 0.580ns (11.590%)  route 4.424ns (88.410%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 91.262 - 88.571 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.675     2.983    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.984     4.423    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB0
    SLICE_X28Y48         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.547 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/O
                         net (fo=1, routed)           3.440     7.987    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[3]
    SLICE_X27Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    89.672    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    89.763 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.499    91.262    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X27Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism              0.230    91.493    
                         clock uncertainty           -1.329    90.164    
    SLICE_X27Y46         FDRE (Setup_fdre_C_D)       -0.047    90.117    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         90.117    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                 82.130    

Slack (MET) :             82.369ns  (required time - arrival time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_1 rise@88.571ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.747ns (16.261%)  route 3.847ns (83.739%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 91.263 - 88.571 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.675     2.983    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.419     3.402 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.830     4.232    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRC1
    SLICE_X28Y48         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     4.560 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           3.017     7.577    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[4]
    SLICE_X31Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    89.672    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    89.763 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.500    91.263    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X31Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism              0.266    91.529    
                         clock uncertainty           -1.329    90.200    
    SLICE_X31Y49         FDRE (Setup_fdre_C_D)       -0.254    89.946    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         89.946    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 82.369    

Slack (MET) :             82.397ns  (required time - arrival time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_1 rise@88.571ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.580ns (12.227%)  route 4.164ns (87.773%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 91.262 - 88.571 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.675     2.983    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.994     4.433    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA0
    SLICE_X28Y48         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.557 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           3.169     7.727    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[1]
    SLICE_X27Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    89.672    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    89.763 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.499    91.262    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X27Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.230    91.493    
                         clock uncertainty           -1.329    90.164    
    SLICE_X27Y46         FDRE (Setup_fdre_C_D)       -0.040    90.124    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         90.124    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                 82.397    

Slack (MET) :             82.553ns  (required time - arrival time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_1 rise@88.571ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 0.608ns (13.733%)  route 3.819ns (86.267%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 91.263 - 88.571 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.675     2.983    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.984     4.423    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB0
    SLICE_X28Y48         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     4.575 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           2.835     7.410    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[2]
    SLICE_X28Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    89.672    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    89.763 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.500    91.263    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X28Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.266    91.529    
                         clock uncertainty           -1.329    90.200    
    SLICE_X28Y49         FDRE (Setup_fdre_C_D)       -0.237    89.963    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         89.963    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                 82.553    

Slack (MET) :             82.692ns  (required time - arrival time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_1 rise@88.571ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.606ns (14.066%)  route 3.702ns (85.934%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 91.263 - 88.571 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.675     2.983    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     3.439 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.994     4.433    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA0
    SLICE_X28Y48         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.583 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           2.708     7.291    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[0]
    SLICE_X28Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    89.672    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    89.763 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.500    91.263    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X28Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.266    91.529    
                         clock uncertainty           -1.329    90.200    
    SLICE_X28Y49         FDRE (Setup_fdre_C_D)       -0.217    89.983    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         89.983    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                 82.692    

Slack (MET) :             84.146ns  (required time - arrival time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_1 rise@88.571ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.718ns (25.049%)  route 2.148ns (74.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 91.263 - 88.571 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.675     2.983    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.419     3.402 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/Q
                         net (fo=3, routed)           0.448     3.850    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_1
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.299     4.149 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           1.700     5.849    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X31Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    89.672    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    89.763 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.500    91.263    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X31Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism              0.266    91.529    
                         clock uncertainty           -1.329    90.200    
    SLICE_X31Y49         FDRE (Setup_fdre_C_CE)      -0.205    89.995    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         89.995    
                         arrival time                          -5.849    
  -------------------------------------------------------------------
                         slack                                 84.146    

Slack (MET) :             84.170ns  (required time - arrival time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_1 rise@88.571ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.718ns (25.586%)  route 2.088ns (74.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 91.262 - 88.571 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.675     2.983    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.419     3.402 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/Q
                         net (fo=3, routed)           0.448     3.850    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_1
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.299     4.149 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           1.640     5.789    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X27Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    89.672    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    89.763 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.499    91.262    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X27Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.230    91.493    
                         clock uncertainty           -1.329    90.164    
    SLICE_X27Y46         FDRE (Setup_fdre_C_CE)      -0.205    89.959    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         89.959    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                 84.170    

Slack (MET) :             84.170ns  (required time - arrival time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_1 rise@88.571ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.718ns (25.586%)  route 2.088ns (74.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 91.262 - 88.571 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.675     2.983    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.419     3.402 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/Q
                         net (fo=3, routed)           0.448     3.850    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_1
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.299     4.149 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           1.640     5.789    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X27Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    89.672    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    89.763 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.499    91.262    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X27Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism              0.230    91.493    
                         clock uncertainty           -1.329    90.164    
    SLICE_X27Y46         FDRE (Setup_fdre_C_CE)      -0.205    89.959    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         89.959    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                 84.170    

Slack (MET) :             84.208ns  (required time - arrival time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_1 rise@88.571ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.718ns (25.278%)  route 2.122ns (74.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 91.263 - 88.571 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.675     2.983    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.419     3.402 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/Q
                         net (fo=3, routed)           0.448     3.850    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_1
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.299     4.149 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           1.674     5.823    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X28Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    89.672    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    89.763 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.500    91.263    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X28Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.266    91.529    
                         clock uncertainty           -1.329    90.200    
    SLICE_X28Y49         FDRE (Setup_fdre_C_CE)      -0.169    90.031    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         90.031    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                 84.208    

Slack (MET) :             84.208ns  (required time - arrival time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            88.571ns  (clk_fpga_1 rise@88.571ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.718ns (25.278%)  route 2.122ns (74.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 91.263 - 88.571 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      1.329ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.657ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.675     2.983    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.419     3.402 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/Q
                         net (fo=3, routed)           0.448     3.850    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_1
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.299     4.149 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           1.674     5.823    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X28Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     88.571    88.571 r  
    PS7_X0Y0             PS7                          0.000    88.571 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    89.672    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    89.763 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.500    91.263    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X28Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.266    91.529    
                         clock uncertainty           -1.329    90.200    
    SLICE_X28Y49         FDRE (Setup_fdre_C_CE)      -0.169    90.031    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         90.031    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                 84.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.563     0.904    design_1_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X30Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[2]/Q
                         net (fo=1, routed)           0.112     1.180    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIB0
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X30Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.067    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.564     0.905    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/Q
                         net (fo=4, routed)           0.068     1.114    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_0
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
                         clock pessimism             -0.297     0.905    
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.078     0.983    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.563     0.904    design_1_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X30Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[4]/Q
                         net (fo=1, routed)           0.166     1.233    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIC0
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X30Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.065    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.563     0.904    design_1_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X30Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.148     1.052 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[1]/Q
                         net (fo=1, routed)           0.113     1.165    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIA1
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X30Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     0.988    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.524%)  route 0.340ns (67.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.564     0.905    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X30Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.340     1.409    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X30Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.231    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.524%)  route 0.340ns (67.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.564     0.905    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X30Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.340     1.409    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X30Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.231    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.524%)  route 0.340ns (67.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.564     0.905    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X30Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.340     1.409    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X30Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.231    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.524%)  route 0.340ns (67.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.564     0.905    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X30Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.340     1.409    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X30Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.231    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.524%)  route 0.340ns (67.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.564     0.905    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X30Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.340     1.409    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X30Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.231    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.524%)  route 0.340ns (67.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.564     0.905    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X30Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.340     1.409    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X30Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.231    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 44.285 }
Period(ns):         88.571
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         88.571      86.416     BUFGCTRL_X0Y1  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         88.571      87.571     SLICE_X27Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         88.571      87.571     SLICE_X26Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         88.571      87.571     SLICE_X26Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         88.571      87.571     SLICE_X27Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         88.571      87.571     SLICE_X29Y45   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         88.571      87.571     SLICE_X30Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         88.571      87.571     SLICE_X30Y48   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         88.571      87.571     SLICE_X30Y46   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         88.571      87.571     SLICE_X30Y46   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         44.285      43.035     SLICE_X30Y47   design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            6  Failing Endpoints,  Worst Slack       -6.555ns,  Total Violation      -37.206ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.555ns  (required time - arrival time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_1 rise@619.997ns)
  Data Path Delay:        4.620ns  (logic 1.343ns (29.067%)  route 3.277ns (70.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 622.693 - 620.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 622.980 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   621.204    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   621.305 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.675   622.980    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343   624.323 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           3.277   627.600    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data0__0[2]
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   621.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   621.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.500   622.693    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ACLK
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]/C
                         clock pessimism              0.000   622.693    
                         clock uncertainty           -1.362   621.330    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)       -0.285   621.045    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                        621.045    
                         arrival time                        -627.600    
  -------------------------------------------------------------------
                         slack                                 -6.555    

Slack (VIOLATED) :        -6.443ns  (required time - arrival time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_1 rise@619.997ns)
  Data Path Delay:        4.522ns  (logic 1.344ns (29.720%)  route 3.178ns (70.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 622.693 - 620.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 622.980 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   621.204    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   621.305 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.675   622.980    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344   624.324 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           3.178   627.502    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data0__0[0]
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   621.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   621.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.500   622.693    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ACLK
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]/C
                         clock pessimism              0.000   622.693    
                         clock uncertainty           -1.362   621.330    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)       -0.271   621.059    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                        621.059    
                         arrival time                        -627.502    
  -------------------------------------------------------------------
                         slack                                 -6.443    

Slack (VIOLATED) :        -6.294ns  (required time - arrival time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_1 rise@619.997ns)
  Data Path Delay:        4.563ns  (logic 1.309ns (28.689%)  route 3.254ns (71.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 622.693 - 620.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 622.980 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   621.204    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   621.305 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.675   622.980    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309   624.289 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           3.254   627.543    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data0__0[1]
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   621.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   621.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.500   622.693    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ACLK
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]/C
                         clock pessimism              0.000   622.693    
                         clock uncertainty           -1.362   621.330    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)       -0.081   621.249    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                        621.249    
                         arrival time                        -627.543    
  -------------------------------------------------------------------
                         slack                                 -6.294    

Slack (VIOLATED) :        -6.252ns  (required time - arrival time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_1 rise@619.997ns)
  Data Path Delay:        4.337ns  (logic 1.336ns (30.805%)  route 3.001ns (69.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 622.693 - 620.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 622.980 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   621.204    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   621.305 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.675   622.980    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336   624.316 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           3.001   627.317    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data0__0[4]
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   621.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   621.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.500   622.693    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ACLK
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]/C
                         clock pessimism              0.000   622.693    
                         clock uncertainty           -1.362   621.330    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)       -0.265   621.065    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                        621.065    
                         arrival time                        -627.317    
  -------------------------------------------------------------------
                         slack                                 -6.252    

Slack (VIOLATED) :        -5.856ns  (required time - arrival time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_1 rise@619.997ns)
  Data Path Delay:        4.159ns  (logic 0.456ns (10.964%)  route 3.703ns (89.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 622.693 - 620.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 622.980 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   621.204    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   621.305 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.675   622.980    design_1_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X29Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456   623.436 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tick_reg/Q
                         net (fo=2, routed)           3.703   627.139    design_1_i/axi_i2s_adi_0/U0/ctrl/tick_reg_n_0
    SLICE_X29Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   621.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   621.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.500   622.693    design_1_i/axi_i2s_adi_0/U0/ctrl/S_AXI_ACLK
    SLICE_X29Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/C
                         clock pessimism              0.000   622.693    
                         clock uncertainty           -1.362   621.330    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)       -0.047   621.283    design_1_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg
  -------------------------------------------------------------------
                         required time                        621.283    
                         arrival time                        -627.139    
  -------------------------------------------------------------------
                         slack                                 -5.856    

Slack (VIOLATED) :        -5.806ns  (required time - arrival time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_fpga_0 rise@620.000ns - clk_fpga_1 rise@619.997ns)
  Data Path Delay:        4.125ns  (logic 0.456ns (11.054%)  route 3.669ns (88.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 622.692 - 620.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 622.979 - 619.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    619.997   619.997 r  
    PS7_X0Y0             PS7                          0.000   619.997 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   621.204    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   621.305 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.674   622.979    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X29Y45         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456   623.435 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg/Q
                         net (fo=2, routed)           3.669   627.104    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg_n_0
    SLICE_X28Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    620.000   620.000 r  
    PS7_X0Y0             PS7                          0.000   620.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   621.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   621.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.499   622.691    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ACLK
    SLICE_X28Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg/C
                         clock pessimism              0.000   622.691    
                         clock uncertainty           -1.362   621.329    
    SLICE_X28Y46         FDRE (Setup_fdre_C_D)       -0.031   621.298    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg
  -------------------------------------------------------------------
                         required time                        621.298    
                         arrival time                        -627.104    
  -------------------------------------------------------------------
                         slack                                 -5.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.141ns (7.811%)  route 1.664ns (92.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.564     0.905    design_1_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X29Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tick_reg/Q
                         net (fo=2, routed)           1.664     2.710    design_1_i/axi_i2s_adi_0/U0/ctrl/tick_reg_n_0
    SLICE_X29Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/S_AXI_ACLK
    SLICE_X29Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            1.362     2.564    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.075     2.639    design_1_i/axi_i2s_adi_0/U0/ctrl/tick_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.390ns (21.643%)  route 1.412ns (78.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.564     0.905    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.295 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           1.412     2.706    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data0__0[4]
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ACLK
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            1.362     2.564    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.004     2.568    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.394ns (21.409%)  route 1.446ns (78.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.564     0.905    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.299 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           1.446     2.745    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data0__0[2]
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ACLK
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            1.362     2.564    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)        -0.003     2.561    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.492ns (26.562%)  route 1.360ns (73.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.564     0.905    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.397 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           1.360     2.757    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data0__0[0]
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ACLK
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            1.362     2.564    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.004     2.568    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.478ns (24.860%)  route 1.445ns (75.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.564     0.905    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.383 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           1.445     2.827    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data0__0[1]
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ACLK
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            1.362     2.564    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.066     2.630    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.141ns (7.163%)  route 1.827ns (92.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.563     0.904    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X29Y45         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg/Q
                         net (fo=2, routed)           1.827     2.872    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg_n_0
    SLICE_X28Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.831     1.201    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ACLK
    SLICE_X28Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            1.362     2.563    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.059     2.622    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           36  Failing Endpoints,  Worst Slack       -4.235ns,  Total Violation     -134.291ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.235ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_1 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        4.821ns  (logic 0.642ns (13.317%)  route 4.179ns (86.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 19665.455 - 19662.762 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 19662.982 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207 19661.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 19661.309 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675 19662.984    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518 19663.502 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.212 19664.713    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ARESETN
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124 19664.836 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/BCLK_O[0]_i_1/O
                         net (fo=71, routed)          2.967 19667.803    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0
    SLICE_X30Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101 19663.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 19663.955 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.500 19665.455    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X30Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                         clock pessimism              0.000 19665.455    
                         clock uncertainty           -1.362 19664.092    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.524 19663.568    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                      19663.568    
                         arrival time                       -19667.803    
  -------------------------------------------------------------------
                         slack                                 -4.235    

Slack (VIOLATED) :        -4.235ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_1 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        4.821ns  (logic 0.642ns (13.317%)  route 4.179ns (86.683%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 19665.455 - 19662.762 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 19662.982 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207 19661.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 19661.309 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675 19662.984    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518 19663.502 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.212 19664.713    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ARESETN
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124 19664.836 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/BCLK_O[0]_i_1/O
                         net (fo=71, routed)          2.967 19667.803    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0
    SLICE_X30Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101 19663.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 19663.955 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.500 19665.455    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X30Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                         clock pessimism              0.000 19665.455    
                         clock uncertainty           -1.362 19664.092    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.524 19663.568    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                      19663.568    
                         arrival time                       -19667.803    
  -------------------------------------------------------------------
                         slack                                 -4.235    

Slack (VIOLATED) :        -4.051ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_1 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        4.731ns  (logic 0.642ns (13.570%)  route 4.089ns (86.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 19665.453 - 19662.762 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 19662.982 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207 19661.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 19661.309 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675 19662.984    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518 19663.502 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.212 19664.713    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ARESETN
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124 19664.836 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/BCLK_O[0]_i_1/O
                         net (fo=71, routed)          2.877 19667.713    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0
    SLICE_X29Y45         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101 19663.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 19663.955 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.499 19665.455    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X29Y45         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg/C
                         clock pessimism              0.000 19665.455    
                         clock uncertainty           -1.362 19664.092    
    SLICE_X29Y45         FDRE (Setup_fdre_C_R)       -0.429 19663.662    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg
  -------------------------------------------------------------------
                         required time                      19663.662    
                         arrival time                       -19667.713    
  -------------------------------------------------------------------
                         slack                                 -4.051    

Slack (VIOLATED) :        -4.020ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tick_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_1 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        4.701ns  (logic 0.642ns (13.655%)  route 4.059ns (86.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 19665.455 - 19662.762 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 19662.982 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207 19661.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 19661.309 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675 19662.984    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518 19663.502 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.212 19664.713    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ARESETN
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124 19664.836 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/BCLK_O[0]_i_1/O
                         net (fo=71, routed)          2.848 19667.684    design_1_i/axi_i2s_adi_0/U0/ctrl/SR[0]
    SLICE_X29Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tick_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101 19663.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 19663.955 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.500 19665.455    design_1_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X29Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tick_reg/C
                         clock pessimism              0.000 19665.455    
                         clock uncertainty           -1.362 19664.092    
    SLICE_X29Y49         FDRE (Setup_fdre_C_R)       -0.429 19663.662    design_1_i/axi_i2s_adi_0/U0/ctrl/tick_reg
  -------------------------------------------------------------------
                         required time                      19663.662    
                         arrival time                       -19667.686    
  -------------------------------------------------------------------
                         slack                                 -4.020    

Slack (VIOLATED) :        -3.990ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_1 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        4.672ns  (logic 0.642ns (13.743%)  route 4.030ns (86.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 19665.455 - 19662.762 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 19662.982 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207 19661.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 19661.309 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675 19662.984    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518 19663.502 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.212 19664.713    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ARESETN
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124 19664.836 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/BCLK_O[0]_i_1/O
                         net (fo=71, routed)          2.818 19667.654    design_1_i/axi_i2s_adi_0/U0/ctrl/SR[0]
    SLICE_X26Y47         FDSE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101 19663.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 19663.955 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.500 19665.455    design_1_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X26Y47         FDSE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/C
                         clock pessimism              0.000 19665.455    
                         clock uncertainty           -1.362 19664.092    
    SLICE_X26Y47         FDSE (Setup_fdse_C_S)       -0.429 19663.662    design_1_i/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]
  -------------------------------------------------------------------
                         required time                      19663.662    
                         arrival time                       -19667.654    
  -------------------------------------------------------------------
                         slack                                 -3.990    

Slack (VIOLATED) :        -3.990ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_1 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        4.672ns  (logic 0.642ns (13.743%)  route 4.030ns (86.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 19665.455 - 19662.762 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 19662.982 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207 19661.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 19661.309 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675 19662.984    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518 19663.502 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.212 19664.713    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ARESETN
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124 19664.836 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/BCLK_O[0]_i_1/O
                         net (fo=71, routed)          2.818 19667.654    design_1_i/axi_i2s_adi_0/U0/ctrl/SR[0]
    SLICE_X26Y47         FDSE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101 19663.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 19663.955 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.500 19665.455    design_1_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X26Y47         FDSE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]_lopt_replica/C
                         clock pessimism              0.000 19665.455    
                         clock uncertainty           -1.362 19664.092    
    SLICE_X26Y47         FDSE (Setup_fdse_C_S)       -0.429 19663.662    design_1_i/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                      19663.662    
                         arrival time                       -19667.654    
  -------------------------------------------------------------------
                         slack                                 -3.990    

Slack (VIOLATED) :        -3.986ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_1 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        4.667ns  (logic 0.642ns (13.756%)  route 4.025ns (86.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 19665.455 - 19662.762 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 19662.982 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207 19661.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 19661.309 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675 19662.984    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518 19663.502 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.212 19664.713    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ARESETN
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124 19664.836 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/BCLK_O[0]_i_1/O
                         net (fo=71, routed)          2.813 19667.648    design_1_i/axi_i2s_adi_0/U0/ctrl/SR[0]
    SLICE_X27Y47         FDSE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101 19663.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 19663.955 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.500 19665.455    design_1_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X27Y47         FDSE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/C
                         clock pessimism              0.000 19665.455    
                         clock uncertainty           -1.362 19664.092    
    SLICE_X27Y47         FDSE (Setup_fdse_C_S)       -0.429 19663.662    design_1_i/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]
  -------------------------------------------------------------------
                         required time                      19663.662    
                         arrival time                       -19667.650    
  -------------------------------------------------------------------
                         slack                                 -3.986    

Slack (VIOLATED) :        -3.986ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_1 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        4.667ns  (logic 0.642ns (13.756%)  route 4.025ns (86.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 19665.455 - 19662.762 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 19662.982 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207 19661.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 19661.309 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675 19662.984    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518 19663.502 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.212 19664.713    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ARESETN
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.124 19664.836 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/BCLK_O[0]_i_1/O
                         net (fo=71, routed)          2.813 19667.648    design_1_i/axi_i2s_adi_0/U0/ctrl/SR[0]
    SLICE_X27Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101 19663.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 19663.955 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.500 19665.455    design_1_i/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X27Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/C
                         clock pessimism              0.000 19665.455    
                         clock uncertainty           -1.362 19664.092    
    SLICE_X27Y47         FDRE (Setup_fdre_C_R)       -0.429 19663.662    design_1_i/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]
  -------------------------------------------------------------------
                         required time                      19663.662    
                         arrival time                       -19667.650    
  -------------------------------------------------------------------
                         slack                                 -3.986    

Slack (VIOLATED) :        -3.981ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_1 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        4.558ns  (logic 0.518ns (11.365%)  route 4.040ns (88.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 19665.455 - 19662.762 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 19662.982 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207 19661.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 19661.309 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675 19662.984    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518 19663.502 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          4.040 19667.541    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WE
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101 19663.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 19663.955 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.500 19665.455    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism              0.000 19665.455    
                         clock uncertainty           -1.362 19664.092    
    SLICE_X30Y47         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533 19663.559    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                      19663.559    
                         arrival time                       -19667.541    
  -------------------------------------------------------------------
                         slack                                 -3.981    

Slack (VIOLATED) :        -3.981ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.763ns  (clk_fpga_1 rise@19662.762ns - clk_fpga_0 rise@19660.000ns)
  Data Path Delay:        4.558ns  (logic 0.518ns (11.365%)  route 4.040ns (88.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 19665.455 - 19662.762 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 19662.982 - 19660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  19660.000 19660.000 r  
    PS7_X0Y0             PS7                          0.000 19660.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207 19661.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 19661.309 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675 19662.984    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518 19663.502 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          4.040 19667.541    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WE
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                  19662.762 19662.762 r  
    PS7_X0Y0             PS7                          0.000 19662.762 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101 19663.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 19663.955 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          1.500 19665.455    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X30Y47         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                         clock pessimism              0.000 19665.455    
                         clock uncertainty           -1.362 19664.092    
    SLICE_X30Y47         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533 19663.559    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                      19663.559    
                         arrival time                       -19667.541    
  -------------------------------------------------------------------
                         slack                                 -3.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.141ns (7.499%)  route 1.739ns (92.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.564     0.905    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/S_AXI_ACLK
    SLICE_X29Y48         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_reg/Q
                         net (fo=2, routed)           1.739     2.785    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            1.362     2.564    
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.061     2.625    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.478ns (24.917%)  route 1.440ns (75.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.564     0.905    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X28Y48         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.383 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           1.440     2.823    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[1]
    SLICE_X27Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.831     1.201    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X27Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            1.362     2.563    
    SLICE_X27Y46         FDRE (Hold_fdre_C_D)         0.078     2.641    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.492ns (26.710%)  route 1.350ns (73.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.564     0.905    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X28Y48         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.397 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           1.350     2.747    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[0]
    SLICE_X28Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X28Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            1.362     2.564    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)        -0.002     2.562    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.394ns (21.354%)  route 1.451ns (78.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.564     0.905    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X28Y48         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.299 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           1.451     2.750    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[2]
    SLICE_X28Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X28Y49         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            1.362     2.564    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)        -0.009     2.555    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.209ns (11.407%)  route 1.623ns (88.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.564     0.905    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          0.892     1.961    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/S_AXI_ARESETN
    SLICE_X29Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.006 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.731     2.737    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X27Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.831     1.201    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X27Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            1.362     2.563    
    SLICE_X27Y46         FDRE (Hold_fdre_C_CE)       -0.039     2.524    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.209ns (11.407%)  route 1.623ns (88.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.564     0.905    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          0.892     1.961    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/S_AXI_ARESETN
    SLICE_X29Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.006 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.731     2.737    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X27Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.831     1.201    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X27Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            1.362     2.563    
    SLICE_X27Y46         FDRE (Hold_fdre_C_CE)       -0.039     2.524    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.388ns (19.866%)  route 1.565ns (80.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.564     0.905    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X28Y48         RAMD32                                       r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.293 r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/O
                         net (fo=1, routed)           1.565     2.858    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[3]
    SLICE_X27Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.831     1.201    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X27Y46         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            1.362     2.563    
    SLICE_X27Y46         FDRE (Hold_fdre_C_D)         0.075     2.638    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.638    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.209ns (11.149%)  route 1.666ns (88.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.564     0.905    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.164     1.069 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          0.460     1.528    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ARESETN
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.573 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/BCLK_O[0]_i_1/O
                         net (fo=71, routed)          1.206     2.779    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/S_AXI_ARESETN_0
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            1.362     2.564    
    SLICE_X29Y47         FDRE (Hold_fdre_C_R)        -0.018     2.546    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.209ns (11.149%)  route 1.666ns (88.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.564     0.905    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.164     1.069 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          0.460     1.528    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ARESETN
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.573 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/BCLK_O[0]_i_1/O
                         net (fo=71, routed)          1.206     2.779    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/S_AXI_ARESETN_0
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            1.362     2.564    
    SLICE_X29Y47         FDRE (Hold_fdre_C_R)        -0.018     2.546    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@44.285ns period=88.571ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.209ns (11.149%)  route 1.666ns (88.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.724ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.564     0.905    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.164     1.069 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          0.460     1.528    design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/S_AXI_ARESETN
    SLICE_X29Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.573 r  design_1_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/BCLK_O[0]_i_1/O
                         net (fo=71, routed)          1.206     2.779    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/S_AXI_ARESETN_0
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=31, routed)          0.832     1.202    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X29Y47         FDRE                                         r  design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            1.362     2.564    
    SLICE_X29Y47         FDRE (Hold_fdre_C_R)        -0.018     2.546    design_1_i/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/REG[8].R/Q_buf_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.555ns  (logic 0.642ns (4.411%)  route 13.913ns (95.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675     2.983    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.978     5.479    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/s00_axi_aresetn
    SLICE_X28Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.603 f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_awready_i_1/O
                         net (fo=1848, routed)       11.935    17.538    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/REG[8].R/AR[0]
    SLICE_X31Y94         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/REG[8].R/Q_buf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.489    22.681    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/REG[8].R/s00_axi_aclk
    SLICE_X31Y94         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/REG[8].R/Q_buf_reg[16]/C
                         clock pessimism              0.116    22.797    
                         clock uncertainty           -0.302    22.495    
    SLICE_X31Y94         FDCE (Recov_fdce_C_CLR)     -0.405    22.090    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/REG[8].R/Q_buf_reg[16]
  -------------------------------------------------------------------
                         required time                         22.090    
                         arrival time                         -17.538    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/REG[8].R/Q_buf_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.555ns  (logic 0.642ns (4.411%)  route 13.913ns (95.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675     2.983    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.978     5.479    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/s00_axi_aresetn
    SLICE_X28Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.603 f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_awready_i_1/O
                         net (fo=1848, routed)       11.935    17.538    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/REG[8].R/AR[0]
    SLICE_X31Y94         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/REG[8].R/Q_buf_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.489    22.681    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/REG[8].R/s00_axi_aclk
    SLICE_X31Y94         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/REG[8].R/Q_buf_reg[17]/C
                         clock pessimism              0.116    22.797    
                         clock uncertainty           -0.302    22.495    
    SLICE_X31Y94         FDCE (Recov_fdce_C_CLR)     -0.405    22.090    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/REG[8].R/Q_buf_reg[17]
  -------------------------------------------------------------------
                         required time                         22.090    
                         arrival time                         -17.538    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.419ns  (logic 0.642ns (4.453%)  route 13.777ns (95.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675     2.983    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.978     5.479    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/s00_axi_aresetn
    SLICE_X28Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.603 f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_awready_i_1/O
                         net (fo=1848, routed)       11.799    17.402    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/AR[0]
    SLICE_X33Y90         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.488    22.680    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/s00_axi_aclk
    SLICE_X33Y90         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[0]/C
                         clock pessimism              0.116    22.796    
                         clock uncertainty           -0.302    22.494    
    SLICE_X33Y90         FDCE (Recov_fdce_C_CLR)     -0.405    22.089    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                         -17.402    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.419ns  (logic 0.642ns (4.453%)  route 13.777ns (95.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675     2.983    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.978     5.479    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/s00_axi_aresetn
    SLICE_X28Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.603 f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_awready_i_1/O
                         net (fo=1848, routed)       11.799    17.402    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/AR[0]
    SLICE_X33Y90         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.488    22.680    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/s00_axi_aclk
    SLICE_X33Y90         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[20]/C
                         clock pessimism              0.116    22.796    
                         clock uncertainty           -0.302    22.494    
    SLICE_X33Y90         FDCE (Recov_fdce_C_CLR)     -0.405    22.089    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[20]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                         -17.402    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.419ns  (logic 0.642ns (4.453%)  route 13.777ns (95.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675     2.983    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.978     5.479    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/s00_axi_aresetn
    SLICE_X28Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.603 f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_awready_i_1/O
                         net (fo=1848, routed)       11.799    17.402    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/AR[0]
    SLICE_X33Y90         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.488    22.680    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/s00_axi_aclk
    SLICE_X33Y90         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[22]/C
                         clock pessimism              0.116    22.796    
                         clock uncertainty           -0.302    22.494    
    SLICE_X33Y90         FDCE (Recov_fdce_C_CLR)     -0.405    22.089    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[22]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                         -17.402    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.419ns  (logic 0.642ns (4.453%)  route 13.777ns (95.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675     2.983    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.978     5.479    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/s00_axi_aresetn
    SLICE_X28Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.603 f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_awready_i_1/O
                         net (fo=1848, routed)       11.799    17.402    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/AR[0]
    SLICE_X33Y90         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.488    22.680    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/s00_axi_aclk
    SLICE_X33Y90         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[23]/C
                         clock pessimism              0.116    22.796    
                         clock uncertainty           -0.302    22.494    
    SLICE_X33Y90         FDCE (Recov_fdce_C_CLR)     -0.405    22.089    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[23]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                         -17.402    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.419ns  (logic 0.642ns (4.453%)  route 13.777ns (95.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675     2.983    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.978     5.479    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/s00_axi_aresetn
    SLICE_X28Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.603 f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_awready_i_1/O
                         net (fo=1848, routed)       11.799    17.402    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/AR[0]
    SLICE_X33Y90         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.488    22.680    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/s00_axi_aclk
    SLICE_X33Y90         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[3]/C
                         clock pessimism              0.116    22.796    
                         clock uncertainty           -0.302    22.494    
    SLICE_X33Y90         FDCE (Recov_fdce_C_CLR)     -0.405    22.089    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[6].B/Q_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                         -17.402    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/Q_buf_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.419ns  (logic 0.642ns (4.453%)  route 13.777ns (95.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675     2.983    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.978     5.479    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/s00_axi_aresetn
    SLICE_X28Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.603 f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_awready_i_1/O
                         net (fo=1848, routed)       11.799    17.402    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/AR[0]
    SLICE_X33Y90         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/Q_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.488    22.680    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/s00_axi_aclk
    SLICE_X33Y90         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/Q_buf_reg[0]/C
                         clock pessimism              0.116    22.796    
                         clock uncertainty           -0.302    22.494    
    SLICE_X33Y90         FDCE (Recov_fdce_C_CLR)     -0.405    22.089    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/Q_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                         -17.402    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/Q_buf_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.419ns  (logic 0.642ns (4.453%)  route 13.777ns (95.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675     2.983    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.978     5.479    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/s00_axi_aresetn
    SLICE_X28Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.603 f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_awready_i_1/O
                         net (fo=1848, routed)       11.799    17.402    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/AR[0]
    SLICE_X33Y90         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/Q_buf_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.488    22.680    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/s00_axi_aclk
    SLICE_X33Y90         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/Q_buf_reg[22]/C
                         clock pessimism              0.116    22.796    
                         clock uncertainty           -0.302    22.494    
    SLICE_X33Y90         FDCE (Recov_fdce_C_CLR)     -0.405    22.089    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/Q_buf_reg[22]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                         -17.402    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/Q_buf_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.419ns  (logic 0.642ns (4.453%)  route 13.777ns (95.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.675     2.983    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.518     3.501 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=45, routed)          1.978     5.479    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/s00_axi_aresetn
    SLICE_X28Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.603 f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[38].B/axi_awready_i_1/O
                         net (fo=1848, routed)       11.799    17.402    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/AR[0]
    SLICE_X33Y90         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/Q_buf_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        1.488    22.680    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/s00_axi_aclk
    SLICE_X33Y90         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/Q_buf_reg[23]/C
                         clock pessimism              0.116    22.796    
                         clock uncertainty           -0.302    22.494    
    SLICE_X33Y90         FDCE (Recov_fdce_C_CLR)     -0.405    22.089    design_1_i/FIR_reloadable_v1_0_0/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[7].B/Q_buf_reg[23]
  -------------------------------------------------------------------
                         required time                         22.089    
                         arrival time                         -17.402    
  -------------------------------------------------------------------
                         slack                                  4.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.575%)  route 0.489ns (72.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.559     0.900    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y41         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.231     1.271    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/Q[0]
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.316 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2/O
                         net (fo=41, routed)          0.258     1.574    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2_n_0
    SLICE_X23Y38         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.826     1.196    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/s00_axi_aclk
    SLICE_X23Y38         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[17]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.398%)  route 0.493ns (72.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.559     0.900    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y41         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.231     1.271    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/Q[0]
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.316 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2/O
                         net (fo=41, routed)          0.262     1.578    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2_n_0
    SLICE_X22Y38         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.826     1.196    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/s00_axi_aclk
    SLICE_X22Y38         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[18]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.398%)  route 0.493ns (72.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.559     0.900    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y41         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.231     1.271    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/Q[0]
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.316 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2/O
                         net (fo=41, routed)          0.262     1.578    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2_n_0
    SLICE_X22Y38         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.826     1.196    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/s00_axi_aclk
    SLICE_X22Y38         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[19]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.398%)  route 0.493ns (72.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.559     0.900    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y41         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.231     1.271    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/Q[0]
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.316 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2/O
                         net (fo=41, routed)          0.262     1.578    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2_n_0
    SLICE_X22Y38         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.826     1.196    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/s00_axi_aclk
    SLICE_X22Y38         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[20]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.398%)  route 0.493ns (72.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.559     0.900    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y41         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.231     1.271    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/Q[0]
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.316 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2/O
                         net (fo=41, routed)          0.262     1.578    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2_n_0
    SLICE_X22Y38         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.826     1.196    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/s00_axi_aclk
    SLICE_X22Y38         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[21]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.070    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.876%)  route 0.627ns (77.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.559     0.900    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y41         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.231     1.271    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/Q[0]
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.316 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2/O
                         net (fo=41, routed)          0.396     1.713    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2_n_0
    SLICE_X23Y33         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.821     1.191    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/s00_axi_aclk
    SLICE_X23Y33         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[22]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X23Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.876%)  route 0.627ns (77.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.559     0.900    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y41         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.231     1.271    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/Q[0]
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.316 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2/O
                         net (fo=41, routed)          0.396     1.713    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2_n_0
    SLICE_X23Y33         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.821     1.191    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/s00_axi_aclk
    SLICE_X23Y33         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[23]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X23Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.876%)  route 0.627ns (77.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.559     0.900    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y41         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.231     1.271    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/Q[0]
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.316 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2/O
                         net (fo=41, routed)          0.396     1.713    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2_n_0
    SLICE_X23Y33         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.821     1.191    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/s00_axi_aclk
    SLICE_X23Y33         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[24]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X23Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.754%)  route 0.631ns (77.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.559     0.900    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y41         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.231     1.271    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/Q[0]
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.316 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2/O
                         net (fo=41, routed)          0.401     1.717    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2_n_0
    SLICE_X22Y33         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.821     1.191    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/s00_axi_aclk
    SLICE_X22Y33         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[25]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.754%)  route 0.631ns (77.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.559     0.900    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y41         FDRE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.231     1.271    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/Q[0]
    SLICE_X21Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.316 f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2/O
                         net (fo=41, routed)          0.401     1.717    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg[40]_i_2_n_0
    SLICE_X22Y33         FDCE                                         f  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4997, routed)        0.821     1.191    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/s00_axi_aclk
    SLICE_X22Y33         FDCE                                         r  design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[26]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    design_1_i/FIR_reloadable_v1_0_1/U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/BANK1/ctrl/dut/temp_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.652    





