{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540656343707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540656343715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 12:05:43 2018 " "Processing started: Sat Oct 27 12:05:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540656343715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540656343715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540656343716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540656345031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540656345031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/vhdl/questao10-ula git kraken/subtrador/sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/vhdl/questao10-ula git kraken/subtrador/sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sub16-behavior " "Found design unit 1: Sub16-behavior" {  } { { "../Subtrador/Sub.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/Subtrador/Sub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365747 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sub16 " "Found entity 1: Sub16" {  } { { "../Subtrador/Sub.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/Subtrador/Sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540656365747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/vhdl/questao10-ula git kraken/shift2r/shift2r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/vhdl/questao10-ula git kraken/shift2r/shift2r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift2R-behavior " "Found design unit 1: Shift2R-behavior" {  } { { "../Shift2R/Shift2R.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/Shift2R/Shift2R.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365751 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift2R " "Found entity 1: Shift2R" {  } { { "../Shift2R/Shift2R.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/Shift2R/Shift2R.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540656365751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/vhdl/questao10-ula git kraken/shift 2l/shifter2l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/vhdl/questao10-ula git kraken/shift 2l/shifter2l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter2L-behavior " "Found design unit 1: Shifter2L-behavior" {  } { { "../Shift 2L/Shifter2L.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/Shift 2L/Shifter2L.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter2L " "Found entity 1: Shifter2L" {  } { { "../Shift 2L/Shifter2L.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/Shift 2L/Shifter2L.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540656365756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/vhdl/questao10-ula git kraken/somador16/somador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/vhdl/questao10-ula git kraken/somador16/somador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador16-behavior " "Found design unit 1: Somador16-behavior" {  } { { "../Somador16/Somador16.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/Somador16/Somador16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365761 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador16 " "Found entity 1: Somador16" {  } { { "../Somador16/Somador16.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/Somador16/Somador16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540656365761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/vhdl/questao10-ula git kraken/multplx 12/mux_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/vhdl/questao10-ula git kraken/multplx 12/mux_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_12-behavior " "Found design unit 1: Mux_12-behavior" {  } { { "../Multplx 12/Mux_12.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/Multplx 12/Mux_12.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365766 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_12 " "Found entity 1: Mux_12" {  } { { "../Multplx 12/Mux_12.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/Multplx 12/Mux_12.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540656365766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/vhdl/questao10-ula git kraken/xor/portxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/vhdl/questao10-ula git kraken/xor/portxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortXor-behavior " "Found design unit 1: PortXor-behavior" {  } { { "../XOR/PortXor.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/XOR/PortXor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365775 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortXor " "Found entity 1: PortXor" {  } { { "../XOR/PortXor.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/XOR/PortXor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540656365775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/vhdl/questao10-ula git kraken/nor/portnor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/vhdl/questao10-ula git kraken/nor/portnor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortNOR-behavior " "Found design unit 1: PortNOR-behavior" {  } { { "../NOR/PortNOR.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/NOR/PortNOR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365780 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortNOR " "Found entity 1: PortNOR" {  } { { "../NOR/PortNOR.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/NOR/PortNOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540656365780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/vhdl/questao10-ula git kraken/nand/notand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/vhdl/questao10-ula git kraken/nand/notand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NotAnd-behavior " "Found design unit 1: NotAnd-behavior" {  } { { "../NAND/NotAnd.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/NAND/NotAnd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365784 ""} { "Info" "ISGN_ENTITY_NAME" "1 NotAnd " "Found entity 1: NotAnd" {  } { { "../NAND/NotAnd.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/NAND/NotAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540656365784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/vhdl/questao10-ula git kraken/not/portnot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/vhdl/questao10-ula git kraken/not/portnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortNot-behavior " "Found design unit 1: PortNot-behavior" {  } { { "../NOT/PortNot.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/NOT/PortNot.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365790 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortNot " "Found entity 1: PortNot" {  } { { "../NOT/PortNot.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/NOT/PortNot.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540656365790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/vhdl/questao10-ula git kraken/or/portor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/vhdl/questao10-ula git kraken/or/portor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortOr-behavior " "Found design unit 1: PortOr-behavior" {  } { { "../OR/PortOr.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/OR/PortOr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365795 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortOr " "Found entity 1: PortOr" {  } { { "../OR/PortOr.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/OR/PortOr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540656365795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/vhdl/questao10-ula git kraken/and/qand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/vhdl/questao10-ula git kraken/and/qand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QAnd-behavior " "Found design unit 1: QAnd-behavior" {  } { { "../AND/QAnd.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/AND/QAnd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365801 ""} { "Info" "ISGN_ENTITY_NAME" "1 QAnd " "Found entity 1: QAnd" {  } { { "../AND/QAnd.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/AND/QAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540656365801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365806 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540656365806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540656365806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540656365911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QAnd QAnd:G1 " "Elaborating entity \"QAnd\" for hierarchy \"QAnd:G1\"" {  } { { "ULA.vhd" "G1" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540656365917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortOr PortOr:G2 " "Elaborating entity \"PortOr\" for hierarchy \"PortOr:G2\"" {  } { { "ULA.vhd" "G2" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540656365921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortNot PortNot:G3 " "Elaborating entity \"PortNot\" for hierarchy \"PortNot:G3\"" {  } { { "ULA.vhd" "G3" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540656365924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NotAnd NotAnd:G4 " "Elaborating entity \"NotAnd\" for hierarchy \"NotAnd:G4\"" {  } { { "ULA.vhd" "G4" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540656365929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortNOR PortNOR:G5 " "Elaborating entity \"PortNOR\" for hierarchy \"PortNOR:G5\"" {  } { { "ULA.vhd" "G5" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540656365933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortXor PortXor:G6 " "Elaborating entity \"PortXor\" for hierarchy \"PortXor:G6\"" {  } { { "ULA.vhd" "G6" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540656365936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift2R Shift2R:G7 " "Elaborating entity \"Shift2R\" for hierarchy \"Shift2R:G7\"" {  } { { "ULA.vhd" "G7" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540656365985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter2L Shifter2L:G8 " "Elaborating entity \"Shifter2L\" for hierarchy \"Shifter2L:G8\"" {  } { { "ULA.vhd" "G8" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540656365987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador16 Somador16:G11 " "Elaborating entity \"Somador16\" for hierarchy \"Somador16:G11\"" {  } { { "ULA.vhd" "G11" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540656365992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub16 Sub16:G12 " "Elaborating entity \"Sub16\" for hierarchy \"Sub16:G12\"" {  } { { "ULA.vhd" "G12" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540656365995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_12 Mux_12:G13 " "Elaborating entity \"Mux_12\" for hierarchy \"Mux_12:G13\"" {  } { { "ULA.vhd" "G13" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540656365998 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Input PortXor:G6\|PortNot:G3 16 1 " "Actual width (16) of port \"Input\" on instance \"PortXor:G6\|PortNot:G3\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "../XOR/PortXor.vhd" "G3" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/XOR/PortXor.vhd" 47 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1540656366138 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Output PortXor:G6\|PortNot:G3 16 1 " "Actual width (16) of port \"Output\" on instance \"PortXor:G6\|PortNot:G3\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "../XOR/PortXor.vhd" "G3" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/XOR/PortXor.vhd" 47 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1540656366138 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Input_a PortXor:G6\|PortOr:G2 16 1 " "Actual width (16) of port \"Input_a\" on instance \"PortXor:G6\|PortOr:G2\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "../XOR/PortXor.vhd" "G2" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/XOR/PortXor.vhd" 46 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1540656366139 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Input_b PortXor:G6\|PortOr:G2 16 1 " "Actual width (16) of port \"Input_b\" on instance \"PortXor:G6\|PortOr:G2\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "../XOR/PortXor.vhd" "G2" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/XOR/PortXor.vhd" 46 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1540656366139 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Output PortXor:G6\|PortOr:G2 16 1 " "Actual width (16) of port \"Output\" on instance \"PortXor:G6\|PortOr:G2\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "../XOR/PortXor.vhd" "G2" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/XOR/PortXor.vhd" 46 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1540656366139 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Input_a PortNOR:G5 16 1 " "Actual width (16) of port \"Input_a\" on instance \"PortNOR:G5\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "ULA.vhd" "G5" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 117 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1540656366139 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Input_b PortNOR:G5 16 1 " "Actual width (16) of port \"Input_b\" on instance \"PortNOR:G5\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "ULA.vhd" "G5" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 117 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1540656366140 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Output PortNOR:G5 16 1 " "Actual width (16) of port \"Output\" on instance \"PortNOR:G5\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "ULA.vhd" "G5" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 117 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1540656366140 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Input_a NotAnd:G4 16 1 " "Actual width (16) of port \"Input_a\" on instance \"NotAnd:G4\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "ULA.vhd" "G4" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 116 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1540656366140 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Input_b NotAnd:G4 16 1 " "Actual width (16) of port \"Input_b\" on instance \"NotAnd:G4\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "ULA.vhd" "G4" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 116 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1540656366140 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Output NotAnd:G4 16 1 " "Actual width (16) of port \"Output\" on instance \"NotAnd:G4\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "ULA.vhd" "G4" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 116 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1540656366140 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Input PortNot:G3 16 1 " "Actual width (16) of port \"Input\" on instance \"PortNot:G3\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "ULA.vhd" "G3" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 115 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1540656366140 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Output PortNot:G3 16 1 " "Actual width (16) of port \"Output\" on instance \"PortNot:G3\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "ULA.vhd" "G3" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 115 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1540656366140 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Input_a PortOr:G2 16 1 " "Actual width (16) of port \"Input_a\" on instance \"PortOr:G2\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "ULA.vhd" "G2" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 114 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1540656366140 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Input_b PortOr:G2 16 1 " "Actual width (16) of port \"Input_b\" on instance \"PortOr:G2\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "ULA.vhd" "G2" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 114 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1540656366141 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "Output PortOr:G2 16 1 " "Actual width (16) of port \"Output\" on instance \"PortOr:G2\" is not compatible with the formal port width (1) declared by the instantiated entity" {  } { { "ULA.vhd" "G2" { Text "E:/Documentos/VHDL/Questao10-ULA GIT KRAKEN/ULA/ULA.vhd" 114 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1540656366141 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1540656366161 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540656366408 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 27 12:06:06 2018 " "Processing ended: Sat Oct 27 12:06:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540656366408 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540656366408 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540656366408 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540656366408 ""}
