==28101== Cachegrind, a cache and branch-prediction profiler
==28101== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28101== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28101== Command: ./mser .
==28101== 
--28101-- warning: L3 cache found, using its data for the LL simulation.
--28101-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28101-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
FIFO cache replacement will be used
==28101== 
==28101== Process terminating with default action of signal 15 (SIGTERM)
==28101==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28101==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28101== 
==28101== I   refs:      1,779,769,094
==28101== I1  misses:            1,206
==28101== LLi misses:            1,202
==28101== I1  miss rate:          0.00%
==28101== LLi miss rate:          0.00%
==28101== 
==28101== D   refs:        748,128,668  (506,649,736 rd   + 241,478,932 wr)
==28101== D1  misses:        1,850,666  (    646,425 rd   +   1,204,241 wr)
==28101== LLd misses:        1,094,603  (     43,091 rd   +   1,051,512 wr)
==28101== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28101== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==28101== 
==28101== LL refs:           1,851,872  (    647,631 rd   +   1,204,241 wr)
==28101== LL misses:         1,095,805  (     44,293 rd   +   1,051,512 wr)
==28101== LL miss rate:            0.0% (        0.0%     +         0.4%  )
