INTSTYLE=ise
INFILE=C:\Users\tniel\OneDrive\Dokumenter\GitHub\DigitalTeknikProjekt\FPGA\Three_week_course_F22\SigGenSpiControl.ncd
OUTFILE=C:\Users\tniel\OneDrive\Dokumenter\GitHub\DigitalTeknikProjekt\FPGA\Three_week_course_F22\SigGenSpiControl.bit
FAMILY=Spartan3E
PART=xc3s100e-4cp132
WORKINGDIR=C:\Users\tniel\OneDrive\Dokumenter\GitHub\DigitalTeknikProjekt\FPGA\Three_week_course_F22
LICENSE=WebPack
USER_INFO=212393944_0_0_411
