// Seed: 4255669033
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(negedge 1) {1, 1} <= 1;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1
  );
  wire id_4;
  initial id_1 = id_2 == id_3#(.id_2(1));
endmodule
