

================================================================
== Vivado HLS Report for 'aes128_encrypt_block_hw'
================================================================
* Date:           Thu Apr 12 20:25:26 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.498|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3802|  5650|  3802|  5650|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+------+-----+------+---------+
        |                                 |                      |   Latency  |  Interval  | Pipeline|
        |             Instance            |        Module        | min |  max | min |  max |   Type  |
        +---------------------------------+----------------------+-----+------+-----+------+---------+
        |grp_aes128_mix_columns_h_fu_308  |aes128_mix_columns_h  |  141|   141|  141|   141|   none  |
        |grp_aes128_expand_key_hw_fu_313  |aes128_expand_key_hw  |  994|  1794|  994|  1794|   none  |
        |grp_aes128_shift_rows_hw_fu_324  |aes128_shift_rows_hw  |    9|   117|    9|   117|   none  |
        |grp_aes128_extract_round_fu_329  |aes128_extract_round  |   41|    41|   41|    41|   none  |
        |grp_aes128_add_round_key_fu_338  |aes128_add_round_key  |   33|    33|   33|    33|   none  |
        +---------------------------------+----------------------+-----+------+-----+------+---------+

        * Loop: 
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |    24|    24|          6|          -|          -|     4|    no    |
        | + Loop 1.1  |     4|     4|          1|          -|          -|     4|    no    |
        |- Loop 2     |  2520|  3492| 280 ~ 388 |          -|          -|     9|    no    |
        | + Loop 2.1  |    48|    48|          3|          -|          -|    16|    no    |
        |- Loop 3     |    48|    48|          3|          -|          -|    16|    no    |
        |- Loop 4     |    56|    56|         14|          -|          -|     4|    no    |
        | + Loop 4.1  |    12|    12|          3|          -|          -|     4|    no    |
        +-------------+------+------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    248|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|    1096|   3021|
|Memory           |        2|      -|      32|      4|
|Multiplexer      |        -|      -|       -|    630|
|Register         |        -|      -|     166|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|    1294|   3903|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|       1|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------------+----------------------+---------+-------+-----+------+
    |grp_aes128_add_round_key_fu_338  |aes128_add_round_key  |        0|      0|   17|    79|
    |grp_aes128_expand_key_hw_fu_313  |aes128_expand_key_hw  |        2|      0|  346|   782|
    |grp_aes128_extract_round_fu_329  |aes128_extract_round  |        0|      0|   33|   128|
    |grp_aes128_mix_columns_h_fu_308  |aes128_mix_columns_h  |        0|      0|  666|  1863|
    |grp_aes128_shift_rows_hw_fu_324  |aes128_shift_rows_hw  |        0|      0|   34|   169|
    +---------------------------------+----------------------+---------+-------+-----+------+
    |Total                            |                      |        2|      0| 1096|  3021|
    +---------------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |state_U         |aes128_encrypt_blhbi  |        0|  16|   2|    16|    8|     1|          128|
    |round_key_U     |aes128_encrypt_blhbi  |        0|  16|   2|    16|    8|     1|          128|
    |expanded_key_U  |aes128_encrypt_bljbC  |        1|   0|   0|   176|    8|     1|         1408|
    |sbox_hw_U       |aes128_expand_keycud  |        1|   0|   0|   256|    8|     1|         2048|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                      |        2|  32|   4|   464|   32|     4|         3712|
    +----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_11_fu_354_p2                    |     +    |      0|  0|  12|           3|           1|
    |i_12_fu_452_p2                    |     +    |      0|  0|  15|           5|           1|
    |i_13_fu_435_p2                    |     +    |      0|  0|  13|           4|           1|
    |i_14_fu_478_p2                    |     +    |      0|  0|  12|           3|           1|
    |i_3_fu_424_p2                     |     +    |      0|  0|  15|           5|           1|
    |j_6_fu_366_p2                     |     +    |      0|  0|  12|           3|           1|
    |j_7_fu_506_p2                     |     +    |      0|  0|  12|           3|           1|
    |tmp_29_fu_389_p2                  |     +    |      0|  0|  13|           4|           4|
    |tmp_33_fu_524_p2                  |     +    |      0|  0|  13|           4|           4|
    |tmp_35_fu_534_p2                  |     +    |      0|  0|  13|           4|           4|
    |ap_block_state3                   |    and   |      0|  0|   2|           1|           1|
    |sin_V_data_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |sin_V_data_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |sout_V_data_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |sout_V_data_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |sout_V_last_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |sout_V_last_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_348_p2               |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_399_p2               |   icmp   |      0|  0|   9|           4|           4|
    |exitcond3_fu_360_p2               |   icmp   |      0|  0|   9|           3|           4|
    |exitcond4_fu_472_p2               |   icmp   |      0|  0|   9|           3|           4|
    |exitcond_fu_500_p2                |   icmp   |      0|  0|   9|           3|           4|
    |exitcond_i2_fu_446_p2             |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_i_fu_418_p2              |   icmp   |      0|  0|  11|           5|           6|
    |sin_V_data_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |sout_V_data_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |sout_V_last_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_V_fu_539_p2              |   icmp   |      0|  0|   9|           4|           2|
    |ap_block_state22_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state25                  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 248|          83|          65|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |                         Name                        | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                            |  133|         29|    1|         29|
    |expanded_key_address0                                |   15|          3|    8|         24|
    |expanded_key_ce0                                     |   15|          3|    1|          3|
    |expanded_key_we0                                     |    9|          2|    1|          2|
    |grp_aes128_extract_round_fu_329_expanded_key_offset  |   21|          4|   10|         40|
    |i_1_reg_252                                          |    9|          2|    4|          8|
    |i_2_reg_286                                          |    9|          2|    3|          6|
    |i_i1_reg_275                                         |    9|          2|    5|         10|
    |i_i_reg_264                                          |    9|          2|    5|         10|
    |i_reg_230                                            |    9|          2|    3|          6|
    |j_1_reg_297                                          |    9|          2|    3|          6|
    |j_reg_241                                            |    9|          2|    3|          6|
    |round_key_address0                                   |   15|          3|    4|         12|
    |round_key_ce0                                        |   15|          3|    1|          3|
    |round_key_we0                                        |    9|          2|    1|          2|
    |sbox_hw_address0                                     |   21|          4|    8|         32|
    |sin_TDATA_blk_n                                      |    9|          2|    1|          2|
    |sin_V_data_V_0_data_out                              |    9|          2|    8|         16|
    |sin_V_data_V_0_state                                 |   15|          3|    2|          6|
    |sin_V_dest_V_0_state                                 |   15|          3|    2|          6|
    |sout_TDATA_blk_n                                     |    9|          2|    1|          2|
    |sout_V_data_V_1_data_out                             |    9|          2|    8|         16|
    |sout_V_data_V_1_state                                |   15|          3|    2|          6|
    |sout_V_dest_V_1_state                                |   15|          3|    2|          6|
    |sout_V_id_V_1_state                                  |   15|          3|    2|          6|
    |sout_V_keep_V_1_state                                |   15|          3|    2|          6|
    |sout_V_last_V_1_data_out                             |    9|          2|    1|          2|
    |sout_V_last_V_1_state                                |   15|          3|    2|          6|
    |sout_V_strb_V_1_state                                |   15|          3|    2|          6|
    |sout_V_user_V_1_state                                |   15|          3|    2|          6|
    |state_address0                                       |   47|         10|    4|         40|
    |state_ce0                                            |   27|          5|    1|          5|
    |state_d0                                             |   33|          6|    8|         48|
    |state_we0                                            |   27|          5|    1|          5|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                |  630|        130|  112|        389|
    +-----------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  28|   0|   28|          0|
    |grp_aes128_add_round_key_fu_338_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes128_expand_key_hw_fu_313_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes128_extract_round_fu_329_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes128_mix_columns_h_fu_308_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes128_shift_rows_hw_fu_324_ap_start_reg  |   1|   0|    1|          0|
    |i_11_reg_553                                  |   3|   0|    3|          0|
    |i_12_reg_600                                  |   5|   0|    5|          0|
    |i_13_reg_587                                  |   4|   0|    4|          0|
    |i_14_reg_623                                  |   3|   0|    3|          0|
    |i_1_reg_252                                   |   4|   0|    4|          0|
    |i_2_cast_reg_615                              |   3|   0|    4|          1|
    |i_2_reg_286                                   |   3|   0|    3|          0|
    |i_3_reg_577                                   |   5|   0|    5|          0|
    |i_cast_reg_545                                |   3|   0|    4|          1|
    |i_i1_reg_275                                  |   5|   0|    5|          0|
    |i_i_reg_264                                   |   5|   0|    5|          0|
    |i_reg_230                                     |   3|   0|    3|          0|
    |j_1_reg_297                                   |   3|   0|    3|          0|
    |j_7_reg_636                                   |   3|   0|    3|          0|
    |j_reg_241                                     |   3|   0|    3|          0|
    |sin_V_data_V_0_payload_A                      |   8|   0|    8|          0|
    |sin_V_data_V_0_payload_B                      |   8|   0|    8|          0|
    |sin_V_data_V_0_sel_rd                         |   1|   0|    1|          0|
    |sin_V_data_V_0_sel_wr                         |   1|   0|    1|          0|
    |sin_V_data_V_0_state                          |   2|   0|    2|          0|
    |sin_V_dest_V_0_state                          |   2|   0|    2|          0|
    |sout_V_data_V_1_payload_A                     |   8|   0|    8|          0|
    |sout_V_data_V_1_payload_B                     |   8|   0|    8|          0|
    |sout_V_data_V_1_sel_rd                        |   1|   0|    1|          0|
    |sout_V_data_V_1_sel_wr                        |   1|   0|    1|          0|
    |sout_V_data_V_1_state                         |   2|   0|    2|          0|
    |sout_V_dest_V_1_sel_rd                        |   1|   0|    1|          0|
    |sout_V_dest_V_1_state                         |   2|   0|    2|          0|
    |sout_V_id_V_1_sel_rd                          |   1|   0|    1|          0|
    |sout_V_id_V_1_state                           |   2|   0|    2|          0|
    |sout_V_keep_V_1_sel_rd                        |   1|   0|    1|          0|
    |sout_V_keep_V_1_state                         |   2|   0|    2|          0|
    |sout_V_last_V_1_payload_A                     |   1|   0|    1|          0|
    |sout_V_last_V_1_payload_B                     |   1|   0|    1|          0|
    |sout_V_last_V_1_sel_rd                        |   1|   0|    1|          0|
    |sout_V_last_V_1_sel_wr                        |   1|   0|    1|          0|
    |sout_V_last_V_1_state                         |   2|   0|    2|          0|
    |sout_V_strb_V_1_sel_rd                        |   1|   0|    1|          0|
    |sout_V_strb_V_1_state                         |   2|   0|    2|          0|
    |sout_V_user_V_1_sel_rd                        |   1|   0|    1|          0|
    |sout_V_user_V_1_state                         |   2|   0|    2|          0|
    |state_addr_5_reg_605                          |   4|   0|    4|          0|
    |state_addr_6_reg_582                          |   4|   0|    4|          0|
    |tmp_31_reg_628                                |   2|   0|    4|          2|
    |tmp_41_cast_reg_569                           |   4|   0|   10|          6|
    |tmp_last_V_reg_646                            |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 166|   0|  176|         10|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+--------------+-------------------------+--------------+
|  RTL Ports  | Dir | Bits|   Protocol   |      Source Object      |    C Type    |
+-------------+-----+-----+--------------+-------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_none | aes128_encrypt_block_hw | return value |
|ap_rst_n     |  in |    1| ap_ctrl_none | aes128_encrypt_block_hw | return value |
|sin_TDATA    |  in |    8|     axis     |       sin_V_data_V      |    pointer   |
|sin_TVALID   |  in |    1|     axis     |       sin_V_dest_V      |    pointer   |
|sin_TREADY   | out |    1|     axis     |       sin_V_dest_V      |    pointer   |
|sin_TDEST    |  in |    1|     axis     |       sin_V_dest_V      |    pointer   |
|sin_TKEEP    |  in |    1|     axis     |       sin_V_keep_V      |    pointer   |
|sin_TSTRB    |  in |    1|     axis     |       sin_V_strb_V      |    pointer   |
|sin_TUSER    |  in |    1|     axis     |       sin_V_user_V      |    pointer   |
|sin_TLAST    |  in |    1|     axis     |       sin_V_last_V      |    pointer   |
|sin_TID      |  in |    1|     axis     |        sin_V_id_V       |    pointer   |
|sout_TDATA   | out |    8|     axis     |      sout_V_data_V      |    pointer   |
|sout_TREADY  |  in |    1|     axis     |      sout_V_data_V      |    pointer   |
|sout_TVALID  | out |    1|     axis     |      sout_V_dest_V      |    pointer   |
|sout_TDEST   | out |    1|     axis     |      sout_V_dest_V      |    pointer   |
|sout_TKEEP   | out |    1|     axis     |      sout_V_keep_V      |    pointer   |
|sout_TSTRB   | out |    1|     axis     |      sout_V_strb_V      |    pointer   |
|sout_TUSER   | out |    1|     axis     |      sout_V_user_V      |    pointer   |
|sout_TLAST   | out |    1|     axis     |      sout_V_last_V      |    pointer   |
|sout_TID     | out |    1|     axis     |       sout_V_id_V       |    pointer   |
+-------------+-----+-----+--------------+-------------------------+--------------+

