interface uart_if(input bit wb_clk_i);
	logic wb_rst_i;
	logic [2:0]wb_adr_i;
	logic [7:0]wb_dat_i;
	logic [7:0]wb_dat_o;
	logic [3:0]wb_sel_i;
	logic wb_we_i;
	logic wb_cyc_i,wb_stb_i;
	logic wb_ack_o,int_o;
	logic stx_pad_o,srx_pad_i;

	clocking drv_cb @(posedge wb_clk_i);
		default input #1 output #1;	
		output wb_rst_i,wb_we_i,wb_cyc_i,wb_stb_i,srx_pad_i;
		output wb_adr_i;
		output wb_sel_i;
		output wb_dat_i;
		input wb_ack_o,int_o,stx_pad_o;
		input wb_dat_o;
	endclocking

	clocking mon_cb @(posedge wb_clk_i); 
		default input #1 output #1;	
		input wb_rst_i,wb_we_i,wb_cyc_i,wb_stb_i,srx_pad_i ;
		input wb_adr_i;
		input wb_sel_i;
		input wb_dat_i;
		input wb_ack_o,int_o,stx_pad_o;
		input wb_dat_o;
	endclocking

	modport DRV_MP (clocking drv_cb);
	modport MON_MP (clocking mon_cb);
endinterface
