Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep 12 13:15:12 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/square8/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (8)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src1_reg[0]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src1_reg[0]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

src0_
src1_
src2_
src3_
src4_
src5_
src6_
src7_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   75          inf        0.000                      0                   75           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.144ns  (logic 4.297ns (52.758%)  route 3.847ns (47.242%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src1_reg[4]/Q
                         net (fo=7, routed)           0.730     1.043    compressor/comp/gpc0/lut6_2_inst1/I0
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/lut6_2_inst1/LUT6/I0
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215     1.258 r  compressor/comp/gpc0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.258    compressor/comp/gpc0/lut6_2_inst1_n_1
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.670 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.841     2.511    compressor/comp/gpc23/lut5_prop3_0[4]
    SLICE_X1Y57                                                       r  compressor/comp/gpc23/lut5_prop3/I4
    SLICE_X1Y57          LUT5 (Prop_lut5_I4_O)        0.097     2.608 r  compressor/comp/gpc23/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.608    compressor/comp/gpc23/lut5_prop3_n_0
    SLICE_X1Y57                                                       r  compressor/comp/gpc23/carry4_inst0/S[3]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.907 r  compressor/comp/gpc23/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     3.730    compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_gene6_0[4]
    SLICE_X0Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_prop6/I1
    SLICE_X0Y58          LUT2 (Prop_lut2_I1_O)        0.097     3.827 r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_prop6/O
                         net (fo=1, routed)           0.000     3.827    compressor/ra/ra/rowadder_0/cascade_fa_10/prop[6]
    SLICE_X0Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst1/S[2]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.128 r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.128    compressor/ra/ra/rowadder_0/cascade_fa_10/carryout[7]
    SLICE_X0Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst2/CI
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.248 r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst2/CO[1]
                         net (fo=1, routed)           1.454     5.701    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.443     8.144 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.144    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.976ns  (logic 4.387ns (55.001%)  route 3.589ns (44.999%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src1_reg[4]/Q
                         net (fo=7, routed)           0.730     1.043    compressor/comp/gpc0/lut6_2_inst1/I0
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/lut6_2_inst1/LUT6/I0
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215     1.258 r  compressor/comp/gpc0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.258    compressor/comp/gpc0/lut6_2_inst1_n_1
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.670 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.841     2.511    compressor/comp/gpc23/lut5_prop3_0[4]
    SLICE_X1Y57                                                       r  compressor/comp/gpc23/lut5_prop3/I4
    SLICE_X1Y57          LUT5 (Prop_lut5_I4_O)        0.097     2.608 r  compressor/comp/gpc23/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.608    compressor/comp/gpc23/lut5_prop3_n_0
    SLICE_X1Y57                                                       r  compressor/comp/gpc23/carry4_inst0/S[3]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.907 r  compressor/comp/gpc23/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     3.730    compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_gene6_0[4]
    SLICE_X0Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_prop6/I1
    SLICE_X0Y58          LUT2 (Prop_lut2_I1_O)        0.097     3.827 r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_prop6/O
                         net (fo=1, routed)           0.000     3.827    compressor/ra/ra/rowadder_0/cascade_fa_10/prop[6]
    SLICE_X0Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst1/S[2]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.128 r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.128    compressor/ra/ra/rowadder_0/cascade_fa_10/carryout[7]
    SLICE_X0Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst2/CI
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.358 r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst2/O[1]
                         net (fo=1, routed)           1.195     5.553    dst9_OBUF[0]
    U12                                                               r  dst9_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.423     7.976 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.976    dst9[0]
    U12                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.893ns  (logic 4.307ns (54.563%)  route 3.586ns (45.437%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src1_reg[4]/Q
                         net (fo=7, routed)           0.730     1.043    compressor/comp/gpc0/lut6_2_inst1/I0
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/lut6_2_inst1/LUT6/I0
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215     1.258 r  compressor/comp/gpc0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.258    compressor/comp/gpc0/lut6_2_inst1_n_1
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.670 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.841     2.511    compressor/comp/gpc23/lut5_prop3_0[4]
    SLICE_X1Y57                                                       r  compressor/comp/gpc23/lut5_prop3/I4
    SLICE_X1Y57          LUT5 (Prop_lut5_I4_O)        0.097     2.608 r  compressor/comp/gpc23/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.608    compressor/comp/gpc23/lut5_prop3_n_0
    SLICE_X1Y57                                                       r  compressor/comp/gpc23/carry4_inst0/S[3]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.907 r  compressor/comp/gpc23/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     3.730    compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_gene6_0[4]
    SLICE_X0Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_prop6/I1
    SLICE_X0Y58          LUT2 (Prop_lut2_I1_O)        0.097     3.827 r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_prop6/O
                         net (fo=1, routed)           0.000     3.827    compressor/ra/ra/rowadder_0/cascade_fa_10/prop[6]
    SLICE_X0Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst1/S[2]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.128 r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.128    compressor/ra/ra/rowadder_0/cascade_fa_10/carryout[7]
    SLICE_X0Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst2/CI
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.287 r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst2/O[0]
                         net (fo=1, routed)           1.193     5.479    dst8_OBUF[0]
    V12                                                               r  dst8_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.414     7.893 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.893    dst8[0]
    V12                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.803ns  (logic 4.512ns (57.823%)  route 3.291ns (42.177%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src1_reg[4]/Q
                         net (fo=7, routed)           0.730     1.043    compressor/comp/gpc0/lut6_2_inst1/I0
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/lut6_2_inst1/LUT6/I0
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215     1.258 r  compressor/comp/gpc0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.258    compressor/comp/gpc0/lut6_2_inst1_n_1
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     1.427 r  compressor/comp/gpc0/carry4_inst0/O[1]
                         net (fo=4, routed)           0.652     2.079    compressor/comp/gpc22/lut6_2_inst1/I4
    SLICE_X0Y55                                                       r  compressor/comp/gpc22/lut6_2_inst1/LUT6/I4
    SLICE_X0Y55          LUT6 (Prop_lut6_I4_O)        0.225     2.304 r  compressor/comp/gpc22/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.304    compressor/comp/gpc22/lut6_2_inst1_n_1
    SLICE_X0Y55                                                       r  compressor/comp/gpc22/carry4_inst0/S[1]
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.736 r  compressor/comp/gpc22/carry4_inst0/O[2]
                         net (fo=2, routed)           0.605     3.341    compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_gene4_0[2]
    SLICE_X0Y57                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_prop2/I1
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.230     3.571 r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_prop2/O
                         net (fo=1, routed)           0.000     3.571    compressor/ra/ra/rowadder_0/cascade_fa_10/prop[2]
    SLICE_X0Y57                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst0/S[2]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.872 r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.872    compressor/ra/ra/rowadder_0/cascade_fa_10/carryout[3]
    SLICE_X0Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst1/CI
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.102 r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst1/O[1]
                         net (fo=1, routed)           1.304     5.406    dst5_OBUF[0]
    U14                                                               r  dst5_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.397     7.803 r  dst5_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.803    dst5[0]
    U14                                                               r  dst5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.770ns  (logic 4.162ns (53.567%)  route 3.608ns (46.433%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src1_reg[4]/Q
                         net (fo=7, routed)           0.730     1.043    compressor/comp/gpc0/lut6_2_inst1/I0
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/lut6_2_inst1/LUT6/I0
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215     1.258 r  compressor/comp/gpc0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.258    compressor/comp/gpc0/lut6_2_inst1_n_1
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.670 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.841     2.511    compressor/comp/gpc23/lut5_prop3_0[4]
    SLICE_X1Y57                                                       r  compressor/comp/gpc23/lut5_prop3/I4
    SLICE_X1Y57          LUT5 (Prop_lut5_I4_O)        0.097     2.608 r  compressor/comp/gpc23/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.608    compressor/comp/gpc23/lut5_prop3_n_0
    SLICE_X1Y57                                                       r  compressor/comp/gpc23/carry4_inst0/S[3]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.907 r  compressor/comp/gpc23/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.822     3.730    compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_gene6_0[4]
    SLICE_X0Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_gene6/I1
    SLICE_X0Y58          LUT2 (Prop_lut2_I1_O)        0.103     3.833 r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_gene6/O
                         net (fo=1, routed)           0.000     3.833    compressor/ra/ra/rowadder_0/cascade_fa_10/gene[6]
    SLICE_X0Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst1/DI[2]
    SLICE_X0Y58          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     4.124 r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst1/O[3]
                         net (fo=1, routed)           1.214     5.338    dst7_OBUF[0]
    V10                                                               r  dst7_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.432     7.770 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.770    dst7[0]
    V10                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.763ns  (logic 4.442ns (57.216%)  route 3.321ns (42.784%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src1_reg[4]/Q
                         net (fo=7, routed)           0.730     1.043    compressor/comp/gpc0/lut6_2_inst1/I0
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/lut6_2_inst1/LUT6/I0
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215     1.258 r  compressor/comp/gpc0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.258    compressor/comp/gpc0/lut6_2_inst1_n_1
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     1.427 r  compressor/comp/gpc0/carry4_inst0/O[1]
                         net (fo=4, routed)           0.652     2.079    compressor/comp/gpc22/lut6_2_inst1/I4
    SLICE_X0Y55                                                       r  compressor/comp/gpc22/lut6_2_inst1/LUT6/I4
    SLICE_X0Y55          LUT6 (Prop_lut6_I4_O)        0.225     2.304 r  compressor/comp/gpc22/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.304    compressor/comp/gpc22/lut6_2_inst1_n_1
    SLICE_X0Y55                                                       r  compressor/comp/gpc22/carry4_inst0/S[1]
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.736 r  compressor/comp/gpc22/carry4_inst0/O[2]
                         net (fo=2, routed)           0.605     3.341    compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_gene4_0[2]
    SLICE_X0Y57                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_prop2/I1
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.230     3.571 r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_prop2/O
                         net (fo=1, routed)           0.000     3.571    compressor/ra/ra/rowadder_0/cascade_fa_10/prop[2]
    SLICE_X0Y57                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst0/S[2]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.872 r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.872    compressor/ra/ra/rowadder_0/cascade_fa_10/carryout[3]
    SLICE_X0Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst1/CI
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.031 r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst1/O[0]
                         net (fo=1, routed)           1.334     5.365    dst4_OBUF[0]
    V14                                                               r  dst4_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.398     7.763 r  dst4_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.763    dst4[0]
    V14                                                               r  dst4[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 4.484ns (58.537%)  route 3.176ns (41.463%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src1_reg[4]/Q
                         net (fo=7, routed)           0.730     1.043    compressor/comp/gpc0/lut6_2_inst1/I0
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/lut6_2_inst1/LUT6/I0
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215     1.258 r  compressor/comp/gpc0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.258    compressor/comp/gpc0/lut6_2_inst1_n_1
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     1.427 r  compressor/comp/gpc0/carry4_inst0/O[1]
                         net (fo=4, routed)           0.652     2.079    compressor/comp/gpc22/lut6_2_inst1/I4
    SLICE_X0Y55                                                       r  compressor/comp/gpc22/lut6_2_inst1/LUT6/I4
    SLICE_X0Y55          LUT6 (Prop_lut6_I4_O)        0.225     2.304 r  compressor/comp/gpc22/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.304    compressor/comp/gpc22/lut6_2_inst1_n_1
    SLICE_X0Y55                                                       r  compressor/comp/gpc22/carry4_inst0/S[1]
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.736 r  compressor/comp/gpc22/carry4_inst0/O[2]
                         net (fo=2, routed)           0.605     3.341    compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_gene4_0[2]
    SLICE_X0Y57                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_prop2/I1
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.230     3.571 r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_prop2/O
                         net (fo=1, routed)           0.000     3.571    compressor/ra/ra/rowadder_0/cascade_fa_10/prop[2]
    SLICE_X0Y57                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst0/S[2]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.872 r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.872    compressor/ra/ra/rowadder_0/cascade_fa_10/carryout[3]
    SLICE_X0Y58                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst1/CI
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.053 r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst1/O[2]
                         net (fo=1, routed)           1.189     5.242    dst6_OBUF[0]
    V11                                                               r  dst6_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.418     7.661 r  dst6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.661    dst6[0]
    V11                                                               r  dst6[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.510ns  (logic 4.291ns (57.139%)  route 3.219ns (42.861%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src1_reg[4]/Q
                         net (fo=7, routed)           0.730     1.043    compressor/comp/gpc0/lut6_2_inst1/I0
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/lut6_2_inst1/LUT6/I0
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215     1.258 r  compressor/comp/gpc0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.258    compressor/comp/gpc0/lut6_2_inst1_n_1
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     1.427 r  compressor/comp/gpc0/carry4_inst0/O[1]
                         net (fo=4, routed)           0.652     2.079    compressor/comp/gpc22/lut6_2_inst1/I4
    SLICE_X0Y55                                                       r  compressor/comp/gpc22/lut6_2_inst1/LUT6/I4
    SLICE_X0Y55          LUT6 (Prop_lut6_I4_O)        0.225     2.304 r  compressor/comp/gpc22/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.304    compressor/comp/gpc22/lut6_2_inst1_n_1
    SLICE_X0Y55                                                       r  compressor/comp/gpc22/carry4_inst0/S[1]
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.736 r  compressor/comp/gpc22/carry4_inst0/O[2]
                         net (fo=2, routed)           0.605     3.341    compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_gene4_0[2]
    SLICE_X0Y57                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_gene2/I1
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.236     3.577 r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_gene2/O
                         net (fo=1, routed)           0.000     3.577    compressor/ra/ra/rowadder_0/cascade_fa_10/gene[2]
    SLICE_X0Y57                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst0/DI[2]
    SLICE_X0Y57          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     3.868 r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst0/O[3]
                         net (fo=1, routed)           1.232     5.100    dst3_OBUF[0]
    T13                                                               r  dst3_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.410     7.510 r  dst3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.510    dst3[0]
    T13                                                               r  dst3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 4.176ns (55.668%)  route 3.326ns (44.332%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src1_reg[4]/Q
                         net (fo=7, routed)           0.730     1.043    compressor/comp/gpc0/lut6_2_inst1/I0
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/lut6_2_inst1/LUT6/I0
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215     1.258 r  compressor/comp/gpc0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.258    compressor/comp/gpc0/lut6_2_inst1_n_1
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     1.427 r  compressor/comp/gpc0/carry4_inst0/O[1]
                         net (fo=4, routed)           0.652     2.079    compressor/comp/gpc22/lut6_2_inst1/I4
    SLICE_X0Y55                                                       r  compressor/comp/gpc22/lut6_2_inst1/LUT6/I4
    SLICE_X0Y55          LUT6 (Prop_lut6_I4_O)        0.225     2.304 r  compressor/comp/gpc22/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.304    compressor/comp/gpc22/lut6_2_inst1_n_1
    SLICE_X0Y55                                                       r  compressor/comp/gpc22/carry4_inst0/S[1]
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.736 r  compressor/comp/gpc22/carry4_inst0/O[2]
                         net (fo=2, routed)           0.605     3.341    compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_gene4_0[2]
    SLICE_X0Y57                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_prop2/I1
    SLICE_X0Y57          LUT2 (Prop_lut2_I1_O)        0.230     3.571 r  compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_prop2/O
                         net (fo=1, routed)           0.000     3.571    compressor/ra/ra/rowadder_0/cascade_fa_10/prop[2]
    SLICE_X0Y57                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst0/S[2]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.760 r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst0/O[2]
                         net (fo=1, routed)           1.338     5.099    dst2_OBUF[0]
    U13                                                               r  dst2_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.403     7.501 r  dst2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.501    dst2[0]
    U13                                                               r  dst2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.427ns  (logic 3.984ns (53.650%)  route 3.442ns (46.350%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src0_reg[0]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[0]/Q
                         net (fo=3, routed)           0.509     0.850    compressor/comp/gpc0/src0[0]
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/lut2_prop0/I1
    SLICE_X1Y55          LUT2 (Prop_lut2_I1_O)        0.097     0.947 r  compressor/comp/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     0.947    compressor/comp/gpc0/lut2_prop0_n_0
    SLICE_X1Y55                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.134 r  compressor/comp/gpc0/carry4_inst0/O[0]
                         net (fo=2, routed)           0.862     1.995    compressor/comp/gpc22/dst[0]
    SLICE_X0Y55                                                       r  compressor/comp/gpc22/lut5_prop0/I4
    SLICE_X0Y55          LUT5 (Prop_lut5_I4_O)        0.224     2.219 r  compressor/comp/gpc22/lut5_prop0/O
                         net (fo=1, routed)           0.000     2.219    compressor/comp/gpc22/lut5_prop0_n_0
    SLICE_X0Y55                                                       r  compressor/comp/gpc22/carry4_inst0/S[0]
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     2.406 r  compressor/comp/gpc22/carry4_inst0/O[0]
                         net (fo=1, routed)           0.714     3.121    compressor/ra/ra/rowadder_0/cascade_fa_10/lut2_gene4_0[0]
    SLICE_X0Y57                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst0/S[0]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.527     3.648 r  compressor/ra/ra/rowadder_0/cascade_fa_10/carry4_inst0/O[1]
                         net (fo=1, routed)           1.358     5.005    dst1_OBUF[0]
    T10                                                               r  dst1_OBUF[0]_inst/I
    T10                  OBUF (Prop_obuf_I_O)         2.421     7.427 r  dst1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.427    dst1[0]
    T10                                                               r  dst1[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src7_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.614%)  route 0.125ns (49.386%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src7_reg[4]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[4]/Q
                         net (fo=5, routed)           0.125     0.253    src7[4]
    SLICE_X0Y61          FDRE                                         r  src7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  src1_reg[4]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src1_reg[4]/Q
                         net (fo=7, routed)           0.126     0.254    src1[4]
    SLICE_X1Y54          FDRE                                         r  src1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  src0_reg[2]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[2]/Q
                         net (fo=2, routed)           0.113     0.254    src0[2]
    SLICE_X1Y54          FDRE                                         r  src0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.434%)  route 0.126ns (49.566%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  src1_reg[5]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src1_reg[5]/Q
                         net (fo=2, routed)           0.126     0.254    src1[5]
    SLICE_X1Y54          FDRE                                         r  src1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.754%)  route 0.117ns (45.246%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src7_reg[1]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[1]/Q
                         net (fo=5, routed)           0.117     0.258    src7[1]
    SLICE_X0Y61          FDRE                                         r  src7_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.164ns (61.885%)  route 0.101ns (38.115%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src1_reg[1]/Q
                         net (fo=7, routed)           0.101     0.265    src1[1]
    SLICE_X1Y54          FDRE                                         r  src1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.099%)  route 0.138ns (51.901%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src7_reg[2]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[2]/Q
                         net (fo=5, routed)           0.138     0.266    src7[2]
    SLICE_X0Y61          FDRE                                         r  src7_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.270%)  route 0.120ns (44.730%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE                         0.000     0.000 r  src4_reg[6]/C
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src4_reg[6]/Q
                         net (fo=5, routed)           0.120     0.268    src4[6]
    SLICE_X2Y57          FDRE                                         r  src4_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.402%)  route 0.128ns (47.598%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  src0_reg[3]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[3]/Q
                         net (fo=7, routed)           0.128     0.269    src0[3]
    SLICE_X0Y54          FDRE                                         r  src0_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (58.021%)  route 0.119ns (41.979%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE                         0.000     0.000 r  src4_reg[4]/C
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src4_reg[4]/Q
                         net (fo=2, routed)           0.119     0.283    src4[4]
    SLICE_X2Y58          FDRE                                         r  src4_reg[5]/D
  -------------------------------------------------------------------    -------------------





