<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXIM_read_xadc</spirit:name>
  <spirit:version>1</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>MAXI_ADC</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="MAXI_ADC"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.MAXI_ADC.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>MAXI_ADC_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MAXI_ADC_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>MAXI_ADC_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>maxi_adc_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MAXI_ADC_CLK.ASSOCIATED_BUSIF">MAXI_ADC</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MAXI_ADC_CLK.ASSOCIATED_RESET">maxi_adc_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>MAXI_ADC</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MAXI_ADC_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MAXI_ADC_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXIM_read_xadc_v1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5eee5f82</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXIM_read_xadc_v1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5eee5f82</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e080735d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>val</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mst_exec_state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eoc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MAXI_ADC_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MAXI_ADC_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_MAXI_ADC_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MAXI_ADC_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_MAXI_ADC_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>maxi_adc_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_MAXI_ADC_START_DATA_VALUE</spirit:name>
        <spirit:displayName>C MAXI ADC START DATA VALUE</spirit:displayName>
        <spirit:description>The master will start generating data from the C_M_START_DATA_VALUE value</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MAXI_ADC_START_DATA_VALUE" spirit:order="3" spirit:bitStringLength="32">0xAA000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MAXI_ADC_TARGET_SLAVE_BASE_ADDR</spirit:name>
        <spirit:displayName>C MAXI ADC TARGET SLAVE BASE ADDR</spirit:displayName>
        <spirit:description>The master requires a target slave base address.
    // The master will initiate read and write transactions on the slave with base address specified here as a parameter.</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MAXI_ADC_TARGET_SLAVE_BASE_ADDR" spirit:order="4" spirit:bitStringLength="32">0x43C00000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MAXI_ADC_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C MAXI ADC ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI address bus. 
    // The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MAXI_ADC_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MAXI_ADC_DATA_WIDTH</spirit:name>
        <spirit:displayName>C MAXI ADC DATA WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI data bus. 
    // The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MAXI_ADC_DATA_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_MAXI_ADC_TRANSACTIONS_NUM</spirit:name>
        <spirit:displayName>C MAXI ADC TRANSACTIONS NUM</spirit:displayName>
        <spirit:description>Transaction number is the number of write 
    // and read transactions the master will perform as a part of this example memory test.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_MAXI_ADC_TRANSACTIONS_NUM" spirit:order="7" spirit:minimum="1" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>XADC_SLV_OFFSET</spirit:name>
        <spirit:displayName>Xadc Slv Offset</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.XADC_SLV_OFFSET" spirit:bitStringLength="32">0x00010000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CONFIG_REG_SLV_OFFSET</spirit:name>
        <spirit:displayName>Config Reg Slv Offset</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CONFIG_REG_SLV_OFFSET" spirit:bitStringLength="32">0x00000000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXIM_read_xadc_v1_MAXI_ADC.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXIM_read_xadc_v1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_709edf6f</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXIM_read_xadc_v1_MAXI_ADC.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXIM_read_xadc_v1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXIM_read_xadc_v1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e080735d</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Reads the xadc values by axi</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_MAXI_ADC_START_DATA_VALUE</spirit:name>
      <spirit:displayName>C MAXI ADC START DATA VALUE</spirit:displayName>
      <spirit:description>The master will start generating data from the C_M_START_DATA_VALUE value</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_MAXI_ADC_START_DATA_VALUE" spirit:order="3" spirit:bitStringLength="32">0xAA000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_MAXI_ADC_TARGET_SLAVE_BASE_ADDR</spirit:name>
      <spirit:displayName>C MAXI ADC TARGET SLAVE BASE ADDR</spirit:displayName>
      <spirit:description>The master requires a target slave base address.
    // The master will initiate read and write transactions on the slave with base address specified here as a parameter.</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_MAXI_ADC_TARGET_SLAVE_BASE_ADDR" spirit:order="4" spirit:bitStringLength="32">0x43C00000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_MAXI_ADC_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C MAXI ADC ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of M_AXI address bus. 
    // The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_MAXI_ADC_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_MAXI_ADC_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_MAXI_ADC_DATA_WIDTH</spirit:name>
      <spirit:displayName>C MAXI ADC DATA WIDTH</spirit:displayName>
      <spirit:description>Width of M_AXI data bus. 
    // The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_MAXI_ADC_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="6">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_MAXI_ADC_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_MAXI_ADC_TRANSACTIONS_NUM</spirit:name>
      <spirit:displayName>C MAXI ADC TRANSACTIONS NUM</spirit:displayName>
      <spirit:description>Transaction number is the number of write 
    // and read transactions the master will perform as a part of this example memory test.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_MAXI_ADC_TRANSACTIONS_NUM" spirit:order="7">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXIM_read_xadc_v1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>XADC_SLV_OFFSET</spirit:name>
      <spirit:displayName>Xadc Slv Offset</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.XADC_SLV_OFFSET" spirit:bitStringLength="32">0x00010000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CONFIG_REG_SLV_OFFSET</spirit:name>
      <spirit:displayName>Config Reg Slv Offset</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.CONFIG_REG_SLV_OFFSET" spirit:bitStringLength="32">0x00000000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXIM_read_xadc</xilinx:displayName>
      <xilinx:coreRevision>21</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-06-07T14:19:06Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725c9744_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a3f131c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59fd815b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63132a64_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9faf690_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784fafee_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a14dad5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7179865a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c95a3_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76289cf3_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3249f3de_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4624ff3c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675d71f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35367bb7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da6ef9e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d863362_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e21614b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2beadac2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a11e99_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737620a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647957b1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff1944f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec63010_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f95f7ce_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389a6654_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd36258_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a0eaa0a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62286baf_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f81521f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587e7406_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce45f8c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab4ca69_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1165af72_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f15583b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55da4c77_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37fdba09_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7434c9a3_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4087ec98_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c022e7e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8b2cf2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77191744_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573a35f4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6d9c72_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38512262_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ca5002_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5eedf1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5c90e5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4f6d8a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f19c23b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd5c37d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25702206_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3ea083_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b7fcf9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ca51af_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc0b09c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1aa96e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a70f23_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c67207f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7887889e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c30c962_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36845ab_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69988632_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273b2c36_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ffbd3fe_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18242ba_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1167e5f7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@589dcfcb_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587e06b4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553bb330_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95c02c9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2035b5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0fe6c5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377794db_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263b74c9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8fa48d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@331f2ef_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622515ab_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69141f0b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b18fa04_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492d11cd_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f588d2d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298cbd14_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5239b4c9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb6996b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2563e946_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57aedb1b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1ed4bd_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2720a889_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e26f2b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d283803_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e65e4b1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b095e89_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a296086_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2625013_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5772c755_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e885ce4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c94633a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6bffe1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f0baab8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e8708_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3196bc16_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a7f3e7c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5488e51a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7597f069_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b88c3fa_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d18ab0_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39423fa1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1c1f5e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@600f4675_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5d5aad_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f009509_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6998e52f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a36948_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb2134a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327746a4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@310fe569_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c795d7b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356a55ae_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5afb0238_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513cc08e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16441df5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c9917f8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f9dfa6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dbc9261_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d11480b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306dcc9a_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159df8cf_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1a4de7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d95dbf0_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce27f6c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fef6ad9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738c85ca_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387df064_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@365255e5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ab46b8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61913666_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7743f011_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ba40e4_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4251e7d5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50dcd2c9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7122063d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4143377c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b937e00_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a53d023_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c7b9d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e5bfc5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5392935b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@396336f6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6951d79f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1105616b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15de5c07_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4a3d21_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d95161f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e79e55f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d53dd5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ff5c36_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6dfbd3_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aeebfb_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149820ef_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f09ca0_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2785872d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c56e01_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a313896_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b1d861_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fa3a62_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f40f0d1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d92068_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@355d65fd_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a104870_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131b0b21_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1546c0f6_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492337b7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e8be8c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7654924f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@817468_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21354464_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff55fca_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bba530f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9bed129_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3de149_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1188b741_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a2f774_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb57744_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@697d7fd8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca6ef52_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9452660_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc2fe63_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ddbb3_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4efdf878_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d45293_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68773c48_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d5e78f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37807148_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751ea32d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64482d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79455f71_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21212a8e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ddd471c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a4e4424_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@160c5db5_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7876dd4f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f7faae_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce2bb2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20684aec_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eb1c4b2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16dd4b05_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47859ca7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de32721_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50694be1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d867b2d_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47777ca1_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc9fc55_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72dd05d9_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42eb3a2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1999fa03_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@697f5ba_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251258c2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf547f8_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbeccc7_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760f823f_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f48cf91_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a134c61_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48480620_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f1e129_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2461113b_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3476d2_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c0660c_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39cbab09_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a641b8e_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e1bbf78_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606939d0_ARCHIVE_LOCATION">/home/fernandes/code/oscilloscope_fpga/ext/ip_repo/AXIM_read_xadc_1</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4433e72f"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="46c35fc6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="837eaf29"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7a5c5229"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ad4c8101"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5a8a6f6c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
