

================================================================
== Vitis HLS Report for 'mem_transfer_Pipeline_UNPACK_U'
================================================================
* Date:           Mon Nov 17 18:42:06 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.168 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      130|      130|  0.650 us|  0.650 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UNPACK_U  |      128|      128|         1|          1|          1|   128|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       85|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|      136|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       27|     -|
|Register             |        -|      -|       11|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       11|      248|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+---+----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------------+-------------------------------+---------+----+---+----+-----+
    |bitselect_1ns_256ns_8ns_1_1_1_U953  |bitselect_1ns_256ns_8ns_1_1_1  |        0|   0|  0|  68|    0|
    |bitselect_1ns_256ns_8ns_1_1_1_U954  |bitselect_1ns_256ns_8ns_1_1_1  |        0|   0|  0|  68|    0|
    +------------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                               |                               |        0|   0|  0| 136|    0|
    +------------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln103_fu_226_p2     |         +|   0|  0|  16|           9|           2|
    |add_ln105_fu_148_p2     |         +|   0|  0|  23|          16|          16|
    |icmp_ln106_1_fu_211_p2  |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln106_fu_178_p2    |      icmp|   0|  0|  23|          16|          16|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  85|          57|          50|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_b_2  |   9|          2|    9|         18|
    |b_fu_68               |   9|          2|    9|         18|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   19|         38|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |b_fu_68      |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 11|   0|   11|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  mem_transfer_Pipeline_UNPACK_U|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  mem_transfer_Pipeline_UNPACK_U|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  mem_transfer_Pipeline_UNPACK_U|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  mem_transfer_Pipeline_UNPACK_U|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  mem_transfer_Pipeline_UNPACK_U|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  mem_transfer_Pipeline_UNPACK_U|  return value|
|s             |   in|    8|     ap_none|                               s|        scalar|
|u_1_address1  |  out|   18|   ap_memory|                             u_1|         array|
|u_1_ce1       |  out|    1|   ap_memory|                             u_1|         array|
|u_1_we1       |  out|    1|   ap_memory|                             u_1|         array|
|u_1_d1        |  out|    1|   ap_memory|                             u_1|         array|
|u_0_address1  |  out|   18|   ap_memory|                             u_0|         array|
|u_0_ce1       |  out|    1|   ap_memory|                             u_0|         array|
|u_0_we1       |  out|    1|   ap_memory|                             u_0|         array|
|u_0_d1        |  out|    1|   ap_memory|                             u_0|         array|
|tmp_165       |   in|   16|     ap_none|                         tmp_165|        scalar|
|u_t           |   in|  256|     ap_none|                             u_t|        scalar|
+--------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b = alloca i32 1" [vole.cpp:103]   --->   Operation 4 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%u_t_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %u_t"   --->   Operation 7 'read' 'u_t_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_165_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %tmp_165"   --->   Operation 8 'read' 'tmp_165_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%s_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %s"   --->   Operation 9 'read' 's_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln103 = store i9 0, i9 %b" [vole.cpp:103]   --->   Operation 10 'store' 'store_ln103' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b_2 = load i9 %b" [vole.cpp:103]   --->   Operation 12 'load' 'b_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %b_2, i32 8" [vole.cpp:103]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %tmp, void %for.body4.split, void %READ_V.exitStub" [vole.cpp:103]   --->   Operation 14 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i9 %b_2" [vole.cpp:103]   --->   Operation 15 'zext' 'zext_ln103' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i9 %b_2" [vole.cpp:103]   --->   Operation 16 'trunc' 'trunc_ln103' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln103 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_34" [vole.cpp:103]   --->   Operation 17 'specpipeline' 'specpipeline_ln103' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln103 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [vole.cpp:103]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln103' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [vole.cpp:103]   --->   Operation 19 'specloopname' 'specloopname_ln103' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%add_ln105 = add i16 %tmp_165_read, i16 %zext_ln103" [vole.cpp:105]   --->   Operation 20 'add' 'add_ln105' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %b_2, i32 1, i32 7" [vole.cpp:106]   --->   Operation 21 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %s_read, i7 %lshr_ln" [vole.cpp:106]   --->   Operation 22 'bitconcatenate' 'or_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i15 %or_ln" [vole.cpp:106]   --->   Operation 23 'zext' 'zext_ln106' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%icmp_ln106 = icmp_ult  i16 %add_ln105, i16 40273" [vole.cpp:106]   --->   Operation 24 'icmp' 'icmp_ln106' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %for.inc, void %if.then" [vole.cpp:106]   --->   Operation 25 'br' 'br_ln106' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.91ns)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i8, i256 %u_t_read, i8 %trunc_ln103" [vole.cpp:107]   --->   Operation 26 'bitselect' 'tmp_415' <Predicate = (!tmp & icmp_ln106)> <Delay = 0.91> <CoreInst = "BitSelector">   --->   Core 163 'BitSelector' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%u_0_addr = getelementptr i1 %u_0, i64 0, i64 %zext_ln106" [vole.cpp:107]   --->   Operation 27 'getelementptr' 'u_0_addr' <Predicate = (!tmp & icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] ( I:1.21ns O:1.21ns )   --->   "%store_ln107 = store i1 %tmp_415, i18 %u_0_addr" [vole.cpp:107]   --->   Operation 28 'store' 'store_ln107' <Predicate = (!tmp & icmp_ln106)> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.inc" [vole.cpp:108]   --->   Operation 29 'br' 'br_ln108' <Predicate = (!tmp & icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %lshr_ln, i1 1" [vole.cpp:103]   --->   Operation 30 'bitconcatenate' 'or_ln4' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i7.i1, i8 %s_read, i7 %lshr_ln, i1 1" [vole.cpp:105]   --->   Operation 31 'bitconcatenate' 'or_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%icmp_ln106_1 = icmp_ult  i16 %or_ln1, i16 40273" [vole.cpp:106]   --->   Operation 32 'icmp' 'icmp_ln106_1' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106_1, void %for.inc.1, void %if.then.1" [vole.cpp:106]   --->   Operation 33 'br' 'br_ln106' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.91ns)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i8, i256 %u_t_read, i8 %or_ln4" [vole.cpp:107]   --->   Operation 34 'bitselect' 'tmp_416' <Predicate = (!tmp & icmp_ln106_1)> <Delay = 0.91> <CoreInst = "BitSelector">   --->   Core 163 'BitSelector' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%u_1_addr = getelementptr i1 %u_1, i64 0, i64 %zext_ln106" [vole.cpp:107]   --->   Operation 35 'getelementptr' 'u_1_addr' <Predicate = (!tmp & icmp_ln106_1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] ( I:1.21ns O:1.21ns )   --->   "%store_ln107 = store i1 %tmp_416, i18 %u_1_addr" [vole.cpp:107]   --->   Operation 36 'store' 'store_ln107' <Predicate = (!tmp & icmp_ln106_1)> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.inc.1" [vole.cpp:108]   --->   Operation 37 'br' 'br_ln108' <Predicate = (!tmp & icmp_ln106_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.71ns)   --->   "%add_ln103 = add i9 %b_2, i9 2" [vole.cpp:103]   --->   Operation 38 'add' 'add_ln103' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln103 = store i9 %add_ln103, i9 %b" [vole.cpp:103]   --->   Operation 39 'store' 'store_ln103' <Predicate = (!tmp)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.body4" [vole.cpp:103]   --->   Operation 40 'br' 'br_ln103' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.38>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ u_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ tmp_165]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_t]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b                       (alloca           ) [ 01]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
u_t_read                (read             ) [ 00]
tmp_165_read            (read             ) [ 00]
s_read                  (read             ) [ 00]
store_ln103             (store            ) [ 00]
br_ln0                  (br               ) [ 00]
b_2                     (load             ) [ 00]
tmp                     (bitselect        ) [ 01]
br_ln103                (br               ) [ 00]
zext_ln103              (zext             ) [ 00]
trunc_ln103             (trunc            ) [ 00]
specpipeline_ln103      (specpipeline     ) [ 00]
speclooptripcount_ln103 (speclooptripcount) [ 00]
specloopname_ln103      (specloopname     ) [ 00]
add_ln105               (add              ) [ 00]
lshr_ln                 (partselect       ) [ 00]
or_ln                   (bitconcatenate   ) [ 00]
zext_ln106              (zext             ) [ 00]
icmp_ln106              (icmp             ) [ 01]
br_ln106                (br               ) [ 00]
tmp_415                 (bitselect        ) [ 00]
u_0_addr                (getelementptr    ) [ 00]
store_ln107             (store            ) [ 00]
br_ln108                (br               ) [ 00]
or_ln4                  (bitconcatenate   ) [ 00]
or_ln1                  (bitconcatenate   ) [ 00]
icmp_ln106_1            (icmp             ) [ 01]
br_ln106                (br               ) [ 00]
tmp_416                 (bitselect        ) [ 00]
u_1_addr                (getelementptr    ) [ 00]
store_ln107             (store            ) [ 00]
br_ln108                (br               ) [ 00]
add_ln103               (add              ) [ 00]
store_ln103             (store            ) [ 00]
br_ln103                (br               ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_165">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_165"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="u_t">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_t"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i256"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i256.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="b_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="u_t_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="256" slack="0"/>
<pin id="74" dir="0" index="1" bw="256" slack="0"/>
<pin id="75" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_t_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_165_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_165_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="s_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="u_0_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="15" slack="0"/>
<pin id="94" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_0_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln107_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="18" slack="0"/>
<pin id="103" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="105" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="u_1_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="15" slack="0"/>
<pin id="111" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_1_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln107_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="18" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="18" slack="0"/>
<pin id="120" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="122" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln103_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="9" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="b_2_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="0"/>
<pin id="131" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="9" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln103_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln103_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln105_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="9" slack="0"/>
<pin id="151" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="lshr_ln_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="9" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="0" index="3" bw="4" slack="0"/>
<pin id="159" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="or_ln_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="15" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="0" index="2" bw="7" slack="0"/>
<pin id="168" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln106_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="15" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln106_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_415_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="256" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_415/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="or_ln4_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="7" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln4/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="or_ln1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="0" index="3" bw="1" slack="0"/>
<pin id="206" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln106_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_416_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="256" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_416/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln103_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="0"/>
<pin id="229" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln103_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="9" slack="0"/>
<pin id="234" dir="0" index="1" bw="9" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/1 "/>
</bind>
</comp>

<comp id="237" class="1005" name="b_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="0"/>
<pin id="239" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="58" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="90" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="58" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="123"><net_src comp="107" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="129" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="129" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="129" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="78" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="140" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="129" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="84" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="154" pin="4"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="182"><net_src comp="148" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="72" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="144" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="192"><net_src comp="184" pin="3"/><net_sink comp="97" pin=4"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="154" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="62" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="207"><net_src comp="64" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="84" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="154" pin="4"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="62" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="215"><net_src comp="201" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="54" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="56" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="72" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="193" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="225"><net_src comp="217" pin="3"/><net_sink comp="114" pin=4"/></net>

<net id="230"><net_src comp="129" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="66" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="68" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="232" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: u_1 | {1 }
	Port: u_0 | {1 }
 - Input state : 
	Port: mem_transfer_Pipeline_UNPACK_U : s | {1 }
	Port: mem_transfer_Pipeline_UNPACK_U : u_1 | {}
	Port: mem_transfer_Pipeline_UNPACK_U : u_0 | {}
	Port: mem_transfer_Pipeline_UNPACK_U : tmp_165 | {1 }
	Port: mem_transfer_Pipeline_UNPACK_U : u_t | {1 }
  - Chain level:
	State 1
		store_ln103 : 1
		b_2 : 1
		tmp : 2
		br_ln103 : 3
		zext_ln103 : 2
		trunc_ln103 : 2
		add_ln105 : 3
		lshr_ln : 2
		or_ln : 3
		zext_ln106 : 4
		icmp_ln106 : 4
		br_ln106 : 5
		tmp_415 : 3
		u_0_addr : 5
		store_ln107 : 6
		or_ln4 : 3
		or_ln1 : 3
		icmp_ln106_1 : 4
		br_ln106 : 5
		tmp_416 : 4
		u_1_addr : 5
		store_ln107 : 6
		add_ln103 : 2
		store_ln103 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_132       |    0    |    0    |
| bitselect|      tmp_415_fu_184     |    0    |    68   |
|          |      tmp_416_fu_217     |    0    |    68   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln106_fu_178    |    0    |    23   |
|          |   icmp_ln106_1_fu_211   |    0    |    23   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln105_fu_148    |    0    |    23   |
|          |     add_ln103_fu_226    |    0    |    16   |
|----------|-------------------------|---------|---------|
|          |   u_t_read_read_fu_72   |    0    |    0    |
|   read   | tmp_165_read_read_fu_78 |    0    |    0    |
|          |    s_read_read_fu_84    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln103_fu_140    |    0    |    0    |
|          |    zext_ln106_fu_172    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln103_fu_144   |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|      lshr_ln_fu_154     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       or_ln_fu_164      |    0    |    0    |
|bitconcatenate|      or_ln4_fu_193      |    0    |    0    |
|          |      or_ln1_fu_201      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   221   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|b_reg_237|    9   |
+---------+--------+
|  Total  |    9   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   221  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    9   |    -   |
+-----------+--------+--------+
|   Total   |    9   |   221  |
+-----------+--------+--------+
