:: ==============================================================
:: File generated on Sun Dec 11 17:09:05 +0100 2022
:: Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
:: SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
:: IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
:: Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
:: ==============================================================

@echo off

D:/Xilinx/Vivado/2018.3/bin/vivado  -notrace -mode batch -source ipi_example.tcl -tclargs xc7z007sclg225-1 ../xilinx_com_hls_mult_accel_core_call_1_0.zip
