{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 23 19:23:03 2007 " "Info: Processing started: Mon Jul 23 19:23:03 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TimingCompitoB -c TimingCompitoB " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TimingCompitoB -c TimingCompitoB" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 224 -8 160 240 "CLOCK" "" } } } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ENABLE " "Info: Assuming node \"ENABLE\" is an undefined clock" {  } { { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 288 -8 160 304 "ENABLE" "" } } } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENABLE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register inst1 register inst2 103.09 MHz 9.7 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 103.09 MHz between source register \"inst1\" and destination register \"inst2\" (period= 9.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.400 ns + Longest register register " "Info: + Longest register to register delay is 5.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1 1 REG LC1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1 } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 136 272 336 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(3.300 ns) 5.400 ns inst2 2 REG LC3 1 " "Info: 2: + IC(2.100 ns) + CELL(3.300 ns) = 5.400 ns; Loc. = LC3; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { inst1 inst2 } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 128 464 528 208 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 61.11 % ) " "Info: Total cell delay = 3.300 ns ( 61.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 38.89 % ) " "Info: Total interconnect delay = 2.100 ns ( 38.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { inst1 inst2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.400 ns" { inst1 inst2 } { 0.000ns 2.100ns } { 0.000ns 3.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 6.100 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLOCK 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 224 -8 160 240 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.500 ns) 6.100 ns inst2 2 REG LC3 1 " "Info: 2: + IC(2.100 ns) + CELL(2.500 ns) = 6.100 ns; Loc. = LC3; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { CLOCK inst2 } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 128 464 528 208 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 65.57 % ) " "Info: Total cell delay = 4.000 ns ( 65.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 34.43 % ) " "Info: Total interconnect delay = 2.100 ns ( 34.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLOCK inst2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLOCK CLOCK~out inst2 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 6.100 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLOCK 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 224 -8 160 240 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.500 ns) 6.100 ns inst1 2 REG LC1 1 " "Info: 2: + IC(2.100 ns) + CELL(2.500 ns) = 6.100 ns; Loc. = LC1; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { CLOCK inst1 } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 136 272 336 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 65.57 % ) " "Info: Total cell delay = 4.000 ns ( 65.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 34.43 % ) " "Info: Total interconnect delay = 2.100 ns ( 34.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLOCK inst1 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLOCK CLOCK~out inst1 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLOCK inst2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLOCK CLOCK~out inst2 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLOCK inst1 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLOCK CLOCK~out inst1 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.500 ns + " "Info: + Micro clock to output delay of source is 1.500 ns" {  } { { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 136 272 336 216 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.800 ns + " "Info: + Micro setup delay of destination is 2.800 ns" {  } { { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 128 464 528 208 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { inst1 inst2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.400 ns" { inst1 inst2 } { 0.000ns 2.100ns } { 0.000ns 3.300ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLOCK inst2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLOCK CLOCK~out inst2 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLOCK inst1 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLOCK CLOCK~out inst1 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ENABLE register inst1 register inst2 103.09 MHz 9.7 ns Internal " "Info: Clock \"ENABLE\" has Internal fmax of 103.09 MHz between source register \"inst1\" and destination register \"inst2\" (period= 9.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.400 ns + Longest register register " "Info: + Longest register to register delay is 5.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1 1 REG LC1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1 } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 136 272 336 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(3.300 ns) 5.400 ns inst2 2 REG LC3 1 " "Info: 2: + IC(2.100 ns) + CELL(3.300 ns) = 5.400 ns; Loc. = LC3; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { inst1 inst2 } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 128 464 528 208 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 61.11 % ) " "Info: Total cell delay = 3.300 ns ( 61.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 38.89 % ) " "Info: Total interconnect delay = 2.100 ns ( 38.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { inst1 inst2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.400 ns" { inst1 inst2 } { 0.000ns 2.100ns } { 0.000ns 3.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE destination 6.100 ns + Shortest register " "Info: + Shortest clock path from clock \"ENABLE\" to destination register is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns ENABLE 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'ENABLE'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 288 -8 160 304 "ENABLE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.500 ns) 6.100 ns inst2 2 REG LC3 1 " "Info: 2: + IC(2.100 ns) + CELL(2.500 ns) = 6.100 ns; Loc. = LC3; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { ENABLE inst2 } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 128 464 528 208 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 65.57 % ) " "Info: Total cell delay = 4.000 ns ( 65.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 34.43 % ) " "Info: Total interconnect delay = 2.100 ns ( 34.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { ENABLE inst2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { ENABLE ENABLE~out inst2 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENABLE source 6.100 ns - Longest register " "Info: - Longest clock path from clock \"ENABLE\" to source register is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns ENABLE 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'ENABLE'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 288 -8 160 304 "ENABLE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.500 ns) 6.100 ns inst1 2 REG LC1 1 " "Info: 2: + IC(2.100 ns) + CELL(2.500 ns) = 6.100 ns; Loc. = LC1; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { ENABLE inst1 } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 136 272 336 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 65.57 % ) " "Info: Total cell delay = 4.000 ns ( 65.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 34.43 % ) " "Info: Total interconnect delay = 2.100 ns ( 34.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { ENABLE inst1 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { ENABLE ENABLE~out inst1 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { ENABLE inst2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { ENABLE ENABLE~out inst2 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { ENABLE inst1 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { ENABLE ENABLE~out inst1 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.500 ns + " "Info: + Micro clock to output delay of source is 1.500 ns" {  } { { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 136 272 336 216 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.800 ns + " "Info: + Micro setup delay of destination is 2.800 ns" {  } { { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 128 464 528 208 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { inst1 inst2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.400 ns" { inst1 inst2 } { 0.000ns 2.100ns } { 0.000ns 3.300ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { ENABLE inst2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { ENABLE ENABLE~out inst2 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { ENABLE inst1 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { ENABLE ENABLE~out inst1 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst2 INPUT CLOCK 3.600 ns register " "Info: tsu for register \"inst2\" (data pin = \"INPUT\", clock pin = \"CLOCK\") is 3.600 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.900 ns + Longest pin register " "Info: + Longest pin to register delay is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns INPUT 1 PIN PIN_20 1 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_20; Fanout = 1; PIN Node = 'INPUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 112 -8 160 128 "INPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(3.300 ns) 6.900 ns inst2 2 REG LC3 1 " "Info: 2: + IC(2.100 ns) + CELL(3.300 ns) = 6.900 ns; Loc. = LC3; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { INPUT inst2 } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 128 464 528 208 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.800 ns ( 69.57 % ) " "Info: Total cell delay = 4.800 ns ( 69.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 30.43 % ) " "Info: Total interconnect delay = 2.100 ns ( 30.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { INPUT inst2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { INPUT INPUT~out inst2 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 3.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.800 ns + " "Info: + Micro setup delay of destination is 2.800 ns" {  } { { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 128 464 528 208 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 6.100 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLOCK 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 224 -8 160 240 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.500 ns) 6.100 ns inst2 2 REG LC3 1 " "Info: 2: + IC(2.100 ns) + CELL(2.500 ns) = 6.100 ns; Loc. = LC3; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { CLOCK inst2 } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 128 464 528 208 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 65.57 % ) " "Info: Total cell delay = 4.000 ns ( 65.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 34.43 % ) " "Info: Total interconnect delay = 2.100 ns ( 34.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLOCK inst2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLOCK CLOCK~out inst2 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { INPUT inst2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { INPUT INPUT~out inst2 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 3.300ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLOCK inst2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLOCK CLOCK~out inst2 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK OUTPUT inst2 16.100 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"OUTPUT\" through register \"inst2\" is 16.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 6.100 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLOCK 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 224 -8 160 240 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.500 ns) 6.100 ns inst2 2 REG LC3 1 " "Info: 2: + IC(2.100 ns) + CELL(2.500 ns) = 6.100 ns; Loc. = LC3; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { CLOCK inst2 } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 128 464 528 208 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 65.57 % ) " "Info: Total cell delay = 4.000 ns ( 65.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 34.43 % ) " "Info: Total interconnect delay = 2.100 ns ( 34.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLOCK inst2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLOCK CLOCK~out inst2 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.500 ns + " "Info: + Micro clock to output delay of source is 1.500 ns" {  } { { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 128 464 528 208 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.500 ns + Longest register pin " "Info: + Longest register to pin delay is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LC3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 128 464 528 208 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(4.600 ns) 6.700 ns inst4~8 2 COMB LC2 1 " "Info: 2: + IC(2.100 ns) + CELL(4.600 ns) = 6.700 ns; Loc. = LC2; Fanout = 1; COMB Node = 'inst4~8'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { inst2 inst4~8 } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 136 560 624 184 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 8.500 ns OUTPUT 3 PIN PIN_5 0 " "Info: 3: + IC(0.000 ns) + CELL(1.800 ns) = 8.500 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'OUTPUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { inst4~8 OUTPUT } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 152 648 824 168 "OUTPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.400 ns ( 75.29 % ) " "Info: Total cell delay = 6.400 ns ( 75.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 24.71 % ) " "Info: Total interconnect delay = 2.100 ns ( 24.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { inst2 inst4~8 OUTPUT } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { inst2 inst4~8 OUTPUT } { 0.000ns 2.100ns 0.000ns } { 0.000ns 4.600ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLOCK inst2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLOCK CLOCK~out inst2 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { inst2 inst4~8 OUTPUT } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { inst2 inst4~8 OUTPUT } { 0.000ns 2.100ns 0.000ns } { 0.000ns 4.600ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ENABLE OUTPUT 10.000 ns Longest " "Info: Longest tpd from source pin \"ENABLE\" to destination pin \"OUTPUT\" is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns ENABLE 1 CLK PIN_21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'ENABLE'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 288 -8 160 304 "ENABLE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(4.600 ns) 8.200 ns inst4~8 2 COMB LC2 1 " "Info: 2: + IC(2.100 ns) + CELL(4.600 ns) = 8.200 ns; Loc. = LC2; Fanout = 1; COMB Node = 'inst4~8'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { ENABLE inst4~8 } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 136 560 624 184 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 10.000 ns OUTPUT 3 PIN PIN_5 0 " "Info: 3: + IC(0.000 ns) + CELL(1.800 ns) = 10.000 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'OUTPUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { inst4~8 OUTPUT } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 152 648 824 168 "OUTPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 79.00 % ) " "Info: Total cell delay = 7.900 ns ( 79.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 21.00 % ) " "Info: Total interconnect delay = 2.100 ns ( 21.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { ENABLE inst4~8 OUTPUT } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { ENABLE ENABLE~out inst4~8 OUTPUT } { 0.000ns 0.000ns 2.100ns 0.000ns } { 0.000ns 1.500ns 4.600ns 1.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst1 FAST_INPUT CLOCK 2.700 ns register " "Info: th for register \"inst1\" (data pin = \"FAST_INPUT\", clock pin = \"CLOCK\") is 2.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 6.100 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLOCK 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 224 -8 160 240 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.500 ns) 6.100 ns inst1 2 REG LC1 1 " "Info: 2: + IC(2.100 ns) + CELL(2.500 ns) = 6.100 ns; Loc. = LC1; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { CLOCK inst1 } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 136 272 336 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 65.57 % ) " "Info: Total cell delay = 4.000 ns ( 65.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 34.43 % ) " "Info: Total interconnect delay = 2.100 ns ( 34.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLOCK inst1 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLOCK CLOCK~out inst1 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.500 ns + " "Info: + Micro hold delay of destination is 1.500 ns" {  } { { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 136 272 336 216 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns FAST_INPUT 1 PIN PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'FAST_INPUT'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FAST_INPUT } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 152 -8 160 168 "FAST_INPUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.400 ns) 4.900 ns inst1 2 REG LC1 1 " "Info: 2: + IC(0.000 ns) + CELL(3.400 ns) = 4.900 ns; Loc. = LC1; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { FAST_INPUT inst1 } "NODE_NAME" } } { "TimingCompitoB.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Timing Compito B/TimingCompitoB.bdf" { { 136 272 336 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.900 ns ( 100.00 % ) " "Info: Total cell delay = 4.900 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { FAST_INPUT inst1 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { FAST_INPUT FAST_INPUT~out inst1 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 3.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLOCK inst1 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLOCK CLOCK~out inst1 } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 2.500ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { FAST_INPUT inst1 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.900 ns" { FAST_INPUT FAST_INPUT~out inst1 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 3.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "95 " "Info: Allocated 95 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 23 19:23:03 2007 " "Info: Processing ended: Mon Jul 23 19:23:03 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
