
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 4.54

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.83 source latency CPU_Xreg_value_a4[13][19]$_SDFFE_PP0P_/CLK ^
  -0.79 target latency CPU_src2_value_a3[19]$_DFF_P_/CLK ^
   0.48 clock uncertainty
   0.00 CRPR
--------------
   0.51 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: CPU_Dmem_value_a5[12][26]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_dmem_rd_data_a5[26]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.33    0.34    0.32    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    0.33 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.28    0.62 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7_0_clk (net)
                  0.13    0.00    0.62 ^ clkbuf_leaf_77_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.17    0.79 ^ clkbuf_leaf_77_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_77_clk (net)
                  0.06    0.00    0.79 ^ CPU_Dmem_value_a5[12][26]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.32    1.11 ^ CPU_Dmem_value_a5[12][26]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_Dmem_value_a5[12][26] (net)
                  0.06    0.00    1.11 ^ _11357_/A1 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.05    0.08    1.19 v _11357_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _05374_ (net)
                  0.05    0.00    1.19 v _11359_/C (sky130_fd_sc_hd__nand4_1)
     1    0.01    0.11    0.14    1.33 ^ _11359_/Y (sky130_fd_sc_hd__nand4_1)
                                         _05376_ (net)
                  0.11    0.00    1.33 ^ _11360_/B2 (sky130_fd_sc_hd__o22a_1)
     1    0.01    0.10    0.18    1.50 ^ _11360_/X (sky130_fd_sc_hd__o22a_1)
                                         w_CPU_dmem_rd_data_a4[26] (net)
                  0.10    0.00    1.50 ^ CPU_dmem_rd_data_a5[26]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.50   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.33    0.34    0.32    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    0.33 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.28    0.62 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7_0_clk (net)
                  0.13    0.00    0.62 ^ clkbuf_leaf_73_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.17    0.79 ^ clkbuf_leaf_73_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_73_clk (net)
                  0.06    0.00    0.79 ^ CPU_dmem_rd_data_a5[26]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.77    1.56   clock uncertainty
                          0.00    1.56   clock reconvergence pessimism
                         -0.04    1.52   library hold time
                                  1.52   data required time
-----------------------------------------------------------------------------
                                  1.52   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.02   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.33    0.34    0.32    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    0.33 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.12    0.14    0.29    0.62 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_clk (net)
                  0.14    0.00    0.63 ^ clkbuf_leaf_9_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.17    0.80 ^ clkbuf_leaf_9_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_9_clk (net)
                  0.06    0.00    0.80 ^ CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.13    0.37    1.17 ^ CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_valid_load_a5 (net)
                  0.13    0.00    1.17 ^ _05825_/A (sky130_fd_sc_hd__or4_4)
    57    0.46    1.29    0.98    2.15 ^ _05825_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.29    0.01    2.17 ^ _05826_/A (sky130_fd_sc_hd__clkinv_16)
    50    0.45    0.54    0.53    2.70 v _05826_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.54    0.02    2.72 v _09202_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.44    0.52    3.24 ^ _09202_/Y (sky130_fd_sc_hd__nor3_1)
                                         _03619_ (net)
                  0.44    0.00    3.24 ^ _09203_/B1 (sky130_fd_sc_hd__a21oi_4)
     3    0.04    0.14    0.13    3.38 v _09203_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _03620_ (net)
                  0.14    0.00    3.38 v _09211_/C (sky130_fd_sc_hd__nor3_4)
     9    0.08    0.84    0.67    4.05 ^ _09211_/Y (sky130_fd_sc_hd__nor3_4)
                                         _03627_ (net)
                  0.84    0.01    4.05 ^ max_cap13/A (sky130_fd_sc_hd__buf_16)
    11    0.12    0.14    0.26    4.31 ^ max_cap13/X (sky130_fd_sc_hd__buf_16)
                                         net13 (net)
                  0.14    0.00    4.31 ^ _09233_/B (sky130_fd_sc_hd__nand2_8)
    10    0.07    0.26    0.12    4.44 v _09233_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03642_ (net)
                  0.26    0.00    4.44 v _09246_/B1 (sky130_fd_sc_hd__o221ai_1)
     1    0.01    0.25    0.30    4.74 ^ _09246_/Y (sky130_fd_sc_hd__o221ai_1)
                                         _00748_ (net)
                  0.25    0.00    4.74 ^ hold1512/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.59    5.33 ^ hold1512/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1622 (net)
                  0.06    0.00    5.33 ^ CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.33   data arrival time

                          9.60    9.60   clock clk (rise edge)
                          0.00    9.60   clock source latency
     1    0.05    0.00    0.00    9.60 ^ clk (in)
                                         clk (net)
                  0.00    0.00    9.60 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.33    0.34    0.32    9.93 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    9.93 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.12    0.14    0.29   10.22 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9_0_clk (net)
                  0.14    0.00   10.23 ^ clkbuf_leaf_40_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.17   10.40 ^ clkbuf_leaf_40_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_40_clk (net)
                  0.06    0.00   10.40 ^ CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.48    9.92   clock uncertainty
                          0.00    9.92   clock reconvergence pessimism
                         -0.05    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -5.33   data arrival time
-----------------------------------------------------------------------------
                                  4.54   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.33    0.34    0.32    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    0.33 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.12    0.14    0.29    0.62 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_clk (net)
                  0.14    0.00    0.63 ^ clkbuf_leaf_9_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.17    0.80 ^ clkbuf_leaf_9_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_9_clk (net)
                  0.06    0.00    0.80 ^ CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.13    0.37    1.17 ^ CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_valid_load_a5 (net)
                  0.13    0.00    1.17 ^ _05825_/A (sky130_fd_sc_hd__or4_4)
    57    0.46    1.29    0.98    2.15 ^ _05825_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.29    0.01    2.17 ^ _05826_/A (sky130_fd_sc_hd__clkinv_16)
    50    0.45    0.54    0.53    2.70 v _05826_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.54    0.02    2.72 v _09202_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.44    0.52    3.24 ^ _09202_/Y (sky130_fd_sc_hd__nor3_1)
                                         _03619_ (net)
                  0.44    0.00    3.24 ^ _09203_/B1 (sky130_fd_sc_hd__a21oi_4)
     3    0.04    0.14    0.13    3.38 v _09203_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _03620_ (net)
                  0.14    0.00    3.38 v _09211_/C (sky130_fd_sc_hd__nor3_4)
     9    0.08    0.84    0.67    4.05 ^ _09211_/Y (sky130_fd_sc_hd__nor3_4)
                                         _03627_ (net)
                  0.84    0.01    4.05 ^ max_cap13/A (sky130_fd_sc_hd__buf_16)
    11    0.12    0.14    0.26    4.31 ^ max_cap13/X (sky130_fd_sc_hd__buf_16)
                                         net13 (net)
                  0.14    0.00    4.31 ^ _09233_/B (sky130_fd_sc_hd__nand2_8)
    10    0.07    0.26    0.12    4.44 v _09233_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03642_ (net)
                  0.26    0.00    4.44 v _09246_/B1 (sky130_fd_sc_hd__o221ai_1)
     1    0.01    0.25    0.30    4.74 ^ _09246_/Y (sky130_fd_sc_hd__o221ai_1)
                                         _00748_ (net)
                  0.25    0.00    4.74 ^ hold1512/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.59    5.33 ^ hold1512/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1622 (net)
                  0.06    0.00    5.33 ^ CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.33   data arrival time

                          9.60    9.60   clock clk (rise edge)
                          0.00    9.60   clock source latency
     1    0.05    0.00    0.00    9.60 ^ clk (in)
                                         clk (net)
                  0.00    0.00    9.60 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.33    0.34    0.32    9.93 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.34    0.01    9.93 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.12    0.14    0.29   10.22 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9_0_clk (net)
                  0.14    0.00   10.23 ^ clkbuf_leaf_40_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.17   10.40 ^ clkbuf_leaf_40_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_40_clk (net)
                  0.06    0.00   10.40 ^ CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.48    9.92   clock uncertainty
                          0.00    9.92   clock reconvergence pessimism
                         -0.05    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -5.33   data arrival time
-----------------------------------------------------------------------------
                                  4.54   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.15028056502342224

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4951449632644653

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1005

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.013263275846838951

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.1538189947605133

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0862

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 4

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.33    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.62 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.80 ^ clkbuf_leaf_9_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.80 ^ CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.37    1.17 ^ CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.98    2.15 ^ _05825_/X (sky130_fd_sc_hd__or4_4)
   0.55    2.70 v _05826_/Y (sky130_fd_sc_hd__clkinv_16)
   0.55    3.24 ^ _09202_/Y (sky130_fd_sc_hd__nor3_1)
   0.13    3.38 v _09203_/Y (sky130_fd_sc_hd__a21oi_4)
   0.67    4.05 ^ _09211_/Y (sky130_fd_sc_hd__nor3_4)
   0.26    4.31 ^ max_cap13/X (sky130_fd_sc_hd__buf_16)
   0.13    4.44 v _09233_/Y (sky130_fd_sc_hd__nand2_8)
   0.30    4.74 ^ _09246_/Y (sky130_fd_sc_hd__o221ai_1)
   0.59    5.33 ^ hold1512/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.00    5.33 ^ CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           5.33   data arrival time

   9.60    9.60   clock clk (rise edge)
   0.00    9.60   clock source latency
   0.00    9.60 ^ clk (in)
   0.33    9.93 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30   10.22 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18   10.40 ^ clkbuf_leaf_40_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   10.40 ^ CPU_Xreg_value_a4[1][20]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.48    9.92   clock uncertainty
   0.00    9.92   clock reconvergence pessimism
  -0.05    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -5.33   data arrival time
---------------------------------------------------------
           4.54   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: CPU_Dmem_value_a5[12][26]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_dmem_rd_data_a5[26]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.33    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    0.62 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.79 ^ clkbuf_leaf_77_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.79 ^ CPU_Dmem_value_a5[12][26]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.32    1.11 ^ CPU_Dmem_value_a5[12][26]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.08    1.19 v _11357_/Y (sky130_fd_sc_hd__a22oi_1)
   0.14    1.33 ^ _11359_/Y (sky130_fd_sc_hd__nand4_1)
   0.18    1.50 ^ _11360_/X (sky130_fd_sc_hd__o22a_1)
   0.00    1.50 ^ CPU_dmem_rd_data_a5[26]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.50   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.33    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    0.62 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.79 ^ clkbuf_leaf_73_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.79 ^ CPU_dmem_rd_data_a5[26]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.77    1.56   clock uncertainty
   0.00    1.56   clock reconvergence pessimism
  -0.04    1.52   library hold time
           1.52   data required time
---------------------------------------------------------
           1.52   data required time
          -1.50   data arrival time
---------------------------------------------------------
          -0.02   slack (VIOLATED)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
5.3305

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
4.5368

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
85.110215

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.77e-03   7.59e-04   1.04e-08   6.53e-03  36.1%
Combinational          1.95e-03   4.08e-03   2.26e-08   6.03e-03  33.3%
Clock                  3.20e-03   2.35e-03   2.28e-09   5.55e-03  30.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.09e-02   7.19e-03   3.52e-08   1.81e-02 100.0%
                          60.3%      39.7%       0.0%
