Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  6 22:20:41 2018
| Host         : DESKTOP-HGO3NEF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clock_btn (HIGH)

 There are 885 register/latch pins with no clock driven by root clock pin: reset_btn (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/LLbit_reg0/LLbit_o_reg/Q (HIGH)

 There are 688 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/index_o_reg[0]/Q (HIGH)

 There are 688 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/index_o_reg[1]/Q (HIGH)

 There are 688 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/index_o_reg[2]/Q (HIGH)

 There are 688 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/index_o_reg[3]/Q (HIGH)

 There are 688 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/random_o_reg[0]/Q (HIGH)

 There are 688 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/random_o_reg[1]/Q (HIGH)

 There are 688 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/random_o_reg[2]/Q (HIGH)

 There are 688 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/random_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/div0/ready_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/stallreq_for_madd_msub_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[0]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[1]/Q (HIGH)

 There are 752 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 752 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 752 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 752 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 752 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 752 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 752 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 752 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[1]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[31]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_LLbit_value_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_LLbit_we_reg/Q (HIGH)

 There are 720 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[10]/Q (HIGH)

 There are 720 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 688 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[2]/Q (HIGH)

 There are 688 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 721 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 721 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 721 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 721 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 721 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 721 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[0][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[10][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[11][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[12][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[13][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[14][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[15][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[1][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[2][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[3][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[4][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[5][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[6][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[7][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[8][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/tlb0/TLB_reg[9][62]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1947 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 156 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 3 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.073        0.000                      0                 5257        0.050        0.000                      0                 5257        7.000        0.000                       0                  2556  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_11M0592             {0.000 45.211}       90.422          11.059          
clk_50M                 {0.000 10.000}       20.000          50.000          
clock_gen/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_pll_example  {0.000 50.000}       100.000         10.000          
  clk_out2_pll_example  {0.000 25.000}       50.000          20.000          
  clkfbout_pll_example  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                      16.073        0.000                      0                  242        0.144        0.000                      0                  242        9.500        0.000                       0                   133  
clock_gen/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_pll_example       77.997        0.000                      0                 4868        0.050        0.000                      0                 4868       49.500        0.000                       0                  2327  
  clk_out2_pll_example       46.081        0.000                      0                   99        0.266        0.000                      0                   99       24.500        0.000                       0                    92  
  clkfbout_pll_example                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_pll_example  clk_out2_pll_example       36.611        0.000                      0                  131        0.172        0.000                      0                  131  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       16.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.073ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.694ns (22.473%)  route 2.394ns (77.527%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 23.181 - 20.000 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.384     3.849    vga800x600at75/clk_50M
    SLICE_X1Y113         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.379     4.228 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.703     4.931    vga800x600at75/hdata[5]
    SLICE_X0Y112         LUT4 (Prop_lut4_I3_O)        0.105     5.036 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.539     5.576    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_11
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.105     5.681 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.729     6.410    vga800x600at75/vdata
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.105     6.515 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.422     6.937    vga800x600at75/vdata[11]_i_1_n_11
    SLICE_X4Y115         FDRE                                         r  vga800x600at75/vdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.782    23.181    vga800x600at75/clk_50M
    SLICE_X4Y115         FDRE                                         r  vga800x600at75/vdata_reg[5]/C
                         clock pessimism              0.216    23.397    
                         clock uncertainty           -0.035    23.362    
    SLICE_X4Y115         FDRE (Setup_fdre_C_R)       -0.352    23.010    vga800x600at75/vdata_reg[5]
  -------------------------------------------------------------------
                         required time                         23.010    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                 16.073    

Slack (MET) :             16.073ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.694ns (22.473%)  route 2.394ns (77.527%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 23.181 - 20.000 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.384     3.849    vga800x600at75/clk_50M
    SLICE_X1Y113         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.379     4.228 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.703     4.931    vga800x600at75/hdata[5]
    SLICE_X0Y112         LUT4 (Prop_lut4_I3_O)        0.105     5.036 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.539     5.576    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_11
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.105     5.681 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.729     6.410    vga800x600at75/vdata
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.105     6.515 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.422     6.937    vga800x600at75/vdata[11]_i_1_n_11
    SLICE_X4Y115         FDRE                                         r  vga800x600at75/vdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.782    23.181    vga800x600at75/clk_50M
    SLICE_X4Y115         FDRE                                         r  vga800x600at75/vdata_reg[6]/C
                         clock pessimism              0.216    23.397    
                         clock uncertainty           -0.035    23.362    
    SLICE_X4Y115         FDRE (Setup_fdre_C_R)       -0.352    23.010    vga800x600at75/vdata_reg[6]
  -------------------------------------------------------------------
                         required time                         23.010    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                 16.073    

Slack (MET) :             16.073ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.694ns (22.473%)  route 2.394ns (77.527%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 23.181 - 20.000 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.384     3.849    vga800x600at75/clk_50M
    SLICE_X1Y113         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.379     4.228 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.703     4.931    vga800x600at75/hdata[5]
    SLICE_X0Y112         LUT4 (Prop_lut4_I3_O)        0.105     5.036 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.539     5.576    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_11
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.105     5.681 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.729     6.410    vga800x600at75/vdata
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.105     6.515 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.422     6.937    vga800x600at75/vdata[11]_i_1_n_11
    SLICE_X4Y115         FDRE                                         r  vga800x600at75/vdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.782    23.181    vga800x600at75/clk_50M
    SLICE_X4Y115         FDRE                                         r  vga800x600at75/vdata_reg[7]/C
                         clock pessimism              0.216    23.397    
                         clock uncertainty           -0.035    23.362    
    SLICE_X4Y115         FDRE (Setup_fdre_C_R)       -0.352    23.010    vga800x600at75/vdata_reg[7]
  -------------------------------------------------------------------
                         required time                         23.010    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                 16.073    

Slack (MET) :             16.073ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.694ns (22.473%)  route 2.394ns (77.527%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 23.181 - 20.000 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.384     3.849    vga800x600at75/clk_50M
    SLICE_X1Y113         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.379     4.228 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.703     4.931    vga800x600at75/hdata[5]
    SLICE_X0Y112         LUT4 (Prop_lut4_I3_O)        0.105     5.036 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.539     5.576    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_11
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.105     5.681 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.729     6.410    vga800x600at75/vdata
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.105     6.515 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.422     6.937    vga800x600at75/vdata[11]_i_1_n_11
    SLICE_X4Y115         FDRE                                         r  vga800x600at75/vdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.782    23.181    vga800x600at75/clk_50M
    SLICE_X4Y115         FDRE                                         r  vga800x600at75/vdata_reg[8]/C
                         clock pessimism              0.216    23.397    
                         clock uncertainty           -0.035    23.362    
    SLICE_X4Y115         FDRE (Setup_fdre_C_R)       -0.352    23.010    vga800x600at75/vdata_reg[8]
  -------------------------------------------------------------------
                         required time                         23.010    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                 16.073    

Slack (MET) :             16.164ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.694ns (22.293%)  route 2.419ns (77.707%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 23.297 - 20.000 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.384     3.849    vga800x600at75/clk_50M
    SLICE_X1Y113         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.379     4.228 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.703     4.931    vga800x600at75/hdata[5]
    SLICE_X0Y112         LUT4 (Prop_lut4_I3_O)        0.105     5.036 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.539     5.576    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_11
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.105     5.681 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.729     6.410    vga800x600at75/vdata
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.105     6.515 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.447     6.962    vga800x600at75/vdata[11]_i_1_n_11
    SLICE_X4Y114         FDRE                                         r  vga800x600at75/vdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.899    23.297    vga800x600at75/clk_50M
    SLICE_X4Y114         FDRE                                         r  vga800x600at75/vdata_reg[1]/C
                         clock pessimism              0.216    23.514    
                         clock uncertainty           -0.035    23.478    
    SLICE_X4Y114         FDRE (Setup_fdre_C_R)       -0.352    23.126    vga800x600at75/vdata_reg[1]
  -------------------------------------------------------------------
                         required time                         23.126    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                 16.164    

Slack (MET) :             16.164ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.694ns (22.293%)  route 2.419ns (77.707%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 23.297 - 20.000 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.384     3.849    vga800x600at75/clk_50M
    SLICE_X1Y113         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.379     4.228 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.703     4.931    vga800x600at75/hdata[5]
    SLICE_X0Y112         LUT4 (Prop_lut4_I3_O)        0.105     5.036 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.539     5.576    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_11
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.105     5.681 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.729     6.410    vga800x600at75/vdata
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.105     6.515 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.447     6.962    vga800x600at75/vdata[11]_i_1_n_11
    SLICE_X4Y114         FDRE                                         r  vga800x600at75/vdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.899    23.297    vga800x600at75/clk_50M
    SLICE_X4Y114         FDRE                                         r  vga800x600at75/vdata_reg[2]/C
                         clock pessimism              0.216    23.514    
                         clock uncertainty           -0.035    23.478    
    SLICE_X4Y114         FDRE (Setup_fdre_C_R)       -0.352    23.126    vga800x600at75/vdata_reg[2]
  -------------------------------------------------------------------
                         required time                         23.126    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                 16.164    

Slack (MET) :             16.164ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.694ns (22.293%)  route 2.419ns (77.707%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 23.297 - 20.000 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.384     3.849    vga800x600at75/clk_50M
    SLICE_X1Y113         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.379     4.228 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.703     4.931    vga800x600at75/hdata[5]
    SLICE_X0Y112         LUT4 (Prop_lut4_I3_O)        0.105     5.036 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.539     5.576    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_11
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.105     5.681 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.729     6.410    vga800x600at75/vdata
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.105     6.515 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.447     6.962    vga800x600at75/vdata[11]_i_1_n_11
    SLICE_X4Y114         FDRE                                         r  vga800x600at75/vdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.899    23.297    vga800x600at75/clk_50M
    SLICE_X4Y114         FDRE                                         r  vga800x600at75/vdata_reg[3]/C
                         clock pessimism              0.216    23.514    
                         clock uncertainty           -0.035    23.478    
    SLICE_X4Y114         FDRE (Setup_fdre_C_R)       -0.352    23.126    vga800x600at75/vdata_reg[3]
  -------------------------------------------------------------------
                         required time                         23.126    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                 16.164    

Slack (MET) :             16.164ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.694ns (22.293%)  route 2.419ns (77.707%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.297ns = ( 23.297 - 20.000 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.384     3.849    vga800x600at75/clk_50M
    SLICE_X1Y113         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.379     4.228 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.703     4.931    vga800x600at75/hdata[5]
    SLICE_X0Y112         LUT4 (Prop_lut4_I3_O)        0.105     5.036 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.539     5.576    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_11
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.105     5.681 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.729     6.410    vga800x600at75/vdata
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.105     6.515 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.447     6.962    vga800x600at75/vdata[11]_i_1_n_11
    SLICE_X4Y114         FDRE                                         r  vga800x600at75/vdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.899    23.297    vga800x600at75/clk_50M
    SLICE_X4Y114         FDRE                                         r  vga800x600at75/vdata_reg[4]/C
                         clock pessimism              0.216    23.514    
                         clock uncertainty           -0.035    23.478    
    SLICE_X4Y114         FDRE (Setup_fdre_C_R)       -0.352    23.126    vga800x600at75/vdata_reg[4]
  -------------------------------------------------------------------
                         required time                         23.126    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                 16.164    

Slack (MET) :             16.220ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.694ns (21.701%)  route 2.504ns (78.299%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.384     3.849    vga800x600at75/clk_50M
    SLICE_X1Y113         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.379     4.228 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.703     4.931    vga800x600at75/hdata[5]
    SLICE_X0Y112         LUT4 (Prop_lut4_I3_O)        0.105     5.036 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.539     5.576    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_11
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.105     5.681 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.729     6.410    vga800x600at75/vdata
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.105     6.515 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.532     7.047    vga800x600at75/vdata[11]_i_1_n_11
    SLICE_X4Y116         FDRE                                         r  vga800x600at75/vdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.962    23.361    vga800x600at75/clk_50M
    SLICE_X4Y116         FDRE                                         r  vga800x600at75/vdata_reg[10]/C
                         clock pessimism              0.293    23.654    
                         clock uncertainty           -0.035    23.619    
    SLICE_X4Y116         FDRE (Setup_fdre_C_R)       -0.352    23.267    vga800x600at75/vdata_reg[10]
  -------------------------------------------------------------------
                         required time                         23.267    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                 16.220    

Slack (MET) :             16.220ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.694ns (21.701%)  route 2.504ns (78.299%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         2.384     3.849    vga800x600at75/clk_50M
    SLICE_X1Y113         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.379     4.228 f  vga800x600at75/hdata_reg[5]/Q
                         net (fo=5, routed)           0.703     4.931    vga800x600at75/hdata[5]
    SLICE_X0Y112         LUT4 (Prop_lut4_I3_O)        0.105     5.036 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.539     5.576    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_11
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.105     5.681 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=24, routed)          0.729     6.410    vga800x600at75/vdata
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.105     6.515 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.532     7.047    vga800x600at75/vdata[11]_i_1_n_11
    SLICE_X4Y116         FDRE                                         r  vga800x600at75/vdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.962    23.361    vga800x600at75/clk_50M
    SLICE_X4Y116         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism              0.293    23.654    
                         clock uncertainty           -0.035    23.619    
    SLICE_X4Y116         FDRE (Setup_fdre_C_R)       -0.352    23.267    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         23.267    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                 16.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.832%)  route 0.146ns (47.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.982     1.283    ext_uart_r/clk_50M
    SLICE_X6Y128         FDRE                                         r  ext_uart_r/RxD_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_fdre_C_Q)         0.164     1.447 r  ext_uart_r/RxD_data_reg[0]/Q
                         net (fo=1, routed)           0.146     1.594    RxD_data[0]
    SLICE_X5Y128         FDRE                                         r  ext_uart_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.191     1.680    clk_50M_IBUF
    SLICE_X5Y128         FDRE                                         r  ext_uart_buffer_reg[0]/C
                         clock pessimism             -0.276     1.404    
    SLICE_X5Y128         FDRE (Hold_fdre_C_D)         0.046     1.450    ext_uart_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ext_uart_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.291%)  route 0.175ns (57.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.016     1.317    clk_50M_IBUF
    SLICE_X5Y128         FDRE                                         r  ext_uart_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.128     1.445 r  ext_uart_buffer_reg[5]/Q
                         net (fo=1, routed)           0.175     1.620    ext_uart_buffer[5]
    SLICE_X5Y126         FDRE                                         r  ext_uart_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.244     1.733    clk_50M_IBUF
    SLICE_X5Y126         FDRE                                         r  ext_uart_tx_reg[5]/C
                         clock pessimism             -0.276     1.457    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.018     1.475    ext_uart_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.509%)  route 0.161ns (49.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.982     1.283    ext_uart_r/clk_50M
    SLICE_X6Y128         FDRE                                         r  ext_uart_r/RxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_fdre_C_Q)         0.164     1.447 r  ext_uart_r/RxD_data_reg[3]/Q
                         net (fo=2, routed)           0.161     1.608    RxD_data[3]
    SLICE_X5Y128         FDRE                                         r  ext_uart_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.191     1.680    clk_50M_IBUF
    SLICE_X5Y128         FDRE                                         r  ext_uart_buffer_reg[3]/C
                         clock pessimism             -0.276     1.404    
    SLICE_X5Y128         FDRE (Hold_fdre_C_D)         0.047     1.451    ext_uart_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ext_uart_r/tickgen/Acc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/tickgen/Acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.355ns (76.912%)  route 0.107ns (23.088%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.015     1.316    ext_uart_r/tickgen/clk_50M
    SLICE_X1Y123         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.457 r  ext_uart_r/tickgen/Acc_reg[8]/Q
                         net (fo=1, routed)           0.107     1.564    ext_uart_r/tickgen/Acc[8]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.724 r  ext_uart_r/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    ext_uart_r/tickgen/Acc_reg[8]_i_1_n_11
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.778 r  ext_uart_r/tickgen/Acc_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.778    ext_uart_r/tickgen/Acc_reg[12]_i_1_n_18
    SLICE_X1Y124         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.292     1.781    ext_uart_r/tickgen/clk_50M
    SLICE_X1Y124         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[9]/C
                         clock pessimism             -0.276     1.505    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.105     1.610    ext_uart_r/tickgen/Acc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.934%)  route 0.167ns (53.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.982     1.283    ext_uart_r/clk_50M
    SLICE_X6Y128         FDRE                                         r  ext_uart_r/RxD_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDRE (Prop_fdre_C_Q)         0.148     1.431 r  ext_uart_r/RxD_data_reg[4]/Q
                         net (fo=2, routed)           0.167     1.599    RxD_data[4]
    SLICE_X5Y128         FDRE                                         r  ext_uart_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.191     1.680    clk_50M_IBUF
    SLICE_X5Y128         FDRE                                         r  ext_uart_buffer_reg[4]/C
                         clock pessimism             -0.276     1.404    
    SLICE_X5Y128         FDRE (Hold_fdre_C_D)         0.022     1.426    ext_uart_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ext_uart_r/tickgen/Acc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/tickgen/Acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.366ns (77.449%)  route 0.107ns (22.551%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.015     1.316    ext_uart_r/tickgen/clk_50M
    SLICE_X1Y123         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.457 r  ext_uart_r/tickgen/Acc_reg[8]/Q
                         net (fo=1, routed)           0.107     1.564    ext_uart_r/tickgen/Acc[8]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.724 r  ext_uart_r/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    ext_uart_r/tickgen/Acc_reg[8]_i_1_n_11
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.789 r  ext_uart_r/tickgen/Acc_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.789    ext_uart_r/tickgen/Acc_reg[12]_i_1_n_16
    SLICE_X1Y124         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.292     1.781    ext_uart_r/tickgen/clk_50M
    SLICE_X1Y124         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[11]/C
                         clock pessimism             -0.276     1.505    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.105     1.610    ext_uart_r/tickgen/Acc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/FSM_onehot_RxD_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.279%)  route 0.095ns (36.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.885     1.186    ext_uart_r/clk_50M
    SLICE_X2Y130         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164     1.350 r  ext_uart_r/FSM_onehot_RxD_state_reg[0]/Q
                         net (fo=5, routed)           0.095     1.445    ext_uart_r/OversamplingCnt0
    SLICE_X3Y130         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.037     1.526    ext_uart_r/clk_50M
    SLICE_X3Y130         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[1]/C
                         clock pessimism             -0.327     1.199    
    SLICE_X3Y130         FDRE (Hold_fdre_C_D)         0.057     1.256    ext_uart_r/FSM_onehot_RxD_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ext_uart_r/tickgen/Acc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/tickgen/Acc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.391ns (78.582%)  route 0.107ns (21.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.015     1.316    ext_uart_r/tickgen/clk_50M
    SLICE_X1Y123         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.457 r  ext_uart_r/tickgen/Acc_reg[8]/Q
                         net (fo=1, routed)           0.107     1.564    ext_uart_r/tickgen/Acc[8]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.724 r  ext_uart_r/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    ext_uart_r/tickgen/Acc_reg[8]_i_1_n_11
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.814 r  ext_uart_r/tickgen/Acc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.814    ext_uart_r/tickgen/Acc_reg[12]_i_1_n_17
    SLICE_X1Y124         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.292     1.781    ext_uart_r/tickgen/clk_50M
    SLICE_X1Y124         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[10]/C
                         clock pessimism             -0.276     1.505    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.105     1.610    ext_uart_r/tickgen/Acc_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ext_uart_r/tickgen/Acc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/tickgen/Acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.391ns (78.582%)  route 0.107ns (21.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.015     1.316    ext_uart_r/tickgen/clk_50M
    SLICE_X1Y123         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.457 r  ext_uart_r/tickgen/Acc_reg[8]/Q
                         net (fo=1, routed)           0.107     1.564    ext_uart_r/tickgen/Acc[8]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.724 r  ext_uart_r/tickgen/Acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    ext_uart_r/tickgen/Acc_reg[8]_i_1_n_11
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.814 r  ext_uart_r/tickgen/Acc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    ext_uart_r/tickgen/Acc_reg[12]_i_1_n_15
    SLICE_X1Y124         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.292     1.781    ext_uart_r/tickgen/clk_50M
    SLICE_X1Y124         FDRE                                         r  ext_uart_r/tickgen/Acc_reg[12]/C
                         clock pessimism             -0.276     1.505    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.105     1.610    ext_uart_r/tickgen/Acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ext_uart_t/TxD_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.656%)  route 0.125ns (37.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.932     1.233    ext_uart_t/clk_50M
    SLICE_X6Y126         FDRE                                         r  ext_uart_t/TxD_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.164     1.397 r  ext_uart_t/TxD_shift_reg[5]/Q
                         net (fo=1, routed)           0.125     1.522    ext_uart_t/TxD_shift_reg_n_11_[5]
    SLICE_X5Y125         LUT4 (Prop_lut4_I0_O)        0.045     1.567 r  ext_uart_t/TxD_shift[4]_i_1/O
                         net (fo=1, routed)           0.000     1.567    ext_uart_t/TxD_shift[4]_i_1_n_11
    SLICE_X5Y125         FDRE                                         r  ext_uart_t/TxD_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.110     1.599    ext_uart_t/clk_50M
    SLICE_X5Y125         FDRE                                         r  ext_uart_t/TxD_shift_reg[4]/C
                         clock pessimism             -0.333     1.266    
    SLICE_X5Y125         FDRE (Hold_fdre_C_D)         0.092     1.358    ext_uart_t/TxD_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y127  ext_uart_avai_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y128  ext_uart_buffer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y128  ext_uart_buffer_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y128  ext_uart_buffer_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y128  ext_uart_buffer_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y128  ext_uart_buffer_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y128  ext_uart_buffer_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y128  ext_uart_buffer_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y128  ext_uart_buffer_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y130  ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y123  ext_uart_r/tickgen/Acc_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y123  ext_uart_r/tickgen/Acc_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y123  ext_uart_r/tickgen/Acc_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y123  ext_uart_r/tickgen/Acc_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y127  ext_uart_avai_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y128  ext_uart_buffer_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y128  ext_uart_buffer_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y128  ext_uart_buffer_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y128  ext_uart_buffer_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y128  ext_uart_buffer_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y127  ext_uart_avai_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y128  ext_uart_buffer_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y128  ext_uart_buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y128  ext_uart_buffer_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y128  ext_uart_buffer_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y128  ext_uart_buffer_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y128  ext_uart_buffer_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y128  ext_uart_buffer_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y128  ext_uart_buffer_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y128  ext_uart_buffer_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/inst/clk_in1
  To Clock:  clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       77.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.997ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_reg2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        21.461ns  (logic 2.845ns (13.257%)  route 18.616ns (86.743%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.378ns = ( 97.622 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 f  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 f  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 f  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 f  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 r  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 f  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          0.960     9.075    openmips0/tlb0/mem_excepttype_reg[10]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.180 r  openmips0/tlb0/ramAddr_o[9]_i_2/O
                         net (fo=11, routed)          0.625     9.805    openmips0/tlb0/ramAddr_o_reg[0]
    SLICE_X47Y97         LUT3 (Prop_lut3_I1_O)        0.105     9.910 r  openmips0/tlb0/new_pc_reg[31]_i_31/O
                         net (fo=4, routed)           0.254    10.164    openmips0/ex_mem0/tlb_addr_valid
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.105    10.269 f  openmips0/ex_mem0/new_pc_reg[31]_i_36/O
                         net (fo=2, routed)           0.342    10.611    openmips0/ex_mem0/new_pc_reg[31]_i_36_n_11
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.105    10.716 f  openmips0/ex_mem0/new_pc_reg[31]_i_24/O
                         net (fo=2, routed)           0.250    10.966    openmips0/ex_mem0/new_pc_reg[31]_i_24_n_11
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.105    11.071 f  openmips0/ex_mem0/new_pc_reg[31]_i_11/O
                         net (fo=19, routed)          0.565    11.636    openmips0/ex_mem0/new_pc_reg[31]_i_11_n_11
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.105    11.741 f  openmips0/ex_mem0/new_pc_reg[31]_i_3/O
                         net (fo=135, routed)         4.127    15.868    openmips0/ex_mem0/id_pc_reg[0]
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.105    15.973 r  openmips0/ex_mem0/mem_wd[4]_i_1/O
                         net (fo=254, routed)         3.492    19.465    openmips0/ex_mem0/mem_wd[4]_i_1_n_11
    SLICE_X32Y96         FDRE                                         r  openmips0/ex_mem0/mem_reg2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.274    97.623    openmips0/ex_mem0/clk_out1
    SLICE_X32Y96         FDRE                                         r  openmips0/ex_mem0/mem_reg2_reg[12]/C
                         clock pessimism              0.338    97.961    
                         clock uncertainty           -0.147    97.814    
    SLICE_X32Y96         FDRE (Setup_fdre_C_R)       -0.352    97.462    openmips0/ex_mem0/mem_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         97.462    
                         arrival time                         -19.465    
  -------------------------------------------------------------------
                         slack                                 77.997    

Slack (MET) :             77.997ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_reg2_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        21.461ns  (logic 2.845ns (13.257%)  route 18.616ns (86.743%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.378ns = ( 97.622 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 f  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 f  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 f  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 f  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 r  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 f  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          0.960     9.075    openmips0/tlb0/mem_excepttype_reg[10]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.180 r  openmips0/tlb0/ramAddr_o[9]_i_2/O
                         net (fo=11, routed)          0.625     9.805    openmips0/tlb0/ramAddr_o_reg[0]
    SLICE_X47Y97         LUT3 (Prop_lut3_I1_O)        0.105     9.910 r  openmips0/tlb0/new_pc_reg[31]_i_31/O
                         net (fo=4, routed)           0.254    10.164    openmips0/ex_mem0/tlb_addr_valid
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.105    10.269 f  openmips0/ex_mem0/new_pc_reg[31]_i_36/O
                         net (fo=2, routed)           0.342    10.611    openmips0/ex_mem0/new_pc_reg[31]_i_36_n_11
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.105    10.716 f  openmips0/ex_mem0/new_pc_reg[31]_i_24/O
                         net (fo=2, routed)           0.250    10.966    openmips0/ex_mem0/new_pc_reg[31]_i_24_n_11
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.105    11.071 f  openmips0/ex_mem0/new_pc_reg[31]_i_11/O
                         net (fo=19, routed)          0.565    11.636    openmips0/ex_mem0/new_pc_reg[31]_i_11_n_11
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.105    11.741 f  openmips0/ex_mem0/new_pc_reg[31]_i_3/O
                         net (fo=135, routed)         4.127    15.868    openmips0/ex_mem0/id_pc_reg[0]
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.105    15.973 r  openmips0/ex_mem0/mem_wd[4]_i_1/O
                         net (fo=254, routed)         3.492    19.465    openmips0/ex_mem0/mem_wd[4]_i_1_n_11
    SLICE_X32Y96         FDRE                                         r  openmips0/ex_mem0/mem_reg2_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.274    97.623    openmips0/ex_mem0/clk_out1
    SLICE_X32Y96         FDRE                                         r  openmips0/ex_mem0/mem_reg2_reg[20]/C
                         clock pessimism              0.338    97.961    
                         clock uncertainty           -0.147    97.814    
    SLICE_X32Y96         FDRE (Setup_fdre_C_R)       -0.352    97.462    openmips0/ex_mem0/mem_reg2_reg[20]
  -------------------------------------------------------------------
                         required time                         97.462    
                         arrival time                         -19.465    
  -------------------------------------------------------------------
                         slack                                 77.997    

Slack (MET) :             78.216ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_reg2_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        21.242ns  (logic 2.845ns (13.394%)  route 18.397ns (86.606%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.378ns = ( 97.622 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 f  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 f  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 f  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 f  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 r  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 f  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          0.960     9.075    openmips0/tlb0/mem_excepttype_reg[10]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.180 r  openmips0/tlb0/ramAddr_o[9]_i_2/O
                         net (fo=11, routed)          0.625     9.805    openmips0/tlb0/ramAddr_o_reg[0]
    SLICE_X47Y97         LUT3 (Prop_lut3_I1_O)        0.105     9.910 r  openmips0/tlb0/new_pc_reg[31]_i_31/O
                         net (fo=4, routed)           0.254    10.164    openmips0/ex_mem0/tlb_addr_valid
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.105    10.269 f  openmips0/ex_mem0/new_pc_reg[31]_i_36/O
                         net (fo=2, routed)           0.342    10.611    openmips0/ex_mem0/new_pc_reg[31]_i_36_n_11
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.105    10.716 f  openmips0/ex_mem0/new_pc_reg[31]_i_24/O
                         net (fo=2, routed)           0.250    10.966    openmips0/ex_mem0/new_pc_reg[31]_i_24_n_11
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.105    11.071 f  openmips0/ex_mem0/new_pc_reg[31]_i_11/O
                         net (fo=19, routed)          0.565    11.636    openmips0/ex_mem0/new_pc_reg[31]_i_11_n_11
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.105    11.741 f  openmips0/ex_mem0/new_pc_reg[31]_i_3/O
                         net (fo=135, routed)         4.127    15.868    openmips0/ex_mem0/id_pc_reg[0]
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.105    15.973 r  openmips0/ex_mem0/mem_wd[4]_i_1/O
                         net (fo=254, routed)         3.273    19.245    openmips0/ex_mem0/mem_wd[4]_i_1_n_11
    SLICE_X32Y94         FDRE                                         r  openmips0/ex_mem0/mem_reg2_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.274    97.623    openmips0/ex_mem0/clk_out1
    SLICE_X32Y94         FDRE                                         r  openmips0/ex_mem0/mem_reg2_reg[28]/C
                         clock pessimism              0.338    97.961    
                         clock uncertainty           -0.147    97.814    
    SLICE_X32Y94         FDRE (Setup_fdre_C_R)       -0.352    97.462    openmips0/ex_mem0/mem_reg2_reg[28]
  -------------------------------------------------------------------
                         required time                         97.462    
                         arrival time                         -19.245    
  -------------------------------------------------------------------
                         slack                                 78.216    

Slack (MET) :             78.263ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_reg2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        21.124ns  (logic 2.845ns (13.468%)  route 18.279ns (86.532%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.378ns = ( 97.622 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 f  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 f  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 f  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 f  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 r  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 f  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          0.960     9.075    openmips0/tlb0/mem_excepttype_reg[10]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.180 r  openmips0/tlb0/ramAddr_o[9]_i_2/O
                         net (fo=11, routed)          0.625     9.805    openmips0/tlb0/ramAddr_o_reg[0]
    SLICE_X47Y97         LUT3 (Prop_lut3_I1_O)        0.105     9.910 r  openmips0/tlb0/new_pc_reg[31]_i_31/O
                         net (fo=4, routed)           0.254    10.164    openmips0/ex_mem0/tlb_addr_valid
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.105    10.269 f  openmips0/ex_mem0/new_pc_reg[31]_i_36/O
                         net (fo=2, routed)           0.342    10.611    openmips0/ex_mem0/new_pc_reg[31]_i_36_n_11
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.105    10.716 f  openmips0/ex_mem0/new_pc_reg[31]_i_24/O
                         net (fo=2, routed)           0.250    10.966    openmips0/ex_mem0/new_pc_reg[31]_i_24_n_11
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.105    11.071 f  openmips0/ex_mem0/new_pc_reg[31]_i_11/O
                         net (fo=19, routed)          0.565    11.636    openmips0/ex_mem0/new_pc_reg[31]_i_11_n_11
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.105    11.741 f  openmips0/ex_mem0/new_pc_reg[31]_i_3/O
                         net (fo=135, routed)         4.127    15.868    openmips0/ex_mem0/id_pc_reg[0]
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.105    15.973 r  openmips0/ex_mem0/mem_wd[4]_i_1/O
                         net (fo=254, routed)         3.155    19.128    openmips0/ex_mem0/mem_wd[4]_i_1_n_11
    SLICE_X30Y95         FDRE                                         r  openmips0/ex_mem0/mem_reg2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.274    97.623    openmips0/ex_mem0/clk_out1
    SLICE_X30Y95         FDRE                                         r  openmips0/ex_mem0/mem_reg2_reg[13]/C
                         clock pessimism              0.338    97.961    
                         clock uncertainty           -0.147    97.814    
    SLICE_X30Y95         FDRE (Setup_fdre_C_R)       -0.423    97.391    openmips0/ex_mem0/mem_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         97.391    
                         arrival time                         -19.128    
  -------------------------------------------------------------------
                         slack                                 78.263    

Slack (MET) :             78.263ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_reg2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        21.124ns  (logic 2.845ns (13.468%)  route 18.279ns (86.532%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.378ns = ( 97.622 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 f  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 f  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 f  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 f  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 r  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 f  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          0.960     9.075    openmips0/tlb0/mem_excepttype_reg[10]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.180 r  openmips0/tlb0/ramAddr_o[9]_i_2/O
                         net (fo=11, routed)          0.625     9.805    openmips0/tlb0/ramAddr_o_reg[0]
    SLICE_X47Y97         LUT3 (Prop_lut3_I1_O)        0.105     9.910 r  openmips0/tlb0/new_pc_reg[31]_i_31/O
                         net (fo=4, routed)           0.254    10.164    openmips0/ex_mem0/tlb_addr_valid
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.105    10.269 f  openmips0/ex_mem0/new_pc_reg[31]_i_36/O
                         net (fo=2, routed)           0.342    10.611    openmips0/ex_mem0/new_pc_reg[31]_i_36_n_11
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.105    10.716 f  openmips0/ex_mem0/new_pc_reg[31]_i_24/O
                         net (fo=2, routed)           0.250    10.966    openmips0/ex_mem0/new_pc_reg[31]_i_24_n_11
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.105    11.071 f  openmips0/ex_mem0/new_pc_reg[31]_i_11/O
                         net (fo=19, routed)          0.565    11.636    openmips0/ex_mem0/new_pc_reg[31]_i_11_n_11
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.105    11.741 f  openmips0/ex_mem0/new_pc_reg[31]_i_3/O
                         net (fo=135, routed)         4.127    15.868    openmips0/ex_mem0/id_pc_reg[0]
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.105    15.973 r  openmips0/ex_mem0/mem_wd[4]_i_1/O
                         net (fo=254, routed)         3.155    19.128    openmips0/ex_mem0/mem_wd[4]_i_1_n_11
    SLICE_X30Y95         FDRE                                         r  openmips0/ex_mem0/mem_reg2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.274    97.623    openmips0/ex_mem0/clk_out1
    SLICE_X30Y95         FDRE                                         r  openmips0/ex_mem0/mem_reg2_reg[5]/C
                         clock pessimism              0.338    97.961    
                         clock uncertainty           -0.147    97.814    
    SLICE_X30Y95         FDRE (Setup_fdre_C_R)       -0.423    97.391    openmips0/ex_mem0/mem_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         97.391    
                         arrival time                         -19.128    
  -------------------------------------------------------------------
                         slack                                 78.263    

Slack (MET) :             78.304ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        21.166ns  (logic 2.845ns (13.441%)  route 18.321ns (86.559%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 97.618 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 f  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 f  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 f  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 f  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 r  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 f  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          0.960     9.075    openmips0/tlb0/mem_excepttype_reg[10]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.180 r  openmips0/tlb0/ramAddr_o[9]_i_2/O
                         net (fo=11, routed)          0.625     9.805    openmips0/tlb0/ramAddr_o_reg[0]
    SLICE_X47Y97         LUT3 (Prop_lut3_I1_O)        0.105     9.910 r  openmips0/tlb0/new_pc_reg[31]_i_31/O
                         net (fo=4, routed)           0.254    10.164    openmips0/ex_mem0/tlb_addr_valid
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.105    10.269 f  openmips0/ex_mem0/new_pc_reg[31]_i_36/O
                         net (fo=2, routed)           0.342    10.611    openmips0/ex_mem0/new_pc_reg[31]_i_36_n_11
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.105    10.716 f  openmips0/ex_mem0/new_pc_reg[31]_i_24/O
                         net (fo=2, routed)           0.250    10.966    openmips0/ex_mem0/new_pc_reg[31]_i_24_n_11
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.105    11.071 f  openmips0/ex_mem0/new_pc_reg[31]_i_11/O
                         net (fo=19, routed)          0.565    11.636    openmips0/ex_mem0/new_pc_reg[31]_i_11_n_11
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.105    11.741 f  openmips0/ex_mem0/new_pc_reg[31]_i_3/O
                         net (fo=135, routed)         4.127    15.868    openmips0/ex_mem0/id_pc_reg[0]
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.105    15.973 r  openmips0/ex_mem0/mem_wd[4]_i_1/O
                         net (fo=254, routed)         3.197    19.170    openmips0/ex_mem0/mem_wd[4]_i_1_n_11
    SLICE_X36Y87         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.270    97.619    openmips0/ex_mem0/clk_out1
    SLICE_X36Y87         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[26]/C
                         clock pessimism              0.354    97.973    
                         clock uncertainty           -0.147    97.826    
    SLICE_X36Y87         FDRE (Setup_fdre_C_R)       -0.352    97.474    openmips0/ex_mem0/mem_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                         97.474    
                         arrival time                         -19.170    
  -------------------------------------------------------------------
                         slack                                 78.304    

Slack (MET) :             78.304ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        21.166ns  (logic 2.845ns (13.441%)  route 18.321ns (86.559%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 97.618 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 f  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 f  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 f  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 f  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 r  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 f  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          0.960     9.075    openmips0/tlb0/mem_excepttype_reg[10]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.180 r  openmips0/tlb0/ramAddr_o[9]_i_2/O
                         net (fo=11, routed)          0.625     9.805    openmips0/tlb0/ramAddr_o_reg[0]
    SLICE_X47Y97         LUT3 (Prop_lut3_I1_O)        0.105     9.910 r  openmips0/tlb0/new_pc_reg[31]_i_31/O
                         net (fo=4, routed)           0.254    10.164    openmips0/ex_mem0/tlb_addr_valid
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.105    10.269 f  openmips0/ex_mem0/new_pc_reg[31]_i_36/O
                         net (fo=2, routed)           0.342    10.611    openmips0/ex_mem0/new_pc_reg[31]_i_36_n_11
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.105    10.716 f  openmips0/ex_mem0/new_pc_reg[31]_i_24/O
                         net (fo=2, routed)           0.250    10.966    openmips0/ex_mem0/new_pc_reg[31]_i_24_n_11
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.105    11.071 f  openmips0/ex_mem0/new_pc_reg[31]_i_11/O
                         net (fo=19, routed)          0.565    11.636    openmips0/ex_mem0/new_pc_reg[31]_i_11_n_11
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.105    11.741 f  openmips0/ex_mem0/new_pc_reg[31]_i_3/O
                         net (fo=135, routed)         4.127    15.868    openmips0/ex_mem0/id_pc_reg[0]
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.105    15.973 r  openmips0/ex_mem0/mem_wd[4]_i_1/O
                         net (fo=254, routed)         3.197    19.170    openmips0/ex_mem0/mem_wd[4]_i_1_n_11
    SLICE_X36Y87         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.270    97.619    openmips0/ex_mem0/clk_out1
    SLICE_X36Y87         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[31]/C
                         clock pessimism              0.354    97.973    
                         clock uncertainty           -0.147    97.826    
    SLICE_X36Y87         FDRE (Setup_fdre_C_R)       -0.352    97.474    openmips0/ex_mem0/mem_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                         97.474    
                         arrival time                         -19.170    
  -------------------------------------------------------------------
                         slack                                 78.304    

Slack (MET) :             78.304ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_wdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        21.166ns  (logic 2.845ns (13.441%)  route 18.321ns (86.559%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.382ns = ( 97.618 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 f  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 f  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 f  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 f  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 r  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 f  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          0.960     9.075    openmips0/tlb0/mem_excepttype_reg[10]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.180 r  openmips0/tlb0/ramAddr_o[9]_i_2/O
                         net (fo=11, routed)          0.625     9.805    openmips0/tlb0/ramAddr_o_reg[0]
    SLICE_X47Y97         LUT3 (Prop_lut3_I1_O)        0.105     9.910 r  openmips0/tlb0/new_pc_reg[31]_i_31/O
                         net (fo=4, routed)           0.254    10.164    openmips0/ex_mem0/tlb_addr_valid
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.105    10.269 f  openmips0/ex_mem0/new_pc_reg[31]_i_36/O
                         net (fo=2, routed)           0.342    10.611    openmips0/ex_mem0/new_pc_reg[31]_i_36_n_11
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.105    10.716 f  openmips0/ex_mem0/new_pc_reg[31]_i_24/O
                         net (fo=2, routed)           0.250    10.966    openmips0/ex_mem0/new_pc_reg[31]_i_24_n_11
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.105    11.071 f  openmips0/ex_mem0/new_pc_reg[31]_i_11/O
                         net (fo=19, routed)          0.565    11.636    openmips0/ex_mem0/new_pc_reg[31]_i_11_n_11
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.105    11.741 f  openmips0/ex_mem0/new_pc_reg[31]_i_3/O
                         net (fo=135, routed)         4.127    15.868    openmips0/ex_mem0/id_pc_reg[0]
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.105    15.973 r  openmips0/ex_mem0/mem_wd[4]_i_1/O
                         net (fo=254, routed)         3.197    19.170    openmips0/ex_mem0/mem_wd[4]_i_1_n_11
    SLICE_X36Y87         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.270    97.619    openmips0/ex_mem0/clk_out1
    SLICE_X36Y87         FDRE                                         r  openmips0/ex_mem0/mem_wdata_reg[3]/C
                         clock pessimism              0.354    97.973    
                         clock uncertainty           -0.147    97.826    
    SLICE_X36Y87         FDRE (Setup_fdre_C_R)       -0.352    97.474    openmips0/ex_mem0/mem_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         97.474    
                         arrival time                         -19.170    
  -------------------------------------------------------------------
                         slack                                 78.304    

Slack (MET) :             78.355ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_reg2_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        21.104ns  (logic 2.845ns (13.481%)  route 18.259ns (86.519%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.377ns = ( 97.623 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 f  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 f  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 f  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 f  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 r  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 f  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          0.960     9.075    openmips0/tlb0/mem_excepttype_reg[10]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.180 r  openmips0/tlb0/ramAddr_o[9]_i_2/O
                         net (fo=11, routed)          0.625     9.805    openmips0/tlb0/ramAddr_o_reg[0]
    SLICE_X47Y97         LUT3 (Prop_lut3_I1_O)        0.105     9.910 r  openmips0/tlb0/new_pc_reg[31]_i_31/O
                         net (fo=4, routed)           0.254    10.164    openmips0/ex_mem0/tlb_addr_valid
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.105    10.269 f  openmips0/ex_mem0/new_pc_reg[31]_i_36/O
                         net (fo=2, routed)           0.342    10.611    openmips0/ex_mem0/new_pc_reg[31]_i_36_n_11
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.105    10.716 f  openmips0/ex_mem0/new_pc_reg[31]_i_24/O
                         net (fo=2, routed)           0.250    10.966    openmips0/ex_mem0/new_pc_reg[31]_i_24_n_11
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.105    11.071 f  openmips0/ex_mem0/new_pc_reg[31]_i_11/O
                         net (fo=19, routed)          0.565    11.636    openmips0/ex_mem0/new_pc_reg[31]_i_11_n_11
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.105    11.741 f  openmips0/ex_mem0/new_pc_reg[31]_i_3/O
                         net (fo=135, routed)         4.127    15.868    openmips0/ex_mem0/id_pc_reg[0]
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.105    15.973 r  openmips0/ex_mem0/mem_wd[4]_i_1/O
                         net (fo=254, routed)         3.135    19.107    openmips0/ex_mem0/mem_wd[4]_i_1_n_11
    SLICE_X29Y95         FDRE                                         r  openmips0/ex_mem0/mem_reg2_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.275    97.624    openmips0/ex_mem0/clk_out1
    SLICE_X29Y95         FDRE                                         r  openmips0/ex_mem0/mem_reg2_reg[29]/C
                         clock pessimism              0.338    97.962    
                         clock uncertainty           -0.147    97.815    
    SLICE_X29Y95         FDRE (Setup_fdre_C_R)       -0.352    97.463    openmips0/ex_mem0/mem_reg2_reg[29]
  -------------------------------------------------------------------
                         required time                         97.463    
                         arrival time                         -19.107    
  -------------------------------------------------------------------
                         slack                                 78.355    

Slack (MET) :             78.372ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_cp0_reg_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_pll_example rise@100.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        20.993ns  (logic 2.845ns (13.552%)  route 18.148ns (86.448%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.403ns = ( 97.597 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 f  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 f  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 f  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 f  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 r  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 f  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          0.960     9.075    openmips0/tlb0/mem_excepttype_reg[10]
    SLICE_X53Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.180 r  openmips0/tlb0/ramAddr_o[9]_i_2/O
                         net (fo=11, routed)          0.625     9.805    openmips0/tlb0/ramAddr_o_reg[0]
    SLICE_X47Y97         LUT3 (Prop_lut3_I1_O)        0.105     9.910 r  openmips0/tlb0/new_pc_reg[31]_i_31/O
                         net (fo=4, routed)           0.254    10.164    openmips0/ex_mem0/tlb_addr_valid
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.105    10.269 f  openmips0/ex_mem0/new_pc_reg[31]_i_36/O
                         net (fo=2, routed)           0.342    10.611    openmips0/ex_mem0/new_pc_reg[31]_i_36_n_11
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.105    10.716 f  openmips0/ex_mem0/new_pc_reg[31]_i_24/O
                         net (fo=2, routed)           0.250    10.966    openmips0/ex_mem0/new_pc_reg[31]_i_24_n_11
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.105    11.071 f  openmips0/ex_mem0/new_pc_reg[31]_i_11/O
                         net (fo=19, routed)          0.565    11.636    openmips0/ex_mem0/new_pc_reg[31]_i_11_n_11
    SLICE_X47Y96         LUT5 (Prop_lut5_I0_O)        0.105    11.741 f  openmips0/ex_mem0/new_pc_reg[31]_i_3/O
                         net (fo=135, routed)         4.127    15.868    openmips0/ex_mem0/id_pc_reg[0]
    SLICE_X43Y121        LUT5 (Prop_lut5_I0_O)        0.105    15.973 r  openmips0/ex_mem0/mem_wd[4]_i_1/O
                         net (fo=254, routed)         3.024    18.997    openmips0/ex_mem0/mem_wd[4]_i_1_n_11
    SLICE_X49Y106        FDRE                                         r  openmips0/ex_mem0/mem_cp0_reg_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    100.000   100.000 r  
    D18                  IBUF                         0.000   100.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004   101.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    94.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    96.272    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    96.349 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.248    97.597    openmips0/ex_mem0/clk_out1
    SLICE_X49Y106        FDRE                                         r  openmips0/ex_mem0/mem_cp0_reg_data_reg[0]/C
                         clock pessimism              0.271    97.868    
                         clock uncertainty           -0.147    97.721    
    SLICE_X49Y106        FDRE (Setup_fdre_C_R)       -0.352    97.369    openmips0/ex_mem0/mem_cp0_reg_data_reg[0]
  -------------------------------------------------------------------
                         required time                         97.369    
                         arrival time                         -18.997    
  -------------------------------------------------------------------
                         slack                                 78.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/if_id0/id_pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.822%)  route 0.210ns (56.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.571    -0.841    openmips0/pc_reg0/clk_out1
    SLICE_X34Y99         FDRE                                         r  openmips0/pc_reg0/pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.677 r  openmips0/pc_reg0/pc_reg[29]/Q
                         net (fo=2, routed)           0.210    -0.467    openmips0/if_id0/pc_reg[31]_1[29]
    SLICE_X34Y100        FDRE                                         r  openmips0/if_id0/id_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.836    -1.273    openmips0/if_id0/clk_out1
    SLICE_X34Y100        FDRE                                         r  openmips0/if_id0/id_pc_reg[29]/C
                         clock pessimism              0.697    -0.576    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.059    -0.517    openmips0/if_id0/id_pc_reg[29]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_cp0_reg_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/mem_wb0/wb_cp0_reg_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.796%)  route 0.251ns (66.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.557    -0.855    openmips0/ex_mem0/clk_out1
    SLICE_X52Y107        FDRE                                         r  openmips0/ex_mem0/mem_cp0_reg_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.727 r  openmips0/ex_mem0/mem_cp0_reg_data_reg[9]/Q
                         net (fo=2, routed)           0.251    -0.476    openmips0/mem_wb0/mem_cp0_reg_data_i[9]
    SLICE_X51Y105        FDRE                                         r  openmips0/mem_wb0/wb_cp0_reg_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.829    -1.280    openmips0/mem_wb0/clk_out1
    SLICE_X51Y105        FDRE                                         r  openmips0/mem_wb0/wb_cp0_reg_data_reg[9]/C
                         clock pessimism              0.692    -0.588    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.013    -0.575    openmips0/mem_wb0/wb_cp0_reg_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_cp0_reg_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/mem_wb0/wb_cp0_reg_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (33.002%)  route 0.260ns (66.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.557    -0.855    openmips0/ex_mem0/clk_out1
    SLICE_X53Y108        FDRE                                         r  openmips0/ex_mem0/mem_cp0_reg_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.128    -0.727 r  openmips0/ex_mem0/mem_cp0_reg_data_reg[18]/Q
                         net (fo=2, routed)           0.260    -0.467    openmips0/mem_wb0/mem_cp0_reg_data_i[18]
    SLICE_X51Y105        FDRE                                         r  openmips0/mem_wb0/wb_cp0_reg_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.829    -1.280    openmips0/mem_wb0/clk_out1
    SLICE_X51Y105        FDRE                                         r  openmips0/mem_wb0/wb_cp0_reg_data_reg[18]/C
                         clock pessimism              0.692    -0.588    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.016    -0.572    openmips0/mem_wb0/wb_cp0_reg_data_reg[18]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 openmips0/id_ex0/ex_inst_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_mem_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.250ns (49.113%)  route 0.259ns (50.887%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.567    -0.845    openmips0/id_ex0/clk_out1
    SLICE_X47Y97         FDRE                                         r  openmips0/id_ex0/ex_inst_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  openmips0/id_ex0/ex_inst_reg[11]/Q
                         net (fo=5, routed)           0.259    -0.445    openmips0/id_ex0/mem_mem_addr_reg[15][0]
    SLICE_X46Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.400 r  openmips0/id_ex0/mem_mem_addr[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.400    openmips0/id_ex0/mem_mem_addr[11]_i_2_n_11
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.336 r  openmips0/id_ex0/mem_mem_addr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.336    openmips0/ex_mem0/ex_mem_addr_o[11]
    SLICE_X46Y100        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.832    -1.277    openmips0/ex_mem0/clk_out1
    SLICE_X46Y100        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[11]/C
                         clock pessimism              0.697    -0.580    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134    -0.446    openmips0/ex_mem0/mem_mem_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 openmips0/id_ex0/ex_current_inst_address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_current_inst_address_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.788%)  route 0.307ns (65.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.569    -0.843    openmips0/id_ex0/clk_out1
    SLICE_X38Y99         FDRE                                         r  openmips0/id_ex0/ex_current_inst_address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.679 r  openmips0/id_ex0/ex_current_inst_address_reg[13]/Q
                         net (fo=1, routed)           0.307    -0.372    openmips0/ex_mem0/ex_current_inst_address_reg[31][13]
    SLICE_X38Y100        FDRE                                         r  openmips0/ex_mem0/mem_current_inst_address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.835    -1.274    openmips0/ex_mem0/clk_out1
    SLICE_X38Y100        FDRE                                         r  openmips0/ex_mem0/mem_current_inst_address_reg[13]/C
                         clock pessimism              0.697    -0.577    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.090    -0.487    openmips0/ex_mem0/mem_current_inst_address_reg[13]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 openmips0/id_ex0/ex_inst_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_mem_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.251ns (47.777%)  route 0.274ns (52.223%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.567    -0.845    openmips0/id_ex0/clk_out1
    SLICE_X47Y97         FDRE                                         r  openmips0/id_ex0/ex_inst_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  openmips0/id_ex0/ex_inst_reg[14]/Q
                         net (fo=5, routed)           0.274    -0.430    openmips0/id_ex0/mem_mem_addr_reg[15][3]
    SLICE_X46Y101        LUT2 (Prop_lut2_I1_O)        0.045    -0.385 r  openmips0/id_ex0/mem_mem_addr[15]_i_3/O
                         net (fo=1, routed)           0.000    -0.385    openmips0/id_ex0/mem_mem_addr[15]_i_3_n_11
    SLICE_X46Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.320 r  openmips0/id_ex0/mem_mem_addr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.320    openmips0/ex_mem0/ex_mem_addr_o[14]
    SLICE_X46Y101        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.832    -1.277    openmips0/ex_mem0/clk_out1
    SLICE_X46Y101        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[14]/C
                         clock pessimism              0.697    -0.580    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134    -0.446    openmips0/ex_mem0/mem_mem_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_cp0_reg_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/mem_wb0/wb_cp0_reg_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.118%)  route 0.283ns (68.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.557    -0.855    openmips0/ex_mem0/clk_out1
    SLICE_X52Y107        FDRE                                         r  openmips0/ex_mem0/mem_cp0_reg_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.727 r  openmips0/ex_mem0/mem_cp0_reg_data_reg[4]/Q
                         net (fo=2, routed)           0.283    -0.444    openmips0/mem_wb0/mem_cp0_reg_data_i[4]
    SLICE_X49Y105        FDRE                                         r  openmips0/mem_wb0/wb_cp0_reg_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.831    -1.278    openmips0/mem_wb0/clk_out1
    SLICE_X49Y105        FDRE                                         r  openmips0/mem_wb0/wb_cp0_reg_data_reg[4]/C
                         clock pessimism              0.692    -0.586    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.013    -0.573    openmips0/mem_wb0/wb_cp0_reg_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 openmips0/id_ex0/ex_reg1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_mem_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.311ns (59.050%)  route 0.216ns (40.950%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.569    -0.843    openmips0/id_ex0/clk_out1
    SLICE_X40Y99         FDRE                                         r  openmips0/id_ex0/ex_reg1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.702 r  openmips0/id_ex0/ex_reg1_reg[18]/Q
                         net (fo=30, routed)          0.216    -0.487    openmips0/id_ex0/ex_reg1_i[18]
    SLICE_X46Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.370 r  openmips0/id_ex0/mem_mem_addr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.370    openmips0/id_ex0/mem_mem_addr_reg[19]_i_1_n_11
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.317 r  openmips0/id_ex0/mem_mem_addr_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.317    openmips0/ex_mem0/ex_mem_addr_o[20]
    SLICE_X46Y103        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.831    -1.278    openmips0/ex_mem0/clk_out1
    SLICE_X46Y103        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[20]/C
                         clock pessimism              0.697    -0.581    
    SLICE_X46Y103        FDRE (Hold_fdre_C_D)         0.134    -0.447    openmips0/ex_mem0/mem_mem_addr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 openmips0/id_ex0/ex_inst_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_cp0_reg_write_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.190%)  route 0.301ns (61.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.567    -0.845    openmips0/id_ex0/clk_out1
    SLICE_X47Y97         FDRE                                         r  openmips0/id_ex0/ex_inst_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  openmips0/id_ex0/ex_inst_reg[11]/Q
                         net (fo=5, routed)           0.301    -0.403    openmips0/id_ex0/mem_mem_addr_reg[15][0]
    SLICE_X48Y100        LUT4 (Prop_lut4_I1_O)        0.045    -0.358 r  openmips0/id_ex0/mem_cp0_reg_write_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.358    openmips0/ex_mem0/ex_cp0_reg_write_addr_o[0]
    SLICE_X48Y100        FDRE                                         r  openmips0/ex_mem0/mem_cp0_reg_write_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.832    -1.277    openmips0/ex_mem0/clk_out1
    SLICE_X48Y100        FDRE                                         r  openmips0/ex_mem0/mem_cp0_reg_write_addr_reg[0]/C
                         clock pessimism              0.697    -0.580    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.091    -0.489    openmips0/ex_mem0/mem_cp0_reg_write_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 openmips0/id_ex0/ex_reg1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/ex_mem0/mem_mem_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.251ns (47.173%)  route 0.281ns (52.827%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.569    -0.843    openmips0/id_ex0/clk_out1
    SLICE_X40Y99         FDRE                                         r  openmips0/id_ex0/ex_reg1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.702 r  openmips0/id_ex0/ex_reg1_reg[18]/Q
                         net (fo=30, routed)          0.281    -0.421    openmips0/id_ex0/ex_reg1_i[18]
    SLICE_X46Y102        LUT2 (Prop_lut2_I1_O)        0.045    -0.376 r  openmips0/id_ex0/mem_mem_addr[19]_i_4/O
                         net (fo=1, routed)           0.000    -0.376    openmips0/id_ex0/mem_mem_addr[19]_i_4_n_11
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.311 r  openmips0/id_ex0/mem_mem_addr_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.311    openmips0/ex_mem0/ex_mem_addr_o[18]
    SLICE_X46Y102        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.832    -1.277    openmips0/ex_mem0/clk_out1
    SLICE_X46Y102        FDRE                                         r  openmips0/ex_mem0/mem_mem_addr_reg[18]/C
                         clock pessimism              0.697    -0.580    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.134    -0.446    openmips0/ex_mem0/mem_mem_addr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_example
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y16   clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y97     openmips0/LLbit_reg0/LLbit_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y98     openmips0/cp0_reg0/badvaddr_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y100    openmips0/cp0_reg0/badvaddr_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y100    openmips0/cp0_reg0/badvaddr_o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y98     openmips0/cp0_reg0/badvaddr_o_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y100    openmips0/cp0_reg0/badvaddr_o_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y100    openmips0/cp0_reg0/badvaddr_o_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y102    openmips0/cp0_reg0/badvaddr_o_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y103    openmips0/cp0_reg0/badvaddr_o_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y104    openmips0/cp0_reg0/badvaddr_o_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y104    openmips0/cp0_reg0/badvaddr_o_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y103    openmips0/cp0_reg0/badvaddr_o_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y105    openmips0/cp0_reg0/badvaddr_o_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y105    openmips0/cp0_reg0/badvaddr_o_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y105    openmips0/cp0_reg0/badvaddr_o_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y103    openmips0/cp0_reg0/badvaddr_o_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y124    openmips0/ex_mem0/cnt_o_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y105    openmips0/cp0_reg0/cause_o_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y97     openmips0/LLbit_reg0/LLbit_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y98     openmips0/cp0_reg0/badvaddr_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y100    openmips0/cp0_reg0/badvaddr_o_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y100    openmips0/cp0_reg0/badvaddr_o_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y98     openmips0/cp0_reg0/badvaddr_o_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y100    openmips0/cp0_reg0/badvaddr_o_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y100    openmips0/cp0_reg0/badvaddr_o_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y102    openmips0/cp0_reg0/badvaddr_o_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y102    openmips0/cp0_reg0/badvaddr_o_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y102    openmips0/cp0_reg0/badvaddr_o_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll_example
  To Clock:  clk_out2_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       46.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.081ns  (required time - arrival time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/ramAddr_o_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.630ns (18.004%)  route 2.869ns (81.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.389ns = ( 47.612 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.392    -1.988    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.398    -1.590 r  openmips0/dsram/FSM_onehot_STATE_reg[2]/Q
                         net (fo=9, routed)           0.630    -0.960    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[2]
    SLICE_X15Y99         LUT4 (Prop_lut4_I3_O)        0.232    -0.728 r  openmips0/dsram/ramAddr_o[19]_i_1/O
                         net (fo=24, routed)          2.239     1.511    openmips0/dsram/ramAddr_o[19]_i_1_n_11
    SLICE_X61Y98         FDCE                                         r  openmips0/dsram/ramAddr_o_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.263    47.612    openmips0/dsram/CLK
    SLICE_X61Y98         FDCE                                         r  openmips0/dsram/ramAddr_o_reg[19]/C
                         clock pessimism              0.278    47.890    
                         clock uncertainty           -0.130    47.760    
    SLICE_X61Y98         FDCE (Setup_fdce_C_CE)      -0.168    47.592    openmips0/dsram/ramAddr_o_reg[19]
  -------------------------------------------------------------------
                         required time                         47.592    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                 46.081    

Slack (MET) :             46.110ns  (required time - arrival time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/ramAddr_o_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.630ns (18.115%)  route 2.848ns (81.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.406ns = ( 47.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.392    -1.988    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.398    -1.590 r  openmips0/dsram/FSM_onehot_STATE_reg[2]/Q
                         net (fo=9, routed)           0.630    -0.960    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[2]
    SLICE_X15Y99         LUT4 (Prop_lut4_I3_O)        0.232    -0.728 r  openmips0/dsram/ramAddr_o[19]_i_1/O
                         net (fo=24, routed)          2.218     1.490    openmips0/dsram/ramAddr_o[19]_i_1_n_11
    SLICE_X60Y100        FDCE                                         r  openmips0/dsram/ramAddr_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.245    47.594    openmips0/dsram/CLK
    SLICE_X60Y100        FDCE                                         r  openmips0/dsram/ramAddr_o_reg[11]/C
                         clock pessimism              0.271    47.865    
                         clock uncertainty           -0.130    47.736    
    SLICE_X60Y100        FDCE (Setup_fdce_C_CE)      -0.136    47.600    openmips0/dsram/ramAddr_o_reg[11]
  -------------------------------------------------------------------
                         required time                         47.600    
                         arrival time                          -1.490    
  -------------------------------------------------------------------
                         slack                                 46.110    

Slack (MET) :             46.110ns  (required time - arrival time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/ramAddr_o_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.630ns (18.115%)  route 2.848ns (81.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.406ns = ( 47.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.392    -1.988    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.398    -1.590 r  openmips0/dsram/FSM_onehot_STATE_reg[2]/Q
                         net (fo=9, routed)           0.630    -0.960    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[2]
    SLICE_X15Y99         LUT4 (Prop_lut4_I3_O)        0.232    -0.728 r  openmips0/dsram/ramAddr_o[19]_i_1/O
                         net (fo=24, routed)          2.218     1.490    openmips0/dsram/ramAddr_o[19]_i_1_n_11
    SLICE_X60Y100        FDCE                                         r  openmips0/dsram/ramAddr_o_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.245    47.594    openmips0/dsram/CLK
    SLICE_X60Y100        FDCE                                         r  openmips0/dsram/ramAddr_o_reg[13]/C
                         clock pessimism              0.271    47.865    
                         clock uncertainty           -0.130    47.736    
    SLICE_X60Y100        FDCE (Setup_fdce_C_CE)      -0.136    47.600    openmips0/dsram/ramAddr_o_reg[13]
  -------------------------------------------------------------------
                         required time                         47.600    
                         arrival time                          -1.490    
  -------------------------------------------------------------------
                         slack                                 46.110    

Slack (MET) :             46.110ns  (required time - arrival time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/ramAddr_o_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.630ns (18.115%)  route 2.848ns (81.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.406ns = ( 47.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.392    -1.988    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.398    -1.590 r  openmips0/dsram/FSM_onehot_STATE_reg[2]/Q
                         net (fo=9, routed)           0.630    -0.960    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[2]
    SLICE_X15Y99         LUT4 (Prop_lut4_I3_O)        0.232    -0.728 r  openmips0/dsram/ramAddr_o[19]_i_1/O
                         net (fo=24, routed)          2.218     1.490    openmips0/dsram/ramAddr_o[19]_i_1_n_11
    SLICE_X60Y100        FDCE                                         r  openmips0/dsram/ramAddr_o_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.245    47.594    openmips0/dsram/CLK
    SLICE_X60Y100        FDCE                                         r  openmips0/dsram/ramAddr_o_reg[14]/C
                         clock pessimism              0.271    47.865    
                         clock uncertainty           -0.130    47.736    
    SLICE_X60Y100        FDCE (Setup_fdce_C_CE)      -0.136    47.600    openmips0/dsram/ramAddr_o_reg[14]
  -------------------------------------------------------------------
                         required time                         47.600    
                         arrival time                          -1.490    
  -------------------------------------------------------------------
                         slack                                 46.110    

Slack (MET) :             46.256ns  (required time - arrival time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/ramAddr_o_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.630ns (18.769%)  route 2.727ns (81.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.389ns = ( 47.612 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.392    -1.988    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.398    -1.590 r  openmips0/dsram/FSM_onehot_STATE_reg[2]/Q
                         net (fo=9, routed)           0.630    -0.960    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[2]
    SLICE_X15Y99         LUT4 (Prop_lut4_I3_O)        0.232    -0.728 r  openmips0/dsram/ramAddr_o[19]_i_1/O
                         net (fo=24, routed)          2.096     1.368    openmips0/dsram/ramAddr_o[19]_i_1_n_11
    SLICE_X60Y98         FDCE                                         r  openmips0/dsram/ramAddr_o_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.263    47.612    openmips0/dsram/CLK
    SLICE_X60Y98         FDCE                                         r  openmips0/dsram/ramAddr_o_reg[12]/C
                         clock pessimism              0.278    47.890    
                         clock uncertainty           -0.130    47.760    
    SLICE_X60Y98         FDCE (Setup_fdce_C_CE)      -0.136    47.624    openmips0/dsram/ramAddr_o_reg[12]
  -------------------------------------------------------------------
                         required time                         47.624    
                         arrival time                          -1.368    
  -------------------------------------------------------------------
                         slack                                 46.256    

Slack (MET) :             46.256ns  (required time - arrival time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/ramAddr_o_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.630ns (18.769%)  route 2.727ns (81.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.389ns = ( 47.612 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.392    -1.988    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.398    -1.590 r  openmips0/dsram/FSM_onehot_STATE_reg[2]/Q
                         net (fo=9, routed)           0.630    -0.960    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[2]
    SLICE_X15Y99         LUT4 (Prop_lut4_I3_O)        0.232    -0.728 r  openmips0/dsram/ramAddr_o[19]_i_1/O
                         net (fo=24, routed)          2.096     1.368    openmips0/dsram/ramAddr_o[19]_i_1_n_11
    SLICE_X60Y98         FDCE                                         r  openmips0/dsram/ramAddr_o_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.263    47.612    openmips0/dsram/CLK
    SLICE_X60Y98         FDCE                                         r  openmips0/dsram/ramAddr_o_reg[17]/C
                         clock pessimism              0.278    47.890    
                         clock uncertainty           -0.130    47.760    
    SLICE_X60Y98         FDCE (Setup_fdce_C_CE)      -0.136    47.624    openmips0/dsram/ramAddr_o_reg[17]
  -------------------------------------------------------------------
                         required time                         47.624    
                         arrival time                          -1.368    
  -------------------------------------------------------------------
                         slack                                 46.256    

Slack (MET) :             46.443ns  (required time - arrival time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/ramAddr_o_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.630ns (19.875%)  route 2.540ns (80.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.389ns = ( 47.612 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.392    -1.988    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.398    -1.590 r  openmips0/dsram/FSM_onehot_STATE_reg[2]/Q
                         net (fo=9, routed)           0.630    -0.960    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[2]
    SLICE_X15Y99         LUT4 (Prop_lut4_I3_O)        0.232    -0.728 r  openmips0/dsram/ramAddr_o[19]_i_1/O
                         net (fo=24, routed)          1.910     1.182    openmips0/dsram/ramAddr_o[19]_i_1_n_11
    SLICE_X58Y95         FDCE                                         r  openmips0/dsram/ramAddr_o_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.263    47.612    openmips0/dsram/CLK
    SLICE_X58Y95         FDCE                                         r  openmips0/dsram/ramAddr_o_reg[10]/C
                         clock pessimism              0.278    47.890    
                         clock uncertainty           -0.130    47.760    
    SLICE_X58Y95         FDCE (Setup_fdce_C_CE)      -0.136    47.624    openmips0/dsram/ramAddr_o_reg[10]
  -------------------------------------------------------------------
                         required time                         47.624    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                 46.443    

Slack (MET) :             46.443ns  (required time - arrival time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/ramAddr_o_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.630ns (19.875%)  route 2.540ns (80.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.389ns = ( 47.612 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.392    -1.988    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.398    -1.590 r  openmips0/dsram/FSM_onehot_STATE_reg[2]/Q
                         net (fo=9, routed)           0.630    -0.960    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[2]
    SLICE_X15Y99         LUT4 (Prop_lut4_I3_O)        0.232    -0.728 r  openmips0/dsram/ramAddr_o[19]_i_1/O
                         net (fo=24, routed)          1.910     1.182    openmips0/dsram/ramAddr_o[19]_i_1_n_11
    SLICE_X58Y95         FDCE                                         r  openmips0/dsram/ramAddr_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.263    47.612    openmips0/dsram/CLK
    SLICE_X58Y95         FDCE                                         r  openmips0/dsram/ramAddr_o_reg[15]/C
                         clock pessimism              0.278    47.890    
                         clock uncertainty           -0.130    47.760    
    SLICE_X58Y95         FDCE (Setup_fdce_C_CE)      -0.136    47.624    openmips0/dsram/ramAddr_o_reg[15]
  -------------------------------------------------------------------
                         required time                         47.624    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                 46.443    

Slack (MET) :             46.538ns  (required time - arrival time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/ramAddr_o_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.630ns (20.709%)  route 2.412ns (79.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.389ns = ( 47.612 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.392    -1.988    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.398    -1.590 r  openmips0/dsram/FSM_onehot_STATE_reg[2]/Q
                         net (fo=9, routed)           0.630    -0.960    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[2]
    SLICE_X15Y99         LUT4 (Prop_lut4_I3_O)        0.232    -0.728 r  openmips0/dsram/ramAddr_o[19]_i_1/O
                         net (fo=24, routed)          1.782     1.054    openmips0/dsram/ramAddr_o[19]_i_1_n_11
    SLICE_X59Y95         FDCE                                         r  openmips0/dsram/ramAddr_o_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.263    47.612    openmips0/dsram/CLK
    SLICE_X59Y95         FDCE                                         r  openmips0/dsram/ramAddr_o_reg[16]/C
                         clock pessimism              0.278    47.890    
                         clock uncertainty           -0.130    47.760    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.168    47.592    openmips0/dsram/ramAddr_o_reg[16]
  -------------------------------------------------------------------
                         required time                         47.592    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 46.538    

Slack (MET) :             46.639ns  (required time - arrival time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/ramAddr_o_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.630ns (21.415%)  route 2.312ns (78.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.389ns = ( 47.612 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.988ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.392    -1.988    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.398    -1.590 r  openmips0/dsram/FSM_onehot_STATE_reg[2]/Q
                         net (fo=9, routed)           0.630    -0.960    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[2]
    SLICE_X15Y99         LUT4 (Prop_lut4_I3_O)        0.232    -0.728 r  openmips0/dsram/ramAddr_o[19]_i_1/O
                         net (fo=24, routed)          1.682     0.954    openmips0/dsram/ramAddr_o[19]_i_1_n_11
    SLICE_X61Y97         FDCE                                         r  openmips0/dsram/ramAddr_o_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.263    47.612    openmips0/dsram/CLK
    SLICE_X61Y97         FDCE                                         r  openmips0/dsram/ramAddr_o_reg[18]/C
                         clock pessimism              0.278    47.890    
                         clock uncertainty           -0.130    47.760    
    SLICE_X61Y97         FDCE (Setup_fdce_C_CE)      -0.168    47.592    openmips0/dsram/ramAddr_o_reg[18]
  -------------------------------------------------------------------
                         required time                         47.592    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                 46.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/FSM_onehot_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.246ns (63.550%)  route 0.141ns (36.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.576    -0.836    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.688 r  openmips0/dsram/FSM_onehot_STATE_reg[2]/Q
                         net (fo=9, routed)           0.141    -0.547    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[2]
    SLICE_X14Y99         LUT5 (Prop_lut5_I4_O)        0.098    -0.449 r  openmips0/dsram/FSM_onehot_STATE[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.449    openmips0/dsram/FSM_onehot_STATE[1]_i_1__0_n_11
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.847    -1.262    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[1]/C
                         clock pessimism              0.426    -0.836    
    SLICE_X14Y99         FDCE (Hold_fdce_C_D)         0.121    -0.715    openmips0/dsram/FSM_onehot_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/FSM_onehot_STATE_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.224%)  route 0.143ns (36.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.576    -0.836    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.688 r  openmips0/dsram/FSM_onehot_STATE_reg[2]/Q
                         net (fo=9, routed)           0.143    -0.545    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[2]
    SLICE_X14Y99         LUT4 (Prop_lut4_I2_O)        0.098    -0.447 r  openmips0/dsram/__9/i_/O
                         net (fo=1, routed)           0.000    -0.447    openmips0/dsram/__9/i__n_11
    SLICE_X14Y99         FDPE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.847    -1.262    openmips0/dsram/CLK
    SLICE_X14Y99         FDPE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[0]/C
                         clock pessimism              0.426    -0.836    
    SLICE_X14Y99         FDPE (Hold_fdpe_C_D)         0.120    -0.716    openmips0/dsram/FSM_onehot_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/writeEnable_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.029%)  route 0.201ns (48.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.576    -0.836    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.672 r  openmips0/dsram/FSM_onehot_STATE_reg[4]/Q
                         net (fo=8, routed)           0.201    -0.472    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[4]
    SLICE_X14Y97         LUT6 (Prop_lut6_I5_O)        0.045    -0.427 r  openmips0/dsram/__2/i_/O
                         net (fo=1, routed)           0.000    -0.427    openmips0/dsram/__2/i__n_11
    SLICE_X14Y97         FDPE                                         r  openmips0/dsram/writeEnable_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.847    -1.262    openmips0/dsram/CLK
    SLICE_X14Y97         FDPE                                         r  openmips0/dsram/writeEnable_o_reg/C
                         clock pessimism              0.442    -0.820    
    SLICE_X14Y97         FDPE (Hold_fdpe_C_D)         0.120    -0.700    openmips0/dsram/writeEnable_o_reg
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/FSM_onehot_STATE_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.148ns (50.920%)  route 0.143ns (49.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.576    -0.836    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.688 r  openmips0/dsram/FSM_onehot_STATE_reg[3]/Q
                         net (fo=4, routed)           0.143    -0.546    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[3]
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.847    -1.262    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[4]/C
                         clock pessimism              0.426    -0.836    
    SLICE_X14Y99         FDCE (Hold_fdce_C_D)         0.009    -0.827    openmips0/dsram/FSM_onehot_STATE_reg[4]
  -------------------------------------------------------------------
                         required time                          0.827    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 openmips0/isram/FSM_onehot_STATE_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/isram/FSM_onehot_STATE_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.365%)  route 0.199ns (51.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.594    -0.818    openmips0/isram/CLK
    SLICE_X0Y78          FDPE                                         r  openmips0/isram/FSM_onehot_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDPE (Prop_fdpe_C_Q)         0.141    -0.677 r  openmips0/isram/FSM_onehot_STATE_reg[0]/Q
                         net (fo=4, routed)           0.199    -0.479    openmips0/isram/FSM_onehot_STATE_reg_n_11_[0]
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.045    -0.434 r  openmips0/isram/FSM_onehot_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.434    openmips0/isram/FSM_onehot_STATE[0]_i_1_n_11
    SLICE_X0Y78          FDPE                                         r  openmips0/isram/FSM_onehot_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.865    -1.244    openmips0/isram/CLK
    SLICE_X0Y78          FDPE                                         r  openmips0/isram/FSM_onehot_STATE_reg[0]/C
                         clock pessimism              0.426    -0.818    
    SLICE_X0Y78          FDPE (Hold_fdpe_C_D)         0.091    -0.727    openmips0/isram/FSM_onehot_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/FSM_onehot_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.039%)  route 0.192ns (53.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.576    -0.836    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.672 r  openmips0/dsram/FSM_onehot_STATE_reg[1]/Q
                         net (fo=3, routed)           0.192    -0.480    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[1]
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.847    -1.262    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[2]/C
                         clock pessimism              0.426    -0.836    
    SLICE_X14Y99         FDCE (Hold_fdce_C_D)         0.060    -0.776    openmips0/dsram/FSM_onehot_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 openmips0/isram/FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/isram/FSM_onehot_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.101%)  route 0.199ns (60.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.594    -0.818    openmips0/isram/CLK
    SLICE_X0Y78          FDCE                                         r  openmips0/isram/FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.128    -0.690 r  openmips0/isram/FSM_onehot_STATE_reg[1]/Q
                         net (fo=3, routed)           0.199    -0.491    openmips0/isram/FSM_onehot_STATE_reg_n_11_[1]
    SLICE_X0Y78          FDCE                                         r  openmips0/isram/FSM_onehot_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.865    -1.244    openmips0/isram/CLK
    SLICE_X0Y78          FDCE                                         r  openmips0/isram/FSM_onehot_STATE_reg[2]/C
                         clock pessimism              0.426    -0.818    
    SLICE_X0Y78          FDCE (Hold_fdce_C_D)         0.012    -0.806    openmips0/isram/FSM_onehot_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.806    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/FSM_onehot_STATE_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.458%)  route 0.251ns (54.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.576    -0.836    openmips0/dsram/CLK
    SLICE_X14Y99         FDPE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDPE (Prop_fdpe_C_Q)         0.164    -0.672 r  openmips0/dsram/FSM_onehot_STATE_reg[0]/Q
                         net (fo=8, routed)           0.164    -0.508    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[0]
    SLICE_X15Y99         LUT5 (Prop_lut5_I3_O)        0.045    -0.463 r  openmips0/dsram/FSM_onehot_STATE[3]_i_1/O
                         net (fo=33, routed)          0.087    -0.377    openmips0/dsram/ramData_reg
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.847    -1.262    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[3]/C
                         clock pessimism              0.426    -0.836    
    SLICE_X14Y99         FDCE (Hold_fdce_C_D)         0.053    -0.783    openmips0/dsram/FSM_onehot_STATE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.783    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/FSM_onehot_STATE_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.247ns (59.048%)  route 0.171ns (40.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.576    -0.836    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.688 r  openmips0/dsram/FSM_onehot_STATE_reg[3]/Q
                         net (fo=4, routed)           0.117    -0.571    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[3]
    SLICE_X14Y99         LUT5 (Prop_lut5_I0_O)        0.099    -0.472 r  openmips0/dsram/__1/i_/O
                         net (fo=5, routed)           0.054    -0.418    openmips0/dsram/__1/i__n_11
    SLICE_X14Y99         FDPE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.847    -1.262    openmips0/dsram/CLK
    SLICE_X14Y99         FDPE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[0]/C
                         clock pessimism              0.426    -0.836    
    SLICE_X14Y99         FDPE (Hold_fdpe_C_CE)       -0.016    -0.852    openmips0/dsram/FSM_onehot_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.852    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 openmips0/dsram/FSM_onehot_STATE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            openmips0/dsram/FSM_onehot_STATE_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out2_pll_example rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.247ns (59.048%)  route 0.171ns (40.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.576    -0.836    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.688 r  openmips0/dsram/FSM_onehot_STATE_reg[3]/Q
                         net (fo=4, routed)           0.117    -0.571    openmips0/dsram/FSM_onehot_STATE_reg_n_11_[3]
    SLICE_X14Y99         LUT5 (Prop_lut5_I0_O)        0.099    -0.472 r  openmips0/dsram/__1/i_/O
                         net (fo=5, routed)           0.054    -0.418    openmips0/dsram/__1/i__n_11
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.847    -1.262    openmips0/dsram/CLK
    SLICE_X14Y99         FDCE                                         r  openmips0/dsram/FSM_onehot_STATE_reg[1]/C
                         clock pessimism              0.426    -0.836    
    SLICE_X14Y99         FDCE (Hold_fdce_C_CE)       -0.016    -0.852    openmips0/dsram/FSM_onehot_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.852    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.434    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll_example
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X0Y78      openmips0/isram/FSM_onehot_STATE_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y78      openmips0/isram/FSM_onehot_STATE_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y78      openmips0/isram/FSM_onehot_STATE_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X0Y77      openmips0/isram/bitEnable_o_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X31Y91     openmips0/isram/ramAddr_o_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X33Y91     openmips0/isram/ramAddr_o_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X29Y91     openmips0/isram/ramAddr_o_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X31Y88     openmips0/isram/ramAddr_o_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X30Y98     openmips0/dsram/ramAddr_o_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X30Y98     openmips0/dsram/ramAddr_o_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X30Y98     openmips0/dsram/ramAddr_o_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X30Y99     openmips0/dsram/ramAddr_o_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X14Y87     openmips0/dsram/ramData_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X0Y78      openmips0/isram/FSM_onehot_STATE_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y78      openmips0/isram/FSM_onehot_STATE_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y78      openmips0/isram/FSM_onehot_STATE_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X0Y77      openmips0/isram/bitEnable_o_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X29Y91     openmips0/isram/ramAddr_o_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X0Y77      openmips0/isram/bitEnable_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X31Y91     openmips0/isram/ramAddr_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X33Y91     openmips0/isram/ramAddr_o_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X31Y88     openmips0/isram/ramAddr_o_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X31Y88     openmips0/isram/ramAddr_o_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X31Y88     openmips0/isram/ramAddr_o_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X31Y91     openmips0/isram/ramAddr_o_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X30Y88     openmips0/isram/ramAddr_o_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X30Y88     openmips0/isram/ramAddr_o_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X30Y88     openmips0/isram/ramAddr_o_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_example
  To Clock:  clkfbout_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_example
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out2_pll_example

Setup :            0  Failing Endpoints,  Worst Slack       36.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.611ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/dsram/ramData_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        12.757ns  (logic 2.215ns (17.363%)  route 10.542ns (82.637%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 47.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 r  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 r  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 r  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 r  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 f  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 r  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          1.066     9.181    openmips0/dsram/mem_excepttype_reg[10]
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.105     9.286 r  openmips0/dsram/FSM_onehot_STATE[3]_i_1/O
                         net (fo=33, routed)          1.475    10.761    openmips0/dsram/ramData_reg
    SLICE_X28Y88         FDCE                                         r  openmips0/dsram/ramData_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.272    47.621    openmips0/dsram/CLK
    SLICE_X28Y88         FDCE                                         r  openmips0/dsram/ramData_reg_reg[17]/C
                         clock pessimism              0.187    47.807    
                         clock uncertainty           -0.267    47.540    
    SLICE_X28Y88         FDCE (Setup_fdce_C_CE)      -0.168    47.372    openmips0/dsram/ramData_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         47.372    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                 36.611    

Slack (MET) :             36.611ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/dsram/ramData_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        12.757ns  (logic 2.215ns (17.363%)  route 10.542ns (82.637%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 47.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 r  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 r  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 r  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 r  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 f  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 r  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          1.066     9.181    openmips0/dsram/mem_excepttype_reg[10]
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.105     9.286 r  openmips0/dsram/FSM_onehot_STATE[3]_i_1/O
                         net (fo=33, routed)          1.475    10.761    openmips0/dsram/ramData_reg
    SLICE_X28Y88         FDCE                                         r  openmips0/dsram/ramData_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.272    47.621    openmips0/dsram/CLK
    SLICE_X28Y88         FDCE                                         r  openmips0/dsram/ramData_reg_reg[19]/C
                         clock pessimism              0.187    47.807    
                         clock uncertainty           -0.267    47.540    
    SLICE_X28Y88         FDCE (Setup_fdce_C_CE)      -0.168    47.372    openmips0/dsram/ramData_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         47.372    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                 36.611    

Slack (MET) :             36.611ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/dsram/ramData_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        12.757ns  (logic 2.215ns (17.363%)  route 10.542ns (82.637%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 47.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 r  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 r  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 r  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 r  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 f  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 r  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          1.066     9.181    openmips0/dsram/mem_excepttype_reg[10]
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.105     9.286 r  openmips0/dsram/FSM_onehot_STATE[3]_i_1/O
                         net (fo=33, routed)          1.475    10.761    openmips0/dsram/ramData_reg
    SLICE_X28Y88         FDCE                                         r  openmips0/dsram/ramData_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.272    47.621    openmips0/dsram/CLK
    SLICE_X28Y88         FDCE                                         r  openmips0/dsram/ramData_reg_reg[6]/C
                         clock pessimism              0.187    47.807    
                         clock uncertainty           -0.267    47.540    
    SLICE_X28Y88         FDCE (Setup_fdce_C_CE)      -0.168    47.372    openmips0/dsram/ramData_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         47.372    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                 36.611    

Slack (MET) :             36.703ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/dsram/ramData_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        12.665ns  (logic 2.215ns (17.490%)  route 10.450ns (82.510%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.381ns = ( 47.620 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 r  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 r  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 r  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 r  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 f  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 r  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          1.066     9.181    openmips0/dsram/mem_excepttype_reg[10]
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.105     9.286 r  openmips0/dsram/FSM_onehot_STATE[3]_i_1/O
                         net (fo=33, routed)          1.383    10.668    openmips0/dsram/ramData_reg
    SLICE_X28Y86         FDCE                                         r  openmips0/dsram/ramData_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.271    47.620    openmips0/dsram/CLK
    SLICE_X28Y86         FDCE                                         r  openmips0/dsram/ramData_reg_reg[16]/C
                         clock pessimism              0.187    47.806    
                         clock uncertainty           -0.267    47.539    
    SLICE_X28Y86         FDCE (Setup_fdce_C_CE)      -0.168    47.371    openmips0/dsram/ramData_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         47.371    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                 36.703    

Slack (MET) :             36.703ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/dsram/ramData_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        12.665ns  (logic 2.215ns (17.490%)  route 10.450ns (82.510%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.381ns = ( 47.620 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 r  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 r  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 r  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 r  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 f  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 r  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          1.066     9.181    openmips0/dsram/mem_excepttype_reg[10]
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.105     9.286 r  openmips0/dsram/FSM_onehot_STATE[3]_i_1/O
                         net (fo=33, routed)          1.383    10.668    openmips0/dsram/ramData_reg
    SLICE_X28Y86         FDCE                                         r  openmips0/dsram/ramData_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.271    47.620    openmips0/dsram/CLK
    SLICE_X28Y86         FDCE                                         r  openmips0/dsram/ramData_reg_reg[18]/C
                         clock pessimism              0.187    47.806    
                         clock uncertainty           -0.267    47.539    
    SLICE_X28Y86         FDCE (Setup_fdce_C_CE)      -0.168    47.371    openmips0/dsram/ramData_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         47.371    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                 36.703    

Slack (MET) :             36.703ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/dsram/ramData_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        12.665ns  (logic 2.215ns (17.490%)  route 10.450ns (82.510%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.381ns = ( 47.620 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 r  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 r  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 r  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 r  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 f  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 r  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          1.066     9.181    openmips0/dsram/mem_excepttype_reg[10]
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.105     9.286 r  openmips0/dsram/FSM_onehot_STATE[3]_i_1/O
                         net (fo=33, routed)          1.383    10.668    openmips0/dsram/ramData_reg
    SLICE_X28Y86         FDCE                                         r  openmips0/dsram/ramData_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.271    47.620    openmips0/dsram/CLK
    SLICE_X28Y86         FDCE                                         r  openmips0/dsram/ramData_reg_reg[22]/C
                         clock pessimism              0.187    47.806    
                         clock uncertainty           -0.267    47.539    
    SLICE_X28Y86         FDCE (Setup_fdce_C_CE)      -0.168    47.371    openmips0/dsram/ramData_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         47.371    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                 36.703    

Slack (MET) :             36.703ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/dsram/ramData_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        12.665ns  (logic 2.215ns (17.490%)  route 10.450ns (82.510%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.381ns = ( 47.620 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 r  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 r  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 r  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 r  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 f  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 r  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          1.066     9.181    openmips0/dsram/mem_excepttype_reg[10]
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.105     9.286 r  openmips0/dsram/FSM_onehot_STATE[3]_i_1/O
                         net (fo=33, routed)          1.383    10.668    openmips0/dsram/ramData_reg
    SLICE_X28Y86         FDCE                                         r  openmips0/dsram/ramData_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.271    47.620    openmips0/dsram/CLK
    SLICE_X28Y86         FDCE                                         r  openmips0/dsram/ramData_reg_reg[3]/C
                         clock pessimism              0.187    47.806    
                         clock uncertainty           -0.267    47.539    
    SLICE_X28Y86         FDCE (Setup_fdce_C_CE)      -0.168    47.371    openmips0/dsram/ramData_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         47.371    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                 36.703    

Slack (MET) :             36.861ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/dsram/ramData_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        12.507ns  (logic 2.215ns (17.709%)  route 10.292ns (82.291%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 47.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 r  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 r  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 r  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 r  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 f  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 r  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          1.066     9.181    openmips0/dsram/mem_excepttype_reg[10]
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.105     9.286 r  openmips0/dsram/FSM_onehot_STATE[3]_i_1/O
                         net (fo=33, routed)          1.226    10.511    openmips0/dsram/ramData_reg
    SLICE_X29Y88         FDCE                                         r  openmips0/dsram/ramData_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.272    47.621    openmips0/dsram/CLK
    SLICE_X29Y88         FDCE                                         r  openmips0/dsram/ramData_reg_reg[24]/C
                         clock pessimism              0.187    47.807    
                         clock uncertainty           -0.267    47.540    
    SLICE_X29Y88         FDCE (Setup_fdce_C_CE)      -0.168    47.372    openmips0/dsram/ramData_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         47.372    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                 36.861    

Slack (MET) :             36.861ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/dsram/ramData_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        12.507ns  (logic 2.215ns (17.709%)  route 10.292ns (82.291%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.380ns = ( 47.621 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.384    -1.996    openmips0/ex_mem0/clk_out1
    SLICE_X37Y98         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.379    -1.617 r  openmips0/ex_mem0/mem_aluop_reg[0]/Q
                         net (fo=69, routed)          0.854    -0.763    openmips0/ex_mem0/mem_aluop_i[0]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.658 f  openmips0/ex_mem0/ramAddr_o[9]_i_17/O
                         net (fo=60, routed)          1.360     0.702    openmips0/ex_mem0/ramAddr_o_reg[9]
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.105     0.807 r  openmips0/ex_mem0/ramAddr_o[13]_i_16/O
                         net (fo=1, routed)           0.551     1.357    openmips0/ex_mem0/ramAddr_o[13]_i_16_n_11
    SLICE_X60Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.462 r  openmips0/ex_mem0/ramAddr_o[13]_i_8/O
                         net (fo=17, routed)          1.435     2.898    openmips0/tlb0/virtual_addr[3]
    SLICE_X65Y117        LUT6 (Prop_lut6_I2_O)        0.105     3.003 r  openmips0/tlb0/ramAddr_o[19]_i_206/O
                         net (fo=1, routed)           0.000     3.003    openmips0/tlb0/ramAddr_o[19]_i_206_n_11
    SLICE_X65Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.443 r  openmips0/tlb0/ramAddr_o_reg[19]_i_135/CO[3]
                         net (fo=1, routed)           0.000     3.443    openmips0/tlb0/ramAddr_o_reg[19]_i_135_n_11
    SLICE_X65Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.633 r  openmips0/tlb0/ramAddr_o_reg[19]_i_75/CO[2]
                         net (fo=4, routed)           1.016     4.648    openmips0/cp0_reg0/entryhi_o_reg[31]_7[0]
    SLICE_X62Y112        LUT4 (Prop_lut4_I3_O)        0.261     4.909 r  openmips0/cp0_reg0/ramAddr_o[19]_i_25/O
                         net (fo=3, routed)           0.344     5.254    openmips0/cp0_reg0/ramAddr_o_reg[0]
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.105     5.359 r  openmips0/cp0_reg0/ramAddr_o[19]_i_8/O
                         net (fo=4, routed)           1.750     7.109    openmips0/ex_mem0/entryhi_o_reg[31]_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.214 r  openmips0/ex_mem0/new_pc_reg[31]_i_22/O
                         net (fo=2, routed)           0.545     7.759    openmips0/ex_mem0/new_pc_reg[31]_i_22_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.105     7.864 f  openmips0/ex_mem0/new_pc_reg[31]_i_10/O
                         net (fo=21, routed)          0.145     8.010    openmips0/ex_mem0/new_pc_reg[31]_i_10_n_11
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.105     8.115 r  openmips0/ex_mem0/i__i_1/O
                         net (fo=20, routed)          1.066     9.181    openmips0/dsram/mem_excepttype_reg[10]
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.105     9.286 r  openmips0/dsram/FSM_onehot_STATE[3]_i_1/O
                         net (fo=33, routed)          1.226    10.511    openmips0/dsram/ramData_reg
    SLICE_X29Y88         FDCE                                         r  openmips0/dsram/ramData_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.272    47.621    openmips0/dsram/CLK
    SLICE_X29Y88         FDCE                                         r  openmips0/dsram/ramData_reg_reg[25]/C
                         clock pessimism              0.187    47.807    
                         clock uncertainty           -0.267    47.540    
    SLICE_X29Y88         FDCE (Setup_fdce_C_CE)      -0.168    47.372    openmips0/dsram/ramData_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         47.372    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                 36.861    

Slack (MET) :             36.887ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/dsram/ramAddr_o_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_pll_example rise@50.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        12.699ns  (logic 2.464ns (19.403%)  route 10.235ns (80.597%))
  Logic Levels:           13  (CARRY4=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.406ns = ( 47.594 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.998ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.065     1.065    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -5.175 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.461    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.380 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        1.382    -1.998    openmips0/ex_mem0/clk_out1
    SLICE_X42Y97         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.433    -1.565 f  openmips0/ex_mem0/mem_aluop_reg[2]/Q
                         net (fo=117, routed)         1.092    -0.473    openmips0/ex_mem0/mem_aluop_i[2]
    SLICE_X42Y97         LUT6 (Prop_lut6_I3_O)        0.105    -0.368 f  openmips0/ex_mem0/ramAddr_o[9]_i_9/O
                         net (fo=50, routed)          1.209     0.840    openmips0/ex_mem0/ramAddr_o[9]_i_9_n_11
    SLICE_X64Y103        LUT5 (Prop_lut5_I3_O)        0.105     0.945 r  openmips0/ex_mem0/ramAddr_o[19]_i_227/O
                         net (fo=1, routed)           0.716     1.662    openmips0/ex_mem0/ramAddr_o[19]_i_227_n_11
    SLICE_X65Y103        LUT6 (Prop_lut6_I4_O)        0.105     1.767 r  openmips0/ex_mem0/ramAddr_o[19]_i_178/O
                         net (fo=16, routed)          1.543     3.310    openmips0/tlb0/virtual_addr[12]
    SLICE_X58Y117        LUT6 (Prop_lut6_I1_O)        0.105     3.415 r  openmips0/tlb0/ramAddr_o[19]_i_155/O
                         net (fo=1, routed)           0.000     3.415    openmips0/tlb0/ramAddr_o[19]_i_155_n_11
    SLICE_X58Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     3.729 r  openmips0/tlb0/ramAddr_o_reg[19]_i_92/CO[3]
                         net (fo=1, routed)           0.000     3.729    openmips0/tlb0/ramAddr_o_reg[19]_i_92_n_11
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     3.920 r  openmips0/tlb0/ramAddr_o_reg[19]_i_30/CO[2]
                         net (fo=4, routed)           0.949     4.869    openmips0/dsram/entryhi_o_reg[31]_7[0]
    SLICE_X62Y113        LUT6 (Prop_lut6_I5_O)        0.252     5.121 f  openmips0/dsram/ramAddr_o[19]_i_224/O
                         net (fo=1, routed)           0.525     5.646    openmips0/dsram/ramAddr_o[19]_i_224_n_11
    SLICE_X62Y112        LUT6 (Prop_lut6_I3_O)        0.105     5.751 r  openmips0/dsram/ramAddr_o[19]_i_175/O
                         net (fo=1, routed)           0.466     6.217    openmips0/tlb0/entryhi_o_reg[31]
    SLICE_X62Y111        LUT6 (Prop_lut6_I3_O)        0.105     6.322 r  openmips0/tlb0/ramAddr_o[19]_i_100/O
                         net (fo=96, routed)          1.754     8.076    openmips0/tlb0/ramAddr_o[19]_i_100_n_11
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.105     8.181 r  openmips0/tlb0/ramAddr_o[19]_i_46/O
                         net (fo=1, routed)           0.000     8.181    openmips0/tlb0/ramAddr_o[19]_i_46_n_11
    SLICE_X51Y94         MUXF7 (Prop_muxf7_I1_O)      0.182     8.363 r  openmips0/tlb0/ramAddr_o_reg[19]_i_14/O
                         net (fo=1, routed)           0.599     8.962    openmips0/tlb0/ramAddr_o_reg[19]_i_14_n_11
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.252     9.214 f  openmips0/tlb0/ramAddr_o[19]_i_5/O
                         net (fo=21, routed)          1.382    10.596    openmips0/tlb0/ramAddr_o_reg[10]
    SLICE_X60Y100        LUT6 (Prop_lut6_I3_O)        0.105    10.701 r  openmips0/tlb0/ramAddr_o[14]_i_1/O
                         net (fo=1, routed)           0.000    10.701    openmips0/dsram/D[14]
    SLICE_X60Y100        FDCE                                         r  openmips0/dsram/ramAddr_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                     50.000    50.000 r  
    D18                  IBUF                         0.000    50.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         1.004    51.004    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365    44.639 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.633    46.272    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    46.349 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          1.245    47.594    openmips0/dsram/CLK
    SLICE_X60Y100        FDCE                                         r  openmips0/dsram/ramAddr_o_reg[14]/C
                         clock pessimism              0.187    47.781    
                         clock uncertainty           -0.267    47.513    
    SLICE_X60Y100        FDCE (Setup_fdce_C_D)        0.074    47.587    openmips0/dsram/ramAddr_o_reg[14]
  -------------------------------------------------------------------
                         required time                         47.587    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                 36.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/isram/ramAddr_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.141ns (17.048%)  route 0.686ns (82.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.571    -0.841    openmips0/pc_reg0/clk_out1
    SLICE_X33Y96         FDRE                                         r  openmips0/pc_reg0/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  openmips0/pc_reg0/pc_reg[8]/Q
                         net (fo=3, routed)           0.686    -0.014    openmips0/isram/Q[6]
    SLICE_X30Y88         FDCE                                         r  openmips0/isram/ramAddr_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.840    -1.269    openmips0/isram/CLK
    SLICE_X30Y88         FDCE                                         r  openmips0/isram/ramAddr_o_reg[6]/C
                         clock pessimism              0.753    -0.516    
                         clock uncertainty            0.267    -0.249    
    SLICE_X30Y88         FDCE (Hold_fdce_C_D)         0.063    -0.186    openmips0/isram/ramAddr_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/isram/ramAddr_o_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.141ns (16.902%)  route 0.693ns (83.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.572    -0.840    openmips0/pc_reg0/clk_out1
    SLICE_X33Y97         FDRE                                         r  openmips0/pc_reg0/pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.699 r  openmips0/pc_reg0/pc_reg[17]/Q
                         net (fo=3, routed)           0.693    -0.006    openmips0/isram/Q[15]
    SLICE_X31Y88         FDCE                                         r  openmips0/isram/ramAddr_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.840    -1.269    openmips0/isram/CLK
    SLICE_X31Y88         FDCE                                         r  openmips0/isram/ramAddr_o_reg[15]/C
                         clock pessimism              0.753    -0.516    
                         clock uncertainty            0.267    -0.249    
    SLICE_X31Y88         FDCE (Hold_fdce_C_D)         0.070    -0.179    openmips0/isram/ramAddr_o_reg[15]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/isram/ramAddr_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.141ns (16.742%)  route 0.701ns (83.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.572    -0.840    openmips0/pc_reg0/clk_out1
    SLICE_X31Y97         FDRE                                         r  openmips0/pc_reg0/pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.699 r  openmips0/pc_reg0/pc_reg[20]/Q
                         net (fo=3, routed)           0.701     0.002    openmips0/isram/Q[18]
    SLICE_X29Y91         FDCE                                         r  openmips0/isram/ramAddr_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.841    -1.268    openmips0/isram/CLK
    SLICE_X29Y91         FDCE                                         r  openmips0/isram/ramAddr_o_reg[18]/C
                         clock pessimism              0.753    -0.515    
                         clock uncertainty            0.267    -0.248    
    SLICE_X29Y91         FDCE (Hold_fdce_C_D)         0.075    -0.173    openmips0/isram/ramAddr_o_reg[18]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/isram/ramAddr_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.141ns (16.821%)  route 0.697ns (83.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.572    -0.840    openmips0/pc_reg0/clk_out1
    SLICE_X33Y97         FDRE                                         r  openmips0/pc_reg0/pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.699 r  openmips0/pc_reg0/pc_reg[18]/Q
                         net (fo=3, routed)           0.697    -0.002    openmips0/isram/Q[16]
    SLICE_X29Y91         FDCE                                         r  openmips0/isram/ramAddr_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.841    -1.268    openmips0/isram/CLK
    SLICE_X29Y91         FDCE                                         r  openmips0/isram/ramAddr_o_reg[16]/C
                         clock pessimism              0.753    -0.515    
                         clock uncertainty            0.267    -0.248    
    SLICE_X29Y91         FDCE (Hold_fdce_C_D)         0.070    -0.178    openmips0/isram/ramAddr_o_reg[16]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/isram/ramAddr_o_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.141ns (16.818%)  route 0.697ns (83.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.571    -0.841    openmips0/pc_reg0/clk_out1
    SLICE_X33Y96         FDRE                                         r  openmips0/pc_reg0/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  openmips0/pc_reg0/pc_reg[14]/Q
                         net (fo=3, routed)           0.697    -0.003    openmips0/isram/Q[12]
    SLICE_X31Y88         FDCE                                         r  openmips0/isram/ramAddr_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.840    -1.269    openmips0/isram/CLK
    SLICE_X31Y88         FDCE                                         r  openmips0/isram/ramAddr_o_reg[12]/C
                         clock pessimism              0.753    -0.516    
                         clock uncertainty            0.267    -0.249    
    SLICE_X31Y88         FDCE (Hold_fdce_C_D)         0.070    -0.179    openmips0/isram/ramAddr_o_reg[12]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/isram/ramAddr_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.210%)  route 0.678ns (82.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.571    -0.841    openmips0/pc_reg0/clk_out1
    SLICE_X31Y96         FDRE                                         r  openmips0/pc_reg0/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  openmips0/pc_reg0/pc_reg[15]/Q
                         net (fo=3, routed)           0.678    -0.022    openmips0/isram/Q[13]
    SLICE_X29Y91         FDCE                                         r  openmips0/isram/ramAddr_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.841    -1.268    openmips0/isram/CLK
    SLICE_X29Y91         FDCE                                         r  openmips0/isram/ramAddr_o_reg[13]/C
                         clock pessimism              0.753    -0.515    
                         clock uncertainty            0.267    -0.248    
    SLICE_X29Y91         FDCE (Hold_fdce_C_D)         0.047    -0.201    openmips0/isram/ramAddr_o_reg[13]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/isram/ramAddr_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.164ns (19.573%)  route 0.674ns (80.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.568    -0.844    openmips0/pc_reg0/clk_out1
    SLICE_X38Y95         FDRE                                         r  openmips0/pc_reg0/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.680 r  openmips0/pc_reg0/pc_reg[5]/Q
                         net (fo=3, routed)           0.674    -0.006    openmips0/isram/Q[3]
    SLICE_X30Y88         FDCE                                         r  openmips0/isram/ramAddr_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.840    -1.269    openmips0/isram/CLK
    SLICE_X30Y88         FDCE                                         r  openmips0/isram/ramAddr_o_reg[3]/C
                         clock pessimism              0.753    -0.516    
                         clock uncertainty            0.267    -0.249    
    SLICE_X30Y88         FDCE (Hold_fdce_C_D)         0.063    -0.186    openmips0/isram/ramAddr_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/isram/ramAddr_o_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.796%)  route 0.698ns (83.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.571    -0.841    openmips0/pc_reg0/clk_out1
    SLICE_X33Y96         FDRE                                         r  openmips0/pc_reg0/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  openmips0/pc_reg0/pc_reg[16]/Q
                         net (fo=3, routed)           0.698    -0.002    openmips0/isram/Q[14]
    SLICE_X31Y88         FDCE                                         r  openmips0/isram/ramAddr_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.840    -1.269    openmips0/isram/CLK
    SLICE_X31Y88         FDCE                                         r  openmips0/isram/ramAddr_o_reg[14]/C
                         clock pessimism              0.753    -0.516    
                         clock uncertainty            0.267    -0.249    
    SLICE_X31Y88         FDCE (Hold_fdce_C_D)         0.066    -0.183    openmips0/isram/ramAddr_o_reg[14]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 openmips0/pc_reg0/pc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/isram/ramAddr_o_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.141ns (16.602%)  route 0.708ns (83.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.572    -0.840    openmips0/pc_reg0/clk_out1
    SLICE_X33Y97         FDRE                                         r  openmips0/pc_reg0/pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.699 r  openmips0/pc_reg0/pc_reg[19]/Q
                         net (fo=3, routed)           0.708     0.009    openmips0/isram/Q[17]
    SLICE_X29Y91         FDCE                                         r  openmips0/isram/ramAddr_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.841    -1.268    openmips0/isram/CLK
    SLICE_X29Y91         FDCE                                         r  openmips0/isram/ramAddr_o_reg[17]/C
                         clock pessimism              0.753    -0.515    
                         clock uncertainty            0.267    -0.248    
    SLICE_X29Y91         FDCE (Hold_fdce_C_D)         0.072    -0.176    openmips0/isram/ramAddr_o_reg[17]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_example  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            openmips0/dsram/bitEnable_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll_example  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_pll_example
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll_example rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.209ns (23.740%)  route 0.671ns (76.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.440     0.440    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -2.100 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.438    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clock_gen/inst/clkout1_buf/O
                         net (fo=2325, routed)        0.568    -0.844    openmips0/ex_mem0/clk_out1
    SLICE_X42Y95         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.680 r  openmips0/ex_mem0/mem_aluop_reg[6]/Q
                         net (fo=30, routed)          0.671    -0.009    openmips0/ex_mem0/mem_aluop_i[6]
    SLICE_X15Y96         LUT5 (Prop_lut5_I2_O)        0.045     0.036 r  openmips0/ex_mem0/bitEnable_o[1]_i_1/O
                         net (fo=1, routed)           0.000     0.036    openmips0/dsram/mem_aluop_reg[7]_2[1]
    SLICE_X15Y96         FDCE                                         r  openmips0/dsram/bitEnable_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll_example rise edge)
                                                      0.000     0.000 r  
    D18                  IBUF                         0.000     0.000 r  clk_50M_IBUF_inst/O
                         net (fo=135, routed)         0.480     0.480    clock_gen/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.854 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -2.138    clock_gen/inst/clk_out2_pll_example
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  clock_gen/inst/clkout2_buf/O
                         net (fo=90, routed)          0.846    -1.263    openmips0/dsram/CLK
    SLICE_X15Y96         FDCE                                         r  openmips0/dsram/bitEnable_o_reg[1]/C
                         clock pessimism              0.753    -0.510    
                         clock uncertainty            0.267    -0.243    
    SLICE_X15Y96         FDCE (Hold_fdce_C_D)         0.091    -0.152    openmips0/dsram/bitEnable_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.188    





