// Seed: 3746042472
module module_0;
  tri1 id_1;
  wire id_2;
  module_2(
      id_2, id_1, id_1
  );
  assign id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri1 id_2,
    output uwire id_3,
    output supply1 id_4,
    output wire id_5,
    input supply0 id_6,
    input supply0 id_7,
    output uwire id_8
);
  wire id_10;
  assign id_5 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
endmodule
