// Seed: 594667866
`define pp_1 0
module module_0 (
    output id_0
);
  wire id_1;
  assign id_0[1] = id_1[1];
  logic id_2;
endmodule
