From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
From: Sleigh-InSPECtor <sleighinspector@outlook.com>
Date: Thu, 18 Apr 2024 14:25:51 +0930
Subject: [PATCH] 6445: AArch64: Change rax1 shift to rotate, or to xor

AA64: Change rax1 shift to rotate, or to xor
---
 Ghidra/Processors/AARCH64/data/languages/AARCH64neon.sinc | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/Ghidra/Processors/AARCH64/data/languages/AARCH64neon.sinc b/Ghidra/Processors/AARCH64/data/languages/AARCH64neon.sinc
index 817b78654b..a273c23a5d 100644
--- a/Ghidra/Processors/AARCH64/data/languages/AARCH64neon.sinc
+++ b/Ghidra/Processors/AARCH64/data/languages/AARCH64neon.sinc
@@ -12345,11 +12345,11 @@ is b_3131=0 & q=0 & u=1 & b_2428=0xe & advSIMD3.size=0 & b_2121=1 & Rm_VPR128.8H
 is b_2131=0b11001110011 & b_1015=0b100011 & Rd_VPR128.2D & Rn_VPR128.2D & Rm_VPR128.2D & Zd
 {
 	# simd infix TMPQ1 = Rm_VPR128.2D << 1:8 on lane size 8
-	TMPQ1[0,64] = Rm_VPR128.2D[0,64] << 1:8;
-	TMPQ1[64,64] = Rm_VPR128.2D[64,64] << 1:8;
+	TMPQ1[0,64] = Rm_VPR128.2D[0,64] << 1:8 | (Rm_VPR128.2D[0,64] >> 63);
+	TMPQ1[64,64] = Rm_VPR128.2D[64,64] << 1:8 | (Rm_VPR128.2D[64,64] >> 63);
 	# simd infix Rd_VPR128.2D = Rn_VPR128.2D | TMPQ1 on lane size 8
-	Rd_VPR128.2D[0,64] = Rn_VPR128.2D[0,64] | TMPQ1[0,64];
-	Rd_VPR128.2D[64,64] = Rn_VPR128.2D[64,64] | TMPQ1[64,64];
+	Rd_VPR128.2D[0,64] = Rn_VPR128.2D[0,64] ^ TMPQ1[0,64];
+	Rd_VPR128.2D[64,64] = Rn_VPR128.2D[64,64] ^ TMPQ1[64,64];
 	zext_zq(Zd); # zero upper 16 bytes of Zd
 }
 
-- 
2.44.0

