/*
 * Copyright (c) 2026 Yann Guidon / whygee@f-cpu.org
 * SPDX-License-Identifier: Apache-2.0
 */

`default_nettype none

module tt_um_miniMAC (
    input  wire [7:0] ui_in,    // Dedicated inputs
    output wire [7:0] uo_out,   // Dedicated outputs
    input  wire [7:0] uio_in,   // IOs: Input path
    output wire [7:0] uio_out,  // IOs: Output path
    output wire [7:0] uio_oe,   // IOs: Enable path (active high: 0=input, 1=output)
    input  wire       ena,      // always 1 when the design is powered, so you can ignore it
    input  wire       clk,      // clock
    input  wire       rst_n     // reset_n - low to reset
);

  // IO config & misc.
  assign uio_oe  = 8'b00001111; // port uio : 4 LSB go out

  // aliasing
  wire QEN, CLK_out, Zero, Encode, Decode, DEN;
  wire [8:0] Din9, Dout9;
  assign uo_out     = Dout9[7:0];
  assign Din9[7:0]  = ui_in;

  assign uio_out[0] = Dout9[8];
  assign uio_out[1] = QEN;
  assign uio_out[2] = CLK_out;
  assign uio_out[3] = Zero;
  assign DEN        = uio_in[4];
  assign Encode     = uio_in[5];
  assign Decode     = uio_in[6];
  assign Din9[8]    = uio_in[7];
  
  // All output pins must be assigned. If not used, assign to 0.
  assign uio_out[7:4] = 4'b0000;

  // List all unused inputs to prevent warnings
  wire _unused = &{ena, uio_in[0], uio_in[1], uio_in[2], uio_in[3], 1'b0};

/////////////////////////////////////////////////////////////////////////////

  // ring oscillator anyone ?
  (* keep *) sg13g2_inv_1 negClkOut(.Y(CLK_out), .A(clk));

  // resynch the reset signal
  wire INT_RESET;
  (* keep *) sg13g2_dfrbpq_2 DFF_reset(.Q(INT_RESET), .D(1'b1), .RESET_B(rst_n), .CLK(clk));

  // Pipeline management
  wire Den_In0, Den_In1, Den_OK;
//       Stage_Encode1, Stage_Encode2,
//       Stage_Decode1, Stage_Decode2;


  // Stage_Encode1 <= Den_OK, reset= Encode  sg13g2_dfrbpq_1
  // Stage_Encode2 <= Stage_Encode1
  //  Stage_Decode1_ <= Den_OK si decode, Stage_Encode2 si loopback  => mux + and2
  // Stage_Decode1
  // Stage_Decode2 <= Stage_Decode1


  // Input buffers
  wire [8:0]  FirstHalfWord;
  wire [17:0] FirstWord;

  // Den_In0 <= DEN        sg13g2_dfrbpq_1  / 49
  (* keep *) sg13g2_dfrbpq_1 DFF_den0(.Q(Den_In0), .D(DEN), .RESET_B(INT_RESET), .CLK(clk));
  // Den_In1 <= ~Den_In0   DFF_Q   sg13g2_dfrbp_1 / 52
  (* keep *) sg13g2_dfrbp_1 DFF_den1(.Q_N(Den_In1), .Q(), .D(Den_In0), .RESET_B(INT_RESET), .CLK(clk));
  // Den_OK <= Den_In0 & ~Den_In1  sg13g2_and2_2
  (* keep *) sg13g2_and2_1 Den_OK_and2(.X(Den_OK), .A(Den_In0), .B(Den_In1));

  dff_x9    fhw(.clk(clk), .rst(INT_RESET), .D(Din9), .Q(FirstHalfWord));                           // Always samples the input
  dffen_x18  fw(.clk(clk), .rst(INT_RESET), .D({Din9, FirstHalfWord}), .Q(FirstWord), .en(Den_OK)); // Samples only if DEN is ok


  // Some pretend work (for now)
  Hammer18x4 Ham(.I(FirstWord), .O(LastWord));

  // Output buffers
  wire Zero_value;
  wire [17:0] LastWord;
  wire [8:0]  LastHalfWord, LastMSB;

  or16 zo16(.A(LastWord[15:0]), .X(Zero_value));   // OR the 16 LSB  (beware of C/D !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!)
  (* keep *) sg13g2_dfrbpq_1 DFF_sero(.Q(Zero), .D(Zero_value), .RESET_B(INT_RESET), .CLK(clk));  // Latch & output the sum

  dff_x9 dffMSB(.D(LastWord[17:9]), .Q(LastMSB), .clk(clk), .rst(INT_RESET));
  a22oi_fo_x9 sel2(.A1(Decode), .A2(LastWord[8:0]),
                   .B1(Encode), .B2(LastMSB),
                   .Y(LastHalfWord));
  dff_x9 dffOut(.D(LastHalfWord), .Q(Dout9), .clk(clk), .rst(INT_RESET));  // Latch & output the data halfword

  // Dumb loopback
//  assign Dout9 = Din9;
  assign QEN = DEN;
//  assign CLK_out = Encode;
//  assign Zero = Decode ^ Encode ^ INT_RESET;
  
endmodule
