
444Lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008344  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f0  08008508  08008508  00018508  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080089f8  080089f8  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  080089f8  080089f8  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080089f8  080089f8  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080089f8  080089f8  000189f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080089fc  080089fc  000189fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08008a00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000030  200001e0  08008be0  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000210  08008be0  00020210  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ae11  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001e2a  00000000  00000000  0002b021  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000718  00000000  00000000  0002ce50  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000618  00000000  00000000  0002d568  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a314  00000000  00000000  0002db80  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000707b  00000000  00000000  00057e94  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fd6fe  00000000  00000000  0005ef0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000f0  00000000  00000000  0015c60d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002974  00000000  00000000  0015c700  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00002ff5  00000000  00000000  0015f074  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080084ec 	.word	0x080084ec

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	080084ec 	.word	0x080084ec

08000200 <kalmanASS>:
	//s4 -> p
	//s5 -> k
	//s6 -> used for intermediate in math

	//CALLEE-SAVE CONVENTION
	vpush {s1-s6}
 8000200:	ed6d 0a06 	vpush	{s1-s6}

	vldr s1, [r0] //q
 8000204:	edd0 0a00 	vldr	s1, [r0]
	vldr s2, [r0, #4] //r
 8000208:	ed90 1a01 	vldr	s2, [r0, #4]
	vldr s3, [r0, #8] //x
 800020c:	edd0 1a02 	vldr	s3, [r0, #8]
	vldr s4, [r0, #12] //p
 8000210:	ed90 2a03 	vldr	s4, [r0, #12]
	vldr s5, [r0, #16] //k
 8000214:	edd0 2a04 	vldr	s5, [r0, #16]

	//p = p + q ---> s4 = s4 + s1
	vadd.f32 s4, s4, s1
 8000218:	ee32 2a20 	vadd.f32	s4, s4, s1

	//k = p/(p+r)
	vadd.f32 s6, s4, s2
 800021c:	ee32 3a01 	vadd.f32	s6, s4, s2
	vdiv.f32 s5, s4, s6
 8000220:	eec2 2a03 	vdiv.f32	s5, s4, s6
	vstr s5, [r0, #16] //Store new k
 8000224:	edc0 2a04 	vstr	s5, [r0, #16]

	//x = x + k(measure - x)
	vsub.f32 s6, s0, s3
 8000228:	ee30 3a61 	vsub.f32	s6, s0, s3
	vmul.f32 s6, s5, s6
 800022c:	ee22 3a83 	vmul.f32	s6, s5, s6
	vadd.f32 s3, s3, s6
 8000230:	ee71 1a83 	vadd.f32	s3, s3, s6
	vstr s3, [r0, #8] //Store new x
 8000234:	edc0 1a02 	vstr	s3, [r0, #8]

	//p = (1-k)p
	vmov s6, #1.0
 8000238:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
	vsub.f32 s6, s6, s5
 800023c:	ee33 3a62 	vsub.f32	s6, s6, s5
	vmul.f32 s4, s6, s4
 8000240:	ee23 2a02 	vmul.f32	s4, s6, s4
	vstr s4, [r0, #12] //Store new p
 8000244:	ed80 2a03 	vstr	s4, [r0, #12]

	//Check if errors occurred
	vmrs r1, fpscr
 8000248:	eef1 1a10 	vmrs	r1, fpscr
	and r1, r1, 0x0000000F
 800024c:	f001 010f 	and.w	r1, r1, #15
	cmp r1, #0
 8000250:	2900      	cmp	r1, #0
	bgt error
 8000252:	dc04      	bgt.n	800025e <error>

	//CALLEE-SAVE CONVENTION
	vpop {s1-s6}
 8000254:	ecfd 0a06 	vpop	{s1-s6}
	mov r0, #0
 8000258:	f04f 0000 	mov.w	r0, #0
	bx lr
 800025c:	4770      	bx	lr

0800025e <error>:

error:
	//Return -1
	mov r0, #-1
 800025e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	vpop {s1-s6}
 8000262:	ecfd 0a06 	vpop	{s1-s6}
	bx lr
 8000266:	4770      	bx	lr

08000268 <strlen>:
 8000268:	4603      	mov	r3, r0
 800026a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800026e:	2a00      	cmp	r2, #0
 8000270:	d1fb      	bne.n	800026a <strlen+0x2>
 8000272:	1a18      	subs	r0, r3, r0
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
	...

08000280 <memchr>:
 8000280:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000284:	2a10      	cmp	r2, #16
 8000286:	db2b      	blt.n	80002e0 <memchr+0x60>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	d008      	beq.n	80002a0 <memchr+0x20>
 800028e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000292:	3a01      	subs	r2, #1
 8000294:	428b      	cmp	r3, r1
 8000296:	d02d      	beq.n	80002f4 <memchr+0x74>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	b342      	cbz	r2, 80002f0 <memchr+0x70>
 800029e:	d1f6      	bne.n	800028e <memchr+0xe>
 80002a0:	b4f0      	push	{r4, r5, r6, r7}
 80002a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002aa:	f022 0407 	bic.w	r4, r2, #7
 80002ae:	f07f 0700 	mvns.w	r7, #0
 80002b2:	2300      	movs	r3, #0
 80002b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002b8:	3c08      	subs	r4, #8
 80002ba:	ea85 0501 	eor.w	r5, r5, r1
 80002be:	ea86 0601 	eor.w	r6, r6, r1
 80002c2:	fa85 f547 	uadd8	r5, r5, r7
 80002c6:	faa3 f587 	sel	r5, r3, r7
 80002ca:	fa86 f647 	uadd8	r6, r6, r7
 80002ce:	faa5 f687 	sel	r6, r5, r7
 80002d2:	b98e      	cbnz	r6, 80002f8 <memchr+0x78>
 80002d4:	d1ee      	bne.n	80002b4 <memchr+0x34>
 80002d6:	bcf0      	pop	{r4, r5, r6, r7}
 80002d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002dc:	f002 0207 	and.w	r2, r2, #7
 80002e0:	b132      	cbz	r2, 80002f0 <memchr+0x70>
 80002e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002e6:	3a01      	subs	r2, #1
 80002e8:	ea83 0301 	eor.w	r3, r3, r1
 80002ec:	b113      	cbz	r3, 80002f4 <memchr+0x74>
 80002ee:	d1f8      	bne.n	80002e2 <memchr+0x62>
 80002f0:	2000      	movs	r0, #0
 80002f2:	4770      	bx	lr
 80002f4:	3801      	subs	r0, #1
 80002f6:	4770      	bx	lr
 80002f8:	2d00      	cmp	r5, #0
 80002fa:	bf06      	itte	eq
 80002fc:	4635      	moveq	r5, r6
 80002fe:	3803      	subeq	r0, #3
 8000300:	3807      	subne	r0, #7
 8000302:	f015 0f01 	tst.w	r5, #1
 8000306:	d107      	bne.n	8000318 <memchr+0x98>
 8000308:	3001      	adds	r0, #1
 800030a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800030e:	bf02      	ittt	eq
 8000310:	3001      	addeq	r0, #1
 8000312:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000316:	3001      	addeq	r0, #1
 8000318:	bcf0      	pop	{r4, r5, r6, r7}
 800031a:	3801      	subs	r0, #1
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop

08000320 <__aeabi_drsub>:
 8000320:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000324:	e002      	b.n	800032c <__adddf3>
 8000326:	bf00      	nop

08000328 <__aeabi_dsub>:
 8000328:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800032c <__adddf3>:
 800032c:	b530      	push	{r4, r5, lr}
 800032e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000332:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000336:	ea94 0f05 	teq	r4, r5
 800033a:	bf08      	it	eq
 800033c:	ea90 0f02 	teqeq	r0, r2
 8000340:	bf1f      	itttt	ne
 8000342:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000346:	ea55 0c02 	orrsne.w	ip, r5, r2
 800034a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800034e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000352:	f000 80e2 	beq.w	800051a <__adddf3+0x1ee>
 8000356:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800035a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800035e:	bfb8      	it	lt
 8000360:	426d      	neglt	r5, r5
 8000362:	dd0c      	ble.n	800037e <__adddf3+0x52>
 8000364:	442c      	add	r4, r5
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	ea82 0000 	eor.w	r0, r2, r0
 8000372:	ea83 0101 	eor.w	r1, r3, r1
 8000376:	ea80 0202 	eor.w	r2, r0, r2
 800037a:	ea81 0303 	eor.w	r3, r1, r3
 800037e:	2d36      	cmp	r5, #54	; 0x36
 8000380:	bf88      	it	hi
 8000382:	bd30      	pophi	{r4, r5, pc}
 8000384:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000388:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800038c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000390:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000394:	d002      	beq.n	800039c <__adddf3+0x70>
 8000396:	4240      	negs	r0, r0
 8000398:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800039c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003a8:	d002      	beq.n	80003b0 <__adddf3+0x84>
 80003aa:	4252      	negs	r2, r2
 80003ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003b0:	ea94 0f05 	teq	r4, r5
 80003b4:	f000 80a7 	beq.w	8000506 <__adddf3+0x1da>
 80003b8:	f1a4 0401 	sub.w	r4, r4, #1
 80003bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003c0:	db0d      	blt.n	80003de <__adddf3+0xb2>
 80003c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003c6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ca:	1880      	adds	r0, r0, r2
 80003cc:	f141 0100 	adc.w	r1, r1, #0
 80003d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003d4:	1880      	adds	r0, r0, r2
 80003d6:	fa43 f305 	asr.w	r3, r3, r5
 80003da:	4159      	adcs	r1, r3
 80003dc:	e00e      	b.n	80003fc <__adddf3+0xd0>
 80003de:	f1a5 0520 	sub.w	r5, r5, #32
 80003e2:	f10e 0e20 	add.w	lr, lr, #32
 80003e6:	2a01      	cmp	r2, #1
 80003e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ec:	bf28      	it	cs
 80003ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003f2:	fa43 f305 	asr.w	r3, r3, r5
 80003f6:	18c0      	adds	r0, r0, r3
 80003f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000400:	d507      	bpl.n	8000412 <__adddf3+0xe6>
 8000402:	f04f 0e00 	mov.w	lr, #0
 8000406:	f1dc 0c00 	rsbs	ip, ip, #0
 800040a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800040e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000412:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000416:	d31b      	bcc.n	8000450 <__adddf3+0x124>
 8000418:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800041c:	d30c      	bcc.n	8000438 <__adddf3+0x10c>
 800041e:	0849      	lsrs	r1, r1, #1
 8000420:	ea5f 0030 	movs.w	r0, r0, rrx
 8000424:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000428:	f104 0401 	add.w	r4, r4, #1
 800042c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000430:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000434:	f080 809a 	bcs.w	800056c <__adddf3+0x240>
 8000438:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800043c:	bf08      	it	eq
 800043e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000442:	f150 0000 	adcs.w	r0, r0, #0
 8000446:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800044a:	ea41 0105 	orr.w	r1, r1, r5
 800044e:	bd30      	pop	{r4, r5, pc}
 8000450:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000454:	4140      	adcs	r0, r0
 8000456:	eb41 0101 	adc.w	r1, r1, r1
 800045a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800045e:	f1a4 0401 	sub.w	r4, r4, #1
 8000462:	d1e9      	bne.n	8000438 <__adddf3+0x10c>
 8000464:	f091 0f00 	teq	r1, #0
 8000468:	bf04      	itt	eq
 800046a:	4601      	moveq	r1, r0
 800046c:	2000      	moveq	r0, #0
 800046e:	fab1 f381 	clz	r3, r1
 8000472:	bf08      	it	eq
 8000474:	3320      	addeq	r3, #32
 8000476:	f1a3 030b 	sub.w	r3, r3, #11
 800047a:	f1b3 0220 	subs.w	r2, r3, #32
 800047e:	da0c      	bge.n	800049a <__adddf3+0x16e>
 8000480:	320c      	adds	r2, #12
 8000482:	dd08      	ble.n	8000496 <__adddf3+0x16a>
 8000484:	f102 0c14 	add.w	ip, r2, #20
 8000488:	f1c2 020c 	rsb	r2, r2, #12
 800048c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000490:	fa21 f102 	lsr.w	r1, r1, r2
 8000494:	e00c      	b.n	80004b0 <__adddf3+0x184>
 8000496:	f102 0214 	add.w	r2, r2, #20
 800049a:	bfd8      	it	le
 800049c:	f1c2 0c20 	rsble	ip, r2, #32
 80004a0:	fa01 f102 	lsl.w	r1, r1, r2
 80004a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004a8:	bfdc      	itt	le
 80004aa:	ea41 010c 	orrle.w	r1, r1, ip
 80004ae:	4090      	lslle	r0, r2
 80004b0:	1ae4      	subs	r4, r4, r3
 80004b2:	bfa2      	ittt	ge
 80004b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004b8:	4329      	orrge	r1, r5
 80004ba:	bd30      	popge	{r4, r5, pc}
 80004bc:	ea6f 0404 	mvn.w	r4, r4
 80004c0:	3c1f      	subs	r4, #31
 80004c2:	da1c      	bge.n	80004fe <__adddf3+0x1d2>
 80004c4:	340c      	adds	r4, #12
 80004c6:	dc0e      	bgt.n	80004e6 <__adddf3+0x1ba>
 80004c8:	f104 0414 	add.w	r4, r4, #20
 80004cc:	f1c4 0220 	rsb	r2, r4, #32
 80004d0:	fa20 f004 	lsr.w	r0, r0, r4
 80004d4:	fa01 f302 	lsl.w	r3, r1, r2
 80004d8:	ea40 0003 	orr.w	r0, r0, r3
 80004dc:	fa21 f304 	lsr.w	r3, r1, r4
 80004e0:	ea45 0103 	orr.w	r1, r5, r3
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	f1c4 040c 	rsb	r4, r4, #12
 80004ea:	f1c4 0220 	rsb	r2, r4, #32
 80004ee:	fa20 f002 	lsr.w	r0, r0, r2
 80004f2:	fa01 f304 	lsl.w	r3, r1, r4
 80004f6:	ea40 0003 	orr.w	r0, r0, r3
 80004fa:	4629      	mov	r1, r5
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000502:	4629      	mov	r1, r5
 8000504:	bd30      	pop	{r4, r5, pc}
 8000506:	f094 0f00 	teq	r4, #0
 800050a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800050e:	bf06      	itte	eq
 8000510:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000514:	3401      	addeq	r4, #1
 8000516:	3d01      	subne	r5, #1
 8000518:	e74e      	b.n	80003b8 <__adddf3+0x8c>
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf18      	it	ne
 8000520:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000524:	d029      	beq.n	800057a <__adddf3+0x24e>
 8000526:	ea94 0f05 	teq	r4, r5
 800052a:	bf08      	it	eq
 800052c:	ea90 0f02 	teqeq	r0, r2
 8000530:	d005      	beq.n	800053e <__adddf3+0x212>
 8000532:	ea54 0c00 	orrs.w	ip, r4, r0
 8000536:	bf04      	itt	eq
 8000538:	4619      	moveq	r1, r3
 800053a:	4610      	moveq	r0, r2
 800053c:	bd30      	pop	{r4, r5, pc}
 800053e:	ea91 0f03 	teq	r1, r3
 8000542:	bf1e      	ittt	ne
 8000544:	2100      	movne	r1, #0
 8000546:	2000      	movne	r0, #0
 8000548:	bd30      	popne	{r4, r5, pc}
 800054a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800054e:	d105      	bne.n	800055c <__adddf3+0x230>
 8000550:	0040      	lsls	r0, r0, #1
 8000552:	4149      	adcs	r1, r1
 8000554:	bf28      	it	cs
 8000556:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000560:	bf3c      	itt	cc
 8000562:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000566:	bd30      	popcc	{r4, r5, pc}
 8000568:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800056c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000570:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000574:	f04f 0000 	mov.w	r0, #0
 8000578:	bd30      	pop	{r4, r5, pc}
 800057a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800057e:	bf1a      	itte	ne
 8000580:	4619      	movne	r1, r3
 8000582:	4610      	movne	r0, r2
 8000584:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000588:	bf1c      	itt	ne
 800058a:	460b      	movne	r3, r1
 800058c:	4602      	movne	r2, r0
 800058e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000592:	bf06      	itte	eq
 8000594:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000598:	ea91 0f03 	teqeq	r1, r3
 800059c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005a0:	bd30      	pop	{r4, r5, pc}
 80005a2:	bf00      	nop

080005a4 <__aeabi_ui2d>:
 80005a4:	f090 0f00 	teq	r0, #0
 80005a8:	bf04      	itt	eq
 80005aa:	2100      	moveq	r1, #0
 80005ac:	4770      	bxeq	lr
 80005ae:	b530      	push	{r4, r5, lr}
 80005b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b8:	f04f 0500 	mov.w	r5, #0
 80005bc:	f04f 0100 	mov.w	r1, #0
 80005c0:	e750      	b.n	8000464 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_i2d>:
 80005c4:	f090 0f00 	teq	r0, #0
 80005c8:	bf04      	itt	eq
 80005ca:	2100      	moveq	r1, #0
 80005cc:	4770      	bxeq	lr
 80005ce:	b530      	push	{r4, r5, lr}
 80005d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005dc:	bf48      	it	mi
 80005de:	4240      	negmi	r0, r0
 80005e0:	f04f 0100 	mov.w	r1, #0
 80005e4:	e73e      	b.n	8000464 <__adddf3+0x138>
 80005e6:	bf00      	nop

080005e8 <__aeabi_f2d>:
 80005e8:	0042      	lsls	r2, r0, #1
 80005ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80005f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005f6:	bf1f      	itttt	ne
 80005f8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000600:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000604:	4770      	bxne	lr
 8000606:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800060a:	bf08      	it	eq
 800060c:	4770      	bxeq	lr
 800060e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000612:	bf04      	itt	eq
 8000614:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000618:	4770      	bxeq	lr
 800061a:	b530      	push	{r4, r5, lr}
 800061c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000620:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000624:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000628:	e71c      	b.n	8000464 <__adddf3+0x138>
 800062a:	bf00      	nop

0800062c <__aeabi_ul2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	e00a      	b.n	8000652 <__aeabi_l2d+0x16>

0800063c <__aeabi_l2d>:
 800063c:	ea50 0201 	orrs.w	r2, r0, r1
 8000640:	bf08      	it	eq
 8000642:	4770      	bxeq	lr
 8000644:	b530      	push	{r4, r5, lr}
 8000646:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800064a:	d502      	bpl.n	8000652 <__aeabi_l2d+0x16>
 800064c:	4240      	negs	r0, r0
 800064e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000652:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000656:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800065a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800065e:	f43f aed8 	beq.w	8000412 <__adddf3+0xe6>
 8000662:	f04f 0203 	mov.w	r2, #3
 8000666:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800066a:	bf18      	it	ne
 800066c:	3203      	addne	r2, #3
 800066e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000672:	bf18      	it	ne
 8000674:	3203      	addne	r2, #3
 8000676:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800067a:	f1c2 0320 	rsb	r3, r2, #32
 800067e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000682:	fa20 f002 	lsr.w	r0, r0, r2
 8000686:	fa01 fe03 	lsl.w	lr, r1, r3
 800068a:	ea40 000e 	orr.w	r0, r0, lr
 800068e:	fa21 f102 	lsr.w	r1, r1, r2
 8000692:	4414      	add	r4, r2
 8000694:	e6bd      	b.n	8000412 <__adddf3+0xe6>
 8000696:	bf00      	nop

08000698 <__aeabi_dmul>:
 8000698:	b570      	push	{r4, r5, r6, lr}
 800069a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800069e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006a6:	bf1d      	ittte	ne
 80006a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006ac:	ea94 0f0c 	teqne	r4, ip
 80006b0:	ea95 0f0c 	teqne	r5, ip
 80006b4:	f000 f8de 	bleq	8000874 <__aeabi_dmul+0x1dc>
 80006b8:	442c      	add	r4, r5
 80006ba:	ea81 0603 	eor.w	r6, r1, r3
 80006be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006ca:	bf18      	it	ne
 80006cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006d8:	d038      	beq.n	800074c <__aeabi_dmul+0xb4>
 80006da:	fba0 ce02 	umull	ip, lr, r0, r2
 80006de:	f04f 0500 	mov.w	r5, #0
 80006e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ee:	f04f 0600 	mov.w	r6, #0
 80006f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006f6:	f09c 0f00 	teq	ip, #0
 80006fa:	bf18      	it	ne
 80006fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000700:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000704:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000708:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800070c:	d204      	bcs.n	8000718 <__aeabi_dmul+0x80>
 800070e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000712:	416d      	adcs	r5, r5
 8000714:	eb46 0606 	adc.w	r6, r6, r6
 8000718:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800071c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000720:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000724:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000728:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800072c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000730:	bf88      	it	hi
 8000732:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000736:	d81e      	bhi.n	8000776 <__aeabi_dmul+0xde>
 8000738:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800073c:	bf08      	it	eq
 800073e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000742:	f150 0000 	adcs.w	r0, r0, #0
 8000746:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000750:	ea46 0101 	orr.w	r1, r6, r1
 8000754:	ea40 0002 	orr.w	r0, r0, r2
 8000758:	ea81 0103 	eor.w	r1, r1, r3
 800075c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000760:	bfc2      	ittt	gt
 8000762:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000766:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800076a:	bd70      	popgt	{r4, r5, r6, pc}
 800076c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000770:	f04f 0e00 	mov.w	lr, #0
 8000774:	3c01      	subs	r4, #1
 8000776:	f300 80ab 	bgt.w	80008d0 <__aeabi_dmul+0x238>
 800077a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800077e:	bfde      	ittt	le
 8000780:	2000      	movle	r0, #0
 8000782:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000786:	bd70      	pople	{r4, r5, r6, pc}
 8000788:	f1c4 0400 	rsb	r4, r4, #0
 800078c:	3c20      	subs	r4, #32
 800078e:	da35      	bge.n	80007fc <__aeabi_dmul+0x164>
 8000790:	340c      	adds	r4, #12
 8000792:	dc1b      	bgt.n	80007cc <__aeabi_dmul+0x134>
 8000794:	f104 0414 	add.w	r4, r4, #20
 8000798:	f1c4 0520 	rsb	r5, r4, #32
 800079c:	fa00 f305 	lsl.w	r3, r0, r5
 80007a0:	fa20 f004 	lsr.w	r0, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea40 0002 	orr.w	r0, r0, r2
 80007ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007b8:	fa21 f604 	lsr.w	r6, r1, r4
 80007bc:	eb42 0106 	adc.w	r1, r2, r6
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 040c 	rsb	r4, r4, #12
 80007d0:	f1c4 0520 	rsb	r5, r4, #32
 80007d4:	fa00 f304 	lsl.w	r3, r0, r4
 80007d8:	fa20 f005 	lsr.w	r0, r0, r5
 80007dc:	fa01 f204 	lsl.w	r2, r1, r4
 80007e0:	ea40 0002 	orr.w	r0, r0, r2
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ec:	f141 0100 	adc.w	r1, r1, #0
 80007f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007f4:	bf08      	it	eq
 80007f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007fa:	bd70      	pop	{r4, r5, r6, pc}
 80007fc:	f1c4 0520 	rsb	r5, r4, #32
 8000800:	fa00 f205 	lsl.w	r2, r0, r5
 8000804:	ea4e 0e02 	orr.w	lr, lr, r2
 8000808:	fa20 f304 	lsr.w	r3, r0, r4
 800080c:	fa01 f205 	lsl.w	r2, r1, r5
 8000810:	ea43 0302 	orr.w	r3, r3, r2
 8000814:	fa21 f004 	lsr.w	r0, r1, r4
 8000818:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800081c:	fa21 f204 	lsr.w	r2, r1, r4
 8000820:	ea20 0002 	bic.w	r0, r0, r2
 8000824:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000828:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800082c:	bf08      	it	eq
 800082e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000832:	bd70      	pop	{r4, r5, r6, pc}
 8000834:	f094 0f00 	teq	r4, #0
 8000838:	d10f      	bne.n	800085a <__aeabi_dmul+0x1c2>
 800083a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800083e:	0040      	lsls	r0, r0, #1
 8000840:	eb41 0101 	adc.w	r1, r1, r1
 8000844:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000848:	bf08      	it	eq
 800084a:	3c01      	subeq	r4, #1
 800084c:	d0f7      	beq.n	800083e <__aeabi_dmul+0x1a6>
 800084e:	ea41 0106 	orr.w	r1, r1, r6
 8000852:	f095 0f00 	teq	r5, #0
 8000856:	bf18      	it	ne
 8000858:	4770      	bxne	lr
 800085a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800085e:	0052      	lsls	r2, r2, #1
 8000860:	eb43 0303 	adc.w	r3, r3, r3
 8000864:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000868:	bf08      	it	eq
 800086a:	3d01      	subeq	r5, #1
 800086c:	d0f7      	beq.n	800085e <__aeabi_dmul+0x1c6>
 800086e:	ea43 0306 	orr.w	r3, r3, r6
 8000872:	4770      	bx	lr
 8000874:	ea94 0f0c 	teq	r4, ip
 8000878:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800087c:	bf18      	it	ne
 800087e:	ea95 0f0c 	teqne	r5, ip
 8000882:	d00c      	beq.n	800089e <__aeabi_dmul+0x206>
 8000884:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000888:	bf18      	it	ne
 800088a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800088e:	d1d1      	bne.n	8000834 <__aeabi_dmul+0x19c>
 8000890:	ea81 0103 	eor.w	r1, r1, r3
 8000894:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000898:	f04f 0000 	mov.w	r0, #0
 800089c:	bd70      	pop	{r4, r5, r6, pc}
 800089e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008a2:	bf06      	itte	eq
 80008a4:	4610      	moveq	r0, r2
 80008a6:	4619      	moveq	r1, r3
 80008a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ac:	d019      	beq.n	80008e2 <__aeabi_dmul+0x24a>
 80008ae:	ea94 0f0c 	teq	r4, ip
 80008b2:	d102      	bne.n	80008ba <__aeabi_dmul+0x222>
 80008b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008b8:	d113      	bne.n	80008e2 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	d105      	bne.n	80008cc <__aeabi_dmul+0x234>
 80008c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008c4:	bf1c      	itt	ne
 80008c6:	4610      	movne	r0, r2
 80008c8:	4619      	movne	r1, r3
 80008ca:	d10a      	bne.n	80008e2 <__aeabi_dmul+0x24a>
 80008cc:	ea81 0103 	eor.w	r1, r1, r3
 80008d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008dc:	f04f 0000 	mov.w	r0, #0
 80008e0:	bd70      	pop	{r4, r5, r6, pc}
 80008e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ea:	bd70      	pop	{r4, r5, r6, pc}

080008ec <__aeabi_ddiv>:
 80008ec:	b570      	push	{r4, r5, r6, lr}
 80008ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008fa:	bf1d      	ittte	ne
 80008fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000900:	ea94 0f0c 	teqne	r4, ip
 8000904:	ea95 0f0c 	teqne	r5, ip
 8000908:	f000 f8a7 	bleq	8000a5a <__aeabi_ddiv+0x16e>
 800090c:	eba4 0405 	sub.w	r4, r4, r5
 8000910:	ea81 0e03 	eor.w	lr, r1, r3
 8000914:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000918:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800091c:	f000 8088 	beq.w	8000a30 <__aeabi_ddiv+0x144>
 8000920:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000924:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000928:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800092c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000930:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000934:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000938:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800093c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000940:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000944:	429d      	cmp	r5, r3
 8000946:	bf08      	it	eq
 8000948:	4296      	cmpeq	r6, r2
 800094a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800094e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000952:	d202      	bcs.n	800095a <__aeabi_ddiv+0x6e>
 8000954:	085b      	lsrs	r3, r3, #1
 8000956:	ea4f 0232 	mov.w	r2, r2, rrx
 800095a:	1ab6      	subs	r6, r6, r2
 800095c:	eb65 0503 	sbc.w	r5, r5, r3
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800096a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000998:	085b      	lsrs	r3, r3, #1
 800099a:	ea4f 0232 	mov.w	r2, r2, rrx
 800099e:	ebb6 0e02 	subs.w	lr, r6, r2
 80009a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009a6:	bf22      	ittt	cs
 80009a8:	1ab6      	subcs	r6, r6, r2
 80009aa:	4675      	movcs	r5, lr
 80009ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009be:	bf22      	ittt	cs
 80009c0:	1ab6      	subcs	r6, r6, r2
 80009c2:	4675      	movcs	r5, lr
 80009c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009cc:	d018      	beq.n	8000a00 <__aeabi_ddiv+0x114>
 80009ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ea:	d1c0      	bne.n	800096e <__aeabi_ddiv+0x82>
 80009ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009f0:	d10b      	bne.n	8000a0a <__aeabi_ddiv+0x11e>
 80009f2:	ea41 0100 	orr.w	r1, r1, r0
 80009f6:	f04f 0000 	mov.w	r0, #0
 80009fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009fe:	e7b6      	b.n	800096e <__aeabi_ddiv+0x82>
 8000a00:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a04:	bf04      	itt	eq
 8000a06:	4301      	orreq	r1, r0
 8000a08:	2000      	moveq	r0, #0
 8000a0a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a0e:	bf88      	it	hi
 8000a10:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a14:	f63f aeaf 	bhi.w	8000776 <__aeabi_dmul+0xde>
 8000a18:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a1c:	bf04      	itt	eq
 8000a1e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a22:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a26:	f150 0000 	adcs.w	r0, r0, #0
 8000a2a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a2e:	bd70      	pop	{r4, r5, r6, pc}
 8000a30:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a34:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a38:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a3c:	bfc2      	ittt	gt
 8000a3e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a42:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a46:	bd70      	popgt	{r4, r5, r6, pc}
 8000a48:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a4c:	f04f 0e00 	mov.w	lr, #0
 8000a50:	3c01      	subs	r4, #1
 8000a52:	e690      	b.n	8000776 <__aeabi_dmul+0xde>
 8000a54:	ea45 0e06 	orr.w	lr, r5, r6
 8000a58:	e68d      	b.n	8000776 <__aeabi_dmul+0xde>
 8000a5a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a5e:	ea94 0f0c 	teq	r4, ip
 8000a62:	bf08      	it	eq
 8000a64:	ea95 0f0c 	teqeq	r5, ip
 8000a68:	f43f af3b 	beq.w	80008e2 <__aeabi_dmul+0x24a>
 8000a6c:	ea94 0f0c 	teq	r4, ip
 8000a70:	d10a      	bne.n	8000a88 <__aeabi_ddiv+0x19c>
 8000a72:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a76:	f47f af34 	bne.w	80008e2 <__aeabi_dmul+0x24a>
 8000a7a:	ea95 0f0c 	teq	r5, ip
 8000a7e:	f47f af25 	bne.w	80008cc <__aeabi_dmul+0x234>
 8000a82:	4610      	mov	r0, r2
 8000a84:	4619      	mov	r1, r3
 8000a86:	e72c      	b.n	80008e2 <__aeabi_dmul+0x24a>
 8000a88:	ea95 0f0c 	teq	r5, ip
 8000a8c:	d106      	bne.n	8000a9c <__aeabi_ddiv+0x1b0>
 8000a8e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a92:	f43f aefd 	beq.w	8000890 <__aeabi_dmul+0x1f8>
 8000a96:	4610      	mov	r0, r2
 8000a98:	4619      	mov	r1, r3
 8000a9a:	e722      	b.n	80008e2 <__aeabi_dmul+0x24a>
 8000a9c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000aa6:	f47f aec5 	bne.w	8000834 <__aeabi_dmul+0x19c>
 8000aaa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000aae:	f47f af0d 	bne.w	80008cc <__aeabi_dmul+0x234>
 8000ab2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ab6:	f47f aeeb 	bne.w	8000890 <__aeabi_dmul+0x1f8>
 8000aba:	e712      	b.n	80008e2 <__aeabi_dmul+0x24a>

08000abc <__gedf2>:
 8000abc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000ac0:	e006      	b.n	8000ad0 <__cmpdf2+0x4>
 8000ac2:	bf00      	nop

08000ac4 <__ledf2>:
 8000ac4:	f04f 0c01 	mov.w	ip, #1
 8000ac8:	e002      	b.n	8000ad0 <__cmpdf2+0x4>
 8000aca:	bf00      	nop

08000acc <__cmpdf2>:
 8000acc:	f04f 0c01 	mov.w	ip, #1
 8000ad0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ad4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae0:	bf18      	it	ne
 8000ae2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ae6:	d01b      	beq.n	8000b20 <__cmpdf2+0x54>
 8000ae8:	b001      	add	sp, #4
 8000aea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aee:	bf0c      	ite	eq
 8000af0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000af4:	ea91 0f03 	teqne	r1, r3
 8000af8:	bf02      	ittt	eq
 8000afa:	ea90 0f02 	teqeq	r0, r2
 8000afe:	2000      	moveq	r0, #0
 8000b00:	4770      	bxeq	lr
 8000b02:	f110 0f00 	cmn.w	r0, #0
 8000b06:	ea91 0f03 	teq	r1, r3
 8000b0a:	bf58      	it	pl
 8000b0c:	4299      	cmppl	r1, r3
 8000b0e:	bf08      	it	eq
 8000b10:	4290      	cmpeq	r0, r2
 8000b12:	bf2c      	ite	cs
 8000b14:	17d8      	asrcs	r0, r3, #31
 8000b16:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b1a:	f040 0001 	orr.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b28:	d102      	bne.n	8000b30 <__cmpdf2+0x64>
 8000b2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2e:	d107      	bne.n	8000b40 <__cmpdf2+0x74>
 8000b30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b38:	d1d6      	bne.n	8000ae8 <__cmpdf2+0x1c>
 8000b3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3e:	d0d3      	beq.n	8000ae8 <__cmpdf2+0x1c>
 8000b40:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop

08000b48 <__aeabi_cdrcmple>:
 8000b48:	4684      	mov	ip, r0
 8000b4a:	4610      	mov	r0, r2
 8000b4c:	4662      	mov	r2, ip
 8000b4e:	468c      	mov	ip, r1
 8000b50:	4619      	mov	r1, r3
 8000b52:	4663      	mov	r3, ip
 8000b54:	e000      	b.n	8000b58 <__aeabi_cdcmpeq>
 8000b56:	bf00      	nop

08000b58 <__aeabi_cdcmpeq>:
 8000b58:	b501      	push	{r0, lr}
 8000b5a:	f7ff ffb7 	bl	8000acc <__cmpdf2>
 8000b5e:	2800      	cmp	r0, #0
 8000b60:	bf48      	it	mi
 8000b62:	f110 0f00 	cmnmi.w	r0, #0
 8000b66:	bd01      	pop	{r0, pc}

08000b68 <__aeabi_dcmpeq>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff fff4 	bl	8000b58 <__aeabi_cdcmpeq>
 8000b70:	bf0c      	ite	eq
 8000b72:	2001      	moveq	r0, #1
 8000b74:	2000      	movne	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmplt>:
 8000b7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b80:	f7ff ffea 	bl	8000b58 <__aeabi_cdcmpeq>
 8000b84:	bf34      	ite	cc
 8000b86:	2001      	movcc	r0, #1
 8000b88:	2000      	movcs	r0, #0
 8000b8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8e:	bf00      	nop

08000b90 <__aeabi_dcmple>:
 8000b90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b94:	f7ff ffe0 	bl	8000b58 <__aeabi_cdcmpeq>
 8000b98:	bf94      	ite	ls
 8000b9a:	2001      	movls	r0, #1
 8000b9c:	2000      	movhi	r0, #0
 8000b9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_dcmpge>:
 8000ba4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ba8:	f7ff ffce 	bl	8000b48 <__aeabi_cdrcmple>
 8000bac:	bf94      	ite	ls
 8000bae:	2001      	movls	r0, #1
 8000bb0:	2000      	movhi	r0, #0
 8000bb2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_dcmpgt>:
 8000bb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bbc:	f7ff ffc4 	bl	8000b48 <__aeabi_cdrcmple>
 8000bc0:	bf34      	ite	cc
 8000bc2:	2001      	movcc	r0, #1
 8000bc4:	2000      	movcs	r0, #0
 8000bc6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bca:	bf00      	nop

08000bcc <__aeabi_dcmpun>:
 8000bcc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000bd0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bd4:	d102      	bne.n	8000bdc <__aeabi_dcmpun+0x10>
 8000bd6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bda:	d10a      	bne.n	8000bf2 <__aeabi_dcmpun+0x26>
 8000bdc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000be0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000be4:	d102      	bne.n	8000bec <__aeabi_dcmpun+0x20>
 8000be6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_dcmpun+0x26>
 8000bec:	f04f 0000 	mov.w	r0, #0
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0001 	mov.w	r0, #1
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2iz>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d215      	bcs.n	8000c2e <__aeabi_d2iz+0x36>
 8000c02:	d511      	bpl.n	8000c28 <__aeabi_d2iz+0x30>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d912      	bls.n	8000c34 <__aeabi_d2iz+0x3c>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c1e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c22:	bf18      	it	ne
 8000c24:	4240      	negne	r0, r0
 8000c26:	4770      	bx	lr
 8000c28:	f04f 0000 	mov.w	r0, #0
 8000c2c:	4770      	bx	lr
 8000c2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c32:	d105      	bne.n	8000c40 <__aeabi_d2iz+0x48>
 8000c34:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	bf08      	it	eq
 8000c3a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_d2uiz>:
 8000c48:	004a      	lsls	r2, r1, #1
 8000c4a:	d211      	bcs.n	8000c70 <__aeabi_d2uiz+0x28>
 8000c4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c50:	d211      	bcs.n	8000c76 <__aeabi_d2uiz+0x2e>
 8000c52:	d50d      	bpl.n	8000c70 <__aeabi_d2uiz+0x28>
 8000c54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c5c:	d40e      	bmi.n	8000c7c <__aeabi_d2uiz+0x34>
 8000c5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c6e:	4770      	bx	lr
 8000c70:	f04f 0000 	mov.w	r0, #0
 8000c74:	4770      	bx	lr
 8000c76:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c7a:	d102      	bne.n	8000c82 <__aeabi_d2uiz+0x3a>
 8000c7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c80:	4770      	bx	lr
 8000c82:	f04f 0000 	mov.w	r0, #0
 8000c86:	4770      	bx	lr

08000c88 <__aeabi_d2f>:
 8000c88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c90:	bf24      	itt	cs
 8000c92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c9a:	d90d      	bls.n	8000cb8 <__aeabi_d2f+0x30>
 8000c9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ca0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ca4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ca8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000cac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cb0:	bf08      	it	eq
 8000cb2:	f020 0001 	biceq.w	r0, r0, #1
 8000cb6:	4770      	bx	lr
 8000cb8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000cbc:	d121      	bne.n	8000d02 <__aeabi_d2f+0x7a>
 8000cbe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000cc2:	bfbc      	itt	lt
 8000cc4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000cc8:	4770      	bxlt	lr
 8000cca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000cce:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cd2:	f1c2 0218 	rsb	r2, r2, #24
 8000cd6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cda:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cde:	fa20 f002 	lsr.w	r0, r0, r2
 8000ce2:	bf18      	it	ne
 8000ce4:	f040 0001 	orrne.w	r0, r0, #1
 8000ce8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cf0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cf4:	ea40 000c 	orr.w	r0, r0, ip
 8000cf8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cfc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d00:	e7cc      	b.n	8000c9c <__aeabi_d2f+0x14>
 8000d02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d06:	d107      	bne.n	8000d18 <__aeabi_d2f+0x90>
 8000d08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d0c:	bf1e      	ittt	ne
 8000d0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d16:	4770      	bxne	lr
 8000d18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000d1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop

08000d28 <Kalmanfilter>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int Kalmanfilter(float* InputArray, float* OutputArray, kalman_state* kstate, int Length) {
 8000d28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d2c:	b0ac      	sub	sp, #176	; 0xb0
 8000d2e:	af02      	add	r7, sp, #8
 8000d30:	60f8      	str	r0, [r7, #12]
 8000d32:	60b9      	str	r1, [r7, #8]
 8000d34:	607a      	str	r2, [r7, #4]
 8000d36:	603b      	str	r3, [r7, #0]
	/*------------------------------------------------------------------------------------------
	 * Generating outputs with assembly + calculating with C------------------------------------
	 ------------------------------------------------------------------------------------------*/
	int result;
	// Create the output array with the assembly function
	clock_t start = clock(); //Measure time
 8000d38:	f002 fd54 	bl	80037e4 <clock>
 8000d3c:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	for(int position = 0; position < Length; position++){
 8000d40:	2300      	movs	r3, #0
 8000d42:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8000d46:	e01a      	b.n	8000d7e <Kalmanfilter+0x56>
		result = kalmanASS(kstate, InputArray[position]);
 8000d48:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000d4c:	009b      	lsls	r3, r3, #2
 8000d4e:	68fa      	ldr	r2, [r7, #12]
 8000d50:	4413      	add	r3, r2
 8000d52:	edd3 7a00 	vldr	s15, [r3]
 8000d56:	eeb0 0a67 	vmov.f32	s0, s15
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f7ff fa50 	bl	8000200 <kalmanASS>
 8000d60:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
        OutputArray[position] = kstate->x;
 8000d64:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000d68:	009b      	lsls	r3, r3, #2
 8000d6a:	68ba      	ldr	r2, [r7, #8]
 8000d6c:	4413      	add	r3, r2
 8000d6e:	687a      	ldr	r2, [r7, #4]
 8000d70:	6892      	ldr	r2, [r2, #8]
 8000d72:	601a      	str	r2, [r3, #0]
	for(int position = 0; position < Length; position++){
 8000d74:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000d78:	3301      	adds	r3, #1
 8000d7a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8000d7e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	429a      	cmp	r2, r3
 8000d86:	dbdf      	blt.n	8000d48 <Kalmanfilter+0x20>
    }

	if (result == -1) {
 8000d88:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000d8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000d90:	d102      	bne.n	8000d98 <Kalmanfilter+0x70>
		return result;
 8000d92:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000d96:	e26e      	b.n	8001276 <Kalmanfilter+0x54e>
	}

	 // Subtraction
	float differences1[Length];
 8000d98:	6838      	ldr	r0, [r7, #0]
 8000d9a:	466b      	mov	r3, sp
 8000d9c:	461d      	mov	r5, r3
 8000d9e:	1e43      	subs	r3, r0, #1
 8000da0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8000da4:	4603      	mov	r3, r0
 8000da6:	4619      	mov	r1, r3
 8000da8:	f04f 0200 	mov.w	r2, #0
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	f04f 0400 	mov.w	r4, #0
 8000db4:	0154      	lsls	r4, r2, #5
 8000db6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000dba:	014b      	lsls	r3, r1, #5
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	f04f 0200 	mov.w	r2, #0
 8000dc4:	f04f 0300 	mov.w	r3, #0
 8000dc8:	f04f 0400 	mov.w	r4, #0
 8000dcc:	0154      	lsls	r4, r2, #5
 8000dce:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000dd2:	014b      	lsls	r3, r1, #5
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	3303      	adds	r3, #3
 8000dda:	3307      	adds	r3, #7
 8000ddc:	08db      	lsrs	r3, r3, #3
 8000dde:	00db      	lsls	r3, r3, #3
 8000de0:	ebad 0d03 	sub.w	sp, sp, r3
 8000de4:	ab02      	add	r3, sp, #8
 8000de6:	3303      	adds	r3, #3
 8000de8:	089b      	lsrs	r3, r3, #2
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	subtraction(differences1, InputArray, OutputArray, Length);
 8000df0:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	68ba      	ldr	r2, [r7, #8]
 8000df8:	68f9      	ldr	r1, [r7, #12]
 8000dfa:	f000 faba 	bl	8001372 <subtraction>

	// Standard Deviation
	float standardDeviationValue1;
	standardDeviationValue1 = standardDeviation(differences1, Length);
 8000dfe:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000e02:	683a      	ldr	r2, [r7, #0]
 8000e04:	ee07 2a90 	vmov	s15, r2
 8000e08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e0c:	eeb0 0a67 	vmov.f32	s0, s15
 8000e10:	4618      	mov	r0, r3
 8000e12:	f000 fae8 	bl	80013e6 <standardDeviation>
 8000e16:	ed87 0a26 	vstr	s0, [r7, #152]	; 0x98

    // Correlation Vector
    float correlationArray1[Length];
 8000e1a:	6838      	ldr	r0, [r7, #0]
 8000e1c:	1e43      	subs	r3, r0, #1
 8000e1e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8000e22:	4603      	mov	r3, r0
 8000e24:	4619      	mov	r1, r3
 8000e26:	f04f 0200 	mov.w	r2, #0
 8000e2a:	f04f 0300 	mov.w	r3, #0
 8000e2e:	f04f 0400 	mov.w	r4, #0
 8000e32:	0154      	lsls	r4, r2, #5
 8000e34:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000e38:	014b      	lsls	r3, r1, #5
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	f04f 0200 	mov.w	r2, #0
 8000e42:	f04f 0300 	mov.w	r3, #0
 8000e46:	f04f 0400 	mov.w	r4, #0
 8000e4a:	0154      	lsls	r4, r2, #5
 8000e4c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000e50:	014b      	lsls	r3, r1, #5
 8000e52:	4603      	mov	r3, r0
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	3303      	adds	r3, #3
 8000e58:	3307      	adds	r3, #7
 8000e5a:	08db      	lsrs	r3, r3, #3
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	ebad 0d03 	sub.w	sp, sp, r3
 8000e62:	ab02      	add	r3, sp, #8
 8000e64:	3303      	adds	r3, #3
 8000e66:	089b      	lsrs	r3, r3, #2
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    correlation(correlationArray1, InputArray, OutputArray, Length);
 8000e6e:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	68ba      	ldr	r2, [r7, #8]
 8000e76:	68f9      	ldr	r1, [r7, #12]
 8000e78:	f000 faf6 	bl	8001468 <correlation>

    // Convolution Vector
    float convolutionArray1[Length];
 8000e7c:	6838      	ldr	r0, [r7, #0]
 8000e7e:	1e43      	subs	r3, r0, #1
 8000e80:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8000e84:	4603      	mov	r3, r0
 8000e86:	4619      	mov	r1, r3
 8000e88:	f04f 0200 	mov.w	r2, #0
 8000e8c:	f04f 0300 	mov.w	r3, #0
 8000e90:	f04f 0400 	mov.w	r4, #0
 8000e94:	0154      	lsls	r4, r2, #5
 8000e96:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000e9a:	014b      	lsls	r3, r1, #5
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	f04f 0200 	mov.w	r2, #0
 8000ea4:	f04f 0300 	mov.w	r3, #0
 8000ea8:	f04f 0400 	mov.w	r4, #0
 8000eac:	0154      	lsls	r4, r2, #5
 8000eae:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000eb2:	014b      	lsls	r3, r1, #5
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	009b      	lsls	r3, r3, #2
 8000eb8:	3303      	adds	r3, #3
 8000eba:	3307      	adds	r3, #7
 8000ebc:	08db      	lsrs	r3, r3, #3
 8000ebe:	00db      	lsls	r3, r3, #3
 8000ec0:	ebad 0d03 	sub.w	sp, sp, r3
 8000ec4:	ab02      	add	r3, sp, #8
 8000ec6:	3303      	adds	r3, #3
 8000ec8:	089b      	lsrs	r3, r3, #2
 8000eca:	009b      	lsls	r3, r3, #2
 8000ecc:	67bb      	str	r3, [r7, #120]	; 0x78
    convolution(convolutionArray1, InputArray, OutputArray, Length);
 8000ece:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	68ba      	ldr	r2, [r7, #8]
 8000ed4:	68f9      	ldr	r1, [r7, #12]
 8000ed6:	f000 fb02 	bl	80014de <convolution>

	clock_t end = clock(); //Measure time
 8000eda:	f002 fc83 	bl	80037e4 <clock>
 8000ede:	6778      	str	r0, [r7, #116]	; 0x74
	double time_spent1 = ((double)(end - start))/(double)CLOCKS_PER_SEC;
 8000ee0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8000ee2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000ee6:	1ad3      	subs	r3, r2, r3
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f7ff fb5b 	bl	80005a4 <__aeabi_ui2d>
 8000eee:	f04f 0200 	mov.w	r2, #0
 8000ef2:	4b72      	ldr	r3, [pc, #456]	; (80010bc <Kalmanfilter+0x394>)
 8000ef4:	f7ff fcfa 	bl	80008ec <__aeabi_ddiv>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	460c      	mov	r4, r1
 8000efc:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68

	/*------------------------------------------------------------------------------------------
	 * Generating outputs with C + calculating with C-------------------------------------------
	 -------------------------------------------------------------------------------------------*/
	// Create the output array with the assembly function
	start = clock(); //Measure time
 8000f00:	f002 fc70 	bl	80037e4 <clock>
 8000f04:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	for(int position = 0; position < Length; position++){
 8000f08:	2300      	movs	r3, #0
 8000f0a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000f0c:	e016      	b.n	8000f3c <Kalmanfilter+0x214>
		result = kalmanC(kstate, InputArray[position]);
 8000f0e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f10:	009b      	lsls	r3, r3, #2
 8000f12:	68fa      	ldr	r2, [r7, #12]
 8000f14:	4413      	add	r3, r2
 8000f16:	edd3 7a00 	vldr	s15, [r3]
 8000f1a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f000 f9b0 	bl	8001284 <kalmanC>
 8000f24:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		OutputArray[position] = kstate->x;
 8000f28:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	68ba      	ldr	r2, [r7, #8]
 8000f2e:	4413      	add	r3, r2
 8000f30:	687a      	ldr	r2, [r7, #4]
 8000f32:	6892      	ldr	r2, [r2, #8]
 8000f34:	601a      	str	r2, [r3, #0]
	for(int position = 0; position < Length; position++){
 8000f36:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000f38:	3301      	adds	r3, #1
 8000f3a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000f3c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	dbe4      	blt.n	8000f0e <Kalmanfilter+0x1e6>
	}

	if (result == -1) {
 8000f44:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000f48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000f4c:	d102      	bne.n	8000f54 <Kalmanfilter+0x22c>
		return result;
 8000f4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000f52:	e18f      	b.n	8001274 <Kalmanfilter+0x54c>
	}

	 // Subtraction
	float differences2[Length];
 8000f54:	6838      	ldr	r0, [r7, #0]
 8000f56:	466b      	mov	r3, sp
 8000f58:	461e      	mov	r6, r3
 8000f5a:	1e43      	subs	r3, r0, #1
 8000f5c:	667b      	str	r3, [r7, #100]	; 0x64
 8000f5e:	4603      	mov	r3, r0
 8000f60:	4619      	mov	r1, r3
 8000f62:	f04f 0200 	mov.w	r2, #0
 8000f66:	f04f 0300 	mov.w	r3, #0
 8000f6a:	f04f 0400 	mov.w	r4, #0
 8000f6e:	0154      	lsls	r4, r2, #5
 8000f70:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000f74:	014b      	lsls	r3, r1, #5
 8000f76:	4603      	mov	r3, r0
 8000f78:	4619      	mov	r1, r3
 8000f7a:	f04f 0200 	mov.w	r2, #0
 8000f7e:	f04f 0300 	mov.w	r3, #0
 8000f82:	f04f 0400 	mov.w	r4, #0
 8000f86:	0154      	lsls	r4, r2, #5
 8000f88:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000f8c:	014b      	lsls	r3, r1, #5
 8000f8e:	4603      	mov	r3, r0
 8000f90:	009b      	lsls	r3, r3, #2
 8000f92:	3303      	adds	r3, #3
 8000f94:	3307      	adds	r3, #7
 8000f96:	08db      	lsrs	r3, r3, #3
 8000f98:	00db      	lsls	r3, r3, #3
 8000f9a:	ebad 0d03 	sub.w	sp, sp, r3
 8000f9e:	ab02      	add	r3, sp, #8
 8000fa0:	3303      	adds	r3, #3
 8000fa2:	089b      	lsrs	r3, r3, #2
 8000fa4:	009b      	lsls	r3, r3, #2
 8000fa6:	663b      	str	r3, [r7, #96]	; 0x60
	subtraction(differences2, InputArray, OutputArray, Length);
 8000fa8:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	68ba      	ldr	r2, [r7, #8]
 8000fae:	68f9      	ldr	r1, [r7, #12]
 8000fb0:	f000 f9df 	bl	8001372 <subtraction>

	// Standard Deviation
	float standardDeviationValue2;
	standardDeviationValue2 = standardDeviation(differences2, Length);
 8000fb4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	ee07 2a90 	vmov	s15, r2
 8000fbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fc0:	eeb0 0a67 	vmov.f32	s0, s15
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f000 fa0e 	bl	80013e6 <standardDeviation>
 8000fca:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c

	// Correlation
	float correlationArray2[Length];
 8000fce:	6838      	ldr	r0, [r7, #0]
 8000fd0:	1e43      	subs	r3, r0, #1
 8000fd2:	65bb      	str	r3, [r7, #88]	; 0x58
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	f04f 0200 	mov.w	r2, #0
 8000fdc:	f04f 0300 	mov.w	r3, #0
 8000fe0:	f04f 0400 	mov.w	r4, #0
 8000fe4:	0154      	lsls	r4, r2, #5
 8000fe6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000fea:	014b      	lsls	r3, r1, #5
 8000fec:	4603      	mov	r3, r0
 8000fee:	4619      	mov	r1, r3
 8000ff0:	f04f 0200 	mov.w	r2, #0
 8000ff4:	f04f 0300 	mov.w	r3, #0
 8000ff8:	f04f 0400 	mov.w	r4, #0
 8000ffc:	0154      	lsls	r4, r2, #5
 8000ffe:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001002:	014b      	lsls	r3, r1, #5
 8001004:	4603      	mov	r3, r0
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	3303      	adds	r3, #3
 800100a:	3307      	adds	r3, #7
 800100c:	08db      	lsrs	r3, r3, #3
 800100e:	00db      	lsls	r3, r3, #3
 8001010:	ebad 0d03 	sub.w	sp, sp, r3
 8001014:	ab02      	add	r3, sp, #8
 8001016:	3303      	adds	r3, #3
 8001018:	089b      	lsrs	r3, r3, #2
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	657b      	str	r3, [r7, #84]	; 0x54
	correlation(correlationArray2, InputArray, OutputArray, Length);
 800101e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	68ba      	ldr	r2, [r7, #8]
 8001024:	68f9      	ldr	r1, [r7, #12]
 8001026:	f000 fa1f 	bl	8001468 <correlation>

    // Convolution Vector
    float convolutionArray2[Length];
 800102a:	6838      	ldr	r0, [r7, #0]
 800102c:	1e43      	subs	r3, r0, #1
 800102e:	653b      	str	r3, [r7, #80]	; 0x50
 8001030:	4603      	mov	r3, r0
 8001032:	4619      	mov	r1, r3
 8001034:	f04f 0200 	mov.w	r2, #0
 8001038:	f04f 0300 	mov.w	r3, #0
 800103c:	f04f 0400 	mov.w	r4, #0
 8001040:	0154      	lsls	r4, r2, #5
 8001042:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001046:	014b      	lsls	r3, r1, #5
 8001048:	4603      	mov	r3, r0
 800104a:	4619      	mov	r1, r3
 800104c:	f04f 0200 	mov.w	r2, #0
 8001050:	f04f 0300 	mov.w	r3, #0
 8001054:	f04f 0400 	mov.w	r4, #0
 8001058:	0154      	lsls	r4, r2, #5
 800105a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800105e:	014b      	lsls	r3, r1, #5
 8001060:	4603      	mov	r3, r0
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	3303      	adds	r3, #3
 8001066:	3307      	adds	r3, #7
 8001068:	08db      	lsrs	r3, r3, #3
 800106a:	00db      	lsls	r3, r3, #3
 800106c:	ebad 0d03 	sub.w	sp, sp, r3
 8001070:	ab02      	add	r3, sp, #8
 8001072:	3303      	adds	r3, #3
 8001074:	089b      	lsrs	r3, r3, #2
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	64fb      	str	r3, [r7, #76]	; 0x4c
    convolution(convolutionArray2, InputArray, OutputArray, Length);
 800107a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	68ba      	ldr	r2, [r7, #8]
 8001080:	68f9      	ldr	r1, [r7, #12]
 8001082:	f000 fa2c 	bl	80014de <convolution>

	end = clock(); //Measure time
 8001086:	f002 fbad 	bl	80037e4 <clock>
 800108a:	6778      	str	r0, [r7, #116]	; 0x74
	double time_spent2 = ((double)(end - start))/(double)CLOCKS_PER_SEC;
 800108c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800108e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff fa85 	bl	80005a4 <__aeabi_ui2d>
 800109a:	f04f 0200 	mov.w	r2, #0
 800109e:	4b07      	ldr	r3, [pc, #28]	; (80010bc <Kalmanfilter+0x394>)
 80010a0:	f7ff fc24 	bl	80008ec <__aeabi_ddiv>
 80010a4:	4603      	mov	r3, r0
 80010a6:	460c      	mov	r4, r1
 80010a8:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

	/*------------------------------------------------------------------------------------------
	 * Generating outputs with assembly + calculating with CMSIS-DSP----------------------------
	 ------------------------------------------------------------------------------------------*/
	// Create the output array with the assembly function
	start = clock(); //Measure time
 80010ac:	f002 fb9a 	bl	80037e4 <clock>
 80010b0:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	for(int position = 0; position < Length; position++){
 80010b4:	2300      	movs	r3, #0
 80010b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80010ba:	e01b      	b.n	80010f4 <Kalmanfilter+0x3cc>
 80010bc:	40590000 	.word	0x40590000
		int result = kalmanASS(kstate, InputArray[position]);
 80010c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	68fa      	ldr	r2, [r7, #12]
 80010c8:	4413      	add	r3, r2
 80010ca:	edd3 7a00 	vldr	s15, [r3]
 80010ce:	eeb0 0a67 	vmov.f32	s0, s15
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff f894 	bl	8000200 <kalmanASS>
 80010d8:	61f8      	str	r0, [r7, #28]
		OutputArray[position] = kstate->x;
 80010da:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	68ba      	ldr	r2, [r7, #8]
 80010e2:	4413      	add	r3, r2
 80010e4:	687a      	ldr	r2, [r7, #4]
 80010e6:	6892      	ldr	r2, [r2, #8]
 80010e8:	601a      	str	r2, [r3, #0]
	for(int position = 0; position < Length; position++){
 80010ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80010ee:	3301      	adds	r3, #1
 80010f0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80010f4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	429a      	cmp	r2, r3
 80010fc:	dbe0      	blt.n	80010c0 <Kalmanfilter+0x398>
	}
	float differences3[Length];
 80010fe:	6838      	ldr	r0, [r7, #0]
 8001100:	466b      	mov	r3, sp
 8001102:	4698      	mov	r8, r3
 8001104:	1e43      	subs	r3, r0, #1
 8001106:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001108:	4603      	mov	r3, r0
 800110a:	4619      	mov	r1, r3
 800110c:	f04f 0200 	mov.w	r2, #0
 8001110:	f04f 0300 	mov.w	r3, #0
 8001114:	f04f 0400 	mov.w	r4, #0
 8001118:	0154      	lsls	r4, r2, #5
 800111a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800111e:	014b      	lsls	r3, r1, #5
 8001120:	4603      	mov	r3, r0
 8001122:	4619      	mov	r1, r3
 8001124:	f04f 0200 	mov.w	r2, #0
 8001128:	f04f 0300 	mov.w	r3, #0
 800112c:	f04f 0400 	mov.w	r4, #0
 8001130:	0154      	lsls	r4, r2, #5
 8001132:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001136:	014b      	lsls	r3, r1, #5
 8001138:	4603      	mov	r3, r0
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	3303      	adds	r3, #3
 800113e:	3307      	adds	r3, #7
 8001140:	08db      	lsrs	r3, r3, #3
 8001142:	00db      	lsls	r3, r3, #3
 8001144:	ebad 0d03 	sub.w	sp, sp, r3
 8001148:	ab02      	add	r3, sp, #8
 800114a:	3303      	adds	r3, #3
 800114c:	089b      	lsrs	r3, r3, #2
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	63bb      	str	r3, [r7, #56]	; 0x38

	//Subtraction
	arm_sub_f32(InputArray, OutputArray, differences3, Length);
 8001152:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	68b9      	ldr	r1, [r7, #8]
 8001158:	68f8      	ldr	r0, [r7, #12]
 800115a:	f002 fae5 	bl	8003728 <arm_sub_f32>

	//Mean
	float mean;
	arm_mean_f32(differences3, Length, &mean);
 800115e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001160:	6839      	ldr	r1, [r7, #0]
 8001162:	f107 0218 	add.w	r2, r7, #24
 8001166:	4618      	mov	r0, r3
 8001168:	f001 fd50 	bl	8002c0c <arm_mean_f32>

	//Standard Deviation
	float stddev;
	arm_std_f32(differences3, Length, &stddev);
 800116c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800116e:	6839      	ldr	r1, [r7, #0]
 8001170:	f107 0214 	add.w	r2, r7, #20
 8001174:	4618      	mov	r0, r3
 8001176:	f001 fcbf 	bl	8002af8 <arm_std_f32>

	//Correlation
	float corr[(2*Length - 1)];
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	1e58      	subs	r0, r3, #1
 8001180:	1e43      	subs	r3, r0, #1
 8001182:	637b      	str	r3, [r7, #52]	; 0x34
 8001184:	4603      	mov	r3, r0
 8001186:	4619      	mov	r1, r3
 8001188:	f04f 0200 	mov.w	r2, #0
 800118c:	f04f 0300 	mov.w	r3, #0
 8001190:	f04f 0400 	mov.w	r4, #0
 8001194:	0154      	lsls	r4, r2, #5
 8001196:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800119a:	014b      	lsls	r3, r1, #5
 800119c:	4603      	mov	r3, r0
 800119e:	4619      	mov	r1, r3
 80011a0:	f04f 0200 	mov.w	r2, #0
 80011a4:	f04f 0300 	mov.w	r3, #0
 80011a8:	f04f 0400 	mov.w	r4, #0
 80011ac:	0154      	lsls	r4, r2, #5
 80011ae:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80011b2:	014b      	lsls	r3, r1, #5
 80011b4:	4603      	mov	r3, r0
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	3303      	adds	r3, #3
 80011ba:	3307      	adds	r3, #7
 80011bc:	08db      	lsrs	r3, r3, #3
 80011be:	00db      	lsls	r3, r3, #3
 80011c0:	ebad 0d03 	sub.w	sp, sp, r3
 80011c4:	ab02      	add	r3, sp, #8
 80011c6:	3303      	adds	r3, #3
 80011c8:	089b      	lsrs	r3, r3, #2
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	633b      	str	r3, [r7, #48]	; 0x30
	arm_correlate_f32(InputArray, Length, OutputArray, Length, &corr);
 80011ce:	6839      	ldr	r1, [r7, #0]
 80011d0:	683a      	ldr	r2, [r7, #0]
 80011d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011d4:	9300      	str	r3, [sp, #0]
 80011d6:	4613      	mov	r3, r2
 80011d8:	68ba      	ldr	r2, [r7, #8]
 80011da:	68f8      	ldr	r0, [r7, #12]
 80011dc:	f001 fd54 	bl	8002c88 <arm_correlate_f32>

	//Convolution
	float conv[(2*Length - 1)];
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	005b      	lsls	r3, r3, #1
 80011e4:	1e58      	subs	r0, r3, #1
 80011e6:	1e43      	subs	r3, r0, #1
 80011e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011ea:	4603      	mov	r3, r0
 80011ec:	4619      	mov	r1, r3
 80011ee:	f04f 0200 	mov.w	r2, #0
 80011f2:	f04f 0300 	mov.w	r3, #0
 80011f6:	f04f 0400 	mov.w	r4, #0
 80011fa:	0154      	lsls	r4, r2, #5
 80011fc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001200:	014b      	lsls	r3, r1, #5
 8001202:	4603      	mov	r3, r0
 8001204:	4619      	mov	r1, r3
 8001206:	f04f 0200 	mov.w	r2, #0
 800120a:	f04f 0300 	mov.w	r3, #0
 800120e:	f04f 0400 	mov.w	r4, #0
 8001212:	0154      	lsls	r4, r2, #5
 8001214:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001218:	014b      	lsls	r3, r1, #5
 800121a:	4603      	mov	r3, r0
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	3303      	adds	r3, #3
 8001220:	3307      	adds	r3, #7
 8001222:	08db      	lsrs	r3, r3, #3
 8001224:	00db      	lsls	r3, r3, #3
 8001226:	ebad 0d03 	sub.w	sp, sp, r3
 800122a:	ab02      	add	r3, sp, #8
 800122c:	3303      	adds	r3, #3
 800122e:	089b      	lsrs	r3, r3, #2
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	62bb      	str	r3, [r7, #40]	; 0x28
	arm_conv_f32(InputArray, Length, OutputArray, Length, &conv);
 8001234:	6839      	ldr	r1, [r7, #0]
 8001236:	683a      	ldr	r2, [r7, #0]
 8001238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800123a:	9300      	str	r3, [sp, #0]
 800123c:	4613      	mov	r3, r2
 800123e:	68ba      	ldr	r2, [r7, #8]
 8001240:	68f8      	ldr	r0, [r7, #12]
 8001242:	f001 ffd7 	bl	80031f4 <arm_conv_f32>


	end = clock(); //Measure time
 8001246:	f002 facd 	bl	80037e4 <clock>
 800124a:	6778      	str	r0, [r7, #116]	; 0x74
	double time_spent3 = ((double)(end - start))/(double)CLOCKS_PER_SEC;
 800124c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800124e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001252:	1ad3      	subs	r3, r2, r3
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff f9a5 	bl	80005a4 <__aeabi_ui2d>
 800125a:	f04f 0200 	mov.w	r2, #0
 800125e:	4b08      	ldr	r3, [pc, #32]	; (8001280 <Kalmanfilter+0x558>)
 8001260:	f7ff fb44 	bl	80008ec <__aeabi_ddiv>
 8001264:	4603      	mov	r3, r0
 8001266:	460c      	mov	r4, r1
 8001268:	e9c7 3408 	strd	r3, r4, [r7, #32]
	//------------------------------------------------------------------------------------------

    return result;
 800126c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001270:	46c5      	mov	sp, r8
 8001272:	46b5      	mov	sp, r6
 8001274:	46ad      	mov	sp, r5
}
 8001276:	4618      	mov	r0, r3
 8001278:	37a8      	adds	r7, #168	; 0xa8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001280:	40590000 	.word	0x40590000

08001284 <kalmanC>:

int kalmanC(kalman_state* kstate, float measurement){
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	ed87 0a00 	vstr	s0, [r7]
	//Typical Kalman Filter update
	kstate->p = kstate->p + kstate->q;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	ed93 7a03 	vldr	s14, [r3, #12]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	edd3 7a00 	vldr	s15, [r3]
 800129c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	edc3 7a03 	vstr	s15, [r3, #12]
	kstate->k = kstate->p/(kstate->p + kstate->r);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	edd3 6a03 	vldr	s13, [r3, #12]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	ed93 7a03 	vldr	s14, [r3, #12]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	edd3 7a01 	vldr	s15, [r3, #4]
 80012b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	edc3 7a04 	vstr	s15, [r3, #16]
	kstate->x = kstate->x + kstate->k * (measurement - kstate->x);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	ed93 7a02 	vldr	s14, [r3, #8]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	edd3 6a04 	vldr	s13, [r3, #16]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	edd3 7a02 	vldr	s15, [r3, #8]
 80012d8:	ed97 6a00 	vldr	s12, [r7]
 80012dc:	ee76 7a67 	vsub.f32	s15, s12, s15
 80012e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	edc3 7a02 	vstr	s15, [r3, #8]
	kstate->p = (1 - kstate->k) * kstate->p;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	edd3 7a04 	vldr	s15, [r3, #16]
 80012f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	edd3 7a03 	vldr	s15, [r3, #12]
 8001302:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	edc3 7a03 	vstr	s15, [r3, #12]

	//Checking for NaN's
	if isnan(kstate->p) {
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001312:	eef4 7a67 	vcmp.f32	s15, s15
 8001316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800131a:	d702      	bvc.n	8001322 <kalmanC+0x9e>
		return -1;
 800131c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001320:	e021      	b.n	8001366 <kalmanC+0xe2>
	}
	else if isnan(kstate->k) {
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	edd3 7a04 	vldr	s15, [r3, #16]
 8001328:	eef4 7a67 	vcmp.f32	s15, s15
 800132c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001330:	d702      	bvc.n	8001338 <kalmanC+0xb4>
		return -1;
 8001332:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001336:	e016      	b.n	8001366 <kalmanC+0xe2>
	}
	else if isnan(kstate->x) {
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	edd3 7a02 	vldr	s15, [r3, #8]
 800133e:	eef4 7a67 	vcmp.f32	s15, s15
 8001342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001346:	d702      	bvc.n	800134e <kalmanC+0xca>
		return -1;
 8001348:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800134c:	e00b      	b.n	8001366 <kalmanC+0xe2>
	}
	else if isnan(kstate->r) {
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	edd3 7a01 	vldr	s15, [r3, #4]
 8001354:	eef4 7a67 	vcmp.f32	s15, s15
 8001358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135c:	d702      	bvc.n	8001364 <kalmanC+0xe0>
		return -1;
 800135e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001362:	e000      	b.n	8001366 <kalmanC+0xe2>
	}
	else {
		return 0;
 8001364:	2300      	movs	r3, #0
	}
}
 8001366:	4618      	mov	r0, r3
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr

08001372 <subtraction>:

float* subtraction(float* differences, float* InputArray, float* OutputArray ,int Length){
 8001372:	b590      	push	{r4, r7, lr}
 8001374:	b087      	sub	sp, #28
 8001376:	af00      	add	r7, sp, #0
 8001378:	60f8      	str	r0, [r7, #12]
 800137a:	60b9      	str	r1, [r7, #8]
 800137c:	607a      	str	r2, [r7, #4]
 800137e:	603b      	str	r3, [r7, #0]
    for(int position = 0; position < Length; position++){
 8001380:	2300      	movs	r3, #0
 8001382:	617b      	str	r3, [r7, #20]
 8001384:	e026      	b.n	80013d4 <subtraction+0x62>
        float difference = abs(InputArray[position] - OutputArray[position]);
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	68ba      	ldr	r2, [r7, #8]
 800138c:	4413      	add	r3, r2
 800138e:	ed93 7a00 	vldr	s14, [r3]
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	4413      	add	r3, r2
 800139a:	edd3 7a00 	vldr	s15, [r3]
 800139e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013a2:	ee17 0a90 	vmov	r0, s15
 80013a6:	f7ff f91f 	bl	80005e8 <__aeabi_f2d>
 80013aa:	4603      	mov	r3, r0
 80013ac:	460c      	mov	r4, r1
 80013ae:	ec44 3b10 	vmov	d0, r3, r4
 80013b2:	f002 fa13 	bl	80037dc <abs>
 80013b6:	ee07 0a90 	vmov	s15, r0
 80013ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013be:	edc7 7a04 	vstr	s15, [r7, #16]
        differences[position] = difference;
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	68fa      	ldr	r2, [r7, #12]
 80013c8:	4413      	add	r3, r2
 80013ca:	693a      	ldr	r2, [r7, #16]
 80013cc:	601a      	str	r2, [r3, #0]
    for(int position = 0; position < Length; position++){
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	3301      	adds	r3, #1
 80013d2:	617b      	str	r3, [r7, #20]
 80013d4:	697a      	ldr	r2, [r7, #20]
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	429a      	cmp	r2, r3
 80013da:	dbd4      	blt.n	8001386 <subtraction+0x14>
    }
    return differences;
 80013dc:	68fb      	ldr	r3, [r7, #12]
}
 80013de:	4618      	mov	r0, r3
 80013e0:	371c      	adds	r7, #28
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd90      	pop	{r4, r7, pc}

080013e6 <standardDeviation>:

float standardDeviation(float* differences, float Length){
 80013e6:	b590      	push	{r4, r7, lr}
 80013e8:	b087      	sub	sp, #28
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	6078      	str	r0, [r7, #4]
 80013ee:	ed87 0a00 	vstr	s0, [r7]
    float meanValue = mean(differences, Length);
 80013f2:	edd7 7a00 	vldr	s15, [r7]
 80013f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013fa:	ee17 1a90 	vmov	r1, s15
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f000 f8a5 	bl	800154e <mean>
 8001404:	ed87 0a05 	vstr	s0, [r7, #20]
    float sum = 0;
 8001408:	f04f 0300 	mov.w	r3, #0
 800140c:	613b      	str	r3, [r7, #16]
    sum = summation2(differences,Length, meanValue);
 800140e:	edd7 7a00 	vldr	s15, [r7]
 8001412:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001416:	ed97 0a05 	vldr	s0, [r7, #20]
 800141a:	ee17 1a90 	vmov	r1, s15
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f000 f8c6 	bl	80015b0 <summation2>
 8001424:	ed87 0a04 	vstr	s0, [r7, #16]
    float standardDeviation = sqrt(sum/Length);
 8001428:	ed97 7a04 	vldr	s14, [r7, #16]
 800142c:	edd7 7a00 	vldr	s15, [r7]
 8001430:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001434:	ee16 0a90 	vmov	r0, s13
 8001438:	f7ff f8d6 	bl	80005e8 <__aeabi_f2d>
 800143c:	4603      	mov	r3, r0
 800143e:	460c      	mov	r4, r1
 8001440:	ec44 3b10 	vmov	d0, r3, r4
 8001444:	f006 f8c0 	bl	80075c8 <sqrt>
 8001448:	ec54 3b10 	vmov	r3, r4, d0
 800144c:	4618      	mov	r0, r3
 800144e:	4621      	mov	r1, r4
 8001450:	f7ff fc1a 	bl	8000c88 <__aeabi_d2f>
 8001454:	4603      	mov	r3, r0
 8001456:	60fb      	str	r3, [r7, #12]
    return standardDeviation;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	ee07 3a90 	vmov	s15, r3
}
 800145e:	eeb0 0a67 	vmov.f32	s0, s15
 8001462:	371c      	adds	r7, #28
 8001464:	46bd      	mov	sp, r7
 8001466:	bd90      	pop	{r4, r7, pc}

08001468 <correlation>:

float correlation(float* correlationArray, float* InputArray, float* OutputArray, int Length){
 8001468:	b480      	push	{r7}
 800146a:	b087      	sub	sp, #28
 800146c:	af00      	add	r7, sp, #0
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	60b9      	str	r1, [r7, #8]
 8001472:	607a      	str	r2, [r7, #4]
 8001474:	603b      	str	r3, [r7, #0]
        sum4 += pow((OutputArray[position] - outputMean), 2);
        correlation = (sum1 * sum2) / sqrt(sum3 * sum4);
        correlationArray[position] = correlation;
    }*/

    float correlation = 0;
 8001476:	f04f 0300 	mov.w	r3, #0
 800147a:	617b      	str	r3, [r7, #20]
    for(int position = 0; position < Length; position++){
 800147c:	2300      	movs	r3, #0
 800147e:	613b      	str	r3, [r7, #16]
 8001480:	e01f      	b.n	80014c2 <correlation+0x5a>
    	correlation += InputArray[position]*OutputArray[(Length-1) - position];
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	009b      	lsls	r3, r3, #2
 8001486:	68ba      	ldr	r2, [r7, #8]
 8001488:	4413      	add	r3, r2
 800148a:	ed93 7a00 	vldr	s14, [r3]
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	1e5a      	subs	r2, r3, #1
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	687a      	ldr	r2, [r7, #4]
 800149a:	4413      	add	r3, r2
 800149c:	edd3 7a00 	vldr	s15, [r3]
 80014a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014a4:	ed97 7a05 	vldr	s14, [r7, #20]
 80014a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014ac:	edc7 7a05 	vstr	s15, [r7, #20]
        correlationArray[position] = correlation;
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	68fa      	ldr	r2, [r7, #12]
 80014b6:	4413      	add	r3, r2
 80014b8:	697a      	ldr	r2, [r7, #20]
 80014ba:	601a      	str	r2, [r3, #0]
    for(int position = 0; position < Length; position++){
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	3301      	adds	r3, #1
 80014c0:	613b      	str	r3, [r7, #16]
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	429a      	cmp	r2, r3
 80014c8:	dbdb      	blt.n	8001482 <correlation+0x1a>
    }
    return correlation;
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	ee07 3a90 	vmov	s15, r3
}
 80014d0:	eeb0 0a67 	vmov.f32	s0, s15
 80014d4:	371c      	adds	r7, #28
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr

080014de <convolution>:

float convolution(float* convolutionArray, float* InputArray, float* OutputArray, int Length){
 80014de:	b480      	push	{r7}
 80014e0:	b087      	sub	sp, #28
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	60f8      	str	r0, [r7, #12]
 80014e6:	60b9      	str	r1, [r7, #8]
 80014e8:	607a      	str	r2, [r7, #4]
 80014ea:	603b      	str	r3, [r7, #0]
    float convolution = 0;
 80014ec:	f04f 0300 	mov.w	r3, #0
 80014f0:	617b      	str	r3, [r7, #20]
    for(int position = 0; position < Length; position++){
 80014f2:	2300      	movs	r3, #0
 80014f4:	613b      	str	r3, [r7, #16]
 80014f6:	e01c      	b.n	8001532 <convolution+0x54>
        convolution += InputArray[position]*OutputArray[position];
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	68ba      	ldr	r2, [r7, #8]
 80014fe:	4413      	add	r3, r2
 8001500:	ed93 7a00 	vldr	s14, [r3]
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	4413      	add	r3, r2
 800150c:	edd3 7a00 	vldr	s15, [r3]
 8001510:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001514:	ed97 7a05 	vldr	s14, [r7, #20]
 8001518:	ee77 7a27 	vadd.f32	s15, s14, s15
 800151c:	edc7 7a05 	vstr	s15, [r7, #20]
        convolutionArray[position] = convolution;
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	68fa      	ldr	r2, [r7, #12]
 8001526:	4413      	add	r3, r2
 8001528:	697a      	ldr	r2, [r7, #20]
 800152a:	601a      	str	r2, [r3, #0]
    for(int position = 0; position < Length; position++){
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	3301      	adds	r3, #1
 8001530:	613b      	str	r3, [r7, #16]
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	429a      	cmp	r2, r3
 8001538:	dbde      	blt.n	80014f8 <convolution+0x1a>
    }
    return convolution;
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	ee07 3a90 	vmov	s15, r3
}
 8001540:	eeb0 0a67 	vmov.f32	s0, s15
 8001544:	371c      	adds	r7, #28
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr

0800154e <mean>:

float mean(float* array, int Length){
 800154e:	b480      	push	{r7}
 8001550:	b085      	sub	sp, #20
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]
 8001556:	6039      	str	r1, [r7, #0]
    float mean = 0;
 8001558:	f04f 0300 	mov.w	r3, #0
 800155c:	60fb      	str	r3, [r7, #12]
    for(int position = 0; position < Length; position++){
 800155e:	2300      	movs	r3, #0
 8001560:	60bb      	str	r3, [r7, #8]
 8001562:	e015      	b.n	8001590 <mean+0x42>
        mean += array[position]/Length;
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	009b      	lsls	r3, r3, #2
 8001568:	687a      	ldr	r2, [r7, #4]
 800156a:	4413      	add	r3, r2
 800156c:	edd3 6a00 	vldr	s13, [r3]
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	ee07 3a90 	vmov	s15, r3
 8001576:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800157a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800157e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001582:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001586:	edc7 7a03 	vstr	s15, [r7, #12]
    for(int position = 0; position < Length; position++){
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	3301      	adds	r3, #1
 800158e:	60bb      	str	r3, [r7, #8]
 8001590:	68ba      	ldr	r2, [r7, #8]
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	429a      	cmp	r2, r3
 8001596:	dbe5      	blt.n	8001564 <mean+0x16>
    }
    return mean;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	ee07 3a90 	vmov	s15, r3
}
 800159e:	eeb0 0a67 	vmov.f32	s0, s15
 80015a2:	3714      	adds	r7, #20
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr
 80015ac:	0000      	movs	r0, r0
	...

080015b0 <summation2>:
    for(int position = 0; position < Length; position++){
        sum += (array[position]-mean);
    }
    return sum;
};
float summation2(float* array, int Length, float mean){
 80015b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015b2:	b087      	sub	sp, #28
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	60f8      	str	r0, [r7, #12]
 80015b8:	60b9      	str	r1, [r7, #8]
 80015ba:	ed87 0a01 	vstr	s0, [r7, #4]
    float sum = 0;
 80015be:	f04f 0300 	mov.w	r3, #0
 80015c2:	617b      	str	r3, [r7, #20]
    for(int position = 0; position < Length; position++){
 80015c4:	2300      	movs	r3, #0
 80015c6:	613b      	str	r3, [r7, #16]
 80015c8:	e02d      	b.n	8001626 <summation2+0x76>
        sum += pow((array[position]-mean),2);
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	68fa      	ldr	r2, [r7, #12]
 80015d0:	4413      	add	r3, r2
 80015d2:	ed93 7a00 	vldr	s14, [r3]
 80015d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80015da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015de:	ee17 0a90 	vmov	r0, s15
 80015e2:	f7ff f801 	bl	80005e8 <__aeabi_f2d>
 80015e6:	4603      	mov	r3, r0
 80015e8:	460c      	mov	r4, r1
 80015ea:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8001640 <summation2+0x90>
 80015ee:	ec44 3b10 	vmov	d0, r3, r4
 80015f2:	f005 fe79 	bl	80072e8 <pow>
 80015f6:	ec56 5b10 	vmov	r5, r6, d0
 80015fa:	6978      	ldr	r0, [r7, #20]
 80015fc:	f7fe fff4 	bl	80005e8 <__aeabi_f2d>
 8001600:	4603      	mov	r3, r0
 8001602:	460c      	mov	r4, r1
 8001604:	461a      	mov	r2, r3
 8001606:	4623      	mov	r3, r4
 8001608:	4628      	mov	r0, r5
 800160a:	4631      	mov	r1, r6
 800160c:	f7fe fe8e 	bl	800032c <__adddf3>
 8001610:	4603      	mov	r3, r0
 8001612:	460c      	mov	r4, r1
 8001614:	4618      	mov	r0, r3
 8001616:	4621      	mov	r1, r4
 8001618:	f7ff fb36 	bl	8000c88 <__aeabi_d2f>
 800161c:	4603      	mov	r3, r0
 800161e:	617b      	str	r3, [r7, #20]
    for(int position = 0; position < Length; position++){
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	3301      	adds	r3, #1
 8001624:	613b      	str	r3, [r7, #16]
 8001626:	693a      	ldr	r2, [r7, #16]
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	429a      	cmp	r2, r3
 800162c:	dbcd      	blt.n	80015ca <summation2+0x1a>
    }
    return sum;
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	ee07 3a90 	vmov	s15, r3
};
 8001634:	eeb0 0a67 	vmov.f32	s0, s15
 8001638:	371c      	adds	r7, #28
 800163a:	46bd      	mov	sp, r7
 800163c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800163e:	bf00      	nop
 8001640:	00000000 	.word	0x00000000
 8001644:	40000000 	.word	0x40000000

08001648 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001648:	b5b0      	push	{r4, r5, r7, lr}
 800164a:	b0ee      	sub	sp, #440	; 0x1b8
 800164c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800164e:	f000 f996 	bl	800197e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001652:	f000 f84f 	bl	80016f4 <SystemClock_Config>





  kalman_state  kstate = { 0.1, 0.1, 5, 0.1, 0.0 };
 8001656:	4b25      	ldr	r3, [pc, #148]	; (80016ec <main+0xa4>)
 8001658:	f507 74ca 	add.w	r4, r7, #404	; 0x194
 800165c:	461d      	mov	r5, r3
 800165e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001660:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001662:	682b      	ldr	r3, [r5, #0]
 8001664:	6023      	str	r3, [r4, #0]
  float InputArray[] = TEST_ARRAY;
 8001666:	463b      	mov	r3, r7
 8001668:	4a21      	ldr	r2, [pc, #132]	; (80016f0 <main+0xa8>)
 800166a:	4618      	mov	r0, r3
 800166c:	4611      	mov	r1, r2
 800166e:	f44f 73ca 	mov.w	r3, #404	; 0x194
 8001672:	461a      	mov	r2, r3
 8001674:	f002 f8f4 	bl	8003860 <memcpy>
  int Length = (int)sizeof(InputArray)/sizeof(float);
 8001678:	2365      	movs	r3, #101	; 0x65
 800167a:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
  float OutputArray[Length];
 800167e:	f8d7 01b4 	ldr.w	r0, [r7, #436]	; 0x1b4
 8001682:	1e43      	subs	r3, r0, #1
 8001684:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 8001688:	4603      	mov	r3, r0
 800168a:	4619      	mov	r1, r3
 800168c:	f04f 0200 	mov.w	r2, #0
 8001690:	f04f 0300 	mov.w	r3, #0
 8001694:	f04f 0400 	mov.w	r4, #0
 8001698:	0154      	lsls	r4, r2, #5
 800169a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800169e:	014b      	lsls	r3, r1, #5
 80016a0:	4603      	mov	r3, r0
 80016a2:	4619      	mov	r1, r3
 80016a4:	f04f 0200 	mov.w	r2, #0
 80016a8:	f04f 0300 	mov.w	r3, #0
 80016ac:	f04f 0400 	mov.w	r4, #0
 80016b0:	0154      	lsls	r4, r2, #5
 80016b2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80016b6:	014b      	lsls	r3, r1, #5
 80016b8:	4603      	mov	r3, r0
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	3303      	adds	r3, #3
 80016be:	3307      	adds	r3, #7
 80016c0:	08db      	lsrs	r3, r3, #3
 80016c2:	00db      	lsls	r3, r3, #3
 80016c4:	ebad 0d03 	sub.w	sp, sp, r3
 80016c8:	466b      	mov	r3, sp
 80016ca:	3303      	adds	r3, #3
 80016cc:	089b      	lsrs	r3, r3, #2
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac

  int result = Kalmanfilter(InputArray, OutputArray, &kstate, Length);
 80016d4:	f8d7 11ac 	ldr.w	r1, [r7, #428]	; 0x1ac
 80016d8:	f507 72ca 	add.w	r2, r7, #404	; 0x194
 80016dc:	4638      	mov	r0, r7
 80016de:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80016e2:	f7ff fb21 	bl	8000d28 <Kalmanfilter>
 80016e6:	f8c7 01a8 	str.w	r0, [r7, #424]	; 0x1a8

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80016ea:	e7fe      	b.n	80016ea <main+0xa2>
 80016ec:	08008508 	.word	0x08008508
 80016f0:	0800851c 	.word	0x0800851c

080016f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b096      	sub	sp, #88	; 0x58
 80016f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016fa:	f107 0314 	add.w	r3, r7, #20
 80016fe:	2244      	movs	r2, #68	; 0x44
 8001700:	2100      	movs	r1, #0
 8001702:	4618      	mov	r0, r3
 8001704:	f002 f8b7 	bl	8003876 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001708:	463b      	mov	r3, r7
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	605a      	str	r2, [r3, #4]
 8001710:	609a      	str	r2, [r3, #8]
 8001712:	60da      	str	r2, [r3, #12]
 8001714:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001716:	2000      	movs	r0, #0
 8001718:	f000 faac 	bl	8001c74 <HAL_PWREx_ControlVoltageScaling>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8001722:	f000 f838 	bl	8001796 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001726:	2310      	movs	r3, #16
 8001728:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800172a:	2301      	movs	r3, #1
 800172c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800172e:	2300      	movs	r3, #0
 8001730:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001732:	2360      	movs	r3, #96	; 0x60
 8001734:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001736:	2302      	movs	r3, #2
 8001738:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800173a:	2301      	movs	r3, #1
 800173c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800173e:	2301      	movs	r3, #1
 8001740:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001742:	233c      	movs	r3, #60	; 0x3c
 8001744:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001746:	2302      	movs	r3, #2
 8001748:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800174a:	2302      	movs	r3, #2
 800174c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800174e:	2302      	movs	r3, #2
 8001750:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001752:	f107 0314 	add.w	r3, r7, #20
 8001756:	4618      	mov	r0, r3
 8001758:	f000 fb30 	bl	8001dbc <HAL_RCC_OscConfig>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001762:	f000 f818 	bl	8001796 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001766:	230f      	movs	r3, #15
 8001768:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800176a:	2303      	movs	r3, #3
 800176c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800176e:	2300      	movs	r3, #0
 8001770:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001772:	2300      	movs	r3, #0
 8001774:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001776:	2300      	movs	r3, #0
 8001778:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800177a:	463b      	mov	r3, r7
 800177c:	2105      	movs	r1, #5
 800177e:	4618      	mov	r0, r3
 8001780:	f000 ff42 	bl	8002608 <HAL_RCC_ClockConfig>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800178a:	f000 f804 	bl	8001796 <Error_Handler>
  }
}
 800178e:	bf00      	nop
 8001790:	3758      	adds	r7, #88	; 0x58
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001796:	b480      	push	{r7}
 8001798:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800179a:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800179c:	e7fe      	b.n	800179c <Error_Handler+0x6>
	...

080017a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017a6:	4b0f      	ldr	r3, [pc, #60]	; (80017e4 <HAL_MspInit+0x44>)
 80017a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017aa:	4a0e      	ldr	r2, [pc, #56]	; (80017e4 <HAL_MspInit+0x44>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	6613      	str	r3, [r2, #96]	; 0x60
 80017b2:	4b0c      	ldr	r3, [pc, #48]	; (80017e4 <HAL_MspInit+0x44>)
 80017b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	607b      	str	r3, [r7, #4]
 80017bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017be:	4b09      	ldr	r3, [pc, #36]	; (80017e4 <HAL_MspInit+0x44>)
 80017c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017c2:	4a08      	ldr	r2, [pc, #32]	; (80017e4 <HAL_MspInit+0x44>)
 80017c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017c8:	6593      	str	r3, [r2, #88]	; 0x58
 80017ca:	4b06      	ldr	r3, [pc, #24]	; (80017e4 <HAL_MspInit+0x44>)
 80017cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017d2:	603b      	str	r3, [r7, #0]
 80017d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017d6:	bf00      	nop
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	40021000 	.word	0x40021000

080017e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017ec:	e7fe      	b.n	80017ec <NMI_Handler+0x4>

080017ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ee:	b480      	push	{r7}
 80017f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017f2:	e7fe      	b.n	80017f2 <HardFault_Handler+0x4>

080017f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017f8:	e7fe      	b.n	80017f8 <MemManage_Handler+0x4>

080017fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017fa:	b480      	push	{r7}
 80017fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017fe:	e7fe      	b.n	80017fe <BusFault_Handler+0x4>

08001800 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001804:	e7fe      	b.n	8001804 <UsageFault_Handler+0x4>

08001806 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001806:	b480      	push	{r7}
 8001808:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800180a:	bf00      	nop
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001818:	bf00      	nop
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr

08001822 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001822:	b480      	push	{r7}
 8001824:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001826:	bf00      	nop
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001834:	f000 f8f8 	bl	8001a28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001838:	bf00      	nop
 800183a:	bd80      	pop	{r7, pc}

0800183c <_times>:
	errno = ENOENT;
	return -1;
}

int _times(struct tms *buf)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
	return -1;
 8001844:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001848:	4618      	mov	r0, r3
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800185c:	4a14      	ldr	r2, [pc, #80]	; (80018b0 <_sbrk+0x5c>)
 800185e:	4b15      	ldr	r3, [pc, #84]	; (80018b4 <_sbrk+0x60>)
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001868:	4b13      	ldr	r3, [pc, #76]	; (80018b8 <_sbrk+0x64>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d102      	bne.n	8001876 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001870:	4b11      	ldr	r3, [pc, #68]	; (80018b8 <_sbrk+0x64>)
 8001872:	4a12      	ldr	r2, [pc, #72]	; (80018bc <_sbrk+0x68>)
 8001874:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001876:	4b10      	ldr	r3, [pc, #64]	; (80018b8 <_sbrk+0x64>)
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4413      	add	r3, r2
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	429a      	cmp	r2, r3
 8001882:	d207      	bcs.n	8001894 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001884:	f001 ffc2 	bl	800380c <__errno>
 8001888:	4602      	mov	r2, r0
 800188a:	230c      	movs	r3, #12
 800188c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800188e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001892:	e009      	b.n	80018a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001894:	4b08      	ldr	r3, [pc, #32]	; (80018b8 <_sbrk+0x64>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800189a:	4b07      	ldr	r3, [pc, #28]	; (80018b8 <_sbrk+0x64>)
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4413      	add	r3, r2
 80018a2:	4a05      	ldr	r2, [pc, #20]	; (80018b8 <_sbrk+0x64>)
 80018a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018a6:	68fb      	ldr	r3, [r7, #12]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3718      	adds	r7, #24
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	200a0000 	.word	0x200a0000
 80018b4:	00000400 	.word	0x00000400
 80018b8:	200001fc 	.word	0x200001fc
 80018bc:	20000210 	.word	0x20000210

080018c0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018c4:	4b17      	ldr	r3, [pc, #92]	; (8001924 <SystemInit+0x64>)
 80018c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018ca:	4a16      	ldr	r2, [pc, #88]	; (8001924 <SystemInit+0x64>)
 80018cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80018d4:	4b14      	ldr	r3, [pc, #80]	; (8001928 <SystemInit+0x68>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a13      	ldr	r2, [pc, #76]	; (8001928 <SystemInit+0x68>)
 80018da:	f043 0301 	orr.w	r3, r3, #1
 80018de:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80018e0:	4b11      	ldr	r3, [pc, #68]	; (8001928 <SystemInit+0x68>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80018e6:	4b10      	ldr	r3, [pc, #64]	; (8001928 <SystemInit+0x68>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a0f      	ldr	r2, [pc, #60]	; (8001928 <SystemInit+0x68>)
 80018ec:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80018f0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80018f4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80018f6:	4b0c      	ldr	r3, [pc, #48]	; (8001928 <SystemInit+0x68>)
 80018f8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018fc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80018fe:	4b0a      	ldr	r3, [pc, #40]	; (8001928 <SystemInit+0x68>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a09      	ldr	r2, [pc, #36]	; (8001928 <SystemInit+0x68>)
 8001904:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001908:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800190a:	4b07      	ldr	r3, [pc, #28]	; (8001928 <SystemInit+0x68>)
 800190c:	2200      	movs	r2, #0
 800190e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001910:	4b04      	ldr	r3, [pc, #16]	; (8001924 <SystemInit+0x64>)
 8001912:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001916:	609a      	str	r2, [r3, #8]
#endif
}
 8001918:	bf00      	nop
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	e000ed00 	.word	0xe000ed00
 8001928:	40021000 	.word	0x40021000

0800192c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800192c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001964 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001930:	f7ff ffc6 	bl	80018c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001934:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001936:	e003      	b.n	8001940 <LoopCopyDataInit>

08001938 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001938:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800193a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800193c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800193e:	3104      	adds	r1, #4

08001940 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001940:	480a      	ldr	r0, [pc, #40]	; (800196c <LoopForever+0xa>)
	ldr	r3, =_edata
 8001942:	4b0b      	ldr	r3, [pc, #44]	; (8001970 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001944:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001946:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001948:	d3f6      	bcc.n	8001938 <CopyDataInit>
	ldr	r2, =_sbss
 800194a:	4a0a      	ldr	r2, [pc, #40]	; (8001974 <LoopForever+0x12>)
	b	LoopFillZerobss
 800194c:	e002      	b.n	8001954 <LoopFillZerobss>

0800194e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800194e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001950:	f842 3b04 	str.w	r3, [r2], #4

08001954 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001954:	4b08      	ldr	r3, [pc, #32]	; (8001978 <LoopForever+0x16>)
	cmp	r2, r3
 8001956:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001958:	d3f9      	bcc.n	800194e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800195a:	f001 ff5d 	bl	8003818 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800195e:	f7ff fe73 	bl	8001648 <main>

08001962 <LoopForever>:

LoopForever:
    b LoopForever
 8001962:	e7fe      	b.n	8001962 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001964:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8001968:	08008a00 	.word	0x08008a00
	ldr	r0, =_sdata
 800196c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001970:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 8001974:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8001978:	20000210 	.word	0x20000210

0800197c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800197c:	e7fe      	b.n	800197c <ADC1_IRQHandler>

0800197e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b082      	sub	sp, #8
 8001982:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001984:	2300      	movs	r3, #0
 8001986:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001988:	2003      	movs	r0, #3
 800198a:	f000 f91f 	bl	8001bcc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800198e:	2000      	movs	r0, #0
 8001990:	f000 f80e 	bl	80019b0 <HAL_InitTick>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d002      	beq.n	80019a0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	71fb      	strb	r3, [r7, #7]
 800199e:	e001      	b.n	80019a4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019a0:	f7ff fefe 	bl	80017a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019a4:	79fb      	ldrb	r3, [r7, #7]
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
	...

080019b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019b8:	2300      	movs	r3, #0
 80019ba:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80019bc:	4b17      	ldr	r3, [pc, #92]	; (8001a1c <HAL_InitTick+0x6c>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d023      	beq.n	8001a0c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80019c4:	4b16      	ldr	r3, [pc, #88]	; (8001a20 <HAL_InitTick+0x70>)
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	4b14      	ldr	r3, [pc, #80]	; (8001a1c <HAL_InitTick+0x6c>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	4619      	mov	r1, r3
 80019ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80019d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019da:	4618      	mov	r0, r3
 80019dc:	f000 f91d 	bl	8001c1a <HAL_SYSTICK_Config>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d10f      	bne.n	8001a06 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2b0f      	cmp	r3, #15
 80019ea:	d809      	bhi.n	8001a00 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019ec:	2200      	movs	r2, #0
 80019ee:	6879      	ldr	r1, [r7, #4]
 80019f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80019f4:	f000 f8f5 	bl	8001be2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019f8:	4a0a      	ldr	r2, [pc, #40]	; (8001a24 <HAL_InitTick+0x74>)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6013      	str	r3, [r2, #0]
 80019fe:	e007      	b.n	8001a10 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	73fb      	strb	r3, [r7, #15]
 8001a04:	e004      	b.n	8001a10 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	73fb      	strb	r3, [r7, #15]
 8001a0a:	e001      	b.n	8001a10 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3710      	adds	r7, #16
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	20000008 	.word	0x20000008
 8001a20:	20000000 	.word	0x20000000
 8001a24:	20000004 	.word	0x20000004

08001a28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a2c:	4b06      	ldr	r3, [pc, #24]	; (8001a48 <HAL_IncTick+0x20>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	461a      	mov	r2, r3
 8001a32:	4b06      	ldr	r3, [pc, #24]	; (8001a4c <HAL_IncTick+0x24>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4413      	add	r3, r2
 8001a38:	4a04      	ldr	r2, [pc, #16]	; (8001a4c <HAL_IncTick+0x24>)
 8001a3a:	6013      	str	r3, [r2, #0]
}
 8001a3c:	bf00      	nop
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	20000008 	.word	0x20000008
 8001a4c:	20000208 	.word	0x20000208

08001a50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  return uwTick;
 8001a54:	4b03      	ldr	r3, [pc, #12]	; (8001a64 <HAL_GetTick+0x14>)
 8001a56:	681b      	ldr	r3, [r3, #0]
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	20000208 	.word	0x20000208

08001a68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f003 0307 	and.w	r3, r3, #7
 8001a76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a78:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <__NVIC_SetPriorityGrouping+0x44>)
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a7e:	68ba      	ldr	r2, [r7, #8]
 8001a80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a84:	4013      	ands	r3, r2
 8001a86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a9a:	4a04      	ldr	r2, [pc, #16]	; (8001aac <__NVIC_SetPriorityGrouping+0x44>)
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	60d3      	str	r3, [r2, #12]
}
 8001aa0:	bf00      	nop
 8001aa2:	3714      	adds	r7, #20
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr
 8001aac:	e000ed00 	.word	0xe000ed00

08001ab0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ab4:	4b04      	ldr	r3, [pc, #16]	; (8001ac8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	0a1b      	lsrs	r3, r3, #8
 8001aba:	f003 0307 	and.w	r3, r3, #7
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr
 8001ac8:	e000ed00 	.word	0xe000ed00

08001acc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	6039      	str	r1, [r7, #0]
 8001ad6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ad8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	db0a      	blt.n	8001af6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	b2da      	uxtb	r2, r3
 8001ae4:	490c      	ldr	r1, [pc, #48]	; (8001b18 <__NVIC_SetPriority+0x4c>)
 8001ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aea:	0112      	lsls	r2, r2, #4
 8001aec:	b2d2      	uxtb	r2, r2
 8001aee:	440b      	add	r3, r1
 8001af0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001af4:	e00a      	b.n	8001b0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	b2da      	uxtb	r2, r3
 8001afa:	4908      	ldr	r1, [pc, #32]	; (8001b1c <__NVIC_SetPriority+0x50>)
 8001afc:	79fb      	ldrb	r3, [r7, #7]
 8001afe:	f003 030f 	and.w	r3, r3, #15
 8001b02:	3b04      	subs	r3, #4
 8001b04:	0112      	lsls	r2, r2, #4
 8001b06:	b2d2      	uxtb	r2, r2
 8001b08:	440b      	add	r3, r1
 8001b0a:	761a      	strb	r2, [r3, #24]
}
 8001b0c:	bf00      	nop
 8001b0e:	370c      	adds	r7, #12
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	e000e100 	.word	0xe000e100
 8001b1c:	e000ed00 	.word	0xe000ed00

08001b20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b089      	sub	sp, #36	; 0x24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	f003 0307 	and.w	r3, r3, #7
 8001b32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b34:	69fb      	ldr	r3, [r7, #28]
 8001b36:	f1c3 0307 	rsb	r3, r3, #7
 8001b3a:	2b04      	cmp	r3, #4
 8001b3c:	bf28      	it	cs
 8001b3e:	2304      	movcs	r3, #4
 8001b40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	3304      	adds	r3, #4
 8001b46:	2b06      	cmp	r3, #6
 8001b48:	d902      	bls.n	8001b50 <NVIC_EncodePriority+0x30>
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	3b03      	subs	r3, #3
 8001b4e:	e000      	b.n	8001b52 <NVIC_EncodePriority+0x32>
 8001b50:	2300      	movs	r3, #0
 8001b52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001b58:	69bb      	ldr	r3, [r7, #24]
 8001b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5e:	43da      	mvns	r2, r3
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	401a      	ands	r2, r3
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b68:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b72:	43d9      	mvns	r1, r3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b78:	4313      	orrs	r3, r2
         );
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3724      	adds	r7, #36	; 0x24
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
	...

08001b88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	3b01      	subs	r3, #1
 8001b94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b98:	d301      	bcc.n	8001b9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e00f      	b.n	8001bbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b9e:	4a0a      	ldr	r2, [pc, #40]	; (8001bc8 <SysTick_Config+0x40>)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	3b01      	subs	r3, #1
 8001ba4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ba6:	210f      	movs	r1, #15
 8001ba8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001bac:	f7ff ff8e 	bl	8001acc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bb0:	4b05      	ldr	r3, [pc, #20]	; (8001bc8 <SysTick_Config+0x40>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bb6:	4b04      	ldr	r3, [pc, #16]	; (8001bc8 <SysTick_Config+0x40>)
 8001bb8:	2207      	movs	r2, #7
 8001bba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	e000e010 	.word	0xe000e010

08001bcc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f7ff ff47 	bl	8001a68 <__NVIC_SetPriorityGrouping>
}
 8001bda:	bf00      	nop
 8001bdc:	3708      	adds	r7, #8
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}

08001be2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001be2:	b580      	push	{r7, lr}
 8001be4:	b086      	sub	sp, #24
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	4603      	mov	r3, r0
 8001bea:	60b9      	str	r1, [r7, #8]
 8001bec:	607a      	str	r2, [r7, #4]
 8001bee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001bf4:	f7ff ff5c 	bl	8001ab0 <__NVIC_GetPriorityGrouping>
 8001bf8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	68b9      	ldr	r1, [r7, #8]
 8001bfe:	6978      	ldr	r0, [r7, #20]
 8001c00:	f7ff ff8e 	bl	8001b20 <NVIC_EncodePriority>
 8001c04:	4602      	mov	r2, r0
 8001c06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c0a:	4611      	mov	r1, r2
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7ff ff5d 	bl	8001acc <__NVIC_SetPriority>
}
 8001c12:	bf00      	nop
 8001c14:	3718      	adds	r7, #24
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b082      	sub	sp, #8
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f7ff ffb0 	bl	8001b88 <SysTick_Config>
 8001c28:	4603      	mov	r3, r0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
	...

08001c34 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c38:	4b0d      	ldr	r3, [pc, #52]	; (8001c70 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001c40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c44:	d102      	bne.n	8001c4c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001c46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c4a:	e00b      	b.n	8001c64 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001c4c:	4b08      	ldr	r3, [pc, #32]	; (8001c70 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c5a:	d102      	bne.n	8001c62 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001c5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c60:	e000      	b.n	8001c64 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001c62:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	40007000 	.word	0x40007000

08001c74 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d141      	bne.n	8001d06 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c82:	4b4b      	ldr	r3, [pc, #300]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001c8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c8e:	d131      	bne.n	8001cf4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c90:	4b47      	ldr	r3, [pc, #284]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c92:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001c96:	4a46      	ldr	r2, [pc, #280]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c9c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ca0:	4b43      	ldr	r3, [pc, #268]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ca8:	4a41      	ldr	r2, [pc, #260]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001caa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001cb0:	4b40      	ldr	r3, [pc, #256]	; (8001db4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2232      	movs	r2, #50	; 0x32
 8001cb6:	fb02 f303 	mul.w	r3, r2, r3
 8001cba:	4a3f      	ldr	r2, [pc, #252]	; (8001db8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8001cc0:	0c9b      	lsrs	r3, r3, #18
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001cc6:	e002      	b.n	8001cce <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	3b01      	subs	r3, #1
 8001ccc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001cce:	4b38      	ldr	r3, [pc, #224]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cd0:	695b      	ldr	r3, [r3, #20]
 8001cd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cda:	d102      	bne.n	8001ce2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d1f2      	bne.n	8001cc8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ce2:	4b33      	ldr	r3, [pc, #204]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ce4:	695b      	ldr	r3, [r3, #20]
 8001ce6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cee:	d158      	bne.n	8001da2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e057      	b.n	8001da4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001cf4:	4b2e      	ldr	r3, [pc, #184]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001cfa:	4a2d      	ldr	r2, [pc, #180]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cfc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d00:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001d04:	e04d      	b.n	8001da2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d0c:	d141      	bne.n	8001d92 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d0e:	4b28      	ldr	r3, [pc, #160]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001d16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d1a:	d131      	bne.n	8001d80 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d1c:	4b24      	ldr	r3, [pc, #144]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001d22:	4a23      	ldr	r2, [pc, #140]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d28:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d2c:	4b20      	ldr	r3, [pc, #128]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001d34:	4a1e      	ldr	r2, [pc, #120]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d3a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001d3c:	4b1d      	ldr	r3, [pc, #116]	; (8001db4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2232      	movs	r2, #50	; 0x32
 8001d42:	fb02 f303 	mul.w	r3, r2, r3
 8001d46:	4a1c      	ldr	r2, [pc, #112]	; (8001db8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001d48:	fba2 2303 	umull	r2, r3, r2, r3
 8001d4c:	0c9b      	lsrs	r3, r3, #18
 8001d4e:	3301      	adds	r3, #1
 8001d50:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d52:	e002      	b.n	8001d5a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	3b01      	subs	r3, #1
 8001d58:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d5a:	4b15      	ldr	r3, [pc, #84]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d5c:	695b      	ldr	r3, [r3, #20]
 8001d5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d66:	d102      	bne.n	8001d6e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d1f2      	bne.n	8001d54 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d6e:	4b10      	ldr	r3, [pc, #64]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d70:	695b      	ldr	r3, [r3, #20]
 8001d72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d7a:	d112      	bne.n	8001da2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e011      	b.n	8001da4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d80:	4b0b      	ldr	r3, [pc, #44]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001d86:	4a0a      	ldr	r2, [pc, #40]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d8c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001d90:	e007      	b.n	8001da2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001d92:	4b07      	ldr	r3, [pc, #28]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001d9a:	4a05      	ldr	r2, [pc, #20]	; (8001db0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d9c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001da0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001da2:	2300      	movs	r3, #0
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3714      	adds	r7, #20
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	40007000 	.word	0x40007000
 8001db4:	20000000 	.word	0x20000000
 8001db8:	431bde83 	.word	0x431bde83

08001dbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b088      	sub	sp, #32
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d102      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	f000 bc16 	b.w	80025fc <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dd0:	4ba0      	ldr	r3, [pc, #640]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	f003 030c 	and.w	r3, r3, #12
 8001dd8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001dda:	4b9e      	ldr	r3, [pc, #632]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001ddc:	68db      	ldr	r3, [r3, #12]
 8001dde:	f003 0303 	and.w	r3, r3, #3
 8001de2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 0310 	and.w	r3, r3, #16
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	f000 80e4 	beq.w	8001fba <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d007      	beq.n	8001e08 <HAL_RCC_OscConfig+0x4c>
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	2b0c      	cmp	r3, #12
 8001dfc:	f040 808b 	bne.w	8001f16 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	f040 8087 	bne.w	8001f16 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e08:	4b92      	ldr	r3, [pc, #584]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d005      	beq.n	8001e20 <HAL_RCC_OscConfig+0x64>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d101      	bne.n	8001e20 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e3ed      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6a1a      	ldr	r2, [r3, #32]
 8001e24:	4b8b      	ldr	r3, [pc, #556]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f003 0308 	and.w	r3, r3, #8
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d004      	beq.n	8001e3a <HAL_RCC_OscConfig+0x7e>
 8001e30:	4b88      	ldr	r3, [pc, #544]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e38:	e005      	b.n	8001e46 <HAL_RCC_OscConfig+0x8a>
 8001e3a:	4b86      	ldr	r3, [pc, #536]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001e3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e40:	091b      	lsrs	r3, r3, #4
 8001e42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d223      	bcs.n	8001e92 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6a1b      	ldr	r3, [r3, #32]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f000 fd90 	bl	8002974 <RCC_SetFlashLatencyFromMSIRange>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e3ce      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e5e:	4b7d      	ldr	r3, [pc, #500]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a7c      	ldr	r2, [pc, #496]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001e64:	f043 0308 	orr.w	r3, r3, #8
 8001e68:	6013      	str	r3, [r2, #0]
 8001e6a:	4b7a      	ldr	r3, [pc, #488]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6a1b      	ldr	r3, [r3, #32]
 8001e76:	4977      	ldr	r1, [pc, #476]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e7c:	4b75      	ldr	r3, [pc, #468]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	69db      	ldr	r3, [r3, #28]
 8001e88:	021b      	lsls	r3, r3, #8
 8001e8a:	4972      	ldr	r1, [pc, #456]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	604b      	str	r3, [r1, #4]
 8001e90:	e025      	b.n	8001ede <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e92:	4b70      	ldr	r3, [pc, #448]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a6f      	ldr	r2, [pc, #444]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001e98:	f043 0308 	orr.w	r3, r3, #8
 8001e9c:	6013      	str	r3, [r2, #0]
 8001e9e:	4b6d      	ldr	r3, [pc, #436]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a1b      	ldr	r3, [r3, #32]
 8001eaa:	496a      	ldr	r1, [pc, #424]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001eac:	4313      	orrs	r3, r2
 8001eae:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001eb0:	4b68      	ldr	r3, [pc, #416]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	69db      	ldr	r3, [r3, #28]
 8001ebc:	021b      	lsls	r3, r3, #8
 8001ebe:	4965      	ldr	r1, [pc, #404]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ec4:	69bb      	ldr	r3, [r7, #24]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d109      	bne.n	8001ede <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6a1b      	ldr	r3, [r3, #32]
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f000 fd50 	bl	8002974 <RCC_SetFlashLatencyFromMSIRange>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e38e      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ede:	f000 fcbf 	bl	8002860 <HAL_RCC_GetSysClockFreq>
 8001ee2:	4601      	mov	r1, r0
 8001ee4:	4b5b      	ldr	r3, [pc, #364]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	091b      	lsrs	r3, r3, #4
 8001eea:	f003 030f 	and.w	r3, r3, #15
 8001eee:	4a5a      	ldr	r2, [pc, #360]	; (8002058 <HAL_RCC_OscConfig+0x29c>)
 8001ef0:	5cd3      	ldrb	r3, [r2, r3]
 8001ef2:	f003 031f 	and.w	r3, r3, #31
 8001ef6:	fa21 f303 	lsr.w	r3, r1, r3
 8001efa:	4a58      	ldr	r2, [pc, #352]	; (800205c <HAL_RCC_OscConfig+0x2a0>)
 8001efc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001efe:	4b58      	ldr	r3, [pc, #352]	; (8002060 <HAL_RCC_OscConfig+0x2a4>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7ff fd54 	bl	80019b0 <HAL_InitTick>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001f0c:	7bfb      	ldrb	r3, [r7, #15]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d052      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001f12:	7bfb      	ldrb	r3, [r7, #15]
 8001f14:	e372      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	699b      	ldr	r3, [r3, #24]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d032      	beq.n	8001f84 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001f1e:	4b4d      	ldr	r3, [pc, #308]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a4c      	ldr	r2, [pc, #304]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001f24:	f043 0301 	orr.w	r3, r3, #1
 8001f28:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f2a:	f7ff fd91 	bl	8001a50 <HAL_GetTick>
 8001f2e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f30:	e008      	b.n	8001f44 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f32:	f7ff fd8d 	bl	8001a50 <HAL_GetTick>
 8001f36:	4602      	mov	r2, r0
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	2b02      	cmp	r3, #2
 8001f3e:	d901      	bls.n	8001f44 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001f40:	2303      	movs	r3, #3
 8001f42:	e35b      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f44:	4b43      	ldr	r3, [pc, #268]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 0302 	and.w	r3, r3, #2
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d0f0      	beq.n	8001f32 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f50:	4b40      	ldr	r3, [pc, #256]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a3f      	ldr	r2, [pc, #252]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001f56:	f043 0308 	orr.w	r3, r3, #8
 8001f5a:	6013      	str	r3, [r2, #0]
 8001f5c:	4b3d      	ldr	r3, [pc, #244]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a1b      	ldr	r3, [r3, #32]
 8001f68:	493a      	ldr	r1, [pc, #232]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f6e:	4b39      	ldr	r3, [pc, #228]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	69db      	ldr	r3, [r3, #28]
 8001f7a:	021b      	lsls	r3, r3, #8
 8001f7c:	4935      	ldr	r1, [pc, #212]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	604b      	str	r3, [r1, #4]
 8001f82:	e01a      	b.n	8001fba <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001f84:	4b33      	ldr	r3, [pc, #204]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a32      	ldr	r2, [pc, #200]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001f8a:	f023 0301 	bic.w	r3, r3, #1
 8001f8e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f90:	f7ff fd5e 	bl	8001a50 <HAL_GetTick>
 8001f94:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f96:	e008      	b.n	8001faa <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f98:	f7ff fd5a 	bl	8001a50 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e328      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001faa:	4b2a      	ldr	r3, [pc, #168]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d1f0      	bne.n	8001f98 <HAL_RCC_OscConfig+0x1dc>
 8001fb6:	e000      	b.n	8001fba <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001fb8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d073      	beq.n	80020ae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	2b08      	cmp	r3, #8
 8001fca:	d005      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x21c>
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	2b0c      	cmp	r3, #12
 8001fd0:	d10e      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	2b03      	cmp	r3, #3
 8001fd6:	d10b      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fd8:	4b1e      	ldr	r3, [pc, #120]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d063      	beq.n	80020ac <HAL_RCC_OscConfig+0x2f0>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d15f      	bne.n	80020ac <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e305      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ff8:	d106      	bne.n	8002008 <HAL_RCC_OscConfig+0x24c>
 8001ffa:	4b16      	ldr	r3, [pc, #88]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a15      	ldr	r2, [pc, #84]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8002000:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002004:	6013      	str	r3, [r2, #0]
 8002006:	e01d      	b.n	8002044 <HAL_RCC_OscConfig+0x288>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002010:	d10c      	bne.n	800202c <HAL_RCC_OscConfig+0x270>
 8002012:	4b10      	ldr	r3, [pc, #64]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a0f      	ldr	r2, [pc, #60]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8002018:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800201c:	6013      	str	r3, [r2, #0]
 800201e:	4b0d      	ldr	r3, [pc, #52]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a0c      	ldr	r2, [pc, #48]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8002024:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002028:	6013      	str	r3, [r2, #0]
 800202a:	e00b      	b.n	8002044 <HAL_RCC_OscConfig+0x288>
 800202c:	4b09      	ldr	r3, [pc, #36]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a08      	ldr	r2, [pc, #32]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 8002032:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002036:	6013      	str	r3, [r2, #0]
 8002038:	4b06      	ldr	r3, [pc, #24]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a05      	ldr	r2, [pc, #20]	; (8002054 <HAL_RCC_OscConfig+0x298>)
 800203e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002042:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d01b      	beq.n	8002084 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800204c:	f7ff fd00 	bl	8001a50 <HAL_GetTick>
 8002050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002052:	e010      	b.n	8002076 <HAL_RCC_OscConfig+0x2ba>
 8002054:	40021000 	.word	0x40021000
 8002058:	080086b0 	.word	0x080086b0
 800205c:	20000000 	.word	0x20000000
 8002060:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002064:	f7ff fcf4 	bl	8001a50 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b64      	cmp	r3, #100	; 0x64
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e2c2      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002076:	4baf      	ldr	r3, [pc, #700]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d0f0      	beq.n	8002064 <HAL_RCC_OscConfig+0x2a8>
 8002082:	e014      	b.n	80020ae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002084:	f7ff fce4 	bl	8001a50 <HAL_GetTick>
 8002088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800208a:	e008      	b.n	800209e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800208c:	f7ff fce0 	bl	8001a50 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b64      	cmp	r3, #100	; 0x64
 8002098:	d901      	bls.n	800209e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e2ae      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800209e:	4ba5      	ldr	r3, [pc, #660]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d1f0      	bne.n	800208c <HAL_RCC_OscConfig+0x2d0>
 80020aa:	e000      	b.n	80020ae <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d060      	beq.n	800217c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	2b04      	cmp	r3, #4
 80020be:	d005      	beq.n	80020cc <HAL_RCC_OscConfig+0x310>
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	2b0c      	cmp	r3, #12
 80020c4:	d119      	bne.n	80020fa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d116      	bne.n	80020fa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020cc:	4b99      	ldr	r3, [pc, #612]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d005      	beq.n	80020e4 <HAL_RCC_OscConfig+0x328>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d101      	bne.n	80020e4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e28b      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020e4:	4b93      	ldr	r3, [pc, #588]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	691b      	ldr	r3, [r3, #16]
 80020f0:	061b      	lsls	r3, r3, #24
 80020f2:	4990      	ldr	r1, [pc, #576]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 80020f4:	4313      	orrs	r3, r2
 80020f6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020f8:	e040      	b.n	800217c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d023      	beq.n	800214a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002102:	4b8c      	ldr	r3, [pc, #560]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a8b      	ldr	r2, [pc, #556]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 8002108:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800210c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800210e:	f7ff fc9f 	bl	8001a50 <HAL_GetTick>
 8002112:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002114:	e008      	b.n	8002128 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002116:	f7ff fc9b 	bl	8001a50 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	2b02      	cmp	r3, #2
 8002122:	d901      	bls.n	8002128 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	e269      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002128:	4b82      	ldr	r3, [pc, #520]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002130:	2b00      	cmp	r3, #0
 8002132:	d0f0      	beq.n	8002116 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002134:	4b7f      	ldr	r3, [pc, #508]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	691b      	ldr	r3, [r3, #16]
 8002140:	061b      	lsls	r3, r3, #24
 8002142:	497c      	ldr	r1, [pc, #496]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 8002144:	4313      	orrs	r3, r2
 8002146:	604b      	str	r3, [r1, #4]
 8002148:	e018      	b.n	800217c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800214a:	4b7a      	ldr	r3, [pc, #488]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a79      	ldr	r2, [pc, #484]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 8002150:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002154:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002156:	f7ff fc7b 	bl	8001a50 <HAL_GetTick>
 800215a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800215c:	e008      	b.n	8002170 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800215e:	f7ff fc77 	bl	8001a50 <HAL_GetTick>
 8002162:	4602      	mov	r2, r0
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	1ad3      	subs	r3, r2, r3
 8002168:	2b02      	cmp	r3, #2
 800216a:	d901      	bls.n	8002170 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800216c:	2303      	movs	r3, #3
 800216e:	e245      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002170:	4b70      	ldr	r3, [pc, #448]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002178:	2b00      	cmp	r3, #0
 800217a:	d1f0      	bne.n	800215e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0308 	and.w	r3, r3, #8
 8002184:	2b00      	cmp	r3, #0
 8002186:	d03c      	beq.n	8002202 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	695b      	ldr	r3, [r3, #20]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d01c      	beq.n	80021ca <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002190:	4b68      	ldr	r3, [pc, #416]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 8002192:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002196:	4a67      	ldr	r2, [pc, #412]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 8002198:	f043 0301 	orr.w	r3, r3, #1
 800219c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021a0:	f7ff fc56 	bl	8001a50 <HAL_GetTick>
 80021a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021a6:	e008      	b.n	80021ba <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021a8:	f7ff fc52 	bl	8001a50 <HAL_GetTick>
 80021ac:	4602      	mov	r2, r0
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	2b02      	cmp	r3, #2
 80021b4:	d901      	bls.n	80021ba <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80021b6:	2303      	movs	r3, #3
 80021b8:	e220      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021ba:	4b5e      	ldr	r3, [pc, #376]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 80021bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021c0:	f003 0302 	and.w	r3, r3, #2
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d0ef      	beq.n	80021a8 <HAL_RCC_OscConfig+0x3ec>
 80021c8:	e01b      	b.n	8002202 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021ca:	4b5a      	ldr	r3, [pc, #360]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 80021cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021d0:	4a58      	ldr	r2, [pc, #352]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 80021d2:	f023 0301 	bic.w	r3, r3, #1
 80021d6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021da:	f7ff fc39 	bl	8001a50 <HAL_GetTick>
 80021de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021e0:	e008      	b.n	80021f4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021e2:	f7ff fc35 	bl	8001a50 <HAL_GetTick>
 80021e6:	4602      	mov	r2, r0
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d901      	bls.n	80021f4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e203      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021f4:	4b4f      	ldr	r3, [pc, #316]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 80021f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d1ef      	bne.n	80021e2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0304 	and.w	r3, r3, #4
 800220a:	2b00      	cmp	r3, #0
 800220c:	f000 80a6 	beq.w	800235c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002210:	2300      	movs	r3, #0
 8002212:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002214:	4b47      	ldr	r3, [pc, #284]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 8002216:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002218:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800221c:	2b00      	cmp	r3, #0
 800221e:	d10d      	bne.n	800223c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002220:	4b44      	ldr	r3, [pc, #272]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 8002222:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002224:	4a43      	ldr	r2, [pc, #268]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 8002226:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800222a:	6593      	str	r3, [r2, #88]	; 0x58
 800222c:	4b41      	ldr	r3, [pc, #260]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 800222e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002230:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002234:	60bb      	str	r3, [r7, #8]
 8002236:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002238:	2301      	movs	r3, #1
 800223a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800223c:	4b3e      	ldr	r3, [pc, #248]	; (8002338 <HAL_RCC_OscConfig+0x57c>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002244:	2b00      	cmp	r3, #0
 8002246:	d118      	bne.n	800227a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002248:	4b3b      	ldr	r3, [pc, #236]	; (8002338 <HAL_RCC_OscConfig+0x57c>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a3a      	ldr	r2, [pc, #232]	; (8002338 <HAL_RCC_OscConfig+0x57c>)
 800224e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002252:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002254:	f7ff fbfc 	bl	8001a50 <HAL_GetTick>
 8002258:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800225a:	e008      	b.n	800226e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800225c:	f7ff fbf8 	bl	8001a50 <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	2b02      	cmp	r3, #2
 8002268:	d901      	bls.n	800226e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e1c6      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800226e:	4b32      	ldr	r3, [pc, #200]	; (8002338 <HAL_RCC_OscConfig+0x57c>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002276:	2b00      	cmp	r3, #0
 8002278:	d0f0      	beq.n	800225c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	2b01      	cmp	r3, #1
 8002280:	d108      	bne.n	8002294 <HAL_RCC_OscConfig+0x4d8>
 8002282:	4b2c      	ldr	r3, [pc, #176]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 8002284:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002288:	4a2a      	ldr	r2, [pc, #168]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 800228a:	f043 0301 	orr.w	r3, r3, #1
 800228e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002292:	e024      	b.n	80022de <HAL_RCC_OscConfig+0x522>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	2b05      	cmp	r3, #5
 800229a:	d110      	bne.n	80022be <HAL_RCC_OscConfig+0x502>
 800229c:	4b25      	ldr	r3, [pc, #148]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 800229e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022a2:	4a24      	ldr	r2, [pc, #144]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 80022a4:	f043 0304 	orr.w	r3, r3, #4
 80022a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80022ac:	4b21      	ldr	r3, [pc, #132]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 80022ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022b2:	4a20      	ldr	r2, [pc, #128]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 80022b4:	f043 0301 	orr.w	r3, r3, #1
 80022b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80022bc:	e00f      	b.n	80022de <HAL_RCC_OscConfig+0x522>
 80022be:	4b1d      	ldr	r3, [pc, #116]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 80022c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022c4:	4a1b      	ldr	r2, [pc, #108]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 80022c6:	f023 0301 	bic.w	r3, r3, #1
 80022ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80022ce:	4b19      	ldr	r3, [pc, #100]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 80022d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022d4:	4a17      	ldr	r2, [pc, #92]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 80022d6:	f023 0304 	bic.w	r3, r3, #4
 80022da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d016      	beq.n	8002314 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022e6:	f7ff fbb3 	bl	8001a50 <HAL_GetTick>
 80022ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022ec:	e00a      	b.n	8002304 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ee:	f7ff fbaf 	bl	8001a50 <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d901      	bls.n	8002304 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e17b      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002304:	4b0b      	ldr	r3, [pc, #44]	; (8002334 <HAL_RCC_OscConfig+0x578>)
 8002306:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d0ed      	beq.n	80022ee <HAL_RCC_OscConfig+0x532>
 8002312:	e01a      	b.n	800234a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002314:	f7ff fb9c 	bl	8001a50 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800231a:	e00f      	b.n	800233c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800231c:	f7ff fb98 	bl	8001a50 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	f241 3288 	movw	r2, #5000	; 0x1388
 800232a:	4293      	cmp	r3, r2
 800232c:	d906      	bls.n	800233c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e164      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
 8002332:	bf00      	nop
 8002334:	40021000 	.word	0x40021000
 8002338:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800233c:	4ba8      	ldr	r3, [pc, #672]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 800233e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	2b00      	cmp	r3, #0
 8002348:	d1e8      	bne.n	800231c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800234a:	7ffb      	ldrb	r3, [r7, #31]
 800234c:	2b01      	cmp	r3, #1
 800234e:	d105      	bne.n	800235c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002350:	4ba3      	ldr	r3, [pc, #652]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 8002352:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002354:	4aa2      	ldr	r2, [pc, #648]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 8002356:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800235a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0320 	and.w	r3, r3, #32
 8002364:	2b00      	cmp	r3, #0
 8002366:	d03c      	beq.n	80023e2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800236c:	2b00      	cmp	r3, #0
 800236e:	d01c      	beq.n	80023aa <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002370:	4b9b      	ldr	r3, [pc, #620]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 8002372:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002376:	4a9a      	ldr	r2, [pc, #616]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 8002378:	f043 0301 	orr.w	r3, r3, #1
 800237c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002380:	f7ff fb66 	bl	8001a50 <HAL_GetTick>
 8002384:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002386:	e008      	b.n	800239a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002388:	f7ff fb62 	bl	8001a50 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b02      	cmp	r3, #2
 8002394:	d901      	bls.n	800239a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e130      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800239a:	4b91      	ldr	r3, [pc, #580]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 800239c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80023a0:	f003 0302 	and.w	r3, r3, #2
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d0ef      	beq.n	8002388 <HAL_RCC_OscConfig+0x5cc>
 80023a8:	e01b      	b.n	80023e2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80023aa:	4b8d      	ldr	r3, [pc, #564]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 80023ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80023b0:	4a8b      	ldr	r2, [pc, #556]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 80023b2:	f023 0301 	bic.w	r3, r3, #1
 80023b6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023ba:	f7ff fb49 	bl	8001a50 <HAL_GetTick>
 80023be:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80023c0:	e008      	b.n	80023d4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80023c2:	f7ff fb45 	bl	8001a50 <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d901      	bls.n	80023d4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80023d0:	2303      	movs	r3, #3
 80023d2:	e113      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80023d4:	4b82      	ldr	r3, [pc, #520]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 80023d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80023da:	f003 0302 	and.w	r3, r3, #2
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d1ef      	bne.n	80023c2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	f000 8107 	beq.w	80025fa <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f0:	2b02      	cmp	r3, #2
 80023f2:	f040 80cb 	bne.w	800258c <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80023f6:	4b7a      	ldr	r3, [pc, #488]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	f003 0203 	and.w	r2, r3, #3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002406:	429a      	cmp	r2, r3
 8002408:	d12c      	bne.n	8002464 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002414:	3b01      	subs	r3, #1
 8002416:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002418:	429a      	cmp	r2, r3
 800241a:	d123      	bne.n	8002464 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002426:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002428:	429a      	cmp	r2, r3
 800242a:	d11b      	bne.n	8002464 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002436:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002438:	429a      	cmp	r2, r3
 800243a:	d113      	bne.n	8002464 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002446:	085b      	lsrs	r3, r3, #1
 8002448:	3b01      	subs	r3, #1
 800244a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800244c:	429a      	cmp	r2, r3
 800244e:	d109      	bne.n	8002464 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245a:	085b      	lsrs	r3, r3, #1
 800245c:	3b01      	subs	r3, #1
 800245e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002460:	429a      	cmp	r2, r3
 8002462:	d06d      	beq.n	8002540 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002464:	69bb      	ldr	r3, [r7, #24]
 8002466:	2b0c      	cmp	r3, #12
 8002468:	d068      	beq.n	800253c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800246a:	4b5d      	ldr	r3, [pc, #372]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d105      	bne.n	8002482 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002476:	4b5a      	ldr	r3, [pc, #360]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e0ba      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002486:	4b56      	ldr	r3, [pc, #344]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a55      	ldr	r2, [pc, #340]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 800248c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002490:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002492:	f7ff fadd 	bl	8001a50 <HAL_GetTick>
 8002496:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002498:	e008      	b.n	80024ac <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800249a:	f7ff fad9 	bl	8001a50 <HAL_GetTick>
 800249e:	4602      	mov	r2, r0
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d901      	bls.n	80024ac <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e0a7      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024ac:	4b4c      	ldr	r3, [pc, #304]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d1f0      	bne.n	800249a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024b8:	4b49      	ldr	r3, [pc, #292]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 80024ba:	68da      	ldr	r2, [r3, #12]
 80024bc:	4b49      	ldr	r3, [pc, #292]	; (80025e4 <HAL_RCC_OscConfig+0x828>)
 80024be:	4013      	ands	r3, r2
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80024c8:	3a01      	subs	r2, #1
 80024ca:	0112      	lsls	r2, r2, #4
 80024cc:	4311      	orrs	r1, r2
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80024d2:	0212      	lsls	r2, r2, #8
 80024d4:	4311      	orrs	r1, r2
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80024da:	0852      	lsrs	r2, r2, #1
 80024dc:	3a01      	subs	r2, #1
 80024de:	0552      	lsls	r2, r2, #21
 80024e0:	4311      	orrs	r1, r2
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80024e6:	0852      	lsrs	r2, r2, #1
 80024e8:	3a01      	subs	r2, #1
 80024ea:	0652      	lsls	r2, r2, #25
 80024ec:	4311      	orrs	r1, r2
 80024ee:	687a      	ldr	r2, [r7, #4]
 80024f0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80024f2:	06d2      	lsls	r2, r2, #27
 80024f4:	430a      	orrs	r2, r1
 80024f6:	493a      	ldr	r1, [pc, #232]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 80024f8:	4313      	orrs	r3, r2
 80024fa:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80024fc:	4b38      	ldr	r3, [pc, #224]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a37      	ldr	r2, [pc, #220]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 8002502:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002506:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002508:	4b35      	ldr	r3, [pc, #212]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	4a34      	ldr	r2, [pc, #208]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 800250e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002512:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002514:	f7ff fa9c 	bl	8001a50 <HAL_GetTick>
 8002518:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800251a:	e008      	b.n	800252e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800251c:	f7ff fa98 	bl	8001a50 <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	2b02      	cmp	r3, #2
 8002528:	d901      	bls.n	800252e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e066      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800252e:	4b2c      	ldr	r3, [pc, #176]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d0f0      	beq.n	800251c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800253a:	e05e      	b.n	80025fa <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	e05d      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002540:	4b27      	ldr	r3, [pc, #156]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d156      	bne.n	80025fa <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800254c:	4b24      	ldr	r3, [pc, #144]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a23      	ldr	r2, [pc, #140]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 8002552:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002556:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002558:	4b21      	ldr	r3, [pc, #132]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	4a20      	ldr	r2, [pc, #128]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 800255e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002562:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002564:	f7ff fa74 	bl	8001a50 <HAL_GetTick>
 8002568:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800256a:	e008      	b.n	800257e <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800256c:	f7ff fa70 	bl	8001a50 <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	2b02      	cmp	r3, #2
 8002578:	d901      	bls.n	800257e <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	e03e      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800257e:	4b18      	ldr	r3, [pc, #96]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d0f0      	beq.n	800256c <HAL_RCC_OscConfig+0x7b0>
 800258a:	e036      	b.n	80025fa <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800258c:	69bb      	ldr	r3, [r7, #24]
 800258e:	2b0c      	cmp	r3, #12
 8002590:	d031      	beq.n	80025f6 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002592:	4b13      	ldr	r3, [pc, #76]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a12      	ldr	r2, [pc, #72]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 8002598:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800259c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800259e:	4b10      	ldr	r3, [pc, #64]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d105      	bne.n	80025b6 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80025aa:	4b0d      	ldr	r3, [pc, #52]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	4a0c      	ldr	r2, [pc, #48]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 80025b0:	f023 0303 	bic.w	r3, r3, #3
 80025b4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80025b6:	4b0a      	ldr	r3, [pc, #40]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	4a09      	ldr	r2, [pc, #36]	; (80025e0 <HAL_RCC_OscConfig+0x824>)
 80025bc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80025c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025c4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c6:	f7ff fa43 	bl	8001a50 <HAL_GetTick>
 80025ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025cc:	e00c      	b.n	80025e8 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ce:	f7ff fa3f 	bl	8001a50 <HAL_GetTick>
 80025d2:	4602      	mov	r2, r0
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d905      	bls.n	80025e8 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 80025dc:	2303      	movs	r3, #3
 80025de:	e00d      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
 80025e0:	40021000 	.word	0x40021000
 80025e4:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025e8:	4b06      	ldr	r3, [pc, #24]	; (8002604 <HAL_RCC_OscConfig+0x848>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d1ec      	bne.n	80025ce <HAL_RCC_OscConfig+0x812>
 80025f4:	e001      	b.n	80025fa <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e000      	b.n	80025fc <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 80025fa:	2300      	movs	r3, #0
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3720      	adds	r7, #32
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	40021000 	.word	0x40021000

08002608 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b086      	sub	sp, #24
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002612:	2300      	movs	r3, #0
 8002614:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d101      	bne.n	8002620 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e10f      	b.n	8002840 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002620:	4b89      	ldr	r3, [pc, #548]	; (8002848 <HAL_RCC_ClockConfig+0x240>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 030f 	and.w	r3, r3, #15
 8002628:	683a      	ldr	r2, [r7, #0]
 800262a:	429a      	cmp	r2, r3
 800262c:	d910      	bls.n	8002650 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800262e:	4b86      	ldr	r3, [pc, #536]	; (8002848 <HAL_RCC_ClockConfig+0x240>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f023 020f 	bic.w	r2, r3, #15
 8002636:	4984      	ldr	r1, [pc, #528]	; (8002848 <HAL_RCC_ClockConfig+0x240>)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	4313      	orrs	r3, r2
 800263c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800263e:	4b82      	ldr	r3, [pc, #520]	; (8002848 <HAL_RCC_ClockConfig+0x240>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 030f 	and.w	r3, r3, #15
 8002646:	683a      	ldr	r2, [r7, #0]
 8002648:	429a      	cmp	r2, r3
 800264a:	d001      	beq.n	8002650 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e0f7      	b.n	8002840 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0301 	and.w	r3, r3, #1
 8002658:	2b00      	cmp	r3, #0
 800265a:	f000 8089 	beq.w	8002770 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	2b03      	cmp	r3, #3
 8002664:	d133      	bne.n	80026ce <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002666:	4b79      	ldr	r3, [pc, #484]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e0e4      	b.n	8002840 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002676:	f000 f9d7 	bl	8002a28 <RCC_GetSysClockFreqFromPLLSource>
 800267a:	4602      	mov	r2, r0
 800267c:	4b74      	ldr	r3, [pc, #464]	; (8002850 <HAL_RCC_ClockConfig+0x248>)
 800267e:	429a      	cmp	r2, r3
 8002680:	d955      	bls.n	800272e <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002682:	4b72      	ldr	r3, [pc, #456]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d10a      	bne.n	80026a4 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800268e:	4b6f      	ldr	r3, [pc, #444]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002696:	4a6d      	ldr	r2, [pc, #436]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 8002698:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800269c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800269e:	2380      	movs	r3, #128	; 0x80
 80026a0:	617b      	str	r3, [r7, #20]
 80026a2:	e044      	b.n	800272e <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0302 	and.w	r3, r3, #2
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d03e      	beq.n	800272e <HAL_RCC_ClockConfig+0x126>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d13a      	bne.n	800272e <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80026b8:	4b64      	ldr	r3, [pc, #400]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80026c0:	4a62      	ldr	r2, [pc, #392]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 80026c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026c6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80026c8:	2380      	movs	r3, #128	; 0x80
 80026ca:	617b      	str	r3, [r7, #20]
 80026cc:	e02f      	b.n	800272e <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d107      	bne.n	80026e6 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026d6:	4b5d      	ldr	r3, [pc, #372]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d115      	bne.n	800270e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e0ac      	b.n	8002840 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d107      	bne.n	80026fe <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80026ee:	4b57      	ldr	r3, [pc, #348]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 0302 	and.w	r3, r3, #2
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d109      	bne.n	800270e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e0a0      	b.n	8002840 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026fe:	4b53      	ldr	r3, [pc, #332]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002706:	2b00      	cmp	r3, #0
 8002708:	d101      	bne.n	800270e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e098      	b.n	8002840 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800270e:	f000 f8a7 	bl	8002860 <HAL_RCC_GetSysClockFreq>
 8002712:	4602      	mov	r2, r0
 8002714:	4b4e      	ldr	r3, [pc, #312]	; (8002850 <HAL_RCC_ClockConfig+0x248>)
 8002716:	429a      	cmp	r2, r3
 8002718:	d909      	bls.n	800272e <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800271a:	4b4c      	ldr	r3, [pc, #304]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002722:	4a4a      	ldr	r2, [pc, #296]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 8002724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002728:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800272a:	2380      	movs	r3, #128	; 0x80
 800272c:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800272e:	4b47      	ldr	r3, [pc, #284]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	f023 0203 	bic.w	r2, r3, #3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	4944      	ldr	r1, [pc, #272]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 800273c:	4313      	orrs	r3, r2
 800273e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002740:	f7ff f986 	bl	8001a50 <HAL_GetTick>
 8002744:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002746:	e00a      	b.n	800275e <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002748:	f7ff f982 	bl	8001a50 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	f241 3288 	movw	r2, #5000	; 0x1388
 8002756:	4293      	cmp	r3, r2
 8002758:	d901      	bls.n	800275e <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e070      	b.n	8002840 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800275e:	4b3b      	ldr	r3, [pc, #236]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	f003 020c 	and.w	r2, r3, #12
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	429a      	cmp	r2, r3
 800276e:	d1eb      	bne.n	8002748 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0302 	and.w	r3, r3, #2
 8002778:	2b00      	cmp	r3, #0
 800277a:	d009      	beq.n	8002790 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800277c:	4b33      	ldr	r3, [pc, #204]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	4930      	ldr	r1, [pc, #192]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 800278a:	4313      	orrs	r3, r2
 800278c:	608b      	str	r3, [r1, #8]
 800278e:	e008      	b.n	80027a2 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	2b80      	cmp	r3, #128	; 0x80
 8002794:	d105      	bne.n	80027a2 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002796:	4b2d      	ldr	r3, [pc, #180]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	4a2c      	ldr	r2, [pc, #176]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 800279c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027a0:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027a2:	4b29      	ldr	r3, [pc, #164]	; (8002848 <HAL_RCC_ClockConfig+0x240>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 030f 	and.w	r3, r3, #15
 80027aa:	683a      	ldr	r2, [r7, #0]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d210      	bcs.n	80027d2 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027b0:	4b25      	ldr	r3, [pc, #148]	; (8002848 <HAL_RCC_ClockConfig+0x240>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f023 020f 	bic.w	r2, r3, #15
 80027b8:	4923      	ldr	r1, [pc, #140]	; (8002848 <HAL_RCC_ClockConfig+0x240>)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	4313      	orrs	r3, r2
 80027be:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027c0:	4b21      	ldr	r3, [pc, #132]	; (8002848 <HAL_RCC_ClockConfig+0x240>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 030f 	and.w	r3, r3, #15
 80027c8:	683a      	ldr	r2, [r7, #0]
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d001      	beq.n	80027d2 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e036      	b.n	8002840 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0304 	and.w	r3, r3, #4
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d008      	beq.n	80027f0 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027de:	4b1b      	ldr	r3, [pc, #108]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	4918      	ldr	r1, [pc, #96]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 80027ec:	4313      	orrs	r3, r2
 80027ee:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0308 	and.w	r3, r3, #8
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d009      	beq.n	8002810 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027fc:	4b13      	ldr	r3, [pc, #76]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	00db      	lsls	r3, r3, #3
 800280a:	4910      	ldr	r1, [pc, #64]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 800280c:	4313      	orrs	r3, r2
 800280e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002810:	f000 f826 	bl	8002860 <HAL_RCC_GetSysClockFreq>
 8002814:	4601      	mov	r1, r0
 8002816:	4b0d      	ldr	r3, [pc, #52]	; (800284c <HAL_RCC_ClockConfig+0x244>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	091b      	lsrs	r3, r3, #4
 800281c:	f003 030f 	and.w	r3, r3, #15
 8002820:	4a0c      	ldr	r2, [pc, #48]	; (8002854 <HAL_RCC_ClockConfig+0x24c>)
 8002822:	5cd3      	ldrb	r3, [r2, r3]
 8002824:	f003 031f 	and.w	r3, r3, #31
 8002828:	fa21 f303 	lsr.w	r3, r1, r3
 800282c:	4a0a      	ldr	r2, [pc, #40]	; (8002858 <HAL_RCC_ClockConfig+0x250>)
 800282e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002830:	4b0a      	ldr	r3, [pc, #40]	; (800285c <HAL_RCC_ClockConfig+0x254>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff f8bb 	bl	80019b0 <HAL_InitTick>
 800283a:	4603      	mov	r3, r0
 800283c:	73fb      	strb	r3, [r7, #15]

  return status;
 800283e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002840:	4618      	mov	r0, r3
 8002842:	3718      	adds	r7, #24
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	40022000 	.word	0x40022000
 800284c:	40021000 	.word	0x40021000
 8002850:	04c4b400 	.word	0x04c4b400
 8002854:	080086b0 	.word	0x080086b0
 8002858:	20000000 	.word	0x20000000
 800285c:	20000004 	.word	0x20000004

08002860 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002860:	b480      	push	{r7}
 8002862:	b089      	sub	sp, #36	; 0x24
 8002864:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002866:	2300      	movs	r3, #0
 8002868:	61fb      	str	r3, [r7, #28]
 800286a:	2300      	movs	r3, #0
 800286c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800286e:	4b3d      	ldr	r3, [pc, #244]	; (8002964 <HAL_RCC_GetSysClockFreq+0x104>)
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	f003 030c 	and.w	r3, r3, #12
 8002876:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002878:	4b3a      	ldr	r3, [pc, #232]	; (8002964 <HAL_RCC_GetSysClockFreq+0x104>)
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	f003 0303 	and.w	r3, r3, #3
 8002880:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d005      	beq.n	8002894 <HAL_RCC_GetSysClockFreq+0x34>
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	2b0c      	cmp	r3, #12
 800288c:	d121      	bne.n	80028d2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d11e      	bne.n	80028d2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002894:	4b33      	ldr	r3, [pc, #204]	; (8002964 <HAL_RCC_GetSysClockFreq+0x104>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0308 	and.w	r3, r3, #8
 800289c:	2b00      	cmp	r3, #0
 800289e:	d107      	bne.n	80028b0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80028a0:	4b30      	ldr	r3, [pc, #192]	; (8002964 <HAL_RCC_GetSysClockFreq+0x104>)
 80028a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028a6:	0a1b      	lsrs	r3, r3, #8
 80028a8:	f003 030f 	and.w	r3, r3, #15
 80028ac:	61fb      	str	r3, [r7, #28]
 80028ae:	e005      	b.n	80028bc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80028b0:	4b2c      	ldr	r3, [pc, #176]	; (8002964 <HAL_RCC_GetSysClockFreq+0x104>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	091b      	lsrs	r3, r3, #4
 80028b6:	f003 030f 	and.w	r3, r3, #15
 80028ba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80028bc:	4a2a      	ldr	r2, [pc, #168]	; (8002968 <HAL_RCC_GetSysClockFreq+0x108>)
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028c4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d10d      	bne.n	80028e8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028d0:	e00a      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	2b04      	cmp	r3, #4
 80028d6:	d102      	bne.n	80028de <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80028d8:	4b24      	ldr	r3, [pc, #144]	; (800296c <HAL_RCC_GetSysClockFreq+0x10c>)
 80028da:	61bb      	str	r3, [r7, #24]
 80028dc:	e004      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	2b08      	cmp	r3, #8
 80028e2:	d101      	bne.n	80028e8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80028e4:	4b22      	ldr	r3, [pc, #136]	; (8002970 <HAL_RCC_GetSysClockFreq+0x110>)
 80028e6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	2b0c      	cmp	r3, #12
 80028ec:	d133      	bne.n	8002956 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80028ee:	4b1d      	ldr	r3, [pc, #116]	; (8002964 <HAL_RCC_GetSysClockFreq+0x104>)
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	f003 0303 	and.w	r3, r3, #3
 80028f6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d002      	beq.n	8002904 <HAL_RCC_GetSysClockFreq+0xa4>
 80028fe:	2b03      	cmp	r3, #3
 8002900:	d003      	beq.n	800290a <HAL_RCC_GetSysClockFreq+0xaa>
 8002902:	e005      	b.n	8002910 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002904:	4b19      	ldr	r3, [pc, #100]	; (800296c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002906:	617b      	str	r3, [r7, #20]
      break;
 8002908:	e005      	b.n	8002916 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800290a:	4b19      	ldr	r3, [pc, #100]	; (8002970 <HAL_RCC_GetSysClockFreq+0x110>)
 800290c:	617b      	str	r3, [r7, #20]
      break;
 800290e:	e002      	b.n	8002916 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	617b      	str	r3, [r7, #20]
      break;
 8002914:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002916:	4b13      	ldr	r3, [pc, #76]	; (8002964 <HAL_RCC_GetSysClockFreq+0x104>)
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	091b      	lsrs	r3, r3, #4
 800291c:	f003 030f 	and.w	r3, r3, #15
 8002920:	3301      	adds	r3, #1
 8002922:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002924:	4b0f      	ldr	r3, [pc, #60]	; (8002964 <HAL_RCC_GetSysClockFreq+0x104>)
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	0a1b      	lsrs	r3, r3, #8
 800292a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800292e:	697a      	ldr	r2, [r7, #20]
 8002930:	fb02 f203 	mul.w	r2, r2, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	fbb2 f3f3 	udiv	r3, r2, r3
 800293a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800293c:	4b09      	ldr	r3, [pc, #36]	; (8002964 <HAL_RCC_GetSysClockFreq+0x104>)
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	0e5b      	lsrs	r3, r3, #25
 8002942:	f003 0303 	and.w	r3, r3, #3
 8002946:	3301      	adds	r3, #1
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800294c:	697a      	ldr	r2, [r7, #20]
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	fbb2 f3f3 	udiv	r3, r2, r3
 8002954:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002956:	69bb      	ldr	r3, [r7, #24]
}
 8002958:	4618      	mov	r0, r3
 800295a:	3724      	adds	r7, #36	; 0x24
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr
 8002964:	40021000 	.word	0x40021000
 8002968:	080086c0 	.word	0x080086c0
 800296c:	00f42400 	.word	0x00f42400
 8002970:	007a1200 	.word	0x007a1200

08002974 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b086      	sub	sp, #24
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800297c:	2300      	movs	r3, #0
 800297e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002980:	4b27      	ldr	r3, [pc, #156]	; (8002a20 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002982:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002984:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d003      	beq.n	8002994 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800298c:	f7ff f952 	bl	8001c34 <HAL_PWREx_GetVoltageRange>
 8002990:	6178      	str	r0, [r7, #20]
 8002992:	e014      	b.n	80029be <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002994:	4b22      	ldr	r3, [pc, #136]	; (8002a20 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002998:	4a21      	ldr	r2, [pc, #132]	; (8002a20 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800299a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800299e:	6593      	str	r3, [r2, #88]	; 0x58
 80029a0:	4b1f      	ldr	r3, [pc, #124]	; (8002a20 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80029a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029a8:	60fb      	str	r3, [r7, #12]
 80029aa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80029ac:	f7ff f942 	bl	8001c34 <HAL_PWREx_GetVoltageRange>
 80029b0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80029b2:	4b1b      	ldr	r3, [pc, #108]	; (8002a20 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80029b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029b6:	4a1a      	ldr	r2, [pc, #104]	; (8002a20 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80029b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029bc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029c4:	d10b      	bne.n	80029de <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2b80      	cmp	r3, #128	; 0x80
 80029ca:	d913      	bls.n	80029f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2ba0      	cmp	r3, #160	; 0xa0
 80029d0:	d902      	bls.n	80029d8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80029d2:	2302      	movs	r3, #2
 80029d4:	613b      	str	r3, [r7, #16]
 80029d6:	e00d      	b.n	80029f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80029d8:	2301      	movs	r3, #1
 80029da:	613b      	str	r3, [r7, #16]
 80029dc:	e00a      	b.n	80029f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2b7f      	cmp	r3, #127	; 0x7f
 80029e2:	d902      	bls.n	80029ea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80029e4:	2302      	movs	r3, #2
 80029e6:	613b      	str	r3, [r7, #16]
 80029e8:	e004      	b.n	80029f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2b70      	cmp	r3, #112	; 0x70
 80029ee:	d101      	bne.n	80029f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80029f0:	2301      	movs	r3, #1
 80029f2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80029f4:	4b0b      	ldr	r3, [pc, #44]	; (8002a24 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f023 020f 	bic.w	r2, r3, #15
 80029fc:	4909      	ldr	r1, [pc, #36]	; (8002a24 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002a04:	4b07      	ldr	r3, [pc, #28]	; (8002a24 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 030f 	and.w	r3, r3, #15
 8002a0c:	693a      	ldr	r2, [r7, #16]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d001      	beq.n	8002a16 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e000      	b.n	8002a18 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3718      	adds	r7, #24
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	40021000 	.word	0x40021000
 8002a24:	40022000 	.word	0x40022000

08002a28 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b087      	sub	sp, #28
 8002a2c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8002a32:	4b2d      	ldr	r3, [pc, #180]	; (8002ae8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	f003 0303 	and.w	r3, r3, #3
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d118      	bne.n	8002a70 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002a3e:	4b2a      	ldr	r3, [pc, #168]	; (8002ae8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0308 	and.w	r3, r3, #8
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d107      	bne.n	8002a5a <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002a4a:	4b27      	ldr	r3, [pc, #156]	; (8002ae8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002a4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a50:	0a1b      	lsrs	r3, r3, #8
 8002a52:	f003 030f 	and.w	r3, r3, #15
 8002a56:	617b      	str	r3, [r7, #20]
 8002a58:	e005      	b.n	8002a66 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002a5a:	4b23      	ldr	r3, [pc, #140]	; (8002ae8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	091b      	lsrs	r3, r3, #4
 8002a60:	f003 030f 	and.w	r3, r3, #15
 8002a64:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002a66:	4a21      	ldr	r2, [pc, #132]	; (8002aec <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a6e:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a70:	4b1d      	ldr	r3, [pc, #116]	; (8002ae8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	f003 0303 	and.w	r3, r3, #3
 8002a78:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d002      	beq.n	8002a86 <RCC_GetSysClockFreqFromPLLSource+0x5e>
 8002a80:	2b03      	cmp	r3, #3
 8002a82:	d003      	beq.n	8002a8c <RCC_GetSysClockFreqFromPLLSource+0x64>
 8002a84:	e005      	b.n	8002a92 <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002a86:	4b1a      	ldr	r3, [pc, #104]	; (8002af0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8002a88:	613b      	str	r3, [r7, #16]
    break;
 8002a8a:	e005      	b.n	8002a98 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002a8c:	4b19      	ldr	r3, [pc, #100]	; (8002af4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002a8e:	613b      	str	r3, [r7, #16]
    break;
 8002a90:	e002      	b.n	8002a98 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	613b      	str	r3, [r7, #16]
    break;
 8002a96:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a98:	4b13      	ldr	r3, [pc, #76]	; (8002ae8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	091b      	lsrs	r3, r3, #4
 8002a9e:	f003 030f 	and.w	r3, r3, #15
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002aa6:	4b10      	ldr	r3, [pc, #64]	; (8002ae8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	0a1b      	lsrs	r3, r3, #8
 8002aac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ab0:	693a      	ldr	r2, [r7, #16]
 8002ab2:	fb02 f203 	mul.w	r2, r2, r3
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002abc:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002abe:	4b0a      	ldr	r3, [pc, #40]	; (8002ae8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002ac0:	68db      	ldr	r3, [r3, #12]
 8002ac2:	0e5b      	lsrs	r3, r3, #25
 8002ac4:	f003 0303 	and.w	r3, r3, #3
 8002ac8:	3301      	adds	r3, #1
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002ace:	693a      	ldr	r2, [r7, #16]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ad6:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002ad8:	683b      	ldr	r3, [r7, #0]
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	371c      	adds	r7, #28
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	080086c0 	.word	0x080086c0
 8002af0:	00f42400 	.word	0x00f42400
 8002af4:	007a1200 	.word	0x007a1200

08002af8 <arm_std_f32>:
 8002af8:	2901      	cmp	r1, #1
 8002afa:	d97d      	bls.n	8002bf8 <arm_std_f32+0x100>
 8002afc:	b530      	push	{r4, r5, lr}
 8002afe:	ed2d 8b02 	vpush	{d8}
 8002b02:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8002c08 <arm_std_f32+0x110>
 8002b06:	088d      	lsrs	r5, r1, #2
 8002b08:	b083      	sub	sp, #12
 8002b0a:	eef0 4a47 	vmov.f32	s9, s14
 8002b0e:	d028      	beq.n	8002b62 <arm_std_f32+0x6a>
 8002b10:	f100 0310 	add.w	r3, r0, #16
 8002b14:	462c      	mov	r4, r5
 8002b16:	ed53 7a04 	vldr	s15, [r3, #-16]
 8002b1a:	ed13 5a03 	vldr	s10, [r3, #-12]
 8002b1e:	ed53 5a02 	vldr	s11, [r3, #-8]
 8002b22:	ed13 6a01 	vldr	s12, [r3, #-4]
 8002b26:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8002b2a:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8002b2e:	ee36 7a87 	vadd.f32	s14, s13, s14
 8002b32:	ee65 6a05 	vmul.f32	s13, s10, s10
 8002b36:	ee77 7a85 	vadd.f32	s15, s15, s10
 8002b3a:	ee76 6a87 	vadd.f32	s13, s13, s14
 8002b3e:	ee25 7aa5 	vmul.f32	s14, s11, s11
 8002b42:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8002b46:	ee77 6a26 	vadd.f32	s13, s14, s13
 8002b4a:	ee26 7a06 	vmul.f32	s14, s12, s12
 8002b4e:	3c01      	subs	r4, #1
 8002b50:	ee77 4a86 	vadd.f32	s9, s15, s12
 8002b54:	ee37 7a26 	vadd.f32	s14, s14, s13
 8002b58:	f103 0310 	add.w	r3, r3, #16
 8002b5c:	d1db      	bne.n	8002b16 <arm_std_f32+0x1e>
 8002b5e:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 8002b62:	f011 0303 	ands.w	r3, r1, #3
 8002b66:	d01b      	beq.n	8002ba0 <arm_std_f32+0xa8>
 8002b68:	edd0 7a00 	vldr	s15, [r0]
 8002b6c:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8002b70:	3b01      	subs	r3, #1
 8002b72:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8002b76:	ee37 7a26 	vadd.f32	s14, s14, s13
 8002b7a:	d011      	beq.n	8002ba0 <arm_std_f32+0xa8>
 8002b7c:	edd0 7a01 	vldr	s15, [r0, #4]
 8002b80:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8002b8a:	ee37 7a26 	vadd.f32	s14, s14, s13
 8002b8e:	d007      	beq.n	8002ba0 <arm_std_f32+0xa8>
 8002b90:	edd0 7a02 	vldr	s15, [r0, #8]
 8002b94:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8002b98:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8002b9c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8002ba0:	ee07 1a90 	vmov	s15, r1
 8002ba4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ba8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8002bac:	ee37 6ac6 	vsub.f32	s12, s15, s12
 8002bb0:	eec4 6aa7 	vdiv.f32	s13, s9, s15
 8002bb4:	eec7 5a86 	vdiv.f32	s11, s15, s12
 8002bb8:	ee87 0a06 	vdiv.f32	s0, s14, s12
 8002bbc:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8002bc0:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8002bc4:	ee30 0a66 	vsub.f32	s0, s0, s13
 8002bc8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8002bcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd0:	db0c      	blt.n	8002bec <arm_std_f32+0xf4>
 8002bd2:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8002bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bda:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8002bde:	d40e      	bmi.n	8002bfe <arm_std_f32+0x106>
 8002be0:	ed82 8a00 	vstr	s16, [r2]
 8002be4:	b003      	add	sp, #12
 8002be6:	ecbd 8b02 	vpop	{d8}
 8002bea:	bd30      	pop	{r4, r5, pc}
 8002bec:	2300      	movs	r3, #0
 8002bee:	6013      	str	r3, [r2, #0]
 8002bf0:	b003      	add	sp, #12
 8002bf2:	ecbd 8b02 	vpop	{d8}
 8002bf6:	bd30      	pop	{r4, r5, pc}
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	6013      	str	r3, [r2, #0]
 8002bfc:	4770      	bx	lr
 8002bfe:	9201      	str	r2, [sp, #4]
 8002c00:	f004 fd3c 	bl	800767c <sqrtf>
 8002c04:	9a01      	ldr	r2, [sp, #4]
 8002c06:	e7eb      	b.n	8002be0 <arm_std_f32+0xe8>
 8002c08:	00000000 	.word	0x00000000

08002c0c <arm_mean_f32>:
 8002c0c:	b430      	push	{r4, r5}
 8002c0e:	088d      	lsrs	r5, r1, #2
 8002c10:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8002c84 <arm_mean_f32+0x78>
 8002c14:	d018      	beq.n	8002c48 <arm_mean_f32+0x3c>
 8002c16:	f100 0310 	add.w	r3, r0, #16
 8002c1a:	462c      	mov	r4, r5
 8002c1c:	ed53 5a04 	vldr	s11, [r3, #-16]
 8002c20:	ed13 6a03 	vldr	s12, [r3, #-12]
 8002c24:	ed53 6a02 	vldr	s13, [r3, #-8]
 8002c28:	ed13 7a01 	vldr	s14, [r3, #-4]
 8002c2c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8002c30:	3c01      	subs	r4, #1
 8002c32:	ee77 7a86 	vadd.f32	s15, s15, s12
 8002c36:	f103 0310 	add.w	r3, r3, #16
 8002c3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c3e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c42:	d1eb      	bne.n	8002c1c <arm_mean_f32+0x10>
 8002c44:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 8002c48:	f011 0303 	ands.w	r3, r1, #3
 8002c4c:	d00f      	beq.n	8002c6e <arm_mean_f32+0x62>
 8002c4e:	ed90 7a00 	vldr	s14, [r0]
 8002c52:	3b01      	subs	r3, #1
 8002c54:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c58:	d009      	beq.n	8002c6e <arm_mean_f32+0x62>
 8002c5a:	ed90 7a01 	vldr	s14, [r0, #4]
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c64:	bf1c      	itt	ne
 8002c66:	ed90 7a02 	vldrne	s14, [r0, #8]
 8002c6a:	ee77 7a87 	vaddne.f32	s15, s15, s14
 8002c6e:	ee07 1a10 	vmov	s14, r1
 8002c72:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002c76:	bc30      	pop	{r4, r5}
 8002c78:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002c7c:	edc2 6a00 	vstr	s13, [r2]
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	00000000 	.word	0x00000000

08002c88 <arm_correlate_f32>:
 8002c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c8c:	4299      	cmp	r1, r3
 8002c8e:	b08d      	sub	sp, #52	; 0x34
 8002c90:	f0c0 824c 	bcc.w	800312c <arm_correlate_f32+0x4a4>
 8002c94:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8002c96:	eba1 0c03 	sub.w	ip, r1, r3
 8002c9a:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
 8002c9e:	f04f 0e04 	mov.w	lr, #4
 8002ca2:	f103 4480 	add.w	r4, r3, #1073741824	; 0x40000000
 8002ca6:	3101      	adds	r1, #1
 8002ca8:	1ac9      	subs	r1, r1, r3
 8002caa:	3c01      	subs	r4, #1
 8002cac:	1e5e      	subs	r6, r3, #1
 8002cae:	9102      	str	r1, [sp, #8]
 8002cb0:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 8002cb4:	f000 8294 	beq.w	80031e0 <arm_correlate_f32+0x558>
 8002cb8:	eddf 7a53 	vldr	s15, [pc, #332]	; 8002e08 <arm_correlate_f32+0x180>
 8002cbc:	f1a1 0804 	sub.w	r8, r1, #4
 8002cc0:	46e1      	mov	r9, ip
 8002cc2:	4605      	mov	r5, r0
 8002cc4:	2401      	movs	r4, #1
 8002cc6:	f014 0703 	ands.w	r7, r4, #3
 8002cca:	d01b      	beq.n	8002d04 <arm_correlate_f32+0x7c>
 8002ccc:	ed91 7a00 	vldr	s14, [r1]
 8002cd0:	edd5 6a00 	vldr	s13, [r5]
 8002cd4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002cd8:	3f01      	subs	r7, #1
 8002cda:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002cde:	d011      	beq.n	8002d04 <arm_correlate_f32+0x7c>
 8002ce0:	ed91 7a01 	vldr	s14, [r1, #4]
 8002ce4:	edd5 6a01 	vldr	s13, [r5, #4]
 8002ce8:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002cec:	2f01      	cmp	r7, #1
 8002cee:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002cf2:	d007      	beq.n	8002d04 <arm_correlate_f32+0x7c>
 8002cf4:	ed95 7a02 	vldr	s14, [r5, #8]
 8002cf8:	edd1 6a02 	vldr	s13, [r1, #8]
 8002cfc:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002d00:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002d04:	1c67      	adds	r7, r4, #1
 8002d06:	42bb      	cmp	r3, r7
 8002d08:	edc9 7a00 	vstr	s15, [r9]
 8002d0c:	4641      	mov	r1, r8
 8002d0e:	44f1      	add	r9, lr
 8002d10:	d03a      	beq.n	8002d88 <arm_correlate_f32+0x100>
 8002d12:	ea5f 0a97 	movs.w	sl, r7, lsr #2
 8002d16:	f000 8267 	beq.w	80031e8 <arm_correlate_f32+0x560>
 8002d1a:	ea4f 1a0a 	mov.w	sl, sl, lsl #4
 8002d1e:	f100 0110 	add.w	r1, r0, #16
 8002d22:	eddf 7a39 	vldr	s15, [pc, #228]	; 8002e08 <arm_correlate_f32+0x180>
 8002d26:	eb01 050a 	add.w	r5, r1, sl
 8002d2a:	f108 0410 	add.w	r4, r8, #16
 8002d2e:	ed11 7a04 	vldr	s14, [r1, #-16]
 8002d32:	ed54 3a04 	vldr	s7, [r4, #-16]
 8002d36:	ed11 6a03 	vldr	s12, [r1, #-12]
 8002d3a:	ed14 4a03 	vldr	s8, [r4, #-12]
 8002d3e:	ed51 6a02 	vldr	s13, [r1, #-8]
 8002d42:	ed54 4a02 	vldr	s9, [r4, #-8]
 8002d46:	ed51 5a01 	vldr	s11, [r1, #-4]
 8002d4a:	ed14 5a01 	vldr	s10, [r4, #-4]
 8002d4e:	ee27 7a23 	vmul.f32	s14, s14, s7
 8002d52:	ee26 6a04 	vmul.f32	s12, s12, s8
 8002d56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d5a:	ee26 7aa4 	vmul.f32	s14, s13, s9
 8002d5e:	ee76 7a27 	vadd.f32	s15, s12, s15
 8002d62:	ee65 6a85 	vmul.f32	s13, s11, s10
 8002d66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d6a:	3110      	adds	r1, #16
 8002d6c:	428d      	cmp	r5, r1
 8002d6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d72:	f104 0410 	add.w	r4, r4, #16
 8002d76:	d1da      	bne.n	8002d2e <arm_correlate_f32+0xa6>
 8002d78:	eb00 050a 	add.w	r5, r0, sl
 8002d7c:	eb08 010a 	add.w	r1, r8, sl
 8002d80:	f1a8 0804 	sub.w	r8, r8, #4
 8002d84:	463c      	mov	r4, r7
 8002d86:	e79e      	b.n	8002cc6 <arm_correlate_f32+0x3e>
 8002d88:	2b03      	cmp	r3, #3
 8002d8a:	fb0e cc04 	mla	ip, lr, r4, ip
 8002d8e:	f240 81dd 	bls.w	800314c <arm_correlate_f32+0x4c4>
 8002d92:	9b02      	ldr	r3, [sp, #8]
 8002d94:	0899      	lsrs	r1, r3, #2
 8002d96:	9103      	str	r1, [sp, #12]
 8002d98:	f000 8220 	beq.w	80031dc <arm_correlate_f32+0x554>
 8002d9c:	08bb      	lsrs	r3, r7, #2
 8002d9e:	f007 0403 	and.w	r4, r7, #3
 8002da2:	9300      	str	r3, [sp, #0]
 8002da4:	011b      	lsls	r3, r3, #4
 8002da6:	f103 0b0c 	add.w	fp, r3, #12
 8002daa:	18d5      	adds	r5, r2, r3
 8002dac:	1e63      	subs	r3, r4, #1
 8002dae:	0109      	lsls	r1, r1, #4
 8002db0:	9306      	str	r3, [sp, #24]
 8002db2:	f100 080c 	add.w	r8, r0, #12
 8002db6:	9401      	str	r4, [sp, #4]
 8002db8:	9104      	str	r1, [sp, #16]
 8002dba:	ea4f 048e 	mov.w	r4, lr, lsl #2
 8002dbe:	4441      	add	r1, r8
 8002dc0:	f102 0310 	add.w	r3, r2, #16
 8002dc4:	e9cd 6009 	strd	r6, r0, [sp, #36]	; 0x24
 8002dc8:	9e06      	ldr	r6, [sp, #24]
 8002dca:	9405      	str	r4, [sp, #20]
 8002dcc:	e9cd 7c07 	strd	r7, ip, [sp, #28]
 8002dd0:	eb0c 0a4e 	add.w	sl, ip, lr, lsl #1
 8002dd4:	46e1      	mov	r9, ip
 8002dd6:	4483      	add	fp, r0
 8002dd8:	460f      	mov	r7, r1
 8002dda:	920b      	str	r2, [sp, #44]	; 0x2c
 8002ddc:	469c      	mov	ip, r3
 8002dde:	ed9f 6a0a 	vldr	s12, [pc, #40]	; 8002e08 <arm_correlate_f32+0x180>
 8002de2:	ed58 1a03 	vldr	s3, [r8, #-12]
 8002de6:	ed18 2a02 	vldr	s4, [r8, #-8]
 8002dea:	ed58 2a01 	vldr	s5, [r8, #-4]
 8002dee:	ed98 0a00 	vldr	s0, [r8]
 8002df2:	9900      	ldr	r1, [sp, #0]
 8002df4:	eef0 5a46 	vmov.f32	s11, s12
 8002df8:	eeb0 5a46 	vmov.f32	s10, s12
 8002dfc:	eef0 4a46 	vmov.f32	s9, s12
 8002e00:	4663      	mov	r3, ip
 8002e02:	4642      	mov	r2, r8
 8002e04:	e005      	b.n	8002e12 <arm_correlate_f32+0x18a>
 8002e06:	bf00      	nop
 8002e08:	00000000 	.word	0x00000000
 8002e0c:	ed90 0a04 	vldr	s0, [r0, #16]
 8002e10:	3210      	adds	r2, #16
 8002e12:	ed53 6a04 	vldr	s13, [r3, #-16]
 8002e16:	ed13 7a03 	vldr	s14, [r3, #-12]
 8002e1a:	ed53 7a02 	vldr	s15, [r3, #-8]
 8002e1e:	ed13 1a01 	vldr	s2, [r3, #-4]
 8002e22:	ee62 3a26 	vmul.f32	s7, s4, s13
 8002e26:	ee22 4aa6 	vmul.f32	s8, s5, s13
 8002e2a:	ee61 0aa6 	vmul.f32	s1, s3, s13
 8002e2e:	edd2 1a01 	vldr	s3, [r2, #4]
 8002e32:	ee66 6a80 	vmul.f32	s13, s13, s0
 8002e36:	ee22 3a07 	vmul.f32	s6, s4, s14
 8002e3a:	ee33 5a85 	vadd.f32	s10, s7, s10
 8002e3e:	ee74 5a25 	vadd.f32	s11, s8, s11
 8002e42:	ee62 3a87 	vmul.f32	s7, s5, s14
 8002e46:	ee20 4a07 	vmul.f32	s8, s0, s14
 8002e4a:	ee70 4aa4 	vadd.f32	s9, s1, s9
 8002e4e:	ee36 6a86 	vadd.f32	s12, s13, s12
 8002e52:	ed92 2a02 	vldr	s4, [r2, #8]
 8002e56:	ee27 7a21 	vmul.f32	s14, s14, s3
 8002e5a:	ee73 3a85 	vadd.f32	s7, s7, s10
 8002e5e:	ee37 7a06 	vadd.f32	s14, s14, s12
 8002e62:	ee20 5a27 	vmul.f32	s10, s0, s15
 8002e66:	ee33 3a24 	vadd.f32	s6, s6, s9
 8002e6a:	ee34 4a25 	vadd.f32	s8, s8, s11
 8002e6e:	ee62 4aa7 	vmul.f32	s9, s5, s15
 8002e72:	ee61 5aa7 	vmul.f32	s11, s3, s15
 8002e76:	edd2 2a03 	vldr	s5, [r2, #12]
 8002e7a:	ee67 7a82 	vmul.f32	s15, s15, s4
 8002e7e:	ee35 5a23 	vadd.f32	s10, s10, s7
 8002e82:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002e86:	ee74 4a83 	vadd.f32	s9, s9, s6
 8002e8a:	ee20 0a01 	vmul.f32	s0, s0, s2
 8002e8e:	ee61 3a81 	vmul.f32	s7, s3, s2
 8002e92:	ee75 5a84 	vadd.f32	s11, s11, s8
 8002e96:	ee22 7a01 	vmul.f32	s14, s4, s2
 8002e9a:	ee21 6a22 	vmul.f32	s12, s2, s5
 8002e9e:	3901      	subs	r1, #1
 8002ea0:	f103 0310 	add.w	r3, r3, #16
 8002ea4:	ee70 4a24 	vadd.f32	s9, s0, s9
 8002ea8:	ee33 5a85 	vadd.f32	s10, s7, s10
 8002eac:	ee77 5a25 	vadd.f32	s11, s14, s11
 8002eb0:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002eb4:	4610      	mov	r0, r2
 8002eb6:	d1a9      	bne.n	8002e0c <arm_correlate_f32+0x184>
 8002eb8:	9b01      	ldr	r3, [sp, #4]
 8002eba:	b3f3      	cbz	r3, 8002f3a <arm_correlate_f32+0x2b2>
 8002ebc:	edd5 7a00 	vldr	s15, [r5]
 8002ec0:	ed9b 4a00 	vldr	s8, [fp]
 8002ec4:	ee61 6aa7 	vmul.f32	s13, s3, s15
 8002ec8:	ee62 3a27 	vmul.f32	s7, s4, s15
 8002ecc:	ee22 7aa7 	vmul.f32	s14, s5, s15
 8002ed0:	ee64 7a27 	vmul.f32	s15, s8, s15
 8002ed4:	ee74 4aa6 	vadd.f32	s9, s9, s13
 8002ed8:	ee35 5a23 	vadd.f32	s10, s10, s7
 8002edc:	ee75 5a87 	vadd.f32	s11, s11, s14
 8002ee0:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002ee4:	b34e      	cbz	r6, 8002f3a <arm_correlate_f32+0x2b2>
 8002ee6:	edd5 7a01 	vldr	s15, [r5, #4]
 8002eea:	eddb 6a01 	vldr	s13, [fp, #4]
 8002eee:	ee22 7a27 	vmul.f32	s14, s4, s15
 8002ef2:	ee22 3aa7 	vmul.f32	s6, s5, s15
 8002ef6:	ee67 3a84 	vmul.f32	s7, s15, s8
 8002efa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002efe:	2e01      	cmp	r6, #1
 8002f00:	ee74 4a87 	vadd.f32	s9, s9, s14
 8002f04:	ee35 5a03 	vadd.f32	s10, s10, s6
 8002f08:	ee75 5aa3 	vadd.f32	s11, s11, s7
 8002f0c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f10:	d013      	beq.n	8002f3a <arm_correlate_f32+0x2b2>
 8002f12:	ed95 7a02 	vldr	s14, [r5, #8]
 8002f16:	eddb 3a02 	vldr	s7, [fp, #8]
 8002f1a:	ee62 7a87 	vmul.f32	s15, s5, s14
 8002f1e:	ee27 4a04 	vmul.f32	s8, s14, s8
 8002f22:	ee67 6a26 	vmul.f32	s13, s14, s13
 8002f26:	ee27 7a23 	vmul.f32	s14, s14, s7
 8002f2a:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8002f2e:	ee35 5a04 	vadd.f32	s10, s10, s8
 8002f32:	ee75 5aa6 	vadd.f32	s11, s11, s13
 8002f36:	ee36 6a07 	vadd.f32	s12, s12, s14
 8002f3a:	f108 0810 	add.w	r8, r8, #16
 8002f3e:	eb09 020e 	add.w	r2, r9, lr
 8002f42:	eb0a 030e 	add.w	r3, sl, lr
 8002f46:	4547      	cmp	r7, r8
 8002f48:	edc9 4a00 	vstr	s9, [r9]
 8002f4c:	f10b 0b10 	add.w	fp, fp, #16
 8002f50:	ed82 5a00 	vstr	s10, [r2]
 8002f54:	44a1      	add	r9, r4
 8002f56:	edca 5a00 	vstr	s11, [sl]
 8002f5a:	ed83 6a00 	vstr	s12, [r3]
 8002f5e:	44a2      	add	sl, r4
 8002f60:	f47f af3d 	bne.w	8002dde <arm_correlate_f32+0x156>
 8002f64:	e9dd 7c07 	ldrd	r7, ip, [sp, #28]
 8002f68:	e9dd 6009 	ldrd	r6, r0, [sp, #36]	; 0x24
 8002f6c:	9b03      	ldr	r3, [sp, #12]
 8002f6e:	9c05      	ldr	r4, [sp, #20]
 8002f70:	9904      	ldr	r1, [sp, #16]
 8002f72:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002f74:	fb04 cc03 	mla	ip, r4, r3, ip
 8002f78:	4401      	add	r1, r0
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	460d      	mov	r5, r1
 8002f7e:	9303      	str	r3, [sp, #12]
 8002f80:	9b02      	ldr	r3, [sp, #8]
 8002f82:	f013 0303 	ands.w	r3, r3, #3
 8002f86:	9301      	str	r3, [sp, #4]
 8002f88:	d071      	beq.n	800306e <arm_correlate_f32+0x3e6>
 8002f8a:	9903      	ldr	r1, [sp, #12]
 8002f8c:	9205      	str	r2, [sp, #20]
 8002f8e:	f007 0403 	and.w	r4, r7, #3
 8002f92:	ea4f 0b97 	mov.w	fp, r7, lsr #2
 8002f96:	1c4f      	adds	r7, r1, #1
 8002f98:	1859      	adds	r1, r3, r1
 8002f9a:	1d03      	adds	r3, r0, #4
 8002f9c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8002fa0:	9400      	str	r4, [sp, #0]
 8002fa2:	f102 0110 	add.w	r1, r2, #16
 8002fa6:	ea4f 1a0b 	mov.w	sl, fp, lsl #4
 8002faa:	3c01      	subs	r4, #1
 8002fac:	e9cd 6003 	strd	r6, r0, [sp, #12]
 8002fb0:	eb02 090a 	add.w	r9, r2, sl
 8002fb4:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8002fb8:	46e0      	mov	r8, ip
 8002fba:	4618      	mov	r0, r3
 8002fbc:	460e      	mov	r6, r1
 8002fbe:	4622      	mov	r2, r4
 8002fc0:	ed5f 7a6f 	vldr	s15, [pc, #-444]	; 8002e08 <arm_correlate_f32+0x180>
 8002fc4:	f105 0110 	add.w	r1, r5, #16
 8002fc8:	4633      	mov	r3, r6
 8002fca:	465c      	mov	r4, fp
 8002fcc:	ed11 7a04 	vldr	s14, [r1, #-16]
 8002fd0:	ed53 3a04 	vldr	s7, [r3, #-16]
 8002fd4:	ed11 6a03 	vldr	s12, [r1, #-12]
 8002fd8:	ed13 4a03 	vldr	s8, [r3, #-12]
 8002fdc:	ed51 6a02 	vldr	s13, [r1, #-8]
 8002fe0:	ed53 4a02 	vldr	s9, [r3, #-8]
 8002fe4:	ed51 5a01 	vldr	s11, [r1, #-4]
 8002fe8:	ed13 5a01 	vldr	s10, [r3, #-4]
 8002fec:	ee27 7a23 	vmul.f32	s14, s14, s7
 8002ff0:	ee26 6a04 	vmul.f32	s12, s12, s8
 8002ff4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ff8:	ee26 7aa4 	vmul.f32	s14, s13, s9
 8002ffc:	ee76 7a27 	vadd.f32	s15, s12, s15
 8003000:	ee65 6a85 	vmul.f32	s13, s11, s10
 8003004:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003008:	3c01      	subs	r4, #1
 800300a:	f101 0110 	add.w	r1, r1, #16
 800300e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003012:	f103 0310 	add.w	r3, r3, #16
 8003016:	d1d9      	bne.n	8002fcc <arm_correlate_f32+0x344>
 8003018:	9b00      	ldr	r3, [sp, #0]
 800301a:	4455      	add	r5, sl
 800301c:	b1d3      	cbz	r3, 8003054 <arm_correlate_f32+0x3cc>
 800301e:	ed99 7a00 	vldr	s14, [r9]
 8003022:	edd5 6a00 	vldr	s13, [r5]
 8003026:	ee27 7a26 	vmul.f32	s14, s14, s13
 800302a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800302e:	b18a      	cbz	r2, 8003054 <arm_correlate_f32+0x3cc>
 8003030:	ed99 7a01 	vldr	s14, [r9, #4]
 8003034:	edd5 6a01 	vldr	s13, [r5, #4]
 8003038:	ee27 7a26 	vmul.f32	s14, s14, s13
 800303c:	2a01      	cmp	r2, #1
 800303e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003042:	d007      	beq.n	8003054 <arm_correlate_f32+0x3cc>
 8003044:	ed95 7a02 	vldr	s14, [r5, #8]
 8003048:	edd9 6a02 	vldr	s13, [r9, #8]
 800304c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003050:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003054:	463d      	mov	r5, r7
 8003056:	3704      	adds	r7, #4
 8003058:	42b8      	cmp	r0, r7
 800305a:	edc8 7a00 	vstr	s15, [r8]
 800305e:	44f0      	add	r8, lr
 8003060:	d1ae      	bne.n	8002fc0 <arm_correlate_f32+0x338>
 8003062:	9b01      	ldr	r3, [sp, #4]
 8003064:	9a05      	ldr	r2, [sp, #20]
 8003066:	e9dd 6003 	ldrd	r6, r0, [sp, #12]
 800306a:	fb0e cc03 	mla	ip, lr, r3, ip
 800306e:	9b02      	ldr	r3, [sp, #8]
 8003070:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8003074:	08b5      	lsrs	r5, r6, #2
 8003076:	ed5f 5a9c 	vldr	s11, [pc, #-624]	; 8002e08 <arm_correlate_f32+0x180>
 800307a:	f000 80ac 	beq.w	80031d6 <arm_correlate_f32+0x54e>
 800307e:	f100 0110 	add.w	r1, r0, #16
 8003082:	f102 0310 	add.w	r3, r2, #16
 8003086:	462c      	mov	r4, r5
 8003088:	ed51 6a04 	vldr	s13, [r1, #-16]
 800308c:	ed53 3a04 	vldr	s7, [r3, #-16]
 8003090:	ed11 7a03 	vldr	s14, [r1, #-12]
 8003094:	ed13 4a03 	vldr	s8, [r3, #-12]
 8003098:	ed51 7a02 	vldr	s15, [r1, #-8]
 800309c:	ed53 4a02 	vldr	s9, [r3, #-8]
 80030a0:	ed11 6a01 	vldr	s12, [r1, #-4]
 80030a4:	ed13 5a01 	vldr	s10, [r3, #-4]
 80030a8:	ee66 6aa3 	vmul.f32	s13, s13, s7
 80030ac:	ee27 7a04 	vmul.f32	s14, s14, s8
 80030b0:	ee76 6aa5 	vadd.f32	s13, s13, s11
 80030b4:	ee67 7aa4 	vmul.f32	s15, s15, s9
 80030b8:	ee37 7a26 	vadd.f32	s14, s14, s13
 80030bc:	ee66 6a05 	vmul.f32	s13, s12, s10
 80030c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80030c4:	3c01      	subs	r4, #1
 80030c6:	f101 0110 	add.w	r1, r1, #16
 80030ca:	ee76 5aa7 	vadd.f32	s11, s13, s15
 80030ce:	f103 0310 	add.w	r3, r3, #16
 80030d2:	d1d9      	bne.n	8003088 <arm_correlate_f32+0x400>
 80030d4:	012d      	lsls	r5, r5, #4
 80030d6:	1941      	adds	r1, r0, r5
 80030d8:	4415      	add	r5, r2
 80030da:	f016 0303 	ands.w	r3, r6, #3
 80030de:	d01b      	beq.n	8003118 <arm_correlate_f32+0x490>
 80030e0:	edd5 7a00 	vldr	s15, [r5]
 80030e4:	ed91 7a00 	vldr	s14, [r1]
 80030e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030ec:	3b01      	subs	r3, #1
 80030ee:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80030f2:	d011      	beq.n	8003118 <arm_correlate_f32+0x490>
 80030f4:	edd5 7a01 	vldr	s15, [r5, #4]
 80030f8:	ed91 7a01 	vldr	s14, [r1, #4]
 80030fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003100:	2b01      	cmp	r3, #1
 8003102:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8003106:	d007      	beq.n	8003118 <arm_correlate_f32+0x490>
 8003108:	edd1 7a02 	vldr	s15, [r1, #8]
 800310c:	ed95 7a02 	vldr	s14, [r5, #8]
 8003110:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003114:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8003118:	3e01      	subs	r6, #1
 800311a:	edcc 5a00 	vstr	s11, [ip]
 800311e:	f100 0004 	add.w	r0, r0, #4
 8003122:	44f4      	add	ip, lr
 8003124:	d1a6      	bne.n	8003074 <arm_correlate_f32+0x3ec>
 8003126:	b00d      	add	sp, #52	; 0x34
 8003128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800312c:	f103 4480 	add.w	r4, r3, #1073741824	; 0x40000000
 8003130:	4606      	mov	r6, r0
 8003132:	3c02      	subs	r4, #2
 8003134:	4610      	mov	r0, r2
 8003136:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8003138:	440c      	add	r4, r1
 800313a:	460d      	mov	r5, r1
 800313c:	eb02 0c84 	add.w	ip, r2, r4, lsl #2
 8003140:	4619      	mov	r1, r3
 8003142:	4632      	mov	r2, r6
 8003144:	f06f 0e03 	mvn.w	lr, #3
 8003148:	462b      	mov	r3, r5
 800314a:	e5aa      	b.n	8002ca2 <arm_correlate_f32+0x1a>
 800314c:	9902      	ldr	r1, [sp, #8]
 800314e:	2900      	cmp	r1, #0
 8003150:	d090      	beq.n	8003074 <arm_correlate_f32+0x3ec>
 8003152:	9902      	ldr	r1, [sp, #8]
 8003154:	ed1f 6ad4 	vldr	s12, [pc, #-848]	; 8002e08 <arm_correlate_f32+0x180>
 8003158:	ea4f 0881 	mov.w	r8, r1, lsl #2
 800315c:	eb00 0708 	add.w	r7, r0, r8
 8003160:	4601      	mov	r1, r0
 8003162:	4665      	mov	r5, ip
 8003164:	e020      	b.n	80031a8 <arm_correlate_f32+0x520>
 8003166:	edd2 7a00 	vldr	s15, [r2]
 800316a:	ecb4 7a01 	vldmia	r4!, {s14}
 800316e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003172:	ee77 7a86 	vadd.f32	s15, s15, s12
 8003176:	b18e      	cbz	r6, 800319c <arm_correlate_f32+0x514>
 8003178:	ed92 7a01 	vldr	s14, [r2, #4]
 800317c:	edd1 6a01 	vldr	s13, [r1, #4]
 8003180:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003184:	2b02      	cmp	r3, #2
 8003186:	ee77 7a87 	vadd.f32	s15, s15, s14
 800318a:	d007      	beq.n	800319c <arm_correlate_f32+0x514>
 800318c:	ed91 7a02 	vldr	s14, [r1, #8]
 8003190:	edd2 6a02 	vldr	s13, [r2, #8]
 8003194:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003198:	ee77 7a87 	vadd.f32	s15, s15, s14
 800319c:	42bc      	cmp	r4, r7
 800319e:	edc5 7a00 	vstr	s15, [r5]
 80031a2:	4621      	mov	r1, r4
 80031a4:	4475      	add	r5, lr
 80031a6:	d00b      	beq.n	80031c0 <arm_correlate_f32+0x538>
 80031a8:	460c      	mov	r4, r1
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d1db      	bne.n	8003166 <arm_correlate_f32+0x4de>
 80031ae:	1d0c      	adds	r4, r1, #4
 80031b0:	eddf 7a0f 	vldr	s15, [pc, #60]	; 80031f0 <arm_correlate_f32+0x568>
 80031b4:	42bc      	cmp	r4, r7
 80031b6:	edc5 7a00 	vstr	s15, [r5]
 80031ba:	4621      	mov	r1, r4
 80031bc:	4475      	add	r5, lr
 80031be:	d1f3      	bne.n	80031a8 <arm_correlate_f32+0x520>
 80031c0:	9b02      	ldr	r3, [sp, #8]
 80031c2:	4440      	add	r0, r8
 80031c4:	fb0e cc03 	mla	ip, lr, r3, ip
 80031c8:	2e00      	cmp	r6, #0
 80031ca:	d0ac      	beq.n	8003126 <arm_correlate_f32+0x49e>
 80031cc:	08b5      	lsrs	r5, r6, #2
 80031ce:	eddf 5a08 	vldr	s11, [pc, #32]	; 80031f0 <arm_correlate_f32+0x568>
 80031d2:	f47f af54 	bne.w	800307e <arm_correlate_f32+0x3f6>
 80031d6:	4615      	mov	r5, r2
 80031d8:	4601      	mov	r1, r0
 80031da:	e77e      	b.n	80030da <arm_correlate_f32+0x452>
 80031dc:	4605      	mov	r5, r0
 80031de:	e6cf      	b.n	8002f80 <arm_correlate_f32+0x2f8>
 80031e0:	9902      	ldr	r1, [sp, #8]
 80031e2:	2900      	cmp	r1, #0
 80031e4:	d1b5      	bne.n	8003152 <arm_correlate_f32+0x4ca>
 80031e6:	e79e      	b.n	8003126 <arm_correlate_f32+0x49e>
 80031e8:	eddf 7a01 	vldr	s15, [pc, #4]	; 80031f0 <arm_correlate_f32+0x568>
 80031ec:	4605      	mov	r5, r0
 80031ee:	e5c7      	b.n	8002d80 <arm_correlate_f32+0xf8>
 80031f0:	00000000 	.word	0x00000000

080031f4 <arm_conv_f32>:
 80031f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031f8:	b08b      	sub	sp, #44	; 0x2c
 80031fa:	4299      	cmp	r1, r3
 80031fc:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80031fe:	d205      	bcs.n	800320c <arm_conv_f32+0x18>
 8003200:	4606      	mov	r6, r0
 8003202:	460c      	mov	r4, r1
 8003204:	4610      	mov	r0, r2
 8003206:	4619      	mov	r1, r3
 8003208:	4632      	mov	r2, r6
 800320a:	4623      	mov	r3, r4
 800320c:	f103 4b80 	add.w	fp, r3, #1073741824	; 0x40000000
 8003210:	3101      	adds	r1, #1
 8003212:	1ac9      	subs	r1, r1, r3
 8003214:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8003218:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800321c:	9101      	str	r1, [sp, #4]
 800321e:	1e59      	subs	r1, r3, #1
 8003220:	eb02 070b 	add.w	r7, r2, fp
 8003224:	f000 8277 	beq.w	8003716 <arm_conv_f32+0x522>
 8003228:	eddf 7aaf 	vldr	s15, [pc, #700]	; 80034e8 <arm_conv_f32+0x2f4>
 800322c:	f102 0904 	add.w	r9, r2, #4
 8003230:	46aa      	mov	sl, r5
 8003232:	4680      	mov	r8, r0
 8003234:	2401      	movs	r4, #1
 8003236:	f014 0603 	ands.w	r6, r4, #3
 800323a:	d01b      	beq.n	8003274 <arm_conv_f32+0x80>
 800323c:	ed92 7a00 	vldr	s14, [r2]
 8003240:	edd8 6a00 	vldr	s13, [r8]
 8003244:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003248:	3e01      	subs	r6, #1
 800324a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800324e:	d011      	beq.n	8003274 <arm_conv_f32+0x80>
 8003250:	ed12 7a01 	vldr	s14, [r2, #-4]
 8003254:	edd8 6a01 	vldr	s13, [r8, #4]
 8003258:	ee27 7a26 	vmul.f32	s14, s14, s13
 800325c:	2e01      	cmp	r6, #1
 800325e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003262:	d007      	beq.n	8003274 <arm_conv_f32+0x80>
 8003264:	ed98 7a02 	vldr	s14, [r8, #8]
 8003268:	ed52 6a02 	vldr	s13, [r2, #-8]
 800326c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003270:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003274:	3401      	adds	r4, #1
 8003276:	42a3      	cmp	r3, r4
 8003278:	ecea 7a01 	vstmia	sl!, {s15}
 800327c:	464a      	mov	r2, r9
 800327e:	d03a      	beq.n	80032f6 <arm_conv_f32+0x102>
 8003280:	ea5f 0e94 	movs.w	lr, r4, lsr #2
 8003284:	f000 824c 	beq.w	8003720 <arm_conv_f32+0x52c>
 8003288:	f100 0210 	add.w	r2, r0, #16
 800328c:	ea4f 180e 	mov.w	r8, lr, lsl #4
 8003290:	eddf 7a95 	vldr	s15, [pc, #596]	; 80034e8 <arm_conv_f32+0x2f4>
 8003294:	eb02 0c08 	add.w	ip, r2, r8
 8003298:	f1a9 0610 	sub.w	r6, r9, #16
 800329c:	ed12 7a04 	vldr	s14, [r2, #-16]
 80032a0:	edd6 3a04 	vldr	s7, [r6, #16]
 80032a4:	ed12 6a03 	vldr	s12, [r2, #-12]
 80032a8:	ed96 4a03 	vldr	s8, [r6, #12]
 80032ac:	ed52 6a02 	vldr	s13, [r2, #-8]
 80032b0:	edd6 4a02 	vldr	s9, [r6, #8]
 80032b4:	ed52 5a01 	vldr	s11, [r2, #-4]
 80032b8:	ed96 5a01 	vldr	s10, [r6, #4]
 80032bc:	ee27 7a23 	vmul.f32	s14, s14, s7
 80032c0:	ee26 6a04 	vmul.f32	s12, s12, s8
 80032c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032c8:	ee26 7aa4 	vmul.f32	s14, s13, s9
 80032cc:	ee76 7a27 	vadd.f32	s15, s12, s15
 80032d0:	ee65 6a85 	vmul.f32	s13, s11, s10
 80032d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032d8:	3210      	adds	r2, #16
 80032da:	4594      	cmp	ip, r2
 80032dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032e0:	f1a6 0610 	sub.w	r6, r6, #16
 80032e4:	d1da      	bne.n	800329c <arm_conv_f32+0xa8>
 80032e6:	ebce 7e0e 	rsb	lr, lr, lr, lsl #28
 80032ea:	eb09 120e 	add.w	r2, r9, lr, lsl #4
 80032ee:	4480      	add	r8, r0
 80032f0:	f109 0904 	add.w	r9, r9, #4
 80032f4:	e79f      	b.n	8003236 <arm_conv_f32+0x42>
 80032f6:	2b03      	cmp	r3, #3
 80032f8:	445d      	add	r5, fp
 80032fa:	f240 80e9 	bls.w	80034d0 <arm_conv_f32+0x2dc>
 80032fe:	9b01      	ldr	r3, [sp, #4]
 8003300:	089a      	lsrs	r2, r3, #2
 8003302:	9202      	str	r2, [sp, #8]
 8003304:	f000 8203 	beq.w	800370e <arm_conv_f32+0x51a>
 8003308:	ea4f 0894 	mov.w	r8, r4, lsr #2
 800330c:	ea4f 1308 	mov.w	r3, r8, lsl #4
 8003310:	0112      	lsls	r2, r2, #4
 8003312:	f004 0603 	and.w	r6, r4, #3
 8003316:	9203      	str	r2, [sp, #12]
 8003318:	f1a3 0a10 	sub.w	sl, r3, #16
 800331c:	f1a3 020c 	sub.w	r2, r3, #12
 8003320:	3b08      	subs	r3, #8
 8003322:	9204      	str	r2, [sp, #16]
 8003324:	9305      	str	r3, [sp, #20]
 8003326:	f106 39ff 	add.w	r9, r6, #4294967295	; 0xffffffff
 800332a:	e9cd 7008 	strd	r7, r0, [sp, #32]
 800332e:	9a03      	ldr	r2, [sp, #12]
 8003330:	f100 0c1c 	add.w	ip, r0, #28
 8003334:	e9cd 4106 	strd	r4, r1, [sp, #24]
 8003338:	464c      	mov	r4, r9
 800333a:	e9dd 9004 	ldrd	r9, r0, [sp, #16]
 800333e:	ebc8 7e08 	rsb	lr, r8, r8, lsl #28
 8003342:	f1a7 0310 	sub.w	r3, r7, #16
 8003346:	eb07 1e0e 	add.w	lr, r7, lr, lsl #4
 800334a:	eb05 0b02 	add.w	fp, r5, r2
 800334e:	461f      	mov	r7, r3
 8003350:	3510      	adds	r5, #16
 8003352:	ed9f 6a65 	vldr	s12, [pc, #404]	; 80034e8 <arm_conv_f32+0x2f4>
 8003356:	ed1c 1a07 	vldr	s2, [ip, #-28]	; 0xffffffe4
 800335a:	ed5c 1a06 	vldr	s3, [ip, #-24]	; 0xffffffe8
 800335e:	ed1c 2a05 	vldr	s4, [ip, #-20]	; 0xffffffec
 8003362:	eeb0 5a46 	vmov.f32	s10, s12
 8003366:	eef0 4a46 	vmov.f32	s9, s12
 800336a:	eef0 5a46 	vmov.f32	s11, s12
 800336e:	463a      	mov	r2, r7
 8003370:	4663      	mov	r3, ip
 8003372:	4641      	mov	r1, r8
 8003374:	edd2 6a04 	vldr	s13, [r2, #16]
 8003378:	ed13 0a04 	vldr	s0, [r3, #-16]
 800337c:	ed92 7a03 	vldr	s14, [r2, #12]
 8003380:	edd2 7a02 	vldr	s15, [r2, #8]
 8003384:	edd2 0a01 	vldr	s1, [r2, #4]
 8003388:	ee21 3aa6 	vmul.f32	s6, s3, s13
 800338c:	ee62 3a26 	vmul.f32	s7, s4, s13
 8003390:	ee61 2a26 	vmul.f32	s5, s2, s13
 8003394:	ed13 1a03 	vldr	s2, [r3, #-12]
 8003398:	ee66 6a80 	vmul.f32	s13, s13, s0
 800339c:	ee21 4a87 	vmul.f32	s8, s3, s14
 80033a0:	ee73 4a24 	vadd.f32	s9, s6, s9
 80033a4:	ee33 5a85 	vadd.f32	s10, s7, s10
 80033a8:	ee22 3a07 	vmul.f32	s6, s4, s14
 80033ac:	ed53 1a02 	vldr	s3, [r3, #-8]
 80033b0:	ee72 2aa5 	vadd.f32	s5, s5, s11
 80033b4:	ee36 6a86 	vadd.f32	s12, s13, s12
 80033b8:	ee60 3a07 	vmul.f32	s7, s0, s14
 80033bc:	ee27 7a01 	vmul.f32	s14, s14, s2
 80033c0:	ee33 3a24 	vadd.f32	s6, s6, s9
 80033c4:	ee37 7a06 	vadd.f32	s14, s14, s12
 80033c8:	ee74 2a22 	vadd.f32	s5, s8, s5
 80033cc:	ee60 4a27 	vmul.f32	s9, s0, s15
 80033d0:	ee22 4a27 	vmul.f32	s8, s4, s15
 80033d4:	ee73 3a85 	vadd.f32	s7, s7, s10
 80033d8:	ed13 2a01 	vldr	s4, [r3, #-4]
 80033dc:	ee21 5a27 	vmul.f32	s10, s2, s15
 80033e0:	ee67 7aa1 	vmul.f32	s15, s15, s3
 80033e4:	ee74 4a83 	vadd.f32	s9, s9, s6
 80033e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80033ec:	ee34 4a22 	vadd.f32	s8, s8, s5
 80033f0:	ee60 5a20 	vmul.f32	s11, s0, s1
 80033f4:	ee21 3a20 	vmul.f32	s6, s2, s1
 80033f8:	ee35 5a23 	vadd.f32	s10, s10, s7
 80033fc:	ee21 7aa0 	vmul.f32	s14, s3, s1
 8003400:	ee20 6a82 	vmul.f32	s12, s1, s4
 8003404:	3901      	subs	r1, #1
 8003406:	f1a2 0210 	sub.w	r2, r2, #16
 800340a:	ee75 5a84 	vadd.f32	s11, s11, s8
 800340e:	ee73 4a24 	vadd.f32	s9, s6, s9
 8003412:	ee37 5a05 	vadd.f32	s10, s14, s10
 8003416:	ee36 6a27 	vadd.f32	s12, s12, s15
 800341a:	f103 0310 	add.w	r3, r3, #16
 800341e:	d1a9      	bne.n	8003374 <arm_conv_f32+0x180>
 8003420:	eb0a 030c 	add.w	r3, sl, ip
 8003424:	2e00      	cmp	r6, #0
 8003426:	d042      	beq.n	80034ae <arm_conv_f32+0x2ba>
 8003428:	edde 7a00 	vldr	s15, [lr]
 800342c:	ed93 4a00 	vldr	s8, [r3]
 8003430:	ee61 6a27 	vmul.f32	s13, s2, s15
 8003434:	ee61 3aa7 	vmul.f32	s7, s3, s15
 8003438:	ee22 7a27 	vmul.f32	s14, s4, s15
 800343c:	ee64 7a27 	vmul.f32	s15, s8, s15
 8003440:	ee75 5aa6 	vadd.f32	s11, s11, s13
 8003444:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8003448:	ee35 5a07 	vadd.f32	s10, s10, s14
 800344c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003450:	eb09 030c 	add.w	r3, r9, ip
 8003454:	b35c      	cbz	r4, 80034ae <arm_conv_f32+0x2ba>
 8003456:	ed5e 7a01 	vldr	s15, [lr, #-4]
 800345a:	edd3 6a00 	vldr	s13, [r3]
 800345e:	ee21 7aa7 	vmul.f32	s14, s3, s15
 8003462:	ee22 3a27 	vmul.f32	s6, s4, s15
 8003466:	ee67 3a84 	vmul.f32	s7, s15, s8
 800346a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800346e:	2c01      	cmp	r4, #1
 8003470:	ee75 5a87 	vadd.f32	s11, s11, s14
 8003474:	ee74 4a83 	vadd.f32	s9, s9, s6
 8003478:	ee35 5a23 	vadd.f32	s10, s10, s7
 800347c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003480:	eb00 030c 	add.w	r3, r0, ip
 8003484:	d013      	beq.n	80034ae <arm_conv_f32+0x2ba>
 8003486:	ed1e 7a02 	vldr	s14, [lr, #-8]
 800348a:	edd3 3a00 	vldr	s7, [r3]
 800348e:	ee62 7a07 	vmul.f32	s15, s4, s14
 8003492:	ee27 4a04 	vmul.f32	s8, s14, s8
 8003496:	ee67 6a26 	vmul.f32	s13, s14, s13
 800349a:	ee27 7a23 	vmul.f32	s14, s14, s7
 800349e:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80034a2:	ee74 4a84 	vadd.f32	s9, s9, s8
 80034a6:	ee35 5a26 	vadd.f32	s10, s10, s13
 80034aa:	ee36 6a07 	vadd.f32	s12, s12, s14
 80034ae:	45ab      	cmp	fp, r5
 80034b0:	ed45 5a04 	vstr	s11, [r5, #-16]
 80034b4:	ed45 4a03 	vstr	s9, [r5, #-12]
 80034b8:	ed05 5a02 	vstr	s10, [r5, #-8]
 80034bc:	ed05 6a01 	vstr	s12, [r5, #-4]
 80034c0:	f10c 0c10 	add.w	ip, ip, #16
 80034c4:	f105 0310 	add.w	r3, r5, #16
 80034c8:	f000 809e 	beq.w	8003608 <arm_conv_f32+0x414>
 80034cc:	461d      	mov	r5, r3
 80034ce:	e740      	b.n	8003352 <arm_conv_f32+0x15e>
 80034d0:	9a01      	ldr	r2, [sp, #4]
 80034d2:	46ac      	mov	ip, r5
 80034d4:	2a00      	cmp	r2, #0
 80034d6:	d037      	beq.n	8003548 <arm_conv_f32+0x354>
 80034d8:	9a01      	ldr	r2, [sp, #4]
 80034da:	ed9f 6a03 	vldr	s12, [pc, #12]	; 80034e8 <arm_conv_f32+0x2f4>
 80034de:	0096      	lsls	r6, r2, #2
 80034e0:	eb05 0c06 	add.w	ip, r5, r6
 80034e4:	4604      	mov	r4, r0
 80034e6:	e021      	b.n	800352c <arm_conv_f32+0x338>
 80034e8:	00000000 	.word	0x00000000
 80034ec:	edd7 7a00 	vldr	s15, [r7]
 80034f0:	ecb2 7a01 	vldmia	r2!, {s14}
 80034f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034f8:	ee77 7a86 	vadd.f32	s15, s15, s12
 80034fc:	b189      	cbz	r1, 8003522 <arm_conv_f32+0x32e>
 80034fe:	ed17 7a01 	vldr	s14, [r7, #-4]
 8003502:	edd4 6a01 	vldr	s13, [r4, #4]
 8003506:	ee27 7a26 	vmul.f32	s14, s14, s13
 800350a:	2b02      	cmp	r3, #2
 800350c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003510:	d007      	beq.n	8003522 <arm_conv_f32+0x32e>
 8003512:	ed94 7a02 	vldr	s14, [r4, #8]
 8003516:	ed57 6a02 	vldr	s13, [r7, #-8]
 800351a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800351e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003522:	ece5 7a01 	vstmia	r5!, {s15}
 8003526:	4565      	cmp	r5, ip
 8003528:	4614      	mov	r4, r2
 800352a:	d00a      	beq.n	8003542 <arm_conv_f32+0x34e>
 800352c:	4622      	mov	r2, r4
 800352e:	2b00      	cmp	r3, #0
 8003530:	d1dc      	bne.n	80034ec <arm_conv_f32+0x2f8>
 8003532:	ed5f 7a13 	vldr	s15, [pc, #-76]	; 80034e8 <arm_conv_f32+0x2f4>
 8003536:	ece5 7a01 	vstmia	r5!, {s15}
 800353a:	1d22      	adds	r2, r4, #4
 800353c:	4565      	cmp	r5, ip
 800353e:	4614      	mov	r4, r2
 8003540:	d1f4      	bne.n	800352c <arm_conv_f32+0x338>
 8003542:	4430      	add	r0, r6
 8003544:	2900      	cmp	r1, #0
 8003546:	d059      	beq.n	80035fc <arm_conv_f32+0x408>
 8003548:	088d      	lsrs	r5, r1, #2
 800354a:	ed5f 5a19 	vldr	s11, [pc, #-100]	; 80034e8 <arm_conv_f32+0x2f4>
 800354e:	d058      	beq.n	8003602 <arm_conv_f32+0x40e>
 8003550:	f100 0210 	add.w	r2, r0, #16
 8003554:	f1a7 0310 	sub.w	r3, r7, #16
 8003558:	462c      	mov	r4, r5
 800355a:	ed52 6a04 	vldr	s13, [r2, #-16]
 800355e:	edd3 3a04 	vldr	s7, [r3, #16]
 8003562:	ed12 7a03 	vldr	s14, [r2, #-12]
 8003566:	ed93 4a03 	vldr	s8, [r3, #12]
 800356a:	ed52 7a02 	vldr	s15, [r2, #-8]
 800356e:	edd3 4a02 	vldr	s9, [r3, #8]
 8003572:	ed12 6a01 	vldr	s12, [r2, #-4]
 8003576:	ed93 5a01 	vldr	s10, [r3, #4]
 800357a:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800357e:	ee27 7a04 	vmul.f32	s14, s14, s8
 8003582:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8003586:	ee67 7aa4 	vmul.f32	s15, s15, s9
 800358a:	ee37 7a26 	vadd.f32	s14, s14, s13
 800358e:	ee66 6a05 	vmul.f32	s13, s12, s10
 8003592:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003596:	3c01      	subs	r4, #1
 8003598:	f102 0210 	add.w	r2, r2, #16
 800359c:	ee76 5aa7 	vadd.f32	s11, s13, s15
 80035a0:	f1a3 0310 	sub.w	r3, r3, #16
 80035a4:	d1d9      	bne.n	800355a <arm_conv_f32+0x366>
 80035a6:	ebc5 7305 	rsb	r3, r5, r5, lsl #28
 80035aa:	eb07 1303 	add.w	r3, r7, r3, lsl #4
 80035ae:	eb00 1505 	add.w	r5, r0, r5, lsl #4
 80035b2:	f011 0203 	ands.w	r2, r1, #3
 80035b6:	d01b      	beq.n	80035f0 <arm_conv_f32+0x3fc>
 80035b8:	edd3 7a00 	vldr	s15, [r3]
 80035bc:	ed95 7a00 	vldr	s14, [r5]
 80035c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80035c4:	3a01      	subs	r2, #1
 80035c6:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80035ca:	d011      	beq.n	80035f0 <arm_conv_f32+0x3fc>
 80035cc:	ed53 7a01 	vldr	s15, [r3, #-4]
 80035d0:	ed95 7a01 	vldr	s14, [r5, #4]
 80035d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80035d8:	2a01      	cmp	r2, #1
 80035da:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80035de:	d007      	beq.n	80035f0 <arm_conv_f32+0x3fc>
 80035e0:	edd5 7a02 	vldr	s15, [r5, #8]
 80035e4:	ed13 7a02 	vldr	s14, [r3, #-8]
 80035e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80035ec:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80035f0:	3901      	subs	r1, #1
 80035f2:	ecec 5a01 	vstmia	ip!, {s11}
 80035f6:	f100 0004 	add.w	r0, r0, #4
 80035fa:	d1a5      	bne.n	8003548 <arm_conv_f32+0x354>
 80035fc:	b00b      	add	sp, #44	; 0x2c
 80035fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003602:	463b      	mov	r3, r7
 8003604:	4605      	mov	r5, r0
 8003606:	e7d4      	b.n	80035b2 <arm_conv_f32+0x3be>
 8003608:	9b02      	ldr	r3, [sp, #8]
 800360a:	e9dd 7008 	ldrd	r7, r0, [sp, #32]
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	9302      	str	r3, [sp, #8]
 8003612:	9b03      	ldr	r3, [sp, #12]
 8003614:	e9dd 4106 	ldrd	r4, r1, [sp, #24]
 8003618:	4403      	add	r3, r0
 800361a:	465d      	mov	r5, fp
 800361c:	469e      	mov	lr, r3
 800361e:	9b01      	ldr	r3, [sp, #4]
 8003620:	f013 0c03 	ands.w	ip, r3, #3
 8003624:	d075      	beq.n	8003712 <arm_conv_f32+0x51e>
 8003626:	9b02      	ldr	r3, [sp, #8]
 8003628:	ea4f 0a94 	mov.w	sl, r4, lsr #2
 800362c:	f004 0403 	and.w	r4, r4, #3
 8003630:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 8003634:	f103 0801 	add.w	r8, r3, #1
 8003638:	ea4f 130a 	mov.w	r3, sl, lsl #4
 800363c:	e9cd 7002 	strd	r7, r0, [sp, #8]
 8003640:	ebca 790a 	rsb	r9, sl, sl, lsl #28
 8003644:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8003648:	f1a7 0210 	sub.w	r2, r7, #16
 800364c:	4618      	mov	r0, r3
 800364e:	465b      	mov	r3, fp
 8003650:	eb07 1909 	add.w	r9, r7, r9, lsl #4
 8003654:	468b      	mov	fp, r1
 8003656:	eb05 0c8c 	add.w	ip, r5, ip, lsl #2
 800365a:	4621      	mov	r1, r4
 800365c:	4617      	mov	r7, r2
 800365e:	461c      	mov	r4, r3
 8003660:	ed5f 7a5f 	vldr	s15, [pc, #-380]	; 80034e8 <arm_conv_f32+0x2f4>
 8003664:	f10e 0210 	add.w	r2, lr, #16
 8003668:	463b      	mov	r3, r7
 800366a:	4656      	mov	r6, sl
 800366c:	ed12 7a04 	vldr	s14, [r2, #-16]
 8003670:	edd3 3a04 	vldr	s7, [r3, #16]
 8003674:	ed12 6a03 	vldr	s12, [r2, #-12]
 8003678:	ed93 4a03 	vldr	s8, [r3, #12]
 800367c:	ed52 6a02 	vldr	s13, [r2, #-8]
 8003680:	edd3 4a02 	vldr	s9, [r3, #8]
 8003684:	ed52 5a01 	vldr	s11, [r2, #-4]
 8003688:	ed93 5a01 	vldr	s10, [r3, #4]
 800368c:	ee27 7a23 	vmul.f32	s14, s14, s7
 8003690:	ee26 6a04 	vmul.f32	s12, s12, s8
 8003694:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003698:	ee26 7aa4 	vmul.f32	s14, s13, s9
 800369c:	ee76 7a27 	vadd.f32	s15, s12, s15
 80036a0:	ee65 6a85 	vmul.f32	s13, s11, s10
 80036a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036a8:	3e01      	subs	r6, #1
 80036aa:	f102 0210 	add.w	r2, r2, #16
 80036ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036b2:	f1a3 0310 	sub.w	r3, r3, #16
 80036b6:	d1d9      	bne.n	800366c <arm_conv_f32+0x478>
 80036b8:	4486      	add	lr, r0
 80036ba:	b1d1      	cbz	r1, 80036f2 <arm_conv_f32+0x4fe>
 80036bc:	ed99 7a00 	vldr	s14, [r9]
 80036c0:	edde 6a00 	vldr	s13, [lr]
 80036c4:	ee27 7a26 	vmul.f32	s14, s14, s13
 80036c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80036cc:	b18c      	cbz	r4, 80036f2 <arm_conv_f32+0x4fe>
 80036ce:	ed19 7a01 	vldr	s14, [r9, #-4]
 80036d2:	edde 6a01 	vldr	s13, [lr, #4]
 80036d6:	ee27 7a26 	vmul.f32	s14, s14, s13
 80036da:	2c01      	cmp	r4, #1
 80036dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80036e0:	d007      	beq.n	80036f2 <arm_conv_f32+0x4fe>
 80036e2:	ed9e 7a02 	vldr	s14, [lr, #8]
 80036e6:	ed59 6a02 	vldr	s13, [r9, #-8]
 80036ea:	ee27 7a26 	vmul.f32	s14, s14, s13
 80036ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 80036f2:	ece5 7a01 	vstmia	r5!, {s15}
 80036f6:	4565      	cmp	r5, ip
 80036f8:	46c6      	mov	lr, r8
 80036fa:	f108 0804 	add.w	r8, r8, #4
 80036fe:	d1af      	bne.n	8003660 <arm_conv_f32+0x46c>
 8003700:	e9dd 7002 	ldrd	r7, r0, [sp, #8]
 8003704:	4659      	mov	r1, fp
 8003706:	9b01      	ldr	r3, [sp, #4]
 8003708:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800370c:	e71c      	b.n	8003548 <arm_conv_f32+0x354>
 800370e:	4686      	mov	lr, r0
 8003710:	e785      	b.n	800361e <arm_conv_f32+0x42a>
 8003712:	46ac      	mov	ip, r5
 8003714:	e7f7      	b.n	8003706 <arm_conv_f32+0x512>
 8003716:	9a01      	ldr	r2, [sp, #4]
 8003718:	2a00      	cmp	r2, #0
 800371a:	f47f aedd 	bne.w	80034d8 <arm_conv_f32+0x2e4>
 800371e:	e76d      	b.n	80035fc <arm_conv_f32+0x408>
 8003720:	ed5f 7a8f 	vldr	s15, [pc, #-572]	; 80034e8 <arm_conv_f32+0x2f4>
 8003724:	4680      	mov	r8, r0
 8003726:	e5e3      	b.n	80032f0 <arm_conv_f32+0xfc>

08003728 <arm_sub_f32>:
 8003728:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 800372c:	b4f0      	push	{r4, r5, r6, r7}
 800372e:	d033      	beq.n	8003798 <arm_sub_f32+0x70>
 8003730:	f100 0610 	add.w	r6, r0, #16
 8003734:	f101 0510 	add.w	r5, r1, #16
 8003738:	f102 0410 	add.w	r4, r2, #16
 800373c:	4667      	mov	r7, ip
 800373e:	ed15 7a04 	vldr	s14, [r5, #-16]
 8003742:	ed56 7a04 	vldr	s15, [r6, #-16]
 8003746:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800374a:	3f01      	subs	r7, #1
 800374c:	ed44 7a04 	vstr	s15, [r4, #-16]
 8003750:	ed15 7a03 	vldr	s14, [r5, #-12]
 8003754:	ed56 7a03 	vldr	s15, [r6, #-12]
 8003758:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800375c:	f106 0610 	add.w	r6, r6, #16
 8003760:	ed44 7a03 	vstr	s15, [r4, #-12]
 8003764:	ed15 7a02 	vldr	s14, [r5, #-8]
 8003768:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 800376c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003770:	f105 0510 	add.w	r5, r5, #16
 8003774:	ed44 7a02 	vstr	s15, [r4, #-8]
 8003778:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 800377c:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8003780:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003784:	f104 0410 	add.w	r4, r4, #16
 8003788:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 800378c:	d1d7      	bne.n	800373e <arm_sub_f32+0x16>
 800378e:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8003792:	4420      	add	r0, r4
 8003794:	4421      	add	r1, r4
 8003796:	4422      	add	r2, r4
 8003798:	f013 0303 	ands.w	r3, r3, #3
 800379c:	d01b      	beq.n	80037d6 <arm_sub_f32+0xae>
 800379e:	edd0 7a00 	vldr	s15, [r0]
 80037a2:	ed91 7a00 	vldr	s14, [r1]
 80037a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80037aa:	3b01      	subs	r3, #1
 80037ac:	edc2 7a00 	vstr	s15, [r2]
 80037b0:	d011      	beq.n	80037d6 <arm_sub_f32+0xae>
 80037b2:	edd0 7a01 	vldr	s15, [r0, #4]
 80037b6:	ed91 7a01 	vldr	s14, [r1, #4]
 80037ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80037be:	2b01      	cmp	r3, #1
 80037c0:	edc2 7a01 	vstr	s15, [r2, #4]
 80037c4:	d007      	beq.n	80037d6 <arm_sub_f32+0xae>
 80037c6:	edd0 7a02 	vldr	s15, [r0, #8]
 80037ca:	ed91 7a02 	vldr	s14, [r1, #8]
 80037ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80037d2:	edc2 7a02 	vstr	s15, [r2, #8]
 80037d6:	bcf0      	pop	{r4, r5, r6, r7}
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop

080037dc <abs>:
 80037dc:	2800      	cmp	r0, #0
 80037de:	bfb8      	it	lt
 80037e0:	4240      	neglt	r0, r0
 80037e2:	4770      	bx	lr

080037e4 <clock>:
 80037e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80037e6:	4b08      	ldr	r3, [pc, #32]	; (8003808 <clock+0x24>)
 80037e8:	4669      	mov	r1, sp
 80037ea:	6818      	ldr	r0, [r3, #0]
 80037ec:	f001 fd5e 	bl	80052ac <_times_r>
 80037f0:	1c43      	adds	r3, r0, #1
 80037f2:	d006      	beq.n	8003802 <clock+0x1e>
 80037f4:	e9dd 0300 	ldrd	r0, r3, [sp]
 80037f8:	4418      	add	r0, r3
 80037fa:	9b02      	ldr	r3, [sp, #8]
 80037fc:	4418      	add	r0, r3
 80037fe:	9b03      	ldr	r3, [sp, #12]
 8003800:	4418      	add	r0, r3
 8003802:	b005      	add	sp, #20
 8003804:	f85d fb04 	ldr.w	pc, [sp], #4
 8003808:	2000000c 	.word	0x2000000c

0800380c <__errno>:
 800380c:	4b01      	ldr	r3, [pc, #4]	; (8003814 <__errno+0x8>)
 800380e:	6818      	ldr	r0, [r3, #0]
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	2000000c 	.word	0x2000000c

08003818 <__libc_init_array>:
 8003818:	b570      	push	{r4, r5, r6, lr}
 800381a:	4e0d      	ldr	r6, [pc, #52]	; (8003850 <__libc_init_array+0x38>)
 800381c:	4c0d      	ldr	r4, [pc, #52]	; (8003854 <__libc_init_array+0x3c>)
 800381e:	1ba4      	subs	r4, r4, r6
 8003820:	10a4      	asrs	r4, r4, #2
 8003822:	2500      	movs	r5, #0
 8003824:	42a5      	cmp	r5, r4
 8003826:	d109      	bne.n	800383c <__libc_init_array+0x24>
 8003828:	4e0b      	ldr	r6, [pc, #44]	; (8003858 <__libc_init_array+0x40>)
 800382a:	4c0c      	ldr	r4, [pc, #48]	; (800385c <__libc_init_array+0x44>)
 800382c:	f004 fe5e 	bl	80084ec <_init>
 8003830:	1ba4      	subs	r4, r4, r6
 8003832:	10a4      	asrs	r4, r4, #2
 8003834:	2500      	movs	r5, #0
 8003836:	42a5      	cmp	r5, r4
 8003838:	d105      	bne.n	8003846 <__libc_init_array+0x2e>
 800383a:	bd70      	pop	{r4, r5, r6, pc}
 800383c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003840:	4798      	blx	r3
 8003842:	3501      	adds	r5, #1
 8003844:	e7ee      	b.n	8003824 <__libc_init_array+0xc>
 8003846:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800384a:	4798      	blx	r3
 800384c:	3501      	adds	r5, #1
 800384e:	e7f2      	b.n	8003836 <__libc_init_array+0x1e>
 8003850:	080089f8 	.word	0x080089f8
 8003854:	080089f8 	.word	0x080089f8
 8003858:	080089f8 	.word	0x080089f8
 800385c:	080089fc 	.word	0x080089fc

08003860 <memcpy>:
 8003860:	b510      	push	{r4, lr}
 8003862:	1e43      	subs	r3, r0, #1
 8003864:	440a      	add	r2, r1
 8003866:	4291      	cmp	r1, r2
 8003868:	d100      	bne.n	800386c <memcpy+0xc>
 800386a:	bd10      	pop	{r4, pc}
 800386c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003870:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003874:	e7f7      	b.n	8003866 <memcpy+0x6>

08003876 <memset>:
 8003876:	4402      	add	r2, r0
 8003878:	4603      	mov	r3, r0
 800387a:	4293      	cmp	r3, r2
 800387c:	d100      	bne.n	8003880 <memset+0xa>
 800387e:	4770      	bx	lr
 8003880:	f803 1b01 	strb.w	r1, [r3], #1
 8003884:	e7f9      	b.n	800387a <memset+0x4>

08003886 <__cvt>:
 8003886:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800388a:	ec55 4b10 	vmov	r4, r5, d0
 800388e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8003890:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003894:	2d00      	cmp	r5, #0
 8003896:	460e      	mov	r6, r1
 8003898:	4691      	mov	r9, r2
 800389a:	4619      	mov	r1, r3
 800389c:	bfb8      	it	lt
 800389e:	4622      	movlt	r2, r4
 80038a0:	462b      	mov	r3, r5
 80038a2:	f027 0720 	bic.w	r7, r7, #32
 80038a6:	bfbb      	ittet	lt
 80038a8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80038ac:	461d      	movlt	r5, r3
 80038ae:	2300      	movge	r3, #0
 80038b0:	232d      	movlt	r3, #45	; 0x2d
 80038b2:	bfb8      	it	lt
 80038b4:	4614      	movlt	r4, r2
 80038b6:	2f46      	cmp	r7, #70	; 0x46
 80038b8:	700b      	strb	r3, [r1, #0]
 80038ba:	d004      	beq.n	80038c6 <__cvt+0x40>
 80038bc:	2f45      	cmp	r7, #69	; 0x45
 80038be:	d100      	bne.n	80038c2 <__cvt+0x3c>
 80038c0:	3601      	adds	r6, #1
 80038c2:	2102      	movs	r1, #2
 80038c4:	e000      	b.n	80038c8 <__cvt+0x42>
 80038c6:	2103      	movs	r1, #3
 80038c8:	ab03      	add	r3, sp, #12
 80038ca:	9301      	str	r3, [sp, #4]
 80038cc:	ab02      	add	r3, sp, #8
 80038ce:	9300      	str	r3, [sp, #0]
 80038d0:	4632      	mov	r2, r6
 80038d2:	4653      	mov	r3, sl
 80038d4:	ec45 4b10 	vmov	d0, r4, r5
 80038d8:	f001 fd7a 	bl	80053d0 <_dtoa_r>
 80038dc:	2f47      	cmp	r7, #71	; 0x47
 80038de:	4680      	mov	r8, r0
 80038e0:	d102      	bne.n	80038e8 <__cvt+0x62>
 80038e2:	f019 0f01 	tst.w	r9, #1
 80038e6:	d026      	beq.n	8003936 <__cvt+0xb0>
 80038e8:	2f46      	cmp	r7, #70	; 0x46
 80038ea:	eb08 0906 	add.w	r9, r8, r6
 80038ee:	d111      	bne.n	8003914 <__cvt+0x8e>
 80038f0:	f898 3000 	ldrb.w	r3, [r8]
 80038f4:	2b30      	cmp	r3, #48	; 0x30
 80038f6:	d10a      	bne.n	800390e <__cvt+0x88>
 80038f8:	2200      	movs	r2, #0
 80038fa:	2300      	movs	r3, #0
 80038fc:	4620      	mov	r0, r4
 80038fe:	4629      	mov	r1, r5
 8003900:	f7fd f932 	bl	8000b68 <__aeabi_dcmpeq>
 8003904:	b918      	cbnz	r0, 800390e <__cvt+0x88>
 8003906:	f1c6 0601 	rsb	r6, r6, #1
 800390a:	f8ca 6000 	str.w	r6, [sl]
 800390e:	f8da 3000 	ldr.w	r3, [sl]
 8003912:	4499      	add	r9, r3
 8003914:	2200      	movs	r2, #0
 8003916:	2300      	movs	r3, #0
 8003918:	4620      	mov	r0, r4
 800391a:	4629      	mov	r1, r5
 800391c:	f7fd f924 	bl	8000b68 <__aeabi_dcmpeq>
 8003920:	b938      	cbnz	r0, 8003932 <__cvt+0xac>
 8003922:	2230      	movs	r2, #48	; 0x30
 8003924:	9b03      	ldr	r3, [sp, #12]
 8003926:	454b      	cmp	r3, r9
 8003928:	d205      	bcs.n	8003936 <__cvt+0xb0>
 800392a:	1c59      	adds	r1, r3, #1
 800392c:	9103      	str	r1, [sp, #12]
 800392e:	701a      	strb	r2, [r3, #0]
 8003930:	e7f8      	b.n	8003924 <__cvt+0x9e>
 8003932:	f8cd 900c 	str.w	r9, [sp, #12]
 8003936:	9b03      	ldr	r3, [sp, #12]
 8003938:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800393a:	eba3 0308 	sub.w	r3, r3, r8
 800393e:	4640      	mov	r0, r8
 8003940:	6013      	str	r3, [r2, #0]
 8003942:	b004      	add	sp, #16
 8003944:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003948 <__exponent>:
 8003948:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800394a:	2900      	cmp	r1, #0
 800394c:	4604      	mov	r4, r0
 800394e:	bfba      	itte	lt
 8003950:	4249      	neglt	r1, r1
 8003952:	232d      	movlt	r3, #45	; 0x2d
 8003954:	232b      	movge	r3, #43	; 0x2b
 8003956:	2909      	cmp	r1, #9
 8003958:	f804 2b02 	strb.w	r2, [r4], #2
 800395c:	7043      	strb	r3, [r0, #1]
 800395e:	dd20      	ble.n	80039a2 <__exponent+0x5a>
 8003960:	f10d 0307 	add.w	r3, sp, #7
 8003964:	461f      	mov	r7, r3
 8003966:	260a      	movs	r6, #10
 8003968:	fb91 f5f6 	sdiv	r5, r1, r6
 800396c:	fb06 1115 	mls	r1, r6, r5, r1
 8003970:	3130      	adds	r1, #48	; 0x30
 8003972:	2d09      	cmp	r5, #9
 8003974:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003978:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800397c:	4629      	mov	r1, r5
 800397e:	dc09      	bgt.n	8003994 <__exponent+0x4c>
 8003980:	3130      	adds	r1, #48	; 0x30
 8003982:	3b02      	subs	r3, #2
 8003984:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003988:	42bb      	cmp	r3, r7
 800398a:	4622      	mov	r2, r4
 800398c:	d304      	bcc.n	8003998 <__exponent+0x50>
 800398e:	1a10      	subs	r0, r2, r0
 8003990:	b003      	add	sp, #12
 8003992:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003994:	4613      	mov	r3, r2
 8003996:	e7e7      	b.n	8003968 <__exponent+0x20>
 8003998:	f813 2b01 	ldrb.w	r2, [r3], #1
 800399c:	f804 2b01 	strb.w	r2, [r4], #1
 80039a0:	e7f2      	b.n	8003988 <__exponent+0x40>
 80039a2:	2330      	movs	r3, #48	; 0x30
 80039a4:	4419      	add	r1, r3
 80039a6:	7083      	strb	r3, [r0, #2]
 80039a8:	1d02      	adds	r2, r0, #4
 80039aa:	70c1      	strb	r1, [r0, #3]
 80039ac:	e7ef      	b.n	800398e <__exponent+0x46>
	...

080039b0 <_printf_float>:
 80039b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039b4:	b08d      	sub	sp, #52	; 0x34
 80039b6:	460c      	mov	r4, r1
 80039b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80039bc:	4616      	mov	r6, r2
 80039be:	461f      	mov	r7, r3
 80039c0:	4605      	mov	r5, r0
 80039c2:	f002 fde9 	bl	8006598 <_localeconv_r>
 80039c6:	6803      	ldr	r3, [r0, #0]
 80039c8:	9304      	str	r3, [sp, #16]
 80039ca:	4618      	mov	r0, r3
 80039cc:	f7fc fc4c 	bl	8000268 <strlen>
 80039d0:	2300      	movs	r3, #0
 80039d2:	930a      	str	r3, [sp, #40]	; 0x28
 80039d4:	f8d8 3000 	ldr.w	r3, [r8]
 80039d8:	9005      	str	r0, [sp, #20]
 80039da:	3307      	adds	r3, #7
 80039dc:	f023 0307 	bic.w	r3, r3, #7
 80039e0:	f103 0208 	add.w	r2, r3, #8
 80039e4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80039e8:	f8d4 b000 	ldr.w	fp, [r4]
 80039ec:	f8c8 2000 	str.w	r2, [r8]
 80039f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80039f8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80039fc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003a00:	9307      	str	r3, [sp, #28]
 8003a02:	f8cd 8018 	str.w	r8, [sp, #24]
 8003a06:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003a0a:	4ba7      	ldr	r3, [pc, #668]	; (8003ca8 <_printf_float+0x2f8>)
 8003a0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003a10:	f7fd f8dc 	bl	8000bcc <__aeabi_dcmpun>
 8003a14:	bb70      	cbnz	r0, 8003a74 <_printf_float+0xc4>
 8003a16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003a1a:	4ba3      	ldr	r3, [pc, #652]	; (8003ca8 <_printf_float+0x2f8>)
 8003a1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003a20:	f7fd f8b6 	bl	8000b90 <__aeabi_dcmple>
 8003a24:	bb30      	cbnz	r0, 8003a74 <_printf_float+0xc4>
 8003a26:	2200      	movs	r2, #0
 8003a28:	2300      	movs	r3, #0
 8003a2a:	4640      	mov	r0, r8
 8003a2c:	4649      	mov	r1, r9
 8003a2e:	f7fd f8a5 	bl	8000b7c <__aeabi_dcmplt>
 8003a32:	b110      	cbz	r0, 8003a3a <_printf_float+0x8a>
 8003a34:	232d      	movs	r3, #45	; 0x2d
 8003a36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a3a:	4a9c      	ldr	r2, [pc, #624]	; (8003cac <_printf_float+0x2fc>)
 8003a3c:	4b9c      	ldr	r3, [pc, #624]	; (8003cb0 <_printf_float+0x300>)
 8003a3e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8003a42:	bf8c      	ite	hi
 8003a44:	4690      	movhi	r8, r2
 8003a46:	4698      	movls	r8, r3
 8003a48:	2303      	movs	r3, #3
 8003a4a:	f02b 0204 	bic.w	r2, fp, #4
 8003a4e:	6123      	str	r3, [r4, #16]
 8003a50:	6022      	str	r2, [r4, #0]
 8003a52:	f04f 0900 	mov.w	r9, #0
 8003a56:	9700      	str	r7, [sp, #0]
 8003a58:	4633      	mov	r3, r6
 8003a5a:	aa0b      	add	r2, sp, #44	; 0x2c
 8003a5c:	4621      	mov	r1, r4
 8003a5e:	4628      	mov	r0, r5
 8003a60:	f000 f9e6 	bl	8003e30 <_printf_common>
 8003a64:	3001      	adds	r0, #1
 8003a66:	f040 808d 	bne.w	8003b84 <_printf_float+0x1d4>
 8003a6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003a6e:	b00d      	add	sp, #52	; 0x34
 8003a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a74:	4642      	mov	r2, r8
 8003a76:	464b      	mov	r3, r9
 8003a78:	4640      	mov	r0, r8
 8003a7a:	4649      	mov	r1, r9
 8003a7c:	f7fd f8a6 	bl	8000bcc <__aeabi_dcmpun>
 8003a80:	b110      	cbz	r0, 8003a88 <_printf_float+0xd8>
 8003a82:	4a8c      	ldr	r2, [pc, #560]	; (8003cb4 <_printf_float+0x304>)
 8003a84:	4b8c      	ldr	r3, [pc, #560]	; (8003cb8 <_printf_float+0x308>)
 8003a86:	e7da      	b.n	8003a3e <_printf_float+0x8e>
 8003a88:	6861      	ldr	r1, [r4, #4]
 8003a8a:	1c4b      	adds	r3, r1, #1
 8003a8c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8003a90:	a80a      	add	r0, sp, #40	; 0x28
 8003a92:	d13e      	bne.n	8003b12 <_printf_float+0x162>
 8003a94:	2306      	movs	r3, #6
 8003a96:	6063      	str	r3, [r4, #4]
 8003a98:	2300      	movs	r3, #0
 8003a9a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8003a9e:	ab09      	add	r3, sp, #36	; 0x24
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	ec49 8b10 	vmov	d0, r8, r9
 8003aa6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003aaa:	6022      	str	r2, [r4, #0]
 8003aac:	f8cd a004 	str.w	sl, [sp, #4]
 8003ab0:	6861      	ldr	r1, [r4, #4]
 8003ab2:	4628      	mov	r0, r5
 8003ab4:	f7ff fee7 	bl	8003886 <__cvt>
 8003ab8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8003abc:	2b47      	cmp	r3, #71	; 0x47
 8003abe:	4680      	mov	r8, r0
 8003ac0:	d109      	bne.n	8003ad6 <_printf_float+0x126>
 8003ac2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ac4:	1cd8      	adds	r0, r3, #3
 8003ac6:	db02      	blt.n	8003ace <_printf_float+0x11e>
 8003ac8:	6862      	ldr	r2, [r4, #4]
 8003aca:	4293      	cmp	r3, r2
 8003acc:	dd47      	ble.n	8003b5e <_printf_float+0x1ae>
 8003ace:	f1aa 0a02 	sub.w	sl, sl, #2
 8003ad2:	fa5f fa8a 	uxtb.w	sl, sl
 8003ad6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8003ada:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003adc:	d824      	bhi.n	8003b28 <_printf_float+0x178>
 8003ade:	3901      	subs	r1, #1
 8003ae0:	4652      	mov	r2, sl
 8003ae2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003ae6:	9109      	str	r1, [sp, #36]	; 0x24
 8003ae8:	f7ff ff2e 	bl	8003948 <__exponent>
 8003aec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003aee:	1813      	adds	r3, r2, r0
 8003af0:	2a01      	cmp	r2, #1
 8003af2:	4681      	mov	r9, r0
 8003af4:	6123      	str	r3, [r4, #16]
 8003af6:	dc02      	bgt.n	8003afe <_printf_float+0x14e>
 8003af8:	6822      	ldr	r2, [r4, #0]
 8003afa:	07d1      	lsls	r1, r2, #31
 8003afc:	d501      	bpl.n	8003b02 <_printf_float+0x152>
 8003afe:	3301      	adds	r3, #1
 8003b00:	6123      	str	r3, [r4, #16]
 8003b02:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d0a5      	beq.n	8003a56 <_printf_float+0xa6>
 8003b0a:	232d      	movs	r3, #45	; 0x2d
 8003b0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b10:	e7a1      	b.n	8003a56 <_printf_float+0xa6>
 8003b12:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8003b16:	f000 8177 	beq.w	8003e08 <_printf_float+0x458>
 8003b1a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8003b1e:	d1bb      	bne.n	8003a98 <_printf_float+0xe8>
 8003b20:	2900      	cmp	r1, #0
 8003b22:	d1b9      	bne.n	8003a98 <_printf_float+0xe8>
 8003b24:	2301      	movs	r3, #1
 8003b26:	e7b6      	b.n	8003a96 <_printf_float+0xe6>
 8003b28:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8003b2c:	d119      	bne.n	8003b62 <_printf_float+0x1b2>
 8003b2e:	2900      	cmp	r1, #0
 8003b30:	6863      	ldr	r3, [r4, #4]
 8003b32:	dd0c      	ble.n	8003b4e <_printf_float+0x19e>
 8003b34:	6121      	str	r1, [r4, #16]
 8003b36:	b913      	cbnz	r3, 8003b3e <_printf_float+0x18e>
 8003b38:	6822      	ldr	r2, [r4, #0]
 8003b3a:	07d2      	lsls	r2, r2, #31
 8003b3c:	d502      	bpl.n	8003b44 <_printf_float+0x194>
 8003b3e:	3301      	adds	r3, #1
 8003b40:	440b      	add	r3, r1
 8003b42:	6123      	str	r3, [r4, #16]
 8003b44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b46:	65a3      	str	r3, [r4, #88]	; 0x58
 8003b48:	f04f 0900 	mov.w	r9, #0
 8003b4c:	e7d9      	b.n	8003b02 <_printf_float+0x152>
 8003b4e:	b913      	cbnz	r3, 8003b56 <_printf_float+0x1a6>
 8003b50:	6822      	ldr	r2, [r4, #0]
 8003b52:	07d0      	lsls	r0, r2, #31
 8003b54:	d501      	bpl.n	8003b5a <_printf_float+0x1aa>
 8003b56:	3302      	adds	r3, #2
 8003b58:	e7f3      	b.n	8003b42 <_printf_float+0x192>
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e7f1      	b.n	8003b42 <_printf_float+0x192>
 8003b5e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8003b62:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003b66:	4293      	cmp	r3, r2
 8003b68:	db05      	blt.n	8003b76 <_printf_float+0x1c6>
 8003b6a:	6822      	ldr	r2, [r4, #0]
 8003b6c:	6123      	str	r3, [r4, #16]
 8003b6e:	07d1      	lsls	r1, r2, #31
 8003b70:	d5e8      	bpl.n	8003b44 <_printf_float+0x194>
 8003b72:	3301      	adds	r3, #1
 8003b74:	e7e5      	b.n	8003b42 <_printf_float+0x192>
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	bfd4      	ite	le
 8003b7a:	f1c3 0302 	rsble	r3, r3, #2
 8003b7e:	2301      	movgt	r3, #1
 8003b80:	4413      	add	r3, r2
 8003b82:	e7de      	b.n	8003b42 <_printf_float+0x192>
 8003b84:	6823      	ldr	r3, [r4, #0]
 8003b86:	055a      	lsls	r2, r3, #21
 8003b88:	d407      	bmi.n	8003b9a <_printf_float+0x1ea>
 8003b8a:	6923      	ldr	r3, [r4, #16]
 8003b8c:	4642      	mov	r2, r8
 8003b8e:	4631      	mov	r1, r6
 8003b90:	4628      	mov	r0, r5
 8003b92:	47b8      	blx	r7
 8003b94:	3001      	adds	r0, #1
 8003b96:	d12b      	bne.n	8003bf0 <_printf_float+0x240>
 8003b98:	e767      	b.n	8003a6a <_printf_float+0xba>
 8003b9a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8003b9e:	f240 80dc 	bls.w	8003d5a <_printf_float+0x3aa>
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003baa:	f7fc ffdd 	bl	8000b68 <__aeabi_dcmpeq>
 8003bae:	2800      	cmp	r0, #0
 8003bb0:	d033      	beq.n	8003c1a <_printf_float+0x26a>
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	4a41      	ldr	r2, [pc, #260]	; (8003cbc <_printf_float+0x30c>)
 8003bb6:	4631      	mov	r1, r6
 8003bb8:	4628      	mov	r0, r5
 8003bba:	47b8      	blx	r7
 8003bbc:	3001      	adds	r0, #1
 8003bbe:	f43f af54 	beq.w	8003a6a <_printf_float+0xba>
 8003bc2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	db02      	blt.n	8003bd0 <_printf_float+0x220>
 8003bca:	6823      	ldr	r3, [r4, #0]
 8003bcc:	07d8      	lsls	r0, r3, #31
 8003bce:	d50f      	bpl.n	8003bf0 <_printf_float+0x240>
 8003bd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003bd4:	4631      	mov	r1, r6
 8003bd6:	4628      	mov	r0, r5
 8003bd8:	47b8      	blx	r7
 8003bda:	3001      	adds	r0, #1
 8003bdc:	f43f af45 	beq.w	8003a6a <_printf_float+0xba>
 8003be0:	f04f 0800 	mov.w	r8, #0
 8003be4:	f104 091a 	add.w	r9, r4, #26
 8003be8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003bea:	3b01      	subs	r3, #1
 8003bec:	4543      	cmp	r3, r8
 8003bee:	dc09      	bgt.n	8003c04 <_printf_float+0x254>
 8003bf0:	6823      	ldr	r3, [r4, #0]
 8003bf2:	079b      	lsls	r3, r3, #30
 8003bf4:	f100 8103 	bmi.w	8003dfe <_printf_float+0x44e>
 8003bf8:	68e0      	ldr	r0, [r4, #12]
 8003bfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003bfc:	4298      	cmp	r0, r3
 8003bfe:	bfb8      	it	lt
 8003c00:	4618      	movlt	r0, r3
 8003c02:	e734      	b.n	8003a6e <_printf_float+0xbe>
 8003c04:	2301      	movs	r3, #1
 8003c06:	464a      	mov	r2, r9
 8003c08:	4631      	mov	r1, r6
 8003c0a:	4628      	mov	r0, r5
 8003c0c:	47b8      	blx	r7
 8003c0e:	3001      	adds	r0, #1
 8003c10:	f43f af2b 	beq.w	8003a6a <_printf_float+0xba>
 8003c14:	f108 0801 	add.w	r8, r8, #1
 8003c18:	e7e6      	b.n	8003be8 <_printf_float+0x238>
 8003c1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	dc2b      	bgt.n	8003c78 <_printf_float+0x2c8>
 8003c20:	2301      	movs	r3, #1
 8003c22:	4a26      	ldr	r2, [pc, #152]	; (8003cbc <_printf_float+0x30c>)
 8003c24:	4631      	mov	r1, r6
 8003c26:	4628      	mov	r0, r5
 8003c28:	47b8      	blx	r7
 8003c2a:	3001      	adds	r0, #1
 8003c2c:	f43f af1d 	beq.w	8003a6a <_printf_float+0xba>
 8003c30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c32:	b923      	cbnz	r3, 8003c3e <_printf_float+0x28e>
 8003c34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003c36:	b913      	cbnz	r3, 8003c3e <_printf_float+0x28e>
 8003c38:	6823      	ldr	r3, [r4, #0]
 8003c3a:	07d9      	lsls	r1, r3, #31
 8003c3c:	d5d8      	bpl.n	8003bf0 <_printf_float+0x240>
 8003c3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c42:	4631      	mov	r1, r6
 8003c44:	4628      	mov	r0, r5
 8003c46:	47b8      	blx	r7
 8003c48:	3001      	adds	r0, #1
 8003c4a:	f43f af0e 	beq.w	8003a6a <_printf_float+0xba>
 8003c4e:	f04f 0900 	mov.w	r9, #0
 8003c52:	f104 0a1a 	add.w	sl, r4, #26
 8003c56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c58:	425b      	negs	r3, r3
 8003c5a:	454b      	cmp	r3, r9
 8003c5c:	dc01      	bgt.n	8003c62 <_printf_float+0x2b2>
 8003c5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003c60:	e794      	b.n	8003b8c <_printf_float+0x1dc>
 8003c62:	2301      	movs	r3, #1
 8003c64:	4652      	mov	r2, sl
 8003c66:	4631      	mov	r1, r6
 8003c68:	4628      	mov	r0, r5
 8003c6a:	47b8      	blx	r7
 8003c6c:	3001      	adds	r0, #1
 8003c6e:	f43f aefc 	beq.w	8003a6a <_printf_float+0xba>
 8003c72:	f109 0901 	add.w	r9, r9, #1
 8003c76:	e7ee      	b.n	8003c56 <_printf_float+0x2a6>
 8003c78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003c7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	bfa8      	it	ge
 8003c80:	461a      	movge	r2, r3
 8003c82:	2a00      	cmp	r2, #0
 8003c84:	4691      	mov	r9, r2
 8003c86:	dd07      	ble.n	8003c98 <_printf_float+0x2e8>
 8003c88:	4613      	mov	r3, r2
 8003c8a:	4631      	mov	r1, r6
 8003c8c:	4642      	mov	r2, r8
 8003c8e:	4628      	mov	r0, r5
 8003c90:	47b8      	blx	r7
 8003c92:	3001      	adds	r0, #1
 8003c94:	f43f aee9 	beq.w	8003a6a <_printf_float+0xba>
 8003c98:	f104 031a 	add.w	r3, r4, #26
 8003c9c:	f04f 0b00 	mov.w	fp, #0
 8003ca0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003ca4:	9306      	str	r3, [sp, #24]
 8003ca6:	e015      	b.n	8003cd4 <_printf_float+0x324>
 8003ca8:	7fefffff 	.word	0x7fefffff
 8003cac:	080086f4 	.word	0x080086f4
 8003cb0:	080086f0 	.word	0x080086f0
 8003cb4:	080086fc 	.word	0x080086fc
 8003cb8:	080086f8 	.word	0x080086f8
 8003cbc:	08008700 	.word	0x08008700
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	9a06      	ldr	r2, [sp, #24]
 8003cc4:	4631      	mov	r1, r6
 8003cc6:	4628      	mov	r0, r5
 8003cc8:	47b8      	blx	r7
 8003cca:	3001      	adds	r0, #1
 8003ccc:	f43f aecd 	beq.w	8003a6a <_printf_float+0xba>
 8003cd0:	f10b 0b01 	add.w	fp, fp, #1
 8003cd4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003cd8:	ebaa 0309 	sub.w	r3, sl, r9
 8003cdc:	455b      	cmp	r3, fp
 8003cde:	dcef      	bgt.n	8003cc0 <_printf_float+0x310>
 8003ce0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	44d0      	add	r8, sl
 8003ce8:	db15      	blt.n	8003d16 <_printf_float+0x366>
 8003cea:	6823      	ldr	r3, [r4, #0]
 8003cec:	07da      	lsls	r2, r3, #31
 8003cee:	d412      	bmi.n	8003d16 <_printf_float+0x366>
 8003cf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003cf2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003cf4:	eba3 020a 	sub.w	r2, r3, sl
 8003cf8:	eba3 0a01 	sub.w	sl, r3, r1
 8003cfc:	4592      	cmp	sl, r2
 8003cfe:	bfa8      	it	ge
 8003d00:	4692      	movge	sl, r2
 8003d02:	f1ba 0f00 	cmp.w	sl, #0
 8003d06:	dc0e      	bgt.n	8003d26 <_printf_float+0x376>
 8003d08:	f04f 0800 	mov.w	r8, #0
 8003d0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003d10:	f104 091a 	add.w	r9, r4, #26
 8003d14:	e019      	b.n	8003d4a <_printf_float+0x39a>
 8003d16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d1a:	4631      	mov	r1, r6
 8003d1c:	4628      	mov	r0, r5
 8003d1e:	47b8      	blx	r7
 8003d20:	3001      	adds	r0, #1
 8003d22:	d1e5      	bne.n	8003cf0 <_printf_float+0x340>
 8003d24:	e6a1      	b.n	8003a6a <_printf_float+0xba>
 8003d26:	4653      	mov	r3, sl
 8003d28:	4642      	mov	r2, r8
 8003d2a:	4631      	mov	r1, r6
 8003d2c:	4628      	mov	r0, r5
 8003d2e:	47b8      	blx	r7
 8003d30:	3001      	adds	r0, #1
 8003d32:	d1e9      	bne.n	8003d08 <_printf_float+0x358>
 8003d34:	e699      	b.n	8003a6a <_printf_float+0xba>
 8003d36:	2301      	movs	r3, #1
 8003d38:	464a      	mov	r2, r9
 8003d3a:	4631      	mov	r1, r6
 8003d3c:	4628      	mov	r0, r5
 8003d3e:	47b8      	blx	r7
 8003d40:	3001      	adds	r0, #1
 8003d42:	f43f ae92 	beq.w	8003a6a <_printf_float+0xba>
 8003d46:	f108 0801 	add.w	r8, r8, #1
 8003d4a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003d4e:	1a9b      	subs	r3, r3, r2
 8003d50:	eba3 030a 	sub.w	r3, r3, sl
 8003d54:	4543      	cmp	r3, r8
 8003d56:	dcee      	bgt.n	8003d36 <_printf_float+0x386>
 8003d58:	e74a      	b.n	8003bf0 <_printf_float+0x240>
 8003d5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003d5c:	2a01      	cmp	r2, #1
 8003d5e:	dc01      	bgt.n	8003d64 <_printf_float+0x3b4>
 8003d60:	07db      	lsls	r3, r3, #31
 8003d62:	d53a      	bpl.n	8003dda <_printf_float+0x42a>
 8003d64:	2301      	movs	r3, #1
 8003d66:	4642      	mov	r2, r8
 8003d68:	4631      	mov	r1, r6
 8003d6a:	4628      	mov	r0, r5
 8003d6c:	47b8      	blx	r7
 8003d6e:	3001      	adds	r0, #1
 8003d70:	f43f ae7b 	beq.w	8003a6a <_printf_float+0xba>
 8003d74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d78:	4631      	mov	r1, r6
 8003d7a:	4628      	mov	r0, r5
 8003d7c:	47b8      	blx	r7
 8003d7e:	3001      	adds	r0, #1
 8003d80:	f108 0801 	add.w	r8, r8, #1
 8003d84:	f43f ae71 	beq.w	8003a6a <_printf_float+0xba>
 8003d88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8003d90:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003d94:	2300      	movs	r3, #0
 8003d96:	f7fc fee7 	bl	8000b68 <__aeabi_dcmpeq>
 8003d9a:	b9c8      	cbnz	r0, 8003dd0 <_printf_float+0x420>
 8003d9c:	4653      	mov	r3, sl
 8003d9e:	4642      	mov	r2, r8
 8003da0:	4631      	mov	r1, r6
 8003da2:	4628      	mov	r0, r5
 8003da4:	47b8      	blx	r7
 8003da6:	3001      	adds	r0, #1
 8003da8:	d10e      	bne.n	8003dc8 <_printf_float+0x418>
 8003daa:	e65e      	b.n	8003a6a <_printf_float+0xba>
 8003dac:	2301      	movs	r3, #1
 8003dae:	4652      	mov	r2, sl
 8003db0:	4631      	mov	r1, r6
 8003db2:	4628      	mov	r0, r5
 8003db4:	47b8      	blx	r7
 8003db6:	3001      	adds	r0, #1
 8003db8:	f43f ae57 	beq.w	8003a6a <_printf_float+0xba>
 8003dbc:	f108 0801 	add.w	r8, r8, #1
 8003dc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	4543      	cmp	r3, r8
 8003dc6:	dcf1      	bgt.n	8003dac <_printf_float+0x3fc>
 8003dc8:	464b      	mov	r3, r9
 8003dca:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003dce:	e6de      	b.n	8003b8e <_printf_float+0x1de>
 8003dd0:	f04f 0800 	mov.w	r8, #0
 8003dd4:	f104 0a1a 	add.w	sl, r4, #26
 8003dd8:	e7f2      	b.n	8003dc0 <_printf_float+0x410>
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e7df      	b.n	8003d9e <_printf_float+0x3ee>
 8003dde:	2301      	movs	r3, #1
 8003de0:	464a      	mov	r2, r9
 8003de2:	4631      	mov	r1, r6
 8003de4:	4628      	mov	r0, r5
 8003de6:	47b8      	blx	r7
 8003de8:	3001      	adds	r0, #1
 8003dea:	f43f ae3e 	beq.w	8003a6a <_printf_float+0xba>
 8003dee:	f108 0801 	add.w	r8, r8, #1
 8003df2:	68e3      	ldr	r3, [r4, #12]
 8003df4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003df6:	1a9b      	subs	r3, r3, r2
 8003df8:	4543      	cmp	r3, r8
 8003dfa:	dcf0      	bgt.n	8003dde <_printf_float+0x42e>
 8003dfc:	e6fc      	b.n	8003bf8 <_printf_float+0x248>
 8003dfe:	f04f 0800 	mov.w	r8, #0
 8003e02:	f104 0919 	add.w	r9, r4, #25
 8003e06:	e7f4      	b.n	8003df2 <_printf_float+0x442>
 8003e08:	2900      	cmp	r1, #0
 8003e0a:	f43f ae8b 	beq.w	8003b24 <_printf_float+0x174>
 8003e0e:	2300      	movs	r3, #0
 8003e10:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8003e14:	ab09      	add	r3, sp, #36	; 0x24
 8003e16:	9300      	str	r3, [sp, #0]
 8003e18:	ec49 8b10 	vmov	d0, r8, r9
 8003e1c:	6022      	str	r2, [r4, #0]
 8003e1e:	f8cd a004 	str.w	sl, [sp, #4]
 8003e22:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003e26:	4628      	mov	r0, r5
 8003e28:	f7ff fd2d 	bl	8003886 <__cvt>
 8003e2c:	4680      	mov	r8, r0
 8003e2e:	e648      	b.n	8003ac2 <_printf_float+0x112>

08003e30 <_printf_common>:
 8003e30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e34:	4691      	mov	r9, r2
 8003e36:	461f      	mov	r7, r3
 8003e38:	688a      	ldr	r2, [r1, #8]
 8003e3a:	690b      	ldr	r3, [r1, #16]
 8003e3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003e40:	4293      	cmp	r3, r2
 8003e42:	bfb8      	it	lt
 8003e44:	4613      	movlt	r3, r2
 8003e46:	f8c9 3000 	str.w	r3, [r9]
 8003e4a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003e4e:	4606      	mov	r6, r0
 8003e50:	460c      	mov	r4, r1
 8003e52:	b112      	cbz	r2, 8003e5a <_printf_common+0x2a>
 8003e54:	3301      	adds	r3, #1
 8003e56:	f8c9 3000 	str.w	r3, [r9]
 8003e5a:	6823      	ldr	r3, [r4, #0]
 8003e5c:	0699      	lsls	r1, r3, #26
 8003e5e:	bf42      	ittt	mi
 8003e60:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003e64:	3302      	addmi	r3, #2
 8003e66:	f8c9 3000 	strmi.w	r3, [r9]
 8003e6a:	6825      	ldr	r5, [r4, #0]
 8003e6c:	f015 0506 	ands.w	r5, r5, #6
 8003e70:	d107      	bne.n	8003e82 <_printf_common+0x52>
 8003e72:	f104 0a19 	add.w	sl, r4, #25
 8003e76:	68e3      	ldr	r3, [r4, #12]
 8003e78:	f8d9 2000 	ldr.w	r2, [r9]
 8003e7c:	1a9b      	subs	r3, r3, r2
 8003e7e:	42ab      	cmp	r3, r5
 8003e80:	dc28      	bgt.n	8003ed4 <_printf_common+0xa4>
 8003e82:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003e86:	6822      	ldr	r2, [r4, #0]
 8003e88:	3300      	adds	r3, #0
 8003e8a:	bf18      	it	ne
 8003e8c:	2301      	movne	r3, #1
 8003e8e:	0692      	lsls	r2, r2, #26
 8003e90:	d42d      	bmi.n	8003eee <_printf_common+0xbe>
 8003e92:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003e96:	4639      	mov	r1, r7
 8003e98:	4630      	mov	r0, r6
 8003e9a:	47c0      	blx	r8
 8003e9c:	3001      	adds	r0, #1
 8003e9e:	d020      	beq.n	8003ee2 <_printf_common+0xb2>
 8003ea0:	6823      	ldr	r3, [r4, #0]
 8003ea2:	68e5      	ldr	r5, [r4, #12]
 8003ea4:	f8d9 2000 	ldr.w	r2, [r9]
 8003ea8:	f003 0306 	and.w	r3, r3, #6
 8003eac:	2b04      	cmp	r3, #4
 8003eae:	bf08      	it	eq
 8003eb0:	1aad      	subeq	r5, r5, r2
 8003eb2:	68a3      	ldr	r3, [r4, #8]
 8003eb4:	6922      	ldr	r2, [r4, #16]
 8003eb6:	bf0c      	ite	eq
 8003eb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ebc:	2500      	movne	r5, #0
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	bfc4      	itt	gt
 8003ec2:	1a9b      	subgt	r3, r3, r2
 8003ec4:	18ed      	addgt	r5, r5, r3
 8003ec6:	f04f 0900 	mov.w	r9, #0
 8003eca:	341a      	adds	r4, #26
 8003ecc:	454d      	cmp	r5, r9
 8003ece:	d11a      	bne.n	8003f06 <_printf_common+0xd6>
 8003ed0:	2000      	movs	r0, #0
 8003ed2:	e008      	b.n	8003ee6 <_printf_common+0xb6>
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	4652      	mov	r2, sl
 8003ed8:	4639      	mov	r1, r7
 8003eda:	4630      	mov	r0, r6
 8003edc:	47c0      	blx	r8
 8003ede:	3001      	adds	r0, #1
 8003ee0:	d103      	bne.n	8003eea <_printf_common+0xba>
 8003ee2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003eea:	3501      	adds	r5, #1
 8003eec:	e7c3      	b.n	8003e76 <_printf_common+0x46>
 8003eee:	18e1      	adds	r1, r4, r3
 8003ef0:	1c5a      	adds	r2, r3, #1
 8003ef2:	2030      	movs	r0, #48	; 0x30
 8003ef4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003ef8:	4422      	add	r2, r4
 8003efa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003efe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003f02:	3302      	adds	r3, #2
 8003f04:	e7c5      	b.n	8003e92 <_printf_common+0x62>
 8003f06:	2301      	movs	r3, #1
 8003f08:	4622      	mov	r2, r4
 8003f0a:	4639      	mov	r1, r7
 8003f0c:	4630      	mov	r0, r6
 8003f0e:	47c0      	blx	r8
 8003f10:	3001      	adds	r0, #1
 8003f12:	d0e6      	beq.n	8003ee2 <_printf_common+0xb2>
 8003f14:	f109 0901 	add.w	r9, r9, #1
 8003f18:	e7d8      	b.n	8003ecc <_printf_common+0x9c>
	...

08003f1c <_printf_i>:
 8003f1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003f20:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003f24:	460c      	mov	r4, r1
 8003f26:	7e09      	ldrb	r1, [r1, #24]
 8003f28:	b085      	sub	sp, #20
 8003f2a:	296e      	cmp	r1, #110	; 0x6e
 8003f2c:	4617      	mov	r7, r2
 8003f2e:	4606      	mov	r6, r0
 8003f30:	4698      	mov	r8, r3
 8003f32:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003f34:	f000 80b3 	beq.w	800409e <_printf_i+0x182>
 8003f38:	d822      	bhi.n	8003f80 <_printf_i+0x64>
 8003f3a:	2963      	cmp	r1, #99	; 0x63
 8003f3c:	d036      	beq.n	8003fac <_printf_i+0x90>
 8003f3e:	d80a      	bhi.n	8003f56 <_printf_i+0x3a>
 8003f40:	2900      	cmp	r1, #0
 8003f42:	f000 80b9 	beq.w	80040b8 <_printf_i+0x19c>
 8003f46:	2958      	cmp	r1, #88	; 0x58
 8003f48:	f000 8083 	beq.w	8004052 <_printf_i+0x136>
 8003f4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f50:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003f54:	e032      	b.n	8003fbc <_printf_i+0xa0>
 8003f56:	2964      	cmp	r1, #100	; 0x64
 8003f58:	d001      	beq.n	8003f5e <_printf_i+0x42>
 8003f5a:	2969      	cmp	r1, #105	; 0x69
 8003f5c:	d1f6      	bne.n	8003f4c <_printf_i+0x30>
 8003f5e:	6820      	ldr	r0, [r4, #0]
 8003f60:	6813      	ldr	r3, [r2, #0]
 8003f62:	0605      	lsls	r5, r0, #24
 8003f64:	f103 0104 	add.w	r1, r3, #4
 8003f68:	d52a      	bpl.n	8003fc0 <_printf_i+0xa4>
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	6011      	str	r1, [r2, #0]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	da03      	bge.n	8003f7a <_printf_i+0x5e>
 8003f72:	222d      	movs	r2, #45	; 0x2d
 8003f74:	425b      	negs	r3, r3
 8003f76:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003f7a:	486f      	ldr	r0, [pc, #444]	; (8004138 <_printf_i+0x21c>)
 8003f7c:	220a      	movs	r2, #10
 8003f7e:	e039      	b.n	8003ff4 <_printf_i+0xd8>
 8003f80:	2973      	cmp	r1, #115	; 0x73
 8003f82:	f000 809d 	beq.w	80040c0 <_printf_i+0x1a4>
 8003f86:	d808      	bhi.n	8003f9a <_printf_i+0x7e>
 8003f88:	296f      	cmp	r1, #111	; 0x6f
 8003f8a:	d020      	beq.n	8003fce <_printf_i+0xb2>
 8003f8c:	2970      	cmp	r1, #112	; 0x70
 8003f8e:	d1dd      	bne.n	8003f4c <_printf_i+0x30>
 8003f90:	6823      	ldr	r3, [r4, #0]
 8003f92:	f043 0320 	orr.w	r3, r3, #32
 8003f96:	6023      	str	r3, [r4, #0]
 8003f98:	e003      	b.n	8003fa2 <_printf_i+0x86>
 8003f9a:	2975      	cmp	r1, #117	; 0x75
 8003f9c:	d017      	beq.n	8003fce <_printf_i+0xb2>
 8003f9e:	2978      	cmp	r1, #120	; 0x78
 8003fa0:	d1d4      	bne.n	8003f4c <_printf_i+0x30>
 8003fa2:	2378      	movs	r3, #120	; 0x78
 8003fa4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003fa8:	4864      	ldr	r0, [pc, #400]	; (800413c <_printf_i+0x220>)
 8003faa:	e055      	b.n	8004058 <_printf_i+0x13c>
 8003fac:	6813      	ldr	r3, [r2, #0]
 8003fae:	1d19      	adds	r1, r3, #4
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	6011      	str	r1, [r2, #0]
 8003fb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003fb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e08c      	b.n	80040da <_printf_i+0x1be>
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	6011      	str	r1, [r2, #0]
 8003fc4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003fc8:	bf18      	it	ne
 8003fca:	b21b      	sxthne	r3, r3
 8003fcc:	e7cf      	b.n	8003f6e <_printf_i+0x52>
 8003fce:	6813      	ldr	r3, [r2, #0]
 8003fd0:	6825      	ldr	r5, [r4, #0]
 8003fd2:	1d18      	adds	r0, r3, #4
 8003fd4:	6010      	str	r0, [r2, #0]
 8003fd6:	0628      	lsls	r0, r5, #24
 8003fd8:	d501      	bpl.n	8003fde <_printf_i+0xc2>
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	e002      	b.n	8003fe4 <_printf_i+0xc8>
 8003fde:	0668      	lsls	r0, r5, #25
 8003fe0:	d5fb      	bpl.n	8003fda <_printf_i+0xbe>
 8003fe2:	881b      	ldrh	r3, [r3, #0]
 8003fe4:	4854      	ldr	r0, [pc, #336]	; (8004138 <_printf_i+0x21c>)
 8003fe6:	296f      	cmp	r1, #111	; 0x6f
 8003fe8:	bf14      	ite	ne
 8003fea:	220a      	movne	r2, #10
 8003fec:	2208      	moveq	r2, #8
 8003fee:	2100      	movs	r1, #0
 8003ff0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003ff4:	6865      	ldr	r5, [r4, #4]
 8003ff6:	60a5      	str	r5, [r4, #8]
 8003ff8:	2d00      	cmp	r5, #0
 8003ffa:	f2c0 8095 	blt.w	8004128 <_printf_i+0x20c>
 8003ffe:	6821      	ldr	r1, [r4, #0]
 8004000:	f021 0104 	bic.w	r1, r1, #4
 8004004:	6021      	str	r1, [r4, #0]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d13d      	bne.n	8004086 <_printf_i+0x16a>
 800400a:	2d00      	cmp	r5, #0
 800400c:	f040 808e 	bne.w	800412c <_printf_i+0x210>
 8004010:	4665      	mov	r5, ip
 8004012:	2a08      	cmp	r2, #8
 8004014:	d10b      	bne.n	800402e <_printf_i+0x112>
 8004016:	6823      	ldr	r3, [r4, #0]
 8004018:	07db      	lsls	r3, r3, #31
 800401a:	d508      	bpl.n	800402e <_printf_i+0x112>
 800401c:	6923      	ldr	r3, [r4, #16]
 800401e:	6862      	ldr	r2, [r4, #4]
 8004020:	429a      	cmp	r2, r3
 8004022:	bfde      	ittt	le
 8004024:	2330      	movle	r3, #48	; 0x30
 8004026:	f805 3c01 	strble.w	r3, [r5, #-1]
 800402a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800402e:	ebac 0305 	sub.w	r3, ip, r5
 8004032:	6123      	str	r3, [r4, #16]
 8004034:	f8cd 8000 	str.w	r8, [sp]
 8004038:	463b      	mov	r3, r7
 800403a:	aa03      	add	r2, sp, #12
 800403c:	4621      	mov	r1, r4
 800403e:	4630      	mov	r0, r6
 8004040:	f7ff fef6 	bl	8003e30 <_printf_common>
 8004044:	3001      	adds	r0, #1
 8004046:	d14d      	bne.n	80040e4 <_printf_i+0x1c8>
 8004048:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800404c:	b005      	add	sp, #20
 800404e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004052:	4839      	ldr	r0, [pc, #228]	; (8004138 <_printf_i+0x21c>)
 8004054:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004058:	6813      	ldr	r3, [r2, #0]
 800405a:	6821      	ldr	r1, [r4, #0]
 800405c:	1d1d      	adds	r5, r3, #4
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6015      	str	r5, [r2, #0]
 8004062:	060a      	lsls	r2, r1, #24
 8004064:	d50b      	bpl.n	800407e <_printf_i+0x162>
 8004066:	07ca      	lsls	r2, r1, #31
 8004068:	bf44      	itt	mi
 800406a:	f041 0120 	orrmi.w	r1, r1, #32
 800406e:	6021      	strmi	r1, [r4, #0]
 8004070:	b91b      	cbnz	r3, 800407a <_printf_i+0x15e>
 8004072:	6822      	ldr	r2, [r4, #0]
 8004074:	f022 0220 	bic.w	r2, r2, #32
 8004078:	6022      	str	r2, [r4, #0]
 800407a:	2210      	movs	r2, #16
 800407c:	e7b7      	b.n	8003fee <_printf_i+0xd2>
 800407e:	064d      	lsls	r5, r1, #25
 8004080:	bf48      	it	mi
 8004082:	b29b      	uxthmi	r3, r3
 8004084:	e7ef      	b.n	8004066 <_printf_i+0x14a>
 8004086:	4665      	mov	r5, ip
 8004088:	fbb3 f1f2 	udiv	r1, r3, r2
 800408c:	fb02 3311 	mls	r3, r2, r1, r3
 8004090:	5cc3      	ldrb	r3, [r0, r3]
 8004092:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004096:	460b      	mov	r3, r1
 8004098:	2900      	cmp	r1, #0
 800409a:	d1f5      	bne.n	8004088 <_printf_i+0x16c>
 800409c:	e7b9      	b.n	8004012 <_printf_i+0xf6>
 800409e:	6813      	ldr	r3, [r2, #0]
 80040a0:	6825      	ldr	r5, [r4, #0]
 80040a2:	6961      	ldr	r1, [r4, #20]
 80040a4:	1d18      	adds	r0, r3, #4
 80040a6:	6010      	str	r0, [r2, #0]
 80040a8:	0628      	lsls	r0, r5, #24
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	d501      	bpl.n	80040b2 <_printf_i+0x196>
 80040ae:	6019      	str	r1, [r3, #0]
 80040b0:	e002      	b.n	80040b8 <_printf_i+0x19c>
 80040b2:	066a      	lsls	r2, r5, #25
 80040b4:	d5fb      	bpl.n	80040ae <_printf_i+0x192>
 80040b6:	8019      	strh	r1, [r3, #0]
 80040b8:	2300      	movs	r3, #0
 80040ba:	6123      	str	r3, [r4, #16]
 80040bc:	4665      	mov	r5, ip
 80040be:	e7b9      	b.n	8004034 <_printf_i+0x118>
 80040c0:	6813      	ldr	r3, [r2, #0]
 80040c2:	1d19      	adds	r1, r3, #4
 80040c4:	6011      	str	r1, [r2, #0]
 80040c6:	681d      	ldr	r5, [r3, #0]
 80040c8:	6862      	ldr	r2, [r4, #4]
 80040ca:	2100      	movs	r1, #0
 80040cc:	4628      	mov	r0, r5
 80040ce:	f7fc f8d7 	bl	8000280 <memchr>
 80040d2:	b108      	cbz	r0, 80040d8 <_printf_i+0x1bc>
 80040d4:	1b40      	subs	r0, r0, r5
 80040d6:	6060      	str	r0, [r4, #4]
 80040d8:	6863      	ldr	r3, [r4, #4]
 80040da:	6123      	str	r3, [r4, #16]
 80040dc:	2300      	movs	r3, #0
 80040de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040e2:	e7a7      	b.n	8004034 <_printf_i+0x118>
 80040e4:	6923      	ldr	r3, [r4, #16]
 80040e6:	462a      	mov	r2, r5
 80040e8:	4639      	mov	r1, r7
 80040ea:	4630      	mov	r0, r6
 80040ec:	47c0      	blx	r8
 80040ee:	3001      	adds	r0, #1
 80040f0:	d0aa      	beq.n	8004048 <_printf_i+0x12c>
 80040f2:	6823      	ldr	r3, [r4, #0]
 80040f4:	079b      	lsls	r3, r3, #30
 80040f6:	d413      	bmi.n	8004120 <_printf_i+0x204>
 80040f8:	68e0      	ldr	r0, [r4, #12]
 80040fa:	9b03      	ldr	r3, [sp, #12]
 80040fc:	4298      	cmp	r0, r3
 80040fe:	bfb8      	it	lt
 8004100:	4618      	movlt	r0, r3
 8004102:	e7a3      	b.n	800404c <_printf_i+0x130>
 8004104:	2301      	movs	r3, #1
 8004106:	464a      	mov	r2, r9
 8004108:	4639      	mov	r1, r7
 800410a:	4630      	mov	r0, r6
 800410c:	47c0      	blx	r8
 800410e:	3001      	adds	r0, #1
 8004110:	d09a      	beq.n	8004048 <_printf_i+0x12c>
 8004112:	3501      	adds	r5, #1
 8004114:	68e3      	ldr	r3, [r4, #12]
 8004116:	9a03      	ldr	r2, [sp, #12]
 8004118:	1a9b      	subs	r3, r3, r2
 800411a:	42ab      	cmp	r3, r5
 800411c:	dcf2      	bgt.n	8004104 <_printf_i+0x1e8>
 800411e:	e7eb      	b.n	80040f8 <_printf_i+0x1dc>
 8004120:	2500      	movs	r5, #0
 8004122:	f104 0919 	add.w	r9, r4, #25
 8004126:	e7f5      	b.n	8004114 <_printf_i+0x1f8>
 8004128:	2b00      	cmp	r3, #0
 800412a:	d1ac      	bne.n	8004086 <_printf_i+0x16a>
 800412c:	7803      	ldrb	r3, [r0, #0]
 800412e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004132:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004136:	e76c      	b.n	8004012 <_printf_i+0xf6>
 8004138:	08008702 	.word	0x08008702
 800413c:	08008713 	.word	0x08008713

08004140 <_scanf_float>:
 8004140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004144:	469a      	mov	sl, r3
 8004146:	688b      	ldr	r3, [r1, #8]
 8004148:	4616      	mov	r6, r2
 800414a:	1e5a      	subs	r2, r3, #1
 800414c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004150:	b087      	sub	sp, #28
 8004152:	bf83      	ittte	hi
 8004154:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8004158:	189b      	addhi	r3, r3, r2
 800415a:	9301      	strhi	r3, [sp, #4]
 800415c:	2300      	movls	r3, #0
 800415e:	bf86      	itte	hi
 8004160:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004164:	608b      	strhi	r3, [r1, #8]
 8004166:	9301      	strls	r3, [sp, #4]
 8004168:	680b      	ldr	r3, [r1, #0]
 800416a:	4688      	mov	r8, r1
 800416c:	f04f 0b00 	mov.w	fp, #0
 8004170:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004174:	f848 3b1c 	str.w	r3, [r8], #28
 8004178:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800417c:	4607      	mov	r7, r0
 800417e:	460c      	mov	r4, r1
 8004180:	4645      	mov	r5, r8
 8004182:	465a      	mov	r2, fp
 8004184:	46d9      	mov	r9, fp
 8004186:	f8cd b008 	str.w	fp, [sp, #8]
 800418a:	68a1      	ldr	r1, [r4, #8]
 800418c:	b181      	cbz	r1, 80041b0 <_scanf_float+0x70>
 800418e:	6833      	ldr	r3, [r6, #0]
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	2b49      	cmp	r3, #73	; 0x49
 8004194:	d071      	beq.n	800427a <_scanf_float+0x13a>
 8004196:	d84d      	bhi.n	8004234 <_scanf_float+0xf4>
 8004198:	2b39      	cmp	r3, #57	; 0x39
 800419a:	d840      	bhi.n	800421e <_scanf_float+0xde>
 800419c:	2b31      	cmp	r3, #49	; 0x31
 800419e:	f080 8088 	bcs.w	80042b2 <_scanf_float+0x172>
 80041a2:	2b2d      	cmp	r3, #45	; 0x2d
 80041a4:	f000 8090 	beq.w	80042c8 <_scanf_float+0x188>
 80041a8:	d815      	bhi.n	80041d6 <_scanf_float+0x96>
 80041aa:	2b2b      	cmp	r3, #43	; 0x2b
 80041ac:	f000 808c 	beq.w	80042c8 <_scanf_float+0x188>
 80041b0:	f1b9 0f00 	cmp.w	r9, #0
 80041b4:	d003      	beq.n	80041be <_scanf_float+0x7e>
 80041b6:	6823      	ldr	r3, [r4, #0]
 80041b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041bc:	6023      	str	r3, [r4, #0]
 80041be:	3a01      	subs	r2, #1
 80041c0:	2a01      	cmp	r2, #1
 80041c2:	f200 80ea 	bhi.w	800439a <_scanf_float+0x25a>
 80041c6:	4545      	cmp	r5, r8
 80041c8:	f200 80dc 	bhi.w	8004384 <_scanf_float+0x244>
 80041cc:	2601      	movs	r6, #1
 80041ce:	4630      	mov	r0, r6
 80041d0:	b007      	add	sp, #28
 80041d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041d6:	2b2e      	cmp	r3, #46	; 0x2e
 80041d8:	f000 809f 	beq.w	800431a <_scanf_float+0x1da>
 80041dc:	2b30      	cmp	r3, #48	; 0x30
 80041de:	d1e7      	bne.n	80041b0 <_scanf_float+0x70>
 80041e0:	6820      	ldr	r0, [r4, #0]
 80041e2:	f410 7f80 	tst.w	r0, #256	; 0x100
 80041e6:	d064      	beq.n	80042b2 <_scanf_float+0x172>
 80041e8:	9b01      	ldr	r3, [sp, #4]
 80041ea:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80041ee:	6020      	str	r0, [r4, #0]
 80041f0:	f109 0901 	add.w	r9, r9, #1
 80041f4:	b11b      	cbz	r3, 80041fe <_scanf_float+0xbe>
 80041f6:	3b01      	subs	r3, #1
 80041f8:	3101      	adds	r1, #1
 80041fa:	9301      	str	r3, [sp, #4]
 80041fc:	60a1      	str	r1, [r4, #8]
 80041fe:	68a3      	ldr	r3, [r4, #8]
 8004200:	3b01      	subs	r3, #1
 8004202:	60a3      	str	r3, [r4, #8]
 8004204:	6923      	ldr	r3, [r4, #16]
 8004206:	3301      	adds	r3, #1
 8004208:	6123      	str	r3, [r4, #16]
 800420a:	6873      	ldr	r3, [r6, #4]
 800420c:	3b01      	subs	r3, #1
 800420e:	2b00      	cmp	r3, #0
 8004210:	6073      	str	r3, [r6, #4]
 8004212:	f340 80ac 	ble.w	800436e <_scanf_float+0x22e>
 8004216:	6833      	ldr	r3, [r6, #0]
 8004218:	3301      	adds	r3, #1
 800421a:	6033      	str	r3, [r6, #0]
 800421c:	e7b5      	b.n	800418a <_scanf_float+0x4a>
 800421e:	2b45      	cmp	r3, #69	; 0x45
 8004220:	f000 8085 	beq.w	800432e <_scanf_float+0x1ee>
 8004224:	2b46      	cmp	r3, #70	; 0x46
 8004226:	d06a      	beq.n	80042fe <_scanf_float+0x1be>
 8004228:	2b41      	cmp	r3, #65	; 0x41
 800422a:	d1c1      	bne.n	80041b0 <_scanf_float+0x70>
 800422c:	2a01      	cmp	r2, #1
 800422e:	d1bf      	bne.n	80041b0 <_scanf_float+0x70>
 8004230:	2202      	movs	r2, #2
 8004232:	e046      	b.n	80042c2 <_scanf_float+0x182>
 8004234:	2b65      	cmp	r3, #101	; 0x65
 8004236:	d07a      	beq.n	800432e <_scanf_float+0x1ee>
 8004238:	d818      	bhi.n	800426c <_scanf_float+0x12c>
 800423a:	2b54      	cmp	r3, #84	; 0x54
 800423c:	d066      	beq.n	800430c <_scanf_float+0x1cc>
 800423e:	d811      	bhi.n	8004264 <_scanf_float+0x124>
 8004240:	2b4e      	cmp	r3, #78	; 0x4e
 8004242:	d1b5      	bne.n	80041b0 <_scanf_float+0x70>
 8004244:	2a00      	cmp	r2, #0
 8004246:	d146      	bne.n	80042d6 <_scanf_float+0x196>
 8004248:	f1b9 0f00 	cmp.w	r9, #0
 800424c:	d145      	bne.n	80042da <_scanf_float+0x19a>
 800424e:	6821      	ldr	r1, [r4, #0]
 8004250:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8004254:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8004258:	d13f      	bne.n	80042da <_scanf_float+0x19a>
 800425a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800425e:	6021      	str	r1, [r4, #0]
 8004260:	2201      	movs	r2, #1
 8004262:	e02e      	b.n	80042c2 <_scanf_float+0x182>
 8004264:	2b59      	cmp	r3, #89	; 0x59
 8004266:	d01e      	beq.n	80042a6 <_scanf_float+0x166>
 8004268:	2b61      	cmp	r3, #97	; 0x61
 800426a:	e7de      	b.n	800422a <_scanf_float+0xea>
 800426c:	2b6e      	cmp	r3, #110	; 0x6e
 800426e:	d0e9      	beq.n	8004244 <_scanf_float+0x104>
 8004270:	d815      	bhi.n	800429e <_scanf_float+0x15e>
 8004272:	2b66      	cmp	r3, #102	; 0x66
 8004274:	d043      	beq.n	80042fe <_scanf_float+0x1be>
 8004276:	2b69      	cmp	r3, #105	; 0x69
 8004278:	d19a      	bne.n	80041b0 <_scanf_float+0x70>
 800427a:	f1bb 0f00 	cmp.w	fp, #0
 800427e:	d138      	bne.n	80042f2 <_scanf_float+0x1b2>
 8004280:	f1b9 0f00 	cmp.w	r9, #0
 8004284:	d197      	bne.n	80041b6 <_scanf_float+0x76>
 8004286:	6821      	ldr	r1, [r4, #0]
 8004288:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800428c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8004290:	d195      	bne.n	80041be <_scanf_float+0x7e>
 8004292:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004296:	6021      	str	r1, [r4, #0]
 8004298:	f04f 0b01 	mov.w	fp, #1
 800429c:	e011      	b.n	80042c2 <_scanf_float+0x182>
 800429e:	2b74      	cmp	r3, #116	; 0x74
 80042a0:	d034      	beq.n	800430c <_scanf_float+0x1cc>
 80042a2:	2b79      	cmp	r3, #121	; 0x79
 80042a4:	d184      	bne.n	80041b0 <_scanf_float+0x70>
 80042a6:	f1bb 0f07 	cmp.w	fp, #7
 80042aa:	d181      	bne.n	80041b0 <_scanf_float+0x70>
 80042ac:	f04f 0b08 	mov.w	fp, #8
 80042b0:	e007      	b.n	80042c2 <_scanf_float+0x182>
 80042b2:	eb12 0f0b 	cmn.w	r2, fp
 80042b6:	f47f af7b 	bne.w	80041b0 <_scanf_float+0x70>
 80042ba:	6821      	ldr	r1, [r4, #0]
 80042bc:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80042c0:	6021      	str	r1, [r4, #0]
 80042c2:	702b      	strb	r3, [r5, #0]
 80042c4:	3501      	adds	r5, #1
 80042c6:	e79a      	b.n	80041fe <_scanf_float+0xbe>
 80042c8:	6821      	ldr	r1, [r4, #0]
 80042ca:	0608      	lsls	r0, r1, #24
 80042cc:	f57f af70 	bpl.w	80041b0 <_scanf_float+0x70>
 80042d0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80042d4:	e7f4      	b.n	80042c0 <_scanf_float+0x180>
 80042d6:	2a02      	cmp	r2, #2
 80042d8:	d047      	beq.n	800436a <_scanf_float+0x22a>
 80042da:	f1bb 0f01 	cmp.w	fp, #1
 80042de:	d003      	beq.n	80042e8 <_scanf_float+0x1a8>
 80042e0:	f1bb 0f04 	cmp.w	fp, #4
 80042e4:	f47f af64 	bne.w	80041b0 <_scanf_float+0x70>
 80042e8:	f10b 0b01 	add.w	fp, fp, #1
 80042ec:	fa5f fb8b 	uxtb.w	fp, fp
 80042f0:	e7e7      	b.n	80042c2 <_scanf_float+0x182>
 80042f2:	f1bb 0f03 	cmp.w	fp, #3
 80042f6:	d0f7      	beq.n	80042e8 <_scanf_float+0x1a8>
 80042f8:	f1bb 0f05 	cmp.w	fp, #5
 80042fc:	e7f2      	b.n	80042e4 <_scanf_float+0x1a4>
 80042fe:	f1bb 0f02 	cmp.w	fp, #2
 8004302:	f47f af55 	bne.w	80041b0 <_scanf_float+0x70>
 8004306:	f04f 0b03 	mov.w	fp, #3
 800430a:	e7da      	b.n	80042c2 <_scanf_float+0x182>
 800430c:	f1bb 0f06 	cmp.w	fp, #6
 8004310:	f47f af4e 	bne.w	80041b0 <_scanf_float+0x70>
 8004314:	f04f 0b07 	mov.w	fp, #7
 8004318:	e7d3      	b.n	80042c2 <_scanf_float+0x182>
 800431a:	6821      	ldr	r1, [r4, #0]
 800431c:	0588      	lsls	r0, r1, #22
 800431e:	f57f af47 	bpl.w	80041b0 <_scanf_float+0x70>
 8004322:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8004326:	6021      	str	r1, [r4, #0]
 8004328:	f8cd 9008 	str.w	r9, [sp, #8]
 800432c:	e7c9      	b.n	80042c2 <_scanf_float+0x182>
 800432e:	6821      	ldr	r1, [r4, #0]
 8004330:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8004334:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8004338:	d006      	beq.n	8004348 <_scanf_float+0x208>
 800433a:	0548      	lsls	r0, r1, #21
 800433c:	f57f af38 	bpl.w	80041b0 <_scanf_float+0x70>
 8004340:	f1b9 0f00 	cmp.w	r9, #0
 8004344:	f43f af3b 	beq.w	80041be <_scanf_float+0x7e>
 8004348:	0588      	lsls	r0, r1, #22
 800434a:	bf58      	it	pl
 800434c:	9802      	ldrpl	r0, [sp, #8]
 800434e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004352:	bf58      	it	pl
 8004354:	eba9 0000 	subpl.w	r0, r9, r0
 8004358:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800435c:	bf58      	it	pl
 800435e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8004362:	6021      	str	r1, [r4, #0]
 8004364:	f04f 0900 	mov.w	r9, #0
 8004368:	e7ab      	b.n	80042c2 <_scanf_float+0x182>
 800436a:	2203      	movs	r2, #3
 800436c:	e7a9      	b.n	80042c2 <_scanf_float+0x182>
 800436e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004372:	9205      	str	r2, [sp, #20]
 8004374:	4631      	mov	r1, r6
 8004376:	4638      	mov	r0, r7
 8004378:	4798      	blx	r3
 800437a:	9a05      	ldr	r2, [sp, #20]
 800437c:	2800      	cmp	r0, #0
 800437e:	f43f af04 	beq.w	800418a <_scanf_float+0x4a>
 8004382:	e715      	b.n	80041b0 <_scanf_float+0x70>
 8004384:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004388:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800438c:	4632      	mov	r2, r6
 800438e:	4638      	mov	r0, r7
 8004390:	4798      	blx	r3
 8004392:	6923      	ldr	r3, [r4, #16]
 8004394:	3b01      	subs	r3, #1
 8004396:	6123      	str	r3, [r4, #16]
 8004398:	e715      	b.n	80041c6 <_scanf_float+0x86>
 800439a:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 800439e:	2b06      	cmp	r3, #6
 80043a0:	d80a      	bhi.n	80043b8 <_scanf_float+0x278>
 80043a2:	f1bb 0f02 	cmp.w	fp, #2
 80043a6:	d968      	bls.n	800447a <_scanf_float+0x33a>
 80043a8:	f1ab 0b03 	sub.w	fp, fp, #3
 80043ac:	fa5f fb8b 	uxtb.w	fp, fp
 80043b0:	eba5 0b0b 	sub.w	fp, r5, fp
 80043b4:	455d      	cmp	r5, fp
 80043b6:	d14b      	bne.n	8004450 <_scanf_float+0x310>
 80043b8:	6823      	ldr	r3, [r4, #0]
 80043ba:	05da      	lsls	r2, r3, #23
 80043bc:	d51f      	bpl.n	80043fe <_scanf_float+0x2be>
 80043be:	055b      	lsls	r3, r3, #21
 80043c0:	d468      	bmi.n	8004494 <_scanf_float+0x354>
 80043c2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80043c6:	6923      	ldr	r3, [r4, #16]
 80043c8:	2965      	cmp	r1, #101	; 0x65
 80043ca:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80043ce:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 80043d2:	6123      	str	r3, [r4, #16]
 80043d4:	d00d      	beq.n	80043f2 <_scanf_float+0x2b2>
 80043d6:	2945      	cmp	r1, #69	; 0x45
 80043d8:	d00b      	beq.n	80043f2 <_scanf_float+0x2b2>
 80043da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80043de:	4632      	mov	r2, r6
 80043e0:	4638      	mov	r0, r7
 80043e2:	4798      	blx	r3
 80043e4:	6923      	ldr	r3, [r4, #16]
 80043e6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80043ea:	3b01      	subs	r3, #1
 80043ec:	f1a5 0b02 	sub.w	fp, r5, #2
 80043f0:	6123      	str	r3, [r4, #16]
 80043f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80043f6:	4632      	mov	r2, r6
 80043f8:	4638      	mov	r0, r7
 80043fa:	4798      	blx	r3
 80043fc:	465d      	mov	r5, fp
 80043fe:	6826      	ldr	r6, [r4, #0]
 8004400:	f016 0610 	ands.w	r6, r6, #16
 8004404:	d17a      	bne.n	80044fc <_scanf_float+0x3bc>
 8004406:	702e      	strb	r6, [r5, #0]
 8004408:	6823      	ldr	r3, [r4, #0]
 800440a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800440e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004412:	d142      	bne.n	800449a <_scanf_float+0x35a>
 8004414:	9b02      	ldr	r3, [sp, #8]
 8004416:	eba9 0303 	sub.w	r3, r9, r3
 800441a:	425a      	negs	r2, r3
 800441c:	2b00      	cmp	r3, #0
 800441e:	d149      	bne.n	80044b4 <_scanf_float+0x374>
 8004420:	2200      	movs	r2, #0
 8004422:	4641      	mov	r1, r8
 8004424:	4638      	mov	r0, r7
 8004426:	f000 fea3 	bl	8005170 <_strtod_r>
 800442a:	6825      	ldr	r5, [r4, #0]
 800442c:	f8da 3000 	ldr.w	r3, [sl]
 8004430:	f015 0f02 	tst.w	r5, #2
 8004434:	f103 0204 	add.w	r2, r3, #4
 8004438:	ec59 8b10 	vmov	r8, r9, d0
 800443c:	f8ca 2000 	str.w	r2, [sl]
 8004440:	d043      	beq.n	80044ca <_scanf_float+0x38a>
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	e9c3 8900 	strd	r8, r9, [r3]
 8004448:	68e3      	ldr	r3, [r4, #12]
 800444a:	3301      	adds	r3, #1
 800444c:	60e3      	str	r3, [r4, #12]
 800444e:	e6be      	b.n	80041ce <_scanf_float+0x8e>
 8004450:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004454:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004458:	4632      	mov	r2, r6
 800445a:	4638      	mov	r0, r7
 800445c:	4798      	blx	r3
 800445e:	6923      	ldr	r3, [r4, #16]
 8004460:	3b01      	subs	r3, #1
 8004462:	6123      	str	r3, [r4, #16]
 8004464:	e7a6      	b.n	80043b4 <_scanf_float+0x274>
 8004466:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800446a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800446e:	4632      	mov	r2, r6
 8004470:	4638      	mov	r0, r7
 8004472:	4798      	blx	r3
 8004474:	6923      	ldr	r3, [r4, #16]
 8004476:	3b01      	subs	r3, #1
 8004478:	6123      	str	r3, [r4, #16]
 800447a:	4545      	cmp	r5, r8
 800447c:	d8f3      	bhi.n	8004466 <_scanf_float+0x326>
 800447e:	e6a5      	b.n	80041cc <_scanf_float+0x8c>
 8004480:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004484:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004488:	4632      	mov	r2, r6
 800448a:	4638      	mov	r0, r7
 800448c:	4798      	blx	r3
 800448e:	6923      	ldr	r3, [r4, #16]
 8004490:	3b01      	subs	r3, #1
 8004492:	6123      	str	r3, [r4, #16]
 8004494:	4545      	cmp	r5, r8
 8004496:	d8f3      	bhi.n	8004480 <_scanf_float+0x340>
 8004498:	e698      	b.n	80041cc <_scanf_float+0x8c>
 800449a:	9b03      	ldr	r3, [sp, #12]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d0bf      	beq.n	8004420 <_scanf_float+0x2e0>
 80044a0:	9904      	ldr	r1, [sp, #16]
 80044a2:	230a      	movs	r3, #10
 80044a4:	4632      	mov	r2, r6
 80044a6:	3101      	adds	r1, #1
 80044a8:	4638      	mov	r0, r7
 80044aa:	f000 feed 	bl	8005288 <_strtol_r>
 80044ae:	9b03      	ldr	r3, [sp, #12]
 80044b0:	9d04      	ldr	r5, [sp, #16]
 80044b2:	1ac2      	subs	r2, r0, r3
 80044b4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80044b8:	429d      	cmp	r5, r3
 80044ba:	bf28      	it	cs
 80044bc:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80044c0:	490f      	ldr	r1, [pc, #60]	; (8004500 <_scanf_float+0x3c0>)
 80044c2:	4628      	mov	r0, r5
 80044c4:	f000 f824 	bl	8004510 <siprintf>
 80044c8:	e7aa      	b.n	8004420 <_scanf_float+0x2e0>
 80044ca:	f015 0504 	ands.w	r5, r5, #4
 80044ce:	d1b8      	bne.n	8004442 <_scanf_float+0x302>
 80044d0:	681f      	ldr	r7, [r3, #0]
 80044d2:	ee10 2a10 	vmov	r2, s0
 80044d6:	464b      	mov	r3, r9
 80044d8:	ee10 0a10 	vmov	r0, s0
 80044dc:	4649      	mov	r1, r9
 80044de:	f7fc fb75 	bl	8000bcc <__aeabi_dcmpun>
 80044e2:	b128      	cbz	r0, 80044f0 <_scanf_float+0x3b0>
 80044e4:	4628      	mov	r0, r5
 80044e6:	f000 f80d 	bl	8004504 <nanf>
 80044ea:	ed87 0a00 	vstr	s0, [r7]
 80044ee:	e7ab      	b.n	8004448 <_scanf_float+0x308>
 80044f0:	4640      	mov	r0, r8
 80044f2:	4649      	mov	r1, r9
 80044f4:	f7fc fbc8 	bl	8000c88 <__aeabi_d2f>
 80044f8:	6038      	str	r0, [r7, #0]
 80044fa:	e7a5      	b.n	8004448 <_scanf_float+0x308>
 80044fc:	2600      	movs	r6, #0
 80044fe:	e666      	b.n	80041ce <_scanf_float+0x8e>
 8004500:	08008724 	.word	0x08008724

08004504 <nanf>:
 8004504:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800450c <nanf+0x8>
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	7fc00000 	.word	0x7fc00000

08004510 <siprintf>:
 8004510:	b40e      	push	{r1, r2, r3}
 8004512:	b500      	push	{lr}
 8004514:	b09c      	sub	sp, #112	; 0x70
 8004516:	ab1d      	add	r3, sp, #116	; 0x74
 8004518:	9002      	str	r0, [sp, #8]
 800451a:	9006      	str	r0, [sp, #24]
 800451c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004520:	4809      	ldr	r0, [pc, #36]	; (8004548 <siprintf+0x38>)
 8004522:	9107      	str	r1, [sp, #28]
 8004524:	9104      	str	r1, [sp, #16]
 8004526:	4909      	ldr	r1, [pc, #36]	; (800454c <siprintf+0x3c>)
 8004528:	f853 2b04 	ldr.w	r2, [r3], #4
 800452c:	9105      	str	r1, [sp, #20]
 800452e:	6800      	ldr	r0, [r0, #0]
 8004530:	9301      	str	r3, [sp, #4]
 8004532:	a902      	add	r1, sp, #8
 8004534:	f002 fd68 	bl	8007008 <_svfiprintf_r>
 8004538:	9b02      	ldr	r3, [sp, #8]
 800453a:	2200      	movs	r2, #0
 800453c:	701a      	strb	r2, [r3, #0]
 800453e:	b01c      	add	sp, #112	; 0x70
 8004540:	f85d eb04 	ldr.w	lr, [sp], #4
 8004544:	b003      	add	sp, #12
 8004546:	4770      	bx	lr
 8004548:	2000000c 	.word	0x2000000c
 800454c:	ffff0208 	.word	0xffff0208

08004550 <sulp>:
 8004550:	b570      	push	{r4, r5, r6, lr}
 8004552:	4604      	mov	r4, r0
 8004554:	460d      	mov	r5, r1
 8004556:	ec45 4b10 	vmov	d0, r4, r5
 800455a:	4616      	mov	r6, r2
 800455c:	f002 fb10 	bl	8006b80 <__ulp>
 8004560:	ec51 0b10 	vmov	r0, r1, d0
 8004564:	b17e      	cbz	r6, 8004586 <sulp+0x36>
 8004566:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800456a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800456e:	2b00      	cmp	r3, #0
 8004570:	dd09      	ble.n	8004586 <sulp+0x36>
 8004572:	051b      	lsls	r3, r3, #20
 8004574:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004578:	2400      	movs	r4, #0
 800457a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800457e:	4622      	mov	r2, r4
 8004580:	462b      	mov	r3, r5
 8004582:	f7fc f889 	bl	8000698 <__aeabi_dmul>
 8004586:	bd70      	pop	{r4, r5, r6, pc}

08004588 <_strtod_l>:
 8004588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800458c:	461f      	mov	r7, r3
 800458e:	b0a1      	sub	sp, #132	; 0x84
 8004590:	2300      	movs	r3, #0
 8004592:	4681      	mov	r9, r0
 8004594:	4638      	mov	r0, r7
 8004596:	460e      	mov	r6, r1
 8004598:	9217      	str	r2, [sp, #92]	; 0x5c
 800459a:	931c      	str	r3, [sp, #112]	; 0x70
 800459c:	f001 fff9 	bl	8006592 <__localeconv_l>
 80045a0:	4680      	mov	r8, r0
 80045a2:	6800      	ldr	r0, [r0, #0]
 80045a4:	f7fb fe60 	bl	8000268 <strlen>
 80045a8:	f04f 0a00 	mov.w	sl, #0
 80045ac:	4604      	mov	r4, r0
 80045ae:	f04f 0b00 	mov.w	fp, #0
 80045b2:	961b      	str	r6, [sp, #108]	; 0x6c
 80045b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80045b6:	781a      	ldrb	r2, [r3, #0]
 80045b8:	2a0d      	cmp	r2, #13
 80045ba:	d832      	bhi.n	8004622 <_strtod_l+0x9a>
 80045bc:	2a09      	cmp	r2, #9
 80045be:	d236      	bcs.n	800462e <_strtod_l+0xa6>
 80045c0:	2a00      	cmp	r2, #0
 80045c2:	d03e      	beq.n	8004642 <_strtod_l+0xba>
 80045c4:	2300      	movs	r3, #0
 80045c6:	930d      	str	r3, [sp, #52]	; 0x34
 80045c8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80045ca:	782b      	ldrb	r3, [r5, #0]
 80045cc:	2b30      	cmp	r3, #48	; 0x30
 80045ce:	f040 80ac 	bne.w	800472a <_strtod_l+0x1a2>
 80045d2:	786b      	ldrb	r3, [r5, #1]
 80045d4:	2b58      	cmp	r3, #88	; 0x58
 80045d6:	d001      	beq.n	80045dc <_strtod_l+0x54>
 80045d8:	2b78      	cmp	r3, #120	; 0x78
 80045da:	d167      	bne.n	80046ac <_strtod_l+0x124>
 80045dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045de:	9301      	str	r3, [sp, #4]
 80045e0:	ab1c      	add	r3, sp, #112	; 0x70
 80045e2:	9300      	str	r3, [sp, #0]
 80045e4:	9702      	str	r7, [sp, #8]
 80045e6:	ab1d      	add	r3, sp, #116	; 0x74
 80045e8:	4a88      	ldr	r2, [pc, #544]	; (800480c <_strtod_l+0x284>)
 80045ea:	a91b      	add	r1, sp, #108	; 0x6c
 80045ec:	4648      	mov	r0, r9
 80045ee:	f001 fcf6 	bl	8005fde <__gethex>
 80045f2:	f010 0407 	ands.w	r4, r0, #7
 80045f6:	4606      	mov	r6, r0
 80045f8:	d005      	beq.n	8004606 <_strtod_l+0x7e>
 80045fa:	2c06      	cmp	r4, #6
 80045fc:	d12b      	bne.n	8004656 <_strtod_l+0xce>
 80045fe:	3501      	adds	r5, #1
 8004600:	2300      	movs	r3, #0
 8004602:	951b      	str	r5, [sp, #108]	; 0x6c
 8004604:	930d      	str	r3, [sp, #52]	; 0x34
 8004606:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004608:	2b00      	cmp	r3, #0
 800460a:	f040 859a 	bne.w	8005142 <_strtod_l+0xbba>
 800460e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004610:	b1e3      	cbz	r3, 800464c <_strtod_l+0xc4>
 8004612:	4652      	mov	r2, sl
 8004614:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004618:	ec43 2b10 	vmov	d0, r2, r3
 800461c:	b021      	add	sp, #132	; 0x84
 800461e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004622:	2a2b      	cmp	r2, #43	; 0x2b
 8004624:	d015      	beq.n	8004652 <_strtod_l+0xca>
 8004626:	2a2d      	cmp	r2, #45	; 0x2d
 8004628:	d004      	beq.n	8004634 <_strtod_l+0xac>
 800462a:	2a20      	cmp	r2, #32
 800462c:	d1ca      	bne.n	80045c4 <_strtod_l+0x3c>
 800462e:	3301      	adds	r3, #1
 8004630:	931b      	str	r3, [sp, #108]	; 0x6c
 8004632:	e7bf      	b.n	80045b4 <_strtod_l+0x2c>
 8004634:	2201      	movs	r2, #1
 8004636:	920d      	str	r2, [sp, #52]	; 0x34
 8004638:	1c5a      	adds	r2, r3, #1
 800463a:	921b      	str	r2, [sp, #108]	; 0x6c
 800463c:	785b      	ldrb	r3, [r3, #1]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d1c2      	bne.n	80045c8 <_strtod_l+0x40>
 8004642:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004644:	961b      	str	r6, [sp, #108]	; 0x6c
 8004646:	2b00      	cmp	r3, #0
 8004648:	f040 8579 	bne.w	800513e <_strtod_l+0xbb6>
 800464c:	4652      	mov	r2, sl
 800464e:	465b      	mov	r3, fp
 8004650:	e7e2      	b.n	8004618 <_strtod_l+0x90>
 8004652:	2200      	movs	r2, #0
 8004654:	e7ef      	b.n	8004636 <_strtod_l+0xae>
 8004656:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004658:	b13a      	cbz	r2, 800466a <_strtod_l+0xe2>
 800465a:	2135      	movs	r1, #53	; 0x35
 800465c:	a81e      	add	r0, sp, #120	; 0x78
 800465e:	f002 fb87 	bl	8006d70 <__copybits>
 8004662:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004664:	4648      	mov	r0, r9
 8004666:	f001 fff3 	bl	8006650 <_Bfree>
 800466a:	3c01      	subs	r4, #1
 800466c:	2c04      	cmp	r4, #4
 800466e:	d806      	bhi.n	800467e <_strtod_l+0xf6>
 8004670:	e8df f004 	tbb	[pc, r4]
 8004674:	1714030a 	.word	0x1714030a
 8004678:	0a          	.byte	0x0a
 8004679:	00          	.byte	0x00
 800467a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800467e:	0730      	lsls	r0, r6, #28
 8004680:	d5c1      	bpl.n	8004606 <_strtod_l+0x7e>
 8004682:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8004686:	e7be      	b.n	8004606 <_strtod_l+0x7e>
 8004688:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800468c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800468e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004692:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004696:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800469a:	e7f0      	b.n	800467e <_strtod_l+0xf6>
 800469c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8004810 <_strtod_l+0x288>
 80046a0:	e7ed      	b.n	800467e <_strtod_l+0xf6>
 80046a2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80046a6:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80046aa:	e7e8      	b.n	800467e <_strtod_l+0xf6>
 80046ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80046ae:	1c5a      	adds	r2, r3, #1
 80046b0:	921b      	str	r2, [sp, #108]	; 0x6c
 80046b2:	785b      	ldrb	r3, [r3, #1]
 80046b4:	2b30      	cmp	r3, #48	; 0x30
 80046b6:	d0f9      	beq.n	80046ac <_strtod_l+0x124>
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d0a4      	beq.n	8004606 <_strtod_l+0x7e>
 80046bc:	2301      	movs	r3, #1
 80046be:	2500      	movs	r5, #0
 80046c0:	9306      	str	r3, [sp, #24]
 80046c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80046c4:	9308      	str	r3, [sp, #32]
 80046c6:	9507      	str	r5, [sp, #28]
 80046c8:	9505      	str	r5, [sp, #20]
 80046ca:	220a      	movs	r2, #10
 80046cc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80046ce:	7807      	ldrb	r7, [r0, #0]
 80046d0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80046d4:	b2d9      	uxtb	r1, r3
 80046d6:	2909      	cmp	r1, #9
 80046d8:	d929      	bls.n	800472e <_strtod_l+0x1a6>
 80046da:	4622      	mov	r2, r4
 80046dc:	f8d8 1000 	ldr.w	r1, [r8]
 80046e0:	f002 fd9a 	bl	8007218 <strncmp>
 80046e4:	2800      	cmp	r0, #0
 80046e6:	d031      	beq.n	800474c <_strtod_l+0x1c4>
 80046e8:	2000      	movs	r0, #0
 80046ea:	9c05      	ldr	r4, [sp, #20]
 80046ec:	9004      	str	r0, [sp, #16]
 80046ee:	463b      	mov	r3, r7
 80046f0:	4602      	mov	r2, r0
 80046f2:	2b65      	cmp	r3, #101	; 0x65
 80046f4:	d001      	beq.n	80046fa <_strtod_l+0x172>
 80046f6:	2b45      	cmp	r3, #69	; 0x45
 80046f8:	d114      	bne.n	8004724 <_strtod_l+0x19c>
 80046fa:	b924      	cbnz	r4, 8004706 <_strtod_l+0x17e>
 80046fc:	b910      	cbnz	r0, 8004704 <_strtod_l+0x17c>
 80046fe:	9b06      	ldr	r3, [sp, #24]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d09e      	beq.n	8004642 <_strtod_l+0xba>
 8004704:	2400      	movs	r4, #0
 8004706:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8004708:	1c73      	adds	r3, r6, #1
 800470a:	931b      	str	r3, [sp, #108]	; 0x6c
 800470c:	7873      	ldrb	r3, [r6, #1]
 800470e:	2b2b      	cmp	r3, #43	; 0x2b
 8004710:	d078      	beq.n	8004804 <_strtod_l+0x27c>
 8004712:	2b2d      	cmp	r3, #45	; 0x2d
 8004714:	d070      	beq.n	80047f8 <_strtod_l+0x270>
 8004716:	f04f 0c00 	mov.w	ip, #0
 800471a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800471e:	2f09      	cmp	r7, #9
 8004720:	d97c      	bls.n	800481c <_strtod_l+0x294>
 8004722:	961b      	str	r6, [sp, #108]	; 0x6c
 8004724:	f04f 0e00 	mov.w	lr, #0
 8004728:	e09a      	b.n	8004860 <_strtod_l+0x2d8>
 800472a:	2300      	movs	r3, #0
 800472c:	e7c7      	b.n	80046be <_strtod_l+0x136>
 800472e:	9905      	ldr	r1, [sp, #20]
 8004730:	2908      	cmp	r1, #8
 8004732:	bfdd      	ittte	le
 8004734:	9907      	ldrle	r1, [sp, #28]
 8004736:	fb02 3301 	mlale	r3, r2, r1, r3
 800473a:	9307      	strle	r3, [sp, #28]
 800473c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8004740:	9b05      	ldr	r3, [sp, #20]
 8004742:	3001      	adds	r0, #1
 8004744:	3301      	adds	r3, #1
 8004746:	9305      	str	r3, [sp, #20]
 8004748:	901b      	str	r0, [sp, #108]	; 0x6c
 800474a:	e7bf      	b.n	80046cc <_strtod_l+0x144>
 800474c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800474e:	191a      	adds	r2, r3, r4
 8004750:	921b      	str	r2, [sp, #108]	; 0x6c
 8004752:	9a05      	ldr	r2, [sp, #20]
 8004754:	5d1b      	ldrb	r3, [r3, r4]
 8004756:	2a00      	cmp	r2, #0
 8004758:	d037      	beq.n	80047ca <_strtod_l+0x242>
 800475a:	9c05      	ldr	r4, [sp, #20]
 800475c:	4602      	mov	r2, r0
 800475e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004762:	2909      	cmp	r1, #9
 8004764:	d913      	bls.n	800478e <_strtod_l+0x206>
 8004766:	2101      	movs	r1, #1
 8004768:	9104      	str	r1, [sp, #16]
 800476a:	e7c2      	b.n	80046f2 <_strtod_l+0x16a>
 800476c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800476e:	1c5a      	adds	r2, r3, #1
 8004770:	921b      	str	r2, [sp, #108]	; 0x6c
 8004772:	785b      	ldrb	r3, [r3, #1]
 8004774:	3001      	adds	r0, #1
 8004776:	2b30      	cmp	r3, #48	; 0x30
 8004778:	d0f8      	beq.n	800476c <_strtod_l+0x1e4>
 800477a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800477e:	2a08      	cmp	r2, #8
 8004780:	f200 84e4 	bhi.w	800514c <_strtod_l+0xbc4>
 8004784:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004786:	9208      	str	r2, [sp, #32]
 8004788:	4602      	mov	r2, r0
 800478a:	2000      	movs	r0, #0
 800478c:	4604      	mov	r4, r0
 800478e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8004792:	f100 0101 	add.w	r1, r0, #1
 8004796:	d012      	beq.n	80047be <_strtod_l+0x236>
 8004798:	440a      	add	r2, r1
 800479a:	eb00 0c04 	add.w	ip, r0, r4
 800479e:	4621      	mov	r1, r4
 80047a0:	270a      	movs	r7, #10
 80047a2:	458c      	cmp	ip, r1
 80047a4:	d113      	bne.n	80047ce <_strtod_l+0x246>
 80047a6:	1821      	adds	r1, r4, r0
 80047a8:	2908      	cmp	r1, #8
 80047aa:	f104 0401 	add.w	r4, r4, #1
 80047ae:	4404      	add	r4, r0
 80047b0:	dc19      	bgt.n	80047e6 <_strtod_l+0x25e>
 80047b2:	9b07      	ldr	r3, [sp, #28]
 80047b4:	210a      	movs	r1, #10
 80047b6:	fb01 e303 	mla	r3, r1, r3, lr
 80047ba:	9307      	str	r3, [sp, #28]
 80047bc:	2100      	movs	r1, #0
 80047be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80047c0:	1c58      	adds	r0, r3, #1
 80047c2:	901b      	str	r0, [sp, #108]	; 0x6c
 80047c4:	785b      	ldrb	r3, [r3, #1]
 80047c6:	4608      	mov	r0, r1
 80047c8:	e7c9      	b.n	800475e <_strtod_l+0x1d6>
 80047ca:	9805      	ldr	r0, [sp, #20]
 80047cc:	e7d3      	b.n	8004776 <_strtod_l+0x1ee>
 80047ce:	2908      	cmp	r1, #8
 80047d0:	f101 0101 	add.w	r1, r1, #1
 80047d4:	dc03      	bgt.n	80047de <_strtod_l+0x256>
 80047d6:	9b07      	ldr	r3, [sp, #28]
 80047d8:	437b      	muls	r3, r7
 80047da:	9307      	str	r3, [sp, #28]
 80047dc:	e7e1      	b.n	80047a2 <_strtod_l+0x21a>
 80047de:	2910      	cmp	r1, #16
 80047e0:	bfd8      	it	le
 80047e2:	437d      	mulle	r5, r7
 80047e4:	e7dd      	b.n	80047a2 <_strtod_l+0x21a>
 80047e6:	2c10      	cmp	r4, #16
 80047e8:	bfdc      	itt	le
 80047ea:	210a      	movle	r1, #10
 80047ec:	fb01 e505 	mlale	r5, r1, r5, lr
 80047f0:	e7e4      	b.n	80047bc <_strtod_l+0x234>
 80047f2:	2301      	movs	r3, #1
 80047f4:	9304      	str	r3, [sp, #16]
 80047f6:	e781      	b.n	80046fc <_strtod_l+0x174>
 80047f8:	f04f 0c01 	mov.w	ip, #1
 80047fc:	1cb3      	adds	r3, r6, #2
 80047fe:	931b      	str	r3, [sp, #108]	; 0x6c
 8004800:	78b3      	ldrb	r3, [r6, #2]
 8004802:	e78a      	b.n	800471a <_strtod_l+0x192>
 8004804:	f04f 0c00 	mov.w	ip, #0
 8004808:	e7f8      	b.n	80047fc <_strtod_l+0x274>
 800480a:	bf00      	nop
 800480c:	0800872c 	.word	0x0800872c
 8004810:	7ff00000 	.word	0x7ff00000
 8004814:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004816:	1c5f      	adds	r7, r3, #1
 8004818:	971b      	str	r7, [sp, #108]	; 0x6c
 800481a:	785b      	ldrb	r3, [r3, #1]
 800481c:	2b30      	cmp	r3, #48	; 0x30
 800481e:	d0f9      	beq.n	8004814 <_strtod_l+0x28c>
 8004820:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8004824:	2f08      	cmp	r7, #8
 8004826:	f63f af7d 	bhi.w	8004724 <_strtod_l+0x19c>
 800482a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800482e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004830:	930a      	str	r3, [sp, #40]	; 0x28
 8004832:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004834:	1c5f      	adds	r7, r3, #1
 8004836:	971b      	str	r7, [sp, #108]	; 0x6c
 8004838:	785b      	ldrb	r3, [r3, #1]
 800483a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800483e:	f1b8 0f09 	cmp.w	r8, #9
 8004842:	d937      	bls.n	80048b4 <_strtod_l+0x32c>
 8004844:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004846:	1a7f      	subs	r7, r7, r1
 8004848:	2f08      	cmp	r7, #8
 800484a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800484e:	dc37      	bgt.n	80048c0 <_strtod_l+0x338>
 8004850:	45be      	cmp	lr, r7
 8004852:	bfa8      	it	ge
 8004854:	46be      	movge	lr, r7
 8004856:	f1bc 0f00 	cmp.w	ip, #0
 800485a:	d001      	beq.n	8004860 <_strtod_l+0x2d8>
 800485c:	f1ce 0e00 	rsb	lr, lr, #0
 8004860:	2c00      	cmp	r4, #0
 8004862:	d151      	bne.n	8004908 <_strtod_l+0x380>
 8004864:	2800      	cmp	r0, #0
 8004866:	f47f aece 	bne.w	8004606 <_strtod_l+0x7e>
 800486a:	9a06      	ldr	r2, [sp, #24]
 800486c:	2a00      	cmp	r2, #0
 800486e:	f47f aeca 	bne.w	8004606 <_strtod_l+0x7e>
 8004872:	9a04      	ldr	r2, [sp, #16]
 8004874:	2a00      	cmp	r2, #0
 8004876:	f47f aee4 	bne.w	8004642 <_strtod_l+0xba>
 800487a:	2b4e      	cmp	r3, #78	; 0x4e
 800487c:	d027      	beq.n	80048ce <_strtod_l+0x346>
 800487e:	dc21      	bgt.n	80048c4 <_strtod_l+0x33c>
 8004880:	2b49      	cmp	r3, #73	; 0x49
 8004882:	f47f aede 	bne.w	8004642 <_strtod_l+0xba>
 8004886:	49a0      	ldr	r1, [pc, #640]	; (8004b08 <_strtod_l+0x580>)
 8004888:	a81b      	add	r0, sp, #108	; 0x6c
 800488a:	f001 fddb 	bl	8006444 <__match>
 800488e:	2800      	cmp	r0, #0
 8004890:	f43f aed7 	beq.w	8004642 <_strtod_l+0xba>
 8004894:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004896:	499d      	ldr	r1, [pc, #628]	; (8004b0c <_strtod_l+0x584>)
 8004898:	3b01      	subs	r3, #1
 800489a:	a81b      	add	r0, sp, #108	; 0x6c
 800489c:	931b      	str	r3, [sp, #108]	; 0x6c
 800489e:	f001 fdd1 	bl	8006444 <__match>
 80048a2:	b910      	cbnz	r0, 80048aa <_strtod_l+0x322>
 80048a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80048a6:	3301      	adds	r3, #1
 80048a8:	931b      	str	r3, [sp, #108]	; 0x6c
 80048aa:	f8df b274 	ldr.w	fp, [pc, #628]	; 8004b20 <_strtod_l+0x598>
 80048ae:	f04f 0a00 	mov.w	sl, #0
 80048b2:	e6a8      	b.n	8004606 <_strtod_l+0x7e>
 80048b4:	210a      	movs	r1, #10
 80048b6:	fb01 3e0e 	mla	lr, r1, lr, r3
 80048ba:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80048be:	e7b8      	b.n	8004832 <_strtod_l+0x2aa>
 80048c0:	46be      	mov	lr, r7
 80048c2:	e7c8      	b.n	8004856 <_strtod_l+0x2ce>
 80048c4:	2b69      	cmp	r3, #105	; 0x69
 80048c6:	d0de      	beq.n	8004886 <_strtod_l+0x2fe>
 80048c8:	2b6e      	cmp	r3, #110	; 0x6e
 80048ca:	f47f aeba 	bne.w	8004642 <_strtod_l+0xba>
 80048ce:	4990      	ldr	r1, [pc, #576]	; (8004b10 <_strtod_l+0x588>)
 80048d0:	a81b      	add	r0, sp, #108	; 0x6c
 80048d2:	f001 fdb7 	bl	8006444 <__match>
 80048d6:	2800      	cmp	r0, #0
 80048d8:	f43f aeb3 	beq.w	8004642 <_strtod_l+0xba>
 80048dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	2b28      	cmp	r3, #40	; 0x28
 80048e2:	d10e      	bne.n	8004902 <_strtod_l+0x37a>
 80048e4:	aa1e      	add	r2, sp, #120	; 0x78
 80048e6:	498b      	ldr	r1, [pc, #556]	; (8004b14 <_strtod_l+0x58c>)
 80048e8:	a81b      	add	r0, sp, #108	; 0x6c
 80048ea:	f001 fdbf 	bl	800646c <__hexnan>
 80048ee:	2805      	cmp	r0, #5
 80048f0:	d107      	bne.n	8004902 <_strtod_l+0x37a>
 80048f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80048f4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80048f8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80048fc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8004900:	e681      	b.n	8004606 <_strtod_l+0x7e>
 8004902:	f8df b224 	ldr.w	fp, [pc, #548]	; 8004b28 <_strtod_l+0x5a0>
 8004906:	e7d2      	b.n	80048ae <_strtod_l+0x326>
 8004908:	ebae 0302 	sub.w	r3, lr, r2
 800490c:	9306      	str	r3, [sp, #24]
 800490e:	9b05      	ldr	r3, [sp, #20]
 8004910:	9807      	ldr	r0, [sp, #28]
 8004912:	2b00      	cmp	r3, #0
 8004914:	bf08      	it	eq
 8004916:	4623      	moveq	r3, r4
 8004918:	2c10      	cmp	r4, #16
 800491a:	9305      	str	r3, [sp, #20]
 800491c:	46a0      	mov	r8, r4
 800491e:	bfa8      	it	ge
 8004920:	f04f 0810 	movge.w	r8, #16
 8004924:	f7fb fe3e 	bl	80005a4 <__aeabi_ui2d>
 8004928:	2c09      	cmp	r4, #9
 800492a:	4682      	mov	sl, r0
 800492c:	468b      	mov	fp, r1
 800492e:	dc13      	bgt.n	8004958 <_strtod_l+0x3d0>
 8004930:	9b06      	ldr	r3, [sp, #24]
 8004932:	2b00      	cmp	r3, #0
 8004934:	f43f ae67 	beq.w	8004606 <_strtod_l+0x7e>
 8004938:	9b06      	ldr	r3, [sp, #24]
 800493a:	dd7a      	ble.n	8004a32 <_strtod_l+0x4aa>
 800493c:	2b16      	cmp	r3, #22
 800493e:	dc61      	bgt.n	8004a04 <_strtod_l+0x47c>
 8004940:	4a75      	ldr	r2, [pc, #468]	; (8004b18 <_strtod_l+0x590>)
 8004942:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8004946:	e9de 0100 	ldrd	r0, r1, [lr]
 800494a:	4652      	mov	r2, sl
 800494c:	465b      	mov	r3, fp
 800494e:	f7fb fea3 	bl	8000698 <__aeabi_dmul>
 8004952:	4682      	mov	sl, r0
 8004954:	468b      	mov	fp, r1
 8004956:	e656      	b.n	8004606 <_strtod_l+0x7e>
 8004958:	4b6f      	ldr	r3, [pc, #444]	; (8004b18 <_strtod_l+0x590>)
 800495a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800495e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004962:	f7fb fe99 	bl	8000698 <__aeabi_dmul>
 8004966:	4606      	mov	r6, r0
 8004968:	4628      	mov	r0, r5
 800496a:	460f      	mov	r7, r1
 800496c:	f7fb fe1a 	bl	80005a4 <__aeabi_ui2d>
 8004970:	4602      	mov	r2, r0
 8004972:	460b      	mov	r3, r1
 8004974:	4630      	mov	r0, r6
 8004976:	4639      	mov	r1, r7
 8004978:	f7fb fcd8 	bl	800032c <__adddf3>
 800497c:	2c0f      	cmp	r4, #15
 800497e:	4682      	mov	sl, r0
 8004980:	468b      	mov	fp, r1
 8004982:	ddd5      	ble.n	8004930 <_strtod_l+0x3a8>
 8004984:	9b06      	ldr	r3, [sp, #24]
 8004986:	eba4 0808 	sub.w	r8, r4, r8
 800498a:	4498      	add	r8, r3
 800498c:	f1b8 0f00 	cmp.w	r8, #0
 8004990:	f340 8096 	ble.w	8004ac0 <_strtod_l+0x538>
 8004994:	f018 030f 	ands.w	r3, r8, #15
 8004998:	d00a      	beq.n	80049b0 <_strtod_l+0x428>
 800499a:	495f      	ldr	r1, [pc, #380]	; (8004b18 <_strtod_l+0x590>)
 800499c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80049a0:	4652      	mov	r2, sl
 80049a2:	465b      	mov	r3, fp
 80049a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80049a8:	f7fb fe76 	bl	8000698 <__aeabi_dmul>
 80049ac:	4682      	mov	sl, r0
 80049ae:	468b      	mov	fp, r1
 80049b0:	f038 080f 	bics.w	r8, r8, #15
 80049b4:	d073      	beq.n	8004a9e <_strtod_l+0x516>
 80049b6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80049ba:	dd47      	ble.n	8004a4c <_strtod_l+0x4c4>
 80049bc:	2400      	movs	r4, #0
 80049be:	46a0      	mov	r8, r4
 80049c0:	9407      	str	r4, [sp, #28]
 80049c2:	9405      	str	r4, [sp, #20]
 80049c4:	2322      	movs	r3, #34	; 0x22
 80049c6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8004b20 <_strtod_l+0x598>
 80049ca:	f8c9 3000 	str.w	r3, [r9]
 80049ce:	f04f 0a00 	mov.w	sl, #0
 80049d2:	9b07      	ldr	r3, [sp, #28]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	f43f ae16 	beq.w	8004606 <_strtod_l+0x7e>
 80049da:	991c      	ldr	r1, [sp, #112]	; 0x70
 80049dc:	4648      	mov	r0, r9
 80049de:	f001 fe37 	bl	8006650 <_Bfree>
 80049e2:	9905      	ldr	r1, [sp, #20]
 80049e4:	4648      	mov	r0, r9
 80049e6:	f001 fe33 	bl	8006650 <_Bfree>
 80049ea:	4641      	mov	r1, r8
 80049ec:	4648      	mov	r0, r9
 80049ee:	f001 fe2f 	bl	8006650 <_Bfree>
 80049f2:	9907      	ldr	r1, [sp, #28]
 80049f4:	4648      	mov	r0, r9
 80049f6:	f001 fe2b 	bl	8006650 <_Bfree>
 80049fa:	4621      	mov	r1, r4
 80049fc:	4648      	mov	r0, r9
 80049fe:	f001 fe27 	bl	8006650 <_Bfree>
 8004a02:	e600      	b.n	8004606 <_strtod_l+0x7e>
 8004a04:	9a06      	ldr	r2, [sp, #24]
 8004a06:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	dbba      	blt.n	8004984 <_strtod_l+0x3fc>
 8004a0e:	4d42      	ldr	r5, [pc, #264]	; (8004b18 <_strtod_l+0x590>)
 8004a10:	f1c4 040f 	rsb	r4, r4, #15
 8004a14:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8004a18:	4652      	mov	r2, sl
 8004a1a:	465b      	mov	r3, fp
 8004a1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004a20:	f7fb fe3a 	bl	8000698 <__aeabi_dmul>
 8004a24:	9b06      	ldr	r3, [sp, #24]
 8004a26:	1b1c      	subs	r4, r3, r4
 8004a28:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8004a2c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004a30:	e78d      	b.n	800494e <_strtod_l+0x3c6>
 8004a32:	f113 0f16 	cmn.w	r3, #22
 8004a36:	dba5      	blt.n	8004984 <_strtod_l+0x3fc>
 8004a38:	4a37      	ldr	r2, [pc, #220]	; (8004b18 <_strtod_l+0x590>)
 8004a3a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8004a3e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8004a42:	4650      	mov	r0, sl
 8004a44:	4659      	mov	r1, fp
 8004a46:	f7fb ff51 	bl	80008ec <__aeabi_ddiv>
 8004a4a:	e782      	b.n	8004952 <_strtod_l+0x3ca>
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	4e33      	ldr	r6, [pc, #204]	; (8004b1c <_strtod_l+0x594>)
 8004a50:	ea4f 1828 	mov.w	r8, r8, asr #4
 8004a54:	4650      	mov	r0, sl
 8004a56:	4659      	mov	r1, fp
 8004a58:	461d      	mov	r5, r3
 8004a5a:	f1b8 0f01 	cmp.w	r8, #1
 8004a5e:	dc21      	bgt.n	8004aa4 <_strtod_l+0x51c>
 8004a60:	b10b      	cbz	r3, 8004a66 <_strtod_l+0x4de>
 8004a62:	4682      	mov	sl, r0
 8004a64:	468b      	mov	fp, r1
 8004a66:	4b2d      	ldr	r3, [pc, #180]	; (8004b1c <_strtod_l+0x594>)
 8004a68:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8004a6c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8004a70:	4652      	mov	r2, sl
 8004a72:	465b      	mov	r3, fp
 8004a74:	e9d5 0100 	ldrd	r0, r1, [r5]
 8004a78:	f7fb fe0e 	bl	8000698 <__aeabi_dmul>
 8004a7c:	4b28      	ldr	r3, [pc, #160]	; (8004b20 <_strtod_l+0x598>)
 8004a7e:	460a      	mov	r2, r1
 8004a80:	400b      	ands	r3, r1
 8004a82:	4928      	ldr	r1, [pc, #160]	; (8004b24 <_strtod_l+0x59c>)
 8004a84:	428b      	cmp	r3, r1
 8004a86:	4682      	mov	sl, r0
 8004a88:	d898      	bhi.n	80049bc <_strtod_l+0x434>
 8004a8a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8004a8e:	428b      	cmp	r3, r1
 8004a90:	bf86      	itte	hi
 8004a92:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8004b2c <_strtod_l+0x5a4>
 8004a96:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8004a9a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	9304      	str	r3, [sp, #16]
 8004aa2:	e077      	b.n	8004b94 <_strtod_l+0x60c>
 8004aa4:	f018 0f01 	tst.w	r8, #1
 8004aa8:	d006      	beq.n	8004ab8 <_strtod_l+0x530>
 8004aaa:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8004aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab2:	f7fb fdf1 	bl	8000698 <__aeabi_dmul>
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	3501      	adds	r5, #1
 8004aba:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004abe:	e7cc      	b.n	8004a5a <_strtod_l+0x4d2>
 8004ac0:	d0ed      	beq.n	8004a9e <_strtod_l+0x516>
 8004ac2:	f1c8 0800 	rsb	r8, r8, #0
 8004ac6:	f018 020f 	ands.w	r2, r8, #15
 8004aca:	d00a      	beq.n	8004ae2 <_strtod_l+0x55a>
 8004acc:	4b12      	ldr	r3, [pc, #72]	; (8004b18 <_strtod_l+0x590>)
 8004ace:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ad2:	4650      	mov	r0, sl
 8004ad4:	4659      	mov	r1, fp
 8004ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ada:	f7fb ff07 	bl	80008ec <__aeabi_ddiv>
 8004ade:	4682      	mov	sl, r0
 8004ae0:	468b      	mov	fp, r1
 8004ae2:	ea5f 1828 	movs.w	r8, r8, asr #4
 8004ae6:	d0da      	beq.n	8004a9e <_strtod_l+0x516>
 8004ae8:	f1b8 0f1f 	cmp.w	r8, #31
 8004aec:	dd20      	ble.n	8004b30 <_strtod_l+0x5a8>
 8004aee:	2400      	movs	r4, #0
 8004af0:	46a0      	mov	r8, r4
 8004af2:	9407      	str	r4, [sp, #28]
 8004af4:	9405      	str	r4, [sp, #20]
 8004af6:	2322      	movs	r3, #34	; 0x22
 8004af8:	f04f 0a00 	mov.w	sl, #0
 8004afc:	f04f 0b00 	mov.w	fp, #0
 8004b00:	f8c9 3000 	str.w	r3, [r9]
 8004b04:	e765      	b.n	80049d2 <_strtod_l+0x44a>
 8004b06:	bf00      	nop
 8004b08:	080086f5 	.word	0x080086f5
 8004b0c:	08008783 	.word	0x08008783
 8004b10:	080086fd 	.word	0x080086fd
 8004b14:	08008740 	.word	0x08008740
 8004b18:	080087c0 	.word	0x080087c0
 8004b1c:	08008798 	.word	0x08008798
 8004b20:	7ff00000 	.word	0x7ff00000
 8004b24:	7ca00000 	.word	0x7ca00000
 8004b28:	fff80000 	.word	0xfff80000
 8004b2c:	7fefffff 	.word	0x7fefffff
 8004b30:	f018 0310 	ands.w	r3, r8, #16
 8004b34:	bf18      	it	ne
 8004b36:	236a      	movne	r3, #106	; 0x6a
 8004b38:	4da0      	ldr	r5, [pc, #640]	; (8004dbc <_strtod_l+0x834>)
 8004b3a:	9304      	str	r3, [sp, #16]
 8004b3c:	4650      	mov	r0, sl
 8004b3e:	4659      	mov	r1, fp
 8004b40:	2300      	movs	r3, #0
 8004b42:	f1b8 0f00 	cmp.w	r8, #0
 8004b46:	f300 810a 	bgt.w	8004d5e <_strtod_l+0x7d6>
 8004b4a:	b10b      	cbz	r3, 8004b50 <_strtod_l+0x5c8>
 8004b4c:	4682      	mov	sl, r0
 8004b4e:	468b      	mov	fp, r1
 8004b50:	9b04      	ldr	r3, [sp, #16]
 8004b52:	b1bb      	cbz	r3, 8004b84 <_strtod_l+0x5fc>
 8004b54:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8004b58:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	4659      	mov	r1, fp
 8004b60:	dd10      	ble.n	8004b84 <_strtod_l+0x5fc>
 8004b62:	2b1f      	cmp	r3, #31
 8004b64:	f340 8107 	ble.w	8004d76 <_strtod_l+0x7ee>
 8004b68:	2b34      	cmp	r3, #52	; 0x34
 8004b6a:	bfde      	ittt	le
 8004b6c:	3b20      	suble	r3, #32
 8004b6e:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 8004b72:	fa02 f303 	lslle.w	r3, r2, r3
 8004b76:	f04f 0a00 	mov.w	sl, #0
 8004b7a:	bfcc      	ite	gt
 8004b7c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8004b80:	ea03 0b01 	andle.w	fp, r3, r1
 8004b84:	2200      	movs	r2, #0
 8004b86:	2300      	movs	r3, #0
 8004b88:	4650      	mov	r0, sl
 8004b8a:	4659      	mov	r1, fp
 8004b8c:	f7fb ffec 	bl	8000b68 <__aeabi_dcmpeq>
 8004b90:	2800      	cmp	r0, #0
 8004b92:	d1ac      	bne.n	8004aee <_strtod_l+0x566>
 8004b94:	9b07      	ldr	r3, [sp, #28]
 8004b96:	9300      	str	r3, [sp, #0]
 8004b98:	9a05      	ldr	r2, [sp, #20]
 8004b9a:	9908      	ldr	r1, [sp, #32]
 8004b9c:	4623      	mov	r3, r4
 8004b9e:	4648      	mov	r0, r9
 8004ba0:	f001 fda8 	bl	80066f4 <__s2b>
 8004ba4:	9007      	str	r0, [sp, #28]
 8004ba6:	2800      	cmp	r0, #0
 8004ba8:	f43f af08 	beq.w	80049bc <_strtod_l+0x434>
 8004bac:	9a06      	ldr	r2, [sp, #24]
 8004bae:	9b06      	ldr	r3, [sp, #24]
 8004bb0:	2a00      	cmp	r2, #0
 8004bb2:	f1c3 0300 	rsb	r3, r3, #0
 8004bb6:	bfa8      	it	ge
 8004bb8:	2300      	movge	r3, #0
 8004bba:	930e      	str	r3, [sp, #56]	; 0x38
 8004bbc:	2400      	movs	r4, #0
 8004bbe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8004bc2:	9316      	str	r3, [sp, #88]	; 0x58
 8004bc4:	46a0      	mov	r8, r4
 8004bc6:	9b07      	ldr	r3, [sp, #28]
 8004bc8:	4648      	mov	r0, r9
 8004bca:	6859      	ldr	r1, [r3, #4]
 8004bcc:	f001 fd0c 	bl	80065e8 <_Balloc>
 8004bd0:	9005      	str	r0, [sp, #20]
 8004bd2:	2800      	cmp	r0, #0
 8004bd4:	f43f aef6 	beq.w	80049c4 <_strtod_l+0x43c>
 8004bd8:	9b07      	ldr	r3, [sp, #28]
 8004bda:	691a      	ldr	r2, [r3, #16]
 8004bdc:	3202      	adds	r2, #2
 8004bde:	f103 010c 	add.w	r1, r3, #12
 8004be2:	0092      	lsls	r2, r2, #2
 8004be4:	300c      	adds	r0, #12
 8004be6:	f7fe fe3b 	bl	8003860 <memcpy>
 8004bea:	aa1e      	add	r2, sp, #120	; 0x78
 8004bec:	a91d      	add	r1, sp, #116	; 0x74
 8004bee:	ec4b ab10 	vmov	d0, sl, fp
 8004bf2:	4648      	mov	r0, r9
 8004bf4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8004bf8:	f002 f838 	bl	8006c6c <__d2b>
 8004bfc:	901c      	str	r0, [sp, #112]	; 0x70
 8004bfe:	2800      	cmp	r0, #0
 8004c00:	f43f aee0 	beq.w	80049c4 <_strtod_l+0x43c>
 8004c04:	2101      	movs	r1, #1
 8004c06:	4648      	mov	r0, r9
 8004c08:	f001 fe00 	bl	800680c <__i2b>
 8004c0c:	4680      	mov	r8, r0
 8004c0e:	2800      	cmp	r0, #0
 8004c10:	f43f aed8 	beq.w	80049c4 <_strtod_l+0x43c>
 8004c14:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8004c16:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004c18:	2e00      	cmp	r6, #0
 8004c1a:	bfab      	itete	ge
 8004c1c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8004c1e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8004c20:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8004c22:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8004c24:	bfac      	ite	ge
 8004c26:	18f7      	addge	r7, r6, r3
 8004c28:	1b9d      	sublt	r5, r3, r6
 8004c2a:	9b04      	ldr	r3, [sp, #16]
 8004c2c:	1af6      	subs	r6, r6, r3
 8004c2e:	4416      	add	r6, r2
 8004c30:	4b63      	ldr	r3, [pc, #396]	; (8004dc0 <_strtod_l+0x838>)
 8004c32:	3e01      	subs	r6, #1
 8004c34:	429e      	cmp	r6, r3
 8004c36:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004c3a:	f280 80af 	bge.w	8004d9c <_strtod_l+0x814>
 8004c3e:	1b9b      	subs	r3, r3, r6
 8004c40:	2b1f      	cmp	r3, #31
 8004c42:	eba2 0203 	sub.w	r2, r2, r3
 8004c46:	f04f 0101 	mov.w	r1, #1
 8004c4a:	f300 809b 	bgt.w	8004d84 <_strtod_l+0x7fc>
 8004c4e:	fa01 f303 	lsl.w	r3, r1, r3
 8004c52:	930f      	str	r3, [sp, #60]	; 0x3c
 8004c54:	2300      	movs	r3, #0
 8004c56:	930a      	str	r3, [sp, #40]	; 0x28
 8004c58:	18be      	adds	r6, r7, r2
 8004c5a:	9b04      	ldr	r3, [sp, #16]
 8004c5c:	42b7      	cmp	r7, r6
 8004c5e:	4415      	add	r5, r2
 8004c60:	441d      	add	r5, r3
 8004c62:	463b      	mov	r3, r7
 8004c64:	bfa8      	it	ge
 8004c66:	4633      	movge	r3, r6
 8004c68:	42ab      	cmp	r3, r5
 8004c6a:	bfa8      	it	ge
 8004c6c:	462b      	movge	r3, r5
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	bfc2      	ittt	gt
 8004c72:	1af6      	subgt	r6, r6, r3
 8004c74:	1aed      	subgt	r5, r5, r3
 8004c76:	1aff      	subgt	r7, r7, r3
 8004c78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c7a:	b1bb      	cbz	r3, 8004cac <_strtod_l+0x724>
 8004c7c:	4641      	mov	r1, r8
 8004c7e:	461a      	mov	r2, r3
 8004c80:	4648      	mov	r0, r9
 8004c82:	f001 fe63 	bl	800694c <__pow5mult>
 8004c86:	4680      	mov	r8, r0
 8004c88:	2800      	cmp	r0, #0
 8004c8a:	f43f ae9b 	beq.w	80049c4 <_strtod_l+0x43c>
 8004c8e:	4601      	mov	r1, r0
 8004c90:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004c92:	4648      	mov	r0, r9
 8004c94:	f001 fdc3 	bl	800681e <__multiply>
 8004c98:	900c      	str	r0, [sp, #48]	; 0x30
 8004c9a:	2800      	cmp	r0, #0
 8004c9c:	f43f ae92 	beq.w	80049c4 <_strtod_l+0x43c>
 8004ca0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004ca2:	4648      	mov	r0, r9
 8004ca4:	f001 fcd4 	bl	8006650 <_Bfree>
 8004ca8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004caa:	931c      	str	r3, [sp, #112]	; 0x70
 8004cac:	2e00      	cmp	r6, #0
 8004cae:	dc7a      	bgt.n	8004da6 <_strtod_l+0x81e>
 8004cb0:	9b06      	ldr	r3, [sp, #24]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	dd08      	ble.n	8004cc8 <_strtod_l+0x740>
 8004cb6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004cb8:	9905      	ldr	r1, [sp, #20]
 8004cba:	4648      	mov	r0, r9
 8004cbc:	f001 fe46 	bl	800694c <__pow5mult>
 8004cc0:	9005      	str	r0, [sp, #20]
 8004cc2:	2800      	cmp	r0, #0
 8004cc4:	f43f ae7e 	beq.w	80049c4 <_strtod_l+0x43c>
 8004cc8:	2d00      	cmp	r5, #0
 8004cca:	dd08      	ble.n	8004cde <_strtod_l+0x756>
 8004ccc:	462a      	mov	r2, r5
 8004cce:	9905      	ldr	r1, [sp, #20]
 8004cd0:	4648      	mov	r0, r9
 8004cd2:	f001 fe89 	bl	80069e8 <__lshift>
 8004cd6:	9005      	str	r0, [sp, #20]
 8004cd8:	2800      	cmp	r0, #0
 8004cda:	f43f ae73 	beq.w	80049c4 <_strtod_l+0x43c>
 8004cde:	2f00      	cmp	r7, #0
 8004ce0:	dd08      	ble.n	8004cf4 <_strtod_l+0x76c>
 8004ce2:	4641      	mov	r1, r8
 8004ce4:	463a      	mov	r2, r7
 8004ce6:	4648      	mov	r0, r9
 8004ce8:	f001 fe7e 	bl	80069e8 <__lshift>
 8004cec:	4680      	mov	r8, r0
 8004cee:	2800      	cmp	r0, #0
 8004cf0:	f43f ae68 	beq.w	80049c4 <_strtod_l+0x43c>
 8004cf4:	9a05      	ldr	r2, [sp, #20]
 8004cf6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004cf8:	4648      	mov	r0, r9
 8004cfa:	f001 fee3 	bl	8006ac4 <__mdiff>
 8004cfe:	4604      	mov	r4, r0
 8004d00:	2800      	cmp	r0, #0
 8004d02:	f43f ae5f 	beq.w	80049c4 <_strtod_l+0x43c>
 8004d06:	68c3      	ldr	r3, [r0, #12]
 8004d08:	930c      	str	r3, [sp, #48]	; 0x30
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	60c3      	str	r3, [r0, #12]
 8004d0e:	4641      	mov	r1, r8
 8004d10:	f001 febe 	bl	8006a90 <__mcmp>
 8004d14:	2800      	cmp	r0, #0
 8004d16:	da55      	bge.n	8004dc4 <_strtod_l+0x83c>
 8004d18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004d1a:	b9e3      	cbnz	r3, 8004d56 <_strtod_l+0x7ce>
 8004d1c:	f1ba 0f00 	cmp.w	sl, #0
 8004d20:	d119      	bne.n	8004d56 <_strtod_l+0x7ce>
 8004d22:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004d26:	b9b3      	cbnz	r3, 8004d56 <_strtod_l+0x7ce>
 8004d28:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004d2c:	0d1b      	lsrs	r3, r3, #20
 8004d2e:	051b      	lsls	r3, r3, #20
 8004d30:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004d34:	d90f      	bls.n	8004d56 <_strtod_l+0x7ce>
 8004d36:	6963      	ldr	r3, [r4, #20]
 8004d38:	b913      	cbnz	r3, 8004d40 <_strtod_l+0x7b8>
 8004d3a:	6923      	ldr	r3, [r4, #16]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	dd0a      	ble.n	8004d56 <_strtod_l+0x7ce>
 8004d40:	4621      	mov	r1, r4
 8004d42:	2201      	movs	r2, #1
 8004d44:	4648      	mov	r0, r9
 8004d46:	f001 fe4f 	bl	80069e8 <__lshift>
 8004d4a:	4641      	mov	r1, r8
 8004d4c:	4604      	mov	r4, r0
 8004d4e:	f001 fe9f 	bl	8006a90 <__mcmp>
 8004d52:	2800      	cmp	r0, #0
 8004d54:	dc67      	bgt.n	8004e26 <_strtod_l+0x89e>
 8004d56:	9b04      	ldr	r3, [sp, #16]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d171      	bne.n	8004e40 <_strtod_l+0x8b8>
 8004d5c:	e63d      	b.n	80049da <_strtod_l+0x452>
 8004d5e:	f018 0f01 	tst.w	r8, #1
 8004d62:	d004      	beq.n	8004d6e <_strtod_l+0x7e6>
 8004d64:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004d68:	f7fb fc96 	bl	8000698 <__aeabi_dmul>
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004d72:	3508      	adds	r5, #8
 8004d74:	e6e5      	b.n	8004b42 <_strtod_l+0x5ba>
 8004d76:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d7e:	ea03 0a0a 	and.w	sl, r3, sl
 8004d82:	e6ff      	b.n	8004b84 <_strtod_l+0x5fc>
 8004d84:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8004d88:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8004d8c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8004d90:	36e2      	adds	r6, #226	; 0xe2
 8004d92:	fa01 f306 	lsl.w	r3, r1, r6
 8004d96:	930a      	str	r3, [sp, #40]	; 0x28
 8004d98:	910f      	str	r1, [sp, #60]	; 0x3c
 8004d9a:	e75d      	b.n	8004c58 <_strtod_l+0x6d0>
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	930a      	str	r3, [sp, #40]	; 0x28
 8004da0:	2301      	movs	r3, #1
 8004da2:	930f      	str	r3, [sp, #60]	; 0x3c
 8004da4:	e758      	b.n	8004c58 <_strtod_l+0x6d0>
 8004da6:	4632      	mov	r2, r6
 8004da8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004daa:	4648      	mov	r0, r9
 8004dac:	f001 fe1c 	bl	80069e8 <__lshift>
 8004db0:	901c      	str	r0, [sp, #112]	; 0x70
 8004db2:	2800      	cmp	r0, #0
 8004db4:	f47f af7c 	bne.w	8004cb0 <_strtod_l+0x728>
 8004db8:	e604      	b.n	80049c4 <_strtod_l+0x43c>
 8004dba:	bf00      	nop
 8004dbc:	08008758 	.word	0x08008758
 8004dc0:	fffffc02 	.word	0xfffffc02
 8004dc4:	465d      	mov	r5, fp
 8004dc6:	f040 8086 	bne.w	8004ed6 <_strtod_l+0x94e>
 8004dca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004dcc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004dd0:	b32a      	cbz	r2, 8004e1e <_strtod_l+0x896>
 8004dd2:	4aaf      	ldr	r2, [pc, #700]	; (8005090 <_strtod_l+0xb08>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d153      	bne.n	8004e80 <_strtod_l+0x8f8>
 8004dd8:	9b04      	ldr	r3, [sp, #16]
 8004dda:	4650      	mov	r0, sl
 8004ddc:	b1d3      	cbz	r3, 8004e14 <_strtod_l+0x88c>
 8004dde:	4aad      	ldr	r2, [pc, #692]	; (8005094 <_strtod_l+0xb0c>)
 8004de0:	402a      	ands	r2, r5
 8004de2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8004de6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004dea:	d816      	bhi.n	8004e1a <_strtod_l+0x892>
 8004dec:	0d12      	lsrs	r2, r2, #20
 8004dee:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8004df2:	fa01 f303 	lsl.w	r3, r1, r3
 8004df6:	4298      	cmp	r0, r3
 8004df8:	d142      	bne.n	8004e80 <_strtod_l+0x8f8>
 8004dfa:	4ba7      	ldr	r3, [pc, #668]	; (8005098 <_strtod_l+0xb10>)
 8004dfc:	429d      	cmp	r5, r3
 8004dfe:	d102      	bne.n	8004e06 <_strtod_l+0x87e>
 8004e00:	3001      	adds	r0, #1
 8004e02:	f43f addf 	beq.w	80049c4 <_strtod_l+0x43c>
 8004e06:	4ba3      	ldr	r3, [pc, #652]	; (8005094 <_strtod_l+0xb0c>)
 8004e08:	402b      	ands	r3, r5
 8004e0a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8004e0e:	f04f 0a00 	mov.w	sl, #0
 8004e12:	e7a0      	b.n	8004d56 <_strtod_l+0x7ce>
 8004e14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e18:	e7ed      	b.n	8004df6 <_strtod_l+0x86e>
 8004e1a:	460b      	mov	r3, r1
 8004e1c:	e7eb      	b.n	8004df6 <_strtod_l+0x86e>
 8004e1e:	bb7b      	cbnz	r3, 8004e80 <_strtod_l+0x8f8>
 8004e20:	f1ba 0f00 	cmp.w	sl, #0
 8004e24:	d12c      	bne.n	8004e80 <_strtod_l+0x8f8>
 8004e26:	9904      	ldr	r1, [sp, #16]
 8004e28:	4a9a      	ldr	r2, [pc, #616]	; (8005094 <_strtod_l+0xb0c>)
 8004e2a:	465b      	mov	r3, fp
 8004e2c:	b1f1      	cbz	r1, 8004e6c <_strtod_l+0x8e4>
 8004e2e:	ea02 010b 	and.w	r1, r2, fp
 8004e32:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8004e36:	dc19      	bgt.n	8004e6c <_strtod_l+0x8e4>
 8004e38:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8004e3c:	f77f ae5b 	ble.w	8004af6 <_strtod_l+0x56e>
 8004e40:	4a96      	ldr	r2, [pc, #600]	; (800509c <_strtod_l+0xb14>)
 8004e42:	2300      	movs	r3, #0
 8004e44:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8004e48:	4650      	mov	r0, sl
 8004e4a:	4659      	mov	r1, fp
 8004e4c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8004e50:	f7fb fc22 	bl	8000698 <__aeabi_dmul>
 8004e54:	4682      	mov	sl, r0
 8004e56:	468b      	mov	fp, r1
 8004e58:	2900      	cmp	r1, #0
 8004e5a:	f47f adbe 	bne.w	80049da <_strtod_l+0x452>
 8004e5e:	2800      	cmp	r0, #0
 8004e60:	f47f adbb 	bne.w	80049da <_strtod_l+0x452>
 8004e64:	2322      	movs	r3, #34	; 0x22
 8004e66:	f8c9 3000 	str.w	r3, [r9]
 8004e6a:	e5b6      	b.n	80049da <_strtod_l+0x452>
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8004e72:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8004e76:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8004e7a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8004e7e:	e76a      	b.n	8004d56 <_strtod_l+0x7ce>
 8004e80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e82:	b193      	cbz	r3, 8004eaa <_strtod_l+0x922>
 8004e84:	422b      	tst	r3, r5
 8004e86:	f43f af66 	beq.w	8004d56 <_strtod_l+0x7ce>
 8004e8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e8c:	9a04      	ldr	r2, [sp, #16]
 8004e8e:	4650      	mov	r0, sl
 8004e90:	4659      	mov	r1, fp
 8004e92:	b173      	cbz	r3, 8004eb2 <_strtod_l+0x92a>
 8004e94:	f7ff fb5c 	bl	8004550 <sulp>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004ea0:	f7fb fa44 	bl	800032c <__adddf3>
 8004ea4:	4682      	mov	sl, r0
 8004ea6:	468b      	mov	fp, r1
 8004ea8:	e755      	b.n	8004d56 <_strtod_l+0x7ce>
 8004eaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004eac:	ea13 0f0a 	tst.w	r3, sl
 8004eb0:	e7e9      	b.n	8004e86 <_strtod_l+0x8fe>
 8004eb2:	f7ff fb4d 	bl	8004550 <sulp>
 8004eb6:	4602      	mov	r2, r0
 8004eb8:	460b      	mov	r3, r1
 8004eba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004ebe:	f7fb fa33 	bl	8000328 <__aeabi_dsub>
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	4682      	mov	sl, r0
 8004ec8:	468b      	mov	fp, r1
 8004eca:	f7fb fe4d 	bl	8000b68 <__aeabi_dcmpeq>
 8004ece:	2800      	cmp	r0, #0
 8004ed0:	f47f ae11 	bne.w	8004af6 <_strtod_l+0x56e>
 8004ed4:	e73f      	b.n	8004d56 <_strtod_l+0x7ce>
 8004ed6:	4641      	mov	r1, r8
 8004ed8:	4620      	mov	r0, r4
 8004eda:	f001 ff16 	bl	8006d0a <__ratio>
 8004ede:	ec57 6b10 	vmov	r6, r7, d0
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004ee8:	ee10 0a10 	vmov	r0, s0
 8004eec:	4639      	mov	r1, r7
 8004eee:	f7fb fe4f 	bl	8000b90 <__aeabi_dcmple>
 8004ef2:	2800      	cmp	r0, #0
 8004ef4:	d077      	beq.n	8004fe6 <_strtod_l+0xa5e>
 8004ef6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d04a      	beq.n	8004f92 <_strtod_l+0xa0a>
 8004efc:	4b68      	ldr	r3, [pc, #416]	; (80050a0 <_strtod_l+0xb18>)
 8004efe:	2200      	movs	r2, #0
 8004f00:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004f04:	4f66      	ldr	r7, [pc, #408]	; (80050a0 <_strtod_l+0xb18>)
 8004f06:	2600      	movs	r6, #0
 8004f08:	4b62      	ldr	r3, [pc, #392]	; (8005094 <_strtod_l+0xb0c>)
 8004f0a:	402b      	ands	r3, r5
 8004f0c:	930f      	str	r3, [sp, #60]	; 0x3c
 8004f0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004f10:	4b64      	ldr	r3, [pc, #400]	; (80050a4 <_strtod_l+0xb1c>)
 8004f12:	429a      	cmp	r2, r3
 8004f14:	f040 80ce 	bne.w	80050b4 <_strtod_l+0xb2c>
 8004f18:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004f1c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004f20:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8004f24:	ec4b ab10 	vmov	d0, sl, fp
 8004f28:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8004f2c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004f30:	f001 fe26 	bl	8006b80 <__ulp>
 8004f34:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004f38:	ec53 2b10 	vmov	r2, r3, d0
 8004f3c:	f7fb fbac 	bl	8000698 <__aeabi_dmul>
 8004f40:	4652      	mov	r2, sl
 8004f42:	465b      	mov	r3, fp
 8004f44:	f7fb f9f2 	bl	800032c <__adddf3>
 8004f48:	460b      	mov	r3, r1
 8004f4a:	4952      	ldr	r1, [pc, #328]	; (8005094 <_strtod_l+0xb0c>)
 8004f4c:	4a56      	ldr	r2, [pc, #344]	; (80050a8 <_strtod_l+0xb20>)
 8004f4e:	4019      	ands	r1, r3
 8004f50:	4291      	cmp	r1, r2
 8004f52:	4682      	mov	sl, r0
 8004f54:	d95b      	bls.n	800500e <_strtod_l+0xa86>
 8004f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f58:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d103      	bne.n	8004f68 <_strtod_l+0x9e0>
 8004f60:	9b08      	ldr	r3, [sp, #32]
 8004f62:	3301      	adds	r3, #1
 8004f64:	f43f ad2e 	beq.w	80049c4 <_strtod_l+0x43c>
 8004f68:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8005098 <_strtod_l+0xb10>
 8004f6c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8004f70:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004f72:	4648      	mov	r0, r9
 8004f74:	f001 fb6c 	bl	8006650 <_Bfree>
 8004f78:	9905      	ldr	r1, [sp, #20]
 8004f7a:	4648      	mov	r0, r9
 8004f7c:	f001 fb68 	bl	8006650 <_Bfree>
 8004f80:	4641      	mov	r1, r8
 8004f82:	4648      	mov	r0, r9
 8004f84:	f001 fb64 	bl	8006650 <_Bfree>
 8004f88:	4621      	mov	r1, r4
 8004f8a:	4648      	mov	r0, r9
 8004f8c:	f001 fb60 	bl	8006650 <_Bfree>
 8004f90:	e619      	b.n	8004bc6 <_strtod_l+0x63e>
 8004f92:	f1ba 0f00 	cmp.w	sl, #0
 8004f96:	d11a      	bne.n	8004fce <_strtod_l+0xa46>
 8004f98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004f9c:	b9eb      	cbnz	r3, 8004fda <_strtod_l+0xa52>
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	4b3f      	ldr	r3, [pc, #252]	; (80050a0 <_strtod_l+0xb18>)
 8004fa2:	4630      	mov	r0, r6
 8004fa4:	4639      	mov	r1, r7
 8004fa6:	f7fb fde9 	bl	8000b7c <__aeabi_dcmplt>
 8004faa:	b9c8      	cbnz	r0, 8004fe0 <_strtod_l+0xa58>
 8004fac:	4630      	mov	r0, r6
 8004fae:	4639      	mov	r1, r7
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	4b3e      	ldr	r3, [pc, #248]	; (80050ac <_strtod_l+0xb24>)
 8004fb4:	f7fb fb70 	bl	8000698 <__aeabi_dmul>
 8004fb8:	4606      	mov	r6, r0
 8004fba:	460f      	mov	r7, r1
 8004fbc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8004fc0:	9618      	str	r6, [sp, #96]	; 0x60
 8004fc2:	9319      	str	r3, [sp, #100]	; 0x64
 8004fc4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8004fc8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004fcc:	e79c      	b.n	8004f08 <_strtod_l+0x980>
 8004fce:	f1ba 0f01 	cmp.w	sl, #1
 8004fd2:	d102      	bne.n	8004fda <_strtod_l+0xa52>
 8004fd4:	2d00      	cmp	r5, #0
 8004fd6:	f43f ad8e 	beq.w	8004af6 <_strtod_l+0x56e>
 8004fda:	2200      	movs	r2, #0
 8004fdc:	4b34      	ldr	r3, [pc, #208]	; (80050b0 <_strtod_l+0xb28>)
 8004fde:	e78f      	b.n	8004f00 <_strtod_l+0x978>
 8004fe0:	2600      	movs	r6, #0
 8004fe2:	4f32      	ldr	r7, [pc, #200]	; (80050ac <_strtod_l+0xb24>)
 8004fe4:	e7ea      	b.n	8004fbc <_strtod_l+0xa34>
 8004fe6:	4b31      	ldr	r3, [pc, #196]	; (80050ac <_strtod_l+0xb24>)
 8004fe8:	4630      	mov	r0, r6
 8004fea:	4639      	mov	r1, r7
 8004fec:	2200      	movs	r2, #0
 8004fee:	f7fb fb53 	bl	8000698 <__aeabi_dmul>
 8004ff2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004ff4:	4606      	mov	r6, r0
 8004ff6:	460f      	mov	r7, r1
 8004ff8:	b933      	cbnz	r3, 8005008 <_strtod_l+0xa80>
 8004ffa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004ffe:	9010      	str	r0, [sp, #64]	; 0x40
 8005000:	9311      	str	r3, [sp, #68]	; 0x44
 8005002:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005006:	e7df      	b.n	8004fc8 <_strtod_l+0xa40>
 8005008:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800500c:	e7f9      	b.n	8005002 <_strtod_l+0xa7a>
 800500e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8005012:	9b04      	ldr	r3, [sp, #16]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d1ab      	bne.n	8004f70 <_strtod_l+0x9e8>
 8005018:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800501c:	0d1b      	lsrs	r3, r3, #20
 800501e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005020:	051b      	lsls	r3, r3, #20
 8005022:	429a      	cmp	r2, r3
 8005024:	465d      	mov	r5, fp
 8005026:	d1a3      	bne.n	8004f70 <_strtod_l+0x9e8>
 8005028:	4639      	mov	r1, r7
 800502a:	4630      	mov	r0, r6
 800502c:	f7fb fde4 	bl	8000bf8 <__aeabi_d2iz>
 8005030:	f7fb fac8 	bl	80005c4 <__aeabi_i2d>
 8005034:	460b      	mov	r3, r1
 8005036:	4602      	mov	r2, r0
 8005038:	4639      	mov	r1, r7
 800503a:	4630      	mov	r0, r6
 800503c:	f7fb f974 	bl	8000328 <__aeabi_dsub>
 8005040:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005042:	4606      	mov	r6, r0
 8005044:	460f      	mov	r7, r1
 8005046:	b933      	cbnz	r3, 8005056 <_strtod_l+0xace>
 8005048:	f1ba 0f00 	cmp.w	sl, #0
 800504c:	d103      	bne.n	8005056 <_strtod_l+0xace>
 800504e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8005052:	2d00      	cmp	r5, #0
 8005054:	d06d      	beq.n	8005132 <_strtod_l+0xbaa>
 8005056:	a30a      	add	r3, pc, #40	; (adr r3, 8005080 <_strtod_l+0xaf8>)
 8005058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800505c:	4630      	mov	r0, r6
 800505e:	4639      	mov	r1, r7
 8005060:	f7fb fd8c 	bl	8000b7c <__aeabi_dcmplt>
 8005064:	2800      	cmp	r0, #0
 8005066:	f47f acb8 	bne.w	80049da <_strtod_l+0x452>
 800506a:	a307      	add	r3, pc, #28	; (adr r3, 8005088 <_strtod_l+0xb00>)
 800506c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005070:	4630      	mov	r0, r6
 8005072:	4639      	mov	r1, r7
 8005074:	f7fb fda0 	bl	8000bb8 <__aeabi_dcmpgt>
 8005078:	2800      	cmp	r0, #0
 800507a:	f43f af79 	beq.w	8004f70 <_strtod_l+0x9e8>
 800507e:	e4ac      	b.n	80049da <_strtod_l+0x452>
 8005080:	94a03595 	.word	0x94a03595
 8005084:	3fdfffff 	.word	0x3fdfffff
 8005088:	35afe535 	.word	0x35afe535
 800508c:	3fe00000 	.word	0x3fe00000
 8005090:	000fffff 	.word	0x000fffff
 8005094:	7ff00000 	.word	0x7ff00000
 8005098:	7fefffff 	.word	0x7fefffff
 800509c:	39500000 	.word	0x39500000
 80050a0:	3ff00000 	.word	0x3ff00000
 80050a4:	7fe00000 	.word	0x7fe00000
 80050a8:	7c9fffff 	.word	0x7c9fffff
 80050ac:	3fe00000 	.word	0x3fe00000
 80050b0:	bff00000 	.word	0xbff00000
 80050b4:	9b04      	ldr	r3, [sp, #16]
 80050b6:	b333      	cbz	r3, 8005106 <_strtod_l+0xb7e>
 80050b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80050ba:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80050be:	d822      	bhi.n	8005106 <_strtod_l+0xb7e>
 80050c0:	a327      	add	r3, pc, #156	; (adr r3, 8005160 <_strtod_l+0xbd8>)
 80050c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c6:	4630      	mov	r0, r6
 80050c8:	4639      	mov	r1, r7
 80050ca:	f7fb fd61 	bl	8000b90 <__aeabi_dcmple>
 80050ce:	b1a0      	cbz	r0, 80050fa <_strtod_l+0xb72>
 80050d0:	4639      	mov	r1, r7
 80050d2:	4630      	mov	r0, r6
 80050d4:	f7fb fdb8 	bl	8000c48 <__aeabi_d2uiz>
 80050d8:	2800      	cmp	r0, #0
 80050da:	bf08      	it	eq
 80050dc:	2001      	moveq	r0, #1
 80050de:	f7fb fa61 	bl	80005a4 <__aeabi_ui2d>
 80050e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80050e4:	4606      	mov	r6, r0
 80050e6:	460f      	mov	r7, r1
 80050e8:	bb03      	cbnz	r3, 800512c <_strtod_l+0xba4>
 80050ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80050ee:	9012      	str	r0, [sp, #72]	; 0x48
 80050f0:	9313      	str	r3, [sp, #76]	; 0x4c
 80050f2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80050f6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80050fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80050fe:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8005102:	1a9b      	subs	r3, r3, r2
 8005104:	930b      	str	r3, [sp, #44]	; 0x2c
 8005106:	ed9d 0b08 	vldr	d0, [sp, #32]
 800510a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800510e:	f001 fd37 	bl	8006b80 <__ulp>
 8005112:	4650      	mov	r0, sl
 8005114:	ec53 2b10 	vmov	r2, r3, d0
 8005118:	4659      	mov	r1, fp
 800511a:	f7fb fabd 	bl	8000698 <__aeabi_dmul>
 800511e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005122:	f7fb f903 	bl	800032c <__adddf3>
 8005126:	4682      	mov	sl, r0
 8005128:	468b      	mov	fp, r1
 800512a:	e772      	b.n	8005012 <_strtod_l+0xa8a>
 800512c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8005130:	e7df      	b.n	80050f2 <_strtod_l+0xb6a>
 8005132:	a30d      	add	r3, pc, #52	; (adr r3, 8005168 <_strtod_l+0xbe0>)
 8005134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005138:	f7fb fd20 	bl	8000b7c <__aeabi_dcmplt>
 800513c:	e79c      	b.n	8005078 <_strtod_l+0xaf0>
 800513e:	2300      	movs	r3, #0
 8005140:	930d      	str	r3, [sp, #52]	; 0x34
 8005142:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005144:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005146:	6013      	str	r3, [r2, #0]
 8005148:	f7ff ba61 	b.w	800460e <_strtod_l+0x86>
 800514c:	2b65      	cmp	r3, #101	; 0x65
 800514e:	f04f 0200 	mov.w	r2, #0
 8005152:	f43f ab4e 	beq.w	80047f2 <_strtod_l+0x26a>
 8005156:	2101      	movs	r1, #1
 8005158:	4614      	mov	r4, r2
 800515a:	9104      	str	r1, [sp, #16]
 800515c:	f7ff bacb 	b.w	80046f6 <_strtod_l+0x16e>
 8005160:	ffc00000 	.word	0xffc00000
 8005164:	41dfffff 	.word	0x41dfffff
 8005168:	94a03595 	.word	0x94a03595
 800516c:	3fcfffff 	.word	0x3fcfffff

08005170 <_strtod_r>:
 8005170:	4b05      	ldr	r3, [pc, #20]	; (8005188 <_strtod_r+0x18>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	b410      	push	{r4}
 8005176:	6a1b      	ldr	r3, [r3, #32]
 8005178:	4c04      	ldr	r4, [pc, #16]	; (800518c <_strtod_r+0x1c>)
 800517a:	2b00      	cmp	r3, #0
 800517c:	bf08      	it	eq
 800517e:	4623      	moveq	r3, r4
 8005180:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005184:	f7ff ba00 	b.w	8004588 <_strtod_l>
 8005188:	2000000c 	.word	0x2000000c
 800518c:	20000070 	.word	0x20000070

08005190 <_strtol_l.isra.0>:
 8005190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005194:	4680      	mov	r8, r0
 8005196:	4689      	mov	r9, r1
 8005198:	4692      	mov	sl, r2
 800519a:	461e      	mov	r6, r3
 800519c:	460f      	mov	r7, r1
 800519e:	463d      	mov	r5, r7
 80051a0:	9808      	ldr	r0, [sp, #32]
 80051a2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80051a6:	f001 f9f1 	bl	800658c <__locale_ctype_ptr_l>
 80051aa:	4420      	add	r0, r4
 80051ac:	7843      	ldrb	r3, [r0, #1]
 80051ae:	f013 0308 	ands.w	r3, r3, #8
 80051b2:	d132      	bne.n	800521a <_strtol_l.isra.0+0x8a>
 80051b4:	2c2d      	cmp	r4, #45	; 0x2d
 80051b6:	d132      	bne.n	800521e <_strtol_l.isra.0+0x8e>
 80051b8:	787c      	ldrb	r4, [r7, #1]
 80051ba:	1cbd      	adds	r5, r7, #2
 80051bc:	2201      	movs	r2, #1
 80051be:	2e00      	cmp	r6, #0
 80051c0:	d05d      	beq.n	800527e <_strtol_l.isra.0+0xee>
 80051c2:	2e10      	cmp	r6, #16
 80051c4:	d109      	bne.n	80051da <_strtol_l.isra.0+0x4a>
 80051c6:	2c30      	cmp	r4, #48	; 0x30
 80051c8:	d107      	bne.n	80051da <_strtol_l.isra.0+0x4a>
 80051ca:	782b      	ldrb	r3, [r5, #0]
 80051cc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80051d0:	2b58      	cmp	r3, #88	; 0x58
 80051d2:	d14f      	bne.n	8005274 <_strtol_l.isra.0+0xe4>
 80051d4:	786c      	ldrb	r4, [r5, #1]
 80051d6:	2610      	movs	r6, #16
 80051d8:	3502      	adds	r5, #2
 80051da:	2a00      	cmp	r2, #0
 80051dc:	bf14      	ite	ne
 80051de:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80051e2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80051e6:	2700      	movs	r7, #0
 80051e8:	fbb1 fcf6 	udiv	ip, r1, r6
 80051ec:	4638      	mov	r0, r7
 80051ee:	fb06 1e1c 	mls	lr, r6, ip, r1
 80051f2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80051f6:	2b09      	cmp	r3, #9
 80051f8:	d817      	bhi.n	800522a <_strtol_l.isra.0+0x9a>
 80051fa:	461c      	mov	r4, r3
 80051fc:	42a6      	cmp	r6, r4
 80051fe:	dd23      	ble.n	8005248 <_strtol_l.isra.0+0xb8>
 8005200:	1c7b      	adds	r3, r7, #1
 8005202:	d007      	beq.n	8005214 <_strtol_l.isra.0+0x84>
 8005204:	4584      	cmp	ip, r0
 8005206:	d31c      	bcc.n	8005242 <_strtol_l.isra.0+0xb2>
 8005208:	d101      	bne.n	800520e <_strtol_l.isra.0+0x7e>
 800520a:	45a6      	cmp	lr, r4
 800520c:	db19      	blt.n	8005242 <_strtol_l.isra.0+0xb2>
 800520e:	fb00 4006 	mla	r0, r0, r6, r4
 8005212:	2701      	movs	r7, #1
 8005214:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005218:	e7eb      	b.n	80051f2 <_strtol_l.isra.0+0x62>
 800521a:	462f      	mov	r7, r5
 800521c:	e7bf      	b.n	800519e <_strtol_l.isra.0+0xe>
 800521e:	2c2b      	cmp	r4, #43	; 0x2b
 8005220:	bf04      	itt	eq
 8005222:	1cbd      	addeq	r5, r7, #2
 8005224:	787c      	ldrbeq	r4, [r7, #1]
 8005226:	461a      	mov	r2, r3
 8005228:	e7c9      	b.n	80051be <_strtol_l.isra.0+0x2e>
 800522a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800522e:	2b19      	cmp	r3, #25
 8005230:	d801      	bhi.n	8005236 <_strtol_l.isra.0+0xa6>
 8005232:	3c37      	subs	r4, #55	; 0x37
 8005234:	e7e2      	b.n	80051fc <_strtol_l.isra.0+0x6c>
 8005236:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800523a:	2b19      	cmp	r3, #25
 800523c:	d804      	bhi.n	8005248 <_strtol_l.isra.0+0xb8>
 800523e:	3c57      	subs	r4, #87	; 0x57
 8005240:	e7dc      	b.n	80051fc <_strtol_l.isra.0+0x6c>
 8005242:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005246:	e7e5      	b.n	8005214 <_strtol_l.isra.0+0x84>
 8005248:	1c7b      	adds	r3, r7, #1
 800524a:	d108      	bne.n	800525e <_strtol_l.isra.0+0xce>
 800524c:	2322      	movs	r3, #34	; 0x22
 800524e:	f8c8 3000 	str.w	r3, [r8]
 8005252:	4608      	mov	r0, r1
 8005254:	f1ba 0f00 	cmp.w	sl, #0
 8005258:	d107      	bne.n	800526a <_strtol_l.isra.0+0xda>
 800525a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800525e:	b102      	cbz	r2, 8005262 <_strtol_l.isra.0+0xd2>
 8005260:	4240      	negs	r0, r0
 8005262:	f1ba 0f00 	cmp.w	sl, #0
 8005266:	d0f8      	beq.n	800525a <_strtol_l.isra.0+0xca>
 8005268:	b10f      	cbz	r7, 800526e <_strtol_l.isra.0+0xde>
 800526a:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800526e:	f8ca 9000 	str.w	r9, [sl]
 8005272:	e7f2      	b.n	800525a <_strtol_l.isra.0+0xca>
 8005274:	2430      	movs	r4, #48	; 0x30
 8005276:	2e00      	cmp	r6, #0
 8005278:	d1af      	bne.n	80051da <_strtol_l.isra.0+0x4a>
 800527a:	2608      	movs	r6, #8
 800527c:	e7ad      	b.n	80051da <_strtol_l.isra.0+0x4a>
 800527e:	2c30      	cmp	r4, #48	; 0x30
 8005280:	d0a3      	beq.n	80051ca <_strtol_l.isra.0+0x3a>
 8005282:	260a      	movs	r6, #10
 8005284:	e7a9      	b.n	80051da <_strtol_l.isra.0+0x4a>
	...

08005288 <_strtol_r>:
 8005288:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800528a:	4c06      	ldr	r4, [pc, #24]	; (80052a4 <_strtol_r+0x1c>)
 800528c:	4d06      	ldr	r5, [pc, #24]	; (80052a8 <_strtol_r+0x20>)
 800528e:	6824      	ldr	r4, [r4, #0]
 8005290:	6a24      	ldr	r4, [r4, #32]
 8005292:	2c00      	cmp	r4, #0
 8005294:	bf08      	it	eq
 8005296:	462c      	moveq	r4, r5
 8005298:	9400      	str	r4, [sp, #0]
 800529a:	f7ff ff79 	bl	8005190 <_strtol_l.isra.0>
 800529e:	b003      	add	sp, #12
 80052a0:	bd30      	pop	{r4, r5, pc}
 80052a2:	bf00      	nop
 80052a4:	2000000c 	.word	0x2000000c
 80052a8:	20000070 	.word	0x20000070

080052ac <_times_r>:
 80052ac:	4608      	mov	r0, r1
 80052ae:	f7fc bac5 	b.w	800183c <_times>

080052b2 <quorem>:
 80052b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052b6:	6903      	ldr	r3, [r0, #16]
 80052b8:	690c      	ldr	r4, [r1, #16]
 80052ba:	42a3      	cmp	r3, r4
 80052bc:	4680      	mov	r8, r0
 80052be:	f2c0 8082 	blt.w	80053c6 <quorem+0x114>
 80052c2:	3c01      	subs	r4, #1
 80052c4:	f101 0714 	add.w	r7, r1, #20
 80052c8:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80052cc:	f100 0614 	add.w	r6, r0, #20
 80052d0:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80052d4:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80052d8:	eb06 030c 	add.w	r3, r6, ip
 80052dc:	3501      	adds	r5, #1
 80052de:	eb07 090c 	add.w	r9, r7, ip
 80052e2:	9301      	str	r3, [sp, #4]
 80052e4:	fbb0 f5f5 	udiv	r5, r0, r5
 80052e8:	b395      	cbz	r5, 8005350 <quorem+0x9e>
 80052ea:	f04f 0a00 	mov.w	sl, #0
 80052ee:	4638      	mov	r0, r7
 80052f0:	46b6      	mov	lr, r6
 80052f2:	46d3      	mov	fp, sl
 80052f4:	f850 2b04 	ldr.w	r2, [r0], #4
 80052f8:	b293      	uxth	r3, r2
 80052fa:	fb05 a303 	mla	r3, r5, r3, sl
 80052fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005302:	b29b      	uxth	r3, r3
 8005304:	ebab 0303 	sub.w	r3, fp, r3
 8005308:	0c12      	lsrs	r2, r2, #16
 800530a:	f8de b000 	ldr.w	fp, [lr]
 800530e:	fb05 a202 	mla	r2, r5, r2, sl
 8005312:	fa13 f38b 	uxtah	r3, r3, fp
 8005316:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800531a:	fa1f fb82 	uxth.w	fp, r2
 800531e:	f8de 2000 	ldr.w	r2, [lr]
 8005322:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005326:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800532a:	b29b      	uxth	r3, r3
 800532c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005330:	4581      	cmp	r9, r0
 8005332:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005336:	f84e 3b04 	str.w	r3, [lr], #4
 800533a:	d2db      	bcs.n	80052f4 <quorem+0x42>
 800533c:	f856 300c 	ldr.w	r3, [r6, ip]
 8005340:	b933      	cbnz	r3, 8005350 <quorem+0x9e>
 8005342:	9b01      	ldr	r3, [sp, #4]
 8005344:	3b04      	subs	r3, #4
 8005346:	429e      	cmp	r6, r3
 8005348:	461a      	mov	r2, r3
 800534a:	d330      	bcc.n	80053ae <quorem+0xfc>
 800534c:	f8c8 4010 	str.w	r4, [r8, #16]
 8005350:	4640      	mov	r0, r8
 8005352:	f001 fb9d 	bl	8006a90 <__mcmp>
 8005356:	2800      	cmp	r0, #0
 8005358:	db25      	blt.n	80053a6 <quorem+0xf4>
 800535a:	3501      	adds	r5, #1
 800535c:	4630      	mov	r0, r6
 800535e:	f04f 0c00 	mov.w	ip, #0
 8005362:	f857 2b04 	ldr.w	r2, [r7], #4
 8005366:	f8d0 e000 	ldr.w	lr, [r0]
 800536a:	b293      	uxth	r3, r2
 800536c:	ebac 0303 	sub.w	r3, ip, r3
 8005370:	0c12      	lsrs	r2, r2, #16
 8005372:	fa13 f38e 	uxtah	r3, r3, lr
 8005376:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800537a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800537e:	b29b      	uxth	r3, r3
 8005380:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005384:	45b9      	cmp	r9, r7
 8005386:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800538a:	f840 3b04 	str.w	r3, [r0], #4
 800538e:	d2e8      	bcs.n	8005362 <quorem+0xb0>
 8005390:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005394:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005398:	b92a      	cbnz	r2, 80053a6 <quorem+0xf4>
 800539a:	3b04      	subs	r3, #4
 800539c:	429e      	cmp	r6, r3
 800539e:	461a      	mov	r2, r3
 80053a0:	d30b      	bcc.n	80053ba <quorem+0x108>
 80053a2:	f8c8 4010 	str.w	r4, [r8, #16]
 80053a6:	4628      	mov	r0, r5
 80053a8:	b003      	add	sp, #12
 80053aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053ae:	6812      	ldr	r2, [r2, #0]
 80053b0:	3b04      	subs	r3, #4
 80053b2:	2a00      	cmp	r2, #0
 80053b4:	d1ca      	bne.n	800534c <quorem+0x9a>
 80053b6:	3c01      	subs	r4, #1
 80053b8:	e7c5      	b.n	8005346 <quorem+0x94>
 80053ba:	6812      	ldr	r2, [r2, #0]
 80053bc:	3b04      	subs	r3, #4
 80053be:	2a00      	cmp	r2, #0
 80053c0:	d1ef      	bne.n	80053a2 <quorem+0xf0>
 80053c2:	3c01      	subs	r4, #1
 80053c4:	e7ea      	b.n	800539c <quorem+0xea>
 80053c6:	2000      	movs	r0, #0
 80053c8:	e7ee      	b.n	80053a8 <quorem+0xf6>
 80053ca:	0000      	movs	r0, r0
 80053cc:	0000      	movs	r0, r0
	...

080053d0 <_dtoa_r>:
 80053d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053d4:	ec57 6b10 	vmov	r6, r7, d0
 80053d8:	b097      	sub	sp, #92	; 0x5c
 80053da:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80053dc:	9106      	str	r1, [sp, #24]
 80053de:	4604      	mov	r4, r0
 80053e0:	920b      	str	r2, [sp, #44]	; 0x2c
 80053e2:	9312      	str	r3, [sp, #72]	; 0x48
 80053e4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80053e8:	e9cd 6700 	strd	r6, r7, [sp]
 80053ec:	b93d      	cbnz	r5, 80053fe <_dtoa_r+0x2e>
 80053ee:	2010      	movs	r0, #16
 80053f0:	f001 f8e0 	bl	80065b4 <malloc>
 80053f4:	6260      	str	r0, [r4, #36]	; 0x24
 80053f6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80053fa:	6005      	str	r5, [r0, #0]
 80053fc:	60c5      	str	r5, [r0, #12]
 80053fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005400:	6819      	ldr	r1, [r3, #0]
 8005402:	b151      	cbz	r1, 800541a <_dtoa_r+0x4a>
 8005404:	685a      	ldr	r2, [r3, #4]
 8005406:	604a      	str	r2, [r1, #4]
 8005408:	2301      	movs	r3, #1
 800540a:	4093      	lsls	r3, r2
 800540c:	608b      	str	r3, [r1, #8]
 800540e:	4620      	mov	r0, r4
 8005410:	f001 f91e 	bl	8006650 <_Bfree>
 8005414:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005416:	2200      	movs	r2, #0
 8005418:	601a      	str	r2, [r3, #0]
 800541a:	1e3b      	subs	r3, r7, #0
 800541c:	bfbb      	ittet	lt
 800541e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005422:	9301      	strlt	r3, [sp, #4]
 8005424:	2300      	movge	r3, #0
 8005426:	2201      	movlt	r2, #1
 8005428:	bfac      	ite	ge
 800542a:	f8c8 3000 	strge.w	r3, [r8]
 800542e:	f8c8 2000 	strlt.w	r2, [r8]
 8005432:	4baf      	ldr	r3, [pc, #700]	; (80056f0 <_dtoa_r+0x320>)
 8005434:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005438:	ea33 0308 	bics.w	r3, r3, r8
 800543c:	d114      	bne.n	8005468 <_dtoa_r+0x98>
 800543e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005440:	f242 730f 	movw	r3, #9999	; 0x270f
 8005444:	6013      	str	r3, [r2, #0]
 8005446:	9b00      	ldr	r3, [sp, #0]
 8005448:	b923      	cbnz	r3, 8005454 <_dtoa_r+0x84>
 800544a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800544e:	2800      	cmp	r0, #0
 8005450:	f000 8542 	beq.w	8005ed8 <_dtoa_r+0xb08>
 8005454:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005456:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8005704 <_dtoa_r+0x334>
 800545a:	2b00      	cmp	r3, #0
 800545c:	f000 8544 	beq.w	8005ee8 <_dtoa_r+0xb18>
 8005460:	f10b 0303 	add.w	r3, fp, #3
 8005464:	f000 bd3e 	b.w	8005ee4 <_dtoa_r+0xb14>
 8005468:	e9dd 6700 	ldrd	r6, r7, [sp]
 800546c:	2200      	movs	r2, #0
 800546e:	2300      	movs	r3, #0
 8005470:	4630      	mov	r0, r6
 8005472:	4639      	mov	r1, r7
 8005474:	f7fb fb78 	bl	8000b68 <__aeabi_dcmpeq>
 8005478:	4681      	mov	r9, r0
 800547a:	b168      	cbz	r0, 8005498 <_dtoa_r+0xc8>
 800547c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800547e:	2301      	movs	r3, #1
 8005480:	6013      	str	r3, [r2, #0]
 8005482:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005484:	2b00      	cmp	r3, #0
 8005486:	f000 8524 	beq.w	8005ed2 <_dtoa_r+0xb02>
 800548a:	4b9a      	ldr	r3, [pc, #616]	; (80056f4 <_dtoa_r+0x324>)
 800548c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800548e:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8005492:	6013      	str	r3, [r2, #0]
 8005494:	f000 bd28 	b.w	8005ee8 <_dtoa_r+0xb18>
 8005498:	aa14      	add	r2, sp, #80	; 0x50
 800549a:	a915      	add	r1, sp, #84	; 0x54
 800549c:	ec47 6b10 	vmov	d0, r6, r7
 80054a0:	4620      	mov	r0, r4
 80054a2:	f001 fbe3 	bl	8006c6c <__d2b>
 80054a6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80054aa:	9004      	str	r0, [sp, #16]
 80054ac:	2d00      	cmp	r5, #0
 80054ae:	d07c      	beq.n	80055aa <_dtoa_r+0x1da>
 80054b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80054b4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80054b8:	46b2      	mov	sl, r6
 80054ba:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80054be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80054c2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80054c6:	2200      	movs	r2, #0
 80054c8:	4b8b      	ldr	r3, [pc, #556]	; (80056f8 <_dtoa_r+0x328>)
 80054ca:	4650      	mov	r0, sl
 80054cc:	4659      	mov	r1, fp
 80054ce:	f7fa ff2b 	bl	8000328 <__aeabi_dsub>
 80054d2:	a381      	add	r3, pc, #516	; (adr r3, 80056d8 <_dtoa_r+0x308>)
 80054d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d8:	f7fb f8de 	bl	8000698 <__aeabi_dmul>
 80054dc:	a380      	add	r3, pc, #512	; (adr r3, 80056e0 <_dtoa_r+0x310>)
 80054de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e2:	f7fa ff23 	bl	800032c <__adddf3>
 80054e6:	4606      	mov	r6, r0
 80054e8:	4628      	mov	r0, r5
 80054ea:	460f      	mov	r7, r1
 80054ec:	f7fb f86a 	bl	80005c4 <__aeabi_i2d>
 80054f0:	a37d      	add	r3, pc, #500	; (adr r3, 80056e8 <_dtoa_r+0x318>)
 80054f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f6:	f7fb f8cf 	bl	8000698 <__aeabi_dmul>
 80054fa:	4602      	mov	r2, r0
 80054fc:	460b      	mov	r3, r1
 80054fe:	4630      	mov	r0, r6
 8005500:	4639      	mov	r1, r7
 8005502:	f7fa ff13 	bl	800032c <__adddf3>
 8005506:	4606      	mov	r6, r0
 8005508:	460f      	mov	r7, r1
 800550a:	f7fb fb75 	bl	8000bf8 <__aeabi_d2iz>
 800550e:	2200      	movs	r2, #0
 8005510:	4682      	mov	sl, r0
 8005512:	2300      	movs	r3, #0
 8005514:	4630      	mov	r0, r6
 8005516:	4639      	mov	r1, r7
 8005518:	f7fb fb30 	bl	8000b7c <__aeabi_dcmplt>
 800551c:	b148      	cbz	r0, 8005532 <_dtoa_r+0x162>
 800551e:	4650      	mov	r0, sl
 8005520:	f7fb f850 	bl	80005c4 <__aeabi_i2d>
 8005524:	4632      	mov	r2, r6
 8005526:	463b      	mov	r3, r7
 8005528:	f7fb fb1e 	bl	8000b68 <__aeabi_dcmpeq>
 800552c:	b908      	cbnz	r0, 8005532 <_dtoa_r+0x162>
 800552e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005532:	f1ba 0f16 	cmp.w	sl, #22
 8005536:	d859      	bhi.n	80055ec <_dtoa_r+0x21c>
 8005538:	4970      	ldr	r1, [pc, #448]	; (80056fc <_dtoa_r+0x32c>)
 800553a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800553e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005542:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005546:	f7fb fb37 	bl	8000bb8 <__aeabi_dcmpgt>
 800554a:	2800      	cmp	r0, #0
 800554c:	d050      	beq.n	80055f0 <_dtoa_r+0x220>
 800554e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005552:	2300      	movs	r3, #0
 8005554:	930f      	str	r3, [sp, #60]	; 0x3c
 8005556:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005558:	1b5d      	subs	r5, r3, r5
 800555a:	f1b5 0801 	subs.w	r8, r5, #1
 800555e:	bf49      	itett	mi
 8005560:	f1c5 0301 	rsbmi	r3, r5, #1
 8005564:	2300      	movpl	r3, #0
 8005566:	9305      	strmi	r3, [sp, #20]
 8005568:	f04f 0800 	movmi.w	r8, #0
 800556c:	bf58      	it	pl
 800556e:	9305      	strpl	r3, [sp, #20]
 8005570:	f1ba 0f00 	cmp.w	sl, #0
 8005574:	db3e      	blt.n	80055f4 <_dtoa_r+0x224>
 8005576:	2300      	movs	r3, #0
 8005578:	44d0      	add	r8, sl
 800557a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800557e:	9307      	str	r3, [sp, #28]
 8005580:	9b06      	ldr	r3, [sp, #24]
 8005582:	2b09      	cmp	r3, #9
 8005584:	f200 8090 	bhi.w	80056a8 <_dtoa_r+0x2d8>
 8005588:	2b05      	cmp	r3, #5
 800558a:	bfc4      	itt	gt
 800558c:	3b04      	subgt	r3, #4
 800558e:	9306      	strgt	r3, [sp, #24]
 8005590:	9b06      	ldr	r3, [sp, #24]
 8005592:	f1a3 0302 	sub.w	r3, r3, #2
 8005596:	bfcc      	ite	gt
 8005598:	2500      	movgt	r5, #0
 800559a:	2501      	movle	r5, #1
 800559c:	2b03      	cmp	r3, #3
 800559e:	f200 808f 	bhi.w	80056c0 <_dtoa_r+0x2f0>
 80055a2:	e8df f003 	tbb	[pc, r3]
 80055a6:	7f7d      	.short	0x7f7d
 80055a8:	7131      	.short	0x7131
 80055aa:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80055ae:	441d      	add	r5, r3
 80055b0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80055b4:	2820      	cmp	r0, #32
 80055b6:	dd13      	ble.n	80055e0 <_dtoa_r+0x210>
 80055b8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80055bc:	9b00      	ldr	r3, [sp, #0]
 80055be:	fa08 f800 	lsl.w	r8, r8, r0
 80055c2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80055c6:	fa23 f000 	lsr.w	r0, r3, r0
 80055ca:	ea48 0000 	orr.w	r0, r8, r0
 80055ce:	f7fa ffe9 	bl	80005a4 <__aeabi_ui2d>
 80055d2:	2301      	movs	r3, #1
 80055d4:	4682      	mov	sl, r0
 80055d6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80055da:	3d01      	subs	r5, #1
 80055dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80055de:	e772      	b.n	80054c6 <_dtoa_r+0xf6>
 80055e0:	9b00      	ldr	r3, [sp, #0]
 80055e2:	f1c0 0020 	rsb	r0, r0, #32
 80055e6:	fa03 f000 	lsl.w	r0, r3, r0
 80055ea:	e7f0      	b.n	80055ce <_dtoa_r+0x1fe>
 80055ec:	2301      	movs	r3, #1
 80055ee:	e7b1      	b.n	8005554 <_dtoa_r+0x184>
 80055f0:	900f      	str	r0, [sp, #60]	; 0x3c
 80055f2:	e7b0      	b.n	8005556 <_dtoa_r+0x186>
 80055f4:	9b05      	ldr	r3, [sp, #20]
 80055f6:	eba3 030a 	sub.w	r3, r3, sl
 80055fa:	9305      	str	r3, [sp, #20]
 80055fc:	f1ca 0300 	rsb	r3, sl, #0
 8005600:	9307      	str	r3, [sp, #28]
 8005602:	2300      	movs	r3, #0
 8005604:	930e      	str	r3, [sp, #56]	; 0x38
 8005606:	e7bb      	b.n	8005580 <_dtoa_r+0x1b0>
 8005608:	2301      	movs	r3, #1
 800560a:	930a      	str	r3, [sp, #40]	; 0x28
 800560c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800560e:	2b00      	cmp	r3, #0
 8005610:	dd59      	ble.n	80056c6 <_dtoa_r+0x2f6>
 8005612:	9302      	str	r3, [sp, #8]
 8005614:	4699      	mov	r9, r3
 8005616:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005618:	2200      	movs	r2, #0
 800561a:	6072      	str	r2, [r6, #4]
 800561c:	2204      	movs	r2, #4
 800561e:	f102 0014 	add.w	r0, r2, #20
 8005622:	4298      	cmp	r0, r3
 8005624:	6871      	ldr	r1, [r6, #4]
 8005626:	d953      	bls.n	80056d0 <_dtoa_r+0x300>
 8005628:	4620      	mov	r0, r4
 800562a:	f000 ffdd 	bl	80065e8 <_Balloc>
 800562e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005630:	6030      	str	r0, [r6, #0]
 8005632:	f1b9 0f0e 	cmp.w	r9, #14
 8005636:	f8d3 b000 	ldr.w	fp, [r3]
 800563a:	f200 80e6 	bhi.w	800580a <_dtoa_r+0x43a>
 800563e:	2d00      	cmp	r5, #0
 8005640:	f000 80e3 	beq.w	800580a <_dtoa_r+0x43a>
 8005644:	ed9d 7b00 	vldr	d7, [sp]
 8005648:	f1ba 0f00 	cmp.w	sl, #0
 800564c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8005650:	dd74      	ble.n	800573c <_dtoa_r+0x36c>
 8005652:	4a2a      	ldr	r2, [pc, #168]	; (80056fc <_dtoa_r+0x32c>)
 8005654:	f00a 030f 	and.w	r3, sl, #15
 8005658:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800565c:	ed93 7b00 	vldr	d7, [r3]
 8005660:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005664:	06f0      	lsls	r0, r6, #27
 8005666:	ed8d 7b08 	vstr	d7, [sp, #32]
 800566a:	d565      	bpl.n	8005738 <_dtoa_r+0x368>
 800566c:	4b24      	ldr	r3, [pc, #144]	; (8005700 <_dtoa_r+0x330>)
 800566e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005672:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005676:	f7fb f939 	bl	80008ec <__aeabi_ddiv>
 800567a:	e9cd 0100 	strd	r0, r1, [sp]
 800567e:	f006 060f 	and.w	r6, r6, #15
 8005682:	2503      	movs	r5, #3
 8005684:	4f1e      	ldr	r7, [pc, #120]	; (8005700 <_dtoa_r+0x330>)
 8005686:	e04c      	b.n	8005722 <_dtoa_r+0x352>
 8005688:	2301      	movs	r3, #1
 800568a:	930a      	str	r3, [sp, #40]	; 0x28
 800568c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800568e:	4453      	add	r3, sl
 8005690:	f103 0901 	add.w	r9, r3, #1
 8005694:	9302      	str	r3, [sp, #8]
 8005696:	464b      	mov	r3, r9
 8005698:	2b01      	cmp	r3, #1
 800569a:	bfb8      	it	lt
 800569c:	2301      	movlt	r3, #1
 800569e:	e7ba      	b.n	8005616 <_dtoa_r+0x246>
 80056a0:	2300      	movs	r3, #0
 80056a2:	e7b2      	b.n	800560a <_dtoa_r+0x23a>
 80056a4:	2300      	movs	r3, #0
 80056a6:	e7f0      	b.n	800568a <_dtoa_r+0x2ba>
 80056a8:	2501      	movs	r5, #1
 80056aa:	2300      	movs	r3, #0
 80056ac:	9306      	str	r3, [sp, #24]
 80056ae:	950a      	str	r5, [sp, #40]	; 0x28
 80056b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80056b4:	9302      	str	r3, [sp, #8]
 80056b6:	4699      	mov	r9, r3
 80056b8:	2200      	movs	r2, #0
 80056ba:	2312      	movs	r3, #18
 80056bc:	920b      	str	r2, [sp, #44]	; 0x2c
 80056be:	e7aa      	b.n	8005616 <_dtoa_r+0x246>
 80056c0:	2301      	movs	r3, #1
 80056c2:	930a      	str	r3, [sp, #40]	; 0x28
 80056c4:	e7f4      	b.n	80056b0 <_dtoa_r+0x2e0>
 80056c6:	2301      	movs	r3, #1
 80056c8:	9302      	str	r3, [sp, #8]
 80056ca:	4699      	mov	r9, r3
 80056cc:	461a      	mov	r2, r3
 80056ce:	e7f5      	b.n	80056bc <_dtoa_r+0x2ec>
 80056d0:	3101      	adds	r1, #1
 80056d2:	6071      	str	r1, [r6, #4]
 80056d4:	0052      	lsls	r2, r2, #1
 80056d6:	e7a2      	b.n	800561e <_dtoa_r+0x24e>
 80056d8:	636f4361 	.word	0x636f4361
 80056dc:	3fd287a7 	.word	0x3fd287a7
 80056e0:	8b60c8b3 	.word	0x8b60c8b3
 80056e4:	3fc68a28 	.word	0x3fc68a28
 80056e8:	509f79fb 	.word	0x509f79fb
 80056ec:	3fd34413 	.word	0x3fd34413
 80056f0:	7ff00000 	.word	0x7ff00000
 80056f4:	08008701 	.word	0x08008701
 80056f8:	3ff80000 	.word	0x3ff80000
 80056fc:	080087c0 	.word	0x080087c0
 8005700:	08008798 	.word	0x08008798
 8005704:	08008789 	.word	0x08008789
 8005708:	07f1      	lsls	r1, r6, #31
 800570a:	d508      	bpl.n	800571e <_dtoa_r+0x34e>
 800570c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005710:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005714:	f7fa ffc0 	bl	8000698 <__aeabi_dmul>
 8005718:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800571c:	3501      	adds	r5, #1
 800571e:	1076      	asrs	r6, r6, #1
 8005720:	3708      	adds	r7, #8
 8005722:	2e00      	cmp	r6, #0
 8005724:	d1f0      	bne.n	8005708 <_dtoa_r+0x338>
 8005726:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800572a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800572e:	f7fb f8dd 	bl	80008ec <__aeabi_ddiv>
 8005732:	e9cd 0100 	strd	r0, r1, [sp]
 8005736:	e01a      	b.n	800576e <_dtoa_r+0x39e>
 8005738:	2502      	movs	r5, #2
 800573a:	e7a3      	b.n	8005684 <_dtoa_r+0x2b4>
 800573c:	f000 80a0 	beq.w	8005880 <_dtoa_r+0x4b0>
 8005740:	f1ca 0600 	rsb	r6, sl, #0
 8005744:	4b9f      	ldr	r3, [pc, #636]	; (80059c4 <_dtoa_r+0x5f4>)
 8005746:	4fa0      	ldr	r7, [pc, #640]	; (80059c8 <_dtoa_r+0x5f8>)
 8005748:	f006 020f 	and.w	r2, r6, #15
 800574c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005754:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005758:	f7fa ff9e 	bl	8000698 <__aeabi_dmul>
 800575c:	e9cd 0100 	strd	r0, r1, [sp]
 8005760:	1136      	asrs	r6, r6, #4
 8005762:	2300      	movs	r3, #0
 8005764:	2502      	movs	r5, #2
 8005766:	2e00      	cmp	r6, #0
 8005768:	d17f      	bne.n	800586a <_dtoa_r+0x49a>
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1e1      	bne.n	8005732 <_dtoa_r+0x362>
 800576e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005770:	2b00      	cmp	r3, #0
 8005772:	f000 8087 	beq.w	8005884 <_dtoa_r+0x4b4>
 8005776:	e9dd 6700 	ldrd	r6, r7, [sp]
 800577a:	2200      	movs	r2, #0
 800577c:	4b93      	ldr	r3, [pc, #588]	; (80059cc <_dtoa_r+0x5fc>)
 800577e:	4630      	mov	r0, r6
 8005780:	4639      	mov	r1, r7
 8005782:	f7fb f9fb 	bl	8000b7c <__aeabi_dcmplt>
 8005786:	2800      	cmp	r0, #0
 8005788:	d07c      	beq.n	8005884 <_dtoa_r+0x4b4>
 800578a:	f1b9 0f00 	cmp.w	r9, #0
 800578e:	d079      	beq.n	8005884 <_dtoa_r+0x4b4>
 8005790:	9b02      	ldr	r3, [sp, #8]
 8005792:	2b00      	cmp	r3, #0
 8005794:	dd35      	ble.n	8005802 <_dtoa_r+0x432>
 8005796:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800579a:	9308      	str	r3, [sp, #32]
 800579c:	4639      	mov	r1, r7
 800579e:	2200      	movs	r2, #0
 80057a0:	4b8b      	ldr	r3, [pc, #556]	; (80059d0 <_dtoa_r+0x600>)
 80057a2:	4630      	mov	r0, r6
 80057a4:	f7fa ff78 	bl	8000698 <__aeabi_dmul>
 80057a8:	e9cd 0100 	strd	r0, r1, [sp]
 80057ac:	9f02      	ldr	r7, [sp, #8]
 80057ae:	3501      	adds	r5, #1
 80057b0:	4628      	mov	r0, r5
 80057b2:	f7fa ff07 	bl	80005c4 <__aeabi_i2d>
 80057b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80057ba:	f7fa ff6d 	bl	8000698 <__aeabi_dmul>
 80057be:	2200      	movs	r2, #0
 80057c0:	4b84      	ldr	r3, [pc, #528]	; (80059d4 <_dtoa_r+0x604>)
 80057c2:	f7fa fdb3 	bl	800032c <__adddf3>
 80057c6:	4605      	mov	r5, r0
 80057c8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80057cc:	2f00      	cmp	r7, #0
 80057ce:	d15d      	bne.n	800588c <_dtoa_r+0x4bc>
 80057d0:	2200      	movs	r2, #0
 80057d2:	4b81      	ldr	r3, [pc, #516]	; (80059d8 <_dtoa_r+0x608>)
 80057d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80057d8:	f7fa fda6 	bl	8000328 <__aeabi_dsub>
 80057dc:	462a      	mov	r2, r5
 80057de:	4633      	mov	r3, r6
 80057e0:	e9cd 0100 	strd	r0, r1, [sp]
 80057e4:	f7fb f9e8 	bl	8000bb8 <__aeabi_dcmpgt>
 80057e8:	2800      	cmp	r0, #0
 80057ea:	f040 8288 	bne.w	8005cfe <_dtoa_r+0x92e>
 80057ee:	462a      	mov	r2, r5
 80057f0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80057f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80057f8:	f7fb f9c0 	bl	8000b7c <__aeabi_dcmplt>
 80057fc:	2800      	cmp	r0, #0
 80057fe:	f040 827c 	bne.w	8005cfa <_dtoa_r+0x92a>
 8005802:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005806:	e9cd 2300 	strd	r2, r3, [sp]
 800580a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800580c:	2b00      	cmp	r3, #0
 800580e:	f2c0 8150 	blt.w	8005ab2 <_dtoa_r+0x6e2>
 8005812:	f1ba 0f0e 	cmp.w	sl, #14
 8005816:	f300 814c 	bgt.w	8005ab2 <_dtoa_r+0x6e2>
 800581a:	4b6a      	ldr	r3, [pc, #424]	; (80059c4 <_dtoa_r+0x5f4>)
 800581c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005820:	ed93 7b00 	vldr	d7, [r3]
 8005824:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005826:	2b00      	cmp	r3, #0
 8005828:	ed8d 7b02 	vstr	d7, [sp, #8]
 800582c:	f280 80d8 	bge.w	80059e0 <_dtoa_r+0x610>
 8005830:	f1b9 0f00 	cmp.w	r9, #0
 8005834:	f300 80d4 	bgt.w	80059e0 <_dtoa_r+0x610>
 8005838:	f040 825e 	bne.w	8005cf8 <_dtoa_r+0x928>
 800583c:	2200      	movs	r2, #0
 800583e:	4b66      	ldr	r3, [pc, #408]	; (80059d8 <_dtoa_r+0x608>)
 8005840:	ec51 0b17 	vmov	r0, r1, d7
 8005844:	f7fa ff28 	bl	8000698 <__aeabi_dmul>
 8005848:	e9dd 2300 	ldrd	r2, r3, [sp]
 800584c:	f7fb f9aa 	bl	8000ba4 <__aeabi_dcmpge>
 8005850:	464f      	mov	r7, r9
 8005852:	464e      	mov	r6, r9
 8005854:	2800      	cmp	r0, #0
 8005856:	f040 8234 	bne.w	8005cc2 <_dtoa_r+0x8f2>
 800585a:	2331      	movs	r3, #49	; 0x31
 800585c:	f10b 0501 	add.w	r5, fp, #1
 8005860:	f88b 3000 	strb.w	r3, [fp]
 8005864:	f10a 0a01 	add.w	sl, sl, #1
 8005868:	e22f      	b.n	8005cca <_dtoa_r+0x8fa>
 800586a:	07f2      	lsls	r2, r6, #31
 800586c:	d505      	bpl.n	800587a <_dtoa_r+0x4aa>
 800586e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005872:	f7fa ff11 	bl	8000698 <__aeabi_dmul>
 8005876:	3501      	adds	r5, #1
 8005878:	2301      	movs	r3, #1
 800587a:	1076      	asrs	r6, r6, #1
 800587c:	3708      	adds	r7, #8
 800587e:	e772      	b.n	8005766 <_dtoa_r+0x396>
 8005880:	2502      	movs	r5, #2
 8005882:	e774      	b.n	800576e <_dtoa_r+0x39e>
 8005884:	f8cd a020 	str.w	sl, [sp, #32]
 8005888:	464f      	mov	r7, r9
 800588a:	e791      	b.n	80057b0 <_dtoa_r+0x3e0>
 800588c:	4b4d      	ldr	r3, [pc, #308]	; (80059c4 <_dtoa_r+0x5f4>)
 800588e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005892:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005896:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005898:	2b00      	cmp	r3, #0
 800589a:	d047      	beq.n	800592c <_dtoa_r+0x55c>
 800589c:	4602      	mov	r2, r0
 800589e:	460b      	mov	r3, r1
 80058a0:	2000      	movs	r0, #0
 80058a2:	494e      	ldr	r1, [pc, #312]	; (80059dc <_dtoa_r+0x60c>)
 80058a4:	f7fb f822 	bl	80008ec <__aeabi_ddiv>
 80058a8:	462a      	mov	r2, r5
 80058aa:	4633      	mov	r3, r6
 80058ac:	f7fa fd3c 	bl	8000328 <__aeabi_dsub>
 80058b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80058b4:	465d      	mov	r5, fp
 80058b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058ba:	f7fb f99d 	bl	8000bf8 <__aeabi_d2iz>
 80058be:	4606      	mov	r6, r0
 80058c0:	f7fa fe80 	bl	80005c4 <__aeabi_i2d>
 80058c4:	4602      	mov	r2, r0
 80058c6:	460b      	mov	r3, r1
 80058c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058cc:	f7fa fd2c 	bl	8000328 <__aeabi_dsub>
 80058d0:	3630      	adds	r6, #48	; 0x30
 80058d2:	f805 6b01 	strb.w	r6, [r5], #1
 80058d6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80058da:	e9cd 0100 	strd	r0, r1, [sp]
 80058de:	f7fb f94d 	bl	8000b7c <__aeabi_dcmplt>
 80058e2:	2800      	cmp	r0, #0
 80058e4:	d163      	bne.n	80059ae <_dtoa_r+0x5de>
 80058e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80058ea:	2000      	movs	r0, #0
 80058ec:	4937      	ldr	r1, [pc, #220]	; (80059cc <_dtoa_r+0x5fc>)
 80058ee:	f7fa fd1b 	bl	8000328 <__aeabi_dsub>
 80058f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80058f6:	f7fb f941 	bl	8000b7c <__aeabi_dcmplt>
 80058fa:	2800      	cmp	r0, #0
 80058fc:	f040 80b7 	bne.w	8005a6e <_dtoa_r+0x69e>
 8005900:	eba5 030b 	sub.w	r3, r5, fp
 8005904:	429f      	cmp	r7, r3
 8005906:	f77f af7c 	ble.w	8005802 <_dtoa_r+0x432>
 800590a:	2200      	movs	r2, #0
 800590c:	4b30      	ldr	r3, [pc, #192]	; (80059d0 <_dtoa_r+0x600>)
 800590e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005912:	f7fa fec1 	bl	8000698 <__aeabi_dmul>
 8005916:	2200      	movs	r2, #0
 8005918:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800591c:	4b2c      	ldr	r3, [pc, #176]	; (80059d0 <_dtoa_r+0x600>)
 800591e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005922:	f7fa feb9 	bl	8000698 <__aeabi_dmul>
 8005926:	e9cd 0100 	strd	r0, r1, [sp]
 800592a:	e7c4      	b.n	80058b6 <_dtoa_r+0x4e6>
 800592c:	462a      	mov	r2, r5
 800592e:	4633      	mov	r3, r6
 8005930:	f7fa feb2 	bl	8000698 <__aeabi_dmul>
 8005934:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005938:	eb0b 0507 	add.w	r5, fp, r7
 800593c:	465e      	mov	r6, fp
 800593e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005942:	f7fb f959 	bl	8000bf8 <__aeabi_d2iz>
 8005946:	4607      	mov	r7, r0
 8005948:	f7fa fe3c 	bl	80005c4 <__aeabi_i2d>
 800594c:	3730      	adds	r7, #48	; 0x30
 800594e:	4602      	mov	r2, r0
 8005950:	460b      	mov	r3, r1
 8005952:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005956:	f7fa fce7 	bl	8000328 <__aeabi_dsub>
 800595a:	f806 7b01 	strb.w	r7, [r6], #1
 800595e:	42ae      	cmp	r6, r5
 8005960:	e9cd 0100 	strd	r0, r1, [sp]
 8005964:	f04f 0200 	mov.w	r2, #0
 8005968:	d126      	bne.n	80059b8 <_dtoa_r+0x5e8>
 800596a:	4b1c      	ldr	r3, [pc, #112]	; (80059dc <_dtoa_r+0x60c>)
 800596c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005970:	f7fa fcdc 	bl	800032c <__adddf3>
 8005974:	4602      	mov	r2, r0
 8005976:	460b      	mov	r3, r1
 8005978:	e9dd 0100 	ldrd	r0, r1, [sp]
 800597c:	f7fb f91c 	bl	8000bb8 <__aeabi_dcmpgt>
 8005980:	2800      	cmp	r0, #0
 8005982:	d174      	bne.n	8005a6e <_dtoa_r+0x69e>
 8005984:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005988:	2000      	movs	r0, #0
 800598a:	4914      	ldr	r1, [pc, #80]	; (80059dc <_dtoa_r+0x60c>)
 800598c:	f7fa fccc 	bl	8000328 <__aeabi_dsub>
 8005990:	4602      	mov	r2, r0
 8005992:	460b      	mov	r3, r1
 8005994:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005998:	f7fb f8f0 	bl	8000b7c <__aeabi_dcmplt>
 800599c:	2800      	cmp	r0, #0
 800599e:	f43f af30 	beq.w	8005802 <_dtoa_r+0x432>
 80059a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80059a6:	2b30      	cmp	r3, #48	; 0x30
 80059a8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80059ac:	d002      	beq.n	80059b4 <_dtoa_r+0x5e4>
 80059ae:	f8dd a020 	ldr.w	sl, [sp, #32]
 80059b2:	e04a      	b.n	8005a4a <_dtoa_r+0x67a>
 80059b4:	4615      	mov	r5, r2
 80059b6:	e7f4      	b.n	80059a2 <_dtoa_r+0x5d2>
 80059b8:	4b05      	ldr	r3, [pc, #20]	; (80059d0 <_dtoa_r+0x600>)
 80059ba:	f7fa fe6d 	bl	8000698 <__aeabi_dmul>
 80059be:	e9cd 0100 	strd	r0, r1, [sp]
 80059c2:	e7bc      	b.n	800593e <_dtoa_r+0x56e>
 80059c4:	080087c0 	.word	0x080087c0
 80059c8:	08008798 	.word	0x08008798
 80059cc:	3ff00000 	.word	0x3ff00000
 80059d0:	40240000 	.word	0x40240000
 80059d4:	401c0000 	.word	0x401c0000
 80059d8:	40140000 	.word	0x40140000
 80059dc:	3fe00000 	.word	0x3fe00000
 80059e0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80059e4:	465d      	mov	r5, fp
 80059e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059ea:	4630      	mov	r0, r6
 80059ec:	4639      	mov	r1, r7
 80059ee:	f7fa ff7d 	bl	80008ec <__aeabi_ddiv>
 80059f2:	f7fb f901 	bl	8000bf8 <__aeabi_d2iz>
 80059f6:	4680      	mov	r8, r0
 80059f8:	f7fa fde4 	bl	80005c4 <__aeabi_i2d>
 80059fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a00:	f7fa fe4a 	bl	8000698 <__aeabi_dmul>
 8005a04:	4602      	mov	r2, r0
 8005a06:	460b      	mov	r3, r1
 8005a08:	4630      	mov	r0, r6
 8005a0a:	4639      	mov	r1, r7
 8005a0c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005a10:	f7fa fc8a 	bl	8000328 <__aeabi_dsub>
 8005a14:	f805 6b01 	strb.w	r6, [r5], #1
 8005a18:	eba5 060b 	sub.w	r6, r5, fp
 8005a1c:	45b1      	cmp	r9, r6
 8005a1e:	4602      	mov	r2, r0
 8005a20:	460b      	mov	r3, r1
 8005a22:	d139      	bne.n	8005a98 <_dtoa_r+0x6c8>
 8005a24:	f7fa fc82 	bl	800032c <__adddf3>
 8005a28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a2c:	4606      	mov	r6, r0
 8005a2e:	460f      	mov	r7, r1
 8005a30:	f7fb f8c2 	bl	8000bb8 <__aeabi_dcmpgt>
 8005a34:	b9c8      	cbnz	r0, 8005a6a <_dtoa_r+0x69a>
 8005a36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a3a:	4630      	mov	r0, r6
 8005a3c:	4639      	mov	r1, r7
 8005a3e:	f7fb f893 	bl	8000b68 <__aeabi_dcmpeq>
 8005a42:	b110      	cbz	r0, 8005a4a <_dtoa_r+0x67a>
 8005a44:	f018 0f01 	tst.w	r8, #1
 8005a48:	d10f      	bne.n	8005a6a <_dtoa_r+0x69a>
 8005a4a:	9904      	ldr	r1, [sp, #16]
 8005a4c:	4620      	mov	r0, r4
 8005a4e:	f000 fdff 	bl	8006650 <_Bfree>
 8005a52:	2300      	movs	r3, #0
 8005a54:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005a56:	702b      	strb	r3, [r5, #0]
 8005a58:	f10a 0301 	add.w	r3, sl, #1
 8005a5c:	6013      	str	r3, [r2, #0]
 8005a5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	f000 8241 	beq.w	8005ee8 <_dtoa_r+0xb18>
 8005a66:	601d      	str	r5, [r3, #0]
 8005a68:	e23e      	b.n	8005ee8 <_dtoa_r+0xb18>
 8005a6a:	f8cd a020 	str.w	sl, [sp, #32]
 8005a6e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005a72:	2a39      	cmp	r2, #57	; 0x39
 8005a74:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8005a78:	d108      	bne.n	8005a8c <_dtoa_r+0x6bc>
 8005a7a:	459b      	cmp	fp, r3
 8005a7c:	d10a      	bne.n	8005a94 <_dtoa_r+0x6c4>
 8005a7e:	9b08      	ldr	r3, [sp, #32]
 8005a80:	3301      	adds	r3, #1
 8005a82:	9308      	str	r3, [sp, #32]
 8005a84:	2330      	movs	r3, #48	; 0x30
 8005a86:	f88b 3000 	strb.w	r3, [fp]
 8005a8a:	465b      	mov	r3, fp
 8005a8c:	781a      	ldrb	r2, [r3, #0]
 8005a8e:	3201      	adds	r2, #1
 8005a90:	701a      	strb	r2, [r3, #0]
 8005a92:	e78c      	b.n	80059ae <_dtoa_r+0x5de>
 8005a94:	461d      	mov	r5, r3
 8005a96:	e7ea      	b.n	8005a6e <_dtoa_r+0x69e>
 8005a98:	2200      	movs	r2, #0
 8005a9a:	4b9b      	ldr	r3, [pc, #620]	; (8005d08 <_dtoa_r+0x938>)
 8005a9c:	f7fa fdfc 	bl	8000698 <__aeabi_dmul>
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	4606      	mov	r6, r0
 8005aa6:	460f      	mov	r7, r1
 8005aa8:	f7fb f85e 	bl	8000b68 <__aeabi_dcmpeq>
 8005aac:	2800      	cmp	r0, #0
 8005aae:	d09a      	beq.n	80059e6 <_dtoa_r+0x616>
 8005ab0:	e7cb      	b.n	8005a4a <_dtoa_r+0x67a>
 8005ab2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ab4:	2a00      	cmp	r2, #0
 8005ab6:	f000 808b 	beq.w	8005bd0 <_dtoa_r+0x800>
 8005aba:	9a06      	ldr	r2, [sp, #24]
 8005abc:	2a01      	cmp	r2, #1
 8005abe:	dc6e      	bgt.n	8005b9e <_dtoa_r+0x7ce>
 8005ac0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005ac2:	2a00      	cmp	r2, #0
 8005ac4:	d067      	beq.n	8005b96 <_dtoa_r+0x7c6>
 8005ac6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005aca:	9f07      	ldr	r7, [sp, #28]
 8005acc:	9d05      	ldr	r5, [sp, #20]
 8005ace:	9a05      	ldr	r2, [sp, #20]
 8005ad0:	2101      	movs	r1, #1
 8005ad2:	441a      	add	r2, r3
 8005ad4:	4620      	mov	r0, r4
 8005ad6:	9205      	str	r2, [sp, #20]
 8005ad8:	4498      	add	r8, r3
 8005ada:	f000 fe97 	bl	800680c <__i2b>
 8005ade:	4606      	mov	r6, r0
 8005ae0:	2d00      	cmp	r5, #0
 8005ae2:	dd0c      	ble.n	8005afe <_dtoa_r+0x72e>
 8005ae4:	f1b8 0f00 	cmp.w	r8, #0
 8005ae8:	dd09      	ble.n	8005afe <_dtoa_r+0x72e>
 8005aea:	4545      	cmp	r5, r8
 8005aec:	9a05      	ldr	r2, [sp, #20]
 8005aee:	462b      	mov	r3, r5
 8005af0:	bfa8      	it	ge
 8005af2:	4643      	movge	r3, r8
 8005af4:	1ad2      	subs	r2, r2, r3
 8005af6:	9205      	str	r2, [sp, #20]
 8005af8:	1aed      	subs	r5, r5, r3
 8005afa:	eba8 0803 	sub.w	r8, r8, r3
 8005afe:	9b07      	ldr	r3, [sp, #28]
 8005b00:	b1eb      	cbz	r3, 8005b3e <_dtoa_r+0x76e>
 8005b02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d067      	beq.n	8005bd8 <_dtoa_r+0x808>
 8005b08:	b18f      	cbz	r7, 8005b2e <_dtoa_r+0x75e>
 8005b0a:	4631      	mov	r1, r6
 8005b0c:	463a      	mov	r2, r7
 8005b0e:	4620      	mov	r0, r4
 8005b10:	f000 ff1c 	bl	800694c <__pow5mult>
 8005b14:	9a04      	ldr	r2, [sp, #16]
 8005b16:	4601      	mov	r1, r0
 8005b18:	4606      	mov	r6, r0
 8005b1a:	4620      	mov	r0, r4
 8005b1c:	f000 fe7f 	bl	800681e <__multiply>
 8005b20:	9904      	ldr	r1, [sp, #16]
 8005b22:	9008      	str	r0, [sp, #32]
 8005b24:	4620      	mov	r0, r4
 8005b26:	f000 fd93 	bl	8006650 <_Bfree>
 8005b2a:	9b08      	ldr	r3, [sp, #32]
 8005b2c:	9304      	str	r3, [sp, #16]
 8005b2e:	9b07      	ldr	r3, [sp, #28]
 8005b30:	1bda      	subs	r2, r3, r7
 8005b32:	d004      	beq.n	8005b3e <_dtoa_r+0x76e>
 8005b34:	9904      	ldr	r1, [sp, #16]
 8005b36:	4620      	mov	r0, r4
 8005b38:	f000 ff08 	bl	800694c <__pow5mult>
 8005b3c:	9004      	str	r0, [sp, #16]
 8005b3e:	2101      	movs	r1, #1
 8005b40:	4620      	mov	r0, r4
 8005b42:	f000 fe63 	bl	800680c <__i2b>
 8005b46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b48:	4607      	mov	r7, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	f000 81d0 	beq.w	8005ef0 <_dtoa_r+0xb20>
 8005b50:	461a      	mov	r2, r3
 8005b52:	4601      	mov	r1, r0
 8005b54:	4620      	mov	r0, r4
 8005b56:	f000 fef9 	bl	800694c <__pow5mult>
 8005b5a:	9b06      	ldr	r3, [sp, #24]
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	4607      	mov	r7, r0
 8005b60:	dc40      	bgt.n	8005be4 <_dtoa_r+0x814>
 8005b62:	9b00      	ldr	r3, [sp, #0]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d139      	bne.n	8005bdc <_dtoa_r+0x80c>
 8005b68:	9b01      	ldr	r3, [sp, #4]
 8005b6a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d136      	bne.n	8005be0 <_dtoa_r+0x810>
 8005b72:	9b01      	ldr	r3, [sp, #4]
 8005b74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005b78:	0d1b      	lsrs	r3, r3, #20
 8005b7a:	051b      	lsls	r3, r3, #20
 8005b7c:	b12b      	cbz	r3, 8005b8a <_dtoa_r+0x7ba>
 8005b7e:	9b05      	ldr	r3, [sp, #20]
 8005b80:	3301      	adds	r3, #1
 8005b82:	9305      	str	r3, [sp, #20]
 8005b84:	f108 0801 	add.w	r8, r8, #1
 8005b88:	2301      	movs	r3, #1
 8005b8a:	9307      	str	r3, [sp, #28]
 8005b8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d12a      	bne.n	8005be8 <_dtoa_r+0x818>
 8005b92:	2001      	movs	r0, #1
 8005b94:	e030      	b.n	8005bf8 <_dtoa_r+0x828>
 8005b96:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005b98:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005b9c:	e795      	b.n	8005aca <_dtoa_r+0x6fa>
 8005b9e:	9b07      	ldr	r3, [sp, #28]
 8005ba0:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 8005ba4:	42bb      	cmp	r3, r7
 8005ba6:	bfbf      	itttt	lt
 8005ba8:	9b07      	ldrlt	r3, [sp, #28]
 8005baa:	9707      	strlt	r7, [sp, #28]
 8005bac:	1afa      	sublt	r2, r7, r3
 8005bae:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005bb0:	bfbb      	ittet	lt
 8005bb2:	189b      	addlt	r3, r3, r2
 8005bb4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005bb6:	1bdf      	subge	r7, r3, r7
 8005bb8:	2700      	movlt	r7, #0
 8005bba:	f1b9 0f00 	cmp.w	r9, #0
 8005bbe:	bfb5      	itete	lt
 8005bc0:	9b05      	ldrlt	r3, [sp, #20]
 8005bc2:	9d05      	ldrge	r5, [sp, #20]
 8005bc4:	eba3 0509 	sublt.w	r5, r3, r9
 8005bc8:	464b      	movge	r3, r9
 8005bca:	bfb8      	it	lt
 8005bcc:	2300      	movlt	r3, #0
 8005bce:	e77e      	b.n	8005ace <_dtoa_r+0x6fe>
 8005bd0:	9f07      	ldr	r7, [sp, #28]
 8005bd2:	9d05      	ldr	r5, [sp, #20]
 8005bd4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005bd6:	e783      	b.n	8005ae0 <_dtoa_r+0x710>
 8005bd8:	9a07      	ldr	r2, [sp, #28]
 8005bda:	e7ab      	b.n	8005b34 <_dtoa_r+0x764>
 8005bdc:	2300      	movs	r3, #0
 8005bde:	e7d4      	b.n	8005b8a <_dtoa_r+0x7ba>
 8005be0:	9b00      	ldr	r3, [sp, #0]
 8005be2:	e7d2      	b.n	8005b8a <_dtoa_r+0x7ba>
 8005be4:	2300      	movs	r3, #0
 8005be6:	9307      	str	r3, [sp, #28]
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8005bee:	6918      	ldr	r0, [r3, #16]
 8005bf0:	f000 fdbe 	bl	8006770 <__hi0bits>
 8005bf4:	f1c0 0020 	rsb	r0, r0, #32
 8005bf8:	4440      	add	r0, r8
 8005bfa:	f010 001f 	ands.w	r0, r0, #31
 8005bfe:	d047      	beq.n	8005c90 <_dtoa_r+0x8c0>
 8005c00:	f1c0 0320 	rsb	r3, r0, #32
 8005c04:	2b04      	cmp	r3, #4
 8005c06:	dd3b      	ble.n	8005c80 <_dtoa_r+0x8b0>
 8005c08:	9b05      	ldr	r3, [sp, #20]
 8005c0a:	f1c0 001c 	rsb	r0, r0, #28
 8005c0e:	4403      	add	r3, r0
 8005c10:	9305      	str	r3, [sp, #20]
 8005c12:	4405      	add	r5, r0
 8005c14:	4480      	add	r8, r0
 8005c16:	9b05      	ldr	r3, [sp, #20]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	dd05      	ble.n	8005c28 <_dtoa_r+0x858>
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	9904      	ldr	r1, [sp, #16]
 8005c20:	4620      	mov	r0, r4
 8005c22:	f000 fee1 	bl	80069e8 <__lshift>
 8005c26:	9004      	str	r0, [sp, #16]
 8005c28:	f1b8 0f00 	cmp.w	r8, #0
 8005c2c:	dd05      	ble.n	8005c3a <_dtoa_r+0x86a>
 8005c2e:	4639      	mov	r1, r7
 8005c30:	4642      	mov	r2, r8
 8005c32:	4620      	mov	r0, r4
 8005c34:	f000 fed8 	bl	80069e8 <__lshift>
 8005c38:	4607      	mov	r7, r0
 8005c3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005c3c:	b353      	cbz	r3, 8005c94 <_dtoa_r+0x8c4>
 8005c3e:	4639      	mov	r1, r7
 8005c40:	9804      	ldr	r0, [sp, #16]
 8005c42:	f000 ff25 	bl	8006a90 <__mcmp>
 8005c46:	2800      	cmp	r0, #0
 8005c48:	da24      	bge.n	8005c94 <_dtoa_r+0x8c4>
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	220a      	movs	r2, #10
 8005c4e:	9904      	ldr	r1, [sp, #16]
 8005c50:	4620      	mov	r0, r4
 8005c52:	f000 fd14 	bl	800667e <__multadd>
 8005c56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c58:	9004      	str	r0, [sp, #16]
 8005c5a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	f000 814d 	beq.w	8005efe <_dtoa_r+0xb2e>
 8005c64:	2300      	movs	r3, #0
 8005c66:	4631      	mov	r1, r6
 8005c68:	220a      	movs	r2, #10
 8005c6a:	4620      	mov	r0, r4
 8005c6c:	f000 fd07 	bl	800667e <__multadd>
 8005c70:	9b02      	ldr	r3, [sp, #8]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	4606      	mov	r6, r0
 8005c76:	dc4f      	bgt.n	8005d18 <_dtoa_r+0x948>
 8005c78:	9b06      	ldr	r3, [sp, #24]
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	dd4c      	ble.n	8005d18 <_dtoa_r+0x948>
 8005c7e:	e011      	b.n	8005ca4 <_dtoa_r+0x8d4>
 8005c80:	d0c9      	beq.n	8005c16 <_dtoa_r+0x846>
 8005c82:	9a05      	ldr	r2, [sp, #20]
 8005c84:	331c      	adds	r3, #28
 8005c86:	441a      	add	r2, r3
 8005c88:	9205      	str	r2, [sp, #20]
 8005c8a:	441d      	add	r5, r3
 8005c8c:	4498      	add	r8, r3
 8005c8e:	e7c2      	b.n	8005c16 <_dtoa_r+0x846>
 8005c90:	4603      	mov	r3, r0
 8005c92:	e7f6      	b.n	8005c82 <_dtoa_r+0x8b2>
 8005c94:	f1b9 0f00 	cmp.w	r9, #0
 8005c98:	dc38      	bgt.n	8005d0c <_dtoa_r+0x93c>
 8005c9a:	9b06      	ldr	r3, [sp, #24]
 8005c9c:	2b02      	cmp	r3, #2
 8005c9e:	dd35      	ble.n	8005d0c <_dtoa_r+0x93c>
 8005ca0:	f8cd 9008 	str.w	r9, [sp, #8]
 8005ca4:	9b02      	ldr	r3, [sp, #8]
 8005ca6:	b963      	cbnz	r3, 8005cc2 <_dtoa_r+0x8f2>
 8005ca8:	4639      	mov	r1, r7
 8005caa:	2205      	movs	r2, #5
 8005cac:	4620      	mov	r0, r4
 8005cae:	f000 fce6 	bl	800667e <__multadd>
 8005cb2:	4601      	mov	r1, r0
 8005cb4:	4607      	mov	r7, r0
 8005cb6:	9804      	ldr	r0, [sp, #16]
 8005cb8:	f000 feea 	bl	8006a90 <__mcmp>
 8005cbc:	2800      	cmp	r0, #0
 8005cbe:	f73f adcc 	bgt.w	800585a <_dtoa_r+0x48a>
 8005cc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005cc4:	465d      	mov	r5, fp
 8005cc6:	ea6f 0a03 	mvn.w	sl, r3
 8005cca:	f04f 0900 	mov.w	r9, #0
 8005cce:	4639      	mov	r1, r7
 8005cd0:	4620      	mov	r0, r4
 8005cd2:	f000 fcbd 	bl	8006650 <_Bfree>
 8005cd6:	2e00      	cmp	r6, #0
 8005cd8:	f43f aeb7 	beq.w	8005a4a <_dtoa_r+0x67a>
 8005cdc:	f1b9 0f00 	cmp.w	r9, #0
 8005ce0:	d005      	beq.n	8005cee <_dtoa_r+0x91e>
 8005ce2:	45b1      	cmp	r9, r6
 8005ce4:	d003      	beq.n	8005cee <_dtoa_r+0x91e>
 8005ce6:	4649      	mov	r1, r9
 8005ce8:	4620      	mov	r0, r4
 8005cea:	f000 fcb1 	bl	8006650 <_Bfree>
 8005cee:	4631      	mov	r1, r6
 8005cf0:	4620      	mov	r0, r4
 8005cf2:	f000 fcad 	bl	8006650 <_Bfree>
 8005cf6:	e6a8      	b.n	8005a4a <_dtoa_r+0x67a>
 8005cf8:	2700      	movs	r7, #0
 8005cfa:	463e      	mov	r6, r7
 8005cfc:	e7e1      	b.n	8005cc2 <_dtoa_r+0x8f2>
 8005cfe:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005d02:	463e      	mov	r6, r7
 8005d04:	e5a9      	b.n	800585a <_dtoa_r+0x48a>
 8005d06:	bf00      	nop
 8005d08:	40240000 	.word	0x40240000
 8005d0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d0e:	f8cd 9008 	str.w	r9, [sp, #8]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	f000 80fa 	beq.w	8005f0c <_dtoa_r+0xb3c>
 8005d18:	2d00      	cmp	r5, #0
 8005d1a:	dd05      	ble.n	8005d28 <_dtoa_r+0x958>
 8005d1c:	4631      	mov	r1, r6
 8005d1e:	462a      	mov	r2, r5
 8005d20:	4620      	mov	r0, r4
 8005d22:	f000 fe61 	bl	80069e8 <__lshift>
 8005d26:	4606      	mov	r6, r0
 8005d28:	9b07      	ldr	r3, [sp, #28]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d04c      	beq.n	8005dc8 <_dtoa_r+0x9f8>
 8005d2e:	6871      	ldr	r1, [r6, #4]
 8005d30:	4620      	mov	r0, r4
 8005d32:	f000 fc59 	bl	80065e8 <_Balloc>
 8005d36:	6932      	ldr	r2, [r6, #16]
 8005d38:	3202      	adds	r2, #2
 8005d3a:	4605      	mov	r5, r0
 8005d3c:	0092      	lsls	r2, r2, #2
 8005d3e:	f106 010c 	add.w	r1, r6, #12
 8005d42:	300c      	adds	r0, #12
 8005d44:	f7fd fd8c 	bl	8003860 <memcpy>
 8005d48:	2201      	movs	r2, #1
 8005d4a:	4629      	mov	r1, r5
 8005d4c:	4620      	mov	r0, r4
 8005d4e:	f000 fe4b 	bl	80069e8 <__lshift>
 8005d52:	9b00      	ldr	r3, [sp, #0]
 8005d54:	f8cd b014 	str.w	fp, [sp, #20]
 8005d58:	f003 0301 	and.w	r3, r3, #1
 8005d5c:	46b1      	mov	r9, r6
 8005d5e:	9307      	str	r3, [sp, #28]
 8005d60:	4606      	mov	r6, r0
 8005d62:	4639      	mov	r1, r7
 8005d64:	9804      	ldr	r0, [sp, #16]
 8005d66:	f7ff faa4 	bl	80052b2 <quorem>
 8005d6a:	4649      	mov	r1, r9
 8005d6c:	4605      	mov	r5, r0
 8005d6e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005d72:	9804      	ldr	r0, [sp, #16]
 8005d74:	f000 fe8c 	bl	8006a90 <__mcmp>
 8005d78:	4632      	mov	r2, r6
 8005d7a:	9000      	str	r0, [sp, #0]
 8005d7c:	4639      	mov	r1, r7
 8005d7e:	4620      	mov	r0, r4
 8005d80:	f000 fea0 	bl	8006ac4 <__mdiff>
 8005d84:	68c3      	ldr	r3, [r0, #12]
 8005d86:	4602      	mov	r2, r0
 8005d88:	bb03      	cbnz	r3, 8005dcc <_dtoa_r+0x9fc>
 8005d8a:	4601      	mov	r1, r0
 8005d8c:	9008      	str	r0, [sp, #32]
 8005d8e:	9804      	ldr	r0, [sp, #16]
 8005d90:	f000 fe7e 	bl	8006a90 <__mcmp>
 8005d94:	9a08      	ldr	r2, [sp, #32]
 8005d96:	4603      	mov	r3, r0
 8005d98:	4611      	mov	r1, r2
 8005d9a:	4620      	mov	r0, r4
 8005d9c:	9308      	str	r3, [sp, #32]
 8005d9e:	f000 fc57 	bl	8006650 <_Bfree>
 8005da2:	9b08      	ldr	r3, [sp, #32]
 8005da4:	b9a3      	cbnz	r3, 8005dd0 <_dtoa_r+0xa00>
 8005da6:	9a06      	ldr	r2, [sp, #24]
 8005da8:	b992      	cbnz	r2, 8005dd0 <_dtoa_r+0xa00>
 8005daa:	9a07      	ldr	r2, [sp, #28]
 8005dac:	b982      	cbnz	r2, 8005dd0 <_dtoa_r+0xa00>
 8005dae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005db2:	d029      	beq.n	8005e08 <_dtoa_r+0xa38>
 8005db4:	9b00      	ldr	r3, [sp, #0]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	dd01      	ble.n	8005dbe <_dtoa_r+0x9ee>
 8005dba:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005dbe:	9b05      	ldr	r3, [sp, #20]
 8005dc0:	1c5d      	adds	r5, r3, #1
 8005dc2:	f883 8000 	strb.w	r8, [r3]
 8005dc6:	e782      	b.n	8005cce <_dtoa_r+0x8fe>
 8005dc8:	4630      	mov	r0, r6
 8005dca:	e7c2      	b.n	8005d52 <_dtoa_r+0x982>
 8005dcc:	2301      	movs	r3, #1
 8005dce:	e7e3      	b.n	8005d98 <_dtoa_r+0x9c8>
 8005dd0:	9a00      	ldr	r2, [sp, #0]
 8005dd2:	2a00      	cmp	r2, #0
 8005dd4:	db04      	blt.n	8005de0 <_dtoa_r+0xa10>
 8005dd6:	d125      	bne.n	8005e24 <_dtoa_r+0xa54>
 8005dd8:	9a06      	ldr	r2, [sp, #24]
 8005dda:	bb1a      	cbnz	r2, 8005e24 <_dtoa_r+0xa54>
 8005ddc:	9a07      	ldr	r2, [sp, #28]
 8005dde:	bb0a      	cbnz	r2, 8005e24 <_dtoa_r+0xa54>
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	ddec      	ble.n	8005dbe <_dtoa_r+0x9ee>
 8005de4:	2201      	movs	r2, #1
 8005de6:	9904      	ldr	r1, [sp, #16]
 8005de8:	4620      	mov	r0, r4
 8005dea:	f000 fdfd 	bl	80069e8 <__lshift>
 8005dee:	4639      	mov	r1, r7
 8005df0:	9004      	str	r0, [sp, #16]
 8005df2:	f000 fe4d 	bl	8006a90 <__mcmp>
 8005df6:	2800      	cmp	r0, #0
 8005df8:	dc03      	bgt.n	8005e02 <_dtoa_r+0xa32>
 8005dfa:	d1e0      	bne.n	8005dbe <_dtoa_r+0x9ee>
 8005dfc:	f018 0f01 	tst.w	r8, #1
 8005e00:	d0dd      	beq.n	8005dbe <_dtoa_r+0x9ee>
 8005e02:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005e06:	d1d8      	bne.n	8005dba <_dtoa_r+0x9ea>
 8005e08:	9b05      	ldr	r3, [sp, #20]
 8005e0a:	9a05      	ldr	r2, [sp, #20]
 8005e0c:	1c5d      	adds	r5, r3, #1
 8005e0e:	2339      	movs	r3, #57	; 0x39
 8005e10:	7013      	strb	r3, [r2, #0]
 8005e12:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005e16:	2b39      	cmp	r3, #57	; 0x39
 8005e18:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8005e1c:	d04f      	beq.n	8005ebe <_dtoa_r+0xaee>
 8005e1e:	3301      	adds	r3, #1
 8005e20:	7013      	strb	r3, [r2, #0]
 8005e22:	e754      	b.n	8005cce <_dtoa_r+0x8fe>
 8005e24:	9a05      	ldr	r2, [sp, #20]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	f102 0501 	add.w	r5, r2, #1
 8005e2c:	dd06      	ble.n	8005e3c <_dtoa_r+0xa6c>
 8005e2e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005e32:	d0e9      	beq.n	8005e08 <_dtoa_r+0xa38>
 8005e34:	f108 0801 	add.w	r8, r8, #1
 8005e38:	9b05      	ldr	r3, [sp, #20]
 8005e3a:	e7c2      	b.n	8005dc2 <_dtoa_r+0x9f2>
 8005e3c:	9a02      	ldr	r2, [sp, #8]
 8005e3e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8005e42:	eba5 030b 	sub.w	r3, r5, fp
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d021      	beq.n	8005e8e <_dtoa_r+0xabe>
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	220a      	movs	r2, #10
 8005e4e:	9904      	ldr	r1, [sp, #16]
 8005e50:	4620      	mov	r0, r4
 8005e52:	f000 fc14 	bl	800667e <__multadd>
 8005e56:	45b1      	cmp	r9, r6
 8005e58:	9004      	str	r0, [sp, #16]
 8005e5a:	f04f 0300 	mov.w	r3, #0
 8005e5e:	f04f 020a 	mov.w	r2, #10
 8005e62:	4649      	mov	r1, r9
 8005e64:	4620      	mov	r0, r4
 8005e66:	d105      	bne.n	8005e74 <_dtoa_r+0xaa4>
 8005e68:	f000 fc09 	bl	800667e <__multadd>
 8005e6c:	4681      	mov	r9, r0
 8005e6e:	4606      	mov	r6, r0
 8005e70:	9505      	str	r5, [sp, #20]
 8005e72:	e776      	b.n	8005d62 <_dtoa_r+0x992>
 8005e74:	f000 fc03 	bl	800667e <__multadd>
 8005e78:	4631      	mov	r1, r6
 8005e7a:	4681      	mov	r9, r0
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	220a      	movs	r2, #10
 8005e80:	4620      	mov	r0, r4
 8005e82:	f000 fbfc 	bl	800667e <__multadd>
 8005e86:	4606      	mov	r6, r0
 8005e88:	e7f2      	b.n	8005e70 <_dtoa_r+0xaa0>
 8005e8a:	f04f 0900 	mov.w	r9, #0
 8005e8e:	2201      	movs	r2, #1
 8005e90:	9904      	ldr	r1, [sp, #16]
 8005e92:	4620      	mov	r0, r4
 8005e94:	f000 fda8 	bl	80069e8 <__lshift>
 8005e98:	4639      	mov	r1, r7
 8005e9a:	9004      	str	r0, [sp, #16]
 8005e9c:	f000 fdf8 	bl	8006a90 <__mcmp>
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	dcb6      	bgt.n	8005e12 <_dtoa_r+0xa42>
 8005ea4:	d102      	bne.n	8005eac <_dtoa_r+0xadc>
 8005ea6:	f018 0f01 	tst.w	r8, #1
 8005eaa:	d1b2      	bne.n	8005e12 <_dtoa_r+0xa42>
 8005eac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005eb0:	2b30      	cmp	r3, #48	; 0x30
 8005eb2:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8005eb6:	f47f af0a 	bne.w	8005cce <_dtoa_r+0x8fe>
 8005eba:	4615      	mov	r5, r2
 8005ebc:	e7f6      	b.n	8005eac <_dtoa_r+0xadc>
 8005ebe:	4593      	cmp	fp, r2
 8005ec0:	d105      	bne.n	8005ece <_dtoa_r+0xafe>
 8005ec2:	2331      	movs	r3, #49	; 0x31
 8005ec4:	f10a 0a01 	add.w	sl, sl, #1
 8005ec8:	f88b 3000 	strb.w	r3, [fp]
 8005ecc:	e6ff      	b.n	8005cce <_dtoa_r+0x8fe>
 8005ece:	4615      	mov	r5, r2
 8005ed0:	e79f      	b.n	8005e12 <_dtoa_r+0xa42>
 8005ed2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8005f38 <_dtoa_r+0xb68>
 8005ed6:	e007      	b.n	8005ee8 <_dtoa_r+0xb18>
 8005ed8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005eda:	f8df b060 	ldr.w	fp, [pc, #96]	; 8005f3c <_dtoa_r+0xb6c>
 8005ede:	b11b      	cbz	r3, 8005ee8 <_dtoa_r+0xb18>
 8005ee0:	f10b 0308 	add.w	r3, fp, #8
 8005ee4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005ee6:	6013      	str	r3, [r2, #0]
 8005ee8:	4658      	mov	r0, fp
 8005eea:	b017      	add	sp, #92	; 0x5c
 8005eec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ef0:	9b06      	ldr	r3, [sp, #24]
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	f77f ae35 	ble.w	8005b62 <_dtoa_r+0x792>
 8005ef8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005efa:	9307      	str	r3, [sp, #28]
 8005efc:	e649      	b.n	8005b92 <_dtoa_r+0x7c2>
 8005efe:	9b02      	ldr	r3, [sp, #8]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	dc03      	bgt.n	8005f0c <_dtoa_r+0xb3c>
 8005f04:	9b06      	ldr	r3, [sp, #24]
 8005f06:	2b02      	cmp	r3, #2
 8005f08:	f73f aecc 	bgt.w	8005ca4 <_dtoa_r+0x8d4>
 8005f0c:	465d      	mov	r5, fp
 8005f0e:	4639      	mov	r1, r7
 8005f10:	9804      	ldr	r0, [sp, #16]
 8005f12:	f7ff f9ce 	bl	80052b2 <quorem>
 8005f16:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005f1a:	f805 8b01 	strb.w	r8, [r5], #1
 8005f1e:	9a02      	ldr	r2, [sp, #8]
 8005f20:	eba5 030b 	sub.w	r3, r5, fp
 8005f24:	429a      	cmp	r2, r3
 8005f26:	ddb0      	ble.n	8005e8a <_dtoa_r+0xaba>
 8005f28:	2300      	movs	r3, #0
 8005f2a:	220a      	movs	r2, #10
 8005f2c:	9904      	ldr	r1, [sp, #16]
 8005f2e:	4620      	mov	r0, r4
 8005f30:	f000 fba5 	bl	800667e <__multadd>
 8005f34:	9004      	str	r0, [sp, #16]
 8005f36:	e7ea      	b.n	8005f0e <_dtoa_r+0xb3e>
 8005f38:	08008700 	.word	0x08008700
 8005f3c:	08008780 	.word	0x08008780

08005f40 <rshift>:
 8005f40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f42:	6906      	ldr	r6, [r0, #16]
 8005f44:	114b      	asrs	r3, r1, #5
 8005f46:	429e      	cmp	r6, r3
 8005f48:	f100 0414 	add.w	r4, r0, #20
 8005f4c:	dd30      	ble.n	8005fb0 <rshift+0x70>
 8005f4e:	f011 011f 	ands.w	r1, r1, #31
 8005f52:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8005f56:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8005f5a:	d108      	bne.n	8005f6e <rshift+0x2e>
 8005f5c:	4621      	mov	r1, r4
 8005f5e:	42b2      	cmp	r2, r6
 8005f60:	460b      	mov	r3, r1
 8005f62:	d211      	bcs.n	8005f88 <rshift+0x48>
 8005f64:	f852 3b04 	ldr.w	r3, [r2], #4
 8005f68:	f841 3b04 	str.w	r3, [r1], #4
 8005f6c:	e7f7      	b.n	8005f5e <rshift+0x1e>
 8005f6e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8005f72:	f1c1 0c20 	rsb	ip, r1, #32
 8005f76:	40cd      	lsrs	r5, r1
 8005f78:	3204      	adds	r2, #4
 8005f7a:	4623      	mov	r3, r4
 8005f7c:	42b2      	cmp	r2, r6
 8005f7e:	4617      	mov	r7, r2
 8005f80:	d30c      	bcc.n	8005f9c <rshift+0x5c>
 8005f82:	601d      	str	r5, [r3, #0]
 8005f84:	b105      	cbz	r5, 8005f88 <rshift+0x48>
 8005f86:	3304      	adds	r3, #4
 8005f88:	1b1a      	subs	r2, r3, r4
 8005f8a:	42a3      	cmp	r3, r4
 8005f8c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005f90:	bf08      	it	eq
 8005f92:	2300      	moveq	r3, #0
 8005f94:	6102      	str	r2, [r0, #16]
 8005f96:	bf08      	it	eq
 8005f98:	6143      	streq	r3, [r0, #20]
 8005f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f9c:	683f      	ldr	r7, [r7, #0]
 8005f9e:	fa07 f70c 	lsl.w	r7, r7, ip
 8005fa2:	433d      	orrs	r5, r7
 8005fa4:	f843 5b04 	str.w	r5, [r3], #4
 8005fa8:	f852 5b04 	ldr.w	r5, [r2], #4
 8005fac:	40cd      	lsrs	r5, r1
 8005fae:	e7e5      	b.n	8005f7c <rshift+0x3c>
 8005fb0:	4623      	mov	r3, r4
 8005fb2:	e7e9      	b.n	8005f88 <rshift+0x48>

08005fb4 <__hexdig_fun>:
 8005fb4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005fb8:	2b09      	cmp	r3, #9
 8005fba:	d802      	bhi.n	8005fc2 <__hexdig_fun+0xe>
 8005fbc:	3820      	subs	r0, #32
 8005fbe:	b2c0      	uxtb	r0, r0
 8005fc0:	4770      	bx	lr
 8005fc2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005fc6:	2b05      	cmp	r3, #5
 8005fc8:	d801      	bhi.n	8005fce <__hexdig_fun+0x1a>
 8005fca:	3847      	subs	r0, #71	; 0x47
 8005fcc:	e7f7      	b.n	8005fbe <__hexdig_fun+0xa>
 8005fce:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005fd2:	2b05      	cmp	r3, #5
 8005fd4:	d801      	bhi.n	8005fda <__hexdig_fun+0x26>
 8005fd6:	3827      	subs	r0, #39	; 0x27
 8005fd8:	e7f1      	b.n	8005fbe <__hexdig_fun+0xa>
 8005fda:	2000      	movs	r0, #0
 8005fdc:	4770      	bx	lr

08005fde <__gethex>:
 8005fde:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fe2:	b08b      	sub	sp, #44	; 0x2c
 8005fe4:	468a      	mov	sl, r1
 8005fe6:	9002      	str	r0, [sp, #8]
 8005fe8:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005fea:	9306      	str	r3, [sp, #24]
 8005fec:	4690      	mov	r8, r2
 8005fee:	f000 fad0 	bl	8006592 <__localeconv_l>
 8005ff2:	6803      	ldr	r3, [r0, #0]
 8005ff4:	9303      	str	r3, [sp, #12]
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f7fa f936 	bl	8000268 <strlen>
 8005ffc:	9b03      	ldr	r3, [sp, #12]
 8005ffe:	9001      	str	r0, [sp, #4]
 8006000:	4403      	add	r3, r0
 8006002:	f04f 0b00 	mov.w	fp, #0
 8006006:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800600a:	9307      	str	r3, [sp, #28]
 800600c:	f8da 3000 	ldr.w	r3, [sl]
 8006010:	3302      	adds	r3, #2
 8006012:	461f      	mov	r7, r3
 8006014:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006018:	2830      	cmp	r0, #48	; 0x30
 800601a:	d06c      	beq.n	80060f6 <__gethex+0x118>
 800601c:	f7ff ffca 	bl	8005fb4 <__hexdig_fun>
 8006020:	4604      	mov	r4, r0
 8006022:	2800      	cmp	r0, #0
 8006024:	d16a      	bne.n	80060fc <__gethex+0x11e>
 8006026:	9a01      	ldr	r2, [sp, #4]
 8006028:	9903      	ldr	r1, [sp, #12]
 800602a:	4638      	mov	r0, r7
 800602c:	f001 f8f4 	bl	8007218 <strncmp>
 8006030:	2800      	cmp	r0, #0
 8006032:	d166      	bne.n	8006102 <__gethex+0x124>
 8006034:	9b01      	ldr	r3, [sp, #4]
 8006036:	5cf8      	ldrb	r0, [r7, r3]
 8006038:	18fe      	adds	r6, r7, r3
 800603a:	f7ff ffbb 	bl	8005fb4 <__hexdig_fun>
 800603e:	2800      	cmp	r0, #0
 8006040:	d062      	beq.n	8006108 <__gethex+0x12a>
 8006042:	4633      	mov	r3, r6
 8006044:	7818      	ldrb	r0, [r3, #0]
 8006046:	2830      	cmp	r0, #48	; 0x30
 8006048:	461f      	mov	r7, r3
 800604a:	f103 0301 	add.w	r3, r3, #1
 800604e:	d0f9      	beq.n	8006044 <__gethex+0x66>
 8006050:	f7ff ffb0 	bl	8005fb4 <__hexdig_fun>
 8006054:	fab0 f580 	clz	r5, r0
 8006058:	096d      	lsrs	r5, r5, #5
 800605a:	4634      	mov	r4, r6
 800605c:	f04f 0b01 	mov.w	fp, #1
 8006060:	463a      	mov	r2, r7
 8006062:	4616      	mov	r6, r2
 8006064:	3201      	adds	r2, #1
 8006066:	7830      	ldrb	r0, [r6, #0]
 8006068:	f7ff ffa4 	bl	8005fb4 <__hexdig_fun>
 800606c:	2800      	cmp	r0, #0
 800606e:	d1f8      	bne.n	8006062 <__gethex+0x84>
 8006070:	9a01      	ldr	r2, [sp, #4]
 8006072:	9903      	ldr	r1, [sp, #12]
 8006074:	4630      	mov	r0, r6
 8006076:	f001 f8cf 	bl	8007218 <strncmp>
 800607a:	b950      	cbnz	r0, 8006092 <__gethex+0xb4>
 800607c:	b954      	cbnz	r4, 8006094 <__gethex+0xb6>
 800607e:	9b01      	ldr	r3, [sp, #4]
 8006080:	18f4      	adds	r4, r6, r3
 8006082:	4622      	mov	r2, r4
 8006084:	4616      	mov	r6, r2
 8006086:	3201      	adds	r2, #1
 8006088:	7830      	ldrb	r0, [r6, #0]
 800608a:	f7ff ff93 	bl	8005fb4 <__hexdig_fun>
 800608e:	2800      	cmp	r0, #0
 8006090:	d1f8      	bne.n	8006084 <__gethex+0xa6>
 8006092:	b10c      	cbz	r4, 8006098 <__gethex+0xba>
 8006094:	1ba4      	subs	r4, r4, r6
 8006096:	00a4      	lsls	r4, r4, #2
 8006098:	7833      	ldrb	r3, [r6, #0]
 800609a:	2b50      	cmp	r3, #80	; 0x50
 800609c:	d001      	beq.n	80060a2 <__gethex+0xc4>
 800609e:	2b70      	cmp	r3, #112	; 0x70
 80060a0:	d140      	bne.n	8006124 <__gethex+0x146>
 80060a2:	7873      	ldrb	r3, [r6, #1]
 80060a4:	2b2b      	cmp	r3, #43	; 0x2b
 80060a6:	d031      	beq.n	800610c <__gethex+0x12e>
 80060a8:	2b2d      	cmp	r3, #45	; 0x2d
 80060aa:	d033      	beq.n	8006114 <__gethex+0x136>
 80060ac:	1c71      	adds	r1, r6, #1
 80060ae:	f04f 0900 	mov.w	r9, #0
 80060b2:	7808      	ldrb	r0, [r1, #0]
 80060b4:	f7ff ff7e 	bl	8005fb4 <__hexdig_fun>
 80060b8:	1e43      	subs	r3, r0, #1
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	2b18      	cmp	r3, #24
 80060be:	d831      	bhi.n	8006124 <__gethex+0x146>
 80060c0:	f1a0 0210 	sub.w	r2, r0, #16
 80060c4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80060c8:	f7ff ff74 	bl	8005fb4 <__hexdig_fun>
 80060cc:	1e43      	subs	r3, r0, #1
 80060ce:	b2db      	uxtb	r3, r3
 80060d0:	2b18      	cmp	r3, #24
 80060d2:	d922      	bls.n	800611a <__gethex+0x13c>
 80060d4:	f1b9 0f00 	cmp.w	r9, #0
 80060d8:	d000      	beq.n	80060dc <__gethex+0xfe>
 80060da:	4252      	negs	r2, r2
 80060dc:	4414      	add	r4, r2
 80060de:	f8ca 1000 	str.w	r1, [sl]
 80060e2:	b30d      	cbz	r5, 8006128 <__gethex+0x14a>
 80060e4:	f1bb 0f00 	cmp.w	fp, #0
 80060e8:	bf0c      	ite	eq
 80060ea:	2706      	moveq	r7, #6
 80060ec:	2700      	movne	r7, #0
 80060ee:	4638      	mov	r0, r7
 80060f0:	b00b      	add	sp, #44	; 0x2c
 80060f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060f6:	f10b 0b01 	add.w	fp, fp, #1
 80060fa:	e78a      	b.n	8006012 <__gethex+0x34>
 80060fc:	2500      	movs	r5, #0
 80060fe:	462c      	mov	r4, r5
 8006100:	e7ae      	b.n	8006060 <__gethex+0x82>
 8006102:	463e      	mov	r6, r7
 8006104:	2501      	movs	r5, #1
 8006106:	e7c7      	b.n	8006098 <__gethex+0xba>
 8006108:	4604      	mov	r4, r0
 800610a:	e7fb      	b.n	8006104 <__gethex+0x126>
 800610c:	f04f 0900 	mov.w	r9, #0
 8006110:	1cb1      	adds	r1, r6, #2
 8006112:	e7ce      	b.n	80060b2 <__gethex+0xd4>
 8006114:	f04f 0901 	mov.w	r9, #1
 8006118:	e7fa      	b.n	8006110 <__gethex+0x132>
 800611a:	230a      	movs	r3, #10
 800611c:	fb03 0202 	mla	r2, r3, r2, r0
 8006120:	3a10      	subs	r2, #16
 8006122:	e7cf      	b.n	80060c4 <__gethex+0xe6>
 8006124:	4631      	mov	r1, r6
 8006126:	e7da      	b.n	80060de <__gethex+0x100>
 8006128:	1bf3      	subs	r3, r6, r7
 800612a:	3b01      	subs	r3, #1
 800612c:	4629      	mov	r1, r5
 800612e:	2b07      	cmp	r3, #7
 8006130:	dc49      	bgt.n	80061c6 <__gethex+0x1e8>
 8006132:	9802      	ldr	r0, [sp, #8]
 8006134:	f000 fa58 	bl	80065e8 <_Balloc>
 8006138:	9b01      	ldr	r3, [sp, #4]
 800613a:	f100 0914 	add.w	r9, r0, #20
 800613e:	f04f 0b00 	mov.w	fp, #0
 8006142:	f1c3 0301 	rsb	r3, r3, #1
 8006146:	4605      	mov	r5, r0
 8006148:	f8cd 9010 	str.w	r9, [sp, #16]
 800614c:	46da      	mov	sl, fp
 800614e:	9308      	str	r3, [sp, #32]
 8006150:	42b7      	cmp	r7, r6
 8006152:	d33b      	bcc.n	80061cc <__gethex+0x1ee>
 8006154:	9804      	ldr	r0, [sp, #16]
 8006156:	f840 ab04 	str.w	sl, [r0], #4
 800615a:	eba0 0009 	sub.w	r0, r0, r9
 800615e:	1080      	asrs	r0, r0, #2
 8006160:	6128      	str	r0, [r5, #16]
 8006162:	0147      	lsls	r7, r0, #5
 8006164:	4650      	mov	r0, sl
 8006166:	f000 fb03 	bl	8006770 <__hi0bits>
 800616a:	f8d8 6000 	ldr.w	r6, [r8]
 800616e:	1a3f      	subs	r7, r7, r0
 8006170:	42b7      	cmp	r7, r6
 8006172:	dd64      	ble.n	800623e <__gethex+0x260>
 8006174:	1bbf      	subs	r7, r7, r6
 8006176:	4639      	mov	r1, r7
 8006178:	4628      	mov	r0, r5
 800617a:	f000 fe13 	bl	8006da4 <__any_on>
 800617e:	4682      	mov	sl, r0
 8006180:	b178      	cbz	r0, 80061a2 <__gethex+0x1c4>
 8006182:	1e7b      	subs	r3, r7, #1
 8006184:	1159      	asrs	r1, r3, #5
 8006186:	f003 021f 	and.w	r2, r3, #31
 800618a:	f04f 0a01 	mov.w	sl, #1
 800618e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006192:	fa0a f202 	lsl.w	r2, sl, r2
 8006196:	420a      	tst	r2, r1
 8006198:	d003      	beq.n	80061a2 <__gethex+0x1c4>
 800619a:	4553      	cmp	r3, sl
 800619c:	dc46      	bgt.n	800622c <__gethex+0x24e>
 800619e:	f04f 0a02 	mov.w	sl, #2
 80061a2:	4639      	mov	r1, r7
 80061a4:	4628      	mov	r0, r5
 80061a6:	f7ff fecb 	bl	8005f40 <rshift>
 80061aa:	443c      	add	r4, r7
 80061ac:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80061b0:	42a3      	cmp	r3, r4
 80061b2:	da52      	bge.n	800625a <__gethex+0x27c>
 80061b4:	4629      	mov	r1, r5
 80061b6:	9802      	ldr	r0, [sp, #8]
 80061b8:	f000 fa4a 	bl	8006650 <_Bfree>
 80061bc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80061be:	2300      	movs	r3, #0
 80061c0:	6013      	str	r3, [r2, #0]
 80061c2:	27a3      	movs	r7, #163	; 0xa3
 80061c4:	e793      	b.n	80060ee <__gethex+0x110>
 80061c6:	3101      	adds	r1, #1
 80061c8:	105b      	asrs	r3, r3, #1
 80061ca:	e7b0      	b.n	800612e <__gethex+0x150>
 80061cc:	1e73      	subs	r3, r6, #1
 80061ce:	9305      	str	r3, [sp, #20]
 80061d0:	9a07      	ldr	r2, [sp, #28]
 80061d2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d018      	beq.n	800620c <__gethex+0x22e>
 80061da:	f1bb 0f20 	cmp.w	fp, #32
 80061de:	d107      	bne.n	80061f0 <__gethex+0x212>
 80061e0:	9b04      	ldr	r3, [sp, #16]
 80061e2:	f8c3 a000 	str.w	sl, [r3]
 80061e6:	3304      	adds	r3, #4
 80061e8:	f04f 0a00 	mov.w	sl, #0
 80061ec:	9304      	str	r3, [sp, #16]
 80061ee:	46d3      	mov	fp, sl
 80061f0:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80061f4:	f7ff fede 	bl	8005fb4 <__hexdig_fun>
 80061f8:	f000 000f 	and.w	r0, r0, #15
 80061fc:	fa00 f00b 	lsl.w	r0, r0, fp
 8006200:	ea4a 0a00 	orr.w	sl, sl, r0
 8006204:	f10b 0b04 	add.w	fp, fp, #4
 8006208:	9b05      	ldr	r3, [sp, #20]
 800620a:	e00d      	b.n	8006228 <__gethex+0x24a>
 800620c:	9b05      	ldr	r3, [sp, #20]
 800620e:	9a08      	ldr	r2, [sp, #32]
 8006210:	4413      	add	r3, r2
 8006212:	42bb      	cmp	r3, r7
 8006214:	d3e1      	bcc.n	80061da <__gethex+0x1fc>
 8006216:	4618      	mov	r0, r3
 8006218:	9a01      	ldr	r2, [sp, #4]
 800621a:	9903      	ldr	r1, [sp, #12]
 800621c:	9309      	str	r3, [sp, #36]	; 0x24
 800621e:	f000 fffb 	bl	8007218 <strncmp>
 8006222:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006224:	2800      	cmp	r0, #0
 8006226:	d1d8      	bne.n	80061da <__gethex+0x1fc>
 8006228:	461e      	mov	r6, r3
 800622a:	e791      	b.n	8006150 <__gethex+0x172>
 800622c:	1eb9      	subs	r1, r7, #2
 800622e:	4628      	mov	r0, r5
 8006230:	f000 fdb8 	bl	8006da4 <__any_on>
 8006234:	2800      	cmp	r0, #0
 8006236:	d0b2      	beq.n	800619e <__gethex+0x1c0>
 8006238:	f04f 0a03 	mov.w	sl, #3
 800623c:	e7b1      	b.n	80061a2 <__gethex+0x1c4>
 800623e:	da09      	bge.n	8006254 <__gethex+0x276>
 8006240:	1bf7      	subs	r7, r6, r7
 8006242:	4629      	mov	r1, r5
 8006244:	463a      	mov	r2, r7
 8006246:	9802      	ldr	r0, [sp, #8]
 8006248:	f000 fbce 	bl	80069e8 <__lshift>
 800624c:	1be4      	subs	r4, r4, r7
 800624e:	4605      	mov	r5, r0
 8006250:	f100 0914 	add.w	r9, r0, #20
 8006254:	f04f 0a00 	mov.w	sl, #0
 8006258:	e7a8      	b.n	80061ac <__gethex+0x1ce>
 800625a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800625e:	42a0      	cmp	r0, r4
 8006260:	dd6a      	ble.n	8006338 <__gethex+0x35a>
 8006262:	1b04      	subs	r4, r0, r4
 8006264:	42a6      	cmp	r6, r4
 8006266:	dc2e      	bgt.n	80062c6 <__gethex+0x2e8>
 8006268:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800626c:	2b02      	cmp	r3, #2
 800626e:	d022      	beq.n	80062b6 <__gethex+0x2d8>
 8006270:	2b03      	cmp	r3, #3
 8006272:	d024      	beq.n	80062be <__gethex+0x2e0>
 8006274:	2b01      	cmp	r3, #1
 8006276:	d115      	bne.n	80062a4 <__gethex+0x2c6>
 8006278:	42a6      	cmp	r6, r4
 800627a:	d113      	bne.n	80062a4 <__gethex+0x2c6>
 800627c:	2e01      	cmp	r6, #1
 800627e:	dc0b      	bgt.n	8006298 <__gethex+0x2ba>
 8006280:	9a06      	ldr	r2, [sp, #24]
 8006282:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006286:	6013      	str	r3, [r2, #0]
 8006288:	2301      	movs	r3, #1
 800628a:	612b      	str	r3, [r5, #16]
 800628c:	f8c9 3000 	str.w	r3, [r9]
 8006290:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006292:	2762      	movs	r7, #98	; 0x62
 8006294:	601d      	str	r5, [r3, #0]
 8006296:	e72a      	b.n	80060ee <__gethex+0x110>
 8006298:	1e71      	subs	r1, r6, #1
 800629a:	4628      	mov	r0, r5
 800629c:	f000 fd82 	bl	8006da4 <__any_on>
 80062a0:	2800      	cmp	r0, #0
 80062a2:	d1ed      	bne.n	8006280 <__gethex+0x2a2>
 80062a4:	4629      	mov	r1, r5
 80062a6:	9802      	ldr	r0, [sp, #8]
 80062a8:	f000 f9d2 	bl	8006650 <_Bfree>
 80062ac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80062ae:	2300      	movs	r3, #0
 80062b0:	6013      	str	r3, [r2, #0]
 80062b2:	2750      	movs	r7, #80	; 0x50
 80062b4:	e71b      	b.n	80060ee <__gethex+0x110>
 80062b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d0e1      	beq.n	8006280 <__gethex+0x2a2>
 80062bc:	e7f2      	b.n	80062a4 <__gethex+0x2c6>
 80062be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d1dd      	bne.n	8006280 <__gethex+0x2a2>
 80062c4:	e7ee      	b.n	80062a4 <__gethex+0x2c6>
 80062c6:	1e67      	subs	r7, r4, #1
 80062c8:	f1ba 0f00 	cmp.w	sl, #0
 80062cc:	d131      	bne.n	8006332 <__gethex+0x354>
 80062ce:	b127      	cbz	r7, 80062da <__gethex+0x2fc>
 80062d0:	4639      	mov	r1, r7
 80062d2:	4628      	mov	r0, r5
 80062d4:	f000 fd66 	bl	8006da4 <__any_on>
 80062d8:	4682      	mov	sl, r0
 80062da:	117a      	asrs	r2, r7, #5
 80062dc:	2301      	movs	r3, #1
 80062de:	f007 071f 	and.w	r7, r7, #31
 80062e2:	fa03 f707 	lsl.w	r7, r3, r7
 80062e6:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80062ea:	4621      	mov	r1, r4
 80062ec:	421f      	tst	r7, r3
 80062ee:	4628      	mov	r0, r5
 80062f0:	bf18      	it	ne
 80062f2:	f04a 0a02 	orrne.w	sl, sl, #2
 80062f6:	1b36      	subs	r6, r6, r4
 80062f8:	f7ff fe22 	bl	8005f40 <rshift>
 80062fc:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8006300:	2702      	movs	r7, #2
 8006302:	f1ba 0f00 	cmp.w	sl, #0
 8006306:	d048      	beq.n	800639a <__gethex+0x3bc>
 8006308:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800630c:	2b02      	cmp	r3, #2
 800630e:	d015      	beq.n	800633c <__gethex+0x35e>
 8006310:	2b03      	cmp	r3, #3
 8006312:	d017      	beq.n	8006344 <__gethex+0x366>
 8006314:	2b01      	cmp	r3, #1
 8006316:	d109      	bne.n	800632c <__gethex+0x34e>
 8006318:	f01a 0f02 	tst.w	sl, #2
 800631c:	d006      	beq.n	800632c <__gethex+0x34e>
 800631e:	f8d9 3000 	ldr.w	r3, [r9]
 8006322:	ea4a 0a03 	orr.w	sl, sl, r3
 8006326:	f01a 0f01 	tst.w	sl, #1
 800632a:	d10e      	bne.n	800634a <__gethex+0x36c>
 800632c:	f047 0710 	orr.w	r7, r7, #16
 8006330:	e033      	b.n	800639a <__gethex+0x3bc>
 8006332:	f04f 0a01 	mov.w	sl, #1
 8006336:	e7d0      	b.n	80062da <__gethex+0x2fc>
 8006338:	2701      	movs	r7, #1
 800633a:	e7e2      	b.n	8006302 <__gethex+0x324>
 800633c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800633e:	f1c3 0301 	rsb	r3, r3, #1
 8006342:	9315      	str	r3, [sp, #84]	; 0x54
 8006344:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006346:	2b00      	cmp	r3, #0
 8006348:	d0f0      	beq.n	800632c <__gethex+0x34e>
 800634a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800634e:	f105 0314 	add.w	r3, r5, #20
 8006352:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8006356:	eb03 010a 	add.w	r1, r3, sl
 800635a:	f04f 0c00 	mov.w	ip, #0
 800635e:	4618      	mov	r0, r3
 8006360:	f853 2b04 	ldr.w	r2, [r3], #4
 8006364:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8006368:	d01c      	beq.n	80063a4 <__gethex+0x3c6>
 800636a:	3201      	adds	r2, #1
 800636c:	6002      	str	r2, [r0, #0]
 800636e:	2f02      	cmp	r7, #2
 8006370:	f105 0314 	add.w	r3, r5, #20
 8006374:	d138      	bne.n	80063e8 <__gethex+0x40a>
 8006376:	f8d8 2000 	ldr.w	r2, [r8]
 800637a:	3a01      	subs	r2, #1
 800637c:	42b2      	cmp	r2, r6
 800637e:	d10a      	bne.n	8006396 <__gethex+0x3b8>
 8006380:	1171      	asrs	r1, r6, #5
 8006382:	2201      	movs	r2, #1
 8006384:	f006 061f 	and.w	r6, r6, #31
 8006388:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800638c:	fa02 f606 	lsl.w	r6, r2, r6
 8006390:	421e      	tst	r6, r3
 8006392:	bf18      	it	ne
 8006394:	4617      	movne	r7, r2
 8006396:	f047 0720 	orr.w	r7, r7, #32
 800639a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800639c:	601d      	str	r5, [r3, #0]
 800639e:	9b06      	ldr	r3, [sp, #24]
 80063a0:	601c      	str	r4, [r3, #0]
 80063a2:	e6a4      	b.n	80060ee <__gethex+0x110>
 80063a4:	4299      	cmp	r1, r3
 80063a6:	f843 cc04 	str.w	ip, [r3, #-4]
 80063aa:	d8d8      	bhi.n	800635e <__gethex+0x380>
 80063ac:	68ab      	ldr	r3, [r5, #8]
 80063ae:	4599      	cmp	r9, r3
 80063b0:	db12      	blt.n	80063d8 <__gethex+0x3fa>
 80063b2:	6869      	ldr	r1, [r5, #4]
 80063b4:	9802      	ldr	r0, [sp, #8]
 80063b6:	3101      	adds	r1, #1
 80063b8:	f000 f916 	bl	80065e8 <_Balloc>
 80063bc:	692a      	ldr	r2, [r5, #16]
 80063be:	3202      	adds	r2, #2
 80063c0:	f105 010c 	add.w	r1, r5, #12
 80063c4:	4683      	mov	fp, r0
 80063c6:	0092      	lsls	r2, r2, #2
 80063c8:	300c      	adds	r0, #12
 80063ca:	f7fd fa49 	bl	8003860 <memcpy>
 80063ce:	4629      	mov	r1, r5
 80063d0:	9802      	ldr	r0, [sp, #8]
 80063d2:	f000 f93d 	bl	8006650 <_Bfree>
 80063d6:	465d      	mov	r5, fp
 80063d8:	692b      	ldr	r3, [r5, #16]
 80063da:	1c5a      	adds	r2, r3, #1
 80063dc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80063e0:	612a      	str	r2, [r5, #16]
 80063e2:	2201      	movs	r2, #1
 80063e4:	615a      	str	r2, [r3, #20]
 80063e6:	e7c2      	b.n	800636e <__gethex+0x390>
 80063e8:	692a      	ldr	r2, [r5, #16]
 80063ea:	454a      	cmp	r2, r9
 80063ec:	dd0b      	ble.n	8006406 <__gethex+0x428>
 80063ee:	2101      	movs	r1, #1
 80063f0:	4628      	mov	r0, r5
 80063f2:	f7ff fda5 	bl	8005f40 <rshift>
 80063f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80063fa:	3401      	adds	r4, #1
 80063fc:	42a3      	cmp	r3, r4
 80063fe:	f6ff aed9 	blt.w	80061b4 <__gethex+0x1d6>
 8006402:	2701      	movs	r7, #1
 8006404:	e7c7      	b.n	8006396 <__gethex+0x3b8>
 8006406:	f016 061f 	ands.w	r6, r6, #31
 800640a:	d0fa      	beq.n	8006402 <__gethex+0x424>
 800640c:	449a      	add	sl, r3
 800640e:	f1c6 0620 	rsb	r6, r6, #32
 8006412:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8006416:	f000 f9ab 	bl	8006770 <__hi0bits>
 800641a:	42b0      	cmp	r0, r6
 800641c:	dbe7      	blt.n	80063ee <__gethex+0x410>
 800641e:	e7f0      	b.n	8006402 <__gethex+0x424>

08006420 <L_shift>:
 8006420:	f1c2 0208 	rsb	r2, r2, #8
 8006424:	0092      	lsls	r2, r2, #2
 8006426:	b570      	push	{r4, r5, r6, lr}
 8006428:	f1c2 0620 	rsb	r6, r2, #32
 800642c:	6843      	ldr	r3, [r0, #4]
 800642e:	6804      	ldr	r4, [r0, #0]
 8006430:	fa03 f506 	lsl.w	r5, r3, r6
 8006434:	432c      	orrs	r4, r5
 8006436:	40d3      	lsrs	r3, r2
 8006438:	6004      	str	r4, [r0, #0]
 800643a:	f840 3f04 	str.w	r3, [r0, #4]!
 800643e:	4288      	cmp	r0, r1
 8006440:	d3f4      	bcc.n	800642c <L_shift+0xc>
 8006442:	bd70      	pop	{r4, r5, r6, pc}

08006444 <__match>:
 8006444:	b530      	push	{r4, r5, lr}
 8006446:	6803      	ldr	r3, [r0, #0]
 8006448:	3301      	adds	r3, #1
 800644a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800644e:	b914      	cbnz	r4, 8006456 <__match+0x12>
 8006450:	6003      	str	r3, [r0, #0]
 8006452:	2001      	movs	r0, #1
 8006454:	bd30      	pop	{r4, r5, pc}
 8006456:	f813 2b01 	ldrb.w	r2, [r3], #1
 800645a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800645e:	2d19      	cmp	r5, #25
 8006460:	bf98      	it	ls
 8006462:	3220      	addls	r2, #32
 8006464:	42a2      	cmp	r2, r4
 8006466:	d0f0      	beq.n	800644a <__match+0x6>
 8006468:	2000      	movs	r0, #0
 800646a:	e7f3      	b.n	8006454 <__match+0x10>

0800646c <__hexnan>:
 800646c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006470:	680b      	ldr	r3, [r1, #0]
 8006472:	6801      	ldr	r1, [r0, #0]
 8006474:	115f      	asrs	r7, r3, #5
 8006476:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800647a:	f013 031f 	ands.w	r3, r3, #31
 800647e:	b087      	sub	sp, #28
 8006480:	bf18      	it	ne
 8006482:	3704      	addne	r7, #4
 8006484:	2500      	movs	r5, #0
 8006486:	1f3e      	subs	r6, r7, #4
 8006488:	4682      	mov	sl, r0
 800648a:	4690      	mov	r8, r2
 800648c:	9301      	str	r3, [sp, #4]
 800648e:	f847 5c04 	str.w	r5, [r7, #-4]
 8006492:	46b1      	mov	r9, r6
 8006494:	4634      	mov	r4, r6
 8006496:	9502      	str	r5, [sp, #8]
 8006498:	46ab      	mov	fp, r5
 800649a:	784a      	ldrb	r2, [r1, #1]
 800649c:	1c4b      	adds	r3, r1, #1
 800649e:	9303      	str	r3, [sp, #12]
 80064a0:	b342      	cbz	r2, 80064f4 <__hexnan+0x88>
 80064a2:	4610      	mov	r0, r2
 80064a4:	9105      	str	r1, [sp, #20]
 80064a6:	9204      	str	r2, [sp, #16]
 80064a8:	f7ff fd84 	bl	8005fb4 <__hexdig_fun>
 80064ac:	2800      	cmp	r0, #0
 80064ae:	d143      	bne.n	8006538 <__hexnan+0xcc>
 80064b0:	9a04      	ldr	r2, [sp, #16]
 80064b2:	9905      	ldr	r1, [sp, #20]
 80064b4:	2a20      	cmp	r2, #32
 80064b6:	d818      	bhi.n	80064ea <__hexnan+0x7e>
 80064b8:	9b02      	ldr	r3, [sp, #8]
 80064ba:	459b      	cmp	fp, r3
 80064bc:	dd13      	ble.n	80064e6 <__hexnan+0x7a>
 80064be:	454c      	cmp	r4, r9
 80064c0:	d206      	bcs.n	80064d0 <__hexnan+0x64>
 80064c2:	2d07      	cmp	r5, #7
 80064c4:	dc04      	bgt.n	80064d0 <__hexnan+0x64>
 80064c6:	462a      	mov	r2, r5
 80064c8:	4649      	mov	r1, r9
 80064ca:	4620      	mov	r0, r4
 80064cc:	f7ff ffa8 	bl	8006420 <L_shift>
 80064d0:	4544      	cmp	r4, r8
 80064d2:	d944      	bls.n	800655e <__hexnan+0xf2>
 80064d4:	2300      	movs	r3, #0
 80064d6:	f1a4 0904 	sub.w	r9, r4, #4
 80064da:	f844 3c04 	str.w	r3, [r4, #-4]
 80064de:	f8cd b008 	str.w	fp, [sp, #8]
 80064e2:	464c      	mov	r4, r9
 80064e4:	461d      	mov	r5, r3
 80064e6:	9903      	ldr	r1, [sp, #12]
 80064e8:	e7d7      	b.n	800649a <__hexnan+0x2e>
 80064ea:	2a29      	cmp	r2, #41	; 0x29
 80064ec:	d14a      	bne.n	8006584 <__hexnan+0x118>
 80064ee:	3102      	adds	r1, #2
 80064f0:	f8ca 1000 	str.w	r1, [sl]
 80064f4:	f1bb 0f00 	cmp.w	fp, #0
 80064f8:	d044      	beq.n	8006584 <__hexnan+0x118>
 80064fa:	454c      	cmp	r4, r9
 80064fc:	d206      	bcs.n	800650c <__hexnan+0xa0>
 80064fe:	2d07      	cmp	r5, #7
 8006500:	dc04      	bgt.n	800650c <__hexnan+0xa0>
 8006502:	462a      	mov	r2, r5
 8006504:	4649      	mov	r1, r9
 8006506:	4620      	mov	r0, r4
 8006508:	f7ff ff8a 	bl	8006420 <L_shift>
 800650c:	4544      	cmp	r4, r8
 800650e:	d928      	bls.n	8006562 <__hexnan+0xf6>
 8006510:	4643      	mov	r3, r8
 8006512:	f854 2b04 	ldr.w	r2, [r4], #4
 8006516:	f843 2b04 	str.w	r2, [r3], #4
 800651a:	42a6      	cmp	r6, r4
 800651c:	d2f9      	bcs.n	8006512 <__hexnan+0xa6>
 800651e:	2200      	movs	r2, #0
 8006520:	f843 2b04 	str.w	r2, [r3], #4
 8006524:	429e      	cmp	r6, r3
 8006526:	d2fb      	bcs.n	8006520 <__hexnan+0xb4>
 8006528:	6833      	ldr	r3, [r6, #0]
 800652a:	b91b      	cbnz	r3, 8006534 <__hexnan+0xc8>
 800652c:	4546      	cmp	r6, r8
 800652e:	d127      	bne.n	8006580 <__hexnan+0x114>
 8006530:	2301      	movs	r3, #1
 8006532:	6033      	str	r3, [r6, #0]
 8006534:	2005      	movs	r0, #5
 8006536:	e026      	b.n	8006586 <__hexnan+0x11a>
 8006538:	3501      	adds	r5, #1
 800653a:	2d08      	cmp	r5, #8
 800653c:	f10b 0b01 	add.w	fp, fp, #1
 8006540:	dd06      	ble.n	8006550 <__hexnan+0xe4>
 8006542:	4544      	cmp	r4, r8
 8006544:	d9cf      	bls.n	80064e6 <__hexnan+0x7a>
 8006546:	2300      	movs	r3, #0
 8006548:	f844 3c04 	str.w	r3, [r4, #-4]
 800654c:	2501      	movs	r5, #1
 800654e:	3c04      	subs	r4, #4
 8006550:	6822      	ldr	r2, [r4, #0]
 8006552:	f000 000f 	and.w	r0, r0, #15
 8006556:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800655a:	6020      	str	r0, [r4, #0]
 800655c:	e7c3      	b.n	80064e6 <__hexnan+0x7a>
 800655e:	2508      	movs	r5, #8
 8006560:	e7c1      	b.n	80064e6 <__hexnan+0x7a>
 8006562:	9b01      	ldr	r3, [sp, #4]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d0df      	beq.n	8006528 <__hexnan+0xbc>
 8006568:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800656c:	f1c3 0320 	rsb	r3, r3, #32
 8006570:	fa22 f303 	lsr.w	r3, r2, r3
 8006574:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8006578:	401a      	ands	r2, r3
 800657a:	f847 2c04 	str.w	r2, [r7, #-4]
 800657e:	e7d3      	b.n	8006528 <__hexnan+0xbc>
 8006580:	3e04      	subs	r6, #4
 8006582:	e7d1      	b.n	8006528 <__hexnan+0xbc>
 8006584:	2004      	movs	r0, #4
 8006586:	b007      	add	sp, #28
 8006588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800658c <__locale_ctype_ptr_l>:
 800658c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8006590:	4770      	bx	lr

08006592 <__localeconv_l>:
 8006592:	30f0      	adds	r0, #240	; 0xf0
 8006594:	4770      	bx	lr
	...

08006598 <_localeconv_r>:
 8006598:	4b04      	ldr	r3, [pc, #16]	; (80065ac <_localeconv_r+0x14>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	6a18      	ldr	r0, [r3, #32]
 800659e:	4b04      	ldr	r3, [pc, #16]	; (80065b0 <_localeconv_r+0x18>)
 80065a0:	2800      	cmp	r0, #0
 80065a2:	bf08      	it	eq
 80065a4:	4618      	moveq	r0, r3
 80065a6:	30f0      	adds	r0, #240	; 0xf0
 80065a8:	4770      	bx	lr
 80065aa:	bf00      	nop
 80065ac:	2000000c 	.word	0x2000000c
 80065b0:	20000070 	.word	0x20000070

080065b4 <malloc>:
 80065b4:	4b02      	ldr	r3, [pc, #8]	; (80065c0 <malloc+0xc>)
 80065b6:	4601      	mov	r1, r0
 80065b8:	6818      	ldr	r0, [r3, #0]
 80065ba:	f000 bc71 	b.w	8006ea0 <_malloc_r>
 80065be:	bf00      	nop
 80065c0:	2000000c 	.word	0x2000000c

080065c4 <__ascii_mbtowc>:
 80065c4:	b082      	sub	sp, #8
 80065c6:	b901      	cbnz	r1, 80065ca <__ascii_mbtowc+0x6>
 80065c8:	a901      	add	r1, sp, #4
 80065ca:	b142      	cbz	r2, 80065de <__ascii_mbtowc+0x1a>
 80065cc:	b14b      	cbz	r3, 80065e2 <__ascii_mbtowc+0x1e>
 80065ce:	7813      	ldrb	r3, [r2, #0]
 80065d0:	600b      	str	r3, [r1, #0]
 80065d2:	7812      	ldrb	r2, [r2, #0]
 80065d4:	1c10      	adds	r0, r2, #0
 80065d6:	bf18      	it	ne
 80065d8:	2001      	movne	r0, #1
 80065da:	b002      	add	sp, #8
 80065dc:	4770      	bx	lr
 80065de:	4610      	mov	r0, r2
 80065e0:	e7fb      	b.n	80065da <__ascii_mbtowc+0x16>
 80065e2:	f06f 0001 	mvn.w	r0, #1
 80065e6:	e7f8      	b.n	80065da <__ascii_mbtowc+0x16>

080065e8 <_Balloc>:
 80065e8:	b570      	push	{r4, r5, r6, lr}
 80065ea:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80065ec:	4604      	mov	r4, r0
 80065ee:	460e      	mov	r6, r1
 80065f0:	b93d      	cbnz	r5, 8006602 <_Balloc+0x1a>
 80065f2:	2010      	movs	r0, #16
 80065f4:	f7ff ffde 	bl	80065b4 <malloc>
 80065f8:	6260      	str	r0, [r4, #36]	; 0x24
 80065fa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80065fe:	6005      	str	r5, [r0, #0]
 8006600:	60c5      	str	r5, [r0, #12]
 8006602:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006604:	68eb      	ldr	r3, [r5, #12]
 8006606:	b183      	cbz	r3, 800662a <_Balloc+0x42>
 8006608:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006610:	b9b8      	cbnz	r0, 8006642 <_Balloc+0x5a>
 8006612:	2101      	movs	r1, #1
 8006614:	fa01 f506 	lsl.w	r5, r1, r6
 8006618:	1d6a      	adds	r2, r5, #5
 800661a:	0092      	lsls	r2, r2, #2
 800661c:	4620      	mov	r0, r4
 800661e:	f000 fbe2 	bl	8006de6 <_calloc_r>
 8006622:	b160      	cbz	r0, 800663e <_Balloc+0x56>
 8006624:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006628:	e00e      	b.n	8006648 <_Balloc+0x60>
 800662a:	2221      	movs	r2, #33	; 0x21
 800662c:	2104      	movs	r1, #4
 800662e:	4620      	mov	r0, r4
 8006630:	f000 fbd9 	bl	8006de6 <_calloc_r>
 8006634:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006636:	60e8      	str	r0, [r5, #12]
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d1e4      	bne.n	8006608 <_Balloc+0x20>
 800663e:	2000      	movs	r0, #0
 8006640:	bd70      	pop	{r4, r5, r6, pc}
 8006642:	6802      	ldr	r2, [r0, #0]
 8006644:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006648:	2300      	movs	r3, #0
 800664a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800664e:	e7f7      	b.n	8006640 <_Balloc+0x58>

08006650 <_Bfree>:
 8006650:	b570      	push	{r4, r5, r6, lr}
 8006652:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006654:	4606      	mov	r6, r0
 8006656:	460d      	mov	r5, r1
 8006658:	b93c      	cbnz	r4, 800666a <_Bfree+0x1a>
 800665a:	2010      	movs	r0, #16
 800665c:	f7ff ffaa 	bl	80065b4 <malloc>
 8006660:	6270      	str	r0, [r6, #36]	; 0x24
 8006662:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006666:	6004      	str	r4, [r0, #0]
 8006668:	60c4      	str	r4, [r0, #12]
 800666a:	b13d      	cbz	r5, 800667c <_Bfree+0x2c>
 800666c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800666e:	686a      	ldr	r2, [r5, #4]
 8006670:	68db      	ldr	r3, [r3, #12]
 8006672:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006676:	6029      	str	r1, [r5, #0]
 8006678:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800667c:	bd70      	pop	{r4, r5, r6, pc}

0800667e <__multadd>:
 800667e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006682:	690d      	ldr	r5, [r1, #16]
 8006684:	461f      	mov	r7, r3
 8006686:	4606      	mov	r6, r0
 8006688:	460c      	mov	r4, r1
 800668a:	f101 0c14 	add.w	ip, r1, #20
 800668e:	2300      	movs	r3, #0
 8006690:	f8dc 0000 	ldr.w	r0, [ip]
 8006694:	b281      	uxth	r1, r0
 8006696:	fb02 7101 	mla	r1, r2, r1, r7
 800669a:	0c0f      	lsrs	r7, r1, #16
 800669c:	0c00      	lsrs	r0, r0, #16
 800669e:	fb02 7000 	mla	r0, r2, r0, r7
 80066a2:	b289      	uxth	r1, r1
 80066a4:	3301      	adds	r3, #1
 80066a6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80066aa:	429d      	cmp	r5, r3
 80066ac:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80066b0:	f84c 1b04 	str.w	r1, [ip], #4
 80066b4:	dcec      	bgt.n	8006690 <__multadd+0x12>
 80066b6:	b1d7      	cbz	r7, 80066ee <__multadd+0x70>
 80066b8:	68a3      	ldr	r3, [r4, #8]
 80066ba:	42ab      	cmp	r3, r5
 80066bc:	dc12      	bgt.n	80066e4 <__multadd+0x66>
 80066be:	6861      	ldr	r1, [r4, #4]
 80066c0:	4630      	mov	r0, r6
 80066c2:	3101      	adds	r1, #1
 80066c4:	f7ff ff90 	bl	80065e8 <_Balloc>
 80066c8:	6922      	ldr	r2, [r4, #16]
 80066ca:	3202      	adds	r2, #2
 80066cc:	f104 010c 	add.w	r1, r4, #12
 80066d0:	4680      	mov	r8, r0
 80066d2:	0092      	lsls	r2, r2, #2
 80066d4:	300c      	adds	r0, #12
 80066d6:	f7fd f8c3 	bl	8003860 <memcpy>
 80066da:	4621      	mov	r1, r4
 80066dc:	4630      	mov	r0, r6
 80066de:	f7ff ffb7 	bl	8006650 <_Bfree>
 80066e2:	4644      	mov	r4, r8
 80066e4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80066e8:	3501      	adds	r5, #1
 80066ea:	615f      	str	r7, [r3, #20]
 80066ec:	6125      	str	r5, [r4, #16]
 80066ee:	4620      	mov	r0, r4
 80066f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080066f4 <__s2b>:
 80066f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066f8:	460c      	mov	r4, r1
 80066fa:	4615      	mov	r5, r2
 80066fc:	461f      	mov	r7, r3
 80066fe:	2209      	movs	r2, #9
 8006700:	3308      	adds	r3, #8
 8006702:	4606      	mov	r6, r0
 8006704:	fb93 f3f2 	sdiv	r3, r3, r2
 8006708:	2100      	movs	r1, #0
 800670a:	2201      	movs	r2, #1
 800670c:	429a      	cmp	r2, r3
 800670e:	db20      	blt.n	8006752 <__s2b+0x5e>
 8006710:	4630      	mov	r0, r6
 8006712:	f7ff ff69 	bl	80065e8 <_Balloc>
 8006716:	9b08      	ldr	r3, [sp, #32]
 8006718:	6143      	str	r3, [r0, #20]
 800671a:	2d09      	cmp	r5, #9
 800671c:	f04f 0301 	mov.w	r3, #1
 8006720:	6103      	str	r3, [r0, #16]
 8006722:	dd19      	ble.n	8006758 <__s2b+0x64>
 8006724:	f104 0809 	add.w	r8, r4, #9
 8006728:	46c1      	mov	r9, r8
 800672a:	442c      	add	r4, r5
 800672c:	f819 3b01 	ldrb.w	r3, [r9], #1
 8006730:	4601      	mov	r1, r0
 8006732:	3b30      	subs	r3, #48	; 0x30
 8006734:	220a      	movs	r2, #10
 8006736:	4630      	mov	r0, r6
 8006738:	f7ff ffa1 	bl	800667e <__multadd>
 800673c:	45a1      	cmp	r9, r4
 800673e:	d1f5      	bne.n	800672c <__s2b+0x38>
 8006740:	eb08 0405 	add.w	r4, r8, r5
 8006744:	3c08      	subs	r4, #8
 8006746:	1b2d      	subs	r5, r5, r4
 8006748:	1963      	adds	r3, r4, r5
 800674a:	42bb      	cmp	r3, r7
 800674c:	db07      	blt.n	800675e <__s2b+0x6a>
 800674e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006752:	0052      	lsls	r2, r2, #1
 8006754:	3101      	adds	r1, #1
 8006756:	e7d9      	b.n	800670c <__s2b+0x18>
 8006758:	340a      	adds	r4, #10
 800675a:	2509      	movs	r5, #9
 800675c:	e7f3      	b.n	8006746 <__s2b+0x52>
 800675e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006762:	4601      	mov	r1, r0
 8006764:	3b30      	subs	r3, #48	; 0x30
 8006766:	220a      	movs	r2, #10
 8006768:	4630      	mov	r0, r6
 800676a:	f7ff ff88 	bl	800667e <__multadd>
 800676e:	e7eb      	b.n	8006748 <__s2b+0x54>

08006770 <__hi0bits>:
 8006770:	0c02      	lsrs	r2, r0, #16
 8006772:	0412      	lsls	r2, r2, #16
 8006774:	4603      	mov	r3, r0
 8006776:	b9b2      	cbnz	r2, 80067a6 <__hi0bits+0x36>
 8006778:	0403      	lsls	r3, r0, #16
 800677a:	2010      	movs	r0, #16
 800677c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006780:	bf04      	itt	eq
 8006782:	021b      	lsleq	r3, r3, #8
 8006784:	3008      	addeq	r0, #8
 8006786:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800678a:	bf04      	itt	eq
 800678c:	011b      	lsleq	r3, r3, #4
 800678e:	3004      	addeq	r0, #4
 8006790:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006794:	bf04      	itt	eq
 8006796:	009b      	lsleq	r3, r3, #2
 8006798:	3002      	addeq	r0, #2
 800679a:	2b00      	cmp	r3, #0
 800679c:	db06      	blt.n	80067ac <__hi0bits+0x3c>
 800679e:	005b      	lsls	r3, r3, #1
 80067a0:	d503      	bpl.n	80067aa <__hi0bits+0x3a>
 80067a2:	3001      	adds	r0, #1
 80067a4:	4770      	bx	lr
 80067a6:	2000      	movs	r0, #0
 80067a8:	e7e8      	b.n	800677c <__hi0bits+0xc>
 80067aa:	2020      	movs	r0, #32
 80067ac:	4770      	bx	lr

080067ae <__lo0bits>:
 80067ae:	6803      	ldr	r3, [r0, #0]
 80067b0:	f013 0207 	ands.w	r2, r3, #7
 80067b4:	4601      	mov	r1, r0
 80067b6:	d00b      	beq.n	80067d0 <__lo0bits+0x22>
 80067b8:	07da      	lsls	r2, r3, #31
 80067ba:	d423      	bmi.n	8006804 <__lo0bits+0x56>
 80067bc:	0798      	lsls	r0, r3, #30
 80067be:	bf49      	itett	mi
 80067c0:	085b      	lsrmi	r3, r3, #1
 80067c2:	089b      	lsrpl	r3, r3, #2
 80067c4:	2001      	movmi	r0, #1
 80067c6:	600b      	strmi	r3, [r1, #0]
 80067c8:	bf5c      	itt	pl
 80067ca:	600b      	strpl	r3, [r1, #0]
 80067cc:	2002      	movpl	r0, #2
 80067ce:	4770      	bx	lr
 80067d0:	b298      	uxth	r0, r3
 80067d2:	b9a8      	cbnz	r0, 8006800 <__lo0bits+0x52>
 80067d4:	0c1b      	lsrs	r3, r3, #16
 80067d6:	2010      	movs	r0, #16
 80067d8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80067dc:	bf04      	itt	eq
 80067de:	0a1b      	lsreq	r3, r3, #8
 80067e0:	3008      	addeq	r0, #8
 80067e2:	071a      	lsls	r2, r3, #28
 80067e4:	bf04      	itt	eq
 80067e6:	091b      	lsreq	r3, r3, #4
 80067e8:	3004      	addeq	r0, #4
 80067ea:	079a      	lsls	r2, r3, #30
 80067ec:	bf04      	itt	eq
 80067ee:	089b      	lsreq	r3, r3, #2
 80067f0:	3002      	addeq	r0, #2
 80067f2:	07da      	lsls	r2, r3, #31
 80067f4:	d402      	bmi.n	80067fc <__lo0bits+0x4e>
 80067f6:	085b      	lsrs	r3, r3, #1
 80067f8:	d006      	beq.n	8006808 <__lo0bits+0x5a>
 80067fa:	3001      	adds	r0, #1
 80067fc:	600b      	str	r3, [r1, #0]
 80067fe:	4770      	bx	lr
 8006800:	4610      	mov	r0, r2
 8006802:	e7e9      	b.n	80067d8 <__lo0bits+0x2a>
 8006804:	2000      	movs	r0, #0
 8006806:	4770      	bx	lr
 8006808:	2020      	movs	r0, #32
 800680a:	4770      	bx	lr

0800680c <__i2b>:
 800680c:	b510      	push	{r4, lr}
 800680e:	460c      	mov	r4, r1
 8006810:	2101      	movs	r1, #1
 8006812:	f7ff fee9 	bl	80065e8 <_Balloc>
 8006816:	2201      	movs	r2, #1
 8006818:	6144      	str	r4, [r0, #20]
 800681a:	6102      	str	r2, [r0, #16]
 800681c:	bd10      	pop	{r4, pc}

0800681e <__multiply>:
 800681e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006822:	4614      	mov	r4, r2
 8006824:	690a      	ldr	r2, [r1, #16]
 8006826:	6923      	ldr	r3, [r4, #16]
 8006828:	429a      	cmp	r2, r3
 800682a:	bfb8      	it	lt
 800682c:	460b      	movlt	r3, r1
 800682e:	4688      	mov	r8, r1
 8006830:	bfbc      	itt	lt
 8006832:	46a0      	movlt	r8, r4
 8006834:	461c      	movlt	r4, r3
 8006836:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800683a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800683e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006842:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006846:	eb07 0609 	add.w	r6, r7, r9
 800684a:	42b3      	cmp	r3, r6
 800684c:	bfb8      	it	lt
 800684e:	3101      	addlt	r1, #1
 8006850:	f7ff feca 	bl	80065e8 <_Balloc>
 8006854:	f100 0514 	add.w	r5, r0, #20
 8006858:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800685c:	462b      	mov	r3, r5
 800685e:	2200      	movs	r2, #0
 8006860:	4573      	cmp	r3, lr
 8006862:	d316      	bcc.n	8006892 <__multiply+0x74>
 8006864:	f104 0214 	add.w	r2, r4, #20
 8006868:	f108 0114 	add.w	r1, r8, #20
 800686c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006870:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006874:	9300      	str	r3, [sp, #0]
 8006876:	9b00      	ldr	r3, [sp, #0]
 8006878:	9201      	str	r2, [sp, #4]
 800687a:	4293      	cmp	r3, r2
 800687c:	d80c      	bhi.n	8006898 <__multiply+0x7a>
 800687e:	2e00      	cmp	r6, #0
 8006880:	dd03      	ble.n	800688a <__multiply+0x6c>
 8006882:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006886:	2b00      	cmp	r3, #0
 8006888:	d05d      	beq.n	8006946 <__multiply+0x128>
 800688a:	6106      	str	r6, [r0, #16]
 800688c:	b003      	add	sp, #12
 800688e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006892:	f843 2b04 	str.w	r2, [r3], #4
 8006896:	e7e3      	b.n	8006860 <__multiply+0x42>
 8006898:	f8b2 b000 	ldrh.w	fp, [r2]
 800689c:	f1bb 0f00 	cmp.w	fp, #0
 80068a0:	d023      	beq.n	80068ea <__multiply+0xcc>
 80068a2:	4689      	mov	r9, r1
 80068a4:	46ac      	mov	ip, r5
 80068a6:	f04f 0800 	mov.w	r8, #0
 80068aa:	f859 4b04 	ldr.w	r4, [r9], #4
 80068ae:	f8dc a000 	ldr.w	sl, [ip]
 80068b2:	b2a3      	uxth	r3, r4
 80068b4:	fa1f fa8a 	uxth.w	sl, sl
 80068b8:	fb0b a303 	mla	r3, fp, r3, sl
 80068bc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80068c0:	f8dc 4000 	ldr.w	r4, [ip]
 80068c4:	4443      	add	r3, r8
 80068c6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80068ca:	fb0b 840a 	mla	r4, fp, sl, r8
 80068ce:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80068d2:	46e2      	mov	sl, ip
 80068d4:	b29b      	uxth	r3, r3
 80068d6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80068da:	454f      	cmp	r7, r9
 80068dc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80068e0:	f84a 3b04 	str.w	r3, [sl], #4
 80068e4:	d82b      	bhi.n	800693e <__multiply+0x120>
 80068e6:	f8cc 8004 	str.w	r8, [ip, #4]
 80068ea:	9b01      	ldr	r3, [sp, #4]
 80068ec:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80068f0:	3204      	adds	r2, #4
 80068f2:	f1ba 0f00 	cmp.w	sl, #0
 80068f6:	d020      	beq.n	800693a <__multiply+0x11c>
 80068f8:	682b      	ldr	r3, [r5, #0]
 80068fa:	4689      	mov	r9, r1
 80068fc:	46a8      	mov	r8, r5
 80068fe:	f04f 0b00 	mov.w	fp, #0
 8006902:	f8b9 c000 	ldrh.w	ip, [r9]
 8006906:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800690a:	fb0a 440c 	mla	r4, sl, ip, r4
 800690e:	445c      	add	r4, fp
 8006910:	46c4      	mov	ip, r8
 8006912:	b29b      	uxth	r3, r3
 8006914:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006918:	f84c 3b04 	str.w	r3, [ip], #4
 800691c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006920:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8006924:	0c1b      	lsrs	r3, r3, #16
 8006926:	fb0a b303 	mla	r3, sl, r3, fp
 800692a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800692e:	454f      	cmp	r7, r9
 8006930:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006934:	d805      	bhi.n	8006942 <__multiply+0x124>
 8006936:	f8c8 3004 	str.w	r3, [r8, #4]
 800693a:	3504      	adds	r5, #4
 800693c:	e79b      	b.n	8006876 <__multiply+0x58>
 800693e:	46d4      	mov	ip, sl
 8006940:	e7b3      	b.n	80068aa <__multiply+0x8c>
 8006942:	46e0      	mov	r8, ip
 8006944:	e7dd      	b.n	8006902 <__multiply+0xe4>
 8006946:	3e01      	subs	r6, #1
 8006948:	e799      	b.n	800687e <__multiply+0x60>
	...

0800694c <__pow5mult>:
 800694c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006950:	4615      	mov	r5, r2
 8006952:	f012 0203 	ands.w	r2, r2, #3
 8006956:	4606      	mov	r6, r0
 8006958:	460f      	mov	r7, r1
 800695a:	d007      	beq.n	800696c <__pow5mult+0x20>
 800695c:	3a01      	subs	r2, #1
 800695e:	4c21      	ldr	r4, [pc, #132]	; (80069e4 <__pow5mult+0x98>)
 8006960:	2300      	movs	r3, #0
 8006962:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006966:	f7ff fe8a 	bl	800667e <__multadd>
 800696a:	4607      	mov	r7, r0
 800696c:	10ad      	asrs	r5, r5, #2
 800696e:	d035      	beq.n	80069dc <__pow5mult+0x90>
 8006970:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006972:	b93c      	cbnz	r4, 8006984 <__pow5mult+0x38>
 8006974:	2010      	movs	r0, #16
 8006976:	f7ff fe1d 	bl	80065b4 <malloc>
 800697a:	6270      	str	r0, [r6, #36]	; 0x24
 800697c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006980:	6004      	str	r4, [r0, #0]
 8006982:	60c4      	str	r4, [r0, #12]
 8006984:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006988:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800698c:	b94c      	cbnz	r4, 80069a2 <__pow5mult+0x56>
 800698e:	f240 2171 	movw	r1, #625	; 0x271
 8006992:	4630      	mov	r0, r6
 8006994:	f7ff ff3a 	bl	800680c <__i2b>
 8006998:	2300      	movs	r3, #0
 800699a:	f8c8 0008 	str.w	r0, [r8, #8]
 800699e:	4604      	mov	r4, r0
 80069a0:	6003      	str	r3, [r0, #0]
 80069a2:	f04f 0800 	mov.w	r8, #0
 80069a6:	07eb      	lsls	r3, r5, #31
 80069a8:	d50a      	bpl.n	80069c0 <__pow5mult+0x74>
 80069aa:	4639      	mov	r1, r7
 80069ac:	4622      	mov	r2, r4
 80069ae:	4630      	mov	r0, r6
 80069b0:	f7ff ff35 	bl	800681e <__multiply>
 80069b4:	4639      	mov	r1, r7
 80069b6:	4681      	mov	r9, r0
 80069b8:	4630      	mov	r0, r6
 80069ba:	f7ff fe49 	bl	8006650 <_Bfree>
 80069be:	464f      	mov	r7, r9
 80069c0:	106d      	asrs	r5, r5, #1
 80069c2:	d00b      	beq.n	80069dc <__pow5mult+0x90>
 80069c4:	6820      	ldr	r0, [r4, #0]
 80069c6:	b938      	cbnz	r0, 80069d8 <__pow5mult+0x8c>
 80069c8:	4622      	mov	r2, r4
 80069ca:	4621      	mov	r1, r4
 80069cc:	4630      	mov	r0, r6
 80069ce:	f7ff ff26 	bl	800681e <__multiply>
 80069d2:	6020      	str	r0, [r4, #0]
 80069d4:	f8c0 8000 	str.w	r8, [r0]
 80069d8:	4604      	mov	r4, r0
 80069da:	e7e4      	b.n	80069a6 <__pow5mult+0x5a>
 80069dc:	4638      	mov	r0, r7
 80069de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069e2:	bf00      	nop
 80069e4:	08008888 	.word	0x08008888

080069e8 <__lshift>:
 80069e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069ec:	460c      	mov	r4, r1
 80069ee:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80069f2:	6923      	ldr	r3, [r4, #16]
 80069f4:	6849      	ldr	r1, [r1, #4]
 80069f6:	eb0a 0903 	add.w	r9, sl, r3
 80069fa:	68a3      	ldr	r3, [r4, #8]
 80069fc:	4607      	mov	r7, r0
 80069fe:	4616      	mov	r6, r2
 8006a00:	f109 0501 	add.w	r5, r9, #1
 8006a04:	42ab      	cmp	r3, r5
 8006a06:	db32      	blt.n	8006a6e <__lshift+0x86>
 8006a08:	4638      	mov	r0, r7
 8006a0a:	f7ff fded 	bl	80065e8 <_Balloc>
 8006a0e:	2300      	movs	r3, #0
 8006a10:	4680      	mov	r8, r0
 8006a12:	f100 0114 	add.w	r1, r0, #20
 8006a16:	461a      	mov	r2, r3
 8006a18:	4553      	cmp	r3, sl
 8006a1a:	db2b      	blt.n	8006a74 <__lshift+0x8c>
 8006a1c:	6920      	ldr	r0, [r4, #16]
 8006a1e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a22:	f104 0314 	add.w	r3, r4, #20
 8006a26:	f016 021f 	ands.w	r2, r6, #31
 8006a2a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a2e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006a32:	d025      	beq.n	8006a80 <__lshift+0x98>
 8006a34:	f1c2 0e20 	rsb	lr, r2, #32
 8006a38:	2000      	movs	r0, #0
 8006a3a:	681e      	ldr	r6, [r3, #0]
 8006a3c:	468a      	mov	sl, r1
 8006a3e:	4096      	lsls	r6, r2
 8006a40:	4330      	orrs	r0, r6
 8006a42:	f84a 0b04 	str.w	r0, [sl], #4
 8006a46:	f853 0b04 	ldr.w	r0, [r3], #4
 8006a4a:	459c      	cmp	ip, r3
 8006a4c:	fa20 f00e 	lsr.w	r0, r0, lr
 8006a50:	d814      	bhi.n	8006a7c <__lshift+0x94>
 8006a52:	6048      	str	r0, [r1, #4]
 8006a54:	b108      	cbz	r0, 8006a5a <__lshift+0x72>
 8006a56:	f109 0502 	add.w	r5, r9, #2
 8006a5a:	3d01      	subs	r5, #1
 8006a5c:	4638      	mov	r0, r7
 8006a5e:	f8c8 5010 	str.w	r5, [r8, #16]
 8006a62:	4621      	mov	r1, r4
 8006a64:	f7ff fdf4 	bl	8006650 <_Bfree>
 8006a68:	4640      	mov	r0, r8
 8006a6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a6e:	3101      	adds	r1, #1
 8006a70:	005b      	lsls	r3, r3, #1
 8006a72:	e7c7      	b.n	8006a04 <__lshift+0x1c>
 8006a74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006a78:	3301      	adds	r3, #1
 8006a7a:	e7cd      	b.n	8006a18 <__lshift+0x30>
 8006a7c:	4651      	mov	r1, sl
 8006a7e:	e7dc      	b.n	8006a3a <__lshift+0x52>
 8006a80:	3904      	subs	r1, #4
 8006a82:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a86:	f841 2f04 	str.w	r2, [r1, #4]!
 8006a8a:	459c      	cmp	ip, r3
 8006a8c:	d8f9      	bhi.n	8006a82 <__lshift+0x9a>
 8006a8e:	e7e4      	b.n	8006a5a <__lshift+0x72>

08006a90 <__mcmp>:
 8006a90:	6903      	ldr	r3, [r0, #16]
 8006a92:	690a      	ldr	r2, [r1, #16]
 8006a94:	1a9b      	subs	r3, r3, r2
 8006a96:	b530      	push	{r4, r5, lr}
 8006a98:	d10c      	bne.n	8006ab4 <__mcmp+0x24>
 8006a9a:	0092      	lsls	r2, r2, #2
 8006a9c:	3014      	adds	r0, #20
 8006a9e:	3114      	adds	r1, #20
 8006aa0:	1884      	adds	r4, r0, r2
 8006aa2:	4411      	add	r1, r2
 8006aa4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006aa8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006aac:	4295      	cmp	r5, r2
 8006aae:	d003      	beq.n	8006ab8 <__mcmp+0x28>
 8006ab0:	d305      	bcc.n	8006abe <__mcmp+0x2e>
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	bd30      	pop	{r4, r5, pc}
 8006ab8:	42a0      	cmp	r0, r4
 8006aba:	d3f3      	bcc.n	8006aa4 <__mcmp+0x14>
 8006abc:	e7fa      	b.n	8006ab4 <__mcmp+0x24>
 8006abe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006ac2:	e7f7      	b.n	8006ab4 <__mcmp+0x24>

08006ac4 <__mdiff>:
 8006ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ac8:	460d      	mov	r5, r1
 8006aca:	4607      	mov	r7, r0
 8006acc:	4611      	mov	r1, r2
 8006ace:	4628      	mov	r0, r5
 8006ad0:	4614      	mov	r4, r2
 8006ad2:	f7ff ffdd 	bl	8006a90 <__mcmp>
 8006ad6:	1e06      	subs	r6, r0, #0
 8006ad8:	d108      	bne.n	8006aec <__mdiff+0x28>
 8006ada:	4631      	mov	r1, r6
 8006adc:	4638      	mov	r0, r7
 8006ade:	f7ff fd83 	bl	80065e8 <_Balloc>
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006ae8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aec:	bfa4      	itt	ge
 8006aee:	4623      	movge	r3, r4
 8006af0:	462c      	movge	r4, r5
 8006af2:	4638      	mov	r0, r7
 8006af4:	6861      	ldr	r1, [r4, #4]
 8006af6:	bfa6      	itte	ge
 8006af8:	461d      	movge	r5, r3
 8006afa:	2600      	movge	r6, #0
 8006afc:	2601      	movlt	r6, #1
 8006afe:	f7ff fd73 	bl	80065e8 <_Balloc>
 8006b02:	692b      	ldr	r3, [r5, #16]
 8006b04:	60c6      	str	r6, [r0, #12]
 8006b06:	6926      	ldr	r6, [r4, #16]
 8006b08:	f105 0914 	add.w	r9, r5, #20
 8006b0c:	f104 0214 	add.w	r2, r4, #20
 8006b10:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006b14:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006b18:	f100 0514 	add.w	r5, r0, #20
 8006b1c:	f04f 0e00 	mov.w	lr, #0
 8006b20:	f852 ab04 	ldr.w	sl, [r2], #4
 8006b24:	f859 4b04 	ldr.w	r4, [r9], #4
 8006b28:	fa1e f18a 	uxtah	r1, lr, sl
 8006b2c:	b2a3      	uxth	r3, r4
 8006b2e:	1ac9      	subs	r1, r1, r3
 8006b30:	0c23      	lsrs	r3, r4, #16
 8006b32:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006b36:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006b3a:	b289      	uxth	r1, r1
 8006b3c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8006b40:	45c8      	cmp	r8, r9
 8006b42:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006b46:	4694      	mov	ip, r2
 8006b48:	f845 3b04 	str.w	r3, [r5], #4
 8006b4c:	d8e8      	bhi.n	8006b20 <__mdiff+0x5c>
 8006b4e:	45bc      	cmp	ip, r7
 8006b50:	d304      	bcc.n	8006b5c <__mdiff+0x98>
 8006b52:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006b56:	b183      	cbz	r3, 8006b7a <__mdiff+0xb6>
 8006b58:	6106      	str	r6, [r0, #16]
 8006b5a:	e7c5      	b.n	8006ae8 <__mdiff+0x24>
 8006b5c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006b60:	fa1e f381 	uxtah	r3, lr, r1
 8006b64:	141a      	asrs	r2, r3, #16
 8006b66:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b70:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006b74:	f845 3b04 	str.w	r3, [r5], #4
 8006b78:	e7e9      	b.n	8006b4e <__mdiff+0x8a>
 8006b7a:	3e01      	subs	r6, #1
 8006b7c:	e7e9      	b.n	8006b52 <__mdiff+0x8e>
	...

08006b80 <__ulp>:
 8006b80:	4b12      	ldr	r3, [pc, #72]	; (8006bcc <__ulp+0x4c>)
 8006b82:	ee10 2a90 	vmov	r2, s1
 8006b86:	401a      	ands	r2, r3
 8006b88:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	dd04      	ble.n	8006b9a <__ulp+0x1a>
 8006b90:	2000      	movs	r0, #0
 8006b92:	4619      	mov	r1, r3
 8006b94:	ec41 0b10 	vmov	d0, r0, r1
 8006b98:	4770      	bx	lr
 8006b9a:	425b      	negs	r3, r3
 8006b9c:	151b      	asrs	r3, r3, #20
 8006b9e:	2b13      	cmp	r3, #19
 8006ba0:	f04f 0000 	mov.w	r0, #0
 8006ba4:	f04f 0100 	mov.w	r1, #0
 8006ba8:	dc04      	bgt.n	8006bb4 <__ulp+0x34>
 8006baa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006bae:	fa42 f103 	asr.w	r1, r2, r3
 8006bb2:	e7ef      	b.n	8006b94 <__ulp+0x14>
 8006bb4:	3b14      	subs	r3, #20
 8006bb6:	2b1e      	cmp	r3, #30
 8006bb8:	f04f 0201 	mov.w	r2, #1
 8006bbc:	bfda      	itte	le
 8006bbe:	f1c3 031f 	rsble	r3, r3, #31
 8006bc2:	fa02 f303 	lslle.w	r3, r2, r3
 8006bc6:	4613      	movgt	r3, r2
 8006bc8:	4618      	mov	r0, r3
 8006bca:	e7e3      	b.n	8006b94 <__ulp+0x14>
 8006bcc:	7ff00000 	.word	0x7ff00000

08006bd0 <__b2d>:
 8006bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bd2:	6905      	ldr	r5, [r0, #16]
 8006bd4:	f100 0714 	add.w	r7, r0, #20
 8006bd8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8006bdc:	1f2e      	subs	r6, r5, #4
 8006bde:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8006be2:	4620      	mov	r0, r4
 8006be4:	f7ff fdc4 	bl	8006770 <__hi0bits>
 8006be8:	f1c0 0320 	rsb	r3, r0, #32
 8006bec:	280a      	cmp	r0, #10
 8006bee:	600b      	str	r3, [r1, #0]
 8006bf0:	f8df c074 	ldr.w	ip, [pc, #116]	; 8006c68 <__b2d+0x98>
 8006bf4:	dc14      	bgt.n	8006c20 <__b2d+0x50>
 8006bf6:	f1c0 0e0b 	rsb	lr, r0, #11
 8006bfa:	fa24 f10e 	lsr.w	r1, r4, lr
 8006bfe:	42b7      	cmp	r7, r6
 8006c00:	ea41 030c 	orr.w	r3, r1, ip
 8006c04:	bf34      	ite	cc
 8006c06:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006c0a:	2100      	movcs	r1, #0
 8006c0c:	3015      	adds	r0, #21
 8006c0e:	fa04 f000 	lsl.w	r0, r4, r0
 8006c12:	fa21 f10e 	lsr.w	r1, r1, lr
 8006c16:	ea40 0201 	orr.w	r2, r0, r1
 8006c1a:	ec43 2b10 	vmov	d0, r2, r3
 8006c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c20:	42b7      	cmp	r7, r6
 8006c22:	bf3a      	itte	cc
 8006c24:	f1a5 0608 	subcc.w	r6, r5, #8
 8006c28:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006c2c:	2100      	movcs	r1, #0
 8006c2e:	380b      	subs	r0, #11
 8006c30:	d015      	beq.n	8006c5e <__b2d+0x8e>
 8006c32:	4084      	lsls	r4, r0
 8006c34:	f1c0 0520 	rsb	r5, r0, #32
 8006c38:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8006c3c:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8006c40:	42be      	cmp	r6, r7
 8006c42:	fa21 fc05 	lsr.w	ip, r1, r5
 8006c46:	ea44 030c 	orr.w	r3, r4, ip
 8006c4a:	bf8c      	ite	hi
 8006c4c:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8006c50:	2400      	movls	r4, #0
 8006c52:	fa01 f000 	lsl.w	r0, r1, r0
 8006c56:	40ec      	lsrs	r4, r5
 8006c58:	ea40 0204 	orr.w	r2, r0, r4
 8006c5c:	e7dd      	b.n	8006c1a <__b2d+0x4a>
 8006c5e:	ea44 030c 	orr.w	r3, r4, ip
 8006c62:	460a      	mov	r2, r1
 8006c64:	e7d9      	b.n	8006c1a <__b2d+0x4a>
 8006c66:	bf00      	nop
 8006c68:	3ff00000 	.word	0x3ff00000

08006c6c <__d2b>:
 8006c6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006c70:	460e      	mov	r6, r1
 8006c72:	2101      	movs	r1, #1
 8006c74:	ec59 8b10 	vmov	r8, r9, d0
 8006c78:	4615      	mov	r5, r2
 8006c7a:	f7ff fcb5 	bl	80065e8 <_Balloc>
 8006c7e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006c82:	4607      	mov	r7, r0
 8006c84:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c88:	bb34      	cbnz	r4, 8006cd8 <__d2b+0x6c>
 8006c8a:	9301      	str	r3, [sp, #4]
 8006c8c:	f1b8 0300 	subs.w	r3, r8, #0
 8006c90:	d027      	beq.n	8006ce2 <__d2b+0x76>
 8006c92:	a802      	add	r0, sp, #8
 8006c94:	f840 3d08 	str.w	r3, [r0, #-8]!
 8006c98:	f7ff fd89 	bl	80067ae <__lo0bits>
 8006c9c:	9900      	ldr	r1, [sp, #0]
 8006c9e:	b1f0      	cbz	r0, 8006cde <__d2b+0x72>
 8006ca0:	9a01      	ldr	r2, [sp, #4]
 8006ca2:	f1c0 0320 	rsb	r3, r0, #32
 8006ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8006caa:	430b      	orrs	r3, r1
 8006cac:	40c2      	lsrs	r2, r0
 8006cae:	617b      	str	r3, [r7, #20]
 8006cb0:	9201      	str	r2, [sp, #4]
 8006cb2:	9b01      	ldr	r3, [sp, #4]
 8006cb4:	61bb      	str	r3, [r7, #24]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	bf14      	ite	ne
 8006cba:	2102      	movne	r1, #2
 8006cbc:	2101      	moveq	r1, #1
 8006cbe:	6139      	str	r1, [r7, #16]
 8006cc0:	b1c4      	cbz	r4, 8006cf4 <__d2b+0x88>
 8006cc2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006cc6:	4404      	add	r4, r0
 8006cc8:	6034      	str	r4, [r6, #0]
 8006cca:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006cce:	6028      	str	r0, [r5, #0]
 8006cd0:	4638      	mov	r0, r7
 8006cd2:	b003      	add	sp, #12
 8006cd4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006cd8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006cdc:	e7d5      	b.n	8006c8a <__d2b+0x1e>
 8006cde:	6179      	str	r1, [r7, #20]
 8006ce0:	e7e7      	b.n	8006cb2 <__d2b+0x46>
 8006ce2:	a801      	add	r0, sp, #4
 8006ce4:	f7ff fd63 	bl	80067ae <__lo0bits>
 8006ce8:	9b01      	ldr	r3, [sp, #4]
 8006cea:	617b      	str	r3, [r7, #20]
 8006cec:	2101      	movs	r1, #1
 8006cee:	6139      	str	r1, [r7, #16]
 8006cf0:	3020      	adds	r0, #32
 8006cf2:	e7e5      	b.n	8006cc0 <__d2b+0x54>
 8006cf4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006cf8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006cfc:	6030      	str	r0, [r6, #0]
 8006cfe:	6918      	ldr	r0, [r3, #16]
 8006d00:	f7ff fd36 	bl	8006770 <__hi0bits>
 8006d04:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006d08:	e7e1      	b.n	8006cce <__d2b+0x62>

08006d0a <__ratio>:
 8006d0a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d0e:	4688      	mov	r8, r1
 8006d10:	4669      	mov	r1, sp
 8006d12:	4681      	mov	r9, r0
 8006d14:	f7ff ff5c 	bl	8006bd0 <__b2d>
 8006d18:	a901      	add	r1, sp, #4
 8006d1a:	4640      	mov	r0, r8
 8006d1c:	ec57 6b10 	vmov	r6, r7, d0
 8006d20:	f7ff ff56 	bl	8006bd0 <__b2d>
 8006d24:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006d28:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006d2c:	eba3 0c02 	sub.w	ip, r3, r2
 8006d30:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006d34:	1a9b      	subs	r3, r3, r2
 8006d36:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006d3a:	ec5b ab10 	vmov	sl, fp, d0
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	bfce      	itee	gt
 8006d42:	463a      	movgt	r2, r7
 8006d44:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006d48:	465a      	movle	r2, fp
 8006d4a:	4659      	mov	r1, fp
 8006d4c:	463d      	mov	r5, r7
 8006d4e:	bfd4      	ite	le
 8006d50:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8006d54:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8006d58:	4630      	mov	r0, r6
 8006d5a:	ee10 2a10 	vmov	r2, s0
 8006d5e:	460b      	mov	r3, r1
 8006d60:	4629      	mov	r1, r5
 8006d62:	f7f9 fdc3 	bl	80008ec <__aeabi_ddiv>
 8006d66:	ec41 0b10 	vmov	d0, r0, r1
 8006d6a:	b003      	add	sp, #12
 8006d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006d70 <__copybits>:
 8006d70:	3901      	subs	r1, #1
 8006d72:	b510      	push	{r4, lr}
 8006d74:	1149      	asrs	r1, r1, #5
 8006d76:	6914      	ldr	r4, [r2, #16]
 8006d78:	3101      	adds	r1, #1
 8006d7a:	f102 0314 	add.w	r3, r2, #20
 8006d7e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006d82:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006d86:	42a3      	cmp	r3, r4
 8006d88:	4602      	mov	r2, r0
 8006d8a:	d303      	bcc.n	8006d94 <__copybits+0x24>
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	428a      	cmp	r2, r1
 8006d90:	d305      	bcc.n	8006d9e <__copybits+0x2e>
 8006d92:	bd10      	pop	{r4, pc}
 8006d94:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d98:	f840 2b04 	str.w	r2, [r0], #4
 8006d9c:	e7f3      	b.n	8006d86 <__copybits+0x16>
 8006d9e:	f842 3b04 	str.w	r3, [r2], #4
 8006da2:	e7f4      	b.n	8006d8e <__copybits+0x1e>

08006da4 <__any_on>:
 8006da4:	f100 0214 	add.w	r2, r0, #20
 8006da8:	6900      	ldr	r0, [r0, #16]
 8006daa:	114b      	asrs	r3, r1, #5
 8006dac:	4298      	cmp	r0, r3
 8006dae:	b510      	push	{r4, lr}
 8006db0:	db11      	blt.n	8006dd6 <__any_on+0x32>
 8006db2:	dd0a      	ble.n	8006dca <__any_on+0x26>
 8006db4:	f011 011f 	ands.w	r1, r1, #31
 8006db8:	d007      	beq.n	8006dca <__any_on+0x26>
 8006dba:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006dbe:	fa24 f001 	lsr.w	r0, r4, r1
 8006dc2:	fa00 f101 	lsl.w	r1, r0, r1
 8006dc6:	428c      	cmp	r4, r1
 8006dc8:	d10b      	bne.n	8006de2 <__any_on+0x3e>
 8006dca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d803      	bhi.n	8006dda <__any_on+0x36>
 8006dd2:	2000      	movs	r0, #0
 8006dd4:	bd10      	pop	{r4, pc}
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	e7f7      	b.n	8006dca <__any_on+0x26>
 8006dda:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006dde:	2900      	cmp	r1, #0
 8006de0:	d0f5      	beq.n	8006dce <__any_on+0x2a>
 8006de2:	2001      	movs	r0, #1
 8006de4:	e7f6      	b.n	8006dd4 <__any_on+0x30>

08006de6 <_calloc_r>:
 8006de6:	b538      	push	{r3, r4, r5, lr}
 8006de8:	fb02 f401 	mul.w	r4, r2, r1
 8006dec:	4621      	mov	r1, r4
 8006dee:	f000 f857 	bl	8006ea0 <_malloc_r>
 8006df2:	4605      	mov	r5, r0
 8006df4:	b118      	cbz	r0, 8006dfe <_calloc_r+0x18>
 8006df6:	4622      	mov	r2, r4
 8006df8:	2100      	movs	r1, #0
 8006dfa:	f7fc fd3c 	bl	8003876 <memset>
 8006dfe:	4628      	mov	r0, r5
 8006e00:	bd38      	pop	{r3, r4, r5, pc}
	...

08006e04 <_free_r>:
 8006e04:	b538      	push	{r3, r4, r5, lr}
 8006e06:	4605      	mov	r5, r0
 8006e08:	2900      	cmp	r1, #0
 8006e0a:	d045      	beq.n	8006e98 <_free_r+0x94>
 8006e0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e10:	1f0c      	subs	r4, r1, #4
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	bfb8      	it	lt
 8006e16:	18e4      	addlt	r4, r4, r3
 8006e18:	f000 fa36 	bl	8007288 <__malloc_lock>
 8006e1c:	4a1f      	ldr	r2, [pc, #124]	; (8006e9c <_free_r+0x98>)
 8006e1e:	6813      	ldr	r3, [r2, #0]
 8006e20:	4610      	mov	r0, r2
 8006e22:	b933      	cbnz	r3, 8006e32 <_free_r+0x2e>
 8006e24:	6063      	str	r3, [r4, #4]
 8006e26:	6014      	str	r4, [r2, #0]
 8006e28:	4628      	mov	r0, r5
 8006e2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e2e:	f000 ba2c 	b.w	800728a <__malloc_unlock>
 8006e32:	42a3      	cmp	r3, r4
 8006e34:	d90c      	bls.n	8006e50 <_free_r+0x4c>
 8006e36:	6821      	ldr	r1, [r4, #0]
 8006e38:	1862      	adds	r2, r4, r1
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	bf04      	itt	eq
 8006e3e:	681a      	ldreq	r2, [r3, #0]
 8006e40:	685b      	ldreq	r3, [r3, #4]
 8006e42:	6063      	str	r3, [r4, #4]
 8006e44:	bf04      	itt	eq
 8006e46:	1852      	addeq	r2, r2, r1
 8006e48:	6022      	streq	r2, [r4, #0]
 8006e4a:	6004      	str	r4, [r0, #0]
 8006e4c:	e7ec      	b.n	8006e28 <_free_r+0x24>
 8006e4e:	4613      	mov	r3, r2
 8006e50:	685a      	ldr	r2, [r3, #4]
 8006e52:	b10a      	cbz	r2, 8006e58 <_free_r+0x54>
 8006e54:	42a2      	cmp	r2, r4
 8006e56:	d9fa      	bls.n	8006e4e <_free_r+0x4a>
 8006e58:	6819      	ldr	r1, [r3, #0]
 8006e5a:	1858      	adds	r0, r3, r1
 8006e5c:	42a0      	cmp	r0, r4
 8006e5e:	d10b      	bne.n	8006e78 <_free_r+0x74>
 8006e60:	6820      	ldr	r0, [r4, #0]
 8006e62:	4401      	add	r1, r0
 8006e64:	1858      	adds	r0, r3, r1
 8006e66:	4282      	cmp	r2, r0
 8006e68:	6019      	str	r1, [r3, #0]
 8006e6a:	d1dd      	bne.n	8006e28 <_free_r+0x24>
 8006e6c:	6810      	ldr	r0, [r2, #0]
 8006e6e:	6852      	ldr	r2, [r2, #4]
 8006e70:	605a      	str	r2, [r3, #4]
 8006e72:	4401      	add	r1, r0
 8006e74:	6019      	str	r1, [r3, #0]
 8006e76:	e7d7      	b.n	8006e28 <_free_r+0x24>
 8006e78:	d902      	bls.n	8006e80 <_free_r+0x7c>
 8006e7a:	230c      	movs	r3, #12
 8006e7c:	602b      	str	r3, [r5, #0]
 8006e7e:	e7d3      	b.n	8006e28 <_free_r+0x24>
 8006e80:	6820      	ldr	r0, [r4, #0]
 8006e82:	1821      	adds	r1, r4, r0
 8006e84:	428a      	cmp	r2, r1
 8006e86:	bf04      	itt	eq
 8006e88:	6811      	ldreq	r1, [r2, #0]
 8006e8a:	6852      	ldreq	r2, [r2, #4]
 8006e8c:	6062      	str	r2, [r4, #4]
 8006e8e:	bf04      	itt	eq
 8006e90:	1809      	addeq	r1, r1, r0
 8006e92:	6021      	streq	r1, [r4, #0]
 8006e94:	605c      	str	r4, [r3, #4]
 8006e96:	e7c7      	b.n	8006e28 <_free_r+0x24>
 8006e98:	bd38      	pop	{r3, r4, r5, pc}
 8006e9a:	bf00      	nop
 8006e9c:	20000200 	.word	0x20000200

08006ea0 <_malloc_r>:
 8006ea0:	b570      	push	{r4, r5, r6, lr}
 8006ea2:	1ccd      	adds	r5, r1, #3
 8006ea4:	f025 0503 	bic.w	r5, r5, #3
 8006ea8:	3508      	adds	r5, #8
 8006eaa:	2d0c      	cmp	r5, #12
 8006eac:	bf38      	it	cc
 8006eae:	250c      	movcc	r5, #12
 8006eb0:	2d00      	cmp	r5, #0
 8006eb2:	4606      	mov	r6, r0
 8006eb4:	db01      	blt.n	8006eba <_malloc_r+0x1a>
 8006eb6:	42a9      	cmp	r1, r5
 8006eb8:	d903      	bls.n	8006ec2 <_malloc_r+0x22>
 8006eba:	230c      	movs	r3, #12
 8006ebc:	6033      	str	r3, [r6, #0]
 8006ebe:	2000      	movs	r0, #0
 8006ec0:	bd70      	pop	{r4, r5, r6, pc}
 8006ec2:	f000 f9e1 	bl	8007288 <__malloc_lock>
 8006ec6:	4a21      	ldr	r2, [pc, #132]	; (8006f4c <_malloc_r+0xac>)
 8006ec8:	6814      	ldr	r4, [r2, #0]
 8006eca:	4621      	mov	r1, r4
 8006ecc:	b991      	cbnz	r1, 8006ef4 <_malloc_r+0x54>
 8006ece:	4c20      	ldr	r4, [pc, #128]	; (8006f50 <_malloc_r+0xb0>)
 8006ed0:	6823      	ldr	r3, [r4, #0]
 8006ed2:	b91b      	cbnz	r3, 8006edc <_malloc_r+0x3c>
 8006ed4:	4630      	mov	r0, r6
 8006ed6:	f000 f98f 	bl	80071f8 <_sbrk_r>
 8006eda:	6020      	str	r0, [r4, #0]
 8006edc:	4629      	mov	r1, r5
 8006ede:	4630      	mov	r0, r6
 8006ee0:	f000 f98a 	bl	80071f8 <_sbrk_r>
 8006ee4:	1c43      	adds	r3, r0, #1
 8006ee6:	d124      	bne.n	8006f32 <_malloc_r+0x92>
 8006ee8:	230c      	movs	r3, #12
 8006eea:	6033      	str	r3, [r6, #0]
 8006eec:	4630      	mov	r0, r6
 8006eee:	f000 f9cc 	bl	800728a <__malloc_unlock>
 8006ef2:	e7e4      	b.n	8006ebe <_malloc_r+0x1e>
 8006ef4:	680b      	ldr	r3, [r1, #0]
 8006ef6:	1b5b      	subs	r3, r3, r5
 8006ef8:	d418      	bmi.n	8006f2c <_malloc_r+0x8c>
 8006efa:	2b0b      	cmp	r3, #11
 8006efc:	d90f      	bls.n	8006f1e <_malloc_r+0x7e>
 8006efe:	600b      	str	r3, [r1, #0]
 8006f00:	50cd      	str	r5, [r1, r3]
 8006f02:	18cc      	adds	r4, r1, r3
 8006f04:	4630      	mov	r0, r6
 8006f06:	f000 f9c0 	bl	800728a <__malloc_unlock>
 8006f0a:	f104 000b 	add.w	r0, r4, #11
 8006f0e:	1d23      	adds	r3, r4, #4
 8006f10:	f020 0007 	bic.w	r0, r0, #7
 8006f14:	1ac3      	subs	r3, r0, r3
 8006f16:	d0d3      	beq.n	8006ec0 <_malloc_r+0x20>
 8006f18:	425a      	negs	r2, r3
 8006f1a:	50e2      	str	r2, [r4, r3]
 8006f1c:	e7d0      	b.n	8006ec0 <_malloc_r+0x20>
 8006f1e:	428c      	cmp	r4, r1
 8006f20:	684b      	ldr	r3, [r1, #4]
 8006f22:	bf16      	itet	ne
 8006f24:	6063      	strne	r3, [r4, #4]
 8006f26:	6013      	streq	r3, [r2, #0]
 8006f28:	460c      	movne	r4, r1
 8006f2a:	e7eb      	b.n	8006f04 <_malloc_r+0x64>
 8006f2c:	460c      	mov	r4, r1
 8006f2e:	6849      	ldr	r1, [r1, #4]
 8006f30:	e7cc      	b.n	8006ecc <_malloc_r+0x2c>
 8006f32:	1cc4      	adds	r4, r0, #3
 8006f34:	f024 0403 	bic.w	r4, r4, #3
 8006f38:	42a0      	cmp	r0, r4
 8006f3a:	d005      	beq.n	8006f48 <_malloc_r+0xa8>
 8006f3c:	1a21      	subs	r1, r4, r0
 8006f3e:	4630      	mov	r0, r6
 8006f40:	f000 f95a 	bl	80071f8 <_sbrk_r>
 8006f44:	3001      	adds	r0, #1
 8006f46:	d0cf      	beq.n	8006ee8 <_malloc_r+0x48>
 8006f48:	6025      	str	r5, [r4, #0]
 8006f4a:	e7db      	b.n	8006f04 <_malloc_r+0x64>
 8006f4c:	20000200 	.word	0x20000200
 8006f50:	20000204 	.word	0x20000204

08006f54 <__ssputs_r>:
 8006f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f58:	688e      	ldr	r6, [r1, #8]
 8006f5a:	429e      	cmp	r6, r3
 8006f5c:	4682      	mov	sl, r0
 8006f5e:	460c      	mov	r4, r1
 8006f60:	4690      	mov	r8, r2
 8006f62:	4699      	mov	r9, r3
 8006f64:	d837      	bhi.n	8006fd6 <__ssputs_r+0x82>
 8006f66:	898a      	ldrh	r2, [r1, #12]
 8006f68:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006f6c:	d031      	beq.n	8006fd2 <__ssputs_r+0x7e>
 8006f6e:	6825      	ldr	r5, [r4, #0]
 8006f70:	6909      	ldr	r1, [r1, #16]
 8006f72:	1a6f      	subs	r7, r5, r1
 8006f74:	6965      	ldr	r5, [r4, #20]
 8006f76:	2302      	movs	r3, #2
 8006f78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006f7c:	fb95 f5f3 	sdiv	r5, r5, r3
 8006f80:	f109 0301 	add.w	r3, r9, #1
 8006f84:	443b      	add	r3, r7
 8006f86:	429d      	cmp	r5, r3
 8006f88:	bf38      	it	cc
 8006f8a:	461d      	movcc	r5, r3
 8006f8c:	0553      	lsls	r3, r2, #21
 8006f8e:	d530      	bpl.n	8006ff2 <__ssputs_r+0x9e>
 8006f90:	4629      	mov	r1, r5
 8006f92:	f7ff ff85 	bl	8006ea0 <_malloc_r>
 8006f96:	4606      	mov	r6, r0
 8006f98:	b950      	cbnz	r0, 8006fb0 <__ssputs_r+0x5c>
 8006f9a:	230c      	movs	r3, #12
 8006f9c:	f8ca 3000 	str.w	r3, [sl]
 8006fa0:	89a3      	ldrh	r3, [r4, #12]
 8006fa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fa6:	81a3      	strh	r3, [r4, #12]
 8006fa8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006fac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fb0:	463a      	mov	r2, r7
 8006fb2:	6921      	ldr	r1, [r4, #16]
 8006fb4:	f7fc fc54 	bl	8003860 <memcpy>
 8006fb8:	89a3      	ldrh	r3, [r4, #12]
 8006fba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006fbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fc2:	81a3      	strh	r3, [r4, #12]
 8006fc4:	6126      	str	r6, [r4, #16]
 8006fc6:	6165      	str	r5, [r4, #20]
 8006fc8:	443e      	add	r6, r7
 8006fca:	1bed      	subs	r5, r5, r7
 8006fcc:	6026      	str	r6, [r4, #0]
 8006fce:	60a5      	str	r5, [r4, #8]
 8006fd0:	464e      	mov	r6, r9
 8006fd2:	454e      	cmp	r6, r9
 8006fd4:	d900      	bls.n	8006fd8 <__ssputs_r+0x84>
 8006fd6:	464e      	mov	r6, r9
 8006fd8:	4632      	mov	r2, r6
 8006fda:	4641      	mov	r1, r8
 8006fdc:	6820      	ldr	r0, [r4, #0]
 8006fde:	f000 f93a 	bl	8007256 <memmove>
 8006fe2:	68a3      	ldr	r3, [r4, #8]
 8006fe4:	1b9b      	subs	r3, r3, r6
 8006fe6:	60a3      	str	r3, [r4, #8]
 8006fe8:	6823      	ldr	r3, [r4, #0]
 8006fea:	441e      	add	r6, r3
 8006fec:	6026      	str	r6, [r4, #0]
 8006fee:	2000      	movs	r0, #0
 8006ff0:	e7dc      	b.n	8006fac <__ssputs_r+0x58>
 8006ff2:	462a      	mov	r2, r5
 8006ff4:	f000 f94a 	bl	800728c <_realloc_r>
 8006ff8:	4606      	mov	r6, r0
 8006ffa:	2800      	cmp	r0, #0
 8006ffc:	d1e2      	bne.n	8006fc4 <__ssputs_r+0x70>
 8006ffe:	6921      	ldr	r1, [r4, #16]
 8007000:	4650      	mov	r0, sl
 8007002:	f7ff feff 	bl	8006e04 <_free_r>
 8007006:	e7c8      	b.n	8006f9a <__ssputs_r+0x46>

08007008 <_svfiprintf_r>:
 8007008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800700c:	461d      	mov	r5, r3
 800700e:	898b      	ldrh	r3, [r1, #12]
 8007010:	061f      	lsls	r7, r3, #24
 8007012:	b09d      	sub	sp, #116	; 0x74
 8007014:	4680      	mov	r8, r0
 8007016:	460c      	mov	r4, r1
 8007018:	4616      	mov	r6, r2
 800701a:	d50f      	bpl.n	800703c <_svfiprintf_r+0x34>
 800701c:	690b      	ldr	r3, [r1, #16]
 800701e:	b96b      	cbnz	r3, 800703c <_svfiprintf_r+0x34>
 8007020:	2140      	movs	r1, #64	; 0x40
 8007022:	f7ff ff3d 	bl	8006ea0 <_malloc_r>
 8007026:	6020      	str	r0, [r4, #0]
 8007028:	6120      	str	r0, [r4, #16]
 800702a:	b928      	cbnz	r0, 8007038 <_svfiprintf_r+0x30>
 800702c:	230c      	movs	r3, #12
 800702e:	f8c8 3000 	str.w	r3, [r8]
 8007032:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007036:	e0c8      	b.n	80071ca <_svfiprintf_r+0x1c2>
 8007038:	2340      	movs	r3, #64	; 0x40
 800703a:	6163      	str	r3, [r4, #20]
 800703c:	2300      	movs	r3, #0
 800703e:	9309      	str	r3, [sp, #36]	; 0x24
 8007040:	2320      	movs	r3, #32
 8007042:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007046:	2330      	movs	r3, #48	; 0x30
 8007048:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800704c:	9503      	str	r5, [sp, #12]
 800704e:	f04f 0b01 	mov.w	fp, #1
 8007052:	4637      	mov	r7, r6
 8007054:	463d      	mov	r5, r7
 8007056:	f815 3b01 	ldrb.w	r3, [r5], #1
 800705a:	b10b      	cbz	r3, 8007060 <_svfiprintf_r+0x58>
 800705c:	2b25      	cmp	r3, #37	; 0x25
 800705e:	d13e      	bne.n	80070de <_svfiprintf_r+0xd6>
 8007060:	ebb7 0a06 	subs.w	sl, r7, r6
 8007064:	d00b      	beq.n	800707e <_svfiprintf_r+0x76>
 8007066:	4653      	mov	r3, sl
 8007068:	4632      	mov	r2, r6
 800706a:	4621      	mov	r1, r4
 800706c:	4640      	mov	r0, r8
 800706e:	f7ff ff71 	bl	8006f54 <__ssputs_r>
 8007072:	3001      	adds	r0, #1
 8007074:	f000 80a4 	beq.w	80071c0 <_svfiprintf_r+0x1b8>
 8007078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800707a:	4453      	add	r3, sl
 800707c:	9309      	str	r3, [sp, #36]	; 0x24
 800707e:	783b      	ldrb	r3, [r7, #0]
 8007080:	2b00      	cmp	r3, #0
 8007082:	f000 809d 	beq.w	80071c0 <_svfiprintf_r+0x1b8>
 8007086:	2300      	movs	r3, #0
 8007088:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800708c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007090:	9304      	str	r3, [sp, #16]
 8007092:	9307      	str	r3, [sp, #28]
 8007094:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007098:	931a      	str	r3, [sp, #104]	; 0x68
 800709a:	462f      	mov	r7, r5
 800709c:	2205      	movs	r2, #5
 800709e:	f817 1b01 	ldrb.w	r1, [r7], #1
 80070a2:	4850      	ldr	r0, [pc, #320]	; (80071e4 <_svfiprintf_r+0x1dc>)
 80070a4:	f7f9 f8ec 	bl	8000280 <memchr>
 80070a8:	9b04      	ldr	r3, [sp, #16]
 80070aa:	b9d0      	cbnz	r0, 80070e2 <_svfiprintf_r+0xda>
 80070ac:	06d9      	lsls	r1, r3, #27
 80070ae:	bf44      	itt	mi
 80070b0:	2220      	movmi	r2, #32
 80070b2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80070b6:	071a      	lsls	r2, r3, #28
 80070b8:	bf44      	itt	mi
 80070ba:	222b      	movmi	r2, #43	; 0x2b
 80070bc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80070c0:	782a      	ldrb	r2, [r5, #0]
 80070c2:	2a2a      	cmp	r2, #42	; 0x2a
 80070c4:	d015      	beq.n	80070f2 <_svfiprintf_r+0xea>
 80070c6:	9a07      	ldr	r2, [sp, #28]
 80070c8:	462f      	mov	r7, r5
 80070ca:	2000      	movs	r0, #0
 80070cc:	250a      	movs	r5, #10
 80070ce:	4639      	mov	r1, r7
 80070d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80070d4:	3b30      	subs	r3, #48	; 0x30
 80070d6:	2b09      	cmp	r3, #9
 80070d8:	d94d      	bls.n	8007176 <_svfiprintf_r+0x16e>
 80070da:	b1b8      	cbz	r0, 800710c <_svfiprintf_r+0x104>
 80070dc:	e00f      	b.n	80070fe <_svfiprintf_r+0xf6>
 80070de:	462f      	mov	r7, r5
 80070e0:	e7b8      	b.n	8007054 <_svfiprintf_r+0x4c>
 80070e2:	4a40      	ldr	r2, [pc, #256]	; (80071e4 <_svfiprintf_r+0x1dc>)
 80070e4:	1a80      	subs	r0, r0, r2
 80070e6:	fa0b f000 	lsl.w	r0, fp, r0
 80070ea:	4318      	orrs	r0, r3
 80070ec:	9004      	str	r0, [sp, #16]
 80070ee:	463d      	mov	r5, r7
 80070f0:	e7d3      	b.n	800709a <_svfiprintf_r+0x92>
 80070f2:	9a03      	ldr	r2, [sp, #12]
 80070f4:	1d11      	adds	r1, r2, #4
 80070f6:	6812      	ldr	r2, [r2, #0]
 80070f8:	9103      	str	r1, [sp, #12]
 80070fa:	2a00      	cmp	r2, #0
 80070fc:	db01      	blt.n	8007102 <_svfiprintf_r+0xfa>
 80070fe:	9207      	str	r2, [sp, #28]
 8007100:	e004      	b.n	800710c <_svfiprintf_r+0x104>
 8007102:	4252      	negs	r2, r2
 8007104:	f043 0302 	orr.w	r3, r3, #2
 8007108:	9207      	str	r2, [sp, #28]
 800710a:	9304      	str	r3, [sp, #16]
 800710c:	783b      	ldrb	r3, [r7, #0]
 800710e:	2b2e      	cmp	r3, #46	; 0x2e
 8007110:	d10c      	bne.n	800712c <_svfiprintf_r+0x124>
 8007112:	787b      	ldrb	r3, [r7, #1]
 8007114:	2b2a      	cmp	r3, #42	; 0x2a
 8007116:	d133      	bne.n	8007180 <_svfiprintf_r+0x178>
 8007118:	9b03      	ldr	r3, [sp, #12]
 800711a:	1d1a      	adds	r2, r3, #4
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	9203      	str	r2, [sp, #12]
 8007120:	2b00      	cmp	r3, #0
 8007122:	bfb8      	it	lt
 8007124:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007128:	3702      	adds	r7, #2
 800712a:	9305      	str	r3, [sp, #20]
 800712c:	4d2e      	ldr	r5, [pc, #184]	; (80071e8 <_svfiprintf_r+0x1e0>)
 800712e:	7839      	ldrb	r1, [r7, #0]
 8007130:	2203      	movs	r2, #3
 8007132:	4628      	mov	r0, r5
 8007134:	f7f9 f8a4 	bl	8000280 <memchr>
 8007138:	b138      	cbz	r0, 800714a <_svfiprintf_r+0x142>
 800713a:	2340      	movs	r3, #64	; 0x40
 800713c:	1b40      	subs	r0, r0, r5
 800713e:	fa03 f000 	lsl.w	r0, r3, r0
 8007142:	9b04      	ldr	r3, [sp, #16]
 8007144:	4303      	orrs	r3, r0
 8007146:	3701      	adds	r7, #1
 8007148:	9304      	str	r3, [sp, #16]
 800714a:	7839      	ldrb	r1, [r7, #0]
 800714c:	4827      	ldr	r0, [pc, #156]	; (80071ec <_svfiprintf_r+0x1e4>)
 800714e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007152:	2206      	movs	r2, #6
 8007154:	1c7e      	adds	r6, r7, #1
 8007156:	f7f9 f893 	bl	8000280 <memchr>
 800715a:	2800      	cmp	r0, #0
 800715c:	d038      	beq.n	80071d0 <_svfiprintf_r+0x1c8>
 800715e:	4b24      	ldr	r3, [pc, #144]	; (80071f0 <_svfiprintf_r+0x1e8>)
 8007160:	bb13      	cbnz	r3, 80071a8 <_svfiprintf_r+0x1a0>
 8007162:	9b03      	ldr	r3, [sp, #12]
 8007164:	3307      	adds	r3, #7
 8007166:	f023 0307 	bic.w	r3, r3, #7
 800716a:	3308      	adds	r3, #8
 800716c:	9303      	str	r3, [sp, #12]
 800716e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007170:	444b      	add	r3, r9
 8007172:	9309      	str	r3, [sp, #36]	; 0x24
 8007174:	e76d      	b.n	8007052 <_svfiprintf_r+0x4a>
 8007176:	fb05 3202 	mla	r2, r5, r2, r3
 800717a:	2001      	movs	r0, #1
 800717c:	460f      	mov	r7, r1
 800717e:	e7a6      	b.n	80070ce <_svfiprintf_r+0xc6>
 8007180:	2300      	movs	r3, #0
 8007182:	3701      	adds	r7, #1
 8007184:	9305      	str	r3, [sp, #20]
 8007186:	4619      	mov	r1, r3
 8007188:	250a      	movs	r5, #10
 800718a:	4638      	mov	r0, r7
 800718c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007190:	3a30      	subs	r2, #48	; 0x30
 8007192:	2a09      	cmp	r2, #9
 8007194:	d903      	bls.n	800719e <_svfiprintf_r+0x196>
 8007196:	2b00      	cmp	r3, #0
 8007198:	d0c8      	beq.n	800712c <_svfiprintf_r+0x124>
 800719a:	9105      	str	r1, [sp, #20]
 800719c:	e7c6      	b.n	800712c <_svfiprintf_r+0x124>
 800719e:	fb05 2101 	mla	r1, r5, r1, r2
 80071a2:	2301      	movs	r3, #1
 80071a4:	4607      	mov	r7, r0
 80071a6:	e7f0      	b.n	800718a <_svfiprintf_r+0x182>
 80071a8:	ab03      	add	r3, sp, #12
 80071aa:	9300      	str	r3, [sp, #0]
 80071ac:	4622      	mov	r2, r4
 80071ae:	4b11      	ldr	r3, [pc, #68]	; (80071f4 <_svfiprintf_r+0x1ec>)
 80071b0:	a904      	add	r1, sp, #16
 80071b2:	4640      	mov	r0, r8
 80071b4:	f7fc fbfc 	bl	80039b0 <_printf_float>
 80071b8:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80071bc:	4681      	mov	r9, r0
 80071be:	d1d6      	bne.n	800716e <_svfiprintf_r+0x166>
 80071c0:	89a3      	ldrh	r3, [r4, #12]
 80071c2:	065b      	lsls	r3, r3, #25
 80071c4:	f53f af35 	bmi.w	8007032 <_svfiprintf_r+0x2a>
 80071c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80071ca:	b01d      	add	sp, #116	; 0x74
 80071cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071d0:	ab03      	add	r3, sp, #12
 80071d2:	9300      	str	r3, [sp, #0]
 80071d4:	4622      	mov	r2, r4
 80071d6:	4b07      	ldr	r3, [pc, #28]	; (80071f4 <_svfiprintf_r+0x1ec>)
 80071d8:	a904      	add	r1, sp, #16
 80071da:	4640      	mov	r0, r8
 80071dc:	f7fc fe9e 	bl	8003f1c <_printf_i>
 80071e0:	e7ea      	b.n	80071b8 <_svfiprintf_r+0x1b0>
 80071e2:	bf00      	nop
 80071e4:	08008894 	.word	0x08008894
 80071e8:	0800889a 	.word	0x0800889a
 80071ec:	0800889e 	.word	0x0800889e
 80071f0:	080039b1 	.word	0x080039b1
 80071f4:	08006f55 	.word	0x08006f55

080071f8 <_sbrk_r>:
 80071f8:	b538      	push	{r3, r4, r5, lr}
 80071fa:	4c06      	ldr	r4, [pc, #24]	; (8007214 <_sbrk_r+0x1c>)
 80071fc:	2300      	movs	r3, #0
 80071fe:	4605      	mov	r5, r0
 8007200:	4608      	mov	r0, r1
 8007202:	6023      	str	r3, [r4, #0]
 8007204:	f7fa fb26 	bl	8001854 <_sbrk>
 8007208:	1c43      	adds	r3, r0, #1
 800720a:	d102      	bne.n	8007212 <_sbrk_r+0x1a>
 800720c:	6823      	ldr	r3, [r4, #0]
 800720e:	b103      	cbz	r3, 8007212 <_sbrk_r+0x1a>
 8007210:	602b      	str	r3, [r5, #0]
 8007212:	bd38      	pop	{r3, r4, r5, pc}
 8007214:	2000020c 	.word	0x2000020c

08007218 <strncmp>:
 8007218:	b510      	push	{r4, lr}
 800721a:	b16a      	cbz	r2, 8007238 <strncmp+0x20>
 800721c:	3901      	subs	r1, #1
 800721e:	1884      	adds	r4, r0, r2
 8007220:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007224:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007228:	4293      	cmp	r3, r2
 800722a:	d103      	bne.n	8007234 <strncmp+0x1c>
 800722c:	42a0      	cmp	r0, r4
 800722e:	d001      	beq.n	8007234 <strncmp+0x1c>
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1f5      	bne.n	8007220 <strncmp+0x8>
 8007234:	1a98      	subs	r0, r3, r2
 8007236:	bd10      	pop	{r4, pc}
 8007238:	4610      	mov	r0, r2
 800723a:	e7fc      	b.n	8007236 <strncmp+0x1e>

0800723c <__ascii_wctomb>:
 800723c:	b149      	cbz	r1, 8007252 <__ascii_wctomb+0x16>
 800723e:	2aff      	cmp	r2, #255	; 0xff
 8007240:	bf85      	ittet	hi
 8007242:	238a      	movhi	r3, #138	; 0x8a
 8007244:	6003      	strhi	r3, [r0, #0]
 8007246:	700a      	strbls	r2, [r1, #0]
 8007248:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800724c:	bf98      	it	ls
 800724e:	2001      	movls	r0, #1
 8007250:	4770      	bx	lr
 8007252:	4608      	mov	r0, r1
 8007254:	4770      	bx	lr

08007256 <memmove>:
 8007256:	4288      	cmp	r0, r1
 8007258:	b510      	push	{r4, lr}
 800725a:	eb01 0302 	add.w	r3, r1, r2
 800725e:	d807      	bhi.n	8007270 <memmove+0x1a>
 8007260:	1e42      	subs	r2, r0, #1
 8007262:	4299      	cmp	r1, r3
 8007264:	d00a      	beq.n	800727c <memmove+0x26>
 8007266:	f811 4b01 	ldrb.w	r4, [r1], #1
 800726a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800726e:	e7f8      	b.n	8007262 <memmove+0xc>
 8007270:	4283      	cmp	r3, r0
 8007272:	d9f5      	bls.n	8007260 <memmove+0xa>
 8007274:	1881      	adds	r1, r0, r2
 8007276:	1ad2      	subs	r2, r2, r3
 8007278:	42d3      	cmn	r3, r2
 800727a:	d100      	bne.n	800727e <memmove+0x28>
 800727c:	bd10      	pop	{r4, pc}
 800727e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007282:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007286:	e7f7      	b.n	8007278 <memmove+0x22>

08007288 <__malloc_lock>:
 8007288:	4770      	bx	lr

0800728a <__malloc_unlock>:
 800728a:	4770      	bx	lr

0800728c <_realloc_r>:
 800728c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800728e:	4607      	mov	r7, r0
 8007290:	4614      	mov	r4, r2
 8007292:	460e      	mov	r6, r1
 8007294:	b921      	cbnz	r1, 80072a0 <_realloc_r+0x14>
 8007296:	4611      	mov	r1, r2
 8007298:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800729c:	f7ff be00 	b.w	8006ea0 <_malloc_r>
 80072a0:	b922      	cbnz	r2, 80072ac <_realloc_r+0x20>
 80072a2:	f7ff fdaf 	bl	8006e04 <_free_r>
 80072a6:	4625      	mov	r5, r4
 80072a8:	4628      	mov	r0, r5
 80072aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072ac:	f000 f814 	bl	80072d8 <_malloc_usable_size_r>
 80072b0:	42a0      	cmp	r0, r4
 80072b2:	d20f      	bcs.n	80072d4 <_realloc_r+0x48>
 80072b4:	4621      	mov	r1, r4
 80072b6:	4638      	mov	r0, r7
 80072b8:	f7ff fdf2 	bl	8006ea0 <_malloc_r>
 80072bc:	4605      	mov	r5, r0
 80072be:	2800      	cmp	r0, #0
 80072c0:	d0f2      	beq.n	80072a8 <_realloc_r+0x1c>
 80072c2:	4631      	mov	r1, r6
 80072c4:	4622      	mov	r2, r4
 80072c6:	f7fc facb 	bl	8003860 <memcpy>
 80072ca:	4631      	mov	r1, r6
 80072cc:	4638      	mov	r0, r7
 80072ce:	f7ff fd99 	bl	8006e04 <_free_r>
 80072d2:	e7e9      	b.n	80072a8 <_realloc_r+0x1c>
 80072d4:	4635      	mov	r5, r6
 80072d6:	e7e7      	b.n	80072a8 <_realloc_r+0x1c>

080072d8 <_malloc_usable_size_r>:
 80072d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072dc:	1f18      	subs	r0, r3, #4
 80072de:	2b00      	cmp	r3, #0
 80072e0:	bfbc      	itt	lt
 80072e2:	580b      	ldrlt	r3, [r1, r0]
 80072e4:	18c0      	addlt	r0, r0, r3
 80072e6:	4770      	bx	lr

080072e8 <pow>:
 80072e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ec:	ed2d 8b04 	vpush	{d8-d9}
 80072f0:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80075c4 <pow+0x2dc>
 80072f4:	b08d      	sub	sp, #52	; 0x34
 80072f6:	ec57 6b10 	vmov	r6, r7, d0
 80072fa:	ec55 4b11 	vmov	r4, r5, d1
 80072fe:	f000 fa0f 	bl	8007720 <__ieee754_pow>
 8007302:	f999 3000 	ldrsb.w	r3, [r9]
 8007306:	9300      	str	r3, [sp, #0]
 8007308:	3301      	adds	r3, #1
 800730a:	eeb0 8a40 	vmov.f32	s16, s0
 800730e:	eef0 8a60 	vmov.f32	s17, s1
 8007312:	46c8      	mov	r8, r9
 8007314:	d05f      	beq.n	80073d6 <pow+0xee>
 8007316:	4622      	mov	r2, r4
 8007318:	462b      	mov	r3, r5
 800731a:	4620      	mov	r0, r4
 800731c:	4629      	mov	r1, r5
 800731e:	f7f9 fc55 	bl	8000bcc <__aeabi_dcmpun>
 8007322:	4683      	mov	fp, r0
 8007324:	2800      	cmp	r0, #0
 8007326:	d156      	bne.n	80073d6 <pow+0xee>
 8007328:	4632      	mov	r2, r6
 800732a:	463b      	mov	r3, r7
 800732c:	4630      	mov	r0, r6
 800732e:	4639      	mov	r1, r7
 8007330:	f7f9 fc4c 	bl	8000bcc <__aeabi_dcmpun>
 8007334:	9001      	str	r0, [sp, #4]
 8007336:	b1e8      	cbz	r0, 8007374 <pow+0x8c>
 8007338:	2200      	movs	r2, #0
 800733a:	2300      	movs	r3, #0
 800733c:	4620      	mov	r0, r4
 800733e:	4629      	mov	r1, r5
 8007340:	f7f9 fc12 	bl	8000b68 <__aeabi_dcmpeq>
 8007344:	2800      	cmp	r0, #0
 8007346:	d046      	beq.n	80073d6 <pow+0xee>
 8007348:	2301      	movs	r3, #1
 800734a:	9302      	str	r3, [sp, #8]
 800734c:	4b96      	ldr	r3, [pc, #600]	; (80075a8 <pow+0x2c0>)
 800734e:	9303      	str	r3, [sp, #12]
 8007350:	4b96      	ldr	r3, [pc, #600]	; (80075ac <pow+0x2c4>)
 8007352:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8007356:	2200      	movs	r2, #0
 8007358:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800735c:	9b00      	ldr	r3, [sp, #0]
 800735e:	2b02      	cmp	r3, #2
 8007360:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007364:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007368:	d033      	beq.n	80073d2 <pow+0xea>
 800736a:	a802      	add	r0, sp, #8
 800736c:	f000 ffaa 	bl	80082c4 <matherr>
 8007370:	bb48      	cbnz	r0, 80073c6 <pow+0xde>
 8007372:	e05d      	b.n	8007430 <pow+0x148>
 8007374:	f04f 0a00 	mov.w	sl, #0
 8007378:	f04f 0b00 	mov.w	fp, #0
 800737c:	4652      	mov	r2, sl
 800737e:	465b      	mov	r3, fp
 8007380:	4630      	mov	r0, r6
 8007382:	4639      	mov	r1, r7
 8007384:	f7f9 fbf0 	bl	8000b68 <__aeabi_dcmpeq>
 8007388:	ec4b ab19 	vmov	d9, sl, fp
 800738c:	2800      	cmp	r0, #0
 800738e:	d054      	beq.n	800743a <pow+0x152>
 8007390:	4652      	mov	r2, sl
 8007392:	465b      	mov	r3, fp
 8007394:	4620      	mov	r0, r4
 8007396:	4629      	mov	r1, r5
 8007398:	f7f9 fbe6 	bl	8000b68 <__aeabi_dcmpeq>
 800739c:	4680      	mov	r8, r0
 800739e:	b318      	cbz	r0, 80073e8 <pow+0x100>
 80073a0:	2301      	movs	r3, #1
 80073a2:	9302      	str	r3, [sp, #8]
 80073a4:	4b80      	ldr	r3, [pc, #512]	; (80075a8 <pow+0x2c0>)
 80073a6:	9303      	str	r3, [sp, #12]
 80073a8:	9b01      	ldr	r3, [sp, #4]
 80073aa:	930a      	str	r3, [sp, #40]	; 0x28
 80073ac:	9b00      	ldr	r3, [sp, #0]
 80073ae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80073b2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80073b6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d0d5      	beq.n	800736a <pow+0x82>
 80073be:	4b7b      	ldr	r3, [pc, #492]	; (80075ac <pow+0x2c4>)
 80073c0:	2200      	movs	r2, #0
 80073c2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80073c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073c8:	b11b      	cbz	r3, 80073d2 <pow+0xea>
 80073ca:	f7fc fa1f 	bl	800380c <__errno>
 80073ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073d0:	6003      	str	r3, [r0, #0]
 80073d2:	ed9d 8b08 	vldr	d8, [sp, #32]
 80073d6:	eeb0 0a48 	vmov.f32	s0, s16
 80073da:	eef0 0a68 	vmov.f32	s1, s17
 80073de:	b00d      	add	sp, #52	; 0x34
 80073e0:	ecbd 8b04 	vpop	{d8-d9}
 80073e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073e8:	ec45 4b10 	vmov	d0, r4, r5
 80073ec:	f000 ff62 	bl	80082b4 <finite>
 80073f0:	2800      	cmp	r0, #0
 80073f2:	d0f0      	beq.n	80073d6 <pow+0xee>
 80073f4:	4652      	mov	r2, sl
 80073f6:	465b      	mov	r3, fp
 80073f8:	4620      	mov	r0, r4
 80073fa:	4629      	mov	r1, r5
 80073fc:	f7f9 fbbe 	bl	8000b7c <__aeabi_dcmplt>
 8007400:	2800      	cmp	r0, #0
 8007402:	d0e8      	beq.n	80073d6 <pow+0xee>
 8007404:	2301      	movs	r3, #1
 8007406:	9302      	str	r3, [sp, #8]
 8007408:	4b67      	ldr	r3, [pc, #412]	; (80075a8 <pow+0x2c0>)
 800740a:	9303      	str	r3, [sp, #12]
 800740c:	f999 3000 	ldrsb.w	r3, [r9]
 8007410:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8007414:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007418:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800741c:	b913      	cbnz	r3, 8007424 <pow+0x13c>
 800741e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007422:	e7a2      	b.n	800736a <pow+0x82>
 8007424:	4962      	ldr	r1, [pc, #392]	; (80075b0 <pow+0x2c8>)
 8007426:	2000      	movs	r0, #0
 8007428:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800742c:	2b02      	cmp	r3, #2
 800742e:	d19c      	bne.n	800736a <pow+0x82>
 8007430:	f7fc f9ec 	bl	800380c <__errno>
 8007434:	2321      	movs	r3, #33	; 0x21
 8007436:	6003      	str	r3, [r0, #0]
 8007438:	e7c5      	b.n	80073c6 <pow+0xde>
 800743a:	eeb0 0a48 	vmov.f32	s0, s16
 800743e:	eef0 0a68 	vmov.f32	s1, s17
 8007442:	f000 ff37 	bl	80082b4 <finite>
 8007446:	9000      	str	r0, [sp, #0]
 8007448:	2800      	cmp	r0, #0
 800744a:	f040 8081 	bne.w	8007550 <pow+0x268>
 800744e:	ec47 6b10 	vmov	d0, r6, r7
 8007452:	f000 ff2f 	bl	80082b4 <finite>
 8007456:	2800      	cmp	r0, #0
 8007458:	d07a      	beq.n	8007550 <pow+0x268>
 800745a:	ec45 4b10 	vmov	d0, r4, r5
 800745e:	f000 ff29 	bl	80082b4 <finite>
 8007462:	2800      	cmp	r0, #0
 8007464:	d074      	beq.n	8007550 <pow+0x268>
 8007466:	ec53 2b18 	vmov	r2, r3, d8
 800746a:	ee18 0a10 	vmov	r0, s16
 800746e:	4619      	mov	r1, r3
 8007470:	f7f9 fbac 	bl	8000bcc <__aeabi_dcmpun>
 8007474:	f999 9000 	ldrsb.w	r9, [r9]
 8007478:	4b4b      	ldr	r3, [pc, #300]	; (80075a8 <pow+0x2c0>)
 800747a:	b1b0      	cbz	r0, 80074aa <pow+0x1c2>
 800747c:	2201      	movs	r2, #1
 800747e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007482:	9b00      	ldr	r3, [sp, #0]
 8007484:	930a      	str	r3, [sp, #40]	; 0x28
 8007486:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800748a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800748e:	f1b9 0f00 	cmp.w	r9, #0
 8007492:	d0c4      	beq.n	800741e <pow+0x136>
 8007494:	4652      	mov	r2, sl
 8007496:	465b      	mov	r3, fp
 8007498:	4650      	mov	r0, sl
 800749a:	4659      	mov	r1, fp
 800749c:	f7f9 fa26 	bl	80008ec <__aeabi_ddiv>
 80074a0:	f1b9 0f02 	cmp.w	r9, #2
 80074a4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80074a8:	e7c1      	b.n	800742e <pow+0x146>
 80074aa:	2203      	movs	r2, #3
 80074ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80074b0:	900a      	str	r0, [sp, #40]	; 0x28
 80074b2:	4629      	mov	r1, r5
 80074b4:	4620      	mov	r0, r4
 80074b6:	2200      	movs	r2, #0
 80074b8:	4b3e      	ldr	r3, [pc, #248]	; (80075b4 <pow+0x2cc>)
 80074ba:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80074be:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80074c2:	f7f9 f8e9 	bl	8000698 <__aeabi_dmul>
 80074c6:	4604      	mov	r4, r0
 80074c8:	460d      	mov	r5, r1
 80074ca:	f1b9 0f00 	cmp.w	r9, #0
 80074ce:	d124      	bne.n	800751a <pow+0x232>
 80074d0:	4b39      	ldr	r3, [pc, #228]	; (80075b8 <pow+0x2d0>)
 80074d2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80074d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80074da:	4630      	mov	r0, r6
 80074dc:	4652      	mov	r2, sl
 80074de:	465b      	mov	r3, fp
 80074e0:	4639      	mov	r1, r7
 80074e2:	f7f9 fb4b 	bl	8000b7c <__aeabi_dcmplt>
 80074e6:	2800      	cmp	r0, #0
 80074e8:	d056      	beq.n	8007598 <pow+0x2b0>
 80074ea:	ec45 4b10 	vmov	d0, r4, r5
 80074ee:	f000 fef3 	bl	80082d8 <rint>
 80074f2:	4622      	mov	r2, r4
 80074f4:	462b      	mov	r3, r5
 80074f6:	ec51 0b10 	vmov	r0, r1, d0
 80074fa:	f7f9 fb35 	bl	8000b68 <__aeabi_dcmpeq>
 80074fe:	b920      	cbnz	r0, 800750a <pow+0x222>
 8007500:	4b2e      	ldr	r3, [pc, #184]	; (80075bc <pow+0x2d4>)
 8007502:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8007506:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800750a:	f998 3000 	ldrsb.w	r3, [r8]
 800750e:	2b02      	cmp	r3, #2
 8007510:	d142      	bne.n	8007598 <pow+0x2b0>
 8007512:	f7fc f97b 	bl	800380c <__errno>
 8007516:	2322      	movs	r3, #34	; 0x22
 8007518:	e78d      	b.n	8007436 <pow+0x14e>
 800751a:	4b29      	ldr	r3, [pc, #164]	; (80075c0 <pow+0x2d8>)
 800751c:	2200      	movs	r2, #0
 800751e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007522:	4630      	mov	r0, r6
 8007524:	4652      	mov	r2, sl
 8007526:	465b      	mov	r3, fp
 8007528:	4639      	mov	r1, r7
 800752a:	f7f9 fb27 	bl	8000b7c <__aeabi_dcmplt>
 800752e:	2800      	cmp	r0, #0
 8007530:	d0eb      	beq.n	800750a <pow+0x222>
 8007532:	ec45 4b10 	vmov	d0, r4, r5
 8007536:	f000 fecf 	bl	80082d8 <rint>
 800753a:	4622      	mov	r2, r4
 800753c:	462b      	mov	r3, r5
 800753e:	ec51 0b10 	vmov	r0, r1, d0
 8007542:	f7f9 fb11 	bl	8000b68 <__aeabi_dcmpeq>
 8007546:	2800      	cmp	r0, #0
 8007548:	d1df      	bne.n	800750a <pow+0x222>
 800754a:	2200      	movs	r2, #0
 800754c:	4b18      	ldr	r3, [pc, #96]	; (80075b0 <pow+0x2c8>)
 800754e:	e7da      	b.n	8007506 <pow+0x21e>
 8007550:	2200      	movs	r2, #0
 8007552:	2300      	movs	r3, #0
 8007554:	ec51 0b18 	vmov	r0, r1, d8
 8007558:	f7f9 fb06 	bl	8000b68 <__aeabi_dcmpeq>
 800755c:	2800      	cmp	r0, #0
 800755e:	f43f af3a 	beq.w	80073d6 <pow+0xee>
 8007562:	ec47 6b10 	vmov	d0, r6, r7
 8007566:	f000 fea5 	bl	80082b4 <finite>
 800756a:	2800      	cmp	r0, #0
 800756c:	f43f af33 	beq.w	80073d6 <pow+0xee>
 8007570:	ec45 4b10 	vmov	d0, r4, r5
 8007574:	f000 fe9e 	bl	80082b4 <finite>
 8007578:	2800      	cmp	r0, #0
 800757a:	f43f af2c 	beq.w	80073d6 <pow+0xee>
 800757e:	2304      	movs	r3, #4
 8007580:	9302      	str	r3, [sp, #8]
 8007582:	4b09      	ldr	r3, [pc, #36]	; (80075a8 <pow+0x2c0>)
 8007584:	9303      	str	r3, [sp, #12]
 8007586:	2300      	movs	r3, #0
 8007588:	930a      	str	r3, [sp, #40]	; 0x28
 800758a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800758e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007592:	ed8d 9b08 	vstr	d9, [sp, #32]
 8007596:	e7b8      	b.n	800750a <pow+0x222>
 8007598:	a802      	add	r0, sp, #8
 800759a:	f000 fe93 	bl	80082c4 <matherr>
 800759e:	2800      	cmp	r0, #0
 80075a0:	f47f af11 	bne.w	80073c6 <pow+0xde>
 80075a4:	e7b5      	b.n	8007512 <pow+0x22a>
 80075a6:	bf00      	nop
 80075a8:	080089a6 	.word	0x080089a6
 80075ac:	3ff00000 	.word	0x3ff00000
 80075b0:	fff00000 	.word	0xfff00000
 80075b4:	3fe00000 	.word	0x3fe00000
 80075b8:	47efffff 	.word	0x47efffff
 80075bc:	c7efffff 	.word	0xc7efffff
 80075c0:	7ff00000 	.word	0x7ff00000
 80075c4:	200001dc 	.word	0x200001dc

080075c8 <sqrt>:
 80075c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80075cc:	ed2d 8b02 	vpush	{d8}
 80075d0:	b08b      	sub	sp, #44	; 0x2c
 80075d2:	ec55 4b10 	vmov	r4, r5, d0
 80075d6:	f000 fdb1 	bl	800813c <__ieee754_sqrt>
 80075da:	4b26      	ldr	r3, [pc, #152]	; (8007674 <sqrt+0xac>)
 80075dc:	eeb0 8a40 	vmov.f32	s16, s0
 80075e0:	eef0 8a60 	vmov.f32	s17, s1
 80075e4:	f993 6000 	ldrsb.w	r6, [r3]
 80075e8:	1c73      	adds	r3, r6, #1
 80075ea:	d02a      	beq.n	8007642 <sqrt+0x7a>
 80075ec:	4622      	mov	r2, r4
 80075ee:	462b      	mov	r3, r5
 80075f0:	4620      	mov	r0, r4
 80075f2:	4629      	mov	r1, r5
 80075f4:	f7f9 faea 	bl	8000bcc <__aeabi_dcmpun>
 80075f8:	4607      	mov	r7, r0
 80075fa:	bb10      	cbnz	r0, 8007642 <sqrt+0x7a>
 80075fc:	f04f 0800 	mov.w	r8, #0
 8007600:	f04f 0900 	mov.w	r9, #0
 8007604:	4642      	mov	r2, r8
 8007606:	464b      	mov	r3, r9
 8007608:	4620      	mov	r0, r4
 800760a:	4629      	mov	r1, r5
 800760c:	f7f9 fab6 	bl	8000b7c <__aeabi_dcmplt>
 8007610:	b1b8      	cbz	r0, 8007642 <sqrt+0x7a>
 8007612:	2301      	movs	r3, #1
 8007614:	9300      	str	r3, [sp, #0]
 8007616:	4b18      	ldr	r3, [pc, #96]	; (8007678 <sqrt+0xb0>)
 8007618:	9301      	str	r3, [sp, #4]
 800761a:	9708      	str	r7, [sp, #32]
 800761c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8007620:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007624:	b9b6      	cbnz	r6, 8007654 <sqrt+0x8c>
 8007626:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800762a:	4668      	mov	r0, sp
 800762c:	f000 fe4a 	bl	80082c4 <matherr>
 8007630:	b1d0      	cbz	r0, 8007668 <sqrt+0xa0>
 8007632:	9b08      	ldr	r3, [sp, #32]
 8007634:	b11b      	cbz	r3, 800763e <sqrt+0x76>
 8007636:	f7fc f8e9 	bl	800380c <__errno>
 800763a:	9b08      	ldr	r3, [sp, #32]
 800763c:	6003      	str	r3, [r0, #0]
 800763e:	ed9d 8b06 	vldr	d8, [sp, #24]
 8007642:	eeb0 0a48 	vmov.f32	s0, s16
 8007646:	eef0 0a68 	vmov.f32	s1, s17
 800764a:	b00b      	add	sp, #44	; 0x2c
 800764c:	ecbd 8b02 	vpop	{d8}
 8007650:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007654:	4642      	mov	r2, r8
 8007656:	464b      	mov	r3, r9
 8007658:	4640      	mov	r0, r8
 800765a:	4649      	mov	r1, r9
 800765c:	f7f9 f946 	bl	80008ec <__aeabi_ddiv>
 8007660:	2e02      	cmp	r6, #2
 8007662:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007666:	d1e0      	bne.n	800762a <sqrt+0x62>
 8007668:	f7fc f8d0 	bl	800380c <__errno>
 800766c:	2321      	movs	r3, #33	; 0x21
 800766e:	6003      	str	r3, [r0, #0]
 8007670:	e7df      	b.n	8007632 <sqrt+0x6a>
 8007672:	bf00      	nop
 8007674:	200001dc 	.word	0x200001dc
 8007678:	080089aa 	.word	0x080089aa

0800767c <sqrtf>:
 800767c:	b510      	push	{r4, lr}
 800767e:	ed2d 8b02 	vpush	{d8}
 8007682:	b08a      	sub	sp, #40	; 0x28
 8007684:	eeb0 8a40 	vmov.f32	s16, s0
 8007688:	f000 fe08 	bl	800829c <__ieee754_sqrtf>
 800768c:	4b21      	ldr	r3, [pc, #132]	; (8007714 <sqrtf+0x98>)
 800768e:	f993 4000 	ldrsb.w	r4, [r3]
 8007692:	1c63      	adds	r3, r4, #1
 8007694:	d02c      	beq.n	80076f0 <sqrtf+0x74>
 8007696:	eeb4 8a48 	vcmp.f32	s16, s16
 800769a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800769e:	d627      	bvs.n	80076f0 <sqrtf+0x74>
 80076a0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80076a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076a8:	d522      	bpl.n	80076f0 <sqrtf+0x74>
 80076aa:	2301      	movs	r3, #1
 80076ac:	9300      	str	r3, [sp, #0]
 80076ae:	4b1a      	ldr	r3, [pc, #104]	; (8007718 <sqrtf+0x9c>)
 80076b0:	9301      	str	r3, [sp, #4]
 80076b2:	ee18 0a10 	vmov	r0, s16
 80076b6:	2300      	movs	r3, #0
 80076b8:	9308      	str	r3, [sp, #32]
 80076ba:	f7f8 ff95 	bl	80005e8 <__aeabi_f2d>
 80076be:	2200      	movs	r2, #0
 80076c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80076c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076c8:	2300      	movs	r3, #0
 80076ca:	b9ac      	cbnz	r4, 80076f8 <sqrtf+0x7c>
 80076cc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80076d0:	4668      	mov	r0, sp
 80076d2:	f000 fdf7 	bl	80082c4 <matherr>
 80076d6:	b1b8      	cbz	r0, 8007708 <sqrtf+0x8c>
 80076d8:	9b08      	ldr	r3, [sp, #32]
 80076da:	b11b      	cbz	r3, 80076e4 <sqrtf+0x68>
 80076dc:	f7fc f896 	bl	800380c <__errno>
 80076e0:	9b08      	ldr	r3, [sp, #32]
 80076e2:	6003      	str	r3, [r0, #0]
 80076e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076e8:	f7f9 face 	bl	8000c88 <__aeabi_d2f>
 80076ec:	ee00 0a10 	vmov	s0, r0
 80076f0:	b00a      	add	sp, #40	; 0x28
 80076f2:	ecbd 8b02 	vpop	{d8}
 80076f6:	bd10      	pop	{r4, pc}
 80076f8:	4610      	mov	r0, r2
 80076fa:	4619      	mov	r1, r3
 80076fc:	f7f9 f8f6 	bl	80008ec <__aeabi_ddiv>
 8007700:	2c02      	cmp	r4, #2
 8007702:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007706:	d1e3      	bne.n	80076d0 <sqrtf+0x54>
 8007708:	f7fc f880 	bl	800380c <__errno>
 800770c:	2321      	movs	r3, #33	; 0x21
 800770e:	6003      	str	r3, [r0, #0]
 8007710:	e7e2      	b.n	80076d8 <sqrtf+0x5c>
 8007712:	bf00      	nop
 8007714:	200001dc 	.word	0x200001dc
 8007718:	080089af 	.word	0x080089af
 800771c:	00000000 	.word	0x00000000

08007720 <__ieee754_pow>:
 8007720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007724:	b091      	sub	sp, #68	; 0x44
 8007726:	ed8d 1b00 	vstr	d1, [sp]
 800772a:	e9dd 2900 	ldrd	r2, r9, [sp]
 800772e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8007732:	ea58 0302 	orrs.w	r3, r8, r2
 8007736:	ec57 6b10 	vmov	r6, r7, d0
 800773a:	f000 84be 	beq.w	80080ba <__ieee754_pow+0x99a>
 800773e:	4b7a      	ldr	r3, [pc, #488]	; (8007928 <__ieee754_pow+0x208>)
 8007740:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8007744:	429c      	cmp	r4, r3
 8007746:	463d      	mov	r5, r7
 8007748:	ee10 aa10 	vmov	sl, s0
 800774c:	dc09      	bgt.n	8007762 <__ieee754_pow+0x42>
 800774e:	d103      	bne.n	8007758 <__ieee754_pow+0x38>
 8007750:	b93e      	cbnz	r6, 8007762 <__ieee754_pow+0x42>
 8007752:	45a0      	cmp	r8, r4
 8007754:	dc0d      	bgt.n	8007772 <__ieee754_pow+0x52>
 8007756:	e001      	b.n	800775c <__ieee754_pow+0x3c>
 8007758:	4598      	cmp	r8, r3
 800775a:	dc02      	bgt.n	8007762 <__ieee754_pow+0x42>
 800775c:	4598      	cmp	r8, r3
 800775e:	d10e      	bne.n	800777e <__ieee754_pow+0x5e>
 8007760:	b16a      	cbz	r2, 800777e <__ieee754_pow+0x5e>
 8007762:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8007766:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800776a:	ea54 030a 	orrs.w	r3, r4, sl
 800776e:	f000 84a4 	beq.w	80080ba <__ieee754_pow+0x99a>
 8007772:	486e      	ldr	r0, [pc, #440]	; (800792c <__ieee754_pow+0x20c>)
 8007774:	b011      	add	sp, #68	; 0x44
 8007776:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800777a:	f000 bda5 	b.w	80082c8 <nan>
 800777e:	2d00      	cmp	r5, #0
 8007780:	da53      	bge.n	800782a <__ieee754_pow+0x10a>
 8007782:	4b6b      	ldr	r3, [pc, #428]	; (8007930 <__ieee754_pow+0x210>)
 8007784:	4598      	cmp	r8, r3
 8007786:	dc4d      	bgt.n	8007824 <__ieee754_pow+0x104>
 8007788:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800778c:	4598      	cmp	r8, r3
 800778e:	dd4c      	ble.n	800782a <__ieee754_pow+0x10a>
 8007790:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007794:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007798:	2b14      	cmp	r3, #20
 800779a:	dd26      	ble.n	80077ea <__ieee754_pow+0xca>
 800779c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80077a0:	fa22 f103 	lsr.w	r1, r2, r3
 80077a4:	fa01 f303 	lsl.w	r3, r1, r3
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d13e      	bne.n	800782a <__ieee754_pow+0x10a>
 80077ac:	f001 0101 	and.w	r1, r1, #1
 80077b0:	f1c1 0b02 	rsb	fp, r1, #2
 80077b4:	2a00      	cmp	r2, #0
 80077b6:	d15b      	bne.n	8007870 <__ieee754_pow+0x150>
 80077b8:	4b5b      	ldr	r3, [pc, #364]	; (8007928 <__ieee754_pow+0x208>)
 80077ba:	4598      	cmp	r8, r3
 80077bc:	d124      	bne.n	8007808 <__ieee754_pow+0xe8>
 80077be:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80077c2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80077c6:	ea53 030a 	orrs.w	r3, r3, sl
 80077ca:	f000 8476 	beq.w	80080ba <__ieee754_pow+0x99a>
 80077ce:	4b59      	ldr	r3, [pc, #356]	; (8007934 <__ieee754_pow+0x214>)
 80077d0:	429c      	cmp	r4, r3
 80077d2:	dd2d      	ble.n	8007830 <__ieee754_pow+0x110>
 80077d4:	f1b9 0f00 	cmp.w	r9, #0
 80077d8:	f280 8473 	bge.w	80080c2 <__ieee754_pow+0x9a2>
 80077dc:	2000      	movs	r0, #0
 80077de:	2100      	movs	r1, #0
 80077e0:	ec41 0b10 	vmov	d0, r0, r1
 80077e4:	b011      	add	sp, #68	; 0x44
 80077e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077ea:	2a00      	cmp	r2, #0
 80077ec:	d13e      	bne.n	800786c <__ieee754_pow+0x14c>
 80077ee:	f1c3 0314 	rsb	r3, r3, #20
 80077f2:	fa48 f103 	asr.w	r1, r8, r3
 80077f6:	fa01 f303 	lsl.w	r3, r1, r3
 80077fa:	4543      	cmp	r3, r8
 80077fc:	f040 8469 	bne.w	80080d2 <__ieee754_pow+0x9b2>
 8007800:	f001 0101 	and.w	r1, r1, #1
 8007804:	f1c1 0b02 	rsb	fp, r1, #2
 8007808:	4b4b      	ldr	r3, [pc, #300]	; (8007938 <__ieee754_pow+0x218>)
 800780a:	4598      	cmp	r8, r3
 800780c:	d118      	bne.n	8007840 <__ieee754_pow+0x120>
 800780e:	f1b9 0f00 	cmp.w	r9, #0
 8007812:	f280 845a 	bge.w	80080ca <__ieee754_pow+0x9aa>
 8007816:	4948      	ldr	r1, [pc, #288]	; (8007938 <__ieee754_pow+0x218>)
 8007818:	4632      	mov	r2, r6
 800781a:	463b      	mov	r3, r7
 800781c:	2000      	movs	r0, #0
 800781e:	f7f9 f865 	bl	80008ec <__aeabi_ddiv>
 8007822:	e7dd      	b.n	80077e0 <__ieee754_pow+0xc0>
 8007824:	f04f 0b02 	mov.w	fp, #2
 8007828:	e7c4      	b.n	80077b4 <__ieee754_pow+0x94>
 800782a:	f04f 0b00 	mov.w	fp, #0
 800782e:	e7c1      	b.n	80077b4 <__ieee754_pow+0x94>
 8007830:	f1b9 0f00 	cmp.w	r9, #0
 8007834:	dad2      	bge.n	80077dc <__ieee754_pow+0xbc>
 8007836:	e9dd 0300 	ldrd	r0, r3, [sp]
 800783a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800783e:	e7cf      	b.n	80077e0 <__ieee754_pow+0xc0>
 8007840:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8007844:	d106      	bne.n	8007854 <__ieee754_pow+0x134>
 8007846:	4632      	mov	r2, r6
 8007848:	463b      	mov	r3, r7
 800784a:	4610      	mov	r0, r2
 800784c:	4619      	mov	r1, r3
 800784e:	f7f8 ff23 	bl	8000698 <__aeabi_dmul>
 8007852:	e7c5      	b.n	80077e0 <__ieee754_pow+0xc0>
 8007854:	4b39      	ldr	r3, [pc, #228]	; (800793c <__ieee754_pow+0x21c>)
 8007856:	4599      	cmp	r9, r3
 8007858:	d10a      	bne.n	8007870 <__ieee754_pow+0x150>
 800785a:	2d00      	cmp	r5, #0
 800785c:	db08      	blt.n	8007870 <__ieee754_pow+0x150>
 800785e:	ec47 6b10 	vmov	d0, r6, r7
 8007862:	b011      	add	sp, #68	; 0x44
 8007864:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007868:	f000 bc68 	b.w	800813c <__ieee754_sqrt>
 800786c:	f04f 0b00 	mov.w	fp, #0
 8007870:	ec47 6b10 	vmov	d0, r6, r7
 8007874:	f000 fd15 	bl	80082a2 <fabs>
 8007878:	ec51 0b10 	vmov	r0, r1, d0
 800787c:	f1ba 0f00 	cmp.w	sl, #0
 8007880:	d127      	bne.n	80078d2 <__ieee754_pow+0x1b2>
 8007882:	b124      	cbz	r4, 800788e <__ieee754_pow+0x16e>
 8007884:	4b2c      	ldr	r3, [pc, #176]	; (8007938 <__ieee754_pow+0x218>)
 8007886:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800788a:	429a      	cmp	r2, r3
 800788c:	d121      	bne.n	80078d2 <__ieee754_pow+0x1b2>
 800788e:	f1b9 0f00 	cmp.w	r9, #0
 8007892:	da05      	bge.n	80078a0 <__ieee754_pow+0x180>
 8007894:	4602      	mov	r2, r0
 8007896:	460b      	mov	r3, r1
 8007898:	2000      	movs	r0, #0
 800789a:	4927      	ldr	r1, [pc, #156]	; (8007938 <__ieee754_pow+0x218>)
 800789c:	f7f9 f826 	bl	80008ec <__aeabi_ddiv>
 80078a0:	2d00      	cmp	r5, #0
 80078a2:	da9d      	bge.n	80077e0 <__ieee754_pow+0xc0>
 80078a4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80078a8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80078ac:	ea54 030b 	orrs.w	r3, r4, fp
 80078b0:	d108      	bne.n	80078c4 <__ieee754_pow+0x1a4>
 80078b2:	4602      	mov	r2, r0
 80078b4:	460b      	mov	r3, r1
 80078b6:	4610      	mov	r0, r2
 80078b8:	4619      	mov	r1, r3
 80078ba:	f7f8 fd35 	bl	8000328 <__aeabi_dsub>
 80078be:	4602      	mov	r2, r0
 80078c0:	460b      	mov	r3, r1
 80078c2:	e7ac      	b.n	800781e <__ieee754_pow+0xfe>
 80078c4:	f1bb 0f01 	cmp.w	fp, #1
 80078c8:	d18a      	bne.n	80077e0 <__ieee754_pow+0xc0>
 80078ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80078ce:	4619      	mov	r1, r3
 80078d0:	e786      	b.n	80077e0 <__ieee754_pow+0xc0>
 80078d2:	0fed      	lsrs	r5, r5, #31
 80078d4:	1e6b      	subs	r3, r5, #1
 80078d6:	930d      	str	r3, [sp, #52]	; 0x34
 80078d8:	ea5b 0303 	orrs.w	r3, fp, r3
 80078dc:	d102      	bne.n	80078e4 <__ieee754_pow+0x1c4>
 80078de:	4632      	mov	r2, r6
 80078e0:	463b      	mov	r3, r7
 80078e2:	e7e8      	b.n	80078b6 <__ieee754_pow+0x196>
 80078e4:	4b16      	ldr	r3, [pc, #88]	; (8007940 <__ieee754_pow+0x220>)
 80078e6:	4598      	cmp	r8, r3
 80078e8:	f340 80fe 	ble.w	8007ae8 <__ieee754_pow+0x3c8>
 80078ec:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80078f0:	4598      	cmp	r8, r3
 80078f2:	dd0a      	ble.n	800790a <__ieee754_pow+0x1ea>
 80078f4:	4b0f      	ldr	r3, [pc, #60]	; (8007934 <__ieee754_pow+0x214>)
 80078f6:	429c      	cmp	r4, r3
 80078f8:	dc0d      	bgt.n	8007916 <__ieee754_pow+0x1f6>
 80078fa:	f1b9 0f00 	cmp.w	r9, #0
 80078fe:	f6bf af6d 	bge.w	80077dc <__ieee754_pow+0xbc>
 8007902:	a307      	add	r3, pc, #28	; (adr r3, 8007920 <__ieee754_pow+0x200>)
 8007904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007908:	e79f      	b.n	800784a <__ieee754_pow+0x12a>
 800790a:	4b0e      	ldr	r3, [pc, #56]	; (8007944 <__ieee754_pow+0x224>)
 800790c:	429c      	cmp	r4, r3
 800790e:	ddf4      	ble.n	80078fa <__ieee754_pow+0x1da>
 8007910:	4b09      	ldr	r3, [pc, #36]	; (8007938 <__ieee754_pow+0x218>)
 8007912:	429c      	cmp	r4, r3
 8007914:	dd18      	ble.n	8007948 <__ieee754_pow+0x228>
 8007916:	f1b9 0f00 	cmp.w	r9, #0
 800791a:	dcf2      	bgt.n	8007902 <__ieee754_pow+0x1e2>
 800791c:	e75e      	b.n	80077dc <__ieee754_pow+0xbc>
 800791e:	bf00      	nop
 8007920:	8800759c 	.word	0x8800759c
 8007924:	7e37e43c 	.word	0x7e37e43c
 8007928:	7ff00000 	.word	0x7ff00000
 800792c:	08008899 	.word	0x08008899
 8007930:	433fffff 	.word	0x433fffff
 8007934:	3fefffff 	.word	0x3fefffff
 8007938:	3ff00000 	.word	0x3ff00000
 800793c:	3fe00000 	.word	0x3fe00000
 8007940:	41e00000 	.word	0x41e00000
 8007944:	3feffffe 	.word	0x3feffffe
 8007948:	2200      	movs	r2, #0
 800794a:	4b63      	ldr	r3, [pc, #396]	; (8007ad8 <__ieee754_pow+0x3b8>)
 800794c:	f7f8 fcec 	bl	8000328 <__aeabi_dsub>
 8007950:	a355      	add	r3, pc, #340	; (adr r3, 8007aa8 <__ieee754_pow+0x388>)
 8007952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007956:	4604      	mov	r4, r0
 8007958:	460d      	mov	r5, r1
 800795a:	f7f8 fe9d 	bl	8000698 <__aeabi_dmul>
 800795e:	a354      	add	r3, pc, #336	; (adr r3, 8007ab0 <__ieee754_pow+0x390>)
 8007960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007964:	4606      	mov	r6, r0
 8007966:	460f      	mov	r7, r1
 8007968:	4620      	mov	r0, r4
 800796a:	4629      	mov	r1, r5
 800796c:	f7f8 fe94 	bl	8000698 <__aeabi_dmul>
 8007970:	2200      	movs	r2, #0
 8007972:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007976:	4b59      	ldr	r3, [pc, #356]	; (8007adc <__ieee754_pow+0x3bc>)
 8007978:	4620      	mov	r0, r4
 800797a:	4629      	mov	r1, r5
 800797c:	f7f8 fe8c 	bl	8000698 <__aeabi_dmul>
 8007980:	4602      	mov	r2, r0
 8007982:	460b      	mov	r3, r1
 8007984:	a14c      	add	r1, pc, #304	; (adr r1, 8007ab8 <__ieee754_pow+0x398>)
 8007986:	e9d1 0100 	ldrd	r0, r1, [r1]
 800798a:	f7f8 fccd 	bl	8000328 <__aeabi_dsub>
 800798e:	4622      	mov	r2, r4
 8007990:	462b      	mov	r3, r5
 8007992:	f7f8 fe81 	bl	8000698 <__aeabi_dmul>
 8007996:	4602      	mov	r2, r0
 8007998:	460b      	mov	r3, r1
 800799a:	2000      	movs	r0, #0
 800799c:	4950      	ldr	r1, [pc, #320]	; (8007ae0 <__ieee754_pow+0x3c0>)
 800799e:	f7f8 fcc3 	bl	8000328 <__aeabi_dsub>
 80079a2:	4622      	mov	r2, r4
 80079a4:	462b      	mov	r3, r5
 80079a6:	4680      	mov	r8, r0
 80079a8:	4689      	mov	r9, r1
 80079aa:	4620      	mov	r0, r4
 80079ac:	4629      	mov	r1, r5
 80079ae:	f7f8 fe73 	bl	8000698 <__aeabi_dmul>
 80079b2:	4602      	mov	r2, r0
 80079b4:	460b      	mov	r3, r1
 80079b6:	4640      	mov	r0, r8
 80079b8:	4649      	mov	r1, r9
 80079ba:	f7f8 fe6d 	bl	8000698 <__aeabi_dmul>
 80079be:	a340      	add	r3, pc, #256	; (adr r3, 8007ac0 <__ieee754_pow+0x3a0>)
 80079c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c4:	f7f8 fe68 	bl	8000698 <__aeabi_dmul>
 80079c8:	4602      	mov	r2, r0
 80079ca:	460b      	mov	r3, r1
 80079cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079d0:	f7f8 fcaa 	bl	8000328 <__aeabi_dsub>
 80079d4:	4602      	mov	r2, r0
 80079d6:	460b      	mov	r3, r1
 80079d8:	4604      	mov	r4, r0
 80079da:	460d      	mov	r5, r1
 80079dc:	4630      	mov	r0, r6
 80079de:	4639      	mov	r1, r7
 80079e0:	f7f8 fca4 	bl	800032c <__adddf3>
 80079e4:	2000      	movs	r0, #0
 80079e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079ea:	4632      	mov	r2, r6
 80079ec:	463b      	mov	r3, r7
 80079ee:	f7f8 fc9b 	bl	8000328 <__aeabi_dsub>
 80079f2:	4602      	mov	r2, r0
 80079f4:	460b      	mov	r3, r1
 80079f6:	4620      	mov	r0, r4
 80079f8:	4629      	mov	r1, r5
 80079fa:	f7f8 fc95 	bl	8000328 <__aeabi_dsub>
 80079fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a00:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8007a04:	4313      	orrs	r3, r2
 8007a06:	4606      	mov	r6, r0
 8007a08:	460f      	mov	r7, r1
 8007a0a:	f040 81eb 	bne.w	8007de4 <__ieee754_pow+0x6c4>
 8007a0e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8007ac8 <__ieee754_pow+0x3a8>
 8007a12:	e9dd 4500 	ldrd	r4, r5, [sp]
 8007a16:	2400      	movs	r4, #0
 8007a18:	4622      	mov	r2, r4
 8007a1a:	462b      	mov	r3, r5
 8007a1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a20:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007a24:	f7f8 fc80 	bl	8000328 <__aeabi_dsub>
 8007a28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a2c:	f7f8 fe34 	bl	8000698 <__aeabi_dmul>
 8007a30:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a34:	4680      	mov	r8, r0
 8007a36:	4689      	mov	r9, r1
 8007a38:	4630      	mov	r0, r6
 8007a3a:	4639      	mov	r1, r7
 8007a3c:	f7f8 fe2c 	bl	8000698 <__aeabi_dmul>
 8007a40:	4602      	mov	r2, r0
 8007a42:	460b      	mov	r3, r1
 8007a44:	4640      	mov	r0, r8
 8007a46:	4649      	mov	r1, r9
 8007a48:	f7f8 fc70 	bl	800032c <__adddf3>
 8007a4c:	4622      	mov	r2, r4
 8007a4e:	462b      	mov	r3, r5
 8007a50:	4680      	mov	r8, r0
 8007a52:	4689      	mov	r9, r1
 8007a54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a58:	f7f8 fe1e 	bl	8000698 <__aeabi_dmul>
 8007a5c:	460b      	mov	r3, r1
 8007a5e:	4604      	mov	r4, r0
 8007a60:	460d      	mov	r5, r1
 8007a62:	4602      	mov	r2, r0
 8007a64:	4649      	mov	r1, r9
 8007a66:	4640      	mov	r0, r8
 8007a68:	e9cd 4500 	strd	r4, r5, [sp]
 8007a6c:	f7f8 fc5e 	bl	800032c <__adddf3>
 8007a70:	4b1c      	ldr	r3, [pc, #112]	; (8007ae4 <__ieee754_pow+0x3c4>)
 8007a72:	4299      	cmp	r1, r3
 8007a74:	4606      	mov	r6, r0
 8007a76:	460f      	mov	r7, r1
 8007a78:	468b      	mov	fp, r1
 8007a7a:	f340 82f7 	ble.w	800806c <__ieee754_pow+0x94c>
 8007a7e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8007a82:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8007a86:	4303      	orrs	r3, r0
 8007a88:	f000 81ea 	beq.w	8007e60 <__ieee754_pow+0x740>
 8007a8c:	a310      	add	r3, pc, #64	; (adr r3, 8007ad0 <__ieee754_pow+0x3b0>)
 8007a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a96:	f7f8 fdff 	bl	8000698 <__aeabi_dmul>
 8007a9a:	a30d      	add	r3, pc, #52	; (adr r3, 8007ad0 <__ieee754_pow+0x3b0>)
 8007a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa0:	e6d5      	b.n	800784e <__ieee754_pow+0x12e>
 8007aa2:	bf00      	nop
 8007aa4:	f3af 8000 	nop.w
 8007aa8:	60000000 	.word	0x60000000
 8007aac:	3ff71547 	.word	0x3ff71547
 8007ab0:	f85ddf44 	.word	0xf85ddf44
 8007ab4:	3e54ae0b 	.word	0x3e54ae0b
 8007ab8:	55555555 	.word	0x55555555
 8007abc:	3fd55555 	.word	0x3fd55555
 8007ac0:	652b82fe 	.word	0x652b82fe
 8007ac4:	3ff71547 	.word	0x3ff71547
 8007ac8:	00000000 	.word	0x00000000
 8007acc:	bff00000 	.word	0xbff00000
 8007ad0:	8800759c 	.word	0x8800759c
 8007ad4:	7e37e43c 	.word	0x7e37e43c
 8007ad8:	3ff00000 	.word	0x3ff00000
 8007adc:	3fd00000 	.word	0x3fd00000
 8007ae0:	3fe00000 	.word	0x3fe00000
 8007ae4:	408fffff 	.word	0x408fffff
 8007ae8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8007aec:	f04f 0200 	mov.w	r2, #0
 8007af0:	da05      	bge.n	8007afe <__ieee754_pow+0x3de>
 8007af2:	4bd3      	ldr	r3, [pc, #844]	; (8007e40 <__ieee754_pow+0x720>)
 8007af4:	f7f8 fdd0 	bl	8000698 <__aeabi_dmul>
 8007af8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8007afc:	460c      	mov	r4, r1
 8007afe:	1523      	asrs	r3, r4, #20
 8007b00:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007b04:	4413      	add	r3, r2
 8007b06:	9309      	str	r3, [sp, #36]	; 0x24
 8007b08:	4bce      	ldr	r3, [pc, #824]	; (8007e44 <__ieee754_pow+0x724>)
 8007b0a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007b0e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8007b12:	429c      	cmp	r4, r3
 8007b14:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007b18:	dd08      	ble.n	8007b2c <__ieee754_pow+0x40c>
 8007b1a:	4bcb      	ldr	r3, [pc, #812]	; (8007e48 <__ieee754_pow+0x728>)
 8007b1c:	429c      	cmp	r4, r3
 8007b1e:	f340 815e 	ble.w	8007dde <__ieee754_pow+0x6be>
 8007b22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b24:	3301      	adds	r3, #1
 8007b26:	9309      	str	r3, [sp, #36]	; 0x24
 8007b28:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8007b2c:	f04f 0a00 	mov.w	sl, #0
 8007b30:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8007b34:	930c      	str	r3, [sp, #48]	; 0x30
 8007b36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b38:	4bc4      	ldr	r3, [pc, #784]	; (8007e4c <__ieee754_pow+0x72c>)
 8007b3a:	4413      	add	r3, r2
 8007b3c:	ed93 7b00 	vldr	d7, [r3]
 8007b40:	4629      	mov	r1, r5
 8007b42:	ec53 2b17 	vmov	r2, r3, d7
 8007b46:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007b4a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007b4e:	f7f8 fbeb 	bl	8000328 <__aeabi_dsub>
 8007b52:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007b56:	4606      	mov	r6, r0
 8007b58:	460f      	mov	r7, r1
 8007b5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b5e:	f7f8 fbe5 	bl	800032c <__adddf3>
 8007b62:	4602      	mov	r2, r0
 8007b64:	460b      	mov	r3, r1
 8007b66:	2000      	movs	r0, #0
 8007b68:	49b9      	ldr	r1, [pc, #740]	; (8007e50 <__ieee754_pow+0x730>)
 8007b6a:	f7f8 febf 	bl	80008ec <__aeabi_ddiv>
 8007b6e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8007b72:	4602      	mov	r2, r0
 8007b74:	460b      	mov	r3, r1
 8007b76:	4630      	mov	r0, r6
 8007b78:	4639      	mov	r1, r7
 8007b7a:	f7f8 fd8d 	bl	8000698 <__aeabi_dmul>
 8007b7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b82:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007b86:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	9302      	str	r3, [sp, #8]
 8007b8e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007b92:	106d      	asrs	r5, r5, #1
 8007b94:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8007b98:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8007ba2:	4640      	mov	r0, r8
 8007ba4:	4649      	mov	r1, r9
 8007ba6:	4614      	mov	r4, r2
 8007ba8:	461d      	mov	r5, r3
 8007baa:	f7f8 fd75 	bl	8000698 <__aeabi_dmul>
 8007bae:	4602      	mov	r2, r0
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	4630      	mov	r0, r6
 8007bb4:	4639      	mov	r1, r7
 8007bb6:	f7f8 fbb7 	bl	8000328 <__aeabi_dsub>
 8007bba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007bbe:	4606      	mov	r6, r0
 8007bc0:	460f      	mov	r7, r1
 8007bc2:	4620      	mov	r0, r4
 8007bc4:	4629      	mov	r1, r5
 8007bc6:	f7f8 fbaf 	bl	8000328 <__aeabi_dsub>
 8007bca:	4602      	mov	r2, r0
 8007bcc:	460b      	mov	r3, r1
 8007bce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007bd2:	f7f8 fba9 	bl	8000328 <__aeabi_dsub>
 8007bd6:	4642      	mov	r2, r8
 8007bd8:	464b      	mov	r3, r9
 8007bda:	f7f8 fd5d 	bl	8000698 <__aeabi_dmul>
 8007bde:	4602      	mov	r2, r0
 8007be0:	460b      	mov	r3, r1
 8007be2:	4630      	mov	r0, r6
 8007be4:	4639      	mov	r1, r7
 8007be6:	f7f8 fb9f 	bl	8000328 <__aeabi_dsub>
 8007bea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007bee:	f7f8 fd53 	bl	8000698 <__aeabi_dmul>
 8007bf2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bf6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007bfa:	4610      	mov	r0, r2
 8007bfc:	4619      	mov	r1, r3
 8007bfe:	f7f8 fd4b 	bl	8000698 <__aeabi_dmul>
 8007c02:	a37b      	add	r3, pc, #492	; (adr r3, 8007df0 <__ieee754_pow+0x6d0>)
 8007c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c08:	4604      	mov	r4, r0
 8007c0a:	460d      	mov	r5, r1
 8007c0c:	f7f8 fd44 	bl	8000698 <__aeabi_dmul>
 8007c10:	a379      	add	r3, pc, #484	; (adr r3, 8007df8 <__ieee754_pow+0x6d8>)
 8007c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c16:	f7f8 fb89 	bl	800032c <__adddf3>
 8007c1a:	4622      	mov	r2, r4
 8007c1c:	462b      	mov	r3, r5
 8007c1e:	f7f8 fd3b 	bl	8000698 <__aeabi_dmul>
 8007c22:	a377      	add	r3, pc, #476	; (adr r3, 8007e00 <__ieee754_pow+0x6e0>)
 8007c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c28:	f7f8 fb80 	bl	800032c <__adddf3>
 8007c2c:	4622      	mov	r2, r4
 8007c2e:	462b      	mov	r3, r5
 8007c30:	f7f8 fd32 	bl	8000698 <__aeabi_dmul>
 8007c34:	a374      	add	r3, pc, #464	; (adr r3, 8007e08 <__ieee754_pow+0x6e8>)
 8007c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c3a:	f7f8 fb77 	bl	800032c <__adddf3>
 8007c3e:	4622      	mov	r2, r4
 8007c40:	462b      	mov	r3, r5
 8007c42:	f7f8 fd29 	bl	8000698 <__aeabi_dmul>
 8007c46:	a372      	add	r3, pc, #456	; (adr r3, 8007e10 <__ieee754_pow+0x6f0>)
 8007c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c4c:	f7f8 fb6e 	bl	800032c <__adddf3>
 8007c50:	4622      	mov	r2, r4
 8007c52:	462b      	mov	r3, r5
 8007c54:	f7f8 fd20 	bl	8000698 <__aeabi_dmul>
 8007c58:	a36f      	add	r3, pc, #444	; (adr r3, 8007e18 <__ieee754_pow+0x6f8>)
 8007c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c5e:	f7f8 fb65 	bl	800032c <__adddf3>
 8007c62:	4622      	mov	r2, r4
 8007c64:	4606      	mov	r6, r0
 8007c66:	460f      	mov	r7, r1
 8007c68:	462b      	mov	r3, r5
 8007c6a:	4620      	mov	r0, r4
 8007c6c:	4629      	mov	r1, r5
 8007c6e:	f7f8 fd13 	bl	8000698 <__aeabi_dmul>
 8007c72:	4602      	mov	r2, r0
 8007c74:	460b      	mov	r3, r1
 8007c76:	4630      	mov	r0, r6
 8007c78:	4639      	mov	r1, r7
 8007c7a:	f7f8 fd0d 	bl	8000698 <__aeabi_dmul>
 8007c7e:	4642      	mov	r2, r8
 8007c80:	4604      	mov	r4, r0
 8007c82:	460d      	mov	r5, r1
 8007c84:	464b      	mov	r3, r9
 8007c86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c8a:	f7f8 fb4f 	bl	800032c <__adddf3>
 8007c8e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007c92:	f7f8 fd01 	bl	8000698 <__aeabi_dmul>
 8007c96:	4622      	mov	r2, r4
 8007c98:	462b      	mov	r3, r5
 8007c9a:	f7f8 fb47 	bl	800032c <__adddf3>
 8007c9e:	4642      	mov	r2, r8
 8007ca0:	4606      	mov	r6, r0
 8007ca2:	460f      	mov	r7, r1
 8007ca4:	464b      	mov	r3, r9
 8007ca6:	4640      	mov	r0, r8
 8007ca8:	4649      	mov	r1, r9
 8007caa:	f7f8 fcf5 	bl	8000698 <__aeabi_dmul>
 8007cae:	2200      	movs	r2, #0
 8007cb0:	4b68      	ldr	r3, [pc, #416]	; (8007e54 <__ieee754_pow+0x734>)
 8007cb2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007cb6:	f7f8 fb39 	bl	800032c <__adddf3>
 8007cba:	4632      	mov	r2, r6
 8007cbc:	463b      	mov	r3, r7
 8007cbe:	f7f8 fb35 	bl	800032c <__adddf3>
 8007cc2:	9802      	ldr	r0, [sp, #8]
 8007cc4:	460d      	mov	r5, r1
 8007cc6:	4604      	mov	r4, r0
 8007cc8:	4602      	mov	r2, r0
 8007cca:	460b      	mov	r3, r1
 8007ccc:	4640      	mov	r0, r8
 8007cce:	4649      	mov	r1, r9
 8007cd0:	f7f8 fce2 	bl	8000698 <__aeabi_dmul>
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	4680      	mov	r8, r0
 8007cd8:	4689      	mov	r9, r1
 8007cda:	4b5e      	ldr	r3, [pc, #376]	; (8007e54 <__ieee754_pow+0x734>)
 8007cdc:	4620      	mov	r0, r4
 8007cde:	4629      	mov	r1, r5
 8007ce0:	f7f8 fb22 	bl	8000328 <__aeabi_dsub>
 8007ce4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007ce8:	f7f8 fb1e 	bl	8000328 <__aeabi_dsub>
 8007cec:	4602      	mov	r2, r0
 8007cee:	460b      	mov	r3, r1
 8007cf0:	4630      	mov	r0, r6
 8007cf2:	4639      	mov	r1, r7
 8007cf4:	f7f8 fb18 	bl	8000328 <__aeabi_dsub>
 8007cf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cfc:	f7f8 fccc 	bl	8000698 <__aeabi_dmul>
 8007d00:	4622      	mov	r2, r4
 8007d02:	4606      	mov	r6, r0
 8007d04:	460f      	mov	r7, r1
 8007d06:	462b      	mov	r3, r5
 8007d08:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d0c:	f7f8 fcc4 	bl	8000698 <__aeabi_dmul>
 8007d10:	4602      	mov	r2, r0
 8007d12:	460b      	mov	r3, r1
 8007d14:	4630      	mov	r0, r6
 8007d16:	4639      	mov	r1, r7
 8007d18:	f7f8 fb08 	bl	800032c <__adddf3>
 8007d1c:	4606      	mov	r6, r0
 8007d1e:	460f      	mov	r7, r1
 8007d20:	4602      	mov	r2, r0
 8007d22:	460b      	mov	r3, r1
 8007d24:	4640      	mov	r0, r8
 8007d26:	4649      	mov	r1, r9
 8007d28:	f7f8 fb00 	bl	800032c <__adddf3>
 8007d2c:	9802      	ldr	r0, [sp, #8]
 8007d2e:	a33c      	add	r3, pc, #240	; (adr r3, 8007e20 <__ieee754_pow+0x700>)
 8007d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d34:	4604      	mov	r4, r0
 8007d36:	460d      	mov	r5, r1
 8007d38:	f7f8 fcae 	bl	8000698 <__aeabi_dmul>
 8007d3c:	4642      	mov	r2, r8
 8007d3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007d42:	464b      	mov	r3, r9
 8007d44:	4620      	mov	r0, r4
 8007d46:	4629      	mov	r1, r5
 8007d48:	f7f8 faee 	bl	8000328 <__aeabi_dsub>
 8007d4c:	4602      	mov	r2, r0
 8007d4e:	460b      	mov	r3, r1
 8007d50:	4630      	mov	r0, r6
 8007d52:	4639      	mov	r1, r7
 8007d54:	f7f8 fae8 	bl	8000328 <__aeabi_dsub>
 8007d58:	a333      	add	r3, pc, #204	; (adr r3, 8007e28 <__ieee754_pow+0x708>)
 8007d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d5e:	f7f8 fc9b 	bl	8000698 <__aeabi_dmul>
 8007d62:	a333      	add	r3, pc, #204	; (adr r3, 8007e30 <__ieee754_pow+0x710>)
 8007d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d68:	4606      	mov	r6, r0
 8007d6a:	460f      	mov	r7, r1
 8007d6c:	4620      	mov	r0, r4
 8007d6e:	4629      	mov	r1, r5
 8007d70:	f7f8 fc92 	bl	8000698 <__aeabi_dmul>
 8007d74:	4602      	mov	r2, r0
 8007d76:	460b      	mov	r3, r1
 8007d78:	4630      	mov	r0, r6
 8007d7a:	4639      	mov	r1, r7
 8007d7c:	f7f8 fad6 	bl	800032c <__adddf3>
 8007d80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007d82:	4b35      	ldr	r3, [pc, #212]	; (8007e58 <__ieee754_pow+0x738>)
 8007d84:	4413      	add	r3, r2
 8007d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d8a:	f7f8 facf 	bl	800032c <__adddf3>
 8007d8e:	4604      	mov	r4, r0
 8007d90:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d92:	460d      	mov	r5, r1
 8007d94:	f7f8 fc16 	bl	80005c4 <__aeabi_i2d>
 8007d98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007d9a:	4b30      	ldr	r3, [pc, #192]	; (8007e5c <__ieee754_pow+0x73c>)
 8007d9c:	4413      	add	r3, r2
 8007d9e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007da2:	4606      	mov	r6, r0
 8007da4:	460f      	mov	r7, r1
 8007da6:	4622      	mov	r2, r4
 8007da8:	462b      	mov	r3, r5
 8007daa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007dae:	f7f8 fabd 	bl	800032c <__adddf3>
 8007db2:	4642      	mov	r2, r8
 8007db4:	464b      	mov	r3, r9
 8007db6:	f7f8 fab9 	bl	800032c <__adddf3>
 8007dba:	4632      	mov	r2, r6
 8007dbc:	463b      	mov	r3, r7
 8007dbe:	f7f8 fab5 	bl	800032c <__adddf3>
 8007dc2:	9802      	ldr	r0, [sp, #8]
 8007dc4:	4632      	mov	r2, r6
 8007dc6:	463b      	mov	r3, r7
 8007dc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007dcc:	f7f8 faac 	bl	8000328 <__aeabi_dsub>
 8007dd0:	4642      	mov	r2, r8
 8007dd2:	464b      	mov	r3, r9
 8007dd4:	f7f8 faa8 	bl	8000328 <__aeabi_dsub>
 8007dd8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ddc:	e607      	b.n	80079ee <__ieee754_pow+0x2ce>
 8007dde:	f04f 0a01 	mov.w	sl, #1
 8007de2:	e6a5      	b.n	8007b30 <__ieee754_pow+0x410>
 8007de4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8007e38 <__ieee754_pow+0x718>
 8007de8:	e613      	b.n	8007a12 <__ieee754_pow+0x2f2>
 8007dea:	bf00      	nop
 8007dec:	f3af 8000 	nop.w
 8007df0:	4a454eef 	.word	0x4a454eef
 8007df4:	3fca7e28 	.word	0x3fca7e28
 8007df8:	93c9db65 	.word	0x93c9db65
 8007dfc:	3fcd864a 	.word	0x3fcd864a
 8007e00:	a91d4101 	.word	0xa91d4101
 8007e04:	3fd17460 	.word	0x3fd17460
 8007e08:	518f264d 	.word	0x518f264d
 8007e0c:	3fd55555 	.word	0x3fd55555
 8007e10:	db6fabff 	.word	0xdb6fabff
 8007e14:	3fdb6db6 	.word	0x3fdb6db6
 8007e18:	33333303 	.word	0x33333303
 8007e1c:	3fe33333 	.word	0x3fe33333
 8007e20:	e0000000 	.word	0xe0000000
 8007e24:	3feec709 	.word	0x3feec709
 8007e28:	dc3a03fd 	.word	0xdc3a03fd
 8007e2c:	3feec709 	.word	0x3feec709
 8007e30:	145b01f5 	.word	0x145b01f5
 8007e34:	be3e2fe0 	.word	0xbe3e2fe0
 8007e38:	00000000 	.word	0x00000000
 8007e3c:	3ff00000 	.word	0x3ff00000
 8007e40:	43400000 	.word	0x43400000
 8007e44:	0003988e 	.word	0x0003988e
 8007e48:	000bb679 	.word	0x000bb679
 8007e4c:	080089b8 	.word	0x080089b8
 8007e50:	3ff00000 	.word	0x3ff00000
 8007e54:	40080000 	.word	0x40080000
 8007e58:	080089d8 	.word	0x080089d8
 8007e5c:	080089c8 	.word	0x080089c8
 8007e60:	a3b4      	add	r3, pc, #720	; (adr r3, 8008134 <__ieee754_pow+0xa14>)
 8007e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e66:	4640      	mov	r0, r8
 8007e68:	4649      	mov	r1, r9
 8007e6a:	f7f8 fa5f 	bl	800032c <__adddf3>
 8007e6e:	4622      	mov	r2, r4
 8007e70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e74:	462b      	mov	r3, r5
 8007e76:	4630      	mov	r0, r6
 8007e78:	4639      	mov	r1, r7
 8007e7a:	f7f8 fa55 	bl	8000328 <__aeabi_dsub>
 8007e7e:	4602      	mov	r2, r0
 8007e80:	460b      	mov	r3, r1
 8007e82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e86:	f7f8 fe97 	bl	8000bb8 <__aeabi_dcmpgt>
 8007e8a:	2800      	cmp	r0, #0
 8007e8c:	f47f adfe 	bne.w	8007a8c <__ieee754_pow+0x36c>
 8007e90:	4aa3      	ldr	r2, [pc, #652]	; (8008120 <__ieee754_pow+0xa00>)
 8007e92:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007e96:	4293      	cmp	r3, r2
 8007e98:	f340 810a 	ble.w	80080b0 <__ieee754_pow+0x990>
 8007e9c:	151b      	asrs	r3, r3, #20
 8007e9e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8007ea2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8007ea6:	fa4a f303 	asr.w	r3, sl, r3
 8007eaa:	445b      	add	r3, fp
 8007eac:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8007eb0:	4e9c      	ldr	r6, [pc, #624]	; (8008124 <__ieee754_pow+0xa04>)
 8007eb2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8007eb6:	4116      	asrs	r6, r2
 8007eb8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8007ebc:	2000      	movs	r0, #0
 8007ebe:	ea23 0106 	bic.w	r1, r3, r6
 8007ec2:	f1c2 0214 	rsb	r2, r2, #20
 8007ec6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8007eca:	fa4a fa02 	asr.w	sl, sl, r2
 8007ece:	f1bb 0f00 	cmp.w	fp, #0
 8007ed2:	4602      	mov	r2, r0
 8007ed4:	460b      	mov	r3, r1
 8007ed6:	4620      	mov	r0, r4
 8007ed8:	4629      	mov	r1, r5
 8007eda:	bfb8      	it	lt
 8007edc:	f1ca 0a00 	rsblt	sl, sl, #0
 8007ee0:	f7f8 fa22 	bl	8000328 <__aeabi_dsub>
 8007ee4:	e9cd 0100 	strd	r0, r1, [sp]
 8007ee8:	4642      	mov	r2, r8
 8007eea:	464b      	mov	r3, r9
 8007eec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ef0:	f7f8 fa1c 	bl	800032c <__adddf3>
 8007ef4:	2000      	movs	r0, #0
 8007ef6:	a378      	add	r3, pc, #480	; (adr r3, 80080d8 <__ieee754_pow+0x9b8>)
 8007ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007efc:	4604      	mov	r4, r0
 8007efe:	460d      	mov	r5, r1
 8007f00:	f7f8 fbca 	bl	8000698 <__aeabi_dmul>
 8007f04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f08:	4606      	mov	r6, r0
 8007f0a:	460f      	mov	r7, r1
 8007f0c:	4620      	mov	r0, r4
 8007f0e:	4629      	mov	r1, r5
 8007f10:	f7f8 fa0a 	bl	8000328 <__aeabi_dsub>
 8007f14:	4602      	mov	r2, r0
 8007f16:	460b      	mov	r3, r1
 8007f18:	4640      	mov	r0, r8
 8007f1a:	4649      	mov	r1, r9
 8007f1c:	f7f8 fa04 	bl	8000328 <__aeabi_dsub>
 8007f20:	a36f      	add	r3, pc, #444	; (adr r3, 80080e0 <__ieee754_pow+0x9c0>)
 8007f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f26:	f7f8 fbb7 	bl	8000698 <__aeabi_dmul>
 8007f2a:	a36f      	add	r3, pc, #444	; (adr r3, 80080e8 <__ieee754_pow+0x9c8>)
 8007f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f30:	4680      	mov	r8, r0
 8007f32:	4689      	mov	r9, r1
 8007f34:	4620      	mov	r0, r4
 8007f36:	4629      	mov	r1, r5
 8007f38:	f7f8 fbae 	bl	8000698 <__aeabi_dmul>
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	460b      	mov	r3, r1
 8007f40:	4640      	mov	r0, r8
 8007f42:	4649      	mov	r1, r9
 8007f44:	f7f8 f9f2 	bl	800032c <__adddf3>
 8007f48:	4604      	mov	r4, r0
 8007f4a:	460d      	mov	r5, r1
 8007f4c:	4602      	mov	r2, r0
 8007f4e:	460b      	mov	r3, r1
 8007f50:	4630      	mov	r0, r6
 8007f52:	4639      	mov	r1, r7
 8007f54:	f7f8 f9ea 	bl	800032c <__adddf3>
 8007f58:	4632      	mov	r2, r6
 8007f5a:	463b      	mov	r3, r7
 8007f5c:	4680      	mov	r8, r0
 8007f5e:	4689      	mov	r9, r1
 8007f60:	f7f8 f9e2 	bl	8000328 <__aeabi_dsub>
 8007f64:	4602      	mov	r2, r0
 8007f66:	460b      	mov	r3, r1
 8007f68:	4620      	mov	r0, r4
 8007f6a:	4629      	mov	r1, r5
 8007f6c:	f7f8 f9dc 	bl	8000328 <__aeabi_dsub>
 8007f70:	4642      	mov	r2, r8
 8007f72:	4606      	mov	r6, r0
 8007f74:	460f      	mov	r7, r1
 8007f76:	464b      	mov	r3, r9
 8007f78:	4640      	mov	r0, r8
 8007f7a:	4649      	mov	r1, r9
 8007f7c:	f7f8 fb8c 	bl	8000698 <__aeabi_dmul>
 8007f80:	a35b      	add	r3, pc, #364	; (adr r3, 80080f0 <__ieee754_pow+0x9d0>)
 8007f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f86:	4604      	mov	r4, r0
 8007f88:	460d      	mov	r5, r1
 8007f8a:	f7f8 fb85 	bl	8000698 <__aeabi_dmul>
 8007f8e:	a35a      	add	r3, pc, #360	; (adr r3, 80080f8 <__ieee754_pow+0x9d8>)
 8007f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f94:	f7f8 f9c8 	bl	8000328 <__aeabi_dsub>
 8007f98:	4622      	mov	r2, r4
 8007f9a:	462b      	mov	r3, r5
 8007f9c:	f7f8 fb7c 	bl	8000698 <__aeabi_dmul>
 8007fa0:	a357      	add	r3, pc, #348	; (adr r3, 8008100 <__ieee754_pow+0x9e0>)
 8007fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa6:	f7f8 f9c1 	bl	800032c <__adddf3>
 8007faa:	4622      	mov	r2, r4
 8007fac:	462b      	mov	r3, r5
 8007fae:	f7f8 fb73 	bl	8000698 <__aeabi_dmul>
 8007fb2:	a355      	add	r3, pc, #340	; (adr r3, 8008108 <__ieee754_pow+0x9e8>)
 8007fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb8:	f7f8 f9b6 	bl	8000328 <__aeabi_dsub>
 8007fbc:	4622      	mov	r2, r4
 8007fbe:	462b      	mov	r3, r5
 8007fc0:	f7f8 fb6a 	bl	8000698 <__aeabi_dmul>
 8007fc4:	a352      	add	r3, pc, #328	; (adr r3, 8008110 <__ieee754_pow+0x9f0>)
 8007fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fca:	f7f8 f9af 	bl	800032c <__adddf3>
 8007fce:	4622      	mov	r2, r4
 8007fd0:	462b      	mov	r3, r5
 8007fd2:	f7f8 fb61 	bl	8000698 <__aeabi_dmul>
 8007fd6:	4602      	mov	r2, r0
 8007fd8:	460b      	mov	r3, r1
 8007fda:	4640      	mov	r0, r8
 8007fdc:	4649      	mov	r1, r9
 8007fde:	f7f8 f9a3 	bl	8000328 <__aeabi_dsub>
 8007fe2:	4604      	mov	r4, r0
 8007fe4:	460d      	mov	r5, r1
 8007fe6:	4602      	mov	r2, r0
 8007fe8:	460b      	mov	r3, r1
 8007fea:	4640      	mov	r0, r8
 8007fec:	4649      	mov	r1, r9
 8007fee:	f7f8 fb53 	bl	8000698 <__aeabi_dmul>
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	e9cd 0100 	strd	r0, r1, [sp]
 8007ff8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007ffc:	4620      	mov	r0, r4
 8007ffe:	4629      	mov	r1, r5
 8008000:	f7f8 f992 	bl	8000328 <__aeabi_dsub>
 8008004:	4602      	mov	r2, r0
 8008006:	460b      	mov	r3, r1
 8008008:	e9dd 0100 	ldrd	r0, r1, [sp]
 800800c:	f7f8 fc6e 	bl	80008ec <__aeabi_ddiv>
 8008010:	4632      	mov	r2, r6
 8008012:	4604      	mov	r4, r0
 8008014:	460d      	mov	r5, r1
 8008016:	463b      	mov	r3, r7
 8008018:	4640      	mov	r0, r8
 800801a:	4649      	mov	r1, r9
 800801c:	f7f8 fb3c 	bl	8000698 <__aeabi_dmul>
 8008020:	4632      	mov	r2, r6
 8008022:	463b      	mov	r3, r7
 8008024:	f7f8 f982 	bl	800032c <__adddf3>
 8008028:	4602      	mov	r2, r0
 800802a:	460b      	mov	r3, r1
 800802c:	4620      	mov	r0, r4
 800802e:	4629      	mov	r1, r5
 8008030:	f7f8 f97a 	bl	8000328 <__aeabi_dsub>
 8008034:	4642      	mov	r2, r8
 8008036:	464b      	mov	r3, r9
 8008038:	f7f8 f976 	bl	8000328 <__aeabi_dsub>
 800803c:	4602      	mov	r2, r0
 800803e:	460b      	mov	r3, r1
 8008040:	2000      	movs	r0, #0
 8008042:	4939      	ldr	r1, [pc, #228]	; (8008128 <__ieee754_pow+0xa08>)
 8008044:	f7f8 f970 	bl	8000328 <__aeabi_dsub>
 8008048:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800804c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8008050:	4602      	mov	r2, r0
 8008052:	460b      	mov	r3, r1
 8008054:	da2f      	bge.n	80080b6 <__ieee754_pow+0x996>
 8008056:	4650      	mov	r0, sl
 8008058:	ec43 2b10 	vmov	d0, r2, r3
 800805c:	f000 f9c0 	bl	80083e0 <scalbn>
 8008060:	ec51 0b10 	vmov	r0, r1, d0
 8008064:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008068:	f7ff bbf1 	b.w	800784e <__ieee754_pow+0x12e>
 800806c:	4b2f      	ldr	r3, [pc, #188]	; (800812c <__ieee754_pow+0xa0c>)
 800806e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008072:	429e      	cmp	r6, r3
 8008074:	f77f af0c 	ble.w	8007e90 <__ieee754_pow+0x770>
 8008078:	4b2d      	ldr	r3, [pc, #180]	; (8008130 <__ieee754_pow+0xa10>)
 800807a:	440b      	add	r3, r1
 800807c:	4303      	orrs	r3, r0
 800807e:	d00b      	beq.n	8008098 <__ieee754_pow+0x978>
 8008080:	a325      	add	r3, pc, #148	; (adr r3, 8008118 <__ieee754_pow+0x9f8>)
 8008082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008086:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800808a:	f7f8 fb05 	bl	8000698 <__aeabi_dmul>
 800808e:	a322      	add	r3, pc, #136	; (adr r3, 8008118 <__ieee754_pow+0x9f8>)
 8008090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008094:	f7ff bbdb 	b.w	800784e <__ieee754_pow+0x12e>
 8008098:	4622      	mov	r2, r4
 800809a:	462b      	mov	r3, r5
 800809c:	f7f8 f944 	bl	8000328 <__aeabi_dsub>
 80080a0:	4642      	mov	r2, r8
 80080a2:	464b      	mov	r3, r9
 80080a4:	f7f8 fd7e 	bl	8000ba4 <__aeabi_dcmpge>
 80080a8:	2800      	cmp	r0, #0
 80080aa:	f43f aef1 	beq.w	8007e90 <__ieee754_pow+0x770>
 80080ae:	e7e7      	b.n	8008080 <__ieee754_pow+0x960>
 80080b0:	f04f 0a00 	mov.w	sl, #0
 80080b4:	e718      	b.n	8007ee8 <__ieee754_pow+0x7c8>
 80080b6:	4621      	mov	r1, r4
 80080b8:	e7d4      	b.n	8008064 <__ieee754_pow+0x944>
 80080ba:	2000      	movs	r0, #0
 80080bc:	491a      	ldr	r1, [pc, #104]	; (8008128 <__ieee754_pow+0xa08>)
 80080be:	f7ff bb8f 	b.w	80077e0 <__ieee754_pow+0xc0>
 80080c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80080c6:	f7ff bb8b 	b.w	80077e0 <__ieee754_pow+0xc0>
 80080ca:	4630      	mov	r0, r6
 80080cc:	4639      	mov	r1, r7
 80080ce:	f7ff bb87 	b.w	80077e0 <__ieee754_pow+0xc0>
 80080d2:	4693      	mov	fp, r2
 80080d4:	f7ff bb98 	b.w	8007808 <__ieee754_pow+0xe8>
 80080d8:	00000000 	.word	0x00000000
 80080dc:	3fe62e43 	.word	0x3fe62e43
 80080e0:	fefa39ef 	.word	0xfefa39ef
 80080e4:	3fe62e42 	.word	0x3fe62e42
 80080e8:	0ca86c39 	.word	0x0ca86c39
 80080ec:	be205c61 	.word	0xbe205c61
 80080f0:	72bea4d0 	.word	0x72bea4d0
 80080f4:	3e663769 	.word	0x3e663769
 80080f8:	c5d26bf1 	.word	0xc5d26bf1
 80080fc:	3ebbbd41 	.word	0x3ebbbd41
 8008100:	af25de2c 	.word	0xaf25de2c
 8008104:	3f11566a 	.word	0x3f11566a
 8008108:	16bebd93 	.word	0x16bebd93
 800810c:	3f66c16c 	.word	0x3f66c16c
 8008110:	5555553e 	.word	0x5555553e
 8008114:	3fc55555 	.word	0x3fc55555
 8008118:	c2f8f359 	.word	0xc2f8f359
 800811c:	01a56e1f 	.word	0x01a56e1f
 8008120:	3fe00000 	.word	0x3fe00000
 8008124:	000fffff 	.word	0x000fffff
 8008128:	3ff00000 	.word	0x3ff00000
 800812c:	4090cbff 	.word	0x4090cbff
 8008130:	3f6f3400 	.word	0x3f6f3400
 8008134:	652b82fe 	.word	0x652b82fe
 8008138:	3c971547 	.word	0x3c971547

0800813c <__ieee754_sqrt>:
 800813c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008140:	4955      	ldr	r1, [pc, #340]	; (8008298 <__ieee754_sqrt+0x15c>)
 8008142:	ec55 4b10 	vmov	r4, r5, d0
 8008146:	43a9      	bics	r1, r5
 8008148:	462b      	mov	r3, r5
 800814a:	462a      	mov	r2, r5
 800814c:	d112      	bne.n	8008174 <__ieee754_sqrt+0x38>
 800814e:	ee10 2a10 	vmov	r2, s0
 8008152:	ee10 0a10 	vmov	r0, s0
 8008156:	4629      	mov	r1, r5
 8008158:	f7f8 fa9e 	bl	8000698 <__aeabi_dmul>
 800815c:	4602      	mov	r2, r0
 800815e:	460b      	mov	r3, r1
 8008160:	4620      	mov	r0, r4
 8008162:	4629      	mov	r1, r5
 8008164:	f7f8 f8e2 	bl	800032c <__adddf3>
 8008168:	4604      	mov	r4, r0
 800816a:	460d      	mov	r5, r1
 800816c:	ec45 4b10 	vmov	d0, r4, r5
 8008170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008174:	2d00      	cmp	r5, #0
 8008176:	ee10 0a10 	vmov	r0, s0
 800817a:	4621      	mov	r1, r4
 800817c:	dc0f      	bgt.n	800819e <__ieee754_sqrt+0x62>
 800817e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008182:	4330      	orrs	r0, r6
 8008184:	d0f2      	beq.n	800816c <__ieee754_sqrt+0x30>
 8008186:	b155      	cbz	r5, 800819e <__ieee754_sqrt+0x62>
 8008188:	ee10 2a10 	vmov	r2, s0
 800818c:	4620      	mov	r0, r4
 800818e:	4629      	mov	r1, r5
 8008190:	f7f8 f8ca 	bl	8000328 <__aeabi_dsub>
 8008194:	4602      	mov	r2, r0
 8008196:	460b      	mov	r3, r1
 8008198:	f7f8 fba8 	bl	80008ec <__aeabi_ddiv>
 800819c:	e7e4      	b.n	8008168 <__ieee754_sqrt+0x2c>
 800819e:	151b      	asrs	r3, r3, #20
 80081a0:	d073      	beq.n	800828a <__ieee754_sqrt+0x14e>
 80081a2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80081a6:	07dd      	lsls	r5, r3, #31
 80081a8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80081ac:	bf48      	it	mi
 80081ae:	0fc8      	lsrmi	r0, r1, #31
 80081b0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80081b4:	bf44      	itt	mi
 80081b6:	0049      	lslmi	r1, r1, #1
 80081b8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 80081bc:	2500      	movs	r5, #0
 80081be:	1058      	asrs	r0, r3, #1
 80081c0:	0fcb      	lsrs	r3, r1, #31
 80081c2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80081c6:	0049      	lsls	r1, r1, #1
 80081c8:	2316      	movs	r3, #22
 80081ca:	462c      	mov	r4, r5
 80081cc:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80081d0:	19a7      	adds	r7, r4, r6
 80081d2:	4297      	cmp	r7, r2
 80081d4:	bfde      	ittt	le
 80081d6:	19bc      	addle	r4, r7, r6
 80081d8:	1bd2      	suble	r2, r2, r7
 80081da:	19ad      	addle	r5, r5, r6
 80081dc:	0fcf      	lsrs	r7, r1, #31
 80081de:	3b01      	subs	r3, #1
 80081e0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80081e4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80081e8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80081ec:	d1f0      	bne.n	80081d0 <__ieee754_sqrt+0x94>
 80081ee:	f04f 0c20 	mov.w	ip, #32
 80081f2:	469e      	mov	lr, r3
 80081f4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80081f8:	42a2      	cmp	r2, r4
 80081fa:	eb06 070e 	add.w	r7, r6, lr
 80081fe:	dc02      	bgt.n	8008206 <__ieee754_sqrt+0xca>
 8008200:	d112      	bne.n	8008228 <__ieee754_sqrt+0xec>
 8008202:	428f      	cmp	r7, r1
 8008204:	d810      	bhi.n	8008228 <__ieee754_sqrt+0xec>
 8008206:	2f00      	cmp	r7, #0
 8008208:	eb07 0e06 	add.w	lr, r7, r6
 800820c:	da42      	bge.n	8008294 <__ieee754_sqrt+0x158>
 800820e:	f1be 0f00 	cmp.w	lr, #0
 8008212:	db3f      	blt.n	8008294 <__ieee754_sqrt+0x158>
 8008214:	f104 0801 	add.w	r8, r4, #1
 8008218:	1b12      	subs	r2, r2, r4
 800821a:	428f      	cmp	r7, r1
 800821c:	bf88      	it	hi
 800821e:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8008222:	1bc9      	subs	r1, r1, r7
 8008224:	4433      	add	r3, r6
 8008226:	4644      	mov	r4, r8
 8008228:	0052      	lsls	r2, r2, #1
 800822a:	f1bc 0c01 	subs.w	ip, ip, #1
 800822e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8008232:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008236:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800823a:	d1dd      	bne.n	80081f8 <__ieee754_sqrt+0xbc>
 800823c:	430a      	orrs	r2, r1
 800823e:	d006      	beq.n	800824e <__ieee754_sqrt+0x112>
 8008240:	1c5c      	adds	r4, r3, #1
 8008242:	bf13      	iteet	ne
 8008244:	3301      	addne	r3, #1
 8008246:	3501      	addeq	r5, #1
 8008248:	4663      	moveq	r3, ip
 800824a:	f023 0301 	bicne.w	r3, r3, #1
 800824e:	106a      	asrs	r2, r5, #1
 8008250:	085b      	lsrs	r3, r3, #1
 8008252:	07e9      	lsls	r1, r5, #31
 8008254:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8008258:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800825c:	bf48      	it	mi
 800825e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8008262:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8008266:	461c      	mov	r4, r3
 8008268:	e780      	b.n	800816c <__ieee754_sqrt+0x30>
 800826a:	0aca      	lsrs	r2, r1, #11
 800826c:	3815      	subs	r0, #21
 800826e:	0549      	lsls	r1, r1, #21
 8008270:	2a00      	cmp	r2, #0
 8008272:	d0fa      	beq.n	800826a <__ieee754_sqrt+0x12e>
 8008274:	02d6      	lsls	r6, r2, #11
 8008276:	d50a      	bpl.n	800828e <__ieee754_sqrt+0x152>
 8008278:	f1c3 0420 	rsb	r4, r3, #32
 800827c:	fa21 f404 	lsr.w	r4, r1, r4
 8008280:	1e5d      	subs	r5, r3, #1
 8008282:	4099      	lsls	r1, r3
 8008284:	4322      	orrs	r2, r4
 8008286:	1b43      	subs	r3, r0, r5
 8008288:	e78b      	b.n	80081a2 <__ieee754_sqrt+0x66>
 800828a:	4618      	mov	r0, r3
 800828c:	e7f0      	b.n	8008270 <__ieee754_sqrt+0x134>
 800828e:	0052      	lsls	r2, r2, #1
 8008290:	3301      	adds	r3, #1
 8008292:	e7ef      	b.n	8008274 <__ieee754_sqrt+0x138>
 8008294:	46a0      	mov	r8, r4
 8008296:	e7bf      	b.n	8008218 <__ieee754_sqrt+0xdc>
 8008298:	7ff00000 	.word	0x7ff00000

0800829c <__ieee754_sqrtf>:
 800829c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80082a0:	4770      	bx	lr

080082a2 <fabs>:
 80082a2:	ec51 0b10 	vmov	r0, r1, d0
 80082a6:	ee10 2a10 	vmov	r2, s0
 80082aa:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80082ae:	ec43 2b10 	vmov	d0, r2, r3
 80082b2:	4770      	bx	lr

080082b4 <finite>:
 80082b4:	ee10 3a90 	vmov	r3, s1
 80082b8:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 80082bc:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80082c0:	0fc0      	lsrs	r0, r0, #31
 80082c2:	4770      	bx	lr

080082c4 <matherr>:
 80082c4:	2000      	movs	r0, #0
 80082c6:	4770      	bx	lr

080082c8 <nan>:
 80082c8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80082d0 <nan+0x8>
 80082cc:	4770      	bx	lr
 80082ce:	bf00      	nop
 80082d0:	00000000 	.word	0x00000000
 80082d4:	7ff80000 	.word	0x7ff80000

080082d8 <rint>:
 80082d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80082da:	ec51 0b10 	vmov	r0, r1, d0
 80082de:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80082e2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80082e6:	2e13      	cmp	r6, #19
 80082e8:	460b      	mov	r3, r1
 80082ea:	ee10 4a10 	vmov	r4, s0
 80082ee:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80082f2:	dc56      	bgt.n	80083a2 <rint+0xca>
 80082f4:	2e00      	cmp	r6, #0
 80082f6:	da2b      	bge.n	8008350 <rint+0x78>
 80082f8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80082fc:	4302      	orrs	r2, r0
 80082fe:	d023      	beq.n	8008348 <rint+0x70>
 8008300:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8008304:	4302      	orrs	r2, r0
 8008306:	4254      	negs	r4, r2
 8008308:	4314      	orrs	r4, r2
 800830a:	0c4b      	lsrs	r3, r1, #17
 800830c:	0b24      	lsrs	r4, r4, #12
 800830e:	045b      	lsls	r3, r3, #17
 8008310:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8008314:	ea44 0103 	orr.w	r1, r4, r3
 8008318:	460b      	mov	r3, r1
 800831a:	492f      	ldr	r1, [pc, #188]	; (80083d8 <rint+0x100>)
 800831c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8008320:	e9d1 6700 	ldrd	r6, r7, [r1]
 8008324:	4602      	mov	r2, r0
 8008326:	4639      	mov	r1, r7
 8008328:	4630      	mov	r0, r6
 800832a:	f7f7 ffff 	bl	800032c <__adddf3>
 800832e:	e9cd 0100 	strd	r0, r1, [sp]
 8008332:	463b      	mov	r3, r7
 8008334:	4632      	mov	r2, r6
 8008336:	e9dd 0100 	ldrd	r0, r1, [sp]
 800833a:	f7f7 fff5 	bl	8000328 <__aeabi_dsub>
 800833e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008342:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8008346:	4639      	mov	r1, r7
 8008348:	ec41 0b10 	vmov	d0, r0, r1
 800834c:	b003      	add	sp, #12
 800834e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008350:	4a22      	ldr	r2, [pc, #136]	; (80083dc <rint+0x104>)
 8008352:	4132      	asrs	r2, r6
 8008354:	ea01 0702 	and.w	r7, r1, r2
 8008358:	4307      	orrs	r7, r0
 800835a:	d0f5      	beq.n	8008348 <rint+0x70>
 800835c:	0852      	lsrs	r2, r2, #1
 800835e:	4011      	ands	r1, r2
 8008360:	430c      	orrs	r4, r1
 8008362:	d00b      	beq.n	800837c <rint+0xa4>
 8008364:	ea23 0202 	bic.w	r2, r3, r2
 8008368:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800836c:	2e13      	cmp	r6, #19
 800836e:	fa43 f306 	asr.w	r3, r3, r6
 8008372:	bf0c      	ite	eq
 8008374:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8008378:	2400      	movne	r4, #0
 800837a:	4313      	orrs	r3, r2
 800837c:	4916      	ldr	r1, [pc, #88]	; (80083d8 <rint+0x100>)
 800837e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8008382:	4622      	mov	r2, r4
 8008384:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008388:	4620      	mov	r0, r4
 800838a:	4629      	mov	r1, r5
 800838c:	f7f7 ffce 	bl	800032c <__adddf3>
 8008390:	e9cd 0100 	strd	r0, r1, [sp]
 8008394:	4622      	mov	r2, r4
 8008396:	462b      	mov	r3, r5
 8008398:	e9dd 0100 	ldrd	r0, r1, [sp]
 800839c:	f7f7 ffc4 	bl	8000328 <__aeabi_dsub>
 80083a0:	e7d2      	b.n	8008348 <rint+0x70>
 80083a2:	2e33      	cmp	r6, #51	; 0x33
 80083a4:	dd07      	ble.n	80083b6 <rint+0xde>
 80083a6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80083aa:	d1cd      	bne.n	8008348 <rint+0x70>
 80083ac:	ee10 2a10 	vmov	r2, s0
 80083b0:	f7f7 ffbc 	bl	800032c <__adddf3>
 80083b4:	e7c8      	b.n	8008348 <rint+0x70>
 80083b6:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 80083ba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80083be:	40f2      	lsrs	r2, r6
 80083c0:	4210      	tst	r0, r2
 80083c2:	d0c1      	beq.n	8008348 <rint+0x70>
 80083c4:	0852      	lsrs	r2, r2, #1
 80083c6:	4210      	tst	r0, r2
 80083c8:	bf1f      	itttt	ne
 80083ca:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80083ce:	ea20 0202 	bicne.w	r2, r0, r2
 80083d2:	4134      	asrne	r4, r6
 80083d4:	4314      	orrne	r4, r2
 80083d6:	e7d1      	b.n	800837c <rint+0xa4>
 80083d8:	080089e8 	.word	0x080089e8
 80083dc:	000fffff 	.word	0x000fffff

080083e0 <scalbn>:
 80083e0:	b570      	push	{r4, r5, r6, lr}
 80083e2:	ec55 4b10 	vmov	r4, r5, d0
 80083e6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80083ea:	4606      	mov	r6, r0
 80083ec:	462b      	mov	r3, r5
 80083ee:	b9aa      	cbnz	r2, 800841c <scalbn+0x3c>
 80083f0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80083f4:	4323      	orrs	r3, r4
 80083f6:	d03b      	beq.n	8008470 <scalbn+0x90>
 80083f8:	4b31      	ldr	r3, [pc, #196]	; (80084c0 <scalbn+0xe0>)
 80083fa:	4629      	mov	r1, r5
 80083fc:	2200      	movs	r2, #0
 80083fe:	ee10 0a10 	vmov	r0, s0
 8008402:	f7f8 f949 	bl	8000698 <__aeabi_dmul>
 8008406:	4b2f      	ldr	r3, [pc, #188]	; (80084c4 <scalbn+0xe4>)
 8008408:	429e      	cmp	r6, r3
 800840a:	4604      	mov	r4, r0
 800840c:	460d      	mov	r5, r1
 800840e:	da12      	bge.n	8008436 <scalbn+0x56>
 8008410:	a327      	add	r3, pc, #156	; (adr r3, 80084b0 <scalbn+0xd0>)
 8008412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008416:	f7f8 f93f 	bl	8000698 <__aeabi_dmul>
 800841a:	e009      	b.n	8008430 <scalbn+0x50>
 800841c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008420:	428a      	cmp	r2, r1
 8008422:	d10c      	bne.n	800843e <scalbn+0x5e>
 8008424:	ee10 2a10 	vmov	r2, s0
 8008428:	4620      	mov	r0, r4
 800842a:	4629      	mov	r1, r5
 800842c:	f7f7 ff7e 	bl	800032c <__adddf3>
 8008430:	4604      	mov	r4, r0
 8008432:	460d      	mov	r5, r1
 8008434:	e01c      	b.n	8008470 <scalbn+0x90>
 8008436:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800843a:	460b      	mov	r3, r1
 800843c:	3a36      	subs	r2, #54	; 0x36
 800843e:	4432      	add	r2, r6
 8008440:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008444:	428a      	cmp	r2, r1
 8008446:	dd0b      	ble.n	8008460 <scalbn+0x80>
 8008448:	ec45 4b11 	vmov	d1, r4, r5
 800844c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80084b8 <scalbn+0xd8>
 8008450:	f000 f83c 	bl	80084cc <copysign>
 8008454:	a318      	add	r3, pc, #96	; (adr r3, 80084b8 <scalbn+0xd8>)
 8008456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800845a:	ec51 0b10 	vmov	r0, r1, d0
 800845e:	e7da      	b.n	8008416 <scalbn+0x36>
 8008460:	2a00      	cmp	r2, #0
 8008462:	dd08      	ble.n	8008476 <scalbn+0x96>
 8008464:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008468:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800846c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008470:	ec45 4b10 	vmov	d0, r4, r5
 8008474:	bd70      	pop	{r4, r5, r6, pc}
 8008476:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800847a:	da0d      	bge.n	8008498 <scalbn+0xb8>
 800847c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008480:	429e      	cmp	r6, r3
 8008482:	ec45 4b11 	vmov	d1, r4, r5
 8008486:	dce1      	bgt.n	800844c <scalbn+0x6c>
 8008488:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80084b0 <scalbn+0xd0>
 800848c:	f000 f81e 	bl	80084cc <copysign>
 8008490:	a307      	add	r3, pc, #28	; (adr r3, 80084b0 <scalbn+0xd0>)
 8008492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008496:	e7e0      	b.n	800845a <scalbn+0x7a>
 8008498:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800849c:	3236      	adds	r2, #54	; 0x36
 800849e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80084a2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80084a6:	4620      	mov	r0, r4
 80084a8:	4629      	mov	r1, r5
 80084aa:	2200      	movs	r2, #0
 80084ac:	4b06      	ldr	r3, [pc, #24]	; (80084c8 <scalbn+0xe8>)
 80084ae:	e7b2      	b.n	8008416 <scalbn+0x36>
 80084b0:	c2f8f359 	.word	0xc2f8f359
 80084b4:	01a56e1f 	.word	0x01a56e1f
 80084b8:	8800759c 	.word	0x8800759c
 80084bc:	7e37e43c 	.word	0x7e37e43c
 80084c0:	43500000 	.word	0x43500000
 80084c4:	ffff3cb0 	.word	0xffff3cb0
 80084c8:	3c900000 	.word	0x3c900000

080084cc <copysign>:
 80084cc:	ec51 0b10 	vmov	r0, r1, d0
 80084d0:	ee11 0a90 	vmov	r0, s3
 80084d4:	ee10 2a10 	vmov	r2, s0
 80084d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80084dc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80084e0:	ea41 0300 	orr.w	r3, r1, r0
 80084e4:	ec43 2b10 	vmov	d0, r2, r3
 80084e8:	4770      	bx	lr
	...

080084ec <_init>:
 80084ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084ee:	bf00      	nop
 80084f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084f2:	bc08      	pop	{r3}
 80084f4:	469e      	mov	lr, r3
 80084f6:	4770      	bx	lr

080084f8 <_fini>:
 80084f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084fa:	bf00      	nop
 80084fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084fe:	bc08      	pop	{r3}
 8008500:	469e      	mov	lr, r3
 8008502:	4770      	bx	lr
