#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fbb36810580 .scope module, "Majority" "Majority" 2 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "SW";
    .port_info 1 /OUTPUT 1 "LEDG";
v0x7fbb36820f80_0 .net "LEDG", 0 0, L_0x7fbb36822010;  1 drivers
o0x7fbb18020248 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fbb36821030_0 .net "SW", 2 0, o0x7fbb18020248;  0 drivers
L_0x7fbb36822170 .part o0x7fbb18020248, 2, 1;
L_0x7fbb36822210 .part o0x7fbb18020248, 1, 1;
L_0x7fbb368222f0 .part o0x7fbb18020248, 0, 1;
S_0x7fbb3680ddd0 .scope module, "M" "MAJ" 2 7, 3 3 0, S_0x7fbb36810580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "m";
L_0x7fbb36821bf0 .functor AND 1, L_0x7fbb36822170, L_0x7fbb36822210, C4<1>, C4<1>;
L_0x7fbb36821ce0 .functor AND 1, L_0x7fbb36822170, L_0x7fbb368222f0, C4<1>, C4<1>;
L_0x7fbb36821dd0 .functor OR 1, L_0x7fbb36821bf0, L_0x7fbb36821ce0, C4<0>, C4<0>;
L_0x7fbb36821f00 .functor AND 1, L_0x7fbb36822210, L_0x7fbb368222f0, C4<1>, C4<1>;
L_0x7fbb36822010 .functor OR 1, L_0x7fbb36821dd0, L_0x7fbb36821f00, C4<0>, C4<0>;
v0x7fbb36810960_0 .net *"_ivl_1", 0 0, L_0x7fbb36821bf0;  1 drivers
v0x7fbb36820a90_0 .net *"_ivl_3", 0 0, L_0x7fbb36821ce0;  1 drivers
v0x7fbb36820b30_0 .net *"_ivl_5", 0 0, L_0x7fbb36821dd0;  1 drivers
v0x7fbb36820be0_0 .net *"_ivl_7", 0 0, L_0x7fbb36821f00;  1 drivers
v0x7fbb36820c80_0 .net "a", 0 0, L_0x7fbb36822170;  1 drivers
v0x7fbb36820d60_0 .net "b", 0 0, L_0x7fbb36822210;  1 drivers
v0x7fbb36820e00_0 .net "c", 0 0, L_0x7fbb368222f0;  1 drivers
v0x7fbb36820ea0_0 .net "m", 0 0, L_0x7fbb36822010;  alias, 1 drivers
S_0x7fbb36810010 .scope module, "Testbench" "Testbench" 4 3;
 .timescale -9 -9;
v0x7fbb36821ab0_0 .net "LEDG", 0 0, L_0x7fbb36822710;  1 drivers
v0x7fbb36821b60_0 .var "SW", 2 0;
L_0x7fbb36822870 .part v0x7fbb36821b60_0, 2, 1;
L_0x7fbb36822910 .part v0x7fbb36821b60_0, 1, 1;
L_0x7fbb368229f0 .part v0x7fbb36821b60_0, 0, 1;
S_0x7fbb36821100 .scope module, "M" "MAJ" 4 7, 3 3 0, S_0x7fbb36810010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "m";
L_0x7fbb36822390 .functor AND 1, L_0x7fbb36822870, L_0x7fbb36822910, C4<1>, C4<1>;
L_0x7fbb36822400 .functor AND 1, L_0x7fbb36822870, L_0x7fbb368229f0, C4<1>, C4<1>;
L_0x7fbb368224f0 .functor OR 1, L_0x7fbb36822390, L_0x7fbb36822400, C4<0>, C4<0>;
L_0x7fbb36822600 .functor AND 1, L_0x7fbb36822910, L_0x7fbb368229f0, C4<1>, C4<1>;
L_0x7fbb36822710 .functor OR 1, L_0x7fbb368224f0, L_0x7fbb36822600, C4<0>, C4<0>;
v0x7fbb36821340_0 .net *"_ivl_1", 0 0, L_0x7fbb36822390;  1 drivers
v0x7fbb368213f0_0 .net *"_ivl_3", 0 0, L_0x7fbb36822400;  1 drivers
v0x7fbb36821490_0 .net *"_ivl_5", 0 0, L_0x7fbb368224f0;  1 drivers
v0x7fbb36821540_0 .net *"_ivl_7", 0 0, L_0x7fbb36822600;  1 drivers
v0x7fbb368215e0_0 .net "a", 0 0, L_0x7fbb36822870;  1 drivers
v0x7fbb368216c0_0 .net "b", 0 0, L_0x7fbb36822910;  1 drivers
v0x7fbb36821760_0 .net "c", 0 0, L_0x7fbb368229f0;  1 drivers
v0x7fbb36821800_0 .net "m", 0 0, L_0x7fbb36822710;  alias, 1 drivers
S_0x7fbb368218e0 .scope task, "check_majority" "check_majority" 4 9, 4 9 0, S_0x7fbb36810010;
 .timescale -9 -9;
TD_Testbench.check_majority ;
    %delay 1, 0;
    %load/vec4 v0x7fbb36821b60_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x7fbb36821b60_0;
    %parti/s 1, 1, 2;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0x7fbb36821b60_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v0x7fbb36821b60_0;
    %parti/s 1, 0, 2;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0x7fbb36821b60_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0x7fbb36821b60_0;
    %parti/s 1, 0, 2;
    %and;
T_0.6;
    %or;
T_0.2;
    %load/vec4 v0x7fbb36821ab0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 4 13 "$display", "Test failed: SW = %b, LEDG = %b", v0x7fbb36821b60_0, v0x7fbb36821ab0_0 {0 0 0};
T_0.0 ;
    %end;
    .scope S_0x7fbb36810010;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fbb36821b60_0, 0, 3;
    %delay 5, 0;
    %fork TD_Testbench.check_majority, S_0x7fbb368218e0;
    %join;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fbb36821b60_0, 0, 3;
    %delay 5, 0;
    %fork TD_Testbench.check_majority, S_0x7fbb368218e0;
    %join;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fbb36821b60_0, 0, 3;
    %delay 5, 0;
    %fork TD_Testbench.check_majority, S_0x7fbb368218e0;
    %join;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fbb36821b60_0, 0, 3;
    %delay 5, 0;
    %fork TD_Testbench.check_majority, S_0x7fbb368218e0;
    %join;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fbb36821b60_0, 0, 3;
    %delay 5, 0;
    %fork TD_Testbench.check_majority, S_0x7fbb368218e0;
    %join;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fbb36821b60_0, 0, 3;
    %delay 5, 0;
    %fork TD_Testbench.check_majority, S_0x7fbb368218e0;
    %join;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fbb36821b60_0, 0, 3;
    %delay 5, 0;
    %fork TD_Testbench.check_majority, S_0x7fbb368218e0;
    %join;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fbb36821b60_0, 0, 3;
    %delay 5, 0;
    %fork TD_Testbench.check_majority, S_0x7fbb368218e0;
    %join;
    %vpi_call 4 36 "$display", "Testbench finished" {0 0 0};
    %vpi_call 4 37 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Majority.v";
    "MAJ.v";
    "Testbench.v";
