//D-Flip-Flop
module d_ff(
    input d,
    input clk,
    output reg q
);
always @(posedge clk)
begin
    q <= d;
end
endmodule
