Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: ppmmvsh.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ppmmvsh.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ppmmvsh"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : ppmmvsh
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\X74_157.vhf" into library work
Parsing entity <M2_1E_HXILINX_X74_157>.
Parsing architecture <M2_1E_HXILINX_X74_157_V> of entity <m2_1e_hxilinx_x74_157>.
Parsing entity <X74_157>.
Parsing architecture <BEHAVIORAL> of entity <x74_157>.
Parsing VHDL file "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\Decoder.vhd" into library work
Parsing entity <Decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\X74_153.vhf" into library work
Parsing entity <M2_1E_HXILINX_X74_153>.
Parsing architecture <M2_1E_HXILINX_X74_153_V> of entity <m2_1e_hxilinx_x74_153>.
Parsing entity <M2_1_HXILINX_X74_153>.
Parsing architecture <M2_1_HXILINX_X74_153_V> of entity <m2_1_hxilinx_x74_153>.
Parsing entity <X74_153>.
Parsing architecture <BEHAVIORAL> of entity <x74_153>.
Parsing VHDL file "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\SEVENSEGMENTDECODER.vhf" into library work
Parsing entity <M2_1E_HXILINX_SEVENSEGMENTDECODER>.
Parsing architecture <M2_1E_HXILINX_SEVENSEGMENTDECODER_V> of entity <m2_1e_hxilinx_sevensegmentdecoder>.
Parsing entity <FTC_HXILINX_SEVENSEGMENTDECODER>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_sevensegmentdecoder>.
Parsing entity <X74_157_MUSER_SEVENSEGMENTDECODER>.
Parsing architecture <BEHAVIORAL> of entity <x74_157_muser_sevensegmentdecoder>.
Parsing entity <SEVENSEGMENTDECODER>.
Parsing architecture <BEHAVIORAL> of entity <sevensegmentdecoder>.
Parsing VHDL file "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\PmodKEYPAD.vhd" into library work
Parsing entity <PmodKEYPAD>.
Parsing architecture <Behavioral> of entity <pmodkeypad>.
Parsing VHDL file "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\CODEGEN.vhf" into library work
Parsing entity <COMP4_MXILINX_CODEGEN>.
Parsing architecture <BEHAVIORAL> of entity <comp4_mxilinx_codegen>.
Parsing entity <FD4CE_MXILINX_CODEGEN>.
Parsing architecture <BEHAVIORAL> of entity <fd4ce_mxilinx_codegen>.
Parsing entity <CODEGEN>.
Parsing architecture <BEHAVIORAL> of entity <codegen>.
Parsing VHDL file "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" into library work
Parsing entity <COMPM4_HXILINX_ppmmvsh>.
Parsing architecture <COMPM4_HXILINX_ppmmvsh_V> of entity <compm4_hxilinx_ppmmvsh>.
Parsing entity <FD8CE_HXILINX_ppmmvsh>.
Parsing architecture <Behavioral> of entity <fd8ce_hxilinx_ppmmvsh>.
Parsing entity <CB4CE_HXILINX_ppmmvsh>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_ppmmvsh>.
Parsing entity <M2_1E_HXILINX_ppmmvsh>.
Parsing architecture <M2_1E_HXILINX_ppmmvsh_V> of entity <m2_1e_hxilinx_ppmmvsh>.
Parsing entity <D4_16E_HXILINX_ppmmvsh>.
Parsing architecture <D4_16E_HXILINX_ppmmvsh_V> of entity <d4_16e_hxilinx_ppmmvsh>.
Parsing entity <ADD4_HXILINX_ppmmvsh>.
Parsing architecture <ADD4_HXILINX_ppmmvsh_V> of entity <add4_hxilinx_ppmmvsh>.
Parsing entity <ADD8_HXILINX_ppmmvsh>.
Parsing architecture <ADD8_HXILINX_ppmmvsh_V> of entity <add8_hxilinx_ppmmvsh>.
Parsing entity <COMP4_HXILINX_ppmmvsh>.
Parsing architecture <COMP4_HXILINX_ppmmvsh_V> of entity <comp4_hxilinx_ppmmvsh>.
Parsing entity <M8_1E_HXILINX_ppmmvsh>.
Parsing architecture <M8_1E_HXILINX_ppmmvsh_V> of entity <m8_1e_hxilinx_ppmmvsh>.
Parsing entity <CD4CE_HXILINX_ppmmvsh>.
Parsing architecture <Behavioral> of entity <cd4ce_hxilinx_ppmmvsh>.
Parsing entity <FD4CE_HXILINX_ppmmvsh>.
Parsing architecture <Behavioral> of entity <fd4ce_hxilinx_ppmmvsh>.
Parsing entity <CB16CE_HXILINX_ppmmvsh>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_ppmmvsh>.
Parsing entity <D3_8E_HXILINX_ppmmvsh>.
Parsing architecture <D3_8E_HXILINX_ppmmvsh_V> of entity <d3_8e_hxilinx_ppmmvsh>.
Parsing entity <M4_1E_HXILINX_ppmmvsh>.
Parsing architecture <M4_1E_HXILINX_ppmmvsh_V> of entity <m4_1e_hxilinx_ppmmvsh>.
Parsing entity <CB4CLE_HXILINX_ppmmvsh>.
Parsing architecture <Behavioral> of entity <cb4cle_hxilinx_ppmmvsh>.
Parsing entity <D2_4E_HXILINX_ppmmvsh>.
Parsing architecture <D2_4E_HXILINX_ppmmvsh_V> of entity <d2_4e_hxilinx_ppmmvsh>.
Parsing entity <M2_1_HXILINX_ppmmvsh>.
Parsing architecture <M2_1_HXILINX_ppmmvsh_V> of entity <m2_1_hxilinx_ppmmvsh>.
Parsing entity <CB2CE_HXILINX_ppmmvsh>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_ppmmvsh>.
Parsing entity <X74_157_MUSER_ppmmvsh>.
Parsing architecture <BEHAVIORAL> of entity <x74_157_muser_ppmmvsh>.
Parsing entity <X74_153_MUSER_ppmmvsh>.
Parsing architecture <BEHAVIORAL> of entity <x74_153_muser_ppmmvsh>.
Parsing entity <ppmmvsh>.
Parsing architecture <BEHAVIORAL> of entity <ppmmvsh>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ppmmvsh> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CODEGEN> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FD4CE_MXILINX_CODEGEN> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <COMP4_MXILINX_CODEGEN> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <X74_157> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1E_HXILINX_X74_157> (architecture <M2_1E_HXILINX_X74_157_V>) from library <work>.
INFO:HDLCompiler:679 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\X74_157.vhf" Line 48. Case statement is complete. others clause is never selected

Elaborating entity <SEVENSEGMENTDECODER> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FTC_HXILINX_SEVENSEGMENTDECODER> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <X74_157_MUSER_SEVENSEGMENTDECODER> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1E_HXILINX_SEVENSEGMENTDECODER> (architecture <M2_1E_HXILINX_SEVENSEGMENTDECODER_V>) from library <work>.
INFO:HDLCompiler:679 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\SEVENSEGMENTDECODER.vhf" Line 48. Case statement is complete. others clause is never selected

Elaborating entity <PmodKEYPAD> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <CB2CE_HXILINX_ppmmvsh> (architecture <Behavioral>) from library <work>.

Elaborating entity <CB4CLE_HXILINX_ppmmvsh> (architecture <Behavioral>) from library <work>.

Elaborating entity <D3_8E_HXILINX_ppmmvsh> (architecture <D3_8E_HXILINX_ppmmvsh_V>) from library <work>.
INFO:HDLCompiler:679 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" Line 602. Case statement is complete. others clause is never selected

Elaborating entity <CB16CE_HXILINX_ppmmvsh> (architecture <Behavioral>) from library <work>.

Elaborating entity <FD4CE_HXILINX_ppmmvsh> (architecture <Behavioral>) from library <work>.

Elaborating entity <X74_157_MUSER_ppmmvsh> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1E_HXILINX_ppmmvsh> (architecture <M2_1E_HXILINX_ppmmvsh_V>) from library <work>.
INFO:HDLCompiler:679 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" Line 170. Case statement is complete. others clause is never selected

Elaborating entity <X74_153_MUSER_ppmmvsh> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1_HXILINX_ppmmvsh> (architecture <M2_1_HXILINX_ppmmvsh_V>) from library <work>.
INFO:HDLCompiler:679 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" Line 780. Case statement is complete. others clause is never selected

Elaborating entity <CB4CE_HXILINX_ppmmvsh> (architecture <Behavioral>) from library <work>.

Elaborating entity <FD8CE_HXILINX_ppmmvsh> (architecture <Behavioral>) from library <work>.

Elaborating entity <CD4CE_HXILINX_ppmmvsh> (architecture <Behavioral>) from library <work>.

Elaborating entity <ADD4_HXILINX_ppmmvsh> (architecture <ADD4_HXILINX_ppmmvsh_V>) from library <work>.

Elaborating entity <M4_1E_HXILINX_ppmmvsh> (architecture <M4_1E_HXILINX_ppmmvsh_V>) from library <work>.
INFO:HDLCompiler:679 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" Line 651. Case statement is complete. others clause is never selected

Elaborating entity <COMP4_HXILINX_ppmmvsh> (architecture <COMP4_HXILINX_ppmmvsh_V>) from library <work>.

Elaborating entity <ADD8_HXILINX_ppmmvsh> (architecture <ADD8_HXILINX_ppmmvsh_V>) from library <work>.

Elaborating entity <M8_1E_HXILINX_ppmmvsh> (architecture <M8_1E_HXILINX_ppmmvsh_V>) from library <work>.
INFO:HDLCompiler:679 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" Line 400. Case statement is complete. others clause is never selected

Elaborating entity <D2_4E_HXILINX_ppmmvsh> (architecture <D2_4E_HXILINX_ppmmvsh_V>) from library <work>.
INFO:HDLCompiler:679 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" Line 746. Case statement is complete. others clause is never selected

Elaborating entity <D4_16E_HXILINX_ppmmvsh> (architecture <D4_16E_HXILINX_ppmmvsh_V>) from library <work>.
INFO:HDLCompiler:679 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" Line 235. Case statement is complete. others clause is never selected

Elaborating entity <COMPM4_HXILINX_ppmmvsh> (architecture <COMPM4_HXILINX_ppmmvsh_V>) from library <work>.
WARNING:HDLCompiler:634 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" Line 1273: Net <P1ADD> does not have a driver.
WARNING:HDLCompiler:634 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" Line 1275: Net <P1PLAYED> does not have a driver.
WARNING:HDLCompiler:634 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" Line 1282: Net <P1SKIP> does not have a driver.
WARNING:Xst:2972 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4154. All outputs of instance <XLXI_2326> of block <D4_16E_HXILINX_ppmmvsh> are unconnected in block <ppmmvsh>. Underlying logic will be removed.
WARNING:Xst:2972 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4180. All outputs of instance <XLXI_2336> of block <D4_16E_HXILINX_ppmmvsh> are unconnected in block <ppmmvsh>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Set property "IOSTANDARD = DEFAULT" for instance <ADD_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <ADD_BUF>.
    Set property "SLEW = SLOW" for instance <ADD_BUF>.
    Set property "DRIVE = 12" for instance <ADD_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <CA_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <CA_BUF>.
    Set property "SLEW = SLOW" for instance <CA_BUF>.
    Set property "DRIVE = 12" for instance <CA_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <CB_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <CB_BUF>.
    Set property "SLEW = SLOW" for instance <CB_BUF>.
    Set property "DRIVE = 12" for instance <CB_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <CC_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <CC_BUF>.
    Set property "SLEW = SLOW" for instance <CC_BUF>.
    Set property "DRIVE = 12" for instance <CC_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <CD_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <CD_BUF>.
    Set property "SLEW = SLOW" for instance <CD_BUF>.
    Set property "DRIVE = 12" for instance <CD_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <CE_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <CE_BUF>.
    Set property "SLEW = SLOW" for instance <CE_BUF>.
    Set property "DRIVE = 12" for instance <CE_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <CF_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <CF_BUF>.
    Set property "SLEW = SLOW" for instance <CF_BUF>.
    Set property "DRIVE = 12" for instance <CF_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <CG_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <CG_BUF>.
    Set property "SLEW = SLOW" for instance <CG_BUF>.
    Set property "DRIVE = 12" for instance <CG_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <CLOCK_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <CLOCK_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <DISPEN0_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <DISPEN0_BUF>.
    Set property "SLEW = SLOW" for instance <DISPEN0_BUF>.
    Set property "DRIVE = 12" for instance <DISPEN0_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <DISPEN1_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <DISPEN1_BUF>.
    Set property "SLEW = SLOW" for instance <DISPEN1_BUF>.
    Set property "DRIVE = 12" for instance <DISPEN1_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <DISPEN2_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <DISPEN2_BUF>.
    Set property "SLEW = SLOW" for instance <DISPEN2_BUF>.
    Set property "DRIVE = 12" for instance <DISPEN2_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <DISPEN3_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <DISPEN3_BUF>.
    Set property "SLEW = SLOW" for instance <DISPEN3_BUF>.
    Set property "DRIVE = 12" for instance <DISPEN3_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <P1PLAY_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <P1PLAY_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <P2PLAY_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <P2PLAY_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <RD0_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <RD0_BUF>.
    Set property "SLEW = SLOW" for instance <RD0_BUF>.
    Set property "DRIVE = 12" for instance <RD0_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <RD1_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <RD1_BUF>.
    Set property "SLEW = SLOW" for instance <RD1_BUF>.
    Set property "DRIVE = 12" for instance <RD1_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <RD2_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <RD2_BUF>.
    Set property "SLEW = SLOW" for instance <RD2_BUF>.
    Set property "DRIVE = 12" for instance <RD2_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <RD3_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <RD3_BUF>.
    Set property "SLEW = SLOW" for instance <RD3_BUF>.
    Set property "DRIVE = 12" for instance <RD3_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <RESET_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <RESET_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <SHPTS_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <SHPTS_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <STR0_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <STR0_BUF>.
    Set property "SLEW = SLOW" for instance <STR0_BUF>.
    Set property "DRIVE = 12" for instance <STR0_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <STR1_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <STR1_BUF>.
    Set property "SLEW = SLOW" for instance <STR1_BUF>.
    Set property "DRIVE = 12" for instance <STR1_BUF>.
    Set property "IOSTANDARD = DEFAULT" for instance <STR2_BUF>.
    Set property "CAPACITANCE = DONT_CARE" for instance <STR2_BUF>.
    Set property "SLEW = SLOW" for instance <STR2_BUF>.
    Set property "DRIVE = 12" for instance <STR2_BUF>.
    Set property "HU_SET = U6_39" for instance <U6>.
    Set property "HU_SET = U64_37" for instance <U64>.
    Set property "HU_SET = U65_38" for instance <U65>.
    Set property "HU_SET = U66_21" for instance <U66>.
    Set property "HU_SET = U67_22" for instance <U67>.
    Set property "HU_SET = U69_23" for instance <U69>.
    Set property "HU_SET = U86_40" for instance <U86>.
    Set property "INIT = 2812" for instance <U104>.
    Set property "INIT = D860" for instance <U105>.
    Set property "INIT = D004" for instance <U106>.
    Set property "INIT = 8692" for instance <U107>.
    Set property "INIT = 02BA" for instance <U108>.
    Set property "INIT = 208E" for instance <U109>.
    Set property "INIT = 1083" for instance <U110>.
    Set property "HU_SET = U113_17" for instance <U113>.
    Set property "HU_SET = U114_18" for instance <U114>.
    Set property "HU_SET = U115_19" for instance <U115>.
    Set property "HU_SET = U116_20" for instance <U116>.
    Set property "HU_SET = U117_14" for instance <U117>.
    Set property "HU_SET = U118_15" for instance <U118>.
    Set property "HU_SET = U119_13" for instance <U119>.
    Set property "HU_SET = U120_12" for instance <U120>.
    Set property "HU_SET = U121_11" for instance <U121>.
    Set property "HU_SET = U122_10" for instance <U122>.
    Set property "HU_SET = U148_27" for instance <U148>.
    Set property "HU_SET = U149_26" for instance <U149>.
    Set property "HU_SET = U150_24" for instance <U150>.
    Set property "HU_SET = U151_25" for instance <U151>.
    Set property "HU_SET = U155_16" for instance <U155>.
    Set property "HU_SET = U159_30" for instance <U159>.
    Set property "HU_SET = U160_31" for instance <U160>.
    Set property "HU_SET = U161_29" for instance <U161>.
    Set property "HU_SET = U162_28" for instance <U162>.
    Set property "HU_SET = U169_33" for instance <U169>.
    Set property "HU_SET = U171_34" for instance <U171>.
    Set property "HU_SET = U176_32" for instance <U176>.
    Set property "HU_SET = U181_36" for instance <U181>.
    Set property "HU_SET = U182_35" for instance <U182>.
    Set property "HU_SET = U184_46" for instance <U184>.
    Set property "HU_SET = U295_41" for instance <U295>.
    Set property "HU_SET = U296_42" for instance <U296>.
    Set property "HU_SET = U297_44" for instance <U297>.
    Set property "HU_SET = U298_43" for instance <U298>.
    Set property "HU_SET = U299_45" for instance <U299>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1509>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1509>.
    Set property "SLEW = SLOW" for instance <XLXI_1509>.
    Set property "DRIVE = 12" for instance <XLXI_1509>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1510>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1510>.
    Set property "SLEW = SLOW" for instance <XLXI_1510>.
    Set property "DRIVE = 12" for instance <XLXI_1510>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1511>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1511>.
    Set property "SLEW = SLOW" for instance <XLXI_1511>.
    Set property "DRIVE = 12" for instance <XLXI_1511>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1512>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1512>.
    Set property "SLEW = SLOW" for instance <XLXI_1512>.
    Set property "DRIVE = 12" for instance <XLXI_1512>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1814>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1814>.
    Set property "SLEW = SLOW" for instance <XLXI_1814>.
    Set property "DRIVE = 12" for instance <XLXI_1814>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1884>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1884>.
    Set property "SLEW = SLOW" for instance <XLXI_1884>.
    Set property "DRIVE = 12" for instance <XLXI_1884>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1885>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1885>.
    Set property "SLEW = SLOW" for instance <XLXI_1885>.
    Set property "DRIVE = 12" for instance <XLXI_1885>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1886>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1886>.
    Set property "SLEW = SLOW" for instance <XLXI_1886>.
    Set property "DRIVE = 12" for instance <XLXI_1886>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1887>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1887>.
    Set property "SLEW = SLOW" for instance <XLXI_1887>.
    Set property "DRIVE = 12" for instance <XLXI_1887>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1888>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1888>.
    Set property "SLEW = SLOW" for instance <XLXI_1888>.
    Set property "DRIVE = 12" for instance <XLXI_1888>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1889>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1889>.
    Set property "SLEW = SLOW" for instance <XLXI_1889>.
    Set property "DRIVE = 12" for instance <XLXI_1889>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_1890>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_1890>.
    Set property "SLEW = SLOW" for instance <XLXI_1890>.
    Set property "DRIVE = 12" for instance <XLXI_1890>.
    Set property "HU_SET = XLXI_2228_47" for instance <XLXI_2228>.
    Set property "HU_SET = XLXI_2229_48" for instance <XLXI_2229>.
    Set property "HU_SET = XLXI_2249_52" for instance <XLXI_2249>.
    Set property "HU_SET = XLXI_2250_53" for instance <XLXI_2250>.
    Set property "HU_SET = XLXI_2252_51" for instance <XLXI_2252>.
    Set property "HU_SET = XLXI_2255_54" for instance <XLXI_2255>.
    Set property "HU_SET = XLXI_2262_50" for instance <XLXI_2262>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_2297>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_2297>.
    Set property "SLEW = SLOW" for instance <XLXI_2297>.
    Set property "DRIVE = 12" for instance <XLXI_2297>.
    Set property "IOSTANDARD = DEFAULT" for instance <XLXI_2299>.
    Set property "CAPACITANCE = DONT_CARE" for instance <XLXI_2299>.
    Set property "SLEW = SLOW" for instance <XLXI_2299>.
    Set property "DRIVE = 12" for instance <XLXI_2299>.
    Set property "HU_SET = XLXI_2326_59" for instance <XLXI_2326>.
    Set property "HU_SET = XLXI_2336_58" for instance <XLXI_2336>.
    Set property "HU_SET = XLXI_2339_49" for instance <XLXI_2339>.
    Set property "HU_SET = XLXI_2430_55" for instance <XLXI_2430>.
    Set property "HU_SET = XLXI_2447_56" for instance <XLXI_2447>.
    Set property "HU_SET = XLXI_2448_57" for instance <XLXI_2448>.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 2193: Output port <O> of the instance <P1STURN_BUF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 2229: Output port <O> of the instance <P2STURN_BUF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 2305: Output port <O> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 2331: Output port <CEO> of the instance <U6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 2331: Output port <Q0> of the instance <U6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 2331: Output port <Q1> of the instance <U6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 2652: Output port <CEO> of the instance <U64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 2652: Output port <Q3> of the instance <U64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 2652: Output port <TC> of the instance <U64> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 2668: Output port <D7> of the instance <U65> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 2682: Output port <CEO> of the instance <U66> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 2682: Output port <TC> of the instance <U66> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 2690: Output port <CEO> of the instance <U67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 2690: Output port <TC> of the instance <U67> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 2874: Output port <CEO> of the instance <U86> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 2874: Output port <Q3> of the instance <U86> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 2874: Output port <TC> of the instance <U86> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 3076: Output port <CEO> of the instance <U119> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 3076: Output port <TC> of the instance <U119> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 3126: Output port <OFL> of the instance <U148> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 3143: Output port <OFL> of the instance <U149> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 3160: Output port <OFL> of the instance <U150> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 3177: Output port <OFL> of the instance <U151> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 3378: Output port <CO> of the instance <U171> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 3378: Output port <OFL> of the instance <U171> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 3378: Output port <S2> of the instance <U171> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 3378: Output port <S3> of the instance <U171> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 3487: Output port <OFL> of the instance <U181> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 3495: Output port <OFL> of the instance <U182> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 3529: Output port <O> of the instance <U293> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4154: Output port <D0> of the instance <XLXI_2326> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4154: Output port <D1> of the instance <XLXI_2326> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4154: Output port <D2> of the instance <XLXI_2326> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4154: Output port <D3> of the instance <XLXI_2326> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4154: Output port <D4> of the instance <XLXI_2326> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4154: Output port <D5> of the instance <XLXI_2326> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4154: Output port <D6> of the instance <XLXI_2326> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4154: Output port <D7> of the instance <XLXI_2326> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4154: Output port <D8> of the instance <XLXI_2326> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4154: Output port <D9> of the instance <XLXI_2326> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4154: Output port <D10> of the instance <XLXI_2326> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4154: Output port <D11> of the instance <XLXI_2326> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4154: Output port <D12> of the instance <XLXI_2326> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4154: Output port <D13> of the instance <XLXI_2326> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4154: Output port <D14> of the instance <XLXI_2326> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4154: Output port <D15> of the instance <XLXI_2326> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4180: Output port <D0> of the instance <XLXI_2336> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4180: Output port <D1> of the instance <XLXI_2336> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4180: Output port <D2> of the instance <XLXI_2336> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4180: Output port <D3> of the instance <XLXI_2336> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4180: Output port <D4> of the instance <XLXI_2336> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4180: Output port <D5> of the instance <XLXI_2336> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4180: Output port <D6> of the instance <XLXI_2336> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4180: Output port <D7> of the instance <XLXI_2336> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4180: Output port <D8> of the instance <XLXI_2336> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4180: Output port <D9> of the instance <XLXI_2336> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4180: Output port <D10> of the instance <XLXI_2336> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4180: Output port <D11> of the instance <XLXI_2336> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4180: Output port <D12> of the instance <XLXI_2336> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4180: Output port <D13> of the instance <XLXI_2336> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4180: Output port <D14> of the instance <XLXI_2336> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4180: Output port <D15> of the instance <XLXI_2336> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4206: Output port <LT> of the instance <XLXI_2339> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4265: Output port <O> of the instance <XLXI_2432> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf" line 4291: Output port <O> of the instance <XLXI_2453> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <P1ADD> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <P1PLAYED> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <P1SKIP> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ppmmvsh> synthesized.

Synthesizing Unit <CODEGEN>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\CODEGEN.vhf".
    Set property "HU_SET = U123_8" for instance <U123>.
    Set property "HU_SET = U126_7" for instance <U126>.
    Set property "HU_SET = U127_10" for instance <U127>.
    Set property "HU_SET = U128_11" for instance <U128>.
    Set property "HU_SET = U129_9" for instance <U129>.
    Set property "HU_SET = U130_12" for instance <U130>.
    Summary:
	no macro.
Unit <CODEGEN> synthesized.

Synthesizing Unit <FD4CE_MXILINX_CODEGEN>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\CODEGEN.vhf".
    Summary:
	no macro.
Unit <FD4CE_MXILINX_CODEGEN> synthesized.

Synthesizing Unit <COMP4_MXILINX_CODEGEN>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\CODEGEN.vhf".
    Summary:
	no macro.
Unit <COMP4_MXILINX_CODEGEN> synthesized.

Synthesizing Unit <X74_157>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\X74_157.vhf".
    Set property "HU_SET = XLXI_114_77" for instance <XLXI_114>.
    Set property "HU_SET = XLXI_115_78" for instance <XLXI_115>.
    Set property "HU_SET = XLXI_116_79" for instance <XLXI_116>.
    Set property "HU_SET = XLXI_117_80" for instance <XLXI_117>.
    Summary:
	no macro.
Unit <X74_157> synthesized.

Synthesizing Unit <M2_1E_HXILINX_X74_157>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\X74_157.vhf".
    Summary:
	inferred   2 Multiplexer(s).
Unit <M2_1E_HXILINX_X74_157> synthesized.

Synthesizing Unit <SEVENSEGMENTDECODER>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\SEVENSEGMENTDECODER.vhf".
    Set property "INIT = 2812" for instance <U1>.
    Set property "INIT = D860" for instance <U2>.
    Set property "INIT = D004" for instance <U3>.
    Set property "INIT = 8692" for instance <U4>.
    Set property "INIT = 02BA" for instance <U5>.
    Set property "INIT = 208E" for instance <U6>.
    Set property "INIT = 1083" for instance <U7>.
    Set property "HU_SET = XLXI_10_4" for instance <XLXI_10>.
    Summary:
	no macro.
Unit <SEVENSEGMENTDECODER> synthesized.

Synthesizing Unit <FTC_HXILINX_SEVENSEGMENTDECODER>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\SEVENSEGMENTDECODER.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_SEVENSEGMENTDECODER> synthesized.

Synthesizing Unit <X74_157_MUSER_SEVENSEGMENTDECODER>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\SEVENSEGMENTDECODER.vhf".
    Set property "HU_SET = XLXI_114_0" for instance <XLXI_114>.
    Set property "HU_SET = XLXI_115_1" for instance <XLXI_115>.
    Set property "HU_SET = XLXI_116_2" for instance <XLXI_116>.
    Set property "HU_SET = XLXI_117_3" for instance <XLXI_117>.
    Summary:
	no macro.
Unit <X74_157_MUSER_SEVENSEGMENTDECODER> synthesized.

Synthesizing Unit <M2_1E_HXILINX_SEVENSEGMENTDECODER>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\SEVENSEGMENTDECODER.vhf".
    Summary:
	inferred   2 Multiplexer(s).
Unit <M2_1E_HXILINX_SEVENSEGMENTDECODER> synthesized.

Synthesizing Unit <PmodKEYPAD>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\PmodKEYPAD.vhd".
    Summary:
	no macro.
Unit <PmodKEYPAD> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\Decoder.vhd".
    Found 20-bit register for signal <sclk>.
    Found 4-bit register for signal <DecodeOut>.
    Found 4-bit register for signal <Col>.
    Found 20-bit adder for signal <sclk[19]_GND_18_o_add_47_OUT> created at line 124.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <Decoder> synthesized.

Synthesizing Unit <CB2CE_HXILINX_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Found 2-bit register for signal <COUNT>.
    Found 2-bit adder for signal <COUNT[1]_GND_19_o_add_0_OUT> created at line 818.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_ppmmvsh> synthesized.

Synthesizing Unit <CB4CLE_HXILINX_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_20_o_add_0_OUT> created at line 697.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <CB4CLE_HXILINX_ppmmvsh> synthesized.

Synthesizing Unit <D3_8E_HXILINX_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D3_8E_HXILINX_ppmmvsh> synthesized.

Synthesizing Unit <CB16CE_HXILINX_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Found 16-bit register for signal <COUNT>.
    Found 16-bit adder for signal <COUNT[15]_GND_22_o_add_0_OUT> created at line 548.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <CB16CE_HXILINX_ppmmvsh> synthesized.

Synthesizing Unit <FD4CE_HXILINX_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 1-bit register for signal <Q3>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <FD4CE_HXILINX_ppmmvsh> synthesized.

Synthesizing Unit <X74_157_MUSER_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Set property "HU_SET = XLXI_114_0" for instance <XLXI_114>.
    Set property "HU_SET = XLXI_115_1" for instance <XLXI_115>.
    Set property "HU_SET = XLXI_116_2" for instance <XLXI_116>.
    Set property "HU_SET = XLXI_117_3" for instance <XLXI_117>.
    Summary:
	no macro.
Unit <X74_157_MUSER_ppmmvsh> synthesized.

Synthesizing Unit <M2_1E_HXILINX_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Summary:
	inferred   2 Multiplexer(s).
Unit <M2_1E_HXILINX_ppmmvsh> synthesized.

Synthesizing Unit <X74_153_MUSER_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Set property "HU_SET = XLXI_1_4" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_5" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_6" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_7" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_8" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_9" for instance <XLXI_6>.
    Summary:
	no macro.
Unit <X74_153_MUSER_ppmmvsh> synthesized.

Synthesizing Unit <M2_1_HXILINX_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_ppmmvsh> synthesized.

Synthesizing Unit <CB4CE_HXILINX_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_28_o_add_0_OUT> created at line 128.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_ppmmvsh> synthesized.

Synthesizing Unit <FD8CE_HXILINX_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FD8CE_HXILINX_ppmmvsh> synthesized.

Synthesizing Unit <CD4CE_HXILINX_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_30_o_add_4_OUT> created at line 451.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <CD4CE_HXILINX_ppmmvsh> synthesized.

Synthesizing Unit <ADD4_HXILINX_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Found 5-bit adder for signal <n0024> created at line 295.
    Found 5-bit adder for signal <adsu_p.adsu_tmp> created at line 295.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADD4_HXILINX_ppmmvsh> synthesized.

Synthesizing Unit <M4_1E_HXILINX_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 646.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_ppmmvsh> synthesized.

Synthesizing Unit <COMP4_HXILINX_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Summary:
Unit <COMP4_HXILINX_ppmmvsh> synthesized.

Synthesizing Unit <ADD8_HXILINX_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Found 9-bit adder for signal <n0022> created at line 327.
    Found 9-bit adder for signal <adder_tmp> created at line 327.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADD8_HXILINX_ppmmvsh> synthesized.

Synthesizing Unit <M8_1E_HXILINX_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Found 1-bit 8-to-1 multiplexer for signal <S2_D7_Mux_0_o> created at line 391.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M8_1E_HXILINX_ppmmvsh> synthesized.

Synthesizing Unit <D2_4E_HXILINX_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D2_4E_HXILINX_ppmmvsh> synthesized.

Synthesizing Unit <COMPM4_HXILINX_ppmmvsh>.
    Related source file is "\\cse001-wfp\home$\zgr206\CS2204\exp3\ppmmvsh\ppmmvsh.vhf".
    Found 4-bit comparator greater for signal <GT> created at line 53
    Found 4-bit comparator greater for signal <LT> created at line 54
    Summary:
	inferred   2 Comparator(s).
Unit <COMPM4_HXILINX_ppmmvsh> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 21
 16-bit adder                                          : 2
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 4-bit adder                                           : 3
 5-bit adder                                           : 10
 9-bit adder                                           : 4
# Registers                                            : 52
 1-bit register                                        : 41
 16-bit register                                       : 2
 2-bit register                                        : 1
 20-bit register                                       : 1
 4-bit register                                        : 5
 8-bit register                                        : 2
# Comparators                                          : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 206
 1-bit 2-to-1 multiplexer                              : 173
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 24
 8-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 32
 1-bit xor2                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB16CE_HXILINX_ppmmvsh>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB16CE_HXILINX_ppmmvsh> synthesized (advanced).

Synthesizing (advanced) Unit <CB2CE_HXILINX_ppmmvsh>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB2CE_HXILINX_ppmmvsh> synthesized (advanced).

Synthesizing (advanced) Unit <CB4CE_HXILINX_ppmmvsh>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4CE_HXILINX_ppmmvsh> synthesized (advanced).

Synthesizing (advanced) Unit <CB4CLE_HXILINX_ppmmvsh>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4CLE_HXILINX_ppmmvsh> synthesized (advanced).

Synthesizing (advanced) Unit <Decoder>.
The following registers are absorbed into counter <sclk>: 1 register on signal <sclk>.
Unit <Decoder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 4-bit adder                                           : 1
 5-bit adder carry in                                  : 5
 9-bit adder carry in                                  : 2
# Counters                                             : 6
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 94
 Flip-Flops                                            : 94
# Comparators                                          : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 166
 1-bit 2-to-1 multiplexer                              : 134
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 23
 8-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 32
 1-bit xor2                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ppmmvsh> ...

Optimizing unit <SEVENSEGMENTDECODER> ...

Optimizing unit <FD4CE_HXILINX_ppmmvsh> ...

Optimizing unit <FD8CE_HXILINX_ppmmvsh> ...

Optimizing unit <X74_153_MUSER_ppmmvsh> ...

Optimizing unit <CODEGEN> ...

Optimizing unit <COMP4_MXILINX_CODEGEN> ...

Optimizing unit <FD4CE_MXILINX_CODEGEN> ...

Optimizing unit <M2_1E_HXILINX_ppmmvsh> ...

Optimizing unit <Decoder> ...

Optimizing unit <M2_1E_HXILINX_SEVENSEGMENTDECODER> ...

Optimizing unit <FTC_HXILINX_SEVENSEGMENTDECODER> ...

Optimizing unit <CB4CLE_HXILINX_ppmmvsh> ...

Optimizing unit <ADD4_HXILINX_ppmmvsh> ...

Optimizing unit <COMP4_HXILINX_ppmmvsh> ...

Optimizing unit <CB16CE_HXILINX_ppmmvsh> ...

Optimizing unit <D3_8E_HXILINX_ppmmvsh> ...

Optimizing unit <COMPM4_HXILINX_ppmmvsh> ...

Optimizing unit <M2_1_HXILINX_ppmmvsh> ...

Optimizing unit <M4_1E_HXILINX_ppmmvsh> ...

Optimizing unit <M2_1E_HXILINX_X74_157> ...

Optimizing unit <M8_1E_HXILINX_ppmmvsh> ...

Optimizing unit <CB2CE_HXILINX_ppmmvsh> ...

Optimizing unit <D2_4E_HXILINX_ppmmvsh> ...

Optimizing unit <ADD8_HXILINX_ppmmvsh> ...

Optimizing unit <CB4CE_HXILINX_ppmmvsh> ...

Optimizing unit <CD4CE_HXILINX_ppmmvsh> ...
WARNING:Xst:2677 - Node <COUNT_3> of sequential type is unconnected in block <U64>.
WARNING:Xst:2677 - Node <COUNT_9> of sequential type is unconnected in block <U67>.
WARNING:Xst:2677 - Node <COUNT_10> of sequential type is unconnected in block <U67>.
WARNING:Xst:2677 - Node <COUNT_11> of sequential type is unconnected in block <U67>.
WARNING:Xst:2677 - Node <COUNT_12> of sequential type is unconnected in block <U67>.
WARNING:Xst:2677 - Node <COUNT_13> of sequential type is unconnected in block <U67>.
WARNING:Xst:2677 - Node <COUNT_14> of sequential type is unconnected in block <U67>.
WARNING:Xst:2677 - Node <COUNT_15> of sequential type is unconnected in block <U67>.
WARNING:Xst:2677 - Node <COUNT_3> of sequential type is unconnected in block <U86>.
WARNING:Xst:1290 - Hierarchical block <U173/XLXI_3> is unconnected in block <ppmmvsh>.
   It will be removed from the design.
WARNING:Xst:1293 - FF/Latch <U28> has a constant value of 0 in block <ppmmvsh>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U28> has a constant value of 0 in block <ppmmvsh>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U28> has a constant value of 0 in block <ppmmvsh>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <U28> has a constant value of 0 in block <ppmmvsh>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U28> has a constant value of 0 in block <ppmmvsh>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U28> has a constant value of 0 in block <ppmmvsh>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ppmmvsh, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <XLXI_2306> in Unit <ppmmvsh> is equivalent to the following FF/Latch : <XLXI_2316> 
WARNING:Xst:1293 - FF/Latch <U28> has a constant value of 0 in block <ppmmvsh>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U28> has a constant value of 0 in block <ppmmvsh>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U28> has a constant value of 0 in block <ppmmvsh>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U28> has a constant value of 0 in block <ppmmvsh>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 147
 Flip-Flops                                            : 147

=========================================================================
WARNING:Xst:1293 - FF/Latch <U28> has a constant value of 0 in block <ppmmvsh>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U28> has a constant value of 0 in block <ppmmvsh>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U28> has a constant value of 0 in block <ppmmvsh>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ppmmvsh.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 634
#      AND2                        : 37
#      AND2B1                      : 13
#      AND3                        : 7
#      AND3B1                      : 10
#      AND3B2                      : 4
#      AND4                        : 4
#      BUF                         : 33
#      GND                         : 3
#      INV                         : 53
#      LUT1                        : 40
#      LUT2                        : 47
#      LUT3                        : 50
#      LUT4                        : 90
#      LUT5                        : 15
#      LUT6                        : 30
#      MUXCY                       : 58
#      MUXF7                       : 5
#      OR2                         : 23
#      OR2B1                       : 7
#      OR3                         : 5
#      OR4                         : 5
#      OR5                         : 1
#      ROM16X1                     : 14
#      VCC                         : 3
#      XNOR2                       : 16
#      XORCY                       : 61
# FlipFlops/Latches                : 147
#      FD                          : 8
#      FDC                         : 4
#      FDCE                        : 107
#      FDE                         : 8
#      FDR                         : 20
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 58
#      IBUF                        : 11
#      OBUF                        : 47
# Logical                          : 8
#      NAND2                       : 4
#      NOR2                        : 2
#      NOR3                        : 2

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             146  out of  126800     0%  
 Number of Slice LUTs:                  339  out of  63400     0%  
    Number used as Logic:               325  out of  63400     0%  
    Number used as Memory:               14  out of  19000     0%  
       Number used as ROM:               14

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    485
   Number with an unused Flip Flop:     339  out of    485    69%  
   Number with an unused LUT:           146  out of    485    30%  
   Number of fully used LUT-FF pairs:     0  out of    485     0%  
   Number of unique control sets:        34

IO Utilization: 
 Number of IOs:                          58
 Number of bonded IOBs:                  58  out of    210    27%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
U67/COUNT_4                        | BUFG                   | 5     |
U67/COUNT_7                        | BUFG                   | 79    |
CLOCK_NP2B                         | IBUF+BUFG              | 44    |
U67/COUNT_0                        | NONE(M5/XLXI_10/q_tmp) | 4     |
U66/COUNT_15                       | NONE(U67/COUNT_0)      | 9     |
U67/COUNT_2                        | BUFG                   | 6     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 21.536ns (Maximum Frequency: 46.435MHz)
   Minimum input arrival time before clock: 20.431ns
   Maximum output required time after clock: 8.490ns
   Maximum combinational path delay: 5.050ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U67/COUNT_7'
  Clock period: 21.536ns (frequency: 46.435MHz)
  Total number of paths / destination ports: 127603940 / 153
-------------------------------------------------------------------------
Delay:               21.536ns (Levels of Logic = 51)
  Source:            U64/COUNT_0 (FF)
  Destination:       U71 (FF)
  Source Clock:      U67/COUNT_7 rising
  Destination Clock: U67/COUNT_7 rising

  Data Path: U64/COUNT_0 to U71
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.361   0.558  COUNT_0 (COUNT_0)
     end scope: 'U64:Q0'
     begin scope: 'U65:A0'
     LUT3:I0->O           10   0.097   0.725  Mmux_d_tmp21 (D1)
     end scope: 'U65:D1'
     AND2:I1->O            1   0.107   0.556  U25 (XLXN_12324)
     OR3:I2->O             1   0.234   0.683  U24 (XLXN_12343)
     AND2B1:I1->O          6   0.107   0.402  U23 (ADD)
     begin scope: 'U158/XLXI_115:S0'
     LUT4:I2->O           15   0.097   0.621  Mmux_O11 (O)
     end scope: 'U158/XLXI_115:O'
     begin scope: 'U162:A1'
     LUT4:I0->O            1   0.097   0.295  EQ_SW0 (N01)
     LUT5:I4->O            8   0.097   0.726  EQ (EQ)
     end scope: 'U162:EQ'
     AND3:I0->O            1   0.097   0.556  XLXI_2274 (XLXN_13047)
     OR4:I2->O             4   0.234   0.393  XLXI_2278 (ADJPLAYPOS1)
     begin scope: 'XLXI_2262:A1'
     LUT2:I0->O            4   0.097   0.293  Mmux_d_tmp31 (D2)
     end scope: 'XLXI_2262:D2'
     BUF:I->O              1   0.511   0.295  P2SEL2_BUF (P2SEL2)
     begin scope: 'U152/XLXI_116:D1'
     LUT4:I3->O            3   0.097   0.703  Mmux_O11 (O)
     end scope: 'U152/XLXI_116:O'
     OR2:I0->O             8   0.097   0.543  U154 (ENCPSEL1)
     begin scope: 'U157/XLXI_5:S0'
     LUT4:I1->O            1   0.097   0.379  Mmux_O11 (O)
     end scope: 'U157/XLXI_5:O'
     begin scope: 'U158/XLXI_114:D1'
     LUT4:I2->O           15   0.097   0.576  Mmux_O11 (O)
     end scope: 'U158/XLXI_114:O'
     begin scope: 'U161:A0'
     LUT5:I2->O            7   0.097   0.721  EQ (EQ)
     end scope: 'U161:EQ'
     AND3B1:I0->O          1   0.097   0.693  XLXI_2271 (XLXN_13037)
     OR3:I0->O             4   0.097   0.393  XLXI_2268 (ADJPLAYPOS0)
     begin scope: 'XLXI_2262:A0'
     LUT2:I0->O            4   0.097   0.293  Mmux_d_tmp21 (D1)
     end scope: 'XLXI_2262:D1'
     BUF:I->O              1   0.511   0.295  P2SEL1_BUF (P2SEL1)
     begin scope: 'U152/XLXI_115:D1'
     LUT4:I3->O            5   0.097   0.575  Mmux_O11 (O)
     end scope: 'U152/XLXI_115:O'
     AND3:I2->O            2   0.234   0.698  M1/U132 (M1/XLXN_1539)
     AND2:I0->O            1   0.097   0.693  M1/U135 (M1/XLXN_1544)
     OR2:I0->O             5   0.097   0.702  M1/U136 (M1/CODERWDMUXSEL1)
     AND2B1:I1->O          4   0.107   0.707  M1/U142 (M1/XLXN_1560)
     AND2:I0->O            1   0.097   0.295  M1/U141 (CODERWD<0>)
     begin scope: 'U182:B<0>'
     LUT2:I1->O            1   0.097   0.000  Madd_adder_tmp_Madd_lut<0> (Madd_adder_tmp_Madd_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Madd_adder_tmp_Madd_cy<0> (Madd_adder_tmp_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<1> (Madd_adder_tmp_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<2> (Madd_adder_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<3> (Madd_adder_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<4> (Madd_adder_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<5> (Madd_adder_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<6> (Madd_adder_tmp_Madd_cy<6>)
     XORCY:CI->O           1   0.370   0.295  Madd_adder_tmp_Madd_xor<7> (S<7>)
     end scope: 'U182:S<7>'
     begin scope: 'U181:B<7>'
     LUT2:I1->O            1   0.097   0.000  Madd_adder_tmp_Madd_lut<7> (Madd_adder_tmp_Madd_lut<7>)
     MUXCY:S->O            1   0.583   0.683  Madd_adder_tmp_Madd_cy<7> (CO)
     end scope: 'U181:CO'
     OR2:I1->O             1   0.107   0.279  U180 (PTOVF)
     FDCE:D                    0.008          U71
    ----------------------------------------
    Total                     21.536ns (5.905ns logic, 15.631ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U67/COUNT_4'
  Clock period: 0.653ns (frequency: 1532.567MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.653ns (Levels of Logic = 0)
  Source:            U19 (FF)
  Destination:       U20 (FF)
  Source Clock:      U67/COUNT_4 rising
  Destination Clock: U67/COUNT_4 rising

  Data Path: U19 to U20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.283  U19 (XLXN_12333)
     FDC:D                     0.008          U20
    ----------------------------------------
    Total                      0.653ns (0.369ns logic, 0.283ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_NP2B'
  Clock period: 3.473ns (frequency: 287.960MHz)
  Total number of paths / destination ports: 2915 / 72
-------------------------------------------------------------------------
Delay:               3.473ns (Levels of Logic = 5)
  Source:            M6/C0/sclk_14 (FF)
  Destination:       M6/C0/sclk_19 (FF)
  Source Clock:      CLOCK_NP2B rising
  Destination Clock: CLOCK_NP2B rising

  Data Path: M6/C0/sclk_14 to M6/C0/sclk_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.383  M6/C0/sclk_14 (M6/C0/sclk_14)
     LUT2:I0->O            1   0.097   0.295  M6/C0/_n0325_inv11_SW0 (N8)
     LUT6:I5->O            3   0.097   0.305  M6/C0/_n0325_inv11 (M6/C0/_n0325_inv11)
     LUT5:I4->O            2   0.097   0.383  M6/C0/sclk[19]_GND_18_o_equal_13_o<19>11 (M6/C0/sclk[19]_GND_18_o_equal_13_o<19>1)
     LUT6:I4->O            8   0.097   0.543  M6/C0/sclk[19]_GND_18_o_equal_13_o<19>22 (M6/C0/sclk[19]_GND_18_o_equal_13_o<19>2)
     LUT5:I2->O           20   0.097   0.367  M6/C0/_n01181 (M6/C0/_n0118)
     FDR:R                     0.349          M6/C0/sclk_0
    ----------------------------------------
    Total                      3.473ns (1.195ns logic, 2.278ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U67/COUNT_0'
  Clock period: 1.124ns (frequency: 889.759MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               1.124ns (Levels of Logic = 1)
  Source:            U86/COUNT_0 (FF)
  Destination:       U86/COUNT_0 (FF)
  Source Clock:      U67/COUNT_0 rising
  Destination Clock: U67/COUNT_0 rising

  Data Path: U86/COUNT_0 to U86/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.361   0.363  COUNT_0 (COUNT_0)
     INV:I->O              1   0.113   0.279  Mcount_COUNT_xor<0>11_INV_0 (Result<0>)
     FDCE:D                    0.008          COUNT_0
    ----------------------------------------
    Total                      1.124ns (0.482ns logic, 0.642ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U66/COUNT_15'
  Clock period: 1.664ns (frequency: 600.889MHz)
  Total number of paths / destination ports: 45 / 9
-------------------------------------------------------------------------
Delay:               1.664ns (Levels of Logic = 10)
  Source:            U67/COUNT_0 (FF)
  Destination:       U67/COUNT_8 (FF)
  Source Clock:      U66/COUNT_15 rising
  Destination Clock: U66/COUNT_15 rising

  Data Path: U67/COUNT_0 to U67/COUNT_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.361   0.298  COUNT_0 (COUNT_0)
     INV:I->O              1   0.113   0.000  Mcount_COUNT_lut<0>_INV_0 (Mcount_COUNT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mcount_COUNT_cy<0> (Mcount_COUNT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_COUNT_cy<1> (Mcount_COUNT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_COUNT_cy<2> (Mcount_COUNT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_COUNT_cy<3> (Mcount_COUNT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_COUNT_cy<4> (Mcount_COUNT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_COUNT_cy<5> (Mcount_COUNT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_COUNT_cy<6> (Mcount_COUNT_cy<6>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_COUNT_cy<7> (Mcount_COUNT_cy<7>)
     XORCY:CI->O           1   0.370   0.000  Mcount_COUNT_xor<8> (Result<8>)
     FDCE:D                    0.008          COUNT_8
    ----------------------------------------
    Total                      1.664ns (1.366ns logic, 0.298ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U67/COUNT_2'
  Clock period: 1.059ns (frequency: 943.842MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               1.059ns (Levels of Logic = 1)
  Source:            U119/COUNT_0 (FF)
  Destination:       U119/COUNT_0 (FF)
  Source Clock:      U67/COUNT_2 rising
  Destination Clock: U67/COUNT_2 rising

  Data Path: U119/COUNT_0 to U119/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.361   0.298  COUNT_0 (COUNT_0)
     INV:I->O              1   0.113   0.279  Mmux_COUNT[3]_GND_30_o_mux_8_OUT11_INV_0 (COUNT[3]_GND_30_o_mux_8_OUT<0>)
     FDCE:D                    0.008          COUNT_0
    ----------------------------------------
    Total                      1.059ns (0.482ns logic, 0.577ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U67/COUNT_4'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.236ns (Levels of Logic = 2)
  Source:            RESET_NP2B (PAD)
  Destination:       U19 (FF)
  Destination Clock: U67/COUNT_4 rising

  Data Path: RESET_NP2B to U19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.330  RESET_BUF (RESET)
     BUF:I->O             34   0.511   0.386  CLEAR_BUF (CLEAR)
     FDC:D                     0.008          U19
    ----------------------------------------
    Total                      1.236ns (0.520ns logic, 0.716ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U67/COUNT_7'
  Total number of paths / destination ports: 41035123 / 114
-------------------------------------------------------------------------
Offset:              20.431ns (Levels of Logic = 54)
  Source:            Testrd (PAD)
  Destination:       U71 (FF)
  Destination Clock: U67/COUNT_7 rising

  Data Path: Testrd to U71
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.525  Testrd_IBUF (Testrd_IBUF)
     begin scope: 'U315/XLXI_115:S0'
     LUT4:I1->O           16   0.097   0.625  Mmux_O11 (O)
     end scope: 'U315/XLXI_115:O'
     begin scope: 'U150:A1'
     LUT4:I0->O            1   0.097   0.511  Madd_adsu_p.adsu_tmp_Madd_xor<1>11 (S1)
     end scope: 'U150:S1'
     begin scope: 'U157/XLXI_4:D1'
     LUT3:I0->O            1   0.097   0.379  Mmux_O11 (O)
     end scope: 'U157/XLXI_4:O'
     begin scope: 'U157/XLXI_6:D1'
     LUT4:I2->O            1   0.097   0.295  Mmux_O11 (O)
     end scope: 'U157/XLXI_6:O'
     begin scope: 'U158/XLXI_115:D1'
     LUT4:I3->O           15   0.097   0.621  Mmux_O11 (O)
     end scope: 'U158/XLXI_115:O'
     begin scope: 'U162:A1'
     LUT4:I0->O            1   0.097   0.295  EQ_SW0 (N01)
     LUT5:I4->O            8   0.097   0.726  EQ (EQ)
     end scope: 'U162:EQ'
     AND3:I0->O            1   0.097   0.556  XLXI_2274 (XLXN_13047)
     OR4:I2->O             4   0.234   0.393  XLXI_2278 (ADJPLAYPOS1)
     begin scope: 'XLXI_2262:A1'
     LUT2:I0->O            4   0.097   0.293  Mmux_d_tmp31 (D2)
     end scope: 'XLXI_2262:D2'
     BUF:I->O              1   0.511   0.295  P2SEL2_BUF (P2SEL2)
     begin scope: 'U152/XLXI_116:D1'
     LUT4:I3->O            3   0.097   0.703  Mmux_O11 (O)
     end scope: 'U152/XLXI_116:O'
     OR2:I0->O             8   0.097   0.543  U154 (ENCPSEL1)
     begin scope: 'U157/XLXI_5:S0'
     LUT4:I1->O            1   0.097   0.379  Mmux_O11 (O)
     end scope: 'U157/XLXI_5:O'
     begin scope: 'U158/XLXI_114:D1'
     LUT4:I2->O           15   0.097   0.576  Mmux_O11 (O)
     end scope: 'U158/XLXI_114:O'
     begin scope: 'U161:A0'
     LUT5:I2->O            7   0.097   0.721  EQ (EQ)
     end scope: 'U161:EQ'
     AND3B1:I0->O          1   0.097   0.693  XLXI_2271 (XLXN_13037)
     OR3:I0->O             4   0.097   0.393  XLXI_2268 (ADJPLAYPOS0)
     begin scope: 'XLXI_2262:A0'
     LUT2:I0->O            4   0.097   0.293  Mmux_d_tmp21 (D1)
     end scope: 'XLXI_2262:D1'
     BUF:I->O              1   0.511   0.295  P2SEL1_BUF (P2SEL1)
     begin scope: 'U152/XLXI_115:D1'
     LUT4:I3->O            5   0.097   0.575  Mmux_O11 (O)
     end scope: 'U152/XLXI_115:O'
     AND3:I2->O            2   0.234   0.698  M1/U132 (M1/XLXN_1539)
     AND2:I0->O            1   0.097   0.693  M1/U135 (M1/XLXN_1544)
     OR2:I0->O             5   0.097   0.702  M1/U136 (M1/CODERWDMUXSEL1)
     AND2B1:I1->O          4   0.107   0.707  M1/U142 (M1/XLXN_1560)
     AND2:I0->O            1   0.097   0.295  M1/U141 (CODERWD<0>)
     begin scope: 'U182:B<0>'
     LUT2:I1->O            1   0.097   0.000  Madd_adder_tmp_Madd_lut<0> (Madd_adder_tmp_Madd_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Madd_adder_tmp_Madd_cy<0> (Madd_adder_tmp_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<1> (Madd_adder_tmp_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<2> (Madd_adder_tmp_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<3> (Madd_adder_tmp_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<4> (Madd_adder_tmp_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<5> (Madd_adder_tmp_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_adder_tmp_Madd_cy<6> (Madd_adder_tmp_Madd_cy<6>)
     XORCY:CI->O           1   0.370   0.295  Madd_adder_tmp_Madd_xor<7> (S<7>)
     end scope: 'U182:S<7>'
     begin scope: 'U181:B<7>'
     LUT2:I1->O            1   0.097   0.000  Madd_adder_tmp_Madd_lut<7> (Madd_adder_tmp_Madd_lut<7>)
     MUXCY:S->O            1   0.583   0.683  Madd_adder_tmp_Madd_cy<7> (CO)
     end scope: 'U181:CO'
     OR2:I1->O             1   0.107   0.279  U180 (PTOVF)
     FDCE:D                    0.008          U71
    ----------------------------------------
    Total                     20.431ns (5.388ns logic, 15.043ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_NP2B'
  Total number of paths / destination ports: 27 / 8
-------------------------------------------------------------------------
Offset:              1.842ns (Levels of Logic = 3)
  Source:            KEYPADINPOUT<7> (PAD)
  Destination:       M6/C0/DecodeOut_3 (FF)
  Destination Clock: CLOCK_NP2B rising

  Data Path: KEYPADINPOUT<7> to M6/C0/DecodeOut_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.575  KEYPADINPOUT_7_IBUF (KEYPADINPOUT_7_IBUF)
     LUT4:I0->O            1   0.097   0.683  M6/C0/_n0309_inv_SW0 (N6)
     LUT6:I1->O            4   0.097   0.293  M6/C0/_n0309_inv (M6/C0/_n0309_inv)
     FDE:CE                    0.095          M6/C0/DecodeOut_0
    ----------------------------------------
    Total                      1.842ns (0.290ns logic, 1.552ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U67/COUNT_2'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.302ns (Levels of Logic = 1)
  Source:            P1PLAY_NP2B (PAD)
  Destination:       U76 (FF)
  Destination Clock: U67/COUNT_2 rising

  Data Path: P1PLAY_NP2B to U76
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.293  P1PLAY_BUF (P1PLAY)
     FD:D                      0.008          U76
    ----------------------------------------
    Total                      0.302ns (0.009ns logic, 0.293ns route)
                                       (3.0% logic, 97.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_NP2B'
  Total number of paths / destination ports: 36 / 15
-------------------------------------------------------------------------
Offset:              3.122ns (Levels of Logic = 7)
  Source:            M6/C0/DecodeOut_0 (FF)
  Destination:       AA (PAD)
  Source Clock:      CLOCK_NP2B rising

  Data Path: M6/C0/DecodeOut_0 to AA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.361   0.299  M6/C0/DecodeOut_0 (M6/C0/DecodeOut_0)
     begin scope: 'XLXI_2220/XLXI_114:D0'
     LUT4:I3->O            1   0.097   0.379  Mmux_O11 (O)
     end scope: 'XLXI_2220/XLXI_114:O'
     begin scope: 'M5/XLXI_11/XLXI_114:D1'
     LUT4:I2->O            7   0.097   0.307  Mmux_O11 (O)
     end scope: 'M5/XLXI_11/XLXI_114:O'
     ROM16X1:A0->O         1   0.511   0.279  M5/U1 (M5/XLXN_98)
     INV:I->O              1   0.511   0.279  M5/XLXI_29 (AA_OBUF)
     OBUF:I->O                 0.000          AA_OBUF (AA)
    ----------------------------------------
    Total                      3.122ns (1.577ns logic, 1.545ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U67/COUNT_7'
  Total number of paths / destination ports: 1101 / 42
-------------------------------------------------------------------------
Offset:              8.490ns (Levels of Logic = 13)
  Source:            U64/COUNT_0 (FF)
  Destination:       A0_NB2P (PAD)
  Source Clock:      U67/COUNT_7 rising

  Data Path: U64/COUNT_0 to A0_NB2P
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.361   0.558  COUNT_0 (COUNT_0)
     end scope: 'U64:Q0'
     begin scope: 'U65:A0'
     LUT3:I0->O           10   0.097   0.725  Mmux_d_tmp21 (D1)
     end scope: 'U65:D1'
     AND2:I1->O            1   0.107   0.556  U25 (XLXN_12324)
     OR3:I2->O             1   0.234   0.683  U24 (XLXN_12343)
     AND2B1:I1->O          6   0.107   0.716  U23 (ADD)
     AND2:I0->O            2   0.097   0.697  U37 (INT_NET2)
     AND2B1:I0->O          1   0.097   0.693  U35 (BPDS)
     OR2B1:I0->O           1   0.097   0.693  U88 (XLXN_203)
     AND2:I0->O            4   0.097   0.697  U89 (INT_NET0)
     OR2B1:I1->O           1   0.107   0.683  U92 (XLXN_181)
     NAND2:I1->O           1   0.107   0.279  U93 (DISPEN<0>)
     OBUF:I->O                 0.000          DISPEN0_BUF (A0_NB2P)
    ----------------------------------------
    Total                      8.490ns (1.508ns logic, 6.982ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U67/COUNT_0'
  Total number of paths / destination ports: 193 / 23
-------------------------------------------------------------------------
Offset:              2.880ns (Levels of Logic = 6)
  Source:            M5/XLXI_10/q_tmp (FF)
  Destination:       AA (PAD)
  Source Clock:      U67/COUNT_0 rising

  Data Path: M5/XLXI_10/q_tmp to AA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.361   0.534  q_tmp (q_tmp)
     end scope: 'M5/XLXI_10:Q'
     begin scope: 'M5/XLXI_11/XLXI_114:S0'
     LUT4:I1->O            7   0.097   0.307  Mmux_O11 (O)
     end scope: 'M5/XLXI_11/XLXI_114:O'
     ROM16X1:A0->O         1   0.511   0.279  M5/U1 (M5/XLXN_98)
     INV:I->O              1   0.511   0.279  M5/XLXI_29 (AA_OBUF)
     OBUF:I->O                 0.000          AA_OBUF (AA)
    ----------------------------------------
    Total                      2.880ns (1.480ns logic, 1.400ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U66/COUNT_15'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              3.820ns (Levels of Logic = 6)
  Source:            U67/COUNT_8 (FF)
  Destination:       A0_NB2P (PAD)
  Source Clock:      U66/COUNT_15 rising

  Data Path: U67/COUNT_8 to A0_NB2P
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.688  COUNT_8 (COUNT_8)
     end scope: 'U67:Q<8>'
     OR2B1:I1->O           1   0.107   0.693  U88 (XLXN_203)
     AND2:I0->O            4   0.097   0.697  U89 (INT_NET0)
     OR2B1:I1->O           1   0.107   0.683  U92 (XLXN_181)
     NAND2:I1->O           1   0.107   0.279  U93 (DISPEN<0>)
     OBUF:I->O                 0.000          DISPEN0_BUF (A0_NB2P)
    ----------------------------------------
    Total                      3.820ns (0.779ns logic, 3.041ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 796 / 22
-------------------------------------------------------------------------
Delay:               5.050ns (Levels of Logic = 8)
  Source:            SHPTS_NP2B (PAD)
  Destination:       A0_NB2P (PAD)

  Data Path: SHPTS_NP2B to A0_NB2P
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.693  SHPTS_BUF (SHPTS)
     AND3B2:I1->O          2   0.107   0.688  U38 (INT_NET1)
     AND2B1:I1->O          1   0.107   0.693  U35 (BPDS)
     OR2B1:I0->O           1   0.097   0.693  U88 (XLXN_203)
     AND2:I0->O            4   0.097   0.697  U89 (INT_NET0)
     OR2B1:I1->O           1   0.107   0.683  U92 (XLXN_181)
     NAND2:I1->O           1   0.107   0.279  U93 (DISPEN<0>)
     OBUF:I->O                 0.000          DISPEN0_BUF (A0_NB2P)
    ----------------------------------------
    Total                      5.050ns (0.623ns logic, 4.427ns route)
                                       (12.3% logic, 87.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK_NP2B
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_NP2B     |    3.473|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U66/COUNT_15
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U66/COUNT_15   |    1.664|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U67/COUNT_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U67/COUNT_0    |    1.124|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U67/COUNT_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U67/COUNT_2    |    1.059|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U67/COUNT_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U67/COUNT_2    |    0.653|         |         |         |
U67/COUNT_4    |    0.653|         |         |         |
U67/COUNT_7    |    1.685|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U67/COUNT_7
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_NP2B     |   20.649|         |         |         |
U67/COUNT_2    |    6.711|         |         |         |
U67/COUNT_4    |    6.711|         |         |         |
U67/COUNT_7    |   21.536|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.06 secs
 
--> 

Total memory usage is 342400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :   67 (   0 filtered)

