{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 11:30:54 2018 " "Info: Processing started: Tue Apr 10 11:30:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off liu -c liu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off liu -c liu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[0\] " "Warning: Node \"mux12:inst5\|datab\[0\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[1\] " "Warning: Node \"mux12:inst5\|datab\[1\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[2\] " "Warning: Node \"mux12:inst5\|datab\[2\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[3\] " "Warning: Node \"mux12:inst5\|datab\[3\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[4\] " "Warning: Node \"mux12:inst5\|datab\[4\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[5\] " "Warning: Node \"mux12:inst5\|datab\[5\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[6\] " "Warning: Node \"mux12:inst5\|datab\[6\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[7\] " "Warning: Node \"mux12:inst5\|datab\[7\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[8\] " "Warning: Node \"mux12:inst5\|datab\[8\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|datab\[9\] " "Warning: Node \"mux12:inst5\|datab\[9\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[0\] " "Warning: Node \"mux12:inst5\|dataa\[0\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[1\] " "Warning: Node \"mux12:inst5\|dataa\[1\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[2\] " "Warning: Node \"mux12:inst5\|dataa\[2\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[3\] " "Warning: Node \"mux12:inst5\|dataa\[3\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[4\] " "Warning: Node \"mux12:inst5\|dataa\[4\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[5\] " "Warning: Node \"mux12:inst5\|dataa\[5\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[6\] " "Warning: Node \"mux12:inst5\|dataa\[6\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[7\] " "Warning: Node \"mux12:inst5\|dataa\[7\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[8\] " "Warning: Node \"mux12:inst5\|dataa\[8\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux12:inst5\|dataa\[9\] " "Warning: Node \"mux12:inst5\|dataa\[9\]\" is a latch" {  } { { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pin " "Info: Assuming node \"pin\" is an undefined clock" {  } { { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 944 1248 1416 960 "pin" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sel " "Info: Assuming node \"sel\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 784 1312 1480 800 "sel" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "dac7513:inst1\|clk1m " "Info: Detected ripple clock \"dac7513:inst1\|clk1m\" as buffer" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dac7513:inst1\|clk1m" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|ram_block1a5~porta_address_reg0 register dac7513:inst1\|dacdout 72.38 MHz 13.816 ns Internal " "Info: Clock \"clk\" has Internal fmax of 72.38 MHz between source memory \"other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|ram_block1a5~porta_address_reg0\" and destination register \"dac7513:inst1\|dacdout\" (period= 13.816 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.243 ns + Longest memory register " "Info: + Longest memory to register delay is 9.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|ram_block1a5~porta_address_reg0 1 MEM M4K_X26_Y11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y11; Fanout = 4; MEM Node = 'other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|ram_block1a5~porta_address_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_br71.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/db/altsyncram_br71.tdf" 134 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|q_a\[5\] 2 MEM M4K_X26_Y11 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X26_Y11; Fanout = 1; MEM Node = 'other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|q_a\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_br71.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/db/altsyncram_br71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.728 ns) + CELL(0.206 ns) 6.695 ns mux21:inst10\|dataout\[5\]~19 3 COMB LCCOMB_X50_Y11_N16 1 " "Info: 3: + IC(2.728 ns) + CELL(0.206 ns) = 6.695 ns; Loc. = LCCOMB_X50_Y11_N16; Fanout = 1; COMB Node = 'mux21:inst10\|dataout\[5\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|q_a[5] mux21:inst10|dataout[5]~19 } "NODE_NAME" } } { "mux21.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/mux21.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.624 ns) 7.991 ns dac7513:inst1\|Mux0~12 4 COMB LCCOMB_X51_Y11_N0 1 " "Info: 4: + IC(0.672 ns) + CELL(0.624 ns) = 7.991 ns; Loc. = LCCOMB_X51_Y11_N0; Fanout = 1; COMB Node = 'dac7513:inst1\|Mux0~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { mux21:inst10|dataout[5]~19 dac7513:inst1|Mux0~12 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 8.565 ns dac7513:inst1\|Mux0~13 5 COMB LCCOMB_X51_Y11_N18 1 " "Info: 5: + IC(0.368 ns) + CELL(0.206 ns) = 8.565 ns; Loc. = LCCOMB_X51_Y11_N18; Fanout = 1; COMB Node = 'dac7513:inst1\|Mux0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { dac7513:inst1|Mux0~12 dac7513:inst1|Mux0~13 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 9.135 ns dac7513:inst1\|Mux0~21 6 COMB LCCOMB_X51_Y11_N24 1 " "Info: 6: + IC(0.364 ns) + CELL(0.206 ns) = 9.135 ns; Loc. = LCCOMB_X51_Y11_N24; Fanout = 1; COMB Node = 'dac7513:inst1\|Mux0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { dac7513:inst1|Mux0~13 dac7513:inst1|Mux0~21 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.243 ns dac7513:inst1\|dacdout 7 REG LCFF_X51_Y11_N25 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 9.243 ns; Loc. = LCFF_X51_Y11_N25; Fanout = 1; REG Node = 'dac7513:inst1\|dacdout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { dac7513:inst1|Mux0~21 dac7513:inst1|dacdout } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.111 ns ( 55.30 % ) " "Info: Total cell delay = 5.111 ns ( 55.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.132 ns ( 44.70 % ) " "Info: Total interconnect delay = 4.132 ns ( 44.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.243 ns" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|q_a[5] mux21:inst10|dataout[5]~19 dac7513:inst1|Mux0~12 dac7513:inst1|Mux0~13 dac7513:inst1|Mux0~21 dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.243 ns" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 {} other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|q_a[5] {} mux21:inst10|dataout[5]~19 {} dac7513:inst1|Mux0~12 {} dac7513:inst1|Mux0~13 {} dac7513:inst1|Mux0~21 {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 2.728ns 0.672ns 0.368ns 0.364ns 0.000ns } { 0.000ns 3.761ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.555 ns - Smallest " "Info: - Smallest clock skew is 2.555 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.829 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.970 ns) 3.001 ns dac7513:inst1\|clk1m 2 REG LCFF_X31_Y35_N23 3 " "Info: 2: + IC(0.921 ns) + CELL(0.970 ns) = 3.001 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 3; REG Node = 'dac7513:inst1\|clk1m'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { clk dac7513:inst1|clk1m } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.000 ns) 4.012 ns dac7513:inst1\|clk1m~clkctrl 3 COMB CLKCTRL_G9 6 " "Info: 3: + IC(1.011 ns) + CELL(0.000 ns) = 4.012 ns; Loc. = CLKCTRL_G9; Fanout = 6; COMB Node = 'dac7513:inst1\|clk1m~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.666 ns) 5.829 ns dac7513:inst1\|dacdout 4 REG LCFF_X51_Y11_N25 1 " "Info: 4: + IC(1.151 ns) + CELL(0.666 ns) = 5.829 ns; Loc. = LCFF_X51_Y11_N25; Fanout = 1; REG Node = 'dac7513:inst1\|dacdout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 47.11 % ) " "Info: Total cell delay = 2.746 ns ( 47.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.083 ns ( 52.89 % ) " "Info: Total interconnect delay = 3.083 ns ( 52.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.151ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.274 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 3.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.342 ns clk~clkctrl 2 COMB CLKCTRL_G10 140 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.342 ns; Loc. = CLKCTRL_G10; Fanout = 140; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.835 ns) 3.274 ns other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|ram_block1a5~porta_address_reg0 3 MEM M4K_X26_Y11 4 " "Info: 3: + IC(1.097 ns) + CELL(0.835 ns) = 3.274 ns; Loc. = M4K_X26_Y11; Fanout = 4; MEM Node = 'other:inst6\|altsyncram:altsyncram_component\|altsyncram_br71:auto_generated\|ram_block1a5~porta_address_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { clk~clkctrl other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_br71.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/db/altsyncram_br71.tdf" 134 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 59.41 % ) " "Info: Total cell delay = 1.945 ns ( 59.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.329 ns ( 40.59 % ) " "Info: Total interconnect delay = 1.329 ns ( 40.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.274 ns" { clk clk~clkctrl other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.274 ns" { clk {} clk~combout {} clk~clkctrl {} other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 {} } { 0.000ns 0.000ns 0.232ns 1.097ns } { 0.000ns 1.110ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.151ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.274 ns" { clk clk~clkctrl other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.274 ns" { clk {} clk~combout {} clk~clkctrl {} other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 {} } { 0.000ns 0.000ns 0.232ns 1.097ns } { 0.000ns 1.110ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_br71.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/db/altsyncram_br71.tdf" 134 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_br71.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/db/altsyncram_br71.tdf" 134 2 0 } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.243 ns" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|q_a[5] mux21:inst10|dataout[5]~19 dac7513:inst1|Mux0~12 dac7513:inst1|Mux0~13 dac7513:inst1|Mux0~21 dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.243 ns" { other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 {} other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|q_a[5] {} mux21:inst10|dataout[5]~19 {} dac7513:inst1|Mux0~12 {} dac7513:inst1|Mux0~13 {} dac7513:inst1|Mux0~21 {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 2.728ns 0.672ns 0.368ns 0.364ns 0.000ns } { 0.000ns 3.761ns 0.206ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.151ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.274 ns" { clk clk~clkctrl other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.274 ns" { clk {} clk~combout {} clk~clkctrl {} other:inst6|altsyncram:altsyncram_component|altsyncram_br71:auto_generated|ram_block1a5~porta_address_reg0 {} } { 0.000ns 0.000ns 0.232ns 1.097ns } { 0.000ns 1.110ns 0.000ns 0.835ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pin register cnt:inst4\|dout\[0\] register cnt:inst4\|dout\[9\] 336.93 MHz 2.968 ns Internal " "Info: Clock \"pin\" has Internal fmax of 336.93 MHz between source register \"cnt:inst4\|dout\[0\]\" and destination register \"cnt:inst4\|dout\[9\]\" (period= 2.968 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.704 ns + Longest register register " "Info: + Longest register to register delay is 2.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt:inst4\|dout\[0\] 1 REG LCFF_X44_Y13_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y13_N19; Fanout = 5; REG Node = 'cnt:inst4\|dout\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt:inst4|dout[0] } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.621 ns) 1.384 ns cnt:inst4\|dout\[1\]~10 2 COMB LCCOMB_X44_Y13_N0 2 " "Info: 2: + IC(0.763 ns) + CELL(0.621 ns) = 1.384 ns; Loc. = LCCOMB_X44_Y13_N0; Fanout = 2; COMB Node = 'cnt:inst4\|dout\[1\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { cnt:inst4|dout[0] cnt:inst4|dout[1]~10 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.470 ns cnt:inst4\|dout\[2\]~12 3 COMB LCCOMB_X44_Y13_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.470 ns; Loc. = LCCOMB_X44_Y13_N2; Fanout = 2; COMB Node = 'cnt:inst4\|dout\[2\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt:inst4|dout[1]~10 cnt:inst4|dout[2]~12 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.556 ns cnt:inst4\|dout\[3\]~14 4 COMB LCCOMB_X44_Y13_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.556 ns; Loc. = LCCOMB_X44_Y13_N4; Fanout = 2; COMB Node = 'cnt:inst4\|dout\[3\]~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt:inst4|dout[2]~12 cnt:inst4|dout[3]~14 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.642 ns cnt:inst4\|dout\[4\]~16 5 COMB LCCOMB_X44_Y13_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.642 ns; Loc. = LCCOMB_X44_Y13_N6; Fanout = 2; COMB Node = 'cnt:inst4\|dout\[4\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt:inst4|dout[3]~14 cnt:inst4|dout[4]~16 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.728 ns cnt:inst4\|dout\[5\]~18 6 COMB LCCOMB_X44_Y13_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.728 ns; Loc. = LCCOMB_X44_Y13_N8; Fanout = 2; COMB Node = 'cnt:inst4\|dout\[5\]~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt:inst4|dout[4]~16 cnt:inst4|dout[5]~18 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.814 ns cnt:inst4\|dout\[6\]~20 7 COMB LCCOMB_X44_Y13_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.814 ns; Loc. = LCCOMB_X44_Y13_N10; Fanout = 2; COMB Node = 'cnt:inst4\|dout\[6\]~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt:inst4|dout[5]~18 cnt:inst4|dout[6]~20 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.900 ns cnt:inst4\|dout\[7\]~22 8 COMB LCCOMB_X44_Y13_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.900 ns; Loc. = LCCOMB_X44_Y13_N12; Fanout = 2; COMB Node = 'cnt:inst4\|dout\[7\]~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt:inst4|dout[6]~20 cnt:inst4|dout[7]~22 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.090 ns cnt:inst4\|dout\[8\]~24 9 COMB LCCOMB_X44_Y13_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.090 ns; Loc. = LCCOMB_X44_Y13_N14; Fanout = 1; COMB Node = 'cnt:inst4\|dout\[8\]~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cnt:inst4|dout[7]~22 cnt:inst4|dout[8]~24 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.596 ns cnt:inst4\|dout\[9\]~25 10 COMB LCCOMB_X44_Y13_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 2.596 ns; Loc. = LCCOMB_X44_Y13_N16; Fanout = 1; COMB Node = 'cnt:inst4\|dout\[9\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cnt:inst4|dout[8]~24 cnt:inst4|dout[9]~25 } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.704 ns cnt:inst4\|dout\[9\] 11 REG LCFF_X44_Y13_N17 2 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 2.704 ns; Loc. = LCFF_X44_Y13_N17; Fanout = 2; REG Node = 'cnt:inst4\|dout\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt:inst4|dout[9]~25 cnt:inst4|dout[9] } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.941 ns ( 71.78 % ) " "Info: Total cell delay = 1.941 ns ( 71.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.763 ns ( 28.22 % ) " "Info: Total interconnect delay = 0.763 ns ( 28.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.704 ns" { cnt:inst4|dout[0] cnt:inst4|dout[1]~10 cnt:inst4|dout[2]~12 cnt:inst4|dout[3]~14 cnt:inst4|dout[4]~16 cnt:inst4|dout[5]~18 cnt:inst4|dout[6]~20 cnt:inst4|dout[7]~22 cnt:inst4|dout[8]~24 cnt:inst4|dout[9]~25 cnt:inst4|dout[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.704 ns" { cnt:inst4|dout[0] {} cnt:inst4|dout[1]~10 {} cnt:inst4|dout[2]~12 {} cnt:inst4|dout[3]~14 {} cnt:inst4|dout[4]~16 {} cnt:inst4|dout[5]~18 {} cnt:inst4|dout[6]~20 {} cnt:inst4|dout[7]~22 {} cnt:inst4|dout[8]~24 {} cnt:inst4|dout[9]~25 {} cnt:inst4|dout[9] {} } { 0.000ns 0.763ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin destination 3.203 ns + Shortest register " "Info: + Shortest clock path from clock \"pin\" to destination register is 3.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns pin 1 CLK PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_N26; Fanout = 1; CLK Node = 'pin'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 944 1248 1416 960 "pin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns pin~clkctrl 2 COMB CLKCTRL_G5 10 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G5; Fanout = 10; COMB Node = 'pin~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { pin pin~clkctrl } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 944 1248 1416 960 "pin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.666 ns) 3.203 ns cnt:inst4\|dout\[9\] 3 REG LCFF_X44_Y13_N17 2 " "Info: 3: + IC(1.188 ns) + CELL(0.666 ns) = 3.203 ns; Loc. = LCFF_X44_Y13_N17; Fanout = 2; REG Node = 'cnt:inst4\|dout\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { pin~clkctrl cnt:inst4|dout[9] } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.45 % ) " "Info: Total cell delay = 1.776 ns ( 55.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 44.55 % ) " "Info: Total interconnect delay = 1.427 ns ( 44.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pin pin~clkctrl cnt:inst4|dout[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pin {} pin~combout {} pin~clkctrl {} cnt:inst4|dout[9] {} } { 0.000ns 0.000ns 0.239ns 1.188ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin source 3.203 ns - Longest register " "Info: - Longest clock path from clock \"pin\" to source register is 3.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns pin 1 CLK PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_N26; Fanout = 1; CLK Node = 'pin'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 944 1248 1416 960 "pin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns pin~clkctrl 2 COMB CLKCTRL_G5 10 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G5; Fanout = 10; COMB Node = 'pin~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { pin pin~clkctrl } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 944 1248 1416 960 "pin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.666 ns) 3.203 ns cnt:inst4\|dout\[0\] 3 REG LCFF_X44_Y13_N19 5 " "Info: 3: + IC(1.188 ns) + CELL(0.666 ns) = 3.203 ns; Loc. = LCFF_X44_Y13_N19; Fanout = 5; REG Node = 'cnt:inst4\|dout\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { pin~clkctrl cnt:inst4|dout[0] } "NODE_NAME" } } { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.45 % ) " "Info: Total cell delay = 1.776 ns ( 55.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 44.55 % ) " "Info: Total interconnect delay = 1.427 ns ( 44.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pin pin~clkctrl cnt:inst4|dout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pin {} pin~combout {} pin~clkctrl {} cnt:inst4|dout[0] {} } { 0.000ns 0.000ns 0.239ns 1.188ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pin pin~clkctrl cnt:inst4|dout[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pin {} pin~combout {} pin~clkctrl {} cnt:inst4|dout[9] {} } { 0.000ns 0.000ns 0.239ns 1.188ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pin pin~clkctrl cnt:inst4|dout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pin {} pin~combout {} pin~clkctrl {} cnt:inst4|dout[0] {} } { 0.000ns 0.000ns 0.239ns 1.188ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "cnt.v" "" { Text "C:/Documents and Settings/Administrator/桌面/gg/cnt.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.704 ns" { cnt:inst4|dout[0] cnt:inst4|dout[1]~10 cnt:inst4|dout[2]~12 cnt:inst4|dout[3]~14 cnt:inst4|dout[4]~16 cnt:inst4|dout[5]~18 cnt:inst4|dout[6]~20 cnt:inst4|dout[7]~22 cnt:inst4|dout[8]~24 cnt:inst4|dout[9]~25 cnt:inst4|dout[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.704 ns" { cnt:inst4|dout[0] {} cnt:inst4|dout[1]~10 {} cnt:inst4|dout[2]~12 {} cnt:inst4|dout[3]~14 {} cnt:inst4|dout[4]~16 {} cnt:inst4|dout[5]~18 {} cnt:inst4|dout[6]~20 {} cnt:inst4|dout[7]~22 {} cnt:inst4|dout[8]~24 {} cnt:inst4|dout[9]~25 {} cnt:inst4|dout[9] {} } { 0.000ns 0.763ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pin pin~clkctrl cnt:inst4|dout[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pin {} pin~combout {} pin~clkctrl {} cnt:inst4|dout[9] {} } { 0.000ns 0.000ns 0.239ns 1.188ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pin pin~clkctrl cnt:inst4|dout[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pin {} pin~combout {} pin~clkctrl {} cnt:inst4|dout[0] {} } { 0.000ns 0.000ns 0.239ns 1.188ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "dac7513:inst1\|clk25k dac7513:inst1\|cnt2\[3\] clk 1.745 ns " "Info: Found hold time violation between source  pin or register \"dac7513:inst1\|clk25k\" and destination pin or register \"dac7513:inst1\|cnt2\[3\]\" for clock \"clk\" (Hold time is 1.745 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.670 ns + Largest " "Info: + Largest clock skew is 2.670 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.838 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.970 ns) 3.001 ns dac7513:inst1\|clk1m 2 REG LCFF_X31_Y35_N23 3 " "Info: 2: + IC(0.921 ns) + CELL(0.970 ns) = 3.001 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 3; REG Node = 'dac7513:inst1\|clk1m'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { clk dac7513:inst1|clk1m } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.000 ns) 4.012 ns dac7513:inst1\|clk1m~clkctrl 3 COMB CLKCTRL_G9 6 " "Info: 3: + IC(1.011 ns) + CELL(0.000 ns) = 4.012 ns; Loc. = CLKCTRL_G9; Fanout = 6; COMB Node = 'dac7513:inst1\|clk1m~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.666 ns) 5.838 ns dac7513:inst1\|cnt2\[3\] 4 REG LCFF_X49_Y11_N19 2 " "Info: 4: + IC(1.160 ns) + CELL(0.666 ns) = 5.838 ns; Loc. = LCFF_X49_Y11_N19; Fanout = 2; REG Node = 'dac7513:inst1\|cnt2\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { dac7513:inst1|clk1m~clkctrl dac7513:inst1|cnt2[3] } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 47.04 % ) " "Info: Total cell delay = 2.746 ns ( 47.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.092 ns ( 52.96 % ) " "Info: Total interconnect delay = 3.092 ns ( 52.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.838 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|cnt2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.838 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|cnt2[3] {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.160ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.168 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.342 ns clk~clkctrl 2 COMB CLKCTRL_G10 140 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.342 ns; Loc. = CLKCTRL_G10; Fanout = 140; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.666 ns) 3.168 ns dac7513:inst1\|clk25k 3 REG LCFF_X49_Y11_N25 10 " "Info: 3: + IC(1.160 ns) + CELL(0.666 ns) = 3.168 ns; Loc. = LCFF_X49_Y11_N25; Fanout = 10; REG Node = 'dac7513:inst1\|clk25k'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { clk~clkctrl dac7513:inst1|clk25k } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 56.06 % ) " "Info: Total cell delay = 1.776 ns ( 56.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 43.94 % ) " "Info: Total interconnect delay = 1.392 ns ( 43.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.168 ns" { clk clk~clkctrl dac7513:inst1|clk25k } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.168 ns" { clk {} clk~combout {} clk~clkctrl {} dac7513:inst1|clk25k {} } { 0.000ns 0.000ns 0.232ns 1.160ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.838 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|cnt2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.838 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|cnt2[3] {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.160ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.168 ns" { clk clk~clkctrl dac7513:inst1|clk25k } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.168 ns" { clk {} clk~combout {} clk~clkctrl {} dac7513:inst1|clk25k {} } { 0.000ns 0.000ns 0.232ns 1.160ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.927 ns - Shortest register register " "Info: - Shortest register to register delay is 0.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dac7513:inst1\|clk25k 1 REG LCFF_X49_Y11_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y11_N25; Fanout = 10; REG Node = 'dac7513:inst1\|clk25k'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac7513:inst1|clk25k } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.370 ns) 0.819 ns dac7513:inst1\|Add2~14 2 COMB LCCOMB_X49_Y11_N18 2 " "Info: 2: + IC(0.449 ns) + CELL(0.370 ns) = 0.819 ns; Loc. = LCCOMB_X49_Y11_N18; Fanout = 2; COMB Node = 'dac7513:inst1\|Add2~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { dac7513:inst1|clk25k dac7513:inst1|Add2~14 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.927 ns dac7513:inst1\|cnt2\[3\] 3 REG LCFF_X49_Y11_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.927 ns; Loc. = LCFF_X49_Y11_N19; Fanout = 2; REG Node = 'dac7513:inst1\|cnt2\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { dac7513:inst1|Add2~14 dac7513:inst1|cnt2[3] } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 51.56 % ) " "Info: Total cell delay = 0.478 ns ( 51.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.449 ns ( 48.44 % ) " "Info: Total interconnect delay = 0.449 ns ( 48.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dac7513:inst1|clk25k dac7513:inst1|Add2~14 dac7513:inst1|cnt2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.927 ns" { dac7513:inst1|clk25k {} dac7513:inst1|Add2~14 {} dac7513:inst1|cnt2[3] {} } { 0.000ns 0.449ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 24 -1 0 } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 34 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.838 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|cnt2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.838 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|cnt2[3] {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.160ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.168 ns" { clk clk~clkctrl dac7513:inst1|clk25k } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.168 ns" { clk {} clk~combout {} clk~clkctrl {} dac7513:inst1|clk25k {} } { 0.000ns 0.000ns 0.232ns 1.160ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { dac7513:inst1|clk25k dac7513:inst1|Add2~14 dac7513:inst1|cnt2[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.927 ns" { dac7513:inst1|clk25k {} dac7513:inst1|Add2~14 {} dac7513:inst1|cnt2[3] {} } { 0.000ns 0.449ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "addr32:inst\|result\[31\] B\[10\] clk 3.348 ns register " "Info: tsu for register \"addr32:inst\|result\[31\]\" (data pin = \"B\[10\]\", clock pin = \"clk\") is 3.348 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.566 ns + Longest pin register " "Info: + Longest pin to register delay is 6.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns B\[10\] 1 PIN PIN_AD13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_AD13; Fanout = 2; PIN Node = 'B\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[10] } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 760 1408 1576 776 "B\[17..10\]" "" } { 752 1576 1620 768 "B\[17..10\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.318 ns) + CELL(0.621 ns) 4.039 ns addr32:inst\|result\[10\]~52 2 COMB LCCOMB_X42_Y14_N20 2 " "Info: 2: + IC(2.318 ns) + CELL(0.621 ns) = 4.039 ns; Loc. = LCCOMB_X42_Y14_N20; Fanout = 2; COMB Node = 'addr32:inst\|result\[10\]~52'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { B[10] addr32:inst|result[10]~52 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.125 ns addr32:inst\|result\[11\]~54 3 COMB LCCOMB_X42_Y14_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 4.125 ns; Loc. = LCCOMB_X42_Y14_N22; Fanout = 2; COMB Node = 'addr32:inst\|result\[11\]~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[10]~52 addr32:inst|result[11]~54 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.211 ns addr32:inst\|result\[12\]~56 4 COMB LCCOMB_X42_Y14_N24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 4.211 ns; Loc. = LCCOMB_X42_Y14_N24; Fanout = 2; COMB Node = 'addr32:inst\|result\[12\]~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[11]~54 addr32:inst|result[12]~56 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.297 ns addr32:inst\|result\[13\]~58 5 COMB LCCOMB_X42_Y14_N26 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 4.297 ns; Loc. = LCCOMB_X42_Y14_N26; Fanout = 2; COMB Node = 'addr32:inst\|result\[13\]~58'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[12]~56 addr32:inst|result[13]~58 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.383 ns addr32:inst\|result\[14\]~60 6 COMB LCCOMB_X42_Y14_N28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.383 ns; Loc. = LCCOMB_X42_Y14_N28; Fanout = 2; COMB Node = 'addr32:inst\|result\[14\]~60'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[13]~58 addr32:inst|result[14]~60 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 4.558 ns addr32:inst\|result\[15\]~62 7 COMB LCCOMB_X42_Y14_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.175 ns) = 4.558 ns; Loc. = LCCOMB_X42_Y14_N30; Fanout = 2; COMB Node = 'addr32:inst\|result\[15\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { addr32:inst|result[14]~60 addr32:inst|result[15]~62 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.644 ns addr32:inst\|result\[16\]~64 8 COMB LCCOMB_X42_Y13_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.644 ns; Loc. = LCCOMB_X42_Y13_N0; Fanout = 2; COMB Node = 'addr32:inst\|result\[16\]~64'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[15]~62 addr32:inst|result[16]~64 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.730 ns addr32:inst\|result\[17\]~66 9 COMB LCCOMB_X42_Y13_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.730 ns; Loc. = LCCOMB_X42_Y13_N2; Fanout = 2; COMB Node = 'addr32:inst\|result\[17\]~66'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[16]~64 addr32:inst|result[17]~66 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.816 ns addr32:inst\|result\[18\]~68 10 COMB LCCOMB_X42_Y13_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.816 ns; Loc. = LCCOMB_X42_Y13_N4; Fanout = 2; COMB Node = 'addr32:inst\|result\[18\]~68'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[17]~66 addr32:inst|result[18]~68 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.902 ns addr32:inst\|result\[19\]~70 11 COMB LCCOMB_X42_Y13_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.902 ns; Loc. = LCCOMB_X42_Y13_N6; Fanout = 2; COMB Node = 'addr32:inst\|result\[19\]~70'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[18]~68 addr32:inst|result[19]~70 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.988 ns addr32:inst\|result\[20\]~72 12 COMB LCCOMB_X42_Y13_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.988 ns; Loc. = LCCOMB_X42_Y13_N8; Fanout = 2; COMB Node = 'addr32:inst\|result\[20\]~72'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[19]~70 addr32:inst|result[20]~72 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.074 ns addr32:inst\|result\[21\]~74 13 COMB LCCOMB_X42_Y13_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.074 ns; Loc. = LCCOMB_X42_Y13_N10; Fanout = 2; COMB Node = 'addr32:inst\|result\[21\]~74'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[20]~72 addr32:inst|result[21]~74 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.160 ns addr32:inst\|result\[22\]~76 14 COMB LCCOMB_X42_Y13_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 5.160 ns; Loc. = LCCOMB_X42_Y13_N12; Fanout = 2; COMB Node = 'addr32:inst\|result\[22\]~76'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[21]~74 addr32:inst|result[22]~76 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 5.350 ns addr32:inst\|result\[23\]~78 15 COMB LCCOMB_X42_Y13_N14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.190 ns) = 5.350 ns; Loc. = LCCOMB_X42_Y13_N14; Fanout = 2; COMB Node = 'addr32:inst\|result\[23\]~78'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { addr32:inst|result[22]~76 addr32:inst|result[23]~78 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.436 ns addr32:inst\|result\[24\]~80 16 COMB LCCOMB_X42_Y13_N16 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 5.436 ns; Loc. = LCCOMB_X42_Y13_N16; Fanout = 2; COMB Node = 'addr32:inst\|result\[24\]~80'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[23]~78 addr32:inst|result[24]~80 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.522 ns addr32:inst\|result\[25\]~82 17 COMB LCCOMB_X42_Y13_N18 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 5.522 ns; Loc. = LCCOMB_X42_Y13_N18; Fanout = 2; COMB Node = 'addr32:inst\|result\[25\]~82'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[24]~80 addr32:inst|result[25]~82 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.608 ns addr32:inst\|result\[26\]~84 18 COMB LCCOMB_X42_Y13_N20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 5.608 ns; Loc. = LCCOMB_X42_Y13_N20; Fanout = 2; COMB Node = 'addr32:inst\|result\[26\]~84'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[25]~82 addr32:inst|result[26]~84 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.694 ns addr32:inst\|result\[27\]~86 19 COMB LCCOMB_X42_Y13_N22 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 5.694 ns; Loc. = LCCOMB_X42_Y13_N22; Fanout = 2; COMB Node = 'addr32:inst\|result\[27\]~86'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[26]~84 addr32:inst|result[27]~86 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.780 ns addr32:inst\|result\[28\]~88 20 COMB LCCOMB_X42_Y13_N24 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 5.780 ns; Loc. = LCCOMB_X42_Y13_N24; Fanout = 2; COMB Node = 'addr32:inst\|result\[28\]~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[27]~86 addr32:inst|result[28]~88 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.866 ns addr32:inst\|result\[29\]~90 21 COMB LCCOMB_X42_Y13_N26 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 5.866 ns; Loc. = LCCOMB_X42_Y13_N26; Fanout = 2; COMB Node = 'addr32:inst\|result\[29\]~90'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[28]~88 addr32:inst|result[29]~90 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.952 ns addr32:inst\|result\[30\]~92 22 COMB LCCOMB_X42_Y13_N28 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 5.952 ns; Loc. = LCCOMB_X42_Y13_N28; Fanout = 1; COMB Node = 'addr32:inst\|result\[30\]~92'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { addr32:inst|result[29]~90 addr32:inst|result[30]~92 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.458 ns addr32:inst\|result\[31\]~93 23 COMB LCCOMB_X42_Y13_N30 1 " "Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 6.458 ns; Loc. = LCCOMB_X42_Y13_N30; Fanout = 1; COMB Node = 'addr32:inst\|result\[31\]~93'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { addr32:inst|result[30]~92 addr32:inst|result[31]~93 } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.566 ns addr32:inst\|result\[31\] 24 REG LCFF_X42_Y13_N31 1 " "Info: 24: + IC(0.000 ns) + CELL(0.108 ns) = 6.566 ns; Loc. = LCFF_X42_Y13_N31; Fanout = 1; REG Node = 'addr32:inst\|result\[31\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { addr32:inst|result[31]~93 addr32:inst|result[31] } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.248 ns ( 64.70 % ) " "Info: Total cell delay = 4.248 ns ( 64.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.318 ns ( 35.30 % ) " "Info: Total interconnect delay = 2.318 ns ( 35.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { B[10] addr32:inst|result[10]~52 addr32:inst|result[11]~54 addr32:inst|result[12]~56 addr32:inst|result[13]~58 addr32:inst|result[14]~60 addr32:inst|result[15]~62 addr32:inst|result[16]~64 addr32:inst|result[17]~66 addr32:inst|result[18]~68 addr32:inst|result[19]~70 addr32:inst|result[20]~72 addr32:inst|result[21]~74 addr32:inst|result[22]~76 addr32:inst|result[23]~78 addr32:inst|result[24]~80 addr32:inst|result[25]~82 addr32:inst|result[26]~84 addr32:inst|result[27]~86 addr32:inst|result[28]~88 addr32:inst|result[29]~90 addr32:inst|result[30]~92 addr32:inst|result[31]~93 addr32:inst|result[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { B[10] {} B[10]~combout {} addr32:inst|result[10]~52 {} addr32:inst|result[11]~54 {} addr32:inst|result[12]~56 {} addr32:inst|result[13]~58 {} addr32:inst|result[14]~60 {} addr32:inst|result[15]~62 {} addr32:inst|result[16]~64 {} addr32:inst|result[17]~66 {} addr32:inst|result[18]~68 {} addr32:inst|result[19]~70 {} addr32:inst|result[20]~72 {} addr32:inst|result[21]~74 {} addr32:inst|result[22]~76 {} addr32:inst|result[23]~78 {} addr32:inst|result[24]~80 {} addr32:inst|result[25]~82 {} addr32:inst|result[26]~84 {} addr32:inst|result[27]~86 {} addr32:inst|result[28]~88 {} addr32:inst|result[29]~90 {} addr32:inst|result[30]~92 {} addr32:inst|result[31]~93 {} addr32:inst|result[31] {} } { 0.000ns 0.000ns 2.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.100ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.178 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.342 ns clk~clkctrl 2 COMB CLKCTRL_G10 140 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.342 ns; Loc. = CLKCTRL_G10; Fanout = 140; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.666 ns) 3.178 ns addr32:inst\|result\[31\] 3 REG LCFF_X42_Y13_N31 1 " "Info: 3: + IC(1.170 ns) + CELL(0.666 ns) = 3.178 ns; Loc. = LCFF_X42_Y13_N31; Fanout = 1; REG Node = 'addr32:inst\|result\[31\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { clk~clkctrl addr32:inst|result[31] } "NODE_NAME" } } { "../11503/addr32.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/addr32.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.88 % ) " "Info: Total cell delay = 1.776 ns ( 55.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.402 ns ( 44.12 % ) " "Info: Total interconnect delay = 1.402 ns ( 44.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk clk~clkctrl addr32:inst|result[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~combout {} clk~clkctrl {} addr32:inst|result[31] {} } { 0.000ns 0.000ns 0.232ns 1.170ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { B[10] addr32:inst|result[10]~52 addr32:inst|result[11]~54 addr32:inst|result[12]~56 addr32:inst|result[13]~58 addr32:inst|result[14]~60 addr32:inst|result[15]~62 addr32:inst|result[16]~64 addr32:inst|result[17]~66 addr32:inst|result[18]~68 addr32:inst|result[19]~70 addr32:inst|result[20]~72 addr32:inst|result[21]~74 addr32:inst|result[22]~76 addr32:inst|result[23]~78 addr32:inst|result[24]~80 addr32:inst|result[25]~82 addr32:inst|result[26]~84 addr32:inst|result[27]~86 addr32:inst|result[28]~88 addr32:inst|result[29]~90 addr32:inst|result[30]~92 addr32:inst|result[31]~93 addr32:inst|result[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { B[10] {} B[10]~combout {} addr32:inst|result[10]~52 {} addr32:inst|result[11]~54 {} addr32:inst|result[12]~56 {} addr32:inst|result[13]~58 {} addr32:inst|result[14]~60 {} addr32:inst|result[15]~62 {} addr32:inst|result[16]~64 {} addr32:inst|result[17]~66 {} addr32:inst|result[18]~68 {} addr32:inst|result[19]~70 {} addr32:inst|result[20]~72 {} addr32:inst|result[21]~74 {} addr32:inst|result[22]~76 {} addr32:inst|result[23]~78 {} addr32:inst|result[24]~80 {} addr32:inst|result[25]~82 {} addr32:inst|result[26]~84 {} addr32:inst|result[27]~86 {} addr32:inst|result[28]~88 {} addr32:inst|result[29]~90 {} addr32:inst|result[30]~92 {} addr32:inst|result[31]~93 {} addr32:inst|result[31] {} } { 0.000ns 0.000ns 2.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.100ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk clk~clkctrl addr32:inst|result[31] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~combout {} clk~clkctrl {} addr32:inst|result[31] {} } { 0.000ns 0.000ns 0.232ns 1.170ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dacdout dac7513:inst1\|dacdout 13.262 ns register " "Info: tco from clock \"clk\" to destination pin \"dacdout\" through register \"dac7513:inst1\|dacdout\" is 13.262 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.829 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.970 ns) 3.001 ns dac7513:inst1\|clk1m 2 REG LCFF_X31_Y35_N23 3 " "Info: 2: + IC(0.921 ns) + CELL(0.970 ns) = 3.001 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 3; REG Node = 'dac7513:inst1\|clk1m'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { clk dac7513:inst1|clk1m } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.000 ns) 4.012 ns dac7513:inst1\|clk1m~clkctrl 3 COMB CLKCTRL_G9 6 " "Info: 3: + IC(1.011 ns) + CELL(0.000 ns) = 4.012 ns; Loc. = CLKCTRL_G9; Fanout = 6; COMB Node = 'dac7513:inst1\|clk1m~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.666 ns) 5.829 ns dac7513:inst1\|dacdout 4 REG LCFF_X51_Y11_N25 1 " "Info: 4: + IC(1.151 ns) + CELL(0.666 ns) = 5.829 ns; Loc. = LCFF_X51_Y11_N25; Fanout = 1; REG Node = 'dac7513:inst1\|dacdout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 47.11 % ) " "Info: Total cell delay = 2.746 ns ( 47.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.083 ns ( 52.89 % ) " "Info: Total interconnect delay = 3.083 ns ( 52.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.151ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.129 ns + Longest register pin " "Info: + Longest register to pin delay is 7.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dac7513:inst1\|dacdout 1 REG LCFF_X51_Y11_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y11_N25; Fanout = 1; REG Node = 'dac7513:inst1\|dacdout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac7513:inst1|dacdout } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.063 ns) + CELL(3.066 ns) 7.129 ns dacdout 2 PIN PIN_P9 0 " "Info: 2: + IC(4.063 ns) + CELL(3.066 ns) = 7.129 ns; Loc. = PIN_P9; Fanout = 0; PIN Node = 'dacdout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { dac7513:inst1|dacdout dacdout } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 800 2384 2560 816 "dacdout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 43.01 % ) " "Info: Total cell delay = 3.066 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.063 ns ( 56.99 % ) " "Info: Total interconnect delay = 4.063 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { dac7513:inst1|dacdout dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { dac7513:inst1|dacdout {} dacdout {} } { 0.000ns 4.063ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.151ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.129 ns" { dac7513:inst1|dacdout dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.129 ns" { dac7513:inst1|dacdout {} dacdout {} } { 0.000ns 4.063ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dac7513:inst1\|dacdout sel clk 0.486 ns register " "Info: th for register \"dac7513:inst1\|dacdout\" (data pin = \"sel\", clock pin = \"clk\") is 0.486 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.829 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 704 1384 1552 720 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.970 ns) 3.001 ns dac7513:inst1\|clk1m 2 REG LCFF_X31_Y35_N23 3 " "Info: 2: + IC(0.921 ns) + CELL(0.970 ns) = 3.001 ns; Loc. = LCFF_X31_Y35_N23; Fanout = 3; REG Node = 'dac7513:inst1\|clk1m'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { clk dac7513:inst1|clk1m } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.000 ns) 4.012 ns dac7513:inst1\|clk1m~clkctrl 3 COMB CLKCTRL_G9 6 " "Info: 3: + IC(1.011 ns) + CELL(0.000 ns) = 4.012 ns; Loc. = CLKCTRL_G9; Fanout = 6; COMB Node = 'dac7513:inst1\|clk1m~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.666 ns) 5.829 ns dac7513:inst1\|dacdout 4 REG LCFF_X51_Y11_N25 1 " "Info: 4: + IC(1.151 ns) + CELL(0.666 ns) = 5.829 ns; Loc. = LCFF_X51_Y11_N25; Fanout = 1; REG Node = 'dac7513:inst1\|dacdout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 47.11 % ) " "Info: Total cell delay = 2.746 ns ( 47.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.083 ns ( 52.89 % ) " "Info: Total interconnect delay = 3.083 ns ( 52.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.151ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.649 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns sel 1 CLK PIN_N25 13 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_N25; Fanout = 13; CLK Node = 'sel'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel } "NODE_NAME" } } { "../11503/liuliu.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/11503/liuliu.bdf" { { 784 1312 1480 800 "sel" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(0.589 ns) 3.735 ns dac7513:inst1\|Mux0~19 2 COMB LCCOMB_X50_Y11_N20 1 " "Info: 2: + IC(2.036 ns) + CELL(0.589 ns) = 3.735 ns; Loc. = LCCOMB_X50_Y11_N20; Fanout = 1; COMB Node = 'dac7513:inst1\|Mux0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { sel dac7513:inst1|Mux0~19 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.370 ns) 4.797 ns dac7513:inst1\|Mux0~20 3 COMB LCCOMB_X51_Y11_N4 1 " "Info: 3: + IC(0.692 ns) + CELL(0.370 ns) = 4.797 ns; Loc. = LCCOMB_X51_Y11_N4; Fanout = 1; COMB Node = 'dac7513:inst1\|Mux0~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { dac7513:inst1|Mux0~19 dac7513:inst1|Mux0~20 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.366 ns) 5.541 ns dac7513:inst1\|Mux0~21 4 COMB LCCOMB_X51_Y11_N24 1 " "Info: 4: + IC(0.378 ns) + CELL(0.366 ns) = 5.541 ns; Loc. = LCCOMB_X51_Y11_N24; Fanout = 1; COMB Node = 'dac7513:inst1\|Mux0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { dac7513:inst1|Mux0~20 dac7513:inst1|Mux0~21 } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.649 ns dac7513:inst1\|dacdout 5 REG LCFF_X51_Y11_N25 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 5.649 ns; Loc. = LCFF_X51_Y11_N25; Fanout = 1; REG Node = 'dac7513:inst1\|dacdout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { dac7513:inst1|Mux0~21 dac7513:inst1|dacdout } "NODE_NAME" } } { "../11503/dac7513.v" "" { Text "C:/Documents and Settings/Administrator/桌面/11503/dac7513.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.543 ns ( 45.02 % ) " "Info: Total cell delay = 2.543 ns ( 45.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.106 ns ( 54.98 % ) " "Info: Total interconnect delay = 3.106 ns ( 54.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.649 ns" { sel dac7513:inst1|Mux0~19 dac7513:inst1|Mux0~20 dac7513:inst1|Mux0~21 dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.649 ns" { sel {} sel~combout {} dac7513:inst1|Mux0~19 {} dac7513:inst1|Mux0~20 {} dac7513:inst1|Mux0~21 {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 2.036ns 0.692ns 0.378ns 0.000ns } { 0.000ns 1.110ns 0.589ns 0.370ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { clk dac7513:inst1|clk1m dac7513:inst1|clk1m~clkctrl dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.829 ns" { clk {} clk~combout {} dac7513:inst1|clk1m {} dac7513:inst1|clk1m~clkctrl {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 0.921ns 1.011ns 1.151ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.649 ns" { sel dac7513:inst1|Mux0~19 dac7513:inst1|Mux0~20 dac7513:inst1|Mux0~21 dac7513:inst1|dacdout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.649 ns" { sel {} sel~combout {} dac7513:inst1|Mux0~19 {} dac7513:inst1|Mux0~20 {} dac7513:inst1|Mux0~21 {} dac7513:inst1|dacdout {} } { 0.000ns 0.000ns 2.036ns 0.692ns 0.378ns 0.000ns } { 0.000ns 1.110ns 0.589ns 0.370ns 0.366ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 11:30:54 2018 " "Info: Processing ended: Tue Apr 10 11:30:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
