Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 17 17:15:36 2025
| Host         : LAPTOP-I6E0CIJ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file YAHTZEE_timing_summary_routed.rpt -pb YAHTZEE_timing_summary_routed.pb -rpx YAHTZEE_timing_summary_routed.rpx -warn_on_violation
| Design       : YAHTZEE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     34          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-16  Warning           Large setup violation           4           
TIMING-18  Warning           Missing input or output delay   25          
TIMING-20  Warning           Non-clocked latch               55          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (123)
5. checking no_input_delay (9)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: display/HZ1/CLK_TEMP_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/HZ2/CLK_TEMP_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: fsm/H_JP1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm/intermitente_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: fsm/jugador_n_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: fsm/reset_turnos_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (123)
--------------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.991      -27.178                      4                  385        0.107        0.000                      0                  385        4.020        0.000                       0                   306  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.991      -27.178                      4                  381        0.107        0.000                      0                  381        4.020        0.000                       0                   306  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.455        0.000                      0                    4        0.548        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -6.991ns,  Total Violation      -27.178ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.991ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[1][0]_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.943ns  (logic 7.470ns (44.088%)  route 9.473ns (55.912%))
  Logic Levels:           22  (CARRY4=8 LUT3=2 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.640     5.243    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y97         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDPE (Prop_fdpe_C_Q)         0.456     5.699 r  dados_aleatorios/dados_i_reg[1][0]_replica_2/Q
                         net (fo=19, routed)          0.918     6.616    dados_aleatorios/dados[1][0]_repN_2
    SLICE_X36Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.740 r  dados_aleatorios/resultado[4]_i_104__1/O
                         net (fo=1, routed)           0.000     6.740    dados_aleatorios/resultado[4]_i_104__1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.197 r  dados_aleatorios/resultado_reg[4]_i_66__0/CO[1]
                         net (fo=27, routed)          0.642     7.840    dados_aleatorios/resultado_reg[4]_i_66__0_n_2
    SLICE_X36Y94         LUT6 (Prop_lut6_I4_O)        0.329     8.169 r  dados_aleatorios/resultado[4]_i_106__0_comp/O
                         net (fo=1, routed)           0.189     8.358    dados_aleatorios/resultado[4]_i_106__0_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.823 r  dados_aleatorios/resultado_reg[4]_i_67__0/CO[1]
                         net (fo=20, routed)          0.731     9.554    dados_aleatorios/resultado_reg[4]_i_67__0_n_2
    SLICE_X37Y97         LUT5 (Prop_lut5_I0_O)        0.329     9.883 r  dados_aleatorios/resultado[4]_i_123__0/O
                         net (fo=1, routed)           0.443    10.326    dados_aleatorios/resultado[4]_i_123__0_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.450 r  dados_aleatorios/resultado[4]_i_116__0/O
                         net (fo=1, routed)           0.000    10.450    dados_aleatorios/resultado[4]_i_116__0_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.907 r  dados_aleatorios/resultado_reg[4]_i_88__0/CO[1]
                         net (fo=7, routed)           0.433    11.339    dados_aleatorios/resultado_reg[4]_i_88__0_n_2
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.329    11.668 r  dados_aleatorios/resultado[4]_i_82__0/O
                         net (fo=5, routed)           0.853    12.521    dados_aleatorios/resultado[4]_i_82__0_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I5_O)        0.124    12.645 r  dados_aleatorios/resultado[4]_i_110__0/O
                         net (fo=1, routed)           0.190    12.835    dados_aleatorios/resultado[4]_i_110__0_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.300 r  dados_aleatorios/resultado_reg[4]_i_81__0/CO[1]
                         net (fo=10, routed)          0.345    13.645    dados_aleatorios/resultado_reg[4]_i_81__0_n_2
    SLICE_X33Y94         LUT5 (Prop_lut5_I4_O)        0.329    13.974 r  dados_aleatorios/resultado[4]_i_45__0/O
                         net (fo=10, routed)          0.819    14.793    dados_aleatorios/resultado[4]_i_45__0_n_0
    SLICE_X33Y93         LUT4 (Prop_lut4_I0_O)        0.124    14.917 r  dados_aleatorios/resultado[4]_i_79__0/O
                         net (fo=1, routed)           0.000    14.917    dados_aleatorios/resultado[4]_i_79__0_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.374 r  dados_aleatorios/resultado_reg[4]_i_39__0/CO[1]
                         net (fo=21, routed)          0.627    16.001    dados_aleatorios/resultado_reg[4]_i_39__0_n_2
    SLICE_X35Y92         LUT3 (Prop_lut3_I2_O)        0.329    16.330 f  dados_aleatorios/resultado[4]_i_52__0/O
                         net (fo=6, routed)           0.435    16.765    dados_aleatorios/resultado[4]_i_52__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I4_O)        0.124    16.889 r  dados_aleatorios/resultado[4]_i_85__0/O
                         net (fo=1, routed)           0.330    17.219    dados_aleatorios/resultado[4]_i_85__0_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    17.707 r  dados_aleatorios/resultado_reg[4]_i_48__0/CO[1]
                         net (fo=19, routed)          0.505    18.213    dados_aleatorios/resultado_reg[4]_i_48__0_n_2
    SLICE_X35Y90         LUT6 (Prop_lut6_I4_O)        0.332    18.545 r  dados_aleatorios/resultado[4]_i_94__0_comp_1/O
                         net (fo=1, routed)           0.379    18.924    dados_aleatorios/resultado[4]_i_94__0_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.389 r  dados_aleatorios/resultado_reg[4]_i_56__0/CO[1]
                         net (fo=6, routed)           0.369    19.758    dados_aleatorios/resultado_reg[4]_i_56__0_n_2
    SLICE_X33Y92         LUT3 (Prop_lut3_I2_O)        0.329    20.087 r  dados_aleatorios/resultado[4]_i_24__0/O
                         net (fo=1, routed)           0.323    20.410    dados_aleatorios/resultado[4]_i_24__0_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    20.817 f  dados_aleatorios/resultado_reg[4]_i_8__0/O[1]
                         net (fo=1, routed)           0.295    21.112    dados_aleatorios/resultado_reg[4]_i_8__0_n_6
    SLICE_X32Y92         LUT4 (Prop_lut4_I3_O)        0.303    21.415 r  dados_aleatorios/resultado[4]_i_4__0_comp/O
                         net (fo=1, routed)           0.647    22.062    dados_aleatorios/resultado[4]_i_4__0_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.186 r  dados_aleatorios/resultado[4]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    22.186    puntuaciones1/instance_caso_eg/resultado_reg[4]_1
    SLICE_X35Y92         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.518    14.941    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X35Y92         FDCE (Setup_fdce_C_D)        0.031    15.195    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -22.186    
  -------------------------------------------------------------------
                         slack                                 -6.991    

Slack (VIOLATED) :        -6.966ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.913ns  (logic 7.316ns (43.256%)  route 9.597ns (56.744%))
  Logic Levels:           21  (CARRY4=8 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.641     5.244    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X36Y97         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.456     5.700 r  dados_aleatorios/dados_i_reg[0][0]_replica_6/Q
                         net (fo=16, routed)          0.864     6.563    dados_aleatorios/dados[0][0]_repN_6
    SLICE_X38Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.687 r  dados_aleatorios/resultado[4]_i_104__0/O
                         net (fo=1, routed)           0.000     6.687    dados_aleatorios/resultado[4]_i_104__0_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.145 r  dados_aleatorios/resultado_reg[4]_i_66/CO[1]
                         net (fo=25, routed)          0.508     7.653    dados_aleatorios/resultado_reg[4]_i_66_n_2
    SLICE_X39Y95         LUT6 (Prop_lut6_I4_O)        0.332     7.985 r  dados_aleatorios/resultado[4]_i_106_comp/O
                         net (fo=1, routed)           0.330     8.315    dados_aleatorios/resultado[4]_i_106_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     8.803 r  dados_aleatorios/resultado_reg[4]_i_67/CO[1]
                         net (fo=19, routed)          0.703     9.507    dados_aleatorios/resultado_reg[4]_i_67_n_2
    SLICE_X38Y95         LUT5 (Prop_lut5_I3_O)        0.332     9.839 r  dados_aleatorios/resultado[4]_i_114_comp/O
                         net (fo=1, routed)           0.598    10.437    dados_aleatorios/resultado[4]_i_114_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    10.902 r  dados_aleatorios/resultado_reg[4]_i_88/CO[1]
                         net (fo=6, routed)           0.482    11.384    dados_aleatorios/resultado_reg[4]_i_88_n_2
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.329    11.713 r  dados_aleatorios/resultado[4]_i_82/O
                         net (fo=5, routed)           0.727    12.440    dados_aleatorios/resultado[4]_i_82_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I5_O)        0.124    12.564 r  dados_aleatorios/resultado[4]_i_110/O
                         net (fo=1, routed)           0.189    12.753    dados_aleatorios/resultado[4]_i_110_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    13.241 r  dados_aleatorios/resultado_reg[4]_i_81/CO[1]
                         net (fo=10, routed)          0.388    13.629    dados_aleatorios/resultado_reg[4]_i_81_n_2
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.332    13.961 r  dados_aleatorios/resultado[4]_i_45/O
                         net (fo=9, routed)           0.790    14.751    dados_aleatorios/resultado[4]_i_45_n_0
    SLICE_X39Y93         LUT4 (Prop_lut4_I0_O)        0.124    14.875 r  dados_aleatorios/resultado[4]_i_79/O
                         net (fo=1, routed)           0.000    14.875    dados_aleatorios/resultado[4]_i_79_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.332 r  dados_aleatorios/resultado_reg[4]_i_39/CO[1]
                         net (fo=20, routed)          0.421    15.753    dados_aleatorios/resultado_reg[4]_i_39_n_2
    SLICE_X38Y93         LUT3 (Prop_lut3_I2_O)        0.329    16.082 f  dados_aleatorios/resultado[4]_i_55/O
                         net (fo=4, routed)           0.887    16.969    dados_aleatorios/resultado[4]_i_55_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I3_O)        0.124    17.093 r  dados_aleatorios/resultado[4]_i_85/O
                         net (fo=1, routed)           0.190    17.283    dados_aleatorios/resultado[4]_i_85_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.748 r  dados_aleatorios/resultado_reg[4]_i_48/CO[1]
                         net (fo=19, routed)          0.405    18.153    dados_aleatorios/resultado_reg[4]_i_48_n_2
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.329    18.482 r  dados_aleatorios/resultado[4]_i_61/O
                         net (fo=2, routed)           0.504    18.985    dados_aleatorios/resultado[4]_i_61_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I2_O)        0.124    19.109 r  dados_aleatorios/resultado[4]_i_96_comp/O
                         net (fo=1, routed)           0.000    19.109    dados_aleatorios/resultado[4]_i_96_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    19.566 r  dados_aleatorios/resultado_reg[4]_i_56/CO[1]
                         net (fo=6, routed)           0.341    19.908    dados_aleatorios/resultado_reg[4]_i_56_n_2
    SLICE_X43Y91         LUT3 (Prop_lut3_I2_O)        0.329    20.237 r  dados_aleatorios/resultado[4]_i_24/O
                         net (fo=1, routed)           0.330    20.566    dados_aleatorios/resultado[4]_i_24_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.092 r  dados_aleatorios/resultado_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.941    22.033    dados_aleatorios/resultado_reg[4]_i_8_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.124    22.157 r  dados_aleatorios/resultado[4]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    22.157    puntuaciones1/instance_caso_ep/resultado_reg[4]_0
    SLICE_X45Y92         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.514    14.937    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X45Y92         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X45Y92         FDCE (Setup_fdce_C_D)        0.031    15.191    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -22.157    
  -------------------------------------------------------------------
                         slack                                 -6.966    

Slack (VIOLATED) :        -6.813ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][1]_replica_3/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.761ns  (logic 7.399ns (44.143%)  route 9.362ns (55.857%))
  Logic Levels:           22  (CARRY4=8 LUT3=2 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.641     5.244    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X36Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDPE (Prop_fdpe_C_Q)         0.456     5.700 r  dados_aleatorios/dados_i_reg[0][1]_replica_3/Q
                         net (fo=24, routed)          0.847     6.547    dados_aleatorios/dados[0][1]_repN_3
    SLICE_X38Y98         LUT4 (Prop_lut4_I2_O)        0.124     6.671 r  dados_aleatorios/resultado[4]_i_104/O
                         net (fo=1, routed)           0.000     6.671    dados_aleatorios/resultado[4]_i_104_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.129 r  dados_aleatorios/resultado_reg[4]_i_66__2/CO[1]
                         net (fo=25, routed)          0.712     7.841    dados_aleatorios/resultado_reg[4]_i_66__2_n_2
    SLICE_X39Y96         LUT6 (Prop_lut6_I4_O)        0.332     8.173 r  dados_aleatorios/resultado[4]_i_106__2_comp/O
                         net (fo=1, routed)           0.343     8.516    dados_aleatorios/resultado[4]_i_106__2_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     8.981 r  dados_aleatorios/resultado_reg[4]_i_67__2/CO[1]
                         net (fo=18, routed)          0.429     9.410    dados_aleatorios/resultado_reg[4]_i_67__2_n_2
    SLICE_X42Y95         LUT5 (Prop_lut5_I4_O)        0.329     9.739 r  dados_aleatorios/resultado[4]_i_37__2/O
                         net (fo=8, routed)           0.638    10.377    dados_aleatorios/puntuaciones2/instance_caso_eg/p_1_in__0[1]
    SLICE_X42Y96         LUT4 (Prop_lut4_I2_O)        0.124    10.501 r  dados_aleatorios/resultado[4]_i_71__2/O
                         net (fo=1, routed)           0.000    10.501    dados_aleatorios/resultado[4]_i_71__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.959 r  dados_aleatorios/resultado_reg[4]_i_35__2/CO[1]
                         net (fo=33, routed)          0.758    11.717    dados_aleatorios/puntuaciones2/instance_caso_eg/p_0_in
    SLICE_X41Y98         LUT3 (Prop_lut3_I2_O)        0.332    12.049 r  dados_aleatorios/resultado[4]_i_42__2/O
                         net (fo=3, routed)           0.317    12.366    dados_aleatorios/puntuaciones2/instance_caso_eg/dados_aux[3]__0[1]
    SLICE_X43Y98         LUT6 (Prop_lut6_I5_O)        0.124    12.490 r  dados_aleatorios/resultado[4]_i_73__2/O
                         net (fo=1, routed)           0.344    12.834    dados_aleatorios/resultado[4]_i_73__2_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    13.299 r  dados_aleatorios/resultado_reg[4]_i_36__2/CO[1]
                         net (fo=11, routed)          0.553    13.852    dados_aleatorios/puntuaciones2/instance_caso_eg/dados_aux[4]1
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.329    14.181 r  dados_aleatorios/resultado[4]_i_64__2/O
                         net (fo=8, routed)           0.586    14.767    dados_aleatorios/resultado[4]_i_64__2_n_0
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.124    14.891 r  dados_aleatorios/resultado[4]_i_79__2/O
                         net (fo=1, routed)           0.000    14.891    dados_aleatorios/resultado[4]_i_79__2_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.348 r  dados_aleatorios/resultado_reg[4]_i_39__2/CO[1]
                         net (fo=23, routed)          0.390    15.738    dados_aleatorios/resultado_reg[4]_i_39__2_n_2
    SLICE_X40Y97         LUT3 (Prop_lut3_I2_O)        0.329    16.067 f  dados_aleatorios/resultado[4]_i_55__2/O
                         net (fo=2, routed)           0.455    16.522    dados_aleatorios/resultado[4]_i_55__2_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.124    16.646 r  dados_aleatorios/resultado[4]_i_85__2/O
                         net (fo=1, routed)           0.189    16.835    dados_aleatorios/resultado[4]_i_85__2_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    17.300 r  dados_aleatorios/resultado_reg[4]_i_48__2/CO[1]
                         net (fo=19, routed)          0.520    17.820    dados_aleatorios/resultado_reg[4]_i_48__2_n_2
    SLICE_X43Y98         LUT6 (Prop_lut6_I4_O)        0.329    18.149 r  dados_aleatorios/resultado[4]_i_94__2_comp_1/O
                         net (fo=1, routed)           0.330    18.479    dados_aleatorios/resultado[4]_i_94__2_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    18.944 r  dados_aleatorios/resultado_reg[4]_i_56__2/CO[1]
                         net (fo=6, routed)           0.510    19.455    dados_aleatorios/resultado_reg[4]_i_56__2_n_2
    SLICE_X46Y98         LUT6 (Prop_lut6_I0_O)        0.329    19.784 r  dados_aleatorios/resultado[4]_i_20__2/O
                         net (fo=1, routed)           0.000    19.784    dados_aleatorios/resultado[4]_i_20__2_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.317 r  dados_aleatorios/resultado_reg[4]_i_7__2/CO[3]
                         net (fo=1, routed)           0.797    21.114    dados_aleatorios/resultado_reg[4]_i_7__2_n_0
    SLICE_X47Y98         LUT5 (Prop_lut5_I4_O)        0.124    21.238 r  dados_aleatorios/resultado[4]_i_3__2_comp/O
                         net (fo=1, routed)           0.643    21.881    dados_aleatorios/resultado[4]_i_3__2_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I4_O)        0.124    22.005 r  dados_aleatorios/resultado[4]_i_1__2_comp_1/O
                         net (fo=1, routed)           0.000    22.005    puntuaciones2/instance_caso_eg/resultado_reg[4]_1
    SLICE_X48Y97         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.514    14.937    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X48Y97         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X48Y97         FDCE (Setup_fdce_C_D)        0.032    15.192    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -22.005    
  -------------------------------------------------------------------
                         slack                                 -6.813    

Slack (VIOLATED) :        -6.410ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[0][0]_replica_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.363ns  (logic 7.860ns (48.035%)  route 8.503ns (51.965%))
  Logic Levels:           23  (CARRY4=8 LUT3=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.640     5.243    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X35Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDPE (Prop_fdpe_C_Q)         0.456     5.699 r  dados_aleatorios/dados_i_reg[0][0]_replica_1/Q
                         net (fo=2, routed)           0.656     6.355    dados_aleatorios/dados[0][0]_repN_1
    SLICE_X35Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.479 r  dados_aleatorios/resultado[4]_i_104__2/O
                         net (fo=1, routed)           0.000     6.479    dados_aleatorios/resultado[4]_i_104__2_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.936 r  dados_aleatorios/resultado_reg[4]_i_66__1/CO[1]
                         net (fo=26, routed)          0.425     7.361    dados_aleatorios/resultado_reg[4]_i_66__1_n_2
    SLICE_X36Y95         LUT3 (Prop_lut3_I2_O)        0.329     7.690 r  dados_aleatorios/resultado[4]_i_118__1/O
                         net (fo=2, routed)           0.171     7.861    dados_aleatorios/resultado[4]_i_118__1_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I5_O)        0.124     7.985 r  dados_aleatorios/resultado[4]_i_106__1/O
                         net (fo=1, routed)           0.472     8.457    dados_aleatorios/resultado[4]_i_106__1_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     8.945 r  dados_aleatorios/resultado_reg[4]_i_67__1/CO[1]
                         net (fo=19, routed)          0.567     9.511    dados_aleatorios/resultado_reg[4]_i_67__1_n_2
    SLICE_X31Y95         LUT5 (Prop_lut5_I4_O)        0.332     9.843 f  dados_aleatorios/resultado[4]_i_121__1/O
                         net (fo=1, routed)           0.154     9.998    dados_aleatorios/puntuaciones2/instance_caso_ep/p_2_in[1]
    SLICE_X31Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.122 r  dados_aleatorios/resultado[4]_i_114__1_comp/O
                         net (fo=1, routed)           0.189    10.311    dados_aleatorios/resultado[4]_i_114__1_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    10.799 r  dados_aleatorios/resultado_reg[4]_i_88__1/CO[1]
                         net (fo=6, routed)           0.366    11.164    dados_aleatorios/resultado_reg[4]_i_88__1_n_2
    SLICE_X30Y96         LUT6 (Prop_lut6_I5_O)        0.332    11.496 r  dados_aleatorios/resultado[4]_i_83__1/O
                         net (fo=6, routed)           0.623    12.120    dados_aleatorios/resultado[4]_i_83__1_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.244 r  dados_aleatorios/resultado[4]_i_110__1/O
                         net (fo=1, routed)           0.195    12.439    dados_aleatorios/resultado[4]_i_110__1_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    12.904 r  dados_aleatorios/resultado_reg[4]_i_81__1/CO[1]
                         net (fo=11, routed)          0.565    13.469    dados_aleatorios/resultado_reg[4]_i_81__1_n_2
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.329    13.798 r  dados_aleatorios/resultado[4]_i_41__1/O
                         net (fo=9, routed)           0.535    14.333    dados_aleatorios/resultado[4]_i_41__1_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.124    14.457 r  dados_aleatorios/resultado[4]_i_78__1/O
                         net (fo=1, routed)           0.000    14.457    dados_aleatorios/resultado[4]_i_78__1_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.948 r  dados_aleatorios/resultado_reg[4]_i_39__1/CO[1]
                         net (fo=22, routed)          0.395    15.343    dados_aleatorios/resultado_reg[4]_i_39__1_n_2
    SLICE_X32Y96         LUT3 (Prop_lut3_I2_O)        0.329    15.672 f  dados_aleatorios/resultado[4]_i_52__1/O
                         net (fo=6, routed)           0.651    16.323    dados_aleatorios/resultado[4]_i_52__1_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I4_O)        0.124    16.447 r  dados_aleatorios/resultado[4]_i_85__1/O
                         net (fo=1, routed)           0.338    16.786    dados_aleatorios/resultado[4]_i_85__1_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    17.274 r  dados_aleatorios/resultado_reg[4]_i_48__1/CO[1]
                         net (fo=19, routed)          0.512    17.786    dados_aleatorios/resultado_reg[4]_i_48__1_n_2
    SLICE_X34Y96         LUT6 (Prop_lut6_I4_O)        0.332    18.118 r  dados_aleatorios/resultado[4]_i_94__1_comp_1/O
                         net (fo=1, routed)           0.379    18.497    dados_aleatorios/resultado[4]_i_94__1_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    18.962 r  dados_aleatorios/resultado_reg[4]_i_56__1/CO[1]
                         net (fo=6, routed)           0.488    19.450    dados_aleatorios/resultado_reg[4]_i_56__1_n_2
    SLICE_X36Y99         LUT6 (Prop_lut6_I0_O)        0.329    19.779 r  dados_aleatorios/resultado[4]_i_20__1/O
                         net (fo=1, routed)           0.000    19.779    dados_aleatorios/resultado[4]_i_20__1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.359 f  dados_aleatorios/resultado_reg[4]_i_7__1/O[2]
                         net (fo=1, routed)           0.408    20.767    dados_aleatorios/resultado_reg[4]_i_7__1_n_5
    SLICE_X37Y99         LUT5 (Prop_lut5_I3_O)        0.302    21.069 f  dados_aleatorios/resultado[4]_i_3__1_comp_1/O
                         net (fo=1, routed)           0.413    21.482    dados_aleatorios/resultado[4]_i_3__1_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I3_O)        0.124    21.606 r  dados_aleatorios/resultado[4]_i_1__1_comp_1/O
                         net (fo=1, routed)           0.000    21.606    puntuaciones2/instance_caso_ep/resultado_reg[4]_0
    SLICE_X39Y99         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.519    14.942    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X39Y99         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X39Y99         FDCE (Setup_fdce_C_D)        0.031    15.196    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -21.606    
  -------------------------------------------------------------------
                         slack                                 -6.410    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[2][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 1.845ns (20.681%)  route 7.076ns (79.319%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.640     5.243    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X38Y97         FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDPE (Prop_fdpe_C_Q)         0.518     5.761 f  dados_aleatorios/dados_i_reg[2][0]/Q
                         net (fo=65, routed)          4.345    10.106    dados_aleatorios/dados[2][0]
    SLICE_X48Y108        LUT3 (Prop_lut3_I0_O)        0.124    10.230 r  dados_aleatorios/resultado_i[9]_i_8/O
                         net (fo=6, routed)           0.971    11.201    dados_aleatorios/resultado_i[9]_i_8_n_0
    SLICE_X45Y106        LUT6 (Prop_lut6_I4_O)        0.124    11.325 r  dados_aleatorios/resultado_i[9]_i_5/O
                         net (fo=6, routed)           1.202    12.526    dados_aleatorios/resultado_i[9]_i_5_n_0
    SLICE_X46Y107        LUT5 (Prop_lut5_I4_O)        0.153    12.679 r  dados_aleatorios/resultado_i[3]_i_2__2/O
                         net (fo=2, routed)           0.559    13.238    dados_aleatorios/resultado_i[3]_i_2__2_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592    13.830 r  dados_aleatorios/resultado_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.830    dados_aleatorios/resultado_i_reg[3]_i_1_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.164 r  dados_aleatorios/resultado_i_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.164    puntuaciones1/instance3/resultado_i_reg[9]_0[5]
    SLICE_X44Y108        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.498    14.920    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X44Y108        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X44Y108        FDRE (Setup_fdre_C_D)        0.062    15.127    puntuaciones1/instance3/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -14.164    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[2][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.734ns (19.682%)  route 7.076ns (80.318%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.640     5.243    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X38Y97         FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDPE (Prop_fdpe_C_Q)         0.518     5.761 f  dados_aleatorios/dados_i_reg[2][0]/Q
                         net (fo=65, routed)          4.345    10.106    dados_aleatorios/dados[2][0]
    SLICE_X48Y108        LUT3 (Prop_lut3_I0_O)        0.124    10.230 r  dados_aleatorios/resultado_i[9]_i_8/O
                         net (fo=6, routed)           0.971    11.201    dados_aleatorios/resultado_i[9]_i_8_n_0
    SLICE_X45Y106        LUT6 (Prop_lut6_I4_O)        0.124    11.325 r  dados_aleatorios/resultado_i[9]_i_5/O
                         net (fo=6, routed)           1.202    12.526    dados_aleatorios/resultado_i[9]_i_5_n_0
    SLICE_X46Y107        LUT5 (Prop_lut5_I4_O)        0.153    12.679 r  dados_aleatorios/resultado_i[3]_i_2__2/O
                         net (fo=2, routed)           0.559    13.238    dados_aleatorios/resultado_i[3]_i_2__2_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592    13.830 r  dados_aleatorios/resultado_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.830    dados_aleatorios/resultado_i_reg[3]_i_1_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.053 r  dados_aleatorios/resultado_i_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.053    puntuaciones1/instance3/resultado_i_reg[9]_0[4]
    SLICE_X44Y108        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.498    14.920    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X44Y108        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[4]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X44Y108        FDRE (Setup_fdre_C_D)        0.062    15.127    puntuaciones1/instance3/resultado_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -14.053    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[2][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 1.845ns (21.136%)  route 6.884ns (78.864%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.640     5.243    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X38Y97         FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDPE (Prop_fdpe_C_Q)         0.518     5.761 f  dados_aleatorios/dados_i_reg[2][0]/Q
                         net (fo=65, routed)          4.345    10.106    dados_aleatorios/dados[2][0]
    SLICE_X48Y108        LUT3 (Prop_lut3_I0_O)        0.124    10.230 r  dados_aleatorios/resultado_i[9]_i_8/O
                         net (fo=6, routed)           0.971    11.201    dados_aleatorios/resultado_i[9]_i_8_n_0
    SLICE_X45Y106        LUT6 (Prop_lut6_I4_O)        0.124    11.325 r  dados_aleatorios/resultado_i[9]_i_5/O
                         net (fo=6, routed)           1.202    12.526    dados_aleatorios/resultado_i[9]_i_5_n_0
    SLICE_X46Y107        LUT5 (Prop_lut5_I4_O)        0.153    12.679 r  dados_aleatorios/resultado_i[3]_i_2__2/O
                         net (fo=2, routed)           0.366    13.046    dados_aleatorios/resultado_i[3]_i_2__2_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592    13.638 r  dados_aleatorios/resultado_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.638    dados_aleatorios/resultado_i_reg[3]_i_1__0_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.972 r  dados_aleatorios/resultado_i_reg[9]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    13.972    puntuaciones2/instance3/resultado_i_reg[9]_0[5]
    SLICE_X45Y108        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.498    14.920    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X45Y108        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[9]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X45Y108        FDRE (Setup_fdre_C_D)        0.062    15.127    puntuaciones2/instance3/resultado_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[2][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 1.734ns (20.120%)  route 6.884ns (79.879%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.640     5.243    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X38Y97         FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDPE (Prop_fdpe_C_Q)         0.518     5.761 f  dados_aleatorios/dados_i_reg[2][0]/Q
                         net (fo=65, routed)          4.345    10.106    dados_aleatorios/dados[2][0]
    SLICE_X48Y108        LUT3 (Prop_lut3_I0_O)        0.124    10.230 r  dados_aleatorios/resultado_i[9]_i_8/O
                         net (fo=6, routed)           0.971    11.201    dados_aleatorios/resultado_i[9]_i_8_n_0
    SLICE_X45Y106        LUT6 (Prop_lut6_I4_O)        0.124    11.325 r  dados_aleatorios/resultado_i[9]_i_5/O
                         net (fo=6, routed)           1.202    12.526    dados_aleatorios/resultado_i[9]_i_5_n_0
    SLICE_X46Y107        LUT5 (Prop_lut5_I4_O)        0.153    12.679 r  dados_aleatorios/resultado_i[3]_i_2__2/O
                         net (fo=2, routed)           0.366    13.046    dados_aleatorios/resultado_i[3]_i_2__2_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.592    13.638 r  dados_aleatorios/resultado_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.638    dados_aleatorios/resultado_i_reg[3]_i_1__0_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.861 r  dados_aleatorios/resultado_i_reg[9]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    13.861    puntuaciones2/instance3/resultado_i_reg[9]_0[4]
    SLICE_X45Y108        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.498    14.920    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X45Y108        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X45Y108        FDRE (Setup_fdre_C_D)        0.062    15.127    puntuaciones2/instance3/resultado_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[2][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_fullh/resultado_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 1.138ns (13.708%)  route 7.164ns (86.292%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.640     5.243    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X38Y97         FDPE                                         r  dados_aleatorios/dados_i_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDPE (Prop_fdpe_C_Q)         0.518     5.761 f  dados_aleatorios/dados_i_reg[2][0]/Q
                         net (fo=65, routed)          3.696     9.456    dados_aleatorios/dados[2][0]
    SLICE_X49Y109        LUT3 (Prop_lut3_I2_O)        0.124     9.580 r  dados_aleatorios/resultado_i[0]_i_3/O
                         net (fo=13, routed)          1.056    10.637    dados_aleatorios/resultado_i[0]_i_3_n_0
    SLICE_X48Y110        LUT5 (Prop_lut5_I0_O)        0.124    10.761 r  dados_aleatorios/resultado[4]_i_8/O
                         net (fo=1, routed)           0.669    11.430    dados_aleatorios/resultado[4]_i_8_n_0
    SLICE_X48Y110        LUT6 (Prop_lut6_I0_O)        0.124    11.554 r  dados_aleatorios/resultado[4]_i_6/O
                         net (fo=1, routed)           0.805    12.359    dados_aleatorios/resultado[4]_i_6_n_0
    SLICE_X48Y109        LUT5 (Prop_lut5_I3_O)        0.124    12.483 r  dados_aleatorios/resultado[4]_i_2__3/O
                         net (fo=2, routed)           0.938    13.420    puntuaciones1/resultado_reg[4]_2
    SLICE_X39Y106        LUT4 (Prop_lut4_I3_O)        0.124    13.544 r  puntuaciones1/resultado[4]_i_1__0/O
                         net (fo=1, routed)           0.000    13.544    puntuaciones1/instance_caso_fullh/resultado_reg[4]_0
    SLICE_X39Y106        FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.502    14.924    puntuaciones1/instance_caso_fullh/clk_IBUF_BUFG
    SLICE_X39Y106        FDRE                                         r  puntuaciones1/instance_caso_fullh/resultado_reg[4]/C
                         clock pessimism              0.180    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X39Y106        FDRE (Setup_fdre_C_D)        0.031    15.100    puntuaciones1/instance_caso_fullh/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -13.544    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 dados_aleatorios/dados_i_reg[3][1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_case_t/resultado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 1.304ns (16.070%)  route 6.811ns (83.930%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.640     5.243    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X37Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDPE (Prop_fdpe_C_Q)         0.456     5.699 f  dados_aleatorios/dados_i_reg[3][1]/Q
                         net (fo=69, routed)          3.180     8.878    dados_aleatorios/dados[3][1]
    SLICE_X46Y108        LUT3 (Prop_lut3_I2_O)        0.148     9.026 r  dados_aleatorios/resultado_i[4]_i_9/O
                         net (fo=6, routed)           1.022    10.049    dados_aleatorios/resultado_i[4]_i_9_n_0
    SLICE_X51Y108        LUT6 (Prop_lut6_I0_O)        0.328    10.377 r  dados_aleatorios/resultado[0]_i_14/O
                         net (fo=1, routed)           0.797    11.174    dados_aleatorios/resultado[0]_i_14_n_0
    SLICE_X51Y107        LUT6 (Prop_lut6_I5_O)        0.124    11.298 r  dados_aleatorios/resultado[0]_i_3/O
                         net (fo=1, routed)           0.825    12.123    dados_aleatorios/resultado[0]_i_3_n_0
    SLICE_X49Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.247 r  dados_aleatorios/resultado[0]_i_2/O
                         net (fo=2, routed)           0.987    13.233    puntuaciones1/instance_case_t/p_0_in
    SLICE_X46Y106        LUT4 (Prop_lut4_I0_O)        0.124    13.357 r  puntuaciones1/instance_case_t/resultado[0]_i_1/O
                         net (fo=1, routed)           0.000    13.357    puntuaciones1/instance_case_t/resultado[0]_i_1_n_0
    SLICE_X46Y106        FDRE                                         r  puntuaciones1/instance_case_t/resultado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.497    14.919    puntuaciones1/instance_case_t/clk_IBUF_BUFG
    SLICE_X46Y106        FDRE                                         r  puntuaciones1/instance_case_t/resultado_reg[0]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X46Y106        FDRE (Setup_fdre_C_D)        0.077    15.141    puntuaciones1/instance_case_t/resultado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -13.357    
  -------------------------------------------------------------------
                         slack                                  1.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 down/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.044%)  route 0.120ns (45.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.567     1.486    down/U1/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  down/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  down/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.120     1.747    down/U2/sreg_reg[0]
    SLICE_X38Y88         SRL16E                                       r  down/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.838     2.003    down/U2/clk_IBUF_BUFG
    SLICE_X38Y88         SRL16E                                       r  down/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.479     1.523    
    SLICE_X38Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.640    down/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 enter/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.409%)  route 0.118ns (45.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.567     1.486    enter/U1/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  enter/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  enter/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.118     1.745    enter/U2/sreg_reg[0]
    SLICE_X38Y88         SRL16E                                       r  enter/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.838     2.003    enter/U2/clk_IBUF_BUFG
    SLICE_X38Y88         SRL16E                                       r  enter/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.479     1.523    
    SLICE_X38Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.638    enter/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dados_aleatorios/dados_i_reg[1][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_m/resultado_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.249ns (49.653%)  route 0.252ns (50.347%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.568     1.487    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y96         FDPE                                         r  dados_aleatorios/dados_i_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.628 r  dados_aleatorios/dados_i_reg[1][2]/Q
                         net (fo=25, routed)          0.252     1.881    puntuaciones2/instance_caso_m/dados[1][2]
    SLICE_X39Y104        LUT4 (Prop_lut4_I1_O)        0.045     1.926 r  puntuaciones2/instance_caso_m/resultado[3]_i_5/O
                         net (fo=1, routed)           0.000     1.926    puntuaciones2/instance_caso_m/resultado[3]_i_5_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.989 r  puntuaciones2/instance_caso_m/resultado_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.989    puntuaciones2/instance_caso_m/p_0_in[3]
    SLICE_X39Y104        FDRE                                         r  puntuaciones2/instance_caso_m/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.834     1.999    puntuaciones2/instance_caso_m/clk_IBUF_BUFG
    SLICE_X39Y104        FDRE                                         r  puntuaciones2/instance_caso_m/resultado_reg[3]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X39Y104        FDRE (Hold_fdre_C_D)         0.105     1.858    puntuaciones2/instance_caso_m/resultado_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 up/U1/SREG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up/U2/SYNC_OUT_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.160%)  route 0.178ns (55.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.568     1.487    up/U1/clk_IBUF_BUFG
    SLICE_X36Y89         FDRE                                         r  up/U1/SREG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  up/U1/SREG_reg[0]/Q
                         net (fo=1, routed)           0.178     1.807    up/U2/sreg_reg[0]
    SLICE_X38Y88         SRL16E                                       r  up/U2/SYNC_OUT_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.838     2.003    up/U2/clk_IBUF_BUFG
    SLICE_X38Y88         SRL16E                                       r  up/U2/SYNC_OUT_reg_srl5/CLK
                         clock pessimism             -0.479     1.523    
    SLICE_X38Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.632    up/U2/SYNC_OUT_reg_srl5
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 fsm/tirar_dados_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dados_aleatorios/dados_i_reg[1][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.088%)  route 0.124ns (39.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.572     1.491    fsm/clk_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  fsm/tirar_dados_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  fsm/tirar_dados_reg[1]/Q
                         net (fo=2, routed)           0.124     1.756    dados_aleatorios/lfsr_generators[1].LFSR_inst/tirar_dados[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I2_O)        0.045     1.801 r  dados_aleatorios/lfsr_generators[1].LFSR_inst/dados_i[1][0]_i_1/O
                         net (fo=5, routed)           0.000     1.801    dados_aleatorios/lfsr_generators[1].LFSR_inst_n_2
    SLICE_X37Y97         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.842     2.007    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X37Y97         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X37Y97         FDPE (Hold_fdpe_C_D)         0.091     1.618    dados_aleatorios/dados_i_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 fsm/etapa_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/etapa_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.452%)  route 0.162ns (46.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.569     1.488    fsm/clk_IBUF_BUFG
    SLICE_X33Y88         FDCE                                         r  fsm/etapa_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  fsm/etapa_reg[4]/Q
                         net (fo=6, routed)           0.162     1.791    fsm/etapa_reg_n_0_[4]
    SLICE_X34Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.836 r  fsm/etapa[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    fsm/etapa[0]
    SLICE_X34Y88         FDPE                                         r  fsm/etapa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.839     2.004    fsm/clk_IBUF_BUFG
    SLICE_X34Y88         FDPE                                         r  fsm/etapa_reg[0]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X34Y88         FDPE (Hold_fdpe_C_D)         0.120     1.644    fsm/etapa_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 enter/U3/sreg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U3/sreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.383%)  route 0.114ns (44.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.566     1.485    enter/U3/clk_IBUF_BUFG
    SLICE_X47Y93         FDRE                                         r  enter/U3/sreg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  enter/U3/sreg_reg[10]/Q
                         net (fo=2, routed)           0.114     1.740    enter/U3/sreg_reg_n_0_[10]
    SLICE_X48Y93         FDRE                                         r  enter/U3/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.837     2.002    enter/U3/clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  enter/U3/sreg_reg[11]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.046     1.547    enter/U3/sreg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 enter/U3/sreg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter/U3/sreg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.114%)  route 0.130ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.566     1.485    enter/U3/clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  enter/U3/sreg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  enter/U3/sreg_reg[14]/Q
                         net (fo=2, routed)           0.130     1.756    enter/U3/sreg_reg_n_0_[14]
    SLICE_X48Y93         FDRE                                         r  enter/U3/sreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.837     2.002    enter/U3/clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  enter/U3/sreg_reg[15]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.075     1.560    enter/U3/sreg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dados_aleatorios/dados_i_reg[1][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_m/resultado_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.252ns (44.062%)  route 0.320ns (55.938%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.568     1.487    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y96         FDPE                                         r  dados_aleatorios/dados_i_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.628 r  dados_aleatorios/dados_i_reg[1][2]/Q
                         net (fo=25, routed)          0.320     1.948    puntuaciones1/instance_caso_m/dados[1][2]
    SLICE_X37Y105        LUT4 (Prop_lut4_I1_O)        0.045     1.993 r  puntuaciones1/instance_caso_m/resultado[3]_i_6/O
                         net (fo=1, routed)           0.000     1.993    puntuaciones1/instance_caso_m/resultado[3]_i_6_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.059 r  puntuaciones1/instance_caso_m/resultado_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.059    puntuaciones1/instance_caso_m/p_0_in[2]
    SLICE_X37Y105        FDRE                                         r  puntuaciones1/instance_caso_m/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.835     2.000    puntuaciones1/instance_caso_m/clk_IBUF_BUFG
    SLICE_X37Y105        FDRE                                         r  puntuaciones1/instance_caso_m/resultado_reg[2]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X37Y105        FDRE (Hold_fdre_C_D)         0.105     1.859    puntuaciones1/instance_caso_m/resultado_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dados_aleatorios/dados_i_reg[1][2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_m/resultado_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.249ns (43.537%)  route 0.323ns (56.463%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.568     1.487    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y96         FDPE                                         r  dados_aleatorios/dados_i_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.628 r  dados_aleatorios/dados_i_reg[1][2]/Q
                         net (fo=25, routed)          0.323     1.951    puntuaciones1/instance_caso_m/dados[1][2]
    SLICE_X37Y105        LUT4 (Prop_lut4_I1_O)        0.045     1.996 r  puntuaciones1/instance_caso_m/resultado[3]_i_5/O
                         net (fo=1, routed)           0.000     1.996    puntuaciones1/instance_caso_m/resultado[3]_i_5_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.059 r  puntuaciones1/instance_caso_m/resultado_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.059    puntuaciones1/instance_caso_m/p_0_in[3]
    SLICE_X37Y105        FDRE                                         r  puntuaciones1/instance_caso_m/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.835     2.000    puntuaciones1/instance_caso_m/clk_IBUF_BUFG
    SLICE_X37Y105        FDRE                                         r  puntuaciones1/instance_caso_m/resultado_reg[3]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X37Y105        FDRE (Hold_fdre_C_D)         0.105     1.859    puntuaciones1/instance_caso_m/resultado_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X41Y96    dados_aleatorios/dados_i_reg[0][0]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X37Y97    dados_aleatorios/dados_i_reg[0][0]_replica/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X35Y95    dados_aleatorios/dados_i_reg[0][0]_replica_1/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X30Y95    dados_aleatorios/dados_i_reg[0][0]_replica_2/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X41Y95    dados_aleatorios/dados_i_reg[0][0]_replica_3/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X40Y96    dados_aleatorios/dados_i_reg[0][0]_replica_4/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X36Y96    dados_aleatorios/dados_i_reg[0][0]_replica_5/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X36Y97    dados_aleatorios/dados_i_reg[0][0]_replica_6/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X40Y96    dados_aleatorios/dados_i_reg[0][1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    down/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    down/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    enter/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    enter/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    up/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    up/U2/SYNC_OUT_reg_srl5/CLK
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X41Y96    dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X41Y96    dados_aleatorios/dados_i_reg[0][0]/C
Low Pulse Width   Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X37Y97    dados_aleatorios/dados_i_reg[0][0]_replica/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X37Y97    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    down/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    down/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    enter/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    enter/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    up/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    up/U2/SYNC_OUT_reg_srl5/CLK
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X41Y96    dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X41Y96    dados_aleatorios/dados_i_reg[0][0]/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X37Y97    dados_aleatorios/dados_i_reg[0][0]_replica/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         5.000       4.500      SLICE_X37Y97    dados_aleatorios/dados_i_reg[0][0]_replica/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.455ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.456ns (22.120%)  route 1.606ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X32Y91         FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  fsm/reset_turnos_reg/Q
                         net (fo=15, routed)          1.606     7.304    puntuaciones1/instance_caso_eg/reset_turnos
    SLICE_X35Y92         FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.518    14.941    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X35Y92         FDCE (Recov_fdce_C_CLR)     -0.405    14.759    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -7.304    
  -------------------------------------------------------------------
                         slack                                  7.455    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.456ns (26.934%)  route 1.237ns (73.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X32Y91         FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  fsm/reset_turnos_reg/Q
                         net (fo=15, routed)          1.237     6.936    puntuaciones1/instance_caso_ep/reset_turnos
    SLICE_X45Y92         FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.514    14.937    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X45Y92         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X45Y92         FDCE (Recov_fdce_C_CLR)     -0.405    14.755    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             7.846ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.456ns (27.355%)  route 1.211ns (72.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X32Y91         FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  fsm/reset_turnos_reg/Q
                         net (fo=15, routed)          1.211     6.910    puntuaciones2/instance_caso_eg/reset_turnos
    SLICE_X48Y97         FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.514    14.937    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X48Y97         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X48Y97         FDCE (Recov_fdce_C_CLR)     -0.405    14.755    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  7.846    

Slack (MET) :             8.124ns  (required time - arrival time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.456ns (32.725%)  route 0.937ns (67.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.640     5.243    fsm/clk_IBUF_BUFG
    SLICE_X32Y91         FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  fsm/reset_turnos_reg/Q
                         net (fo=15, routed)          0.937     6.636    puntuaciones2/instance_caso_ep/reset_turnos
    SLICE_X39Y99         FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.519    14.942    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X39Y99         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X39Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.760    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                  8.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.576%)  route 0.352ns (71.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.570     1.489    fsm/clk_IBUF_BUFG
    SLICE_X32Y91         FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  fsm/reset_turnos_reg/Q
                         net (fo=15, routed)          0.352     1.983    puntuaciones2/instance_caso_ep/reset_turnos
    SLICE_X39Y99         FDCE                                         f  puntuaciones2/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.841     2.006    puntuaciones2/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X39Y99         FDCE                                         r  puntuaciones2/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.434    puntuaciones2/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.382%)  route 0.489ns (77.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.570     1.489    fsm/clk_IBUF_BUFG
    SLICE_X32Y91         FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  fsm/reset_turnos_reg/Q
                         net (fo=15, routed)          0.489     2.119    puntuaciones2/instance_caso_eg/reset_turnos
    SLICE_X48Y97         FDCE                                         f  puntuaciones2/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.838     2.003    puntuaciones2/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X48Y97         FDCE                                         r  puntuaciones2/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X48Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    puntuaciones2/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.030%)  route 0.499ns (77.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.570     1.489    fsm/clk_IBUF_BUFG
    SLICE_X32Y91         FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  fsm/reset_turnos_reg/Q
                         net (fo=15, routed)          0.499     2.129    puntuaciones1/instance_caso_ep/reset_turnos
    SLICE_X45Y92         FDCE                                         f  puntuaciones1/instance_caso_ep/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.837     2.002    puntuaciones1/instance_caso_ep/clk_IBUF_BUFG
    SLICE_X45Y92         FDCE                                         r  puntuaciones1/instance_caso_ep/resultado_reg[4]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X45Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    puntuaciones1/instance_caso_ep/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 fsm/reset_turnos_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.950%)  route 0.645ns (82.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.570     1.489    fsm/clk_IBUF_BUFG
    SLICE_X32Y91         FDRE                                         r  fsm/reset_turnos_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  fsm/reset_turnos_reg/Q
                         net (fo=15, routed)          0.645     2.275    puntuaciones1/instance_caso_eg/reset_turnos
    SLICE_X35Y92         FDCE                                         f  puntuaciones1/instance_caso_eg/resultado_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.840     2.005    puntuaciones1/instance_caso_eg/clk_IBUF_BUFG
    SLICE_X35Y92         FDCE                                         r  puntuaciones1/instance_caso_eg/resultado_reg[4]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X35Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    puntuaciones1/instance_caso_eg/resultado_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.842    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones2/instance1/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.285ns  (logic 3.627ns (32.139%)  route 7.658ns (67.861%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        LDCE                         0.000     0.000 r  puntuaciones2/instance1/resultado_reg[2]/G
    SLICE_X48Y108        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instance1/resultado_reg[2]/Q
                         net (fo=1, routed)           0.955     1.514    puntuaciones2/instancia_demux/centenas0_carry_i_17_0[2]
    SLICE_X45Y109        LUT5 (Prop_lut5_I3_O)        0.124     1.638 r  puntuaciones2/instancia_demux/centenas0_carry_i_38/O
                         net (fo=1, routed)           0.000     1.638    puntuaciones2/instancia_demux/centenas0_carry_i_38_n_0
    SLICE_X45Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.850 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           1.085     2.935    mux_fin/decenas1__13_carry_8
    SLICE_X40Y107        LUT6 (Prop_lut6_I1_O)        0.299     3.234 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.176     4.411    puntuaciones2/instance_caso_m/puntos[2]
    SLICE_X37Y110        LUT2 (Prop_lut2_I0_O)        0.124     4.535 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.535    display/UTB1/S[1]
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.085 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.085    display/UTB1/centenas0_carry_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.199    display/UTB1/centenas0_carry__0_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.533 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.877     6.410    fsm/O[1]
    SLICE_X34Y112        LUT5 (Prop_lut5_I0_O)        0.303     6.713 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.521     7.234    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.632 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.162     8.794    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y112        LUT6 (Prop_lut6_I3_O)        0.124     8.918 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           1.104    10.022    fsm/segmentos[0]_i_11_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I4_O)        0.124    10.146 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.777    10.923    fsm/segmentos[0]_i_4_n_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I0_O)        0.124    11.047 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    11.047    fsm/segmentos[0]_i_2_n_0
    SLICE_X32Y106        MUXF7 (Prop_muxf7_I0_O)      0.238    11.285 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.285    display/segmentos_vector[7]__0[0]
    SLICE_X32Y106        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance1/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.053ns  (logic 3.627ns (32.814%)  route 7.426ns (67.186%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        LDCE                         0.000     0.000 r  puntuaciones2/instance1/resultado_reg[2]/G
    SLICE_X48Y108        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instance1/resultado_reg[2]/Q
                         net (fo=1, routed)           0.955     1.514    puntuaciones2/instancia_demux/centenas0_carry_i_17_0[2]
    SLICE_X45Y109        LUT5 (Prop_lut5_I3_O)        0.124     1.638 r  puntuaciones2/instancia_demux/centenas0_carry_i_38/O
                         net (fo=1, routed)           0.000     1.638    puntuaciones2/instancia_demux/centenas0_carry_i_38_n_0
    SLICE_X45Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.850 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           1.085     2.935    mux_fin/decenas1__13_carry_8
    SLICE_X40Y107        LUT6 (Prop_lut6_I1_O)        0.299     3.234 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.176     4.411    puntuaciones2/instance_caso_m/puntos[2]
    SLICE_X37Y110        LUT2 (Prop_lut2_I0_O)        0.124     4.535 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.535    display/UTB1/S[1]
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.085 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.085    display/UTB1/centenas0_carry_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.199    display/UTB1/centenas0_carry__0_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.533 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.877     6.410    fsm/O[1]
    SLICE_X34Y112        LUT5 (Prop_lut5_I0_O)        0.303     6.713 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.521     7.234    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.632 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.153     8.785    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y111        LUT6 (Prop_lut6_I5_O)        0.124     8.909 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.806     9.715    fsm/segmentos[1]_i_11_n_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I4_O)        0.124     9.839 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.853    10.691    fsm/segmentos[1]_i_4_n_0
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.815 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    10.815    fsm/segmentos[1]_i_2_n_0
    SLICE_X31Y105        MUXF7 (Prop_muxf7_I0_O)      0.238    11.053 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.053    display/segmentos_vector[7]__0[1]
    SLICE_X31Y105        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance1/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.883ns  (logic 3.627ns (33.328%)  route 7.256ns (66.672%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        LDCE                         0.000     0.000 r  puntuaciones2/instance1/resultado_reg[2]/G
    SLICE_X48Y108        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instance1/resultado_reg[2]/Q
                         net (fo=1, routed)           0.955     1.514    puntuaciones2/instancia_demux/centenas0_carry_i_17_0[2]
    SLICE_X45Y109        LUT5 (Prop_lut5_I3_O)        0.124     1.638 r  puntuaciones2/instancia_demux/centenas0_carry_i_38/O
                         net (fo=1, routed)           0.000     1.638    puntuaciones2/instancia_demux/centenas0_carry_i_38_n_0
    SLICE_X45Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.850 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           1.085     2.935    mux_fin/decenas1__13_carry_8
    SLICE_X40Y107        LUT6 (Prop_lut6_I1_O)        0.299     3.234 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.176     4.411    puntuaciones2/instance_caso_m/puntos[2]
    SLICE_X37Y110        LUT2 (Prop_lut2_I0_O)        0.124     4.535 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.535    display/UTB1/S[1]
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.085 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.085    display/UTB1/centenas0_carry_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.199    display/UTB1/centenas0_carry__0_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.533 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.877     6.410    fsm/O[1]
    SLICE_X34Y112        LUT5 (Prop_lut5_I0_O)        0.303     6.713 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.521     7.234    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.632 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.145     8.777    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y111        LUT6 (Prop_lut6_I5_O)        0.124     8.901 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           0.875     9.776    fsm/segmentos[4]_i_11_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I4_O)        0.124     9.900 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           0.621    10.521    fsm/segmentos[4]_i_4_n_0
    SLICE_X32Y105        LUT6 (Prop_lut6_I0_O)        0.124    10.645 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    10.645    fsm/segmentos[4]_i_2_n_0
    SLICE_X32Y105        MUXF7 (Prop_muxf7_I0_O)      0.238    10.883 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.883    display/segmentos_vector[7]__0[4]
    SLICE_X32Y105        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance1/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.477ns  (logic 3.630ns (34.646%)  route 6.847ns (65.354%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        LDCE                         0.000     0.000 r  puntuaciones2/instance1/resultado_reg[2]/G
    SLICE_X48Y108        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instance1/resultado_reg[2]/Q
                         net (fo=1, routed)           0.955     1.514    puntuaciones2/instancia_demux/centenas0_carry_i_17_0[2]
    SLICE_X45Y109        LUT5 (Prop_lut5_I3_O)        0.124     1.638 r  puntuaciones2/instancia_demux/centenas0_carry_i_38/O
                         net (fo=1, routed)           0.000     1.638    puntuaciones2/instancia_demux/centenas0_carry_i_38_n_0
    SLICE_X45Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.850 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           1.085     2.935    mux_fin/decenas1__13_carry_8
    SLICE_X40Y107        LUT6 (Prop_lut6_I1_O)        0.299     3.234 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.176     4.411    puntuaciones2/instance_caso_m/puntos[2]
    SLICE_X37Y110        LUT2 (Prop_lut2_I0_O)        0.124     4.535 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.535    display/UTB1/S[1]
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.085 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.085    display/UTB1/centenas0_carry_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.199    display/UTB1/centenas0_carry__0_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.533 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.877     6.410    fsm/O[1]
    SLICE_X34Y112        LUT5 (Prop_lut5_I0_O)        0.303     6.713 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.521     7.234    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.632 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.764     8.396    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y112        LUT6 (Prop_lut6_I5_O)        0.124     8.520 r  fsm/segmentos[3]_i_11/O
                         net (fo=1, routed)           0.658     9.178    fsm/segmentos[3]_i_11_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I4_O)        0.124     9.302 r  fsm/segmentos[3]_i_4/O
                         net (fo=1, routed)           0.810    10.112    fsm/segmentos[3]_i_4_n_0
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    10.236 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    10.236    fsm/segmentos[3]_i_2_n_0
    SLICE_X34Y108        MUXF7 (Prop_muxf7_I0_O)      0.241    10.477 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.477    display/segmentos_vector[7]__0[3]
    SLICE_X34Y108        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance1/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.405ns  (logic 4.209ns (40.453%)  route 6.196ns (59.547%))
  Logic Levels:           15  (CARRY4=5 LDCE=1 LUT2=2 LUT5=1 LUT6=3 MUXF7=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        LDCE                         0.000     0.000 r  puntuaciones2/instance1/resultado_reg[2]/G
    SLICE_X48Y108        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instance1/resultado_reg[2]/Q
                         net (fo=1, routed)           0.955     1.514    puntuaciones2/instancia_demux/centenas0_carry_i_17_0[2]
    SLICE_X45Y109        LUT5 (Prop_lut5_I3_O)        0.124     1.638 r  puntuaciones2/instancia_demux/centenas0_carry_i_38/O
                         net (fo=1, routed)           0.000     1.638    puntuaciones2/instancia_demux/centenas0_carry_i_38_n_0
    SLICE_X45Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.850 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           1.085     2.935    mux_fin/decenas1__13_carry_8
    SLICE_X40Y107        LUT6 (Prop_lut6_I1_O)        0.299     3.234 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.208     4.443    fsm/puntos[2]
    SLICE_X36Y109        LUT2 (Prop_lut2_I1_O)        0.124     4.567 r  fsm/decenas1_carry_i_1/O
                         net (fo=1, routed)           0.000     4.567    display/UTB1/decenas1_carry__0_0[3]
    SLICE_X36Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.968 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.968    display/UTB1/decenas1_carry_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.082    display/UTB1/decenas1_carry__0_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.304 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           1.084     6.388    puntuaciones2/instance_caso_m/decenas1__13_carry[0]
    SLICE_X35Y108        LUT2 (Prop_lut2_I1_O)        0.299     6.687 r  puntuaciones2/instance_caso_m/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.687    display/UTB1/segmentos_reg[0]_i_5_0[1]
    SLICE_X35Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.237 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.237    display/UTB1/decenas1__13_carry_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.459 r  display/UTB1/decenas1__13_carry__0/O[0]
                         net (fo=14, routed)          1.049     8.508    display/UTB1/decenas1__13_carry__0_n_7
    SLICE_X35Y107        LUT6 (Prop_lut6_I3_O)        0.299     8.807 r  display/UTB1/segmentos[6]_i_14/O
                         net (fo=1, routed)           0.000     8.807    display/UTB1/segmentos[6]_i_14_n_0
    SLICE_X35Y107        MUXF7 (Prop_muxf7_I1_O)      0.245     9.052 r  display/UTB1/segmentos_reg[6]_i_5/O
                         net (fo=1, routed)           0.814     9.866    fsm/segmentos_reg[6]
    SLICE_X34Y107        LUT6 (Prop_lut6_I2_O)        0.298    10.164 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    10.164    fsm/segmentos[6]_i_2_n_0
    SLICE_X34Y107        MUXF7 (Prop_muxf7_I0_O)      0.241    10.405 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.405    display/segmentos_vector[7]__0[6]
    SLICE_X34Y107        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance1/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.402ns  (logic 3.598ns (34.591%)  route 6.804ns (65.409%))
  Logic Levels:           14  (CARRY4=4 LDCE=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        LDCE                         0.000     0.000 r  puntuaciones2/instance1/resultado_reg[2]/G
    SLICE_X48Y108        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instance1/resultado_reg[2]/Q
                         net (fo=1, routed)           0.955     1.514    puntuaciones2/instancia_demux/centenas0_carry_i_17_0[2]
    SLICE_X45Y109        LUT5 (Prop_lut5_I3_O)        0.124     1.638 r  puntuaciones2/instancia_demux/centenas0_carry_i_38/O
                         net (fo=1, routed)           0.000     1.638    puntuaciones2/instancia_demux/centenas0_carry_i_38_n_0
    SLICE_X45Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.850 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           1.085     2.935    mux_fin/decenas1__13_carry_8
    SLICE_X40Y107        LUT6 (Prop_lut6_I1_O)        0.299     3.234 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.176     4.411    puntuaciones2/instance_caso_m/puntos[2]
    SLICE_X37Y110        LUT2 (Prop_lut2_I0_O)        0.124     4.535 r  puntuaciones2/instance_caso_m/centenas0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.535    display/UTB1/S[1]
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.085 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.085    display/UTB1/centenas0_carry_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.199 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.199    display/UTB1/centenas0_carry__0_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.533 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.877     6.410    fsm/O[1]
    SLICE_X34Y112        LUT5 (Prop_lut5_I0_O)        0.303     6.713 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.521     7.234    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.632 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.152     8.784    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y112        LUT6 (Prop_lut6_I5_O)        0.124     8.908 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           0.571     9.479    fsm/segmentos[2]_i_11_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I4_O)        0.124     9.603 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.465    10.068    fsm/segmentos[2]_i_4_n_0
    SLICE_X34Y107        LUT6 (Prop_lut6_I0_O)        0.124    10.192 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    10.192    fsm/segmentos[2]_i_2_n_0
    SLICE_X34Y107        MUXF7 (Prop_muxf7_I0_O)      0.209    10.401 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.401    display/segmentos_vector[7]__0[2]
    SLICE_X34Y107        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance1/resultado_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.341ns  (logic 4.269ns (41.281%)  route 6.072ns (58.719%))
  Logic Levels:           15  (CARRY4=5 LDCE=1 LUT2=2 LUT5=1 LUT6=3 MUXF7=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        LDCE                         0.000     0.000 r  puntuaciones2/instance1/resultado_reg[2]/G
    SLICE_X48Y108        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  puntuaciones2/instance1/resultado_reg[2]/Q
                         net (fo=1, routed)           0.955     1.514    puntuaciones2/instancia_demux/centenas0_carry_i_17_0[2]
    SLICE_X45Y109        LUT5 (Prop_lut5_I3_O)        0.124     1.638 r  puntuaciones2/instancia_demux/centenas0_carry_i_38/O
                         net (fo=1, routed)           0.000     1.638    puntuaciones2/instancia_demux/centenas0_carry_i_38_n_0
    SLICE_X45Y109        MUXF7 (Prop_muxf7_I0_O)      0.212     1.850 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           1.085     2.935    mux_fin/decenas1__13_carry_8
    SLICE_X40Y107        LUT6 (Prop_lut6_I1_O)        0.299     3.234 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.208     4.443    fsm/puntos[2]
    SLICE_X36Y109        LUT2 (Prop_lut2_I1_O)        0.124     4.567 r  fsm/decenas1_carry_i_1/O
                         net (fo=1, routed)           0.000     4.567    display/UTB1/decenas1_carry__0_0[3]
    SLICE_X36Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.968 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.968    display/UTB1/decenas1_carry_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.082    display/UTB1/decenas1_carry__0_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.304 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           1.084     6.388    puntuaciones2/instance_caso_m/decenas1__13_carry[0]
    SLICE_X35Y108        LUT2 (Prop_lut2_I1_O)        0.299     6.687 r  puntuaciones2/instance_caso_m/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.687    display/UTB1/segmentos_reg[0]_i_5_0[1]
    SLICE_X35Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.237 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     7.237    display/UTB1/decenas1__13_carry_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.571 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.013     8.584    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X33Y108        LUT6 (Prop_lut6_I3_O)        0.303     8.887 r  display/UTB1/segmentos[5]_i_13/O
                         net (fo=1, routed)           0.000     8.887    display/UTB1/segmentos[5]_i_13_n_0
    SLICE_X33Y108        MUXF7 (Prop_muxf7_I1_O)      0.217     9.104 r  display/UTB1/segmentos_reg[5]_i_5/O
                         net (fo=1, routed)           0.727     9.830    fsm/segmentos_reg[5]
    SLICE_X33Y107        LUT6 (Prop_lut6_I2_O)        0.299    10.129 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    10.129    fsm/segmentos[5]_i_2_n_0
    SLICE_X33Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    10.341 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.341    display/segmentos_vector[7]__0[5]
    SLICE_X33Y107        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            digictrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.144ns  (logic 4.154ns (45.435%)  route 4.989ns (54.565%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDCE                         0.000     0.000 r  display/digictrl_reg[2]_C/C
    SLICE_X32Y109        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  display/digictrl_reg[2]_C/Q
                         net (fo=1, routed)           0.821     1.277    display/digictrl_reg[2]_C_n_0
    SLICE_X30Y109        LUT3 (Prop_lut3_I2_O)        0.124     1.401 r  display/digictrl_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.168     5.569    digictrl_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.144 r  digictrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.144    digictrl[2]
    T9                                                                r  digictrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            digictrl[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.103ns  (logic 4.447ns (48.859%)  route 4.655ns (51.141%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y110        FDPE                         0.000     0.000 r  display/digictrl_reg[7]_P/C
    SLICE_X34Y110        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  display/digictrl_reg[7]_P/Q
                         net (fo=1, routed)           1.095     1.613    display/digictrl_reg[7]_P_n_0
    SLICE_X30Y110        LUT3 (Prop_lut3_I0_O)        0.152     1.765 r  display/digictrl_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.560     5.325    digictrl_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.777     9.103 r  digictrl_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.103    digictrl[7]
    U13                                                               r  digictrl[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digictrl_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            digictrl[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.815ns  (logic 4.670ns (52.974%)  route 4.145ns (47.026%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        LDCE                         0.000     0.000 r  display/digictrl_reg[7]_LDC/G
    SLICE_X31Y109        LDCE (EnToQ_ldce_G_Q)        0.766     0.766 r  display/digictrl_reg[7]_LDC/Q
                         net (fo=8, routed)           0.694     1.460    display/digictrl_reg[7]_LDC_n_0
    SLICE_X30Y110        LUT3 (Prop_lut3_I1_O)        0.148     1.608 r  display/digictrl_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.451     5.059    digictrl_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.756     8.815 r  digictrl_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.815    digictrl[5]
    T14                                                               r  digictrl[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digisel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.670%)  route 0.125ns (49.330%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE                         0.000     0.000 r  display/digisel_reg[0]/C
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[0]/Q
                         net (fo=2, routed)           0.125     0.253    display/ROTATE_LEFT[1]
    SLICE_X32Y110        FDRE                                         r  display/digisel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE                         0.000     0.000 r  display/digisel_reg[6]/C
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[6]/Q
                         net (fo=2, routed)           0.127     0.268    display/ROTATE_LEFT[7]
    SLICE_X31Y110        FDRE                                         r  display/digisel_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digictrl_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.148%)  route 0.091ns (32.852%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE                         0.000     0.000 r  display/digisel_reg[6]/C
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/digisel_reg[6]/Q
                         net (fo=2, routed)           0.091     0.232    display/ROTATE_LEFT[7]
    SLICE_X30Y110        LUT1 (Prop_lut1_I0_O)        0.045     0.277 r  display/digictrl[6]_C_i_1/O
                         net (fo=2, routed)           0.000     0.277    display/digictrl[6]_C_i_1_n_0
    SLICE_X30Y110        FDPE                                         r  display/digictrl_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE                         0.000     0.000 r  display/digisel_reg[4]/C
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[4]/Q
                         net (fo=2, routed)           0.179     0.320    display/ROTATE_LEFT[5]
    SLICE_X31Y110        FDRE                                         r  display/digisel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.128ns (39.742%)  route 0.194ns (60.258%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE                         0.000     0.000 r  display/digisel_reg[7]/C
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/digisel_reg[7]/Q
                         net (fo=2, routed)           0.194     0.322    display/ROTATE_LEFT[0]
    SLICE_X31Y110        FDRE                                         r  display/digisel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE                         0.000     0.000 r  display/digisel_reg[2]/C
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[2]/Q
                         net (fo=2, routed)           0.183     0.324    display/ROTATE_LEFT[3]
    SLICE_X32Y110        FDRE                                         r  display/digisel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.355%)  route 0.192ns (57.645%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE                         0.000     0.000 r  display/digisel_reg[3]/C
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[3]/Q
                         net (fo=2, routed)           0.192     0.333    display/ROTATE_LEFT[4]
    SLICE_X31Y110        FDRE                                         r  display/digisel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digictrl_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.307%)  route 0.150ns (44.693%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE                         0.000     0.000 r  display/digisel_reg[5]/C
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/digisel_reg[5]/Q
                         net (fo=2, routed)           0.150     0.291    display/ROTATE_LEFT[6]
    SLICE_X30Y110        LUT1 (Prop_lut1_I0_O)        0.045     0.336 r  display/digictrl[5]_C_i_1/O
                         net (fo=2, routed)           0.000     0.336    display/digictrl[5]_C_i_1_n_0
    SLICE_X30Y110        FDPE                                         r  display/digictrl_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digisel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/digisel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.141ns (39.157%)  route 0.219ns (60.843%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE                         0.000     0.000 r  display/digisel_reg[1]/C
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/digisel_reg[1]/Q
                         net (fo=2, routed)           0.219     0.360    display/ROTATE_LEFT[2]
    SLICE_X32Y110        FDRE                                         r  display/digisel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/contador_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/contador_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE                         0.000     0.000 r  display/contador_reg[0]/C
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/contador_reg[0]/Q
                         net (fo=24, routed)          0.180     0.321    display/Q[0]
    SLICE_X31Y110        LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  display/contador[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    display/p_1_in[0]
    SLICE_X31Y110        FDRE                                         r  display/contador_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.872ns  (logic 3.377ns (24.343%)  route 10.495ns (75.657%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.641     5.244    fsm/clk_IBUF_BUFG
    SLICE_X33Y94         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          3.601     9.301    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X47Y107        LUT5 (Prop_lut5_I2_O)        0.124     9.425 f  puntuaciones1/instancia_demux/centenas0_carry_i_49/O
                         net (fo=1, routed)           0.000     9.425    puntuaciones1/instancia_demux/centenas0_carry_i_49_n_0
    SLICE_X47Y107        MUXF7 (Prop_muxf7_I1_O)      0.217     9.642 f  puntuaciones1/instancia_demux/centenas0_carry_i_25/O
                         net (fo=3, routed)           0.971    10.613    mux_fin/decenas1_carry_3
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.299    10.912 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.482    12.393    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X37Y110        LUT2 (Prop_lut2_I1_O)        0.124    12.517 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.517    display/UTB1/S[2]
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.915 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.915    display/UTB1/centenas0_carry_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.029 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.029    display/UTB1/centenas0_carry__0_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.363 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.877    14.240    fsm/O[1]
    SLICE_X34Y112        LUT5 (Prop_lut5_I0_O)        0.303    14.543 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.521    15.064    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.462 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.162    16.625    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y112        LUT6 (Prop_lut6_I3_O)        0.124    16.749 r  fsm/segmentos[0]_i_11/O
                         net (fo=1, routed)           1.104    17.853    fsm/segmentos[0]_i_11_n_0
    SLICE_X33Y109        LUT6 (Prop_lut6_I4_O)        0.124    17.977 r  fsm/segmentos[0]_i_4/O
                         net (fo=1, routed)           0.777    18.754    fsm/segmentos[0]_i_4_n_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I0_O)        0.124    18.878 r  fsm/segmentos[0]_i_2/O
                         net (fo=1, routed)           0.000    18.878    fsm/segmentos[0]_i_2_n_0
    SLICE_X32Y106        MUXF7 (Prop_muxf7_I0_O)      0.238    19.116 r  fsm/segmentos_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    19.116    display/segmentos_vector[7]__0[0]
    SLICE_X32Y106        FDCE                                         r  display/segmentos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.640ns  (logic 3.377ns (24.758%)  route 10.263ns (75.242%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.641     5.244    fsm/clk_IBUF_BUFG
    SLICE_X33Y94         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          3.601     9.301    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X47Y107        LUT5 (Prop_lut5_I2_O)        0.124     9.425 f  puntuaciones1/instancia_demux/centenas0_carry_i_49/O
                         net (fo=1, routed)           0.000     9.425    puntuaciones1/instancia_demux/centenas0_carry_i_49_n_0
    SLICE_X47Y107        MUXF7 (Prop_muxf7_I1_O)      0.217     9.642 f  puntuaciones1/instancia_demux/centenas0_carry_i_25/O
                         net (fo=3, routed)           0.971    10.613    mux_fin/decenas1_carry_3
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.299    10.912 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.482    12.393    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X37Y110        LUT2 (Prop_lut2_I1_O)        0.124    12.517 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.517    display/UTB1/S[2]
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.915 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.915    display/UTB1/centenas0_carry_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.029 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.029    display/UTB1/centenas0_carry__0_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.363 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.877    14.240    fsm/O[1]
    SLICE_X34Y112        LUT5 (Prop_lut5_I0_O)        0.303    14.543 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.521    15.064    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.462 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.153    16.616    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y111        LUT6 (Prop_lut6_I5_O)        0.124    16.740 r  fsm/segmentos[1]_i_11/O
                         net (fo=1, routed)           0.806    17.545    fsm/segmentos[1]_i_11_n_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I4_O)        0.124    17.669 r  fsm/segmentos[1]_i_4/O
                         net (fo=1, routed)           0.853    18.522    fsm/segmentos[1]_i_4_n_0
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.646 r  fsm/segmentos[1]_i_2/O
                         net (fo=1, routed)           0.000    18.646    fsm/segmentos[1]_i_2_n_0
    SLICE_X31Y105        MUXF7 (Prop_muxf7_I0_O)      0.238    18.884 r  fsm/segmentos_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.884    display/segmentos_vector[7]__0[1]
    SLICE_X31Y105        FDCE                                         r  display/segmentos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.470ns  (logic 3.377ns (25.071%)  route 10.093ns (74.929%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.641     5.244    fsm/clk_IBUF_BUFG
    SLICE_X33Y94         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          3.601     9.301    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X47Y107        LUT5 (Prop_lut5_I2_O)        0.124     9.425 f  puntuaciones1/instancia_demux/centenas0_carry_i_49/O
                         net (fo=1, routed)           0.000     9.425    puntuaciones1/instancia_demux/centenas0_carry_i_49_n_0
    SLICE_X47Y107        MUXF7 (Prop_muxf7_I1_O)      0.217     9.642 f  puntuaciones1/instancia_demux/centenas0_carry_i_25/O
                         net (fo=3, routed)           0.971    10.613    mux_fin/decenas1_carry_3
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.299    10.912 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.482    12.393    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X37Y110        LUT2 (Prop_lut2_I1_O)        0.124    12.517 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.517    display/UTB1/S[2]
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.915 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.915    display/UTB1/centenas0_carry_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.029 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.029    display/UTB1/centenas0_carry__0_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.363 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.877    14.240    fsm/O[1]
    SLICE_X34Y112        LUT5 (Prop_lut5_I0_O)        0.303    14.543 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.521    15.064    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.462 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.145    16.608    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y111        LUT6 (Prop_lut6_I5_O)        0.124    16.732 r  fsm/segmentos[4]_i_11/O
                         net (fo=1, routed)           0.875    17.607    fsm/segmentos[4]_i_11_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I4_O)        0.124    17.731 r  fsm/segmentos[4]_i_4/O
                         net (fo=1, routed)           0.621    18.352    fsm/segmentos[4]_i_4_n_0
    SLICE_X32Y105        LUT6 (Prop_lut6_I0_O)        0.124    18.476 r  fsm/segmentos[4]_i_2/O
                         net (fo=1, routed)           0.000    18.476    fsm/segmentos[4]_i_2_n_0
    SLICE_X32Y105        MUXF7 (Prop_muxf7_I0_O)      0.238    18.714 r  fsm/segmentos_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.714    display/segmentos_vector[7]__0[4]
    SLICE_X32Y105        FDCE                                         r  display/segmentos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.064ns  (logic 3.380ns (25.872%)  route 9.684ns (74.128%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.641     5.244    fsm/clk_IBUF_BUFG
    SLICE_X33Y94         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          3.601     9.301    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X47Y107        LUT5 (Prop_lut5_I2_O)        0.124     9.425 f  puntuaciones1/instancia_demux/centenas0_carry_i_49/O
                         net (fo=1, routed)           0.000     9.425    puntuaciones1/instancia_demux/centenas0_carry_i_49_n_0
    SLICE_X47Y107        MUXF7 (Prop_muxf7_I1_O)      0.217     9.642 f  puntuaciones1/instancia_demux/centenas0_carry_i_25/O
                         net (fo=3, routed)           0.971    10.613    mux_fin/decenas1_carry_3
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.299    10.912 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.482    12.393    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X37Y110        LUT2 (Prop_lut2_I1_O)        0.124    12.517 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.517    display/UTB1/S[2]
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.915 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.915    display/UTB1/centenas0_carry_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.029 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.029    display/UTB1/centenas0_carry__0_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.363 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.877    14.240    fsm/O[1]
    SLICE_X34Y112        LUT5 (Prop_lut5_I0_O)        0.303    14.543 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.521    15.064    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.462 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           0.764    16.227    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y112        LUT6 (Prop_lut6_I5_O)        0.124    16.351 r  fsm/segmentos[3]_i_11/O
                         net (fo=1, routed)           0.658    17.009    fsm/segmentos[3]_i_11_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I4_O)        0.124    17.133 r  fsm/segmentos[3]_i_4/O
                         net (fo=1, routed)           0.810    17.943    fsm/segmentos[3]_i_4_n_0
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    18.067 r  fsm/segmentos[3]_i_2/O
                         net (fo=1, routed)           0.000    18.067    fsm/segmentos[3]_i_2_n_0
    SLICE_X34Y108        MUXF7 (Prop_muxf7_I0_O)      0.241    18.308 r  fsm/segmentos_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    18.308    display/segmentos_vector[7]__0[3]
    SLICE_X34Y108        FDCE                                         r  display/segmentos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.988ns  (logic 3.348ns (25.777%)  route 9.640ns (74.223%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.641     5.244    fsm/clk_IBUF_BUFG
    SLICE_X33Y94         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          3.601     9.301    puntuaciones1/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X47Y107        LUT5 (Prop_lut5_I2_O)        0.124     9.425 f  puntuaciones1/instancia_demux/centenas0_carry_i_49/O
                         net (fo=1, routed)           0.000     9.425    puntuaciones1/instancia_demux/centenas0_carry_i_49_n_0
    SLICE_X47Y107        MUXF7 (Prop_muxf7_I1_O)      0.217     9.642 f  puntuaciones1/instancia_demux/centenas0_carry_i_25/O
                         net (fo=3, routed)           0.971    10.613    mux_fin/decenas1_carry_3
    SLICE_X35Y108        LUT6 (Prop_lut6_I4_O)        0.299    10.912 r  mux_fin/centenas0_carry_i_20/O
                         net (fo=17, routed)          1.482    12.393    puntuaciones2/instance_caso_m/puntos[1]
    SLICE_X37Y110        LUT2 (Prop_lut2_I1_O)        0.124    12.517 r  puntuaciones2/instance_caso_m/centenas0_carry_i_5/O
                         net (fo=1, routed)           0.000    12.517    display/UTB1/S[2]
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.915 r  display/UTB1/centenas0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.915    display/UTB1/centenas0_carry_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.029 r  display/UTB1/centenas0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.029    display/UTB1/centenas0_carry__0_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.363 r  display/UTB1/centenas0_carry__1/O[1]
                         net (fo=17, routed)          0.877    14.240    fsm/O[1]
    SLICE_X34Y112        LUT5 (Prop_lut5_I0_O)        0.303    14.543 r  fsm/centenas0__14_carry__0_i_2/O
                         net (fo=1, routed)           0.521    15.064    display/UTB1/segmentos[3]_i_11_1[2]
    SLICE_X35Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.462 r  display/UTB1/centenas0__14_carry__0/CO[3]
                         net (fo=7, routed)           1.152    16.615    fsm/segmentos[3]_i_4_0[0]
    SLICE_X34Y112        LUT6 (Prop_lut6_I5_O)        0.124    16.739 r  fsm/segmentos[2]_i_11/O
                         net (fo=1, routed)           0.571    17.310    fsm/segmentos[2]_i_11_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I4_O)        0.124    17.434 r  fsm/segmentos[2]_i_4/O
                         net (fo=1, routed)           0.465    17.899    fsm/segmentos[2]_i_4_n_0
    SLICE_X34Y107        LUT6 (Prop_lut6_I0_O)        0.124    18.023 r  fsm/segmentos[2]_i_2/O
                         net (fo=1, routed)           0.000    18.023    fsm/segmentos[2]_i_2_n_0
    SLICE_X34Y107        MUXF7 (Prop_muxf7_I0_O)      0.209    18.232 r  fsm/segmentos_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    18.232    display/segmentos_vector[7]__0[2]
    SLICE_X34Y107        FDCE                                         r  display/segmentos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.869ns  (logic 4.111ns (31.944%)  route 8.758ns (68.056%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT6=4 MUXF7=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.641     5.244    fsm/clk_IBUF_BUFG
    SLICE_X33Y94         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          3.518     9.218    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X45Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  puntuaciones2/instancia_demux/centenas0_carry_i_39/O
                         net (fo=1, routed)           0.000     9.342    puntuaciones2/instancia_demux/centenas0_carry_i_39_n_0
    SLICE_X45Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     9.559 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           1.085    10.644    mux_fin/decenas1__13_carry_8
    SLICE_X40Y107        LUT6 (Prop_lut6_I1_O)        0.299    10.943 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.208    12.151    fsm/puntos[2]
    SLICE_X36Y109        LUT2 (Prop_lut2_I1_O)        0.124    12.275 r  fsm/decenas1_carry_i_1/O
                         net (fo=1, routed)           0.000    12.275    display/UTB1/decenas1_carry__0_0[3]
    SLICE_X36Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.676 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.676    display/UTB1/decenas1_carry_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.790 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.790    display/UTB1/decenas1_carry__0_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.012 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           1.084    14.096    puntuaciones2/instance_caso_m/decenas1__13_carry[0]
    SLICE_X35Y108        LUT2 (Prop_lut2_I1_O)        0.299    14.395 r  puntuaciones2/instance_caso_m/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000    14.395    display/UTB1/segmentos_reg[0]_i_5_0[1]
    SLICE_X35Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.945 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    14.945    display/UTB1/decenas1__13_carry_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.167 r  display/UTB1/decenas1__13_carry__0/O[0]
                         net (fo=14, routed)          1.049    16.216    display/UTB1/decenas1__13_carry__0_n_7
    SLICE_X35Y107        LUT6 (Prop_lut6_I3_O)        0.299    16.515 r  display/UTB1/segmentos[6]_i_14/O
                         net (fo=1, routed)           0.000    16.515    display/UTB1/segmentos[6]_i_14_n_0
    SLICE_X35Y107        MUXF7 (Prop_muxf7_I1_O)      0.245    16.760 r  display/UTB1/segmentos_reg[6]_i_5/O
                         net (fo=1, routed)           0.814    17.574    fsm/segmentos_reg[6]
    SLICE_X34Y107        LUT6 (Prop_lut6_I2_O)        0.298    17.872 r  fsm/segmentos[6]_i_2/O
                         net (fo=1, routed)           0.000    17.872    fsm/segmentos[6]_i_2_n_0
    SLICE_X34Y107        MUXF7 (Prop_muxf7_I0_O)      0.241    18.113 r  fsm/segmentos_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    18.113    display/segmentos_vector[7]__0[6]
    SLICE_X34Y107        FDCE                                         r  display/segmentos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/letras_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/segmentos_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.806ns  (logic 4.171ns (32.571%)  route 8.635ns (67.429%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT6=4 MUXF7=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.641     5.244    fsm/clk_IBUF_BUFG
    SLICE_X33Y94         FDRE                                         r  fsm/letras_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.456     5.700 r  fsm/letras_reg[1]/Q
                         net (fo=75, routed)          3.518     9.218    puntuaciones2/instancia_demux/decenas1_carry__0_i_2[1]
    SLICE_X45Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  puntuaciones2/instancia_demux/centenas0_carry_i_39/O
                         net (fo=1, routed)           0.000     9.342    puntuaciones2/instancia_demux/centenas0_carry_i_39_n_0
    SLICE_X45Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     9.559 r  puntuaciones2/instancia_demux/centenas0_carry_i_17/O
                         net (fo=1, routed)           1.085    10.644    mux_fin/decenas1__13_carry_8
    SLICE_X40Y107        LUT6 (Prop_lut6_I1_O)        0.299    10.943 r  mux_fin/centenas0_carry_i_3/O
                         net (fo=18, routed)          1.208    12.151    fsm/puntos[2]
    SLICE_X36Y109        LUT2 (Prop_lut2_I1_O)        0.124    12.275 r  fsm/decenas1_carry_i_1/O
                         net (fo=1, routed)           0.000    12.275    display/UTB1/decenas1_carry__0_0[3]
    SLICE_X36Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.676 r  display/UTB1/decenas1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.676    display/UTB1/decenas1_carry_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.790 r  display/UTB1/decenas1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.790    display/UTB1/decenas1_carry__0_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.012 r  display/UTB1/decenas1_carry__1/O[0]
                         net (fo=4, routed)           1.084    14.096    puntuaciones2/instance_caso_m/decenas1__13_carry[0]
    SLICE_X35Y108        LUT2 (Prop_lut2_I1_O)        0.299    14.395 r  puntuaciones2/instance_caso_m/decenas1__13_carry_i_3/O
                         net (fo=1, routed)           0.000    14.395    display/UTB1/segmentos_reg[0]_i_5_0[1]
    SLICE_X35Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.945 r  display/UTB1/decenas1__13_carry/CO[3]
                         net (fo=1, routed)           0.000    14.945    display/UTB1/decenas1__13_carry_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.279 r  display/UTB1/decenas1__13_carry__0/O[1]
                         net (fo=14, routed)          1.013    16.292    display/UTB1/decenas1__13_carry__0_n_6
    SLICE_X33Y108        LUT6 (Prop_lut6_I3_O)        0.303    16.595 r  display/UTB1/segmentos[5]_i_13/O
                         net (fo=1, routed)           0.000    16.595    display/UTB1/segmentos[5]_i_13_n_0
    SLICE_X33Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    16.812 r  display/UTB1/segmentos_reg[5]_i_5/O
                         net (fo=1, routed)           0.727    17.539    fsm/segmentos_reg[5]
    SLICE_X33Y107        LUT6 (Prop_lut6_I2_O)        0.299    17.838 r  fsm/segmentos[5]_i_2/O
                         net (fo=1, routed)           0.000    17.838    fsm/segmentos[5]_i_2_n_0
    SLICE_X33Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    18.050 r  fsm/segmentos_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    18.050    display/segmentos_vector[7]__0[5]
    SLICE_X33Y107        FDCE                                         r  display/segmentos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.376ns  (logic 4.431ns (47.253%)  route 4.946ns (52.747%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.638     5.241    fsm/clk_IBUF_BUFG
    SLICE_X34Y89         FDCE                                         r  fsm/etapa_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDCE (Prop_fdce_C_Q)         0.518     5.759 r  fsm/etapa_reg[1]/Q
                         net (fo=27, routed)          1.731     7.490    fsm/etapa_reg_n_0_[1]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.152     7.642 r  fsm/leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.215    10.856    leds_OBUF[3]
    J13                  OBUF (Prop_obuf_I_O)         3.761    14.617 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.617    leds[3]
    J13                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.237ns  (logic 4.378ns (47.398%)  route 4.859ns (52.602%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.639     5.242    fsm/clk_IBUF_BUFG
    SLICE_X33Y89         FDCE                                         r  fsm/etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  fsm/etapa_reg[3]/Q
                         net (fo=23, routed)          1.577     7.274    fsm/etapa_reg_n_0_[3]
    SLICE_X29Y86         LUT4 (Prop_lut4_I0_O)        0.150     7.424 r  fsm/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.282    10.707    leds_OBUF[15]
    V12                  OBUF (Prop_obuf_I_O)         3.772    14.479 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.479    leds[15]
    V12                                                               r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/etapa_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.211ns  (logic 4.149ns (45.043%)  route 5.062ns (54.957%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.639     5.242    fsm/clk_IBUF_BUFG
    SLICE_X33Y89         FDCE                                         r  fsm/etapa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.456     5.698 f  fsm/etapa_reg[3]/Q
                         net (fo=23, routed)          1.755     7.452    fsm/etapa_reg_n_0_[3]
    SLICE_X28Y86         LUT4 (Prop_lut4_I3_O)        0.124     7.576 r  fsm/leds_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           3.308    10.884    leds_OBUF[16]
    V11                  OBUF (Prop_obuf_I_O)         3.569    14.453 r  leds_OBUF[16]_inst/O
                         net (fo=0)                   0.000    14.453    leds[16]
    V11                                                               r  leds[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 puntuaciones2/instance5/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance5/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.777%)  route 0.116ns (45.223%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.558     1.477    puntuaciones2/instance5/clk_IBUF_BUFG
    SLICE_X47Y110        FDRE                                         r  puntuaciones2/instance5/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  puntuaciones2/instance5/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.116     1.735    puntuaciones2/instance5/resultado_i_reg_n_0_[2]
    SLICE_X45Y110        LDCE                                         r  puntuaciones2/instance5/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.561     1.480    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X45Y107        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  puntuaciones2/instance3/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.116     1.738    puntuaciones2/instance3/resultado_i_reg_n_0_[2]
    SLICE_X45Y109        LDCE                                         r  puntuaciones2/instance3/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance1/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance1/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.283%)  route 0.132ns (50.717%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.559     1.478    puntuaciones1/instance1/clk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  puntuaciones1/instance1/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  puntuaciones1/instance1/resultado_i_reg[2]/Q
                         net (fo=2, routed)           0.132     1.738    puntuaciones1/instance1/resultado_i_reg[2]_0[2]
    SLICE_X48Y107        LDCE                                         r  puntuaciones1/instance1/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance6/resultado_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance6/resultado_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.561     1.480    puntuaciones2/instance6/clk_IBUF_BUFG
    SLICE_X43Y109        FDRE                                         r  puntuaciones2/instance6/resultado_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  puntuaciones2/instance6/resultado_i_reg[9]/Q
                         net (fo=1, routed)           0.118     1.740    puntuaciones2/instance6/resultado_i_reg_n_0_[9]
    SLICE_X39Y109        LDCE                                         r  puntuaciones2/instance6/resultado_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.328%)  route 0.119ns (45.672%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.561     1.480    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X44Y107        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  puntuaciones1/instance3/resultado_i_reg[1]/Q
                         net (fo=1, routed)           0.119     1.740    puntuaciones1/instance3/resultado_i_reg_n_0_[1]
    SLICE_X47Y107        LDCE                                         r  puntuaciones1/instance3/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance3/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance3/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.115%)  route 0.120ns (45.885%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.561     1.480    puntuaciones1/instance3/clk_IBUF_BUFG
    SLICE_X44Y107        FDRE                                         r  puntuaciones1/instance3/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  puntuaciones1/instance3/resultado_i_reg[2]/Q
                         net (fo=1, routed)           0.120     1.741    puntuaciones1/instance3/resultado_i_reg_n_0_[2]
    SLICE_X46Y107        LDCE                                         r  puntuaciones1/instance3/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance4/resultado_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance4/resultado_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.781%)  route 0.126ns (47.219%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.559     1.478    puntuaciones1/instance4/clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  puntuaciones1/instance4/resultado_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  puntuaciones1/instance4/resultado_i_reg[2]/Q
                         net (fo=2, routed)           0.126     1.746    puntuaciones2/instance4/centenas0_carry_i_29[0]
    SLICE_X45Y109        LDCE                                         r  puntuaciones2/instance4/resultado_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones1/instance1/resultado_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones1/instance1/resultado_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.831%)  route 0.136ns (49.169%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.559     1.478    puntuaciones1/instance1/clk_IBUF_BUFG
    SLICE_X49Y107        FDRE                                         r  puntuaciones1/instance1/resultado_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  puntuaciones1/instance1/resultado_i_reg[1]/Q
                         net (fo=2, routed)           0.136     1.756    puntuaciones1/instance1/resultado_i_reg[2]_0[1]
    SLICE_X48Y107        LDCE                                         r  puntuaciones1/instance1/resultado_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.561     1.480    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X45Y107        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  puntuaciones2/instance3/resultado_i_reg[3]/Q
                         net (fo=1, routed)           0.157     1.778    puntuaciones2/instance3/resultado_i_reg_n_0_[3]
    SLICE_X43Y107        LDCE                                         r  puntuaciones2/instance3/resultado_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puntuaciones2/instance3/resultado_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            puntuaciones2/instance3/resultado_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (46.943%)  route 0.159ns (53.057%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.561     1.480    puntuaciones2/instance3/clk_IBUF_BUFG
    SLICE_X45Y108        FDRE                                         r  puntuaciones2/instance3/resultado_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  puntuaciones2/instance3/resultado_i_reg[4]/Q
                         net (fo=1, routed)           0.159     1.781    puntuaciones2/instance3/resultado_i_reg_n_0_[4]
    SLICE_X43Y111        LDCE                                         r  puntuaciones2/instance3/resultado_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.614ns  (logic 1.626ns (21.356%)  route 5.988ns (78.644%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.979     4.486    fsm/reset_IBUF
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.119     4.605 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=119, routed)         3.009     7.614    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[0]_3
    SLICE_X45Y93         FDPE                                         f  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.515     4.938    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X45Y93         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[1][2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.596ns  (logic 1.626ns (21.406%)  route 5.970ns (78.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.979     4.486    fsm/reset_IBUF
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.119     4.605 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=119, routed)         2.991     7.596    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X39Y96         FDPE                                         f  dados_aleatorios/dados_i_reg[1][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.518     4.941    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y96         FDPE                                         r  dados_aleatorios/dados_i_reg[1][2]/C

Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/etapa_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.596ns  (logic 2.075ns (27.313%)  route 5.521ns (72.687%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           3.609     5.075    fsm/sw_enclave_IBUF[1]
    SLICE_X29Y96         LUT5 (Prop_lut5_I1_O)        0.152     5.227 r  fsm/FSM_onehot_etapa[10]_i_3/O
                         net (fo=4, routed)           0.874     6.101    fsm/FSM_onehot_etapa[10]_i_3_n_0
    SLICE_X31Y91         LUT4 (Prop_lut4_I2_O)        0.332     6.433 r  fsm/etapa[0]_i_5/O
                         net (fo=1, routed)           1.038     7.472    fsm/etapa[0]_i_5_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.596 r  fsm/etapa[0]_i_1/O
                         net (fo=1, routed)           0.000     7.596    fsm/etapa[0]
    SLICE_X34Y88         FDPE                                         r  fsm/etapa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.516     4.939    fsm/clk_IBUF_BUFG
    SLICE_X34Y88         FDPE                                         r  fsm/etapa_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][2]_replica_2/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.306ns  (logic 1.626ns (22.257%)  route 5.680ns (77.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.979     4.486    fsm/reset_IBUF
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.119     4.605 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=119, routed)         2.701     7.306    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X39Y95         FDPE                                         f  dados_aleatorios/dados_i_reg[0][2]_replica_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.518     4.941    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[0][2]_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[2][1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.306ns  (logic 1.626ns (22.257%)  route 5.680ns (77.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.979     4.486    fsm/reset_IBUF
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.119     4.605 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=119, routed)         2.701     7.306    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X39Y95         FDPE                                         f  dados_aleatorios/dados_i_reg[2][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.518     4.941    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X39Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[2][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[1][0]_replica/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.214ns  (logic 1.626ns (22.540%)  route 5.588ns (77.460%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.979     4.486    fsm/reset_IBUF
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.119     4.605 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=119, routed)         2.609     7.214    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X43Y95         FDPE                                         f  dados_aleatorios/dados_i_reg[1][0]_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.515     4.938    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X43Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[1][0]_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.214ns  (logic 1.626ns (22.540%)  route 5.588ns (77.460%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.979     4.486    fsm/reset_IBUF
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.119     4.605 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=119, routed)         2.609     7.214    dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[0]_3
    SLICE_X42Y95         FDPE                                         f  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.515     4.938    dados_aleatorios/lfsr_generators[1].LFSR_inst/clk_IBUF_BUFG
    SLICE_X42Y95         FDPE                                         r  dados_aleatorios/lfsr_generators[1].LFSR_inst/lfsr_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][0]_replica_3/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.161ns  (logic 1.626ns (22.705%)  route 5.535ns (77.295%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.979     4.486    fsm/reset_IBUF
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.119     4.605 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=119, routed)         2.556     7.161    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X41Y95         FDPE                                         f  dados_aleatorios/dados_i_reg[0][0]_replica_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.518     4.941    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X41Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[0][0]_replica_3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[4][1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.161ns  (logic 1.626ns (22.708%)  route 5.535ns (77.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.979     4.486    fsm/reset_IBUF
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.119     4.605 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=119, routed)         2.556     7.161    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X44Y95         FDPE                                         f  dados_aleatorios/dados_i_reg[4][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.515     4.938    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X44Y95         FDPE                                         r  dados_aleatorios/dados_i_reg[4][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/dados_i_reg[0][1]_replica_3/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.152ns  (logic 1.626ns (22.734%)  route 5.526ns (77.266%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=8, routed)           2.979     4.486    fsm/reset_IBUF
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.119     4.605 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=119, routed)         2.547     7.152    dados_aleatorios/lfsr_reg_reg[0]
    SLICE_X36Y98         FDPE                                         f  dados_aleatorios/dados_i_reg[0][1]_replica_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.520     4.943    dados_aleatorios/clk_IBUF_BUFG
    SLICE_X36Y98         FDPE                                         r  dados_aleatorios/dados_i_reg[0][1]_replica_3/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boton_arriba
                            (input port)
  Destination:            up/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.254ns (23.711%)  route 0.816ns (76.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  boton_arriba (IN)
                         net (fo=0)                   0.000     0.000    boton_arriba
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  boton_arriba_IBUF_inst/O
                         net (fo=1, routed)           0.816     1.069    up/U1/boton_arriba_IBUF
    SLICE_X36Y89         FDRE                                         r  up/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.839     2.004    up/U1/clk_IBUF_BUFG
    SLICE_X36Y89         FDRE                                         r  up/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_enter
                            (input port)
  Destination:            enter/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.244ns (21.857%)  route 0.874ns (78.143%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  boton_enter (IN)
                         net (fo=0)                   0.000     0.000    boton_enter
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  boton_enter_IBUF_inst/O
                         net (fo=1, routed)           0.874     1.118    enter/U1/boton_enter_IBUF
    SLICE_X36Y87         FDRE                                         r  enter/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.837     2.002    enter/U1/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  enter/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 boton_abajo
                            (input port)
  Destination:            down/U1/SREG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.248ns (21.171%)  route 0.923ns (78.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  boton_abajo (IN)
                         net (fo=0)                   0.000     0.000    boton_abajo
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  boton_abajo_IBUF_inst/O
                         net (fo=1, routed)           0.923     1.171    down/U1/boton_abajo_IBUF
    SLICE_X36Y87         FDRE                                         r  down/U1/SREG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.837     2.002    down/U1/clk_IBUF_BUFG
    SLICE_X36Y87         FDRE                                         r  down/U1/SREG_reg[0]/C

Slack:                    inf
  Source:                 sw_enclave[1]
                            (input port)
  Destination:            fsm/tirar_dados_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.280ns (17.056%)  route 1.360ns (82.944%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  sw_enclave[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[1]
    H6                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  sw_enclave_IBUF[1]_inst/O
                         net (fo=2, routed)           1.360     1.594    fsm/sw_enclave_IBUF[1]
    SLICE_X33Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.639 r  fsm/tirar_dados[1]_i_1/O
                         net (fo=1, routed)           0.000     1.639    fsm/tirar_dados[1]_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  fsm/tirar_dados_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.843     2.008    fsm/clk_IBUF_BUFG
    SLICE_X33Y97         FDRE                                         r  fsm/tirar_dados_reg[1]/C

Slack:                    inf
  Source:                 sw_enclave[3]
                            (input port)
  Destination:            fsm/tirar_dados_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.322ns (19.288%)  route 1.349ns (80.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw_enclave[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[3]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  sw_enclave_IBUF[3]_inst/O
                         net (fo=2, routed)           1.349     1.627    fsm/sw_enclave_IBUF[3]
    SLICE_X29Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.672 r  fsm/tirar_dados[3]_i_1/O
                         net (fo=1, routed)           0.000     1.672    fsm/tirar_dados[3]_i_1_n_0
    SLICE_X29Y97         FDRE                                         r  fsm/tirar_dados_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.843     2.008    fsm/clk_IBUF_BUFG
    SLICE_X29Y97         FDRE                                         r  fsm/tirar_dados_reg[3]/C

Slack:                    inf
  Source:                 sw_enclave[0]
                            (input port)
  Destination:            fsm/tirar_dados_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.768ns  (logic 0.315ns (17.796%)  route 1.454ns (82.204%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  sw_enclave[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_enclave[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  sw_enclave_IBUF[0]_inst/O
                         net (fo=2, routed)           1.454     1.723    fsm/sw_enclave_IBUF[0]
    SLICE_X29Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.768 r  fsm/tirar_dados[0]_i_1/O
                         net (fo=1, routed)           0.000     1.768    fsm/tirar_dados[0]_i_1_n_0
    SLICE_X29Y97         FDRE                                         r  fsm/tirar_dados_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.843     2.008    fsm/clk_IBUF_BUFG
    SLICE_X29Y97         FDRE                                         r  fsm/tirar_dados_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.780ns  (logic 0.324ns (18.177%)  route 1.457ns (81.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.318     1.593    fsm/reset_IBUF
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.049     1.642 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=119, routed)         0.139     1.780    dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X30Y97         FDPE                                         f  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.843     2.008    dados_aleatorios/lfsr_generators[3].LFSR_inst/clk_IBUF_BUFG
    SLICE_X30Y97         FDPE                                         r  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.780ns  (logic 0.324ns (18.177%)  route 1.457ns (81.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.318     1.593    fsm/reset_IBUF
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.049     1.642 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=119, routed)         0.139     1.780    dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X30Y97         FDPE                                         f  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.843     2.008    dados_aleatorios/lfsr_generators[3].LFSR_inst/clk_IBUF_BUFG
    SLICE_X30Y97         FDPE                                         r  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.780ns  (logic 0.324ns (18.177%)  route 1.457ns (81.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.318     1.593    fsm/reset_IBUF
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.049     1.642 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=119, routed)         0.139     1.780    dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X30Y97         FDPE                                         f  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.843     2.008    dados_aleatorios/lfsr_generators[3].LFSR_inst/clk_IBUF_BUFG
    SLICE_X30Y97         FDPE                                         r  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.780ns  (logic 0.324ns (18.177%)  route 1.457ns (81.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_IBUF_inst/O
                         net (fo=8, routed)           1.318     1.593    fsm/reset_IBUF
    SLICE_X31Y97         LUT1 (Prop_lut1_I0_O)        0.049     1.642 f  fsm/indice_jugador[1]_i_2/O
                         net (fo=119, routed)         0.139     1.780    dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[0]_1
    SLICE_X30Y97         FDPE                                         f  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.843     2.008    dados_aleatorios/lfsr_generators[3].LFSR_inst/clk_IBUF_BUFG
    SLICE_X30Y97         FDPE                                         r  dados_aleatorios/lfsr_generators[3].LFSR_inst/lfsr_reg_reg[3]/C





