
//-----------------------------------------------------------------
// System Generator version 13.4 VERILOG source file.
//
// Copyright(C) 2011 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2011 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
addr_gen
addsub8
arithmetic_process
carry_flag_logic
cas_srls
chan_counter
clock_driver
cmp_carrychain
cmp_carrychain_dualval
code_counter
combined_priority_counter
compute_relational_signed
compute_relational_unsigned
const_pkg
conv_pkg
convert_func_call
convert_pipeline
data_bus_mux2
data_bus_mux4
data_register_bank
dual_loadable_counter
filter_block
filter_stage
fir_compiler_v2_0_control
fir_compiler_v2_0_xst
fir_compiler_v3_0_model
fir_compiler_v3_1_model
fir_compiler_v3_1_sim_pkg
fir_compiler_v3_2_model
fir_compiler_v3_2_sim_pkg
fir_compiler_v6_3_control
fir_compiler_v6_3_timing_model
flag_test
floating_point_v6_0_timing_model
fpga_express_workaround_for_xlceprobe
fpga_express_workaround_for_xlclk
fpga_express_workaround_for_xlclkprobe
fpga_express_workaround_for_xltbsource
fpo_v6_control
generatepowerefficientenable
generatepowerefficientenable_dsp48e1
interrupt_capture
interrupt_logic
io_strobe_logic
kcpsm2
kcpsm3
logical_bus_processing
mac_fir_comp_pkg
mac_fir_const_pkg
mac_fir_func_pkg
mac_fir_utils_pkg
mac_fir_v6_0_xst
memory_structure
mfcm_mac_syn
model_pkg
mux2_lut
mux4_luts_muxf5
output_buffer
priority_counter
program_counter
raminfr
register_and_flag_enable
shift_ram_bit
shift_ram_fixed
shift_rotate_process
sim_pkg
single_reg_w_init
srl17e
stack_counter
stack_ram
sync_fifo
synth_negate
synth_reg
synth_reg_reg
synth_reg_w_init
synth_sgn
t_state_and_reset
timing_model
timing_model_axi_wrapper
timing_model_axi_wrapper_input_fifo
timing_model_axi_wrapper_output_fifo
timing_model_comp
timing_model_core
timing_model_pkg
timing_model_xfft_v8_0_axi_pkg
timing_pkg
xfft_v7_0_control
xfft_v7_1_control
xfft_v8_0_control
xlaccum
xladdrsr
xladdsub
xladdsubmode
xladdsubmodev10_0
xladdsubmodev9
xladdsubv10_0
xladdsubv9
xland2
xlaxi_rst_gen
xlaxififogen
xlceprobe
xlclk
xlclkprobe_gated
xlclksource_gated
xlclockdriver
xlclockenablegenerator
xlclockgenerator
xlcmult
xlcmult_v9_0
xlconstant
xlconvert
xlconvert_pipeline
xlcounter
xlcounter_free
xlcounter_limit
xldcmlockrelease
xldelay
xldpram
xldpram_71
xldpram_71_dist
xldpram_71_valid
xldpram_dist
xldpram_valid
xldsamp
xldsp48
xldsp48a
xldsp48e
xldsp48e1
xlfifo
xlfifogen
xlfir_compiler
xlfir_compiler_simulation_wrapper
xlfpaddsub
xlfpaddsubmode
xlfpcmult
xlfpconvert
xlfpdivide
xlfpmult
xlfpreciprocal
xlfprecsqroot
xlfprelational
xlfpsqroot
xlibuf
xlibufds
xlinv
xliobuf
xllogical2
xllogical3
xllogical4
xlmemmap
xlmult
xlmult_v9_0
xlmux
xlnegate
xlnegedgedet
xlobuf
xlobufds
xlor2
xlp2s
xlpassthrough
xlpb2
xlpb3
xlpuncture
xlregister
xlrelational
xlreqgrantmanager
xlresetgen
xlresetgenerator
xls2p
xlscale
xlsgn
xlshift
xlshutter
xlsimmux0
xlsimmux1
xlsincos
xlsl2slv
xlslice
xlslicer
xlslv2sl
xlspram
xlspram_71
xlspram_71_dist
xlspram_dist
xlsprom
xlsprom_71
xlsprom_71_dist
xlsprom_dist
xlsysgendcmlockrelease
xltbinout
xltbsink
xltbsource
xltdd
xltdd_multich
xltdd_multich_en
xltdm
xlusamp
xlv5fft_control
xlv6fft_control
zero_flag_logic
