============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 16:06:30 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.312466s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (82.1%)

RUN-1004 : used memory is 270 MB, reserved memory is 246 MB, peak memory is 276 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96795677949952"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4200478015488"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4191888080896"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96795677949952"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 86161338925056"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4191888080896"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 68 trigger nets, 68 data nets.
KIT-1004 : Chipwatcher code = 1100110111111111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=170) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=170) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=170)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=170)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 13793/17 useful/useless nets, 11568/6 useful/useless insts
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 13380/16 useful/useless nets, 12115/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 538 better
SYN-1014 : Optimize round 2
SYN-1032 : 12970/45 useful/useless nets, 11705/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.079129s wall, 0.796875s user + 0.062500s system = 0.859375s CPU (79.6%)

RUN-1004 : used memory is 282 MB, reserved memory is 255 MB, peak memory is 284 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 68 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 13594/2 useful/useless nets, 12336/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 55258, tnet num: 13594, tinst num: 12335, tnode num: 67999, tedge num: 89583.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13594 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 309 (3.19), #lev = 7 (1.50)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 309 (3.19), #lev = 7 (1.50)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 624 instances into 309 LUTs, name keeping = 73%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 503 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 184 adder to BLE ...
SYN-4008 : Packed 184 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.938163s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (85.5%)

RUN-1004 : used memory is 304 MB, reserved memory is 288 MB, peak memory is 426 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.141586s wall, 2.515625s user + 0.109375s system = 2.625000s CPU (83.6%)

RUN-1004 : used memory is 305 MB, reserved memory is 288 MB, peak memory is 426 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (361 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11049 instances
RUN-0007 : 6614 luts, 3450 seqs, 559 mslices, 286 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 12340 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 7238 nets have 2 pins
RUN-1001 : 3724 nets have [3 - 5] pins
RUN-1001 : 829 nets have [6 - 10] pins
RUN-1001 : 310 nets have [11 - 20] pins
RUN-1001 : 213 nets have [21 - 99] pins
RUN-1001 : 18 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     230     
RUN-1001 :   No   |  No   |  Yes  |    1437     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     980     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  62   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 81
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11047 instances, 6614 luts, 3450 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-0007 : Cell area utilization is 42%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52581, tnet num: 12338, tinst num: 11047, tnode num: 64257, tedge num: 86006.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12338 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.196707s wall, 0.953125s user + 0.031250s system = 0.984375s CPU (82.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.90613e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11047.
PHY-3001 : Level 1 #clusters 1620.
PHY-3001 : End clustering;  0.120255s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (39.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 897215, overlap = 329.938
PHY-3002 : Step(2): len = 781951, overlap = 342.281
PHY-3002 : Step(3): len = 554024, overlap = 493.469
PHY-3002 : Step(4): len = 486698, overlap = 540.062
PHY-3002 : Step(5): len = 395051, overlap = 619.469
PHY-3002 : Step(6): len = 331683, overlap = 658.562
PHY-3002 : Step(7): len = 277726, overlap = 692.531
PHY-3002 : Step(8): len = 240894, overlap = 722.219
PHY-3002 : Step(9): len = 218842, overlap = 737.781
PHY-3002 : Step(10): len = 192421, overlap = 781.125
PHY-3002 : Step(11): len = 174286, overlap = 824.75
PHY-3002 : Step(12): len = 155491, overlap = 851.844
PHY-3002 : Step(13): len = 147111, overlap = 884.875
PHY-3002 : Step(14): len = 136810, overlap = 902.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.11152e-06
PHY-3002 : Step(15): len = 152029, overlap = 875.031
PHY-3002 : Step(16): len = 200306, overlap = 754.969
PHY-3002 : Step(17): len = 220586, overlap = 698.219
PHY-3002 : Step(18): len = 224675, overlap = 691.281
PHY-3002 : Step(19): len = 217169, overlap = 675.781
PHY-3002 : Step(20): len = 210883, overlap = 660.188
PHY-3002 : Step(21): len = 203050, overlap = 650.938
PHY-3002 : Step(22): len = 195933, overlap = 641.75
PHY-3002 : Step(23): len = 192779, overlap = 642.625
PHY-3002 : Step(24): len = 190492, overlap = 627.312
PHY-3002 : Step(25): len = 188560, overlap = 614.656
PHY-3002 : Step(26): len = 185303, overlap = 617.062
PHY-3002 : Step(27): len = 183590, overlap = 637.75
PHY-3002 : Step(28): len = 182748, overlap = 659.344
PHY-3002 : Step(29): len = 182383, overlap = 664.781
PHY-3002 : Step(30): len = 182583, overlap = 669.812
PHY-3002 : Step(31): len = 182687, overlap = 676.75
PHY-3002 : Step(32): len = 183358, overlap = 677.125
PHY-3002 : Step(33): len = 183281, overlap = 688.281
PHY-3002 : Step(34): len = 181207, overlap = 669.625
PHY-3002 : Step(35): len = 179475, overlap = 646.875
PHY-3002 : Step(36): len = 177905, overlap = 648.594
PHY-3002 : Step(37): len = 176531, overlap = 627.562
PHY-3002 : Step(38): len = 175080, overlap = 617.75
PHY-3002 : Step(39): len = 174362, overlap = 605
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.22304e-06
PHY-3002 : Step(40): len = 181353, overlap = 591.406
PHY-3002 : Step(41): len = 199118, overlap = 544.594
PHY-3002 : Step(42): len = 207230, overlap = 549.906
PHY-3002 : Step(43): len = 209675, overlap = 555.906
PHY-3002 : Step(44): len = 210382, overlap = 557.156
PHY-3002 : Step(45): len = 209913, overlap = 551.344
PHY-3002 : Step(46): len = 207716, overlap = 541.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.44607e-06
PHY-3002 : Step(47): len = 219460, overlap = 526.156
PHY-3002 : Step(48): len = 239370, overlap = 468.438
PHY-3002 : Step(49): len = 249605, overlap = 445.906
PHY-3002 : Step(50): len = 251607, overlap = 451.469
PHY-3002 : Step(51): len = 250244, overlap = 445.781
PHY-3002 : Step(52): len = 248647, overlap = 445.094
PHY-3002 : Step(53): len = 247032, overlap = 419.688
PHY-3002 : Step(54): len = 247368, overlap = 413.812
PHY-3002 : Step(55): len = 247066, overlap = 421.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.68921e-05
PHY-3002 : Step(56): len = 261945, overlap = 393.188
PHY-3002 : Step(57): len = 282237, overlap = 351.094
PHY-3002 : Step(58): len = 293751, overlap = 311.281
PHY-3002 : Step(59): len = 295808, overlap = 305.688
PHY-3002 : Step(60): len = 294404, overlap = 321.969
PHY-3002 : Step(61): len = 293153, overlap = 327.188
PHY-3002 : Step(62): len = 293111, overlap = 326.562
PHY-3002 : Step(63): len = 291212, overlap = 325.344
PHY-3002 : Step(64): len = 290476, overlap = 340.188
PHY-3002 : Step(65): len = 290476, overlap = 326.688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.37843e-05
PHY-3002 : Step(66): len = 306907, overlap = 301.156
PHY-3002 : Step(67): len = 321584, overlap = 282.625
PHY-3002 : Step(68): len = 327491, overlap = 274.812
PHY-3002 : Step(69): len = 330516, overlap = 258.625
PHY-3002 : Step(70): len = 332061, overlap = 242.156
PHY-3002 : Step(71): len = 334144, overlap = 228.375
PHY-3002 : Step(72): len = 332924, overlap = 221.719
PHY-3002 : Step(73): len = 332598, overlap = 219.531
PHY-3002 : Step(74): len = 333046, overlap = 248.781
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.75686e-05
PHY-3002 : Step(75): len = 346957, overlap = 223.094
PHY-3002 : Step(76): len = 359855, overlap = 205
PHY-3002 : Step(77): len = 362854, overlap = 209.625
PHY-3002 : Step(78): len = 366223, overlap = 199.281
PHY-3002 : Step(79): len = 369234, overlap = 206.906
PHY-3002 : Step(80): len = 371486, overlap = 210.219
PHY-3002 : Step(81): len = 369741, overlap = 215.344
PHY-3002 : Step(82): len = 369449, overlap = 220.156
PHY-3002 : Step(83): len = 369819, overlap = 215.406
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000135137
PHY-3002 : Step(84): len = 381147, overlap = 201.531
PHY-3002 : Step(85): len = 389554, overlap = 202.719
PHY-3002 : Step(86): len = 391227, overlap = 194.844
PHY-3002 : Step(87): len = 393182, overlap = 185.812
PHY-3002 : Step(88): len = 397054, overlap = 179.875
PHY-3002 : Step(89): len = 399688, overlap = 166
PHY-3002 : Step(90): len = 399299, overlap = 145.125
PHY-3002 : Step(91): len = 400598, overlap = 154.562
PHY-3002 : Step(92): len = 401710, overlap = 156.594
PHY-3002 : Step(93): len = 402165, overlap = 151.25
PHY-3002 : Step(94): len = 401191, overlap = 156.719
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00026537
PHY-3002 : Step(95): len = 408132, overlap = 158.031
PHY-3002 : Step(96): len = 413580, overlap = 159.938
PHY-3002 : Step(97): len = 414957, overlap = 156.969
PHY-3002 : Step(98): len = 416599, overlap = 154
PHY-3002 : Step(99): len = 419236, overlap = 143.531
PHY-3002 : Step(100): len = 420891, overlap = 130.062
PHY-3002 : Step(101): len = 419742, overlap = 131.812
PHY-3002 : Step(102): len = 419542, overlap = 131.844
PHY-3002 : Step(103): len = 421101, overlap = 123.156
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000530741
PHY-3002 : Step(104): len = 427277, overlap = 119.188
PHY-3002 : Step(105): len = 433280, overlap = 107.688
PHY-3002 : Step(106): len = 433797, overlap = 97.3125
PHY-3002 : Step(107): len = 434693, overlap = 101.562
PHY-3002 : Step(108): len = 437429, overlap = 82.4062
PHY-3002 : Step(109): len = 439136, overlap = 79.6562
PHY-3002 : Step(110): len = 439054, overlap = 77.25
PHY-3002 : Step(111): len = 439796, overlap = 80.9688
PHY-3002 : Step(112): len = 442085, overlap = 79.1562
PHY-3002 : Step(113): len = 443518, overlap = 77.5
PHY-3002 : Step(114): len = 443787, overlap = 78.4062
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000936301
PHY-3002 : Step(115): len = 446472, overlap = 77.0938
PHY-3002 : Step(116): len = 449076, overlap = 77.0938
PHY-3002 : Step(117): len = 450106, overlap = 65.625
PHY-3002 : Step(118): len = 451506, overlap = 65.5938
PHY-3002 : Step(119): len = 453950, overlap = 73.9062
PHY-3002 : Step(120): len = 455421, overlap = 74.1875
PHY-3002 : Step(121): len = 454992, overlap = 70.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021660s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12340.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 603440, over cnt = 1368(3%), over = 7901, worst = 48
PHY-1001 : End global iterations;  0.344099s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (13.6%)

PHY-1001 : Congestion index: top1 = 87.35, top5 = 65.02, top10 = 54.71, top15 = 48.09.
PHY-3001 : End congestion estimation;  0.455172s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (37.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12338 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.438468s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (46.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000122492
PHY-3002 : Step(122): len = 502178, overlap = 23.3438
PHY-3002 : Step(123): len = 504236, overlap = 17.0625
PHY-3002 : Step(124): len = 503631, overlap = 16.8125
PHY-3002 : Step(125): len = 500989, overlap = 15.6875
PHY-3002 : Step(126): len = 499605, overlap = 16.5
PHY-3002 : Step(127): len = 501472, overlap = 17.8438
PHY-3002 : Step(128): len = 502000, overlap = 24.0625
PHY-3002 : Step(129): len = 500631, overlap = 27.5
PHY-3002 : Step(130): len = 499660, overlap = 32.1562
PHY-3002 : Step(131): len = 497439, overlap = 34.9062
PHY-3002 : Step(132): len = 494840, overlap = 34.9375
PHY-3002 : Step(133): len = 492343, overlap = 35.5625
PHY-3002 : Step(134): len = 489174, overlap = 36.1562
PHY-3002 : Step(135): len = 487219, overlap = 40.2188
PHY-3002 : Step(136): len = 485113, overlap = 39.75
PHY-3002 : Step(137): len = 483285, overlap = 44.5938
PHY-3002 : Step(138): len = 482261, overlap = 44.5625
PHY-3002 : Step(139): len = 480963, overlap = 44.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000244984
PHY-3002 : Step(140): len = 482725, overlap = 42.8438
PHY-3002 : Step(141): len = 487817, overlap = 38.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00044202
PHY-3002 : Step(142): len = 489097, overlap = 37.4062
PHY-3002 : Step(143): len = 504218, overlap = 31.25
PHY-3002 : Step(144): len = 509497, overlap = 27.3438
PHY-3002 : Step(145): len = 510282, overlap = 22.3125
PHY-3002 : Step(146): len = 510398, overlap = 23.1562
PHY-3002 : Step(147): len = 510844, overlap = 16.5
PHY-3002 : Step(148): len = 511928, overlap = 15.1875
PHY-3002 : Step(149): len = 513625, overlap = 21.4375
PHY-3002 : Step(150): len = 513588, overlap = 22.4688
PHY-3002 : Step(151): len = 512285, overlap = 22.5312
PHY-3002 : Step(152): len = 510193, overlap = 22.3438
PHY-3002 : Step(153): len = 509042, overlap = 18.75
PHY-3002 : Step(154): len = 508635, overlap = 17.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000824113
PHY-3002 : Step(155): len = 511257, overlap = 16.5312
PHY-3002 : Step(156): len = 514910, overlap = 14.5625
PHY-3002 : Step(157): len = 521852, overlap = 11.9375
PHY-3002 : Step(158): len = 524531, overlap = 12.125
PHY-3002 : Step(159): len = 524037, overlap = 12.7188
PHY-3002 : Step(160): len = 523634, overlap = 15
PHY-3002 : Step(161): len = 524513, overlap = 13.75
PHY-3002 : Step(162): len = 525374, overlap = 14.1562
PHY-3002 : Step(163): len = 526278, overlap = 9.78125
PHY-3002 : Step(164): len = 528646, overlap = 6.90625
PHY-3002 : Step(165): len = 528999, overlap = 6.5625
PHY-3002 : Step(166): len = 527372, overlap = 5.40625
PHY-3002 : Step(167): len = 525583, overlap = 6.4375
PHY-3002 : Step(168): len = 525370, overlap = 6.40625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00137042
PHY-3002 : Step(169): len = 527596, overlap = 5.28125
PHY-3002 : Step(170): len = 529671, overlap = 4.78125
PHY-3002 : Step(171): len = 532933, overlap = 4.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 63/12340.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 630832, over cnt = 1923(5%), over = 9235, worst = 48
PHY-1001 : End global iterations;  0.427795s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (87.7%)

PHY-1001 : Congestion index: top1 = 87.59, top5 = 65.91, top10 = 55.75, top15 = 49.80.
PHY-3001 : End congestion estimation;  0.553016s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (93.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12338 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.439931s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (81.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000140669
PHY-3002 : Step(172): len = 530367, overlap = 128.125
PHY-3002 : Step(173): len = 528212, overlap = 109.281
PHY-3002 : Step(174): len = 521845, overlap = 107.594
PHY-3002 : Step(175): len = 516148, overlap = 97.2812
PHY-3002 : Step(176): len = 509076, overlap = 89
PHY-3002 : Step(177): len = 504222, overlap = 92.2188
PHY-3002 : Step(178): len = 499069, overlap = 89.7812
PHY-3002 : Step(179): len = 494892, overlap = 87.2188
PHY-3002 : Step(180): len = 489995, overlap = 85.4375
PHY-3002 : Step(181): len = 486478, overlap = 80.9062
PHY-3002 : Step(182): len = 483129, overlap = 82.7188
PHY-3002 : Step(183): len = 479401, overlap = 79.5312
PHY-3002 : Step(184): len = 478305, overlap = 83.3125
PHY-3002 : Step(185): len = 475637, overlap = 85.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000281338
PHY-3002 : Step(186): len = 478902, overlap = 81.0625
PHY-3002 : Step(187): len = 483362, overlap = 69.75
PHY-3002 : Step(188): len = 484743, overlap = 70.7812
PHY-3002 : Step(189): len = 485685, overlap = 71.4062
PHY-3002 : Step(190): len = 486656, overlap = 67.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000562675
PHY-3002 : Step(191): len = 489495, overlap = 64.1562
PHY-3002 : Step(192): len = 495816, overlap = 54
PHY-3002 : Step(193): len = 500246, overlap = 49.1562
PHY-3002 : Step(194): len = 500323, overlap = 51.125
PHY-3002 : Step(195): len = 500003, overlap = 48.625
PHY-3002 : Step(196): len = 499983, overlap = 47.8125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52581, tnet num: 12338, tinst num: 11047, tnode num: 64257, tedge num: 86006.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 296.06 peak overflow 3.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 275/12340.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 612824, over cnt = 2026(5%), over = 7373, worst = 28
PHY-1001 : End global iterations;  0.484129s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (87.1%)

PHY-1001 : Congestion index: top1 = 67.84, top5 = 53.32, top10 = 46.94, top15 = 43.27.
PHY-1001 : End incremental global routing;  0.632457s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (88.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12338 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.449021s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (90.5%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10939 has valid locations, 38 needs to be replaced
PHY-3001 : design contains 11080 instances, 6620 luts, 3477 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 502669
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10262/12373.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 615992, over cnt = 2046(5%), over = 7431, worst = 28
PHY-1001 : End global iterations;  0.079285s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (78.8%)

PHY-1001 : Congestion index: top1 = 67.91, top5 = 53.43, top10 = 47.05, top15 = 43.36.
PHY-3001 : End congestion estimation;  0.237162s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (65.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52713, tnet num: 12371, tinst num: 11080, tnode num: 64470, tedge num: 86204.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.270973s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (81.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(197): len = 502380, overlap = 0
PHY-3002 : Step(198): len = 502313, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10275/12373.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 615424, over cnt = 2047(5%), over = 7422, worst = 28
PHY-1001 : End global iterations;  0.072145s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (86.6%)

PHY-1001 : Congestion index: top1 = 67.91, top5 = 53.39, top10 = 47.03, top15 = 43.32.
PHY-3001 : End congestion estimation;  0.238140s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (85.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.455850s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (78.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000757498
PHY-3002 : Step(199): len = 502269, overlap = 48.0625
PHY-3002 : Step(200): len = 502408, overlap = 48.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.001515
PHY-3002 : Step(201): len = 502422, overlap = 48.0625
PHY-3002 : Step(202): len = 502422, overlap = 48.0625
PHY-3001 : Final: Len = 502422, Over = 48.0625
PHY-3001 : End incremental placement;  2.522134s wall, 1.875000s user + 0.109375s system = 1.984375s CPU (78.7%)

OPT-1001 : Total overflow 297.09 peak overflow 3.75
OPT-1001 : End high-fanout net optimization;  3.866865s wall, 3.031250s user + 0.125000s system = 3.156250s CPU (81.6%)

OPT-1001 : Current memory(MB): used = 532, reserve = 512, peak = 543.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10269/12373.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 615656, over cnt = 2041(5%), over = 7343, worst = 28
PHY-1002 : len = 656016, over cnt = 1146(3%), over = 2890, worst = 28
PHY-1002 : len = 675208, over cnt = 427(1%), over = 959, worst = 16
PHY-1002 : len = 681760, over cnt = 171(0%), over = 325, worst = 12
PHY-1002 : len = 685320, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  0.715768s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (104.8%)

PHY-1001 : Congestion index: top1 = 55.19, top5 = 46.88, top10 = 42.84, top15 = 40.44.
OPT-1001 : End congestion update;  0.877361s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (99.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.362904s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (81.8%)

OPT-0007 : Start: WNS -3695 TNS -74626 NUM_FEPS 101
OPT-0007 : Iter 1: improved WNS -3595 TNS -72293 NUM_FEPS 103 with 48 cells processed and 1864 slack improved
OPT-0007 : Iter 2: improved WNS -3595 TNS -72602 NUM_FEPS 107 with 8 cells processed and 50 slack improved
OPT-1001 : End global optimization;  1.259956s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (94.2%)

OPT-1001 : Current memory(MB): used = 531, reserve = 511, peak = 543.
OPT-1001 : End physical optimization;  6.195031s wall, 5.000000s user + 0.125000s system = 5.125000s CPU (82.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6620 LUT to BLE ...
SYN-4008 : Packed 6620 LUT and 1248 SEQ to BLE.
SYN-4003 : Packing 2229 remaining SEQ's ...
SYN-4005 : Packed 1716 SEQ with LUT/SLICE
SYN-4006 : 3780 single LUT's are left
SYN-4006 : 513 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7133/8706 primitive instances ...
PHY-3001 : End packing;  0.478246s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (81.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4903 instances
RUN-1001 : 2382 mslices, 2381 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11322 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5957 nets have 2 pins
RUN-1001 : 3839 nets have [3 - 5] pins
RUN-1001 : 936 nets have [6 - 10] pins
RUN-1001 : 325 nets have [11 - 20] pins
RUN-1001 : 248 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 4901 instances, 4763 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : After packing: Len = 513365, Over = 111.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5718/11322.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 670264, over cnt = 1355(3%), over = 2093, worst = 8
PHY-1002 : len = 675680, over cnt = 761(2%), over = 1053, worst = 6
PHY-1002 : len = 682584, over cnt = 370(1%), over = 481, worst = 5
PHY-1002 : len = 686536, over cnt = 176(0%), over = 228, worst = 5
PHY-1002 : len = 689848, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End global iterations;  0.772827s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (74.8%)

PHY-1001 : Congestion index: top1 = 56.12, top5 = 47.48, top10 = 43.25, top15 = 40.66.
PHY-3001 : End congestion estimation;  1.000177s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (75.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49335, tnet num: 11320, tinst num: 4901, tnode num: 58413, tedge num: 83302.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11320 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.413321s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (81.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.45539e-05
PHY-3002 : Step(203): len = 504821, overlap = 110.5
PHY-3002 : Step(204): len = 499306, overlap = 121.5
PHY-3002 : Step(205): len = 496020, overlap = 129
PHY-3002 : Step(206): len = 493906, overlap = 140.25
PHY-3002 : Step(207): len = 492459, overlap = 140.5
PHY-3002 : Step(208): len = 491583, overlap = 137.5
PHY-3002 : Step(209): len = 490430, overlap = 136.75
PHY-3002 : Step(210): len = 489838, overlap = 139.5
PHY-3002 : Step(211): len = 489256, overlap = 136
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000129108
PHY-3002 : Step(212): len = 496562, overlap = 128.5
PHY-3002 : Step(213): len = 503735, overlap = 116.75
PHY-3002 : Step(214): len = 504103, overlap = 114.5
PHY-3002 : Step(215): len = 504578, overlap = 115.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000255268
PHY-3002 : Step(216): len = 512928, overlap = 104.75
PHY-3002 : Step(217): len = 520059, overlap = 93.25
PHY-3002 : Step(218): len = 524230, overlap = 92.25
PHY-3002 : Step(219): len = 524497, overlap = 89.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.815927s wall, 0.093750s user + 0.281250s system = 0.375000s CPU (46.0%)

PHY-3001 : Trial Legalized: Len = 569535
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 641/11322.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 698448, over cnt = 1724(4%), over = 2919, worst = 7
PHY-1002 : len = 709224, over cnt = 1067(3%), over = 1555, worst = 6
PHY-1002 : len = 723120, over cnt = 283(0%), over = 413, worst = 6
PHY-1002 : len = 725928, over cnt = 130(0%), over = 179, worst = 5
PHY-1002 : len = 728408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.110426s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (61.9%)

PHY-1001 : Congestion index: top1 = 53.53, top5 = 47.12, top10 = 43.74, top15 = 41.52.
PHY-3001 : End congestion estimation;  1.354713s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (60.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11320 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.490567s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (70.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000179186
PHY-3002 : Step(220): len = 552720, overlap = 13
PHY-3002 : Step(221): len = 543336, overlap = 22
PHY-3002 : Step(222): len = 535951, overlap = 33.75
PHY-3002 : Step(223): len = 530936, overlap = 45
PHY-3002 : Step(224): len = 528635, overlap = 49.5
PHY-3002 : Step(225): len = 527243, overlap = 58
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000358373
PHY-3002 : Step(226): len = 532812, overlap = 50.75
PHY-3002 : Step(227): len = 537586, overlap = 47
PHY-3002 : Step(228): len = 541398, overlap = 46.25
PHY-3002 : Step(229): len = 541335, overlap = 45
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000716745
PHY-3002 : Step(230): len = 546720, overlap = 45
PHY-3002 : Step(231): len = 554410, overlap = 43.25
PHY-3002 : Step(232): len = 558989, overlap = 44
PHY-3002 : Step(233): len = 559130, overlap = 47.25
PHY-3002 : Step(234): len = 558807, overlap = 47.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011296s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 572927, Over = 0
PHY-3001 : Spreading special nets. 40 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.034014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 56 instances has been re-located, deltaX = 10, deltaY = 39, maxDist = 1.
PHY-3001 : Final: Len = 573670, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49335, tnet num: 11320, tinst num: 4901, tnode num: 58413, tedge num: 83302.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.054677s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (83.0%)

RUN-1004 : used memory is 506 MB, reserved memory is 499 MB, peak memory is 553 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2345/11322.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 715056, over cnt = 1636(4%), over = 2632, worst = 7
PHY-1002 : len = 723536, over cnt = 978(2%), over = 1402, worst = 7
PHY-1002 : len = 734472, over cnt = 377(1%), over = 504, worst = 5
PHY-1002 : len = 738952, over cnt = 102(0%), over = 128, worst = 4
PHY-1002 : len = 740248, over cnt = 34(0%), over = 37, worst = 3
PHY-1001 : End global iterations;  0.985342s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (76.1%)

PHY-1001 : Congestion index: top1 = 50.62, top5 = 45.48, top10 = 42.35, top15 = 40.20.
PHY-1001 : End incremental global routing;  1.200982s wall, 0.906250s user + 0.031250s system = 0.937500s CPU (78.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11320 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.470316s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (86.4%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4796 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 4908 instances, 4770 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 575129
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10367/11332.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 742160, over cnt = 63(0%), over = 67, worst = 3
PHY-1002 : len = 742160, over cnt = 29(0%), over = 29, worst = 1
PHY-1002 : len = 742416, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 742520, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 742552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.524167s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (68.6%)

PHY-1001 : Congestion index: top1 = 50.54, top5 = 45.45, top10 = 42.34, top15 = 40.20.
PHY-3001 : End congestion estimation;  0.750396s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (64.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49417, tnet num: 11330, tinst num: 4908, tnode num: 58516, tedge num: 83429.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.079489s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (72.4%)

RUN-1004 : used memory is 533 MB, reserved memory is 523 MB, peak memory is 561 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11330 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.531017s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (75.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(235): len = 574568, overlap = 0
PHY-3002 : Step(236): len = 574368, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10363/11332.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 741032, over cnt = 26(0%), over = 34, worst = 3
PHY-1002 : len = 741152, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 741280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.294179s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (69.0%)

PHY-1001 : Congestion index: top1 = 50.54, top5 = 45.50, top10 = 42.38, top15 = 40.23.
PHY-3001 : End congestion estimation;  0.509405s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (76.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11330 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.479902s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (71.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000104673
PHY-3002 : Step(237): len = 574362, overlap = 0.5
PHY-3002 : Step(238): len = 574362, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 574340, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027620s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.6%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 574370, Over = 0
PHY-3001 : End incremental placement;  3.563985s wall, 2.609375s user + 0.046875s system = 2.656250s CPU (74.5%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.536307s wall, 4.171875s user + 0.078125s system = 4.250000s CPU (76.8%)

OPT-1001 : Current memory(MB): used = 569, reserve = 552, peak = 571.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10360/11332.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 741152, over cnt = 20(0%), over = 29, worst = 6
PHY-1002 : len = 741192, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 741208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.281411s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (77.7%)

PHY-1001 : Congestion index: top1 = 50.50, top5 = 45.44, top10 = 42.34, top15 = 40.19.
OPT-1001 : End congestion update;  0.498007s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (78.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11330 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.365181s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (81.3%)

OPT-0007 : Start: WNS -3605 TNS -66899 NUM_FEPS 75
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4805 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4908 instances, 4770 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 581039, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029403s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.1%)

PHY-3001 : 13 instances has been re-located, deltaX = 4, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 581255, Over = 0
PHY-3001 : End incremental legalization;  0.214115s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (65.7%)

OPT-0007 : Iter 1: improved WNS -3455 TNS -53178 NUM_FEPS 74 with 43 cells processed and 12457 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4805 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4908 instances, 4770 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 582019, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026842s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 582077, Over = 0
PHY-3001 : End incremental legalization;  0.218133s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (64.5%)

OPT-0007 : Iter 2: improved WNS -3355 TNS -50869 NUM_FEPS 74 with 20 cells processed and 2405 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4805 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4908 instances, 4770 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 583499, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028397s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.0%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 583671, Over = 0
PHY-3001 : End incremental legalization;  0.227389s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (82.5%)

OPT-0007 : Iter 3: improved WNS -3205 TNS -49890 NUM_FEPS 74 with 14 cells processed and 2388 slack improved
OPT-0007 : Iter 4: improved WNS -3205 TNS -49890 NUM_FEPS 74 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.797650s wall, 1.281250s user + 0.031250s system = 1.312500s CPU (73.0%)

OPT-1001 : Current memory(MB): used = 570, reserve = 553, peak = 572.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11330 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.370134s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (84.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10210/11332.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 750544, over cnt = 57(0%), over = 79, worst = 5
PHY-1002 : len = 750656, over cnt = 22(0%), over = 22, worst = 1
PHY-1002 : len = 750920, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 750936, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 750936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.515841s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (72.7%)

PHY-1001 : Congestion index: top1 = 50.60, top5 = 45.61, top10 = 42.52, top15 = 40.36.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11330 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.383136s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (73.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3205 TNS -49948 NUM_FEPS 74
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.241379
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3205ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -3205ps with logic level 2 and starts from PAD
RUN-1001 :       #3 path slack -3105ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11332 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11332 nets
OPT-1001 : End physical optimization;  10.072409s wall, 7.546875s user + 0.125000s system = 7.671875s CPU (76.2%)

RUN-1003 : finish command "place" in  31.534954s wall, 20.562500s user + 1.109375s system = 21.671875s CPU (68.7%)

RUN-1004 : used memory is 532 MB, reserved memory is 519 MB, peak memory is 572 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.163607s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (98.0%)

RUN-1004 : used memory is 533 MB, reserved memory is 520 MB, peak memory is 588 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4910 instances
RUN-1001 : 2385 mslices, 2385 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11332 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5956 nets have 2 pins
RUN-1001 : 3839 nets have [3 - 5] pins
RUN-1001 : 940 nets have [6 - 10] pins
RUN-1001 : 328 nets have [11 - 20] pins
RUN-1001 : 252 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49417, tnet num: 11330, tinst num: 4908, tnode num: 58516, tedge num: 83429.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2385 mslices, 2385 lslices, 100 pads, 32 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11330 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 710048, over cnt = 1691(4%), over = 2843, worst = 9
PHY-1002 : len = 721920, over cnt = 890(2%), over = 1288, worst = 8
PHY-1002 : len = 732496, over cnt = 279(0%), over = 398, worst = 5
PHY-1002 : len = 737760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.883148s wall, 0.765625s user + 0.031250s system = 0.796875s CPU (90.2%)

PHY-1001 : Congestion index: top1 = 49.38, top5 = 44.72, top10 = 41.92, top15 = 39.83.
PHY-1001 : End global routing;  1.084498s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (87.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 569, reserve = 554, peak = 588.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 820, reserve = 807, peak = 820.
PHY-1001 : End build detailed router design. 2.812520s wall, 1.937500s user + 0.015625s system = 1.953125s CPU (69.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 133440, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.466537s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (71.4%)

PHY-1001 : Current memory(MB): used = 856, reserve = 843, peak = 856.
PHY-1001 : End phase 1; 1.472390s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (72.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 2.03377e+06, over cnt = 1041(0%), over = 1053, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 862, reserve = 848, peak = 862.
PHY-1001 : End initial routed; 28.060627s wall, 20.046875s user + 0.171875s system = 20.218750s CPU (72.1%)

PHY-1001 : Update timing.....
PHY-1001 : 354/10586(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.866   |  -387.244  |  213  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.688547s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (69.4%)

PHY-1001 : Current memory(MB): used = 867, reserve = 854, peak = 867.
PHY-1001 : End phase 2; 29.749238s wall, 21.218750s user + 0.171875s system = 21.390625s CPU (71.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 25 pins with SWNS -3.646ns STNS -379.070ns FEP 211.
PHY-1001 : End OPT Iter 1; 0.158226s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.8%)

PHY-1022 : len = 2.03391e+06, over cnt = 1059(0%), over = 1071, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.299927s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (78.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.99774e+06, over cnt = 317(0%), over = 319, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.513428s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (98.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.99382e+06, over cnt = 66(0%), over = 66, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.515270s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (66.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.99402e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.240731s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (90.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.9942e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.135247s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.99423e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.104235s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (119.9%)

PHY-1001 : Update timing.....
PHY-1001 : 347/10586(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.646   |  -379.268  |  211  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.725313s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (84.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 336 feed throughs used by 176 nets
PHY-1001 : End commit to database; 1.233645s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (88.7%)

PHY-1001 : Current memory(MB): used = 937, reserve = 926, peak = 937.
PHY-1001 : End phase 3; 5.960951s wall, 5.234375s user + 0.015625s system = 5.250000s CPU (88.1%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 23 pins with SWNS -3.604ns STNS -377.916ns FEP 211.
PHY-1001 : End OPT Iter 1; 0.187026s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (83.5%)

PHY-1022 : len = 1.99423e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.319586s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (83.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.604ns, -377.916ns, 211}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.99422e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.099220s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.5%)

PHY-1001 : Update timing.....
PHY-1001 : 347/10586(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.604   |  -377.916  |  211  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.706077s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (84.3%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 339 feed throughs used by 179 nets
PHY-1001 : End commit to database; 1.290152s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (84.8%)

PHY-1001 : Current memory(MB): used = 943, reserve = 932, peak = 943.
PHY-1001 : End phase 4; 3.441827s wall, 2.921875s user + 0.000000s system = 2.921875s CPU (84.9%)

PHY-1003 : Routed, final wirelength = 1.99422e+06
PHY-1001 : Current memory(MB): used = 945, reserve = 935, peak = 945.
PHY-1001 : End export database. 0.036436s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.8%)

PHY-1001 : End detail routing;  43.717064s wall, 32.625000s user + 0.203125s system = 32.828125s CPU (75.1%)

RUN-1003 : finish command "route" in  46.274195s wall, 34.750000s user + 0.250000s system = 35.000000s CPU (75.6%)

RUN-1004 : used memory is 891 MB, reserved memory is 878 MB, peak memory is 945 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8723   out of  19600   44.51%
#reg                     3616   out of  19600   18.45%
#le                      9228
  #lut only              5612   out of   9228   60.81%
  #reg only               505   out of   9228    5.47%
  #lut&reg               3111   out of   9228   33.71%
#dsp                        3   out of     29   10.34%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1694
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    258
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    244
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               203
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 77
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    52


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |9228   |7878    |845     |3628    |32      |3       |
|  ISP                               |AHBISP                                        |1407   |844     |339     |772     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |609    |338     |145     |335     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |74     |34      |18      |47      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |10     |10      |0       |10      |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |72     |36      |18      |43      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |5      |5       |0       |5       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |68     |50      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |9      |9       |0       |9       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |74     |54      |18      |39      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|    u_bypass                        |bypass                                        |146    |106     |40      |34      |0       |0       |
|    u_demosaic                      |demosaic                                      |437    |215     |142     |277     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |105    |39      |31      |76      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |72     |33      |27      |44      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |75     |34      |27      |49      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |87     |43      |33      |68      |0       |0       |
|    u_gamma                         |gamma                                         |22     |22      |0       |18      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |8      |8       |0       |8       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |6      |6       |0       |2       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |16     |12      |4       |2       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |8      |8       |0       |0       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |8      |4       |4       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |12     |12      |0       |10      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |33     |33      |0       |14      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |6      |6       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |7      |7       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |1      |1       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |44     |20      |0       |40      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |4      |4       |0       |3       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |12     |12      |0       |10      |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                           |2      |2       |0       |1       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |137    |90      |18      |110     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |10     |10      |0       |10      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |40     |23      |0       |40      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |30     |27      |0       |30      |0       |0       |
|  kb                                |Keyboard                                      |108    |92      |16      |48      |0       |0       |
|  sd_reader                         |sd_reader                                     |726    |630     |94      |313     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |314    |278     |34      |147     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |799    |594     |121     |397     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |408    |253     |75      |274     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |152    |92      |21      |117     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |16     |16      |0       |16      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |24      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |37     |28      |0       |37      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |169    |98      |30      |129     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |28     |13      |0       |28      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |40     |24      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |40     |31      |0       |38      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |391    |341     |46      |123     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |60     |48      |12      |22      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |70     |70      |0       |12      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |49     |41      |4       |28      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |129    |111     |18      |31      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |83     |71      |12      |30      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |4979   |4922    |51      |1385    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |154    |87      |65      |26      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |757    |492     |131     |481     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |757    |492     |131     |481     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |349    |226     |0       |340     |0       |0       |
|        reg_inst                    |register                                      |347    |224     |0       |338     |0       |0       |
|        tap_inst                    |tap                                           |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                       |408    |266     |131     |141     |0       |0       |
|        bus_inst                    |bus_top                                       |199    |125     |74      |62      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                       |15     |9       |6       |7       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |94     |60      |34      |29      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |90     |56      |34      |26      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |110    |81      |29      |51      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5911  
    #2          2       2310  
    #3          3       914   
    #4          4       615   
    #5        5-10      1002  
    #6        11-50     493   
    #7       51-100      23   
    #8       101-500     3    
  Average     3.15            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.422256s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (114.3%)

RUN-1004 : used memory is 892 MB, reserved memory is 879 MB, peak memory is 947 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49417, tnet num: 11330, tinst num: 4908, tnode num: 58516, tedge num: 83429.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11330 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 5956a6058a8b3c81d69416d7902a72581fa84cfa27d09ef7c749692e78cb1abf -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4908
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11332, pip num: 129776
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 339
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3165 valid insts, and 350876 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100010001100110111111111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.923601s wall, 87.640625s user + 1.296875s system = 88.937500s CPU (496.2%)

RUN-1004 : used memory is 952 MB, reserved memory is 946 MB, peak memory is 1125 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_160630.log"
