Analysis & Synthesis Status : Successful - Tue Nov 28 15:51:25 2017
Quartus Prime Version : 16.1.0 Build 196 10/24/2016 SJ Lite Edition
Revision Name : clock_divider
Top-level Entity Name : clock_divider
Family : MAX 10
Total logic elements : 0
    Total combinational functions : 0
    Dedicated logic registers : 0
Total registers : 0
Total pins : 4
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
UFM blocks : 0
ADC blocks : 0
