{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591283314679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591283314680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 03:08:34 2020 " "Processing started: Fri Jun 05 03:08:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591283314680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591283314680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgaTest -c vgaTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgaTest -c vgaTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591283314680 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../MiniprojectResources/altpll0.qip " "Tcl Script File ../MiniprojectResources/altpll0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../MiniprojectResources/altpll0.qip " "set_global_assignment -name QIP_FILE ../MiniprojectResources/altpll0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1591283315273 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1591283315273 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591283315888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/janiz/desktop/flapga_sub/lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/janiz/desktop/flapga_sub/lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-behaviour " "Found design unit 1: LFSR-behaviour" {  } { { "../../../Desktop/FlaPGA_SUB/LFSR.vhd" "" { Text "C:/Users/janiz/Desktop/FlaPGA_SUB/LFSR.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317332 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "../../../Desktop/FlaPGA_SUB/LFSR.vhd" "" { Text "C:/Users/janiz/Desktop/FlaPGA_SUB/LFSR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591283317332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_over.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_over.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gameover-loser " "Found design unit 1: gameover-loser" {  } { { "game_over.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/game_over.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317344 ""} { "Info" "ISGN_ENTITY_NAME" "1 gameover " "Found entity 1: gameover" {  } { { "game_over.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/game_over.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591283317344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317352 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591283317352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menu-main " "Found design unit 1: menu-main" {  } { { "menu.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/menu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317360 ""} { "Info" "ISGN_ENTITY_NAME" "1 menu " "Found entity 1: menu" {  } { { "menu.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/menu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591283317360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_fsm-fsm " "Found design unit 1: game_fsm-fsm" {  } { { "game_fsm.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/game_fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317371 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_fsm " "Found entity 1: game_fsm" {  } { { "game_fsm.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/game_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591283317371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-behavior " "Found design unit 1: pipes-behavior" {  } { { "pipes.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/pipes.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317380 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/pipes.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591283317380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317390 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591283317390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317399 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591283317399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317413 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591283317413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/bouncy_ball.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317426 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/bouncy_ball.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591283317426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll1-SYN " "Found design unit 1: altpll1-SYN" {  } { { "altpll1.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/altpll1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317443 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll1 " "Found entity 1: altpll1" {  } { { "altpll1.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/altpll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591283317443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgatest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vgaTest " "Found entity 1: vgaTest" {  } { { "vgaTest.bdf" "" { Schematic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/vgaTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283317453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591283317453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vgaTest " "Elaborating entity \"vgaTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591283317683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst3 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst3\"" {  } { { "vgaTest.bdf" "inst3" { Schematic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/vgaTest.bdf" { { 328 1016 1240 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1 altpll1:inst " "Elaborating entity \"altpll1\" for hierarchy \"altpll1:inst\"" {  } { { "vgaTest.bdf" "inst" { Schematic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/vgaTest.bdf" { { 32 304 656 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll1:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll1:inst\|altpll:altpll_component\"" {  } { { "altpll1.vhd" "altpll_component" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/altpll1.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll1:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll1:inst\|altpll:altpll_component\"" {  } { { "altpll1.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/altpll1.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591283317827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll1:inst\|altpll:altpll_component " "Instantiated megafunction \"altpll1:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283317828 ""}  } { { "altpll1.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/altpll1.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1591283317828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll1_altpll " "Found entity 1: altpll1_altpll" {  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/db/altpll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283318054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591283318054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1_altpll altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated " "Elaborating entity \"altpll1_altpll\" for hierarchy \"altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst4 " "Elaborating entity \"display\" for hierarchy \"display:inst4\"" {  } { { "vgaTest.bdf" "inst4" { Schematic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/vgaTest.bdf" { { 344 688 888 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318072 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_screen_on display.vhd(76) " "VHDL Process Statement warning at display.vhd(76): signal \"menu_screen_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318075 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_text_on display.vhd(76) " "VHDL Process Statement warning at display.vhd(76): signal \"menu_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318075 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_screen_on display.vhd(77) " "VHDL Process Statement warning at display.vhd(77): signal \"menu_screen_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318075 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_text_on display.vhd(77) " "VHDL Process Statement warning at display.vhd(77): signal \"menu_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318075 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_screen_on display.vhd(78) " "VHDL Process Statement warning at display.vhd(78): signal \"menu_screen_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318076 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_text_on display.vhd(78) " "VHDL Process Statement warning at display.vhd(78): signal \"menu_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318076 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_screen_on display.vhd(82) " "VHDL Process Statement warning at display.vhd(82): signal \"over_screen_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318076 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_text_on display.vhd(83) " "VHDL Process Statement warning at display.vhd(83): signal \"over_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318076 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_screen_on display.vhd(84) " "VHDL Process Statement warning at display.vhd(84): signal \"over_screen_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318076 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_text_on display.vhd(84) " "VHDL Process Statement warning at display.vhd(84): signal \"over_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318077 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_text_on display.vhd(88) " "VHDL Process Statement warning at display.vhd(88): signal \"bird_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318077 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_ball_on display.vhd(88) " "VHDL Process Statement warning at display.vhd(88): signal \"bird_ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318077 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_text_on display.vhd(89) " "VHDL Process Statement warning at display.vhd(89): signal \"bird_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318077 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_ball_on display.vhd(89) " "VHDL Process Statement warning at display.vhd(89): signal \"bird_ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318077 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_pipe_on display.vhd(89) " "VHDL Process Statement warning at display.vhd(89): signal \"bird_pipe_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318077 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_ball_on display.vhd(90) " "VHDL Process Statement warning at display.vhd(90): signal \"bird_ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318077 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_hit display.vhd(91) " "VHDL Process Statement warning at display.vhd(91): signal \"player_hit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318078 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hit display.vhd(70) " "VHDL Process Statement warning at display.vhd(70): inferring latch(es) for signal or variable \"hit\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591283318078 "|vgaTest|display:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit display.vhd(70) " "Inferred latch for \"hit\" at display.vhd(70)" {  } { { "display.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591283318078 "|vgaTest|display:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball display:inst4\|bouncy_ball:bird " "Elaborating entity \"bouncy_ball\" for hierarchy \"display:inst4\|bouncy_ball:bird\"" {  } { { "display.vhd" "bird" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318082 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "text_x_pos bouncy_ball.vhd(52) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(52): object \"text_x_pos\" assigned a value but never read" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/bouncy_ball.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1591283318088 "|vgaTest|display:inst4|bouncy_ball:bird"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "text_y_pos bouncy_ball.vhd(53) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(53): object \"text_y_pos\" assigned a value but never read" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/bouncy_ball.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1591283318088 "|vgaTest|display:inst4|bouncy_ball:bird"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "text_size bouncy_ball.vhd(54) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(54): object \"text_size\" assigned a value but never read" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/bouncy_ball.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1591283318089 "|vgaTest|display:inst4|bouncy_ball:bird"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom display:inst4\|bouncy_ball:bird\|char_rom:textscore " "Elaborating entity \"char_rom\" for hierarchy \"display:inst4\|bouncy_ball:bird\|char_rom:textscore\"" {  } { { "bouncy_ball.vhd" "textscore" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/bouncy_ball.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591283318211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component " "Instantiated megafunction \"display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318211 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1591283318211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591283318482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591283318482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes display:inst4\|bouncy_ball:bird\|pipes:pipe " "Elaborating entity \"pipes\" for hierarchy \"display:inst4\|bouncy_ball:bird\|pipes:pipe\"" {  } { { "bouncy_ball.vhd" "pipe" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/bouncy_ball.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318559 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gap pipes.vhd(32) " "VHDL Signal Declaration warning at pipes.vhd(32): used explicit default value for signal \"gap\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/pipes.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591283318571 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe_width pipes.vhd(34) " "VHDL Signal Declaration warning at pipes.vhd(34): used explicit default value for signal \"pipe_width\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/pipes.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591283318571 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "height1_1 pipes.vhd(40) " "VHDL Signal Declaration warning at pipes.vhd(40): used explicit default value for signal \"height1_1\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/pipes.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591283318572 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "height2_1 pipes.vhd(41) " "VHDL Signal Declaration warning at pipes.vhd(41): used explicit default value for signal \"height2_1\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/pipes.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591283318572 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "height1_2 pipes.vhd(42) " "VHDL Signal Declaration warning at pipes.vhd(42): used explicit default value for signal \"height1_2\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/pipes.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591283318572 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "height2_2 pipes.vhd(43) " "VHDL Signal Declaration warning at pipes.vhd(43): used explicit default value for signal \"height2_2\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/pipes.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591283318573 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe_y_pos pipes.vhd(45) " "VHDL Signal Declaration warning at pipes.vhd(45): used explicit default value for signal \"pipe_y_pos\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/pipes.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591283318573 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR_reset pipes.vhd(52) " "VHDL Signal Declaration warning at pipes.vhd(52): used explicit default value for signal \"LFSR_reset\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/pipes.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591283318575 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hit_temp pipes.vhd(88) " "VHDL Process Statement warning at pipes.vhd(88): signal \"hit_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/pipes.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318575 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause pipes.vhd(91) " "VHDL Process Statement warning at pipes.vhd(91): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/pipes.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318575 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR display:inst4\|bouncy_ball:bird\|pipes:pipe\|LFSR:rand " "Elaborating entity \"LFSR\" for hierarchy \"display:inst4\|bouncy_ball:bird\|pipes:pipe\|LFSR:rand\"" {  } { { "pipes.vhd" "rand" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/pipes.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu display:inst4\|menu:menu_screen " "Elaborating entity \"menu\" for hierarchy \"display:inst4\|menu:menu_screen\"" {  } { { "display.vhd" "menu_screen" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover display:inst4\|gameover:game_over_screen " "Elaborating entity \"gameover\" for hierarchy \"display:inst4\|gameover:game_over_screen\"" {  } { { "display.vhd" "game_over_screen" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/display.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst2 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst2\"" {  } { { "vgaTest.bdf" "inst2" { Schematic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/vgaTest.bdf" { { 72 992 1256 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318860 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1591283318869 "|vgaTest|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318870 "|vgaTest|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318870 "|vgaTest|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318870 "|vgaTest|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318870 "|vgaTest|MOUSE:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_fsm game_fsm:inst5 " "Elaborating entity \"game_fsm\" for hierarchy \"game_fsm:inst5\"" {  } { { "vgaTest.bdf" "inst5" { Schematic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/vgaTest.bdf" { { 352 216 440 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591283318878 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset game_fsm.vhd(47) " "VHDL Process Statement warning at game_fsm.vhd(47): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_fsm.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/game_fsm.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318880 "|vgaTest|game_fsm:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset game_fsm.vhd(56) " "VHDL Process Statement warning at game_fsm.vhd(56): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_fsm.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/game_fsm.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318880 "|vgaTest|game_fsm:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset game_fsm.vhd(63) " "VHDL Process Statement warning at game_fsm.vhd(63): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_fsm.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/game_fsm.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591283318881 "|vgaTest|game_fsm:inst5"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pipes.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/pipes.vhd" 80 -1 0 } } { "bouncy_ball.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/bouncy_ball.vhd" 130 -1 0 } } { "mouse.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/mouse.vhd" 37 -1 0 } } { "mouse.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1591283322873 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1591283322874 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591283324689 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1591283326838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591283327672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591283327672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1048 " "Implemented 1048 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591283328237 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591283328237 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1591283328237 ""} { "Info" "ICUT_CUT_TM_LCELLS" "987 " "Implemented 987 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591283328237 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1591283328237 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1591283328237 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591283328237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591283328391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 03:08:48 2020 " "Processing ended: Fri Jun 05 03:08:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591283328391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591283328391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591283328391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591283328391 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../MiniprojectResources/altpll0.qip " "Tcl Script File ../MiniprojectResources/altpll0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../MiniprojectResources/altpll0.qip " "set_global_assignment -name QIP_FILE ../MiniprojectResources/altpll0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1591283330545 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1591283330545 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591283330547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591283330549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 03:08:49 2020 " "Processing started: Fri Jun 05 03:08:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591283330549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1591283330549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vgaTest -c vgaTest " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vgaTest -c vgaTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1591283330550 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1591283330826 ""}
{ "Info" "0" "" "Project  = vgaTest" {  } {  } 0 0 "Project  = vgaTest" 0 0 "Fitter" 0 0 1591283330827 ""}
{ "Info" "0" "" "Revision = vgaTest" {  } {  } 0 0 "Revision = vgaTest" 0 0 "Fitter" 0 0 1591283330827 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1591283331065 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vgaTest EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"vgaTest\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1591283331139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591283331278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591283331281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591283331281 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/db/altpll1_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1591283331457 ""}  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/db/altpll1_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1591283331457 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1591283331623 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1591283331647 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591283332318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591283332318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591283332318 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1591283332318 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/" { { 0 { 0 ""} 0 2577 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591283332326 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/" { { 0 { 0 ""} 0 2579 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591283332326 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/" { { 0 { 0 ""} 0 2581 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591283332326 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/" { { 0 { 0 ""} 0 2583 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591283332326 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/" { { 0 { 0 ""} 0 2585 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591283332326 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1591283332326 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1591283332328 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1591283332338 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1591283334732 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgaTest.sdc " "Synopsys Design Constraints File file not found: 'vgaTest.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1591283334736 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1591283334737 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1591283334745 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1591283334764 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1591283334765 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1591283334766 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591283334930 ""}  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/db/altpll1_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591283334930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_SYNC:inst3\|vert_sync_out  " "Automatically promoted node VGA_SYNC:inst3\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591283334930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vert_sync_out~output " "Destination node vert_sync_out~output" {  } { { "vgaTest.bdf" "" { Schematic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/vgaTest.bdf" { { 416 1408 1609 432 "vert_sync_out" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vert_sync_out~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/" { { 0 { 0 ""} 0 2565 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591283334930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1591283334930 ""}  } { { "vga_sync.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/vga_sync.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst3|vert_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/" { { 0 { 0 ""} 0 550 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591283334930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:inst2\|MOUSE_CLK_FILTER  " "Automatically promoted node MOUSE:inst2\|MOUSE_CLK_FILTER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591283334932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst2\|MOUSE_CLK_FILTER~1 " "Destination node MOUSE:inst2\|MOUSE_CLK_FILTER~1" {  } { { "mouse.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/mouse.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst2|MOUSE_CLK_FILTER~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/" { { 0 { 0 ""} 0 1877 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591283334932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst2\|MOUSE_CLK_FILTER~2 " "Destination node MOUSE:inst2\|MOUSE_CLK_FILTER~2" {  } { { "mouse.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/mouse.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst2|MOUSE_CLK_FILTER~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/" { { 0 { 0 ""} 0 1878 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591283334932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst2\|MOUSE_CLK_FILTER~3 " "Destination node MOUSE:inst2\|MOUSE_CLK_FILTER~3" {  } { { "mouse.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/mouse.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst2|MOUSE_CLK_FILTER~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/" { { 0 { 0 ""} 0 1879 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591283334932 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1591283334932 ""}  } { { "mouse.vhd" "" { Text "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/mouse.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst2|MOUSE_CLK_FILTER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591283334932 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1591283335702 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591283335705 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591283335706 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591283335711 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591283335716 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1591283335719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1591283335719 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1591283335722 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1591283335862 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1591283335866 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1591283335866 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[0\] " "Node \"seg0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[1\] " "Node \"seg0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[2\] " "Node \"seg0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[3\] " "Node \"seg0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[4\] " "Node \"seg0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[5\] " "Node \"seg0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[6\] " "Node \"seg0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0_dec " "Node \"seg0_dec\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0_dec" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[0\] " "Node \"seg1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[1\] " "Node \"seg1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[2\] " "Node \"seg1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[3\] " "Node \"seg1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[4\] " "Node \"seg1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[5\] " "Node \"seg1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[6\] " "Node \"seg1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1_dec " "Node \"seg1_dec\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1_dec" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw3 " "Node \"sw3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw4 " "Node \"sw4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw5 " "Node \"sw5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw6 " "Node \"sw6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw7 " "Node \"sw7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw8 " "Node \"sw8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw9 " "Node \"sw9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591283335983 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1591283335983 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591283335987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1591283338951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591283340180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1591283340218 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1591283343685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591283343685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1591283344674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1591283348114 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1591283348114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591283352748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1591283352752 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1591283352752 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.88 " "Total time spent on timing analysis during the Fitter is 2.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1591283352825 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591283352960 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591283354012 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591283354154 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591283354751 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591283355886 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1591283357585 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/output_files/vgaTest.fit.smsg " "Generated suppressed messages file C:/Users/janiz/Downloads/Final_sub/FlaPGA-CS305-master/output_files/vgaTest.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1591283357968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4931 " "Peak virtual memory: 4931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591283359528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 03:09:19 2020 " "Processing ended: Fri Jun 05 03:09:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591283359528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591283359528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591283359528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1591283359528 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1591283361198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591283361200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 03:09:20 2020 " "Processing started: Fri Jun 05 03:09:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591283361200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1591283361200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vgaTest -c vgaTest " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vgaTest -c vgaTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1591283361200 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1591283363415 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1591283363528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591283364644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 03:09:24 2020 " "Processing ended: Fri Jun 05 03:09:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591283364644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591283364644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591283364644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1591283364644 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1591283365439 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../MiniprojectResources/altpll0.qip " "Tcl Script File ../MiniprojectResources/altpll0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../MiniprojectResources/altpll0.qip " "set_global_assignment -name QIP_FILE ../MiniprojectResources/altpll0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1591283366814 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1591283366814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1591283366818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591283366818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 03:09:25 2020 " "Processing started: Fri Jun 05 03:09:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591283366818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591283366818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vgaTest -c vgaTest " "Command: quartus_sta vgaTest -c vgaTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591283366819 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1591283367147 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591283367691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1591283367693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1591283367824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1591283367824 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1591283368326 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgaTest.sdc " "Synopsys Design Constraints File file not found: 'vgaTest.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1591283368531 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1591283368532 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1591283368542 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1591283368542 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1591283368542 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1591283368542 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:inst3\|vert_sync_out VGA_SYNC:inst3\|vert_sync_out " "create_clock -period 1.000 -name VGA_SYNC:inst3\|vert_sync_out VGA_SYNC:inst3\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591283368545 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:inst2\|MOUSE_CLK_FILTER MOUSE:inst2\|MOUSE_CLK_FILTER " "create_clock -period 1.000 -name MOUSE:inst2\|MOUSE_CLK_FILTER MOUSE:inst2\|MOUSE_CLK_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591283368545 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game_fsm:inst5\|state.s_menu game_fsm:inst5\|state.s_menu " "create_clock -period 1.000 -name game_fsm:inst5\|state.s_menu game_fsm:inst5\|state.s_menu" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591283368545 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591283368545 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1591283368889 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1591283368893 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1591283368896 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1591283368930 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1591283369166 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1591283369166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.047 " "Worst-case setup slack is -6.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.047       -39.957 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.047       -39.957 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.380      -382.457 VGA_SYNC:inst3\|vert_sync_out  " "   -4.380      -382.457 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.666        -1.666 game_fsm:inst5\|state.s_menu  " "   -1.666        -1.666 game_fsm:inst5\|state.s_menu " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.614       -39.245 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -1.614       -39.245 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591283369194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.701 " "Worst-case hold slack is -0.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.701        -1.600 VGA_SYNC:inst3\|vert_sync_out  " "   -0.701        -1.600 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181        -0.355 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.181        -0.355 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "    0.014         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.497         0.000 game_fsm:inst5\|state.s_menu  " "    1.497         0.000 game_fsm:inst5\|state.s_menu " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591283369230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.821 " "Worst-case recovery slack is -0.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821       -17.901 VGA_SYNC:inst3\|vert_sync_out  " "   -0.821       -17.901 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031        -0.310 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -0.031        -0.310 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591283369264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.187 " "Worst-case removal slack is -0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187        -9.615 VGA_SYNC:inst3\|vert_sync_out  " "   -0.187        -9.615 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025        -0.150 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -0.025        -0.150 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591283369289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -126.000 VGA_SYNC:inst3\|vert_sync_out  " "   -1.000      -126.000 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 game_fsm:inst5\|state.s_menu  " "    0.402         0.000 game_fsm:inst5\|state.s_menu " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.825         0.000 clk  " "    9.825         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.735         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.735         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283369318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591283369318 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1591283371238 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1591283371305 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1591283372596 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1591283372876 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1591283372974 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1591283372974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.194 " "Worst-case setup slack is -5.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.194       -33.369 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.194       -33.369 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.897      -334.948 VGA_SYNC:inst3\|vert_sync_out  " "   -3.897      -334.948 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.437        -1.437 game_fsm:inst5\|state.s_menu  " "   -1.437        -1.437 game_fsm:inst5\|state.s_menu " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.331       -31.985 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -1.331       -31.985 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591283373012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.605 " "Worst-case hold slack is -0.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.605        -1.352 VGA_SYNC:inst3\|vert_sync_out  " "   -0.605        -1.352 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.286        -0.566 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.286        -0.566 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "    0.188         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.402         0.000 game_fsm:inst5\|state.s_menu  " "    1.402         0.000 game_fsm:inst5\|state.s_menu " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591283373073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.630 " "Worst-case recovery slack is -0.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.630       -13.673 VGA_SYNC:inst3\|vert_sync_out  " "   -0.630       -13.673 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114        -1.368 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -0.114        -1.368 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591283373112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.125 " "Worst-case removal slack is -0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.125        -5.562 VGA_SYNC:inst3\|vert_sync_out  " "   -0.125        -5.562 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "    0.180         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591283373160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -126.000 VGA_SYNC:inst3\|vert_sync_out  " "   -1.000      -126.000 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442         0.000 game_fsm:inst5\|state.s_menu  " "    0.442         0.000 game_fsm:inst5\|state.s_menu " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785         0.000 clk  " "    9.785         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.741         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.741         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283373194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591283373194 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1591283374523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1591283374820 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1591283374836 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1591283374836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.092 " "Worst-case setup slack is -3.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283374872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283374872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.092       -19.660 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.092       -19.660 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283374872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.060      -161.978 VGA_SYNC:inst3\|vert_sync_out  " "   -2.060      -161.978 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283374872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.746        -0.746 game_fsm:inst5\|state.s_menu  " "   -0.746        -0.746 game_fsm:inst5\|state.s_menu " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283374872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.482        -6.090 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -0.482        -6.090 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283374872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591283374872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.489 " "Worst-case hold slack is -0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283374921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283374921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.489        -1.414 VGA_SYNC:inst3\|vert_sync_out  " "   -0.489        -1.414 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283374921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.132        -0.257 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.132        -0.257 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283374921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077        -0.379 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -0.077        -0.379 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283374921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077         0.000 game_fsm:inst5\|state.s_menu  " "    1.077         0.000 game_fsm:inst5\|state.s_menu " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283374921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591283374921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.042 " "Worst-case recovery slack is -0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283374979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283374979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042        -0.792 VGA_SYNC:inst3\|vert_sync_out  " "   -0.042        -0.792 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283374979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "    0.182         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283374979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591283374979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.165 " "Worst-case removal slack is -0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283375047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283375047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165        -9.809 VGA_SYNC:inst3\|vert_sync_out  " "   -0.165        -9.809 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283375047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "    0.037         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283375047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591283375047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283375097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283375097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -126.000 VGA_SYNC:inst3\|vert_sync_out  " "   -1.000      -126.000 VGA_SYNC:inst3\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283375097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283375097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408         0.000 game_fsm:inst5\|state.s_menu  " "    0.408         0.000 game_fsm:inst5\|state.s_menu " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283375097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.585         0.000 clk  " "    9.585         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283375097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.748         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.748         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591283375097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591283375097 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1591283376752 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1591283376752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591283377347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 03:09:37 2020 " "Processing ended: Fri Jun 05 03:09:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591283377347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591283377347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591283377347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591283377347 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus II Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591283378513 ""}
