[
    {
        "age": null,
        "album": "",
        "author": "/u/krakenlake",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-22T22:13:18.547458+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-22T21:31:13+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1kt2l93/releasing_vmon_050/\"> <img src=\"https://preview.redd.it/9s678kreie2f1.png?width=320&amp;crop=smart&amp;auto=webp&amp;s=dee46d70a80013dfea18f18e4af8be9a9cfc2f77\" alt=\"Releasing VMON 0.5.0\" title=\"Releasing VMON 0.5.0\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Meanwhile that little machine code monitor pet project grew up a bit, so you can now search, copy and poke memory, it saves registers on entry and restores them on exit, it catches exceptions and accepts assembly input (currently RV64G supported, RVC is work in progress).</p> <p><a href=\"https://github.com/krakenlake/vmon\">https://github.com/krakenlake/vmon</a></p> <p>Size of the executable is between under 7KB (minimal useful version where chatty &quot;info&quot; or &quot;help&quot; commands are disabled, compiled for R32IC) and 19KB (all features, test code included, compiled for RV64G). It needs about 1K of RAM (input buffer, stack, registers sa",
        "id": 2749076,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kt2l93/releasing_vmon_050",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/9s678kreie2f1.png?width=320&crop=smart&auto=webp&s=dee46d70a80013dfea18f18e4af8be9a9cfc2f77",
        "title": "Releasing VMON 0.5.0",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/TJSnider1984",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-22T18:38:36.364728+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-22T18:13:09+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1ksxq1d/semidynamics_latest_cervell_allinone_ip_redefines/\"> <img src=\"https://external-preview.redd.it/CaV7vpyEHCfSiJuAYLkHYhGKUwBx5IxunRJKsj5K2Mk.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=dc8dabbe8c9c3eaa4deecaeea4e76b5703063a17\" alt=\"Semidynamics' Latest Cervell\u2122 All-in-One IP Redefines Heterogeneous Compute With RISC-V\" title=\"Semidynamics' Latest Cervell\u2122 All-in-One IP Redefines Heterogeneous Compute With RISC-V\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/TJSnider1984\"> /u/TJSnider1984 </a> <br/> <span><a href=\"https://www.youtube.com/watch?v=OwiARaGtw48\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ksxq1d/semidynamics_latest_cervell_allinone_ip_redefines/\">[comments]</a></span> </td></tr></table>",
        "id": 2747527,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1ksxq1d/semidynamics_latest_cervell_allinone_ip_redefines",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/CaV7vpyEHCfSiJuAYLkHYhGKUwBx5IxunRJKsj5K2Mk.jpg?width=320&crop=smart&auto=webp&s=dc8dabbe8c9c3eaa4deecaeea4e76b5703063a17",
        "title": "Semidynamics' Latest Cervell\u2122 All-in-One IP Redefines Heterogeneous Compute With RISC-V",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Negative_Ad8892",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-22T07:53:28.555034+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-22T07:42:24+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>When I use hs-485 servo with my code it works .but when I switch to micro servo sg90 it doesn&#39;t respond. Does anyone know how to solve this. I&#39;m providing 5v from a adapter and it shares common ground and all.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Negative_Ad8892\"> /u/Negative_Ad8892 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kskze0/facing_problem_interfacing_sg90_servo_with/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kskze0/facing_problem_interfacing_sg90_servo_with/\">[comments]</a></span>",
        "id": 2741940,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kskze0/facing_problem_interfacing_sg90_servo_with",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Facing problem interfacing SG90 Servo with CH32V0003F4U6.",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/deveee_reddit",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-22T06:48:04.327625+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-22T05:55:43+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I&#39;m planning to build official RISC-V package for upcoming 1.5 release and I&#39;m looking for someone who can actually test if it works. I have only old visionfive board without GPU, so it&#39;s unplayable there.</p> <p><a href=\"https://github.com/supertuxkart/stk-code/releases/download/preview/SuperTuxKart-git20250521-linux-riscv64.tar.gz\">https://github.com/supertuxkart/stk-code/releases/download/preview/SuperTuxKart-git20250521-linux-riscv64.tar.gz</a></p> <p>It&#39;s built on Debian Trixie, so glibc 2.41 is needed. And it uses OpenGL ES for rendering.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/deveee_reddit\"> /u/deveee_reddit </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ksjg8a/supertuxkart_official_package/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ksjg8a/supertuxkart_official_package/\">[comments]</a></span>",
        "id": 2741639,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1ksjg8a/supertuxkart_official_package",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "SuperTuxKart official package",
        "vote": 0
    }
]