Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat May 29 09:29:34 2021
| Host         : DESKTOP-0VN1C2G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    71 |
| Unused register locations in slices containing registers |   121 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             159 |           58 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             152 |           49 |
| Yes          | No                    | No                     |             653 |          148 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             331 |           91 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                        Enable Signal                                                                        |                                                            Set/Reset Signal                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                      |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                        |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                   |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state[4]_i_1_n_0                                                                     |                                                                                                                                        |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/fir_fir_io_s_axi_U/waddr                                                                                                             |                                                                                                                                        |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_rdy                                                                                           | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr[4]_i_1_n_0                                                          |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/fir_fir_io_s_axi_U/waddr                                                                                                            |                                                                                                                                        |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr_reg[4]_0[0]                                                                              | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/bit_cntr[4]_i_1__0_n_0                                                         |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                            | system_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                   |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/i_phi_fu_129_p41                                                                                                                     | system_i/fir_left/inst/i_reg_125                                                                                                       |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/i_1_reg_2410                                                                                                                         |                                                                                                                                        |                5 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/i_1_reg_2410                                                                                                                        |                                                                                                                                        |                5 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/i_phi_fu_129_p41                                                                                                                    | system_i/fir_right/inst/i_reg_125                                                                                                      |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/p_0_in                                                                                                                              |                                                                                                                                        |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/p_0_in                                                                                                                               |                                                                                                                                        |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                        |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                        |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                        |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                        |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                        |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                        |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                        |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                5 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/fir_fir_io_s_axi_U/ar_hs                                                                                                             | system_i/fir_left/inst/fir_fir_io_s_axi_U/rdata[15]_i_1_n_2                                                                            |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/fir_mac_muladd_16cud_U1/fir_mac_muladd_16cud_DSP48_1_U/CEB2                                                                         |                                                                                                                                        |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/ap_CS_fsm_state4                                                                                                                     |                                                                                                                                        |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/fir_fir_io_s_axi_U/ar_hs                                                                                                            | system_i/fir_right/inst/fir_fir_io_s_axi_U/rdata[15]_i_1_n_2                                                                           |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/fir_fir_io_s_axi_U/CEB1                                                                                                             |                                                                                                                                        |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/fir_fir_io_s_axi_U/int_x[15]_i_1_n_2                                                                                                | system_i/fir_right/inst/fir_fir_io_s_axi_U/ap_rst_n_inv                                                                                |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                        |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/fir_fir_io_s_axi_U/int_x[15]_i_1_n_2                                                                                                 | system_i/fir_left/inst/fir_fir_io_s_axi_U/ap_rst_n_inv                                                                                 |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/ap_CS_fsm_state4                                                                                                                    |                                                                                                                                        |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/fir_fir_io_s_axi_U/CEB1                                                                                                              |                                                                                                                                        |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/fir_mac_muladd_16cud_U1/fir_mac_muladd_16cud_DSP48_1_U/CEB2                                                                          |                                                                                                                                        |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/fir_right/inst/fir_fir_io_s_axi_U/ap_rst_n_inv                                                                                |                8 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/fir_left/inst/fir_fir_io_s_axi_U/ap_rst_n_inv                                                                                 |                8 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                        |                7 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                        |                8 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                9 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/shift_reg_U/fir_shift_reg_ram_U/p_0_in                                                                                               |                                                                                                                                        |                6 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[23]_0[0]                                                                            | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                      |                7 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[23]_i_1__0_n_0                                                                            | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg                                                                      |                7 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                                        | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                    |                4 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                                        | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg                                                                    |                3 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/shift_reg_U/fir_shift_reg_ram_U/p_0_in                                                                                              |                                                                                                                                        |                6 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                        |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                              | system_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                   |               15 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                             | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                       |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DataTx_L_reg[0][0]                                                               | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/SR[0]                                                                                       |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                        |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                        |                8 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                        |                8 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                        |                8 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                        |                8 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                        |                8 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zybo_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/E[0]                                                                                              |                                                                                                                                        |                8 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                        |               10 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                        |                9 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               12 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             |                                                                                                                                        |               59 |            160 |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 4      |                     9 |
| 5      |                     6 |
| 6      |                     7 |
| 8      |                     1 |
| 12     |                     4 |
| 13     |                     2 |
| 14     |                     2 |
| 15     |                     1 |
| 16+    |                    37 |
+--------+-----------------------+


