// Seed: 814109026
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  input id_1;
  type_5(
      1, id_3, 1 | id_2
  );
  logic id_3 = id_1;
  logic id_4;
  always @(posedge id_4 or 1) begin
    SystemTFIdentifier(1, "");
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  input id_3;
  input id_2;
  input id_1;
  logic id_5;
  assign id_5 = !id_5;
endmodule
