# 8-bit YUV Data (P0 - P7), LLC, Field: J3 (Proto Headers)
set_property PACKAGE_PIN J15      [get_ports "data_in[4]"] ;# Bank  50 VCCO - VCC3V3   - IO_L12N_AD8N_50
set_property IOSTANDARD  LVCMOS33 [get_ports "data_in[4]"] ;# Bank  50 VCCO - VCC3V3   - IO_L12N_AD8N_50
set_property PACKAGE_PIN J16      [get_ports "data_in[5]"] ;# Bank  50 VCCO - VCC3V3   - IO_L12P_AD8P_50
set_property IOSTANDARD  LVCMOS33 [get_ports "data_in[5]"] ;# Bank  50 VCCO - VCC3V3   - IO_L12P_AD8P_50
set_property PACKAGE_PIN G16      [get_ports "data_in[6]"] ;# Bank  50 VCCO - VCC3V3   - IO_L11N_AD9N_50
set_property IOSTANDARD  LVCMOS33 [get_ports "data_in[6]"] ;# Bank  50 VCCO - VCC3V3   - IO_L11N_AD9N_50
set_property PACKAGE_PIN H16      [get_ports "data_in[7]"] ;# Bank  50 VCCO - VCC3V3   - IO_L11P_AD9P_50
set_property IOSTANDARD  LVCMOS33 [get_ports "data_in[7]"] ;# Bank  50 VCCO - VCC3V3   - IO_L11P_AD9P_50
set_property PACKAGE_PIN H14      [get_ports "data_in[0]"] ;# Bank  50 VCCO - VCC3V3   - IO_L10N_AD10N_50
set_property IOSTANDARD  LVCMOS33 [get_ports "data_in[0]"] ;# Bank  50 VCCO - VCC3V3   - IO_L10N_AD10N_50
set_property PACKAGE_PIN J14      [get_ports "data_in[1]"] ;# Bank  50 VCCO - VCC3V3   - IO_L10P_AD10P_50
set_property IOSTANDARD  LVCMOS33 [get_ports "data_in[1]"] ;# Bank  50 VCCO - VCC3V3   - IO_L10P_AD10P_50
set_property PACKAGE_PIN G14      [get_ports "data_in[2]"] ;# Bank  50 VCCO - VCC3V3   - IO_L9N_AD11N_50
set_property IOSTANDARD  LVCMOS33 [get_ports "data_in[2]"] ;# Bank  50 VCCO - VCC3V3   - IO_L9N_AD11N_50
set_property PACKAGE_PIN G15      [get_ports "data_in[3]"] ;# Bank  50 VCCO - VCC3V3   - IO_L9P_AD11P_50
set_property IOSTANDARD  LVCMOS33 [get_ports "data_in[3]"] ;# Bank  50 VCCO - VCC3V3   - IO_L9P_AD11P_50
set_property PACKAGE_PIN G13      [get_ports "LLC"] ;# Bank  50 VCCO - VCC3V3   - IO_L8N_HDGC_50
set_property IOSTANDARD  LVCMOS33 [get_ports "LLC"] ;# Bank  50 VCCO - VCC3V3   - IO_L8N_HDGC_50
set_property PACKAGE_PIN H13      [get_ports "FIELD"] ;# Bank  50 VCCO - VCC3V3   - IO_L8P_HDGC_50
set_property IOSTANDARD  LVCMOS33 [get_ports "FIELD"] ;# Bank  50 VCCO - VCC3V3   - IO_L8P_HDGC_50

# VSYNC & HSYNC: J87
set_property PACKAGE_PIN D20      [get_ports "VSYNC"] ;# Bank  47 VCCO - VCC3V3   - IO_L8N_HDGC_AD4N_47
set_property IOSTANDARD  LVCMOS33 [get_ports "VSYNC"] ;# Bank  47 VCCO - VCC3V3   - IO_L8N_HDGC_AD4N_47
set_property PACKAGE_PIN E20      [get_ports "HSYNC"] ;# Bank  47 VCCO - VCC3V3   - IO_L8P_HDGC_AD4P_47
set_property IOSTANDARD  LVCMOS33 [get_ports "HSYNC"] ;# Bank  47 VCCO - VCC3V3   - IO_L8P_HDGC_AD4P_47
