
;; Function LL_ADC_CommonDeInit (LL_ADC_CommonDeInit, funcdef_no=371, decl_uid=9964, cgraph_uid=375, symbol_order=374)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 123: local to bb 2 def dominates all uses has unique first use
Reg 133 uninteresting
Reg 124 uninteresting
Reg 115 uninteresting
Reg 116 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
Reg 128 uninteresting
Reg 119 uninteresting
Reg 120 uninteresting
Reg 117 uninteresting
Reg 118 uninteresting
Ignoring reg 123 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 123: (insn_list:REG_DEP_TRUE 8 (nil))
init_insns for 124: (insn_list:REG_DEP_TRUE 16 (nil))
init_insns for 128: (insn_list:REG_DEP_TRUE 39 (nil))

Pass 1 for finding pseudo/allocno costs

    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r128,l0) costs: LO_REGS:0,0 HI_REGS:1400,1400 CALLER_SAVE_REGS:1400,1400 EVEN_REG:1400,1400 GENERAL_REGS:1400,1400 VFP_D0_D7_REGS:52500,52500 VFP_LO_REGS:52500,52500 ALL_REGS:52500,52500 MEM:35000,35000
  a1(r118,l0) costs: LO_REGS:0,0 HI_REGS:1400,1400 CALLER_SAVE_REGS:1400,1400 EVEN_REG:1400,1400 GENERAL_REGS:1400,1400 VFP_D0_D7_REGS:21000,21000 VFP_LO_REGS:21000,21000 ALL_REGS:21000,21000 MEM:14000,14000
  a2(r117,l0) costs: LO_REGS:0,0 HI_REGS:1400,1400 CALLER_SAVE_REGS:1400,1400 EVEN_REG:1400,1400 GENERAL_REGS:1400,1400 VFP_D0_D7_REGS:21000,21000 VFP_LO_REGS:21000,21000 ALL_REGS:21000,21000 MEM:14000,14000
  a3(r120,l0) costs: LO_REGS:0,0 HI_REGS:1400,1400 CALLER_SAVE_REGS:1400,1400 EVEN_REG:1400,1400 GENERAL_REGS:1400,1400 VFP_D0_D7_REGS:21000,21000 VFP_LO_REGS:21000,21000 ALL_REGS:21000,21000 MEM:14000,14000
  a4(r119,l0) costs: LO_REGS:0,0 HI_REGS:1400,1400 CALLER_SAVE_REGS:1400,1400 EVEN_REG:1400,1400 GENERAL_REGS:1400,1400 VFP_D0_D7_REGS:21000,21000 VFP_LO_REGS:21000,21000 ALL_REGS:21000,21000 MEM:14000,14000
  a5(r124,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a6(r114,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a7(r113,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a8(r116,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a9(r115,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a10(r123,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a11(r133,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 64(l0): point = 0
   Insn 63(l0): point = 2
   Insn 53(l0): point = 5
   Insn 51(l0): point = 7
   Insn 50(l0): point = 9
   Insn 43(l0): point = 11
   Insn 41(l0): point = 13
   Insn 40(l0): point = 15
   Insn 39(l0): point = 17
   Insn 91(l0): point = 20
   Insn 30(l0): point = 22
   Insn 28(l0): point = 24
   Insn 27(l0): point = 26
   Insn 20(l0): point = 28
   Insn 18(l0): point = 30
   Insn 17(l0): point = 32
   Insn 16(l0): point = 34
   Insn 10(l0): point = 37
   Insn 9(l0): point = 39
   Insn 90(l0): point = 41
   Insn 8(l0): point = 43
 a0(r128): [6..17]
 a1(r118): [6..7]
 a2(r117): [8..9]
 a3(r120): [12..13]
 a4(r119): [14..15]
 a5(r124): [23..34]
 a6(r114): [23..24]
 a7(r113): [25..26]
 a8(r116): [29..30]
 a9(r115): [31..32]
 a10(r123): [40..43]
 a11(r133): [40..41]
Compressing live ranges: from 46 to 18 - 39%
Ranges after the compression:
 a0(r128): [0..7]
 a1(r118): [0..1]
 a2(r117): [2..3]
 a3(r120): [4..5]
 a4(r119): [6..7]
 a5(r124): [8..15]
 a6(r114): [8..9]
 a7(r113): [10..11]
 a8(r116): [12..13]
 a9(r115): [14..15]
 a10(r123): [16..17]
 a11(r133): [16..17]
+++Allocating 96 bytes for conflict table (uncompressed size 96)
;; a0(r128,l0) conflicts: a1(r118,l0) a2(r117,l0) a3(r120,l0) a4(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r118,l0) conflicts: a0(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r117,l0) conflicts: a0(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r120,l0) conflicts: a0(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r119,l0) conflicts: a0(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r124,l0) conflicts: a6(r114,l0) a7(r113,l0) a8(r116,l0) a9(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r114,l0) conflicts: a5(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r113,l0) conflicts: a5(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r116,l0) conflicts: a5(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r115,l0) conflicts: a5(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r123,l0) conflicts: a11(r133,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a11(r133,l0) conflicts: a10(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r120)<->a4(r119)@87:shuffle
  cp1:a1(r118)<->a2(r117)@87:shuffle
  cp2:a8(r116)<->a9(r115)@37:shuffle
  cp3:a6(r114)<->a7(r113)@37:shuffle
  pref0:a11(r133)<-hr0@2000
  regions=1, blocks=6, points=18
    allocnos=12 (big 0), copies=4, conflicts=0, ranges=12

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r128 1r118 2r117 3r120 4r119 5r124 6r114 7r113 8r116 9r115 10r123 11r133
    modified regnos: 113 114 115 116 117 118 119 120 123 124 128 133
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@376000
          2:( 1-12 14)@40000
      Allocno a0r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r123 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a11r133 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a3r120-a4r119 (freq=87):
        Result (freq=2800): a3r120(1400) a4r119(1400)
      Forming thread by copy 1:a1r118-a2r117 (freq=87):
        Result (freq=2800): a1r118(1400) a2r117(1400)
      Forming thread by copy 2:a8r116-a9r115 (freq=37):
        Result (freq=1200): a8r116(600) a9r115(600)
      Forming thread by copy 3:a6r114-a7r113 (freq=37):
        Result (freq=1200): a6r114(600) a7r113(600)
      Pushing a9(r115,l0)(cost 0)
      Pushing a8(r116,l0)(cost 0)
      Pushing a7(r113,l0)(cost 0)
      Pushing a6(r114,l0)(cost 0)
      Pushing a5(r124,l0)(cost 0)
      Pushing a11(r133,l0)(cost 0)
      Pushing a10(r123,l0)(cost 0)
      Pushing a4(r119,l0)(cost 0)
      Pushing a3(r120,l0)(cost 0)
      Pushing a2(r117,l0)(cost 0)
      Pushing a1(r118,l0)(cost 0)
      Pushing a0(r128,l0)(cost 0)
      Popping a0(r128,l0)  -- assign reg 3
      Popping a1(r118,l0)  -- assign reg 2
      Popping a2(r117,l0)  -- assign reg 2
      Popping a3(r120,l0)  -- assign reg 2
      Popping a4(r119,l0)  -- assign reg 2
      Popping a10(r123,l0)  -- assign reg 3
      Popping a11(r133,l0)  -- assign reg 0
      Popping a5(r124,l0)  -- assign reg 3
      Popping a6(r114,l0)  -- assign reg 2
      Popping a7(r113,l0)  -- assign reg 2
      Popping a8(r116,l0)  -- assign reg 2
      Popping a9(r115,l0)  -- assign reg 2
Disposition:
    7:r113 l0     2    6:r114 l0     2    9:r115 l0     2    8:r116 l0     2
    2:r117 l0     2    1:r118 l0     2    4:r119 l0     2    3:r120 l0     2
   10:r123 l0     3    5:r124 l0     3    0:r128 l0     3   11:r133 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


LL_ADC_CommonDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r123={1d,1u} r124={1d,4u} r128={1d,4u} r133={1d,1u} 
;;    total ref usage 80{39d,41u,0e} in 44{44 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":660:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":662:3 -1
     (nil))
(insn 8 7 90 2 (set (reg:SI 123)
        (const_int 1342178048 [0x50000300])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":662:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1342178048 [0x50000300])
        (nil)))
(insn 90 8 9 2 (set (reg:SI 133)
        (reg:SI 0 r0 [ ADCxy_COMMON ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":658:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCxy_COMMON ])
        (nil)))
(insn 9 90 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 133)
            (reg:SI 123))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":662:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (expr_list:REG_DEAD (reg:SI 123)
            (nil))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":662:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 33)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":665:5 -1
     (nil))
(debug_insn 13 12 14 3 (var_location:SI Periphs (const_int 8192 [0x2000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":665:5 -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":581:22 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 -1
     (nil))
(insn 16 15 17 3 (set (reg/f:SI 124)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 17 16 18 3 (set (reg:SI 115 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 20 3 (set (reg:SI 116 [ _7 ])
        (ior:SI (reg:SI 115 [ _6 ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _6 ])
        (nil)))
(insn 20 18 21 3 (set (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])
        (reg:SI 116 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _7 ])
        (nil)))
(debug_insn 21 20 22 3 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":665:5 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":668:5 -1
     (nil))
(debug_insn 23 22 24 3 (var_location:SI Periphs (const_int 8192 [0x2000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":668:5 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":623:22 -1
     (nil))
(debug_insn 25 24 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 -1
     (nil))
(insn 27 25 28 3 (set (reg:SI 113 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 30 3 (set (reg:SI 114 [ _5 ])
        (and:SI (reg:SI 113 [ _4 ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _4 ])
        (nil)))
(insn 30 28 91 3 (set (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])
        (reg:SI 114 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (expr_list:REG_DEAD (reg:SI 114 [ _5 ])
            (nil))))
(jump_insn 91 30 92 3 (set (pc)
        (label_ref 54)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":626:1 284 {*arm_jump}
     (nil)
 -> 54)
(barrier 92 91 33)
(code_label 33 92 34 4 2 (nil) [1 uses])
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":674:5 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:SI Periphs (const_int 16384 [0x4000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":674:5 -1
     (nil))
(debug_insn 37 36 38 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":581:22 -1
     (nil))
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 -1
     (nil))
(insn 39 38 40 4 (set (reg/f:SI 128)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 40 39 41 4 (set (reg:SI 119 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 128)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 43 4 (set (reg:SI 120 [ _11 ])
        (ior:SI (reg:SI 119 [ _10 ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _10 ])
        (nil)))
(insn 43 41 44 4 (set (mem/v:SI (plus:SI (reg/f:SI 128)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])
        (reg:SI 120 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":583:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _11 ])
        (nil)))
(debug_insn 44 43 45 4 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":674:5 -1
     (nil))
(debug_insn 45 44 46 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":677:5 -1
     (nil))
(debug_insn 46 45 47 4 (var_location:SI Periphs (const_int 16384 [0x4000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":677:5 -1
     (nil))
(debug_insn 47 46 48 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":623:22 -1
     (nil))
(debug_insn 48 47 50 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 -1
     (nil))
(insn 50 48 51 4 (set (reg:SI 117 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 128)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 53 4 (set (reg:SI 118 [ _9 ])
        (and:SI (reg:SI 117 [ _8 ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _8 ])
        (nil)))
(insn 53 51 54 4 (set (mem/v:SI (plus:SI (reg/f:SI 128)
                (const_int 44 [0x2c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2RSTR+0 S4 A32])
        (reg:SI 118 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":625:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128)
        (expr_list:REG_DEAD (reg:SI 118 [ _9 ])
            (nil))))
(code_label 54 53 55 5 3 (nil) [1 uses])
(note 55 54 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 5 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":677:5 -1
     (nil))
(debug_insn 57 56 58 5 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":668:5 -1
     (nil))
(debug_insn 58 57 63 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":681:3 -1
     (nil))
(insn 63 58 64 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":682:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 96 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":682:1 -1
     (nil))
(note 96 64 0 NOTE_INSN_DELETED)

;; Function LL_ADC_CommonInit (LL_ADC_CommonInit, funcdef_no=372, decl_uid=9967, cgraph_uid=376, symbol_order=375)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 6 9 }
;; 6 succs { 7 8 }
;; 7 succs { 10 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 168: local to bb 2 def dominates all uses has unique first use
Reg 141: local to bb 2 def dominates all uses has unique first use
Reg 169: local to bb 2 def dominates all uses has unique first use
Reg 143: local to bb 3 def dominates all uses has unique first use
Reg 142 uninteresting
Reg 132: local to bb 3 def dominates all uses has unique first use
Reg 131 uninteresting
Reg 144 uninteresting
Reg 145 uninteresting
Reg 148: local to bb 4 def dominates all uses has unique first use
Reg 149: local to bb 4 def dominates all uses has unique first use
Reg 150: local to bb 4 def dominates all uses has unique first use
Reg 135: local to bb 4 def dominates all uses has unique first use
Reg 134: local to bb 4 def dominates all uses has unique first use
Reg 133: local to bb 4 def dominates all uses has unique first use
Reg 151 uninteresting
Reg 152 uninteresting
Reg 153 uninteresting
Reg 113 uninteresting
Reg 117: local to bb 7 def dominates all uses has unique first use
Ignoring reg 160, has equiv memory
Reg 158 uninteresting
Reg 159: local to bb 7 def dominates all uses has unique first use
Reg 162: local to bb 7 def dominates all uses has unique first use
Reg 163: local to bb 7 def dominates all uses has unique first use
Reg 161 uninteresting
Reg 122 uninteresting
Reg 123: local to bb 8 def dominates all uses has unique first use
Reg 166: local to bb 8 def dominates all uses has unique first use
Reg 126 uninteresting
Found def insn 79 for 117 to be not moveable
Found def insn 95 for 123 to be not moveable
Found def insn 27 for 132 to be not moveable
Found def insn 60 for 133 to be not moveable
Found def insn 54 for 134 to be not moveable
Found def insn 48 for 135 to be not moveable
Ignoring reg 141 with equiv init insn
Ignoring reg 143 with equiv init insn
Ignoring reg 148 with equiv init insn
Ignoring reg 149 with equiv init insn
Ignoring reg 150 with equiv init insn
Examining insn 84, def for 159
  found unusable input reg 160.
Found def insn 85 for 162 to be not moveable
Found def insn 87 for 163 to be not moveable
Found def insn 98 for 166 to be not moveable
Found def insn 116 for 168 to be not moveable
Found def insn 117 for 169 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 6 9 }
;; 6 succs { 7 8 }
;; 7 succs { 10 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 141: (insn_list:REG_DEP_TRUE 19 (nil))
init_insns for 142: (insn_list:REG_DEP_TRUE 26 (nil))
init_insns for 143: (insn_list:REG_DEP_TRUE 32 (nil))
init_insns for 148: (insn_list:REG_DEP_TRUE 47 (nil))
init_insns for 149: (insn_list:REG_DEP_TRUE 53 (nil))
init_insns for 150: (insn_list:REG_DEP_TRUE 59 (nil))
init_insns for 160: (insn_list:REG_DEP_TRUE 83 (nil))

Pass 1 for finding pseudo/allocno costs

    r169: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r168: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r138,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a2(r139,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a3(r126,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a4(r166,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a5(r165,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a6(r123,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a7(r140,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:41250,41250 VFP_LO_REGS:41250,41250 ALL_REGS:41250,41250 MEM:27500,27500
  a8(r122,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a9(r163,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a10(r161,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a11(r162,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a12(r159,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a13(r160,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:0,0
  a14(r158,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a15(r157,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a16(r117,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a17(r127,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a18(r153,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:21000,21000 VFP_LO_REGS:21000,21000 ALL_REGS:21000,21000 MEM:14000,14000
  a19(r152,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:21000,21000 VFP_LO_REGS:21000,21000 ALL_REGS:21000,21000 MEM:14000,14000
  a20(r133,l0) costs: LO_REGS:0,0 HI_REGS:1400,1400 CALLER_SAVE_REGS:1400,1400 EVEN_REG:1400,1400 GENERAL_REGS:1400,1400 VFP_D0_D7_REGS:21000,21000 VFP_LO_REGS:21000,21000 ALL_REGS:21000,21000 MEM:14000,14000
  a21(r151,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:21000,21000 VFP_LO_REGS:21000,21000 ALL_REGS:21000,21000 MEM:14000,14000
  a22(r135,l0) costs: LO_REGS:0,0 HI_REGS:1400,1400 CALLER_SAVE_REGS:1400,1400 EVEN_REG:1400,1400 GENERAL_REGS:1400,1400 VFP_D0_D7_REGS:21000,21000 VFP_LO_REGS:21000,21000 ALL_REGS:21000,21000 MEM:14000,14000
  a23(r134,l0) costs: LO_REGS:0,0 HI_REGS:1400,1400 CALLER_SAVE_REGS:1400,1400 EVEN_REG:1400,1400 GENERAL_REGS:1400,1400 VFP_D0_D7_REGS:21000,21000 VFP_LO_REGS:21000,21000 ALL_REGS:21000,21000 MEM:14000,14000
  a24(r150,l0) costs: LO_REGS:0,0 HI_REGS:1400,1400 CALLER_SAVE_REGS:1400,1400 EVEN_REG:1400,1400 GENERAL_REGS:1400,1400 VFP_D0_D7_REGS:21000,21000 VFP_LO_REGS:21000,21000 ALL_REGS:21000,21000 MEM:14000,14000
  a25(r149,l0) costs: LO_REGS:0,0 HI_REGS:1400,1400 CALLER_SAVE_REGS:1400,1400 EVEN_REG:1400,1400 GENERAL_REGS:1400,1400 VFP_D0_D7_REGS:21000,21000 VFP_LO_REGS:21000,21000 ALL_REGS:21000,21000 MEM:14000,14000
  a26(r148,l0) costs: LO_REGS:0,0 HI_REGS:1400,1400 CALLER_SAVE_REGS:1400,1400 EVEN_REG:1400,1400 GENERAL_REGS:1400,1400 VFP_D0_D7_REGS:21000,21000 VFP_LO_REGS:21000,21000 ALL_REGS:21000,21000 MEM:14000,14000
  a27(r145,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a28(r144,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a29(r132,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a30(r131,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a31(r143,l0) costs: LO_REGS:0,0 HI_REGS:600,600 CALLER_SAVE_REGS:600,600 EVEN_REG:600,600 GENERAL_REGS:600,600 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a32(r142,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:9000,9000 VFP_LO_REGS:9000,9000 ALL_REGS:9000,9000 MEM:6000,6000
  a33(r141,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a34(r169,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a35(r168,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 110(l0): point = 0
   Insn 109(l0): point = 2
   Insn 7(l0): point = 5
   Insn 122(l0): point = 8
   Insn 5(l0): point = 10
   Insn 100(l0): point = 12
   Insn 99(l0): point = 14
   Insn 125(l0): point = 16
   Insn 98(l0): point = 18
   Insn 124(l0): point = 20
   Insn 95(l0): point = 22
   Insn 120(l0): point = 25
   Insn 6(l0): point = 27
   Insn 89(l0): point = 29
   Insn 88(l0): point = 31
   Insn 86(l0): point = 33
   Insn 87(l0): point = 35
   Insn 85(l0): point = 37
   Insn 84(l0): point = 39
   Insn 82(l0): point = 41
   Insn 83(l0): point = 43
   Insn 128(l0): point = 45
   Insn 127(l0): point = 47
   Insn 79(l0): point = 49
   Insn 76(l0): point = 52
   Insn 73(l0): point = 54
   Insn 71(l0): point = 57
   Insn 67(l0): point = 60
   Insn 64(l0): point = 62
   Insn 63(l0): point = 64
   Insn 62(l0): point = 66
   Insn 60(l0): point = 68
   Insn 54(l0): point = 70
   Insn 48(l0): point = 72
   Insn 59(l0): point = 74
   Insn 53(l0): point = 76
   Insn 47(l0): point = 78
   Insn 118(l0): point = 81
   Insn 39(l0): point = 83
   Insn 36(l0): point = 85
   Insn 35(l0): point = 87
   Insn 33(l0): point = 89
   Insn 27(l0): point = 91
   Insn 26(l0): point = 93
   Insn 32(l0): point = 95
   Insn 21(l0): point = 98
   Insn 20(l0): point = 100
   Insn 3(l0): point = 102
   Insn 2(l0): point = 104
   Insn 117(l0): point = 106
   Insn 19(l0): point = 108
   Insn 116(l0): point = 110
 a0(r138): [25..27] [8..10] [3..5]
 a1(r113): [42..54] [11..24]
 a2(r139): [30..104] [13..24]
 a3(r126): [13..14]
 a4(r166): [15..18]
 a5(r165): [15..20]
 a6(r123): [17..22]
 a7(r140): [36..102] [19..24]
 a8(r122): [30..31]
 a9(r163): [32..35]
 a10(r161): [32..33]
 a11(r162): [34..37]
 a12(r159): [34..39]
 a13(r160): [40..43]
 a14(r158): [40..41]
 a15(r157): [42..47]
 a16(r117): [46..49]
 a17(r127): [81..83] [58..60]
 a18(r153): [61..62]
 a19(r152): [63..64]
 a20(r133): [65..68]
 a21(r151): [65..66]
 a22(r135): [67..72]
 a23(r134): [67..70]
 a24(r150): [69..74]
 a25(r149): [71..76]
 a26(r148): [73..78]
 a27(r145): [84..85]
 a28(r144): [86..87]
 a29(r132): [88..91]
 a30(r131): [88..89]
 a31(r143): [90..95]
 a32(r142): [92..93]
 a33(r141): [101..108]
 a34(r169): [103..106]
 a35(r168): [105..110]
Compressing live ranges: from 113 to 60 - 53%
Ranges after the compression:
 a0(r138): [10..11] [0..3]
 a1(r113): [22..25] [4..9]
 a2(r139): [12..57] [4..9]
 a3(r126): [4..5]
 a4(r166): [6..7]
 a5(r165): [6..9]
 a6(r123): [6..9]
 a7(r140): [18..55] [8..9]
 a8(r122): [12..13]
 a9(r163): [14..17]
 a10(r161): [14..15]
 a11(r162): [16..19]
 a12(r159): [16..19]
 a13(r160): [20..23]
 a14(r158): [20..21]
 a15(r157): [22..25]
 a16(r117): [24..25]
 a17(r127): [42..43] [26..27]
 a18(r153): [28..29]
 a19(r152): [30..31]
 a20(r133): [32..35]
 a21(r151): [32..33]
 a22(r135): [34..39]
 a23(r134): [34..37]
 a24(r150): [36..41]
 a25(r149): [38..41]
 a26(r148): [40..41]
 a27(r145): [44..45]
 a28(r144): [46..47]
 a29(r132): [48..51]
 a30(r131): [48..49]
 a31(r143): [50..53]
 a32(r142): [52..53]
 a33(r141): [54..59]
 a34(r169): [56..59]
 a35(r168): [58..59]
+++Allocating 288 bytes for conflict table (uncompressed size 288)
;; a0(r138,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r113,l0) conflicts: a3(r126,l0) a2(r139,l0) a4(r166,l0) a5(r165,l0) a6(r123,l0) a7(r140,l0) a13(r160,l0) a15(r157,l0) a16(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r139,l0) conflicts: a3(r126,l0) a1(r113,l0) a4(r166,l0) a5(r165,l0) a6(r123,l0) a7(r140,l0) a8(r122,l0) a10(r161,l0) a9(r163,l0) a11(r162,l0) a12(r159,l0) a14(r158,l0) a13(r160,l0) a15(r157,l0) a16(r117,l0) a17(r127,l0) a18(r153,l0) a19(r152,l0) a21(r151,l0) a20(r133,l0) a23(r134,l0) a22(r135,l0) a24(r150,l0) a25(r149,l0) a26(r148,l0) a27(r145,l0) a28(r144,l0) a30(r131,l0) a29(r132,l0) a31(r143,l0) a32(r142,l0) a33(r141,l0) a34(r169,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r126,l0) conflicts: a1(r113,l0) a2(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r166,l0) conflicts: a1(r113,l0) a2(r139,l0) a5(r165,l0) a6(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r165,l0) conflicts: a1(r113,l0) a2(r139,l0) a4(r166,l0) a6(r123,l0) a7(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r123,l0) conflicts: a1(r113,l0) a2(r139,l0) a4(r166,l0) a5(r165,l0) a7(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r140,l0) conflicts: a1(r113,l0) a2(r139,l0) a5(r165,l0) a6(r123,l0) a11(r162,l0) a12(r159,l0) a14(r158,l0) a13(r160,l0) a15(r157,l0) a16(r117,l0) a17(r127,l0) a18(r153,l0) a19(r152,l0) a21(r151,l0) a20(r133,l0) a23(r134,l0) a22(r135,l0) a24(r150,l0) a25(r149,l0) a26(r148,l0) a27(r145,l0) a28(r144,l0) a30(r131,l0) a29(r132,l0) a31(r143,l0) a32(r142,l0) a33(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r122,l0) conflicts: a2(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r163,l0) conflicts: a2(r139,l0) a10(r161,l0) a11(r162,l0) a12(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r161,l0) conflicts: a2(r139,l0) a9(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r162,l0) conflicts: a2(r139,l0) a7(r140,l0) a9(r163,l0) a12(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r159,l0) conflicts: a2(r139,l0) a7(r140,l0) a9(r163,l0) a11(r162,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r160,l0) conflicts: a1(r113,l0) a2(r139,l0) a7(r140,l0) a14(r158,l0) a15(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r158,l0) conflicts: a2(r139,l0) a7(r140,l0) a13(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r157,l0) conflicts: a1(r113,l0) a2(r139,l0) a7(r140,l0) a13(r160,l0) a16(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r117,l0) conflicts: a1(r113,l0) a2(r139,l0) a7(r140,l0) a15(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r127,l0) conflicts: a2(r139,l0) a7(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r153,l0) conflicts: a2(r139,l0) a7(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r152,l0) conflicts: a2(r139,l0) a7(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r133,l0) conflicts: a2(r139,l0) a7(r140,l0) a21(r151,l0) a23(r134,l0) a22(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r151,l0) conflicts: a2(r139,l0) a7(r140,l0) a20(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r135,l0) conflicts: a2(r139,l0) a7(r140,l0) a20(r133,l0) a23(r134,l0) a24(r150,l0) a25(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r134,l0) conflicts: a2(r139,l0) a7(r140,l0) a20(r133,l0) a22(r135,l0) a24(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r150,l0) conflicts: a2(r139,l0) a7(r140,l0) a23(r134,l0) a22(r135,l0) a25(r149,l0) a26(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r149,l0) conflicts: a2(r139,l0) a7(r140,l0) a22(r135,l0) a24(r150,l0) a26(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r148,l0) conflicts: a2(r139,l0) a7(r140,l0) a24(r150,l0) a25(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r145,l0) conflicts: a2(r139,l0) a7(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r144,l0) conflicts: a2(r139,l0) a7(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r132,l0) conflicts: a2(r139,l0) a7(r140,l0) a30(r131,l0) a31(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r131,l0) conflicts: a2(r139,l0) a7(r140,l0) a29(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r143,l0) conflicts: a2(r139,l0) a7(r140,l0) a29(r132,l0) a32(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r142,l0) conflicts: a2(r139,l0) a7(r140,l0) a31(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r141,l0) conflicts: a2(r139,l0) a7(r140,l0) a34(r169,l0) a35(r168,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a34(r169,l0) conflicts: a2(r139,l0) a33(r141,l0) a35(r168,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r168,l0) conflicts: a33(r141,l0) a34(r169,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1


  cp0:a3(r126)<->a5(r165)@31:shuffle
  cp1:a3(r126)<->a4(r166)@31:shuffle
  cp2:a0(r138)<->a1(r113)@250:move
  cp3:a14(r158)<->a15(r157)@31:shuffle
  cp4:a1(r113)<->a14(r158)@31:shuffle
  cp5:a12(r159)<->a14(r158)@31:shuffle
  cp6:a12(r159)<->a13(r160)@31:shuffle
  cp7:a10(r161)<->a12(r159)@31:shuffle
  cp8:a10(r161)<->a11(r162)@31:shuffle
  cp9:a8(r122)<->a10(r161)@31:shuffle
  cp10:a8(r122)<->a9(r163)@31:shuffle
  cp11:a21(r151)<->a23(r134)@87:shuffle
  cp12:a21(r151)<->a22(r135)@87:shuffle
  cp13:a19(r152)<->a21(r151)@87:shuffle
  cp14:a19(r152)<->a20(r133)@87:shuffle
  cp15:a18(r153)<->a19(r152)@87:shuffle
  cp16:a17(r127)<->a18(r153)@87:shuffle
  cp17:a28(r144)<->a30(r131)@37:shuffle
  cp18:a28(r144)<->a29(r132)@37:shuffle
  cp19:a27(r145)<->a28(r144)@37:shuffle
  cp20:a17(r127)<->a27(r145)@37:shuffle
  cp21:a2(r139)<->a35(r168)@1000:move
  cp22:a7(r140)<->a34(r169)@1000:move
  pref0:a0(r138)<-hr0@2000
  pref1:a35(r168)<-hr0@2000
  pref2:a34(r169)<-hr1@2000
  regions=1, blocks=11, points=60
    allocnos=36 (big 0), copies=23, conflicts=0, ranges=41

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 10 9 8 7 6 5 4 3 2
    all: 0r138 1r113 2r139 3r126 4r166 5r165 6r123 7r140 8r122 9r163 10r161 11r162 12r159 13r160 14r158 15r157 16r117 17r127 18r153 19r152 20r133 21r151 22r135 23r134 24r150 25r149 26r148 27r145 28r144 29r132 30r131 31r143 32r142 33r141 34r169 35r168
    modified regnos: 113 117 122 123 126 127 131 132 133 134 135 138 139 140 141 142 143 144 145 148 149 150 151 152 153 157 158 159 160 161 162 163 165 166 168 169
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@881000
          2:( 0 2-12 14)@156000
      Allocno a0r138 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r166 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r160 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a14r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r152 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r141 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a34r169 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a35r168 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 2:a0r138-a1r113 (freq=250):
        Result (freq=3500): a0r138(2000) a1r113(1500)
      Forming thread by copy 11:a21r151-a23r134 (freq=87):
        Result (freq=2800): a21r151(1400) a23r134(1400)
      Forming thread by copy 13:a19r152-a21r151 (freq=87):
        Result (freq=4200): a19r152(1400) a21r151(1400) a23r134(1400)
      Forming thread by copy 15:a18r153-a19r152 (freq=87):
        Result (freq=5600): a18r153(1400) a19r152(1400) a21r151(1400) a23r134(1400)
      Forming thread by copy 16:a17r127-a18r153 (freq=87):
        Result (freq=7600): a17r127(2000) a18r153(1400) a19r152(1400) a21r151(1400) a23r134(1400)
      Forming thread by copy 17:a28r144-a30r131 (freq=37):
        Result (freq=1200): a28r144(600) a30r131(600)
      Forming thread by copy 19:a27r145-a28r144 (freq=37):
        Result (freq=1800): a27r145(600) a28r144(600) a30r131(600)
      Forming thread by copy 20:a17r127-a27r145 (freq=37):
        Result (freq=9400): a17r127(2000) a27r145(600) a28r144(600) a30r131(600) a18r153(1400) a19r152(1400) a21r151(1400) a23r134(1400)
      Forming thread by copy 0:a3r126-a5r165 (freq=31):
        Result (freq=1500): a3r126(500) a5r165(1000)
      Forming thread by copy 3:a14r158-a15r157 (freq=31):
        Result (freq=1500): a14r158(500) a15r157(1000)
      Forming thread by copy 5:a12r159-a14r158 (freq=31):
        Result (freq=2000): a12r159(500) a14r158(500) a15r157(1000)
      Forming thread by copy 7:a10r161-a12r159 (freq=31):
        Result (freq=2500): a10r161(500) a12r159(500) a14r158(500) a15r157(1000)
      Forming thread by copy 9:a8r122-a10r161 (freq=31):
        Result (freq=3000): a8r122(500) a10r161(500) a12r159(500) a14r158(500) a15r157(1000)
      Pushing a16(r117,l0)(cost 0)
      Pushing a13(r160,l0)(cost 0)
      Pushing a11(r162,l0)(cost 0)
      Pushing a9(r163,l0)(cost 0)
      Pushing a6(r123,l0)(cost 0)
      Pushing a4(r166,l0)(cost 0)
      Pushing a32(r142,l0)(cost 0)
      Pushing a31(r143,l0)(cost 0)
      Pushing a29(r132,l0)(cost 0)
      Pushing a26(r148,l0)(cost 0)
      Pushing a25(r149,l0)(cost 0)
      Pushing a24(r150,l0)(cost 0)
      Pushing a22(r135,l0)(cost 0)
      Pushing a20(r133,l0)(cost 0)
      Pushing a3(r126,l0)(cost 0)
      Pushing a5(r165,l0)(cost 0)
      Pushing a35(r168,l0)(cost 0)
      Pushing a34(r169,l0)(cost 0)
      Pushing a33(r141,l0)(cost 0)
      Forming thread by copy 22:a7r140-a34r169 (freq=1000):
        Result (freq=4500): a7r140(2500) a34r169(2000)
        Making a7(r140,l0) colorable
      Pushing a14(r158,l0)(cost 0)
      Pushing a12(r159,l0)(cost 0)
      Forming thread by copy 21:a2r139-a35r168 (freq=1000):
        Result (freq=5000): a2r139(3000) a35r168(2000)
        Making a2(r139,l0) colorable
      Pushing a10(r161,l0)(cost 0)
      Pushing a8(r122,l0)(cost 0)
      Pushing a15(r157,l0)(cost 0)
      Pushing a1(r113,l0)(cost 0)
      Pushing a0(r138,l0)(cost 0)
      Pushing a7(r140,l0)(cost 27500)
      Pushing a2(r139,l0)(cost 30000)
      Pushing a30(r131,l0)(cost 0)
      Pushing a28(r144,l0)(cost 0)
      Pushing a27(r145,l0)(cost 0)
      Pushing a23(r134,l0)(cost 0)
      Pushing a21(r151,l0)(cost 0)
      Pushing a19(r152,l0)(cost 0)
      Pushing a18(r153,l0)(cost 0)
      Pushing a17(r127,l0)(cost 0)
      Popping a17(r127,l0)  -- assign reg 3
      Popping a18(r153,l0)  -- assign reg 3
      Popping a19(r152,l0)  -- assign reg 3
      Popping a21(r151,l0)  -- assign reg 3
      Popping a23(r134,l0)  -- assign reg 3
      Popping a27(r145,l0)  -- assign reg 3
      Popping a28(r144,l0)  -- assign reg 3
      Popping a30(r131,l0)  -- assign reg 3
      Popping a2(r139,l0)  -- assign reg 0
      Popping a7(r140,l0)  -- assign reg 1
      Popping a0(r138,l0)  -- assign reg 0
      Popping a1(r113,l0)  -- assign reg 3
      Popping a15(r157,l0)  -- assign reg 2
      Popping a8(r122,l0)  -- assign reg 3
      Popping a10(r161,l0)  -- assign reg 3
      Popping a12(r159,l0)  -- assign reg 3
      Popping a14(r158,l0)  -- assign reg 3
      Popping a33(r141,l0)  -- assign reg 3
      Popping a34(r169,l0)  -- assign reg 1
      Popping a35(r168,l0)  -- assign reg 0
      Popping a5(r165,l0)  -- assign reg 2
      Popping a3(r126,l0)  -- assign reg 2
      Popping a20(r133,l0)  -- assign reg 2
      Popping a22(r135,l0)  -- assign reg 4
      Popping a24(r150,l0)  -- assign reg 2
      Popping a25(r149,l0)  -- assign reg 3
      Popping a26(r148,l0)  -- assign reg 4
      Popping a29(r132,l0)  -- assign reg 2
      Popping a31(r143,l0)  -- assign reg 3
      Popping a32(r142,l0)  -- assign reg 2
      Popping a4(r166,l0)  -- assign reg 1
      Popping a6(r123,l0)  -- assign reg 4
      Popping a9(r163,l0)  -- assign reg 2
      Popping a11(r162,l0)  -- assign reg 4
      Popping a13(r160,l0)  -- assign reg 4
      Popping a16(r117,l0)  -- assign reg 4
Disposition:
    1:r113 l0     3   16:r117 l0     4    8:r122 l0     3    6:r123 l0     4
    3:r126 l0     2   17:r127 l0     3   30:r131 l0     3   29:r132 l0     2
   20:r133 l0     2   23:r134 l0     3   22:r135 l0     4    0:r138 l0     0
    2:r139 l0     0    7:r140 l0     1   33:r141 l0     3   32:r142 l0     2
   31:r143 l0     3   28:r144 l0     3   27:r145 l0     3   26:r148 l0     4
   25:r149 l0     3   24:r150 l0     2   21:r151 l0     3   19:r152 l0     3
   18:r153 l0     3   15:r157 l0     2   14:r158 l0     3   12:r159 l0     3
   13:r160 l0     4   10:r161 l0     3   11:r162 l0     4    9:r163 l0     2
    5:r165 l0     2    4:r166 l0     1   35:r168 l0     0   34:r169 l0     1
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


LL_ADC_CommonInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,1u} r102={1d,10u} r103={1d,9u} r113={1d,3u} r117={1d,1u} r122={1d,1u} r123={1d,1u} r126={1d,1u} r127={2d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r138={3d,2u} r139={1d,5u,1e} r140={1d,5u,1e} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r157={2d,2u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r165={2d,2u} r166={1d,1u} r168={1d,1u} r169={1d,1u} 
;;    total ref usage 165{70d,93u,2e} in 86{86 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":701:3 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":701:15 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":704:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":705:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":708:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":709:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":711:5 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":712:5 -1
     (nil))
(debug_insn 18 17 116 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:3 -1
     (nil))
(insn 116 18 19 2 (set (reg:SI 168)
        (reg:SI 0 r0 [ ADCxy_COMMON ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":700:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCxy_COMMON ])
        (nil)))
(insn 19 116 117 2 (set (reg:SI 141)
        (const_int 1342178048 [0x50000300])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1342178048 [0x50000300])
        (nil)))
(insn 117 19 2 2 (set (reg:SI 169)
        (reg:SI 1 r1 [ ADC_CommonInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":700:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ADC_CommonInitStruct ])
        (nil)))
(insn 2 117 3 2 (set (reg/v/f:SI 139 [ ADCxy_COMMON ])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":700:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(insn 3 2 20 2 (set (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
        (reg:SI 169)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":700:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
(insn 20 3 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 139 [ ADCxy_COMMON ])
            (reg:SI 141))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 139 [ ADCxy_COMMON ])
                (const_int 1342178048 [0x50000300]))
            (nil))))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 42)
(note 22 21 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 38 22 23 3 NOTE_INSN_DELETED)
(debug_insn 23 38 24 3 (var_location:SI ADCx (const_int 1342177280 [0x50000000])) -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 25 24 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 32 25 26 3 (set (reg/f:SI 143)
        (const_int 1342177536 [0x50000100])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1342177536 [0x50000100])
        (nil)))
(insn 26 32 27 3 (set (reg/f:SI 142)
        (const_int 1342177280 [0x50000000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1342177280 [0x50000000])
        (nil)))
(insn 27 26 28 3 (set (reg:SI 132 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 142)
                (const_int 8 [0x8])) [1 MEM[(struct ADC_TypeDef *)1342177280B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 142)
        (nil)))
(debug_insn 28 27 29 3 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 29 28 30 3 (var_location:SI ADCx (const_int 1342177536 [0x50000100])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 31 30 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 33 31 34 3 (set (reg:SI 131 [ _32 ])
        (mem/v:SI (plus:SI (reg/f:SI 143)
                (const_int 8 [0x8])) [1 MEM[(struct ADC_TypeDef *)1342177536B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (nil)))
(debug_insn 34 33 35 3 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(insn 35 34 36 3 (set (reg:SI 144)
        (ior:SI (reg:SI 131 [ _32 ])
            (reg:SI 132 [ _33 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ _33 ])
        (expr_list:REG_DEAD (reg:SI 131 [ _32 ])
            (nil))))
(insn 36 35 39 3 (set (reg:SI 145)
        (not:SI (reg:SI 144))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
(insn 39 36 118 3 (set (reg:SI 127 [ iftmp.0_20 ])
        (and:SI (reg:SI 145)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(jump_insn 118 39 119 3 (set (pc)
        (label_ref 68)) 284 {*arm_jump}
     (nil)
 -> 68)
(barrier 119 118 42)
(code_label 42 119 43 4 9 (nil) [1 uses])
(note 43 42 66 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 66 43 44 4 NOTE_INSN_DELETED)
(debug_insn 44 66 45 4 (var_location:SI ADCx (const_int 1342178304 [0x50000400])) -1
     (nil))
(debug_insn 45 44 46 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 47 46 53 4 (set (reg/f:SI 148)
        (const_int 1342178304 [0x50000400])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1342178304 [0x50000400])
        (nil)))
(insn 53 47 59 4 (set (reg/f:SI 149)
        (const_int 1342178560 [0x50000500])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1342178560 [0x50000500])
        (nil)))
(insn 59 53 48 4 (set (reg/f:SI 150)
        (const_int 1342178816 [0x50000600])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1342178816 [0x50000600])
        (nil)))
(insn 48 59 49 4 (set (reg:SI 135 [ _36 ])
        (mem/v:SI (plus:SI (reg/f:SI 148)
                (const_int 8 [0x8])) [1 MEM[(struct ADC_TypeDef *)1342178304B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 148)
        (nil)))
(debug_insn 49 48 50 4 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 50 49 51 4 (var_location:SI ADCx (const_int 1342178560 [0x50000500])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 51 50 52 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 52 51 54 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 54 52 55 4 (set (reg:SI 134 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 149)
                (const_int 8 [0x8])) [1 MEM[(struct ADC_TypeDef *)1342178560B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 149)
        (nil)))
(debug_insn 55 54 56 4 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 56 55 57 4 (var_location:SI ADCx (const_int 1342178816 [0x50000600])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(debug_insn 57 56 58 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 58 57 60 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 60 58 61 4 (set (reg:SI 133 [ _34 ])
        (mem/v:SI (plus:SI (reg/f:SI 150)
                (const_int 8 [0x8])) [1 MEM[(struct ADC_TypeDef *)1342178816B].CR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 150)
        (nil)))
(debug_insn 61 60 62 4 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:7 -1
     (nil))
(insn 62 61 63 4 (set (reg:SI 151)
        (ior:SI (reg:SI 134 [ _35 ])
            (reg:SI 135 [ _36 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _36 ])
        (expr_list:REG_DEAD (reg:SI 134 [ _35 ])
            (nil))))
(insn 63 62 64 4 (set (reg:SI 152)
        (ior:SI (reg:SI 151)
            (reg:SI 133 [ _34 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 133 [ _34 ])
            (nil))))
(insn 64 63 67 4 (set (reg:SI 153)
        (not:SI (reg:SI 152))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(insn 67 64 68 4 (set (reg:SI 127 [ iftmp.0_20 ])
        (and:SI (reg:SI 153)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:61 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(code_label 68 67 69 5 10 (nil) [1 uses])
(note 69 68 70 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 70 69 71 5 NOTE_INSN_DELETED)
(jump_insn 71 70 72 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 127 [ iftmp.0_20 ])
                        (const_int 0 [0]))
                    (label_ref:SI 115)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":721:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 127 [ iftmp.0_20 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 115)
(note 72 71 75 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 75 72 73 6 NOTE_INSN_DELETED)
(insn 73 75 74 6 (set (reg:SI 113 [ _1 ])
        (mem:SI (plus:SI (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
                (const_int 4 [0x4])) [1 ADC_CommonInitStruct_24(D)->Multimode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":709:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 74 73 76 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":733:5 -1
     (nil))
(jump_insn 76 74 77 6 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 113 [ _1 ])
                        (const_int 0 [0]))
                    (label_ref 92)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":733:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 92)
(note 77 76 80 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 80 77 78 7 NOTE_INSN_DELETED)
(debug_insn 78 80 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 -1
     (nil))
(insn 79 78 127 7 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 139 [ ADCxy_COMMON ])
                (const_int 8 [0x8])) [1 ADCxy_COMMON_25(D)->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 79 128 7 (set (reg:SI 157)
        (const_int -4181792 [0xffffffffffc030e0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int -4181792 [0xffffffffffc030e0])
        (nil)))
(insn 128 127 83 7 (set (reg:SI 157)
        (and:SI (reg:SI 117 [ _5 ])
            (reg:SI 157))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 83 128 82 7 (set (reg:SI 160 [ ADC_CommonInitStruct_24(D)->CommonClock ])
        (mem:SI (reg/v/f:SI 140 [ ADC_CommonInitStruct ]) [1 ADC_CommonInitStruct_24(D)->CommonClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (reg/v/f:SI 140 [ ADC_CommonInitStruct ]) [1 ADC_CommonInitStruct_24(D)->CommonClock+0 S4 A32])
        (nil)))
(insn 82 83 84 7 (set (reg:SI 158)
        (ior:SI (reg:SI 157)
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 84 82 85 7 (set (reg:SI 159)
        (ior:SI (reg:SI 158)
            (reg:SI 160 [ ADC_CommonInitStruct_24(D)->CommonClock ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ ADC_CommonInitStruct_24(D)->CommonClock ])
        (expr_list:REG_DEAD (reg:SI 158)
            (nil))))
(insn 85 84 87 7 (set (reg:SI 162 [ ADC_CommonInitStruct_24(D)->MultiDMATransfer ])
        (mem:SI (plus:SI (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
                (const_int 8 [0x8])) [1 ADC_CommonInitStruct_24(D)->MultiDMATransfer+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 85 86 7 (set (reg:SI 163 [ ADC_CommonInitStruct_24(D)->MultiTwoSamplingDelay ])
        (mem:SI (plus:SI (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
                (const_int 12 [0xc])) [1 ADC_CommonInitStruct_24(D)->MultiTwoSamplingDelay+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
        (nil)))
(insn 86 87 88 7 (set (reg:SI 161)
        (ior:SI (reg:SI 159)
            (reg:SI 162 [ ADC_CommonInitStruct_24(D)->MultiDMATransfer ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ ADC_CommonInitStruct_24(D)->MultiDMATransfer ])
        (expr_list:REG_DEAD (reg:SI 159)
            (nil))))
(insn 88 86 89 7 (set (reg:SI 122 [ _14 ])
        (ior:SI (reg:SI 161)
            (reg:SI 163 [ ADC_CommonInitStruct_24(D)->MultiTwoSamplingDelay ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ ADC_CommonInitStruct_24(D)->MultiTwoSamplingDelay ])
        (expr_list:REG_DEAD (reg:SI 161)
            (nil))))
(insn 89 88 6 7 (set (mem/v:SI (plus:SI (reg/v/f:SI 139 [ ADCxy_COMMON ])
                (const_int 8 [0x8])) [1 ADCxy_COMMON_25(D)->CCR+0 S4 A32])
        (reg:SI 122 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":735:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ ADCxy_COMMON ])
        (expr_list:REG_DEAD (reg:SI 122 [ _14 ])
            (nil))))
(insn 6 89 120 7 (set (reg/v:SI 138 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":701:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 120 6 121 7 (set (pc)
        (label_ref 101)) 284 {*arm_jump}
     (nil)
 -> 101)
(barrier 121 120 92)
(code_label 92 121 93 8 12 (nil) [1 uses])
(note 93 92 96 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 96 93 94 8 NOTE_INSN_DELETED)
(debug_insn 94 96 95 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 -1
     (nil))
(insn 95 94 124 8 (set (reg:SI 123 [ _15 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 139 [ ADCxy_COMMON ])
                (const_int 8 [0x8])) [1 ADCxy_COMMON_25(D)->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 95 98 8 (set (reg:SI 165)
        (const_int -4181792 [0xffffffffffc030e0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int -4181792 [0xffffffffffc030e0])
        (nil)))
(insn 98 124 125 8 (set (reg:SI 166 [ ADC_CommonInitStruct_24(D)->CommonClock ])
        (mem:SI (reg/v/f:SI 140 [ ADC_CommonInitStruct ]) [1 ADC_CommonInitStruct_24(D)->CommonClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 140 [ ADC_CommonInitStruct ])
        (nil)))
(insn 125 98 99 8 (set (reg:SI 165)
        (and:SI (reg:SI 123 [ _15 ])
            (reg:SI 165))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _15 ])
        (nil)))
(insn 99 125 100 8 (set (reg:SI 126 [ _18 ])
        (ior:SI (reg:SI 165)
            (reg:SI 166 [ ADC_CommonInitStruct_24(D)->CommonClock ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166 [ ADC_CommonInitStruct_24(D)->CommonClock ])
        (expr_list:REG_DEAD (reg:SI 165)
            (nil))))
(insn 100 99 5 8 (set (mem/v:SI (plus:SI (reg/v/f:SI 139 [ ADCxy_COMMON ])
                (const_int 8 [0x8])) [1 ADCxy_COMMON_25(D)->CCR+0 S4 A32])
        (reg:SI 126 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":750:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 139 [ ADCxy_COMMON ])
        (expr_list:REG_DEAD (reg:SI 126 [ _18 ])
            (nil))))
(insn 5 100 122 8 (set (reg/v:SI 138 [ <retval> ])
        (reg:SI 113 [ _1 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":701:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 122 5 123 8 (set (pc)
        (label_ref 101)) 284 {*arm_jump}
     (nil)
 -> 101)
(barrier 123 122 115)
(code_label 115 123 114 9 13 (nil) [1 uses])
(note 114 115 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 114 101 9 (set (reg/v:SI 138 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":769:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 101 7 102 10 11 (nil) [2 uses])
(note 102 101 103 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 10 (var_location:QI status (subreg:QI (reg/v:SI 138 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 104 103 109 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":772:3 -1
     (nil))
(insn 109 104 110 10 (set (reg/i:SI 0 r0)
        (reg/v:SI 138 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":773:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 138 [ <retval> ])
        (nil)))
(insn 110 109 135 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":773:1 -1
     (nil))
(note 135 110 0 NOTE_INSN_DELETED)

;; Function LL_ADC_CommonStructInit (LL_ADC_CommonStructInit, funcdef_no=373, decl_uid=9969, cgraph_uid=377, symbol_order=376)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 118 uninteresting
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 115: local to bb 2 def dominates all uses has unique first use
Reg 114 uninteresting
Examining insn 2, def for 113
  all ok
Ignoring reg 115 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 114: (insn_list:REG_DEP_TRUE 7 (nil))
init_insns for 115: (insn_list:REG_DEP_TRUE 10 (nil))

Pass 1 for finding pseudo/allocno costs

    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:75000,75000 VFP_LO_REGS:75000,75000 ALL_REGS:75000,75000 MEM:50000,50000
  a1(r115,l0) costs: LO_REGS:0,0 HI_REGS:6000,6000 CALLER_SAVE_REGS:6000,6000 EVEN_REG:6000,6000 GENERAL_REGS:6000,6000 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:60000,60000 MEM:40000,40000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r118,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 17(l0): point = 0
   Insn 14(l0): point = 2
   Insn 11(l0): point = 4
   Insn 8(l0): point = 6
   Insn 7(l0): point = 8
   Insn 10(l0): point = 10
   Insn 2(l0): point = 12
   Insn 20(l0): point = 14
 a0(r113): [1..12]
 a1(r115): [1..10]
 a2(r114): [7..8]
 a3(r118): [13..14]
Compressing live ranges: from 17 to 4 - 23%
Ranges after the compression:
 a0(r113): [0..1]
 a1(r115): [0..1]
 a2(r114): [0..1]
 a3(r118): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r113,l0) conflicts: a1(r115,l0) a2(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r115,l0) conflicts: a0(r113,l0) a2(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r114,l0) conflicts: a0(r113,l0) a1(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r118,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r113)<->a3(r118)@1000:move
  pref0:a3(r118)<-hr0@2000
  regions=1, blocks=3, points=4
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r115 2r114 3r118
    modified regnos: 113 114 115 118
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@336000
      Allocno a0r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r118 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a0r113-a3r118 (freq=1000):
        Result (freq=7000): a0r113(5000) a3r118(2000)
      Pushing a2(r114,l0)(cost 0)
      Pushing a1(r115,l0)(cost 0)
      Pushing a3(r118,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 0
      Popping a3(r118,l0)  -- assign reg 0
      Popping a1(r115,l0)  -- assign reg 3
      Popping a2(r114,l0)  -- assign reg 2
Disposition:
    0:r113 l0     0    2:r114 l0     2    1:r115 l0     3    3:r118 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


LL_ADC_CommonStructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,4u} r114={1d,1u} r115={1d,3u} r118={1d,1u} 
;;    total ref usage 46{29d,17u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":786:3 -1
     (nil))
(insn 20 6 2 2 (set (reg:SI 118)
        (reg:SI 0 r0 [ ADC_CommonInitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADC_CommonInitStruct ])
        (nil)))
(insn 2 20 10 2 (set (reg/v/f:SI 113 [ ADC_CommonInitStruct ])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 10 2 7 2 (set (reg:SI 115)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":790:47 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 7 10 8 2 (set (reg:SI 114)
        (const_int 131072 [0x20000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":786:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 131072 [0x20000])
        (nil)))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ ADC_CommonInitStruct ]) [1 ADC_CommonInitStruct_2(D)->CommonClock+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":786:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (nil)))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":790:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_CommonInitStruct ])
                (const_int 4 [0x4])) [1 ADC_CommonInitStruct_2(D)->Multimode+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":790:47 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":791:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_CommonInitStruct ])
                (const_int 8 [0x8])) [1 ADC_CommonInitStruct_2(D)->MultiDMATransfer+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":791:47 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":792:3 -1
     (nil))
(insn 17 15 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_CommonInitStruct ])
                (const_int 12 [0xc])) [1 ADC_CommonInitStruct_2(D)->MultiTwoSamplingDelay+0 S4 A32])
        (reg:SI 115)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":792:47 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ ADC_CommonInitStruct ])
            (nil))))
(note 21 17 0 NOTE_INSN_DELETED)

;; Function LL_ADC_DeInit (LL_ADC_DeInit, funcdef_no=374, decl_uid=9971, cgraph_uid=378, symbol_order=377)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 25 n_edges 35 count 27 (  1.1)
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
;;
;; Loop 2
;;  header 16, latch 17
;;  depth 1, outer 0
;;  nodes: 16 17
;;
;; Loop 1
;;  header 11, latch 10
;;  depth 1, outer 0
;;  nodes: 11 10 12 23
;; 2 succs { 3 19 }
;; 3 succs { 4 6 }
;; 4 succs { 6 5 }
;; 5 succs { 6 }
;; 6 succs { 7 9 }
;; 7 succs { 9 8 }
;; 8 succs { 9 }
;; 9 succs { 11 }
;; 10 succs { 14 11 }
;; 11 succs { 23 12 }
;; 12 succs { 10 13 }
;; 13 succs { 15 }
;; 14 succs { 15 }
;; 15 succs { 16 }
;; 16 succs { 17 20 }
;; 17 succs { 18 16 }
;; 18 succs { 20 }
;; 19 succs { 20 }
;; 20 succs { 21 22 }
;; 21 succs { 24 }
;; 22 succs { 24 }
;; 23 succs { 10 }
;; 24 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 254 uninteresting
Reg 209 uninteresting (no unique first use)
Reg 210 uninteresting
Reg 175 uninteresting
Reg 179 uninteresting
Reg 180 uninteresting
Reg 177 uninteresting
Reg 181 uninteresting
Reg 183 uninteresting
Reg 185 uninteresting
Reg 188 uninteresting
Reg 189 uninteresting
Reg 186 uninteresting
Reg 190 uninteresting
Reg 192 uninteresting
Reg 194 uninteresting
Reg 220 uninteresting
Reg 113 uninteresting
Reg 114 uninteresting
Reg 115 uninteresting
Reg 197 uninteresting
Reg 195 uninteresting
Reg 202: local to bb 15 def dominates all uses has unique first use
Reg 227: local to bb 15 def dominates all uses has unique first use
Reg 204 uninteresting
Reg 199 uninteresting
Reg 201 uninteresting
Reg 205 uninteresting
Reg 116 uninteresting
Reg 117 uninteresting
Reg 118 uninteresting
Reg 119 uninteresting
Reg 121: local to bb 21 def dominates all uses has unique first use
Reg 233: local to bb 21 def dominates all uses has unique first use
Reg 123: local to bb 21 def dominates all uses has unique first use
Reg 234: local to bb 21 def dominates all uses has unique first use
Reg 125 uninteresting
Reg 126 uninteresting
Reg 127 uninteresting
Reg 128 uninteresting
Reg 129 uninteresting
Reg 232 uninteresting
Reg 131 uninteresting
Reg 133 uninteresting
Reg 235: local to bb 21 def dominates all uses has unique first use
Reg 135 uninteresting
Reg 136 uninteresting
Reg 137 uninteresting
Reg 236 uninteresting
Reg 141: local to bb 21 def dominates all uses has unique first use
Reg 238 uninteresting
Reg 143 uninteresting
Reg 144: local to bb 21 def dominates all uses has unique first use
Reg 241: local to bb 21 def dominates all uses has unique first use
Reg 239 uninteresting
Reg 146 uninteresting
Reg 147 uninteresting
Reg 244: local to bb 21 def dominates all uses has unique first use
Reg 150 uninteresting
Reg 152 uninteresting
Reg 153: local to bb 21 def dominates all uses has unique first use
Reg 245: local to bb 21 def dominates all uses has unique first use
Reg 156 uninteresting
Reg 249: local to bb 21 def dominates all uses has unique first use
Reg 158 uninteresting
Reg 160 uninteresting
Reg 162 uninteresting
Reg 164 uninteresting
Reg 166 uninteresting
Reg 168 uninteresting
Reg 170 uninteresting
Reg 171 uninteresting
Reg 172 uninteresting
Reg 173 uninteresting
Reg 207 uninteresting (no unique first use)
Found def insn 212 for 121 to be not moveable
Found def insn 217 for 123 to be not moveable
Found def insn 256 for 141 to be not moveable
Found def insn 261 for 144 to be not moveable
Found def insn 281 for 153 to be not moveable
Found def insn 160 for 202 to be not moveable
Ignoring reg 227 with equiv init insn
Ignoring reg 233 with equiv init insn
Ignoring reg 234 with equiv init insn
Ignoring reg 235 with equiv init insn
Ignoring reg 241 with equiv init insn
Ignoring reg 244 with equiv init insn
Ignoring reg 245 with equiv init insn
Ignoring reg 249 with equiv init insn
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
;;
;; Loop 2
;;  header 16, latch 17
;;  depth 1, outer 0
;;  nodes: 16 17
;;
;; Loop 1
;;  header 11, latch 10
;;  depth 1, outer 0
;;  nodes: 11 10 12 23
;; 2 succs { 3 19 }
;; 3 succs { 4 6 }
;; 4 succs { 6 5 }
;; 5 succs { 6 }
;; 6 succs { 7 9 }
;; 7 succs { 9 8 }
;; 8 succs { 9 }
;; 9 succs { 11 }
;; 10 succs { 14 11 }
;; 11 succs { 23 12 }
;; 12 succs { 10 13 }
;; 13 succs { 15 }
;; 14 succs { 15 }
;; 15 succs { 16 }
;; 16 succs { 17 20 }
;; 17 succs { 18 16 }
;; 18 succs { 20 }
;; 19 succs { 20 }
;; 20 succs { 21 22 }
;; 21 succs { 24 }
;; 22 succs { 24 }
;; 23 succs { 10 }
;; 24 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 210: (insn_list:REG_DEP_TRUE 14 (nil))
init_insns for 220: (insn_list:REG_DEP_TRUE 116 (nil))
init_insns for 227: (insn_list:REG_DEP_TRUE 178 (nil))
init_insns for 233: (insn_list:REG_DEP_TRUE 236 (nil))
init_insns for 234: (insn_list:REG_DEP_TRUE 241 (nil))
init_insns for 235: (insn_list:REG_DEP_TRUE 250 (nil))
init_insns for 241: (insn_list:REG_DEP_TRUE 272 (nil))
init_insns for 244: (insn_list:REG_DEP_TRUE 287 (nil))
init_insns for 245: (insn_list:REG_DEP_TRUE 292 (nil))
init_insns for 249: (insn_list:REG_DEP_TRUE 312 (nil))

Pass 1 for finding pseudo/allocno costs

    r254: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r249: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r245: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r244: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r241: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r239: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r238: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r236: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r235: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r234: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r233: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r232: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r227: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r225: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r223: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r222: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r220: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r218: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r214: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r211: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r210: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r209: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r208: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r207: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r205: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r204: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r202: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r201: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r197: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r195: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r194: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r192: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r188: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r186: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r183: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r208,l0) costs: GENERAL_REGS:428,428 VFP_D0_D7_REGS:14235,14235 VFP_LO_REGS:14235,14235 ALL_REGS:11025,11025 MEM:9490,9490
  a1(r209,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:109080,142110 VFP_LO_REGS:109080,142110 ALL_REGS:109080,142110 MEM:72720,94740
  a2(r174,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:6420,6420 VFP_LO_REGS:6420,6420 ALL_REGS:6420,6420 MEM:4280,4280
  a3(r173,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a4(r172,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a5(r171,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a6(r170,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a7(r249,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:6420,6420 VFP_LO_REGS:6420,6420 ALL_REGS:6420,6420 MEM:4280,4280
  a8(r169,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a9(r168,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a10(r167,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a11(r166,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a12(r165,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a13(r164,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a14(r245,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:8025,8025 VFP_LO_REGS:8025,8025 ALL_REGS:8025,8025 MEM:5350,5350
  a15(r163,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a16(r162,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a17(r161,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a18(r160,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a19(r159,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a20(r158,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a21(r157,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a22(r156,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a23(r244,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a24(r155,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a25(r154,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:6420,6420 VFP_LO_REGS:6420,6420 ALL_REGS:6420,6420 MEM:4280,4280
  a26(r153,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a27(r152,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a28(r241,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:4815,4815 VFP_LO_REGS:4815,4815 ALL_REGS:4815,4815 MEM:3210,3210
  a29(r151,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a30(r150,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a31(r149,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a32(r148,l0) costs: LO_REGS:0,0 HI_REGS:428,428 CALLER_SAVE_REGS:428,428 EVEN_REG:428,428 GENERAL_REGS:428,428 VFP_D0_D7_REGS:6420,6420 VFP_LO_REGS:6420,6420 ALL_REGS:6420,6420 MEM:4280,4280
  a33(r147,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a34(r146,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a35(r239,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a36(r144,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a37(r143,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a38(r238,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a39(r141,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a40(r140,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:6420,6420 VFP_LO_REGS:6420,6420 ALL_REGS:6420,6420 MEM:4280,4280
  a41(r236,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a42(r235,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a43(r138,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a44(r137,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a45(r136,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a46(r135,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a47(r234,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a48(r134,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a49(r133,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a50(r233,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a51(r132,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a52(r131,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a53(r232,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a54(r129,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a55(r128,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a56(r127,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a57(r126,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a58(r125,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a59(r124,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:6420,6420 VFP_LO_REGS:6420,6420 ALL_REGS:6420,6420 MEM:4280,4280
  a60(r123,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a61(r122,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:6420,6420 VFP_LO_REGS:6420,6420 ALL_REGS:6420,6420 MEM:4280,4280
  a62(r121,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a63(r119,l0) costs: LO_REGS:0,0 HI_REGS:428,428 CALLER_SAVE_REGS:428,428 EVEN_REG:428,428 GENERAL_REGS:428,428 VFP_D0_D7_REGS:6420,6420 VFP_LO_REGS:6420,6420 ALL_REGS:6420,6420 MEM:4280,4280
  a64(r211,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4815,4815 VFP_LO_REGS:4815,4815 ALL_REGS:4815,4815 MEM:3210,3210
  a65(r227,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a66(r201,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a67(r225,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6420,6420 VFP_LO_REGS:6420,6420 ALL_REGS:6420,6420 MEM:4280,4280
  a68(r199,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a69(r204,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a70(r223,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6420,6420 VFP_LO_REGS:6420,6420 ALL_REGS:6420,6420 MEM:4280,4280
  a71(r202,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a72(r222,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3750,11250 VFP_LO_REGS:3750,11250 ALL_REGS:3750,11250 MEM:2500,7500
  a73(r220,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a74(r194,l0) costs: LO_REGS:0,0 HI_REGS:52,52 CALLER_SAVE_REGS:52,52 EVEN_REG:52,52 GENERAL_REGS:52,52 VFP_D0_D7_REGS:780,780 VFP_LO_REGS:780,780 ALL_REGS:780,780 MEM:520,520
  a75(r218,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1560,1560 VFP_LO_REGS:1560,1560 ALL_REGS:1560,1560 MEM:1040,1040
  a76(r192,l0) costs: LO_REGS:0,0 HI_REGS:52,52 CALLER_SAVE_REGS:52,52 EVEN_REG:52,52 GENERAL_REGS:52,52 VFP_D0_D7_REGS:780,780 VFP_LO_REGS:780,780 ALL_REGS:780,780 MEM:520,520
  a77(r190,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a78(r186,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a79(r189,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a80(r188,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a81(r185,l0) costs: LO_REGS:0,0 HI_REGS:52,52 CALLER_SAVE_REGS:52,52 EVEN_REG:52,52 GENERAL_REGS:52,52 VFP_D0_D7_REGS:780,780 VFP_LO_REGS:780,780 ALL_REGS:780,780 MEM:520,520
  a82(r214,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1560,1560 VFP_LO_REGS:1560,1560 ALL_REGS:1560,1560 MEM:1040,1040
  a83(r183,l0) costs: LO_REGS:0,0 HI_REGS:52,52 CALLER_SAVE_REGS:52,52 EVEN_REG:52,52 GENERAL_REGS:52,52 VFP_D0_D7_REGS:780,780 VFP_LO_REGS:780,780 ALL_REGS:780,780 MEM:520,520
  a84(r181,l0) costs: LO_REGS:0,0 HI_REGS:106,106 CALLER_SAVE_REGS:106,106 EVEN_REG:106,106 GENERAL_REGS:106,106 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a85(r177,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a86(r180,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a87(r179,l0) costs: LO_REGS:0,0 HI_REGS:214,214 CALLER_SAVE_REGS:214,214 EVEN_REG:214,214 GENERAL_REGS:214,214 VFP_D0_D7_REGS:3210,3210 VFP_LO_REGS:3210,3210 ALL_REGS:3210,3210 MEM:2140,2140
  a88(r175,l0) costs: LO_REGS:0,0 HI_REGS:428,428 CALLER_SAVE_REGS:428,428 EVEN_REG:428,428 GENERAL_REGS:428,428 VFP_D0_D7_REGS:6420,6420 VFP_LO_REGS:6420,6420 ALL_REGS:6420,6420 MEM:4280,4280
  a89(r210,l0) costs: LO_REGS:0,0 HI_REGS:428,428 CALLER_SAVE_REGS:428,428 EVEN_REG:428,428 GENERAL_REGS:428,428 VFP_D0_D7_REGS:6420,6420 VFP_LO_REGS:6420,6420 ALL_REGS:6420,6420 MEM:4280,4280
  a90(r254,l0) costs: GENERAL_REGS:428,428 VFP_D0_D7_REGS:9630,9630 VFP_LO_REGS:9630,9630 ALL_REGS:6420,6420 MEM:6420,6420
  a91(r208,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a92(r209,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3030,3030 VFP_LO_REGS:3030,3030 ALL_REGS:3030,3030 MEM:2020,2020
  a93(r118,l2) costs: LO_REGS:0,0 HI_REGS:404,404 CALLER_SAVE_REGS:404,404 EVEN_REG:404,404 GENERAL_REGS:404,404 VFP_D0_D7_REGS:3030,3030 VFP_LO_REGS:3030,3030 ALL_REGS:3030,3030 MEM:2020,2020
  a94(r117,l2) costs: LO_REGS:0,0 HI_REGS:202,202 CALLER_SAVE_REGS:202,202 EVEN_REG:202,202 GENERAL_REGS:202,202 VFP_D0_D7_REGS:3030,3030 VFP_LO_REGS:3030,3030 ALL_REGS:3030,3030 MEM:2020,2020
  a95(r116,l2) costs: LO_REGS:0,0 HI_REGS:202,202 CALLER_SAVE_REGS:202,202 EVEN_REG:202,202 GENERAL_REGS:202,202 VFP_D0_D7_REGS:3030,3030 VFP_LO_REGS:3030,3030 ALL_REGS:3030,3030 MEM:2020,2020
  a96(r205,l2) costs: LO_REGS:0,0 HI_REGS:404,404 CALLER_SAVE_REGS:404,404 EVEN_REG:404,404 GENERAL_REGS:404,404 VFP_D0_D7_REGS:6060,6060 VFP_LO_REGS:6060,6060 ALL_REGS:6060,6060 MEM:4040,4040
  a97(r209,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a98(r222,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a99(r207,l1) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a100(r195,l1) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a101(r197,l1) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a102(r115,l1) costs: LO_REGS:0,0 HI_REGS:3780,3780 CALLER_SAVE_REGS:3780,3780 EVEN_REG:3780,3780 GENERAL_REGS:3780,3780 VFP_D0_D7_REGS:28350,28350 VFP_LO_REGS:28350,28350 ALL_REGS:28350,28350 MEM:18900,18900
  a103(r114,l1) costs: LO_REGS:0,0 HI_REGS:1890,1890 CALLER_SAVE_REGS:1890,1890 EVEN_REG:1890,1890 GENERAL_REGS:1890,1890 VFP_D0_D7_REGS:28350,28350 VFP_LO_REGS:28350,28350 ALL_REGS:28350,28350 MEM:18900,18900
  a104(r113,l1) costs: LO_REGS:0,0 HI_REGS:1890,1890 CALLER_SAVE_REGS:1890,1890 EVEN_REG:1890,1890 GENERAL_REGS:1890,1890 VFP_D0_D7_REGS:28350,28350 VFP_LO_REGS:28350,28350 ALL_REGS:28350,28350 MEM:18900,18900

   Insn 352(l0): point = 0
   Insn 351(l0): point = 2
   Insn 399(l0): point = 5
   Insn 8(l0): point = 7
   Insn 397(l0): point = 10
   Insn 333(l0): point = 12
   Insn 422(l0): point = 14
   Insn 421(l0): point = 16
   Insn 330(l0): point = 18
   Insn 328(l0): point = 20
   Insn 327(l0): point = 22
   Insn 326(l0): point = 24
   Insn 324(l0): point = 26
   Insn 323(l0): point = 28
   Insn 321(l0): point = 30
   Insn 319(l0): point = 32
   Insn 318(l0): point = 34
   Insn 316(l0): point = 36
   Insn 314(l0): point = 38
   Insn 313(l0): point = 40
   Insn 311(l0): point = 42
   Insn 309(l0): point = 44
   Insn 308(l0): point = 46
   Insn 306(l0): point = 48
   Insn 304(l0): point = 50
   Insn 303(l0): point = 52
   Insn 301(l0): point = 54
   Insn 299(l0): point = 56
   Insn 298(l0): point = 58
   Insn 296(l0): point = 60
   Insn 294(l0): point = 62
   Insn 293(l0): point = 64
   Insn 312(l0): point = 66
   Insn 291(l0): point = 68
   Insn 289(l0): point = 70
   Insn 288(l0): point = 72
   Insn 286(l0): point = 74
   Insn 284(l0): point = 76
   Insn 417(l0): point = 78
   Insn 416(l0): point = 80
   Insn 292(l0): point = 82
   Insn 281(l0): point = 84
   Insn 279(l0): point = 86
   Insn 278(l0): point = 88
   Insn 276(l0): point = 90
   Insn 274(l0): point = 92
   Insn 273(l0): point = 94
   Insn 287(l0): point = 96
   Insn 271(l0): point = 98
   Insn 269(l0): point = 100
   Insn 413(l0): point = 102
   Insn 266(l0): point = 104
   Insn 264(l0): point = 106
   Insn 263(l0): point = 108
   Insn 262(l0): point = 110
   Insn 272(l0): point = 112
   Insn 261(l0): point = 114
   Insn 259(l0): point = 116
   Insn 258(l0): point = 118
   Insn 257(l0): point = 120
   Insn 412(l0): point = 122
   Insn 256(l0): point = 124
   Insn 254(l0): point = 126
   Insn 411(l0): point = 128
   Insn 410(l0): point = 130
   Insn 251(l0): point = 132
   Insn 249(l0): point = 134
   Insn 247(l0): point = 136
   Insn 246(l0): point = 138
   Insn 245(l0): point = 140
   Insn 243(l0): point = 142
   Insn 242(l0): point = 144
   Insn 250(l0): point = 146
   Insn 240(l0): point = 148
   Insn 238(l0): point = 150
   Insn 237(l0): point = 152
   Insn 235(l0): point = 154
   Insn 233(l0): point = 156
   Insn 232(l0): point = 158
   Insn 231(l0): point = 160
   Insn 230(l0): point = 162
   Insn 228(l0): point = 164
   Insn 227(l0): point = 166
   Insn 226(l0): point = 168
   Insn 224(l0): point = 170
   Insn 223(l0): point = 172
   Insn 222(l0): point = 174
   Insn 220(l0): point = 176
   Insn 406(l0): point = 178
   Insn 405(l0): point = 180
   Insn 241(l0): point = 182
   Insn 217(l0): point = 184
   Insn 215(l0): point = 186
   Insn 404(l0): point = 188
   Insn 403(l0): point = 190
   Insn 236(l0): point = 192
   Insn 212(l0): point = 194
   Insn 209(l0): point = 197
   Insn 208(l0): point = 199
   Insn 206(l0): point = 201
   Insn 6(l0): point = 204
   Insn 394(l0): point = 207
   Insn 7(l0): point = 209
   Insn 179(l0): point = 212
   Insn 175(l0): point = 214
   Insn 174(l0): point = 216
   Insn 426(l0): point = 218
   Insn 425(l0): point = 220
   Insn 171(l0): point = 222
   Insn 164(l0): point = 224
   Insn 163(l0): point = 226
   Insn 424(l0): point = 228
   Insn 423(l0): point = 230
   Insn 178(l0): point = 232
   Insn 160(l0): point = 234
   Insn 4(l0): point = 237
   Insn 392(l0): point = 240
   Insn 5(l0): point = 242
   Insn 390(l0): point = 245
   Insn 117(l0): point = 247
   Insn 116(l0): point = 249
   Insn 109(l0): point = 252
   Insn 108(l0): point = 254
   Insn 428(l0): point = 256
   Insn 427(l0): point = 258
   Insn 105(l0): point = 260
   Insn 98(l0): point = 263
   Insn 97(l0): point = 265
   Insn 95(l0): point = 267
   Insn 88(l0): point = 270
   Insn 87(l0): point = 272
   Insn 85(l0): point = 274
   Insn 78(l0): point = 276
   Insn 77(l0): point = 278
   Insn 76(l0): point = 280
   Insn 65(l0): point = 283
   Insn 64(l0): point = 285
   Insn 430(l0): point = 287
   Insn 429(l0): point = 289
   Insn 61(l0): point = 291
   Insn 54(l0): point = 294
   Insn 53(l0): point = 296
   Insn 51(l0): point = 298
   Insn 44(l0): point = 301
   Insn 43(l0): point = 303
   Insn 41(l0): point = 305
   Insn 34(l0): point = 307
   Insn 33(l0): point = 309
   Insn 32(l0): point = 311
   Insn 25(l0): point = 314
   Insn 24(l0): point = 316
   Insn 21(l0): point = 318
   Insn 15(l0): point = 320
   Insn 14(l0): point = 322
   Insn 2(l0): point = 324
   Insn 389(l0): point = 326
   Insn 189(l2): point = 329
   Insn 188(l2): point = 331
   Insn 186(l2): point = 333
   Insn 200(l2): point = 336
   Insn 197(l2): point = 338
   Insn 195(l2): point = 340
   Insn 194(l2): point = 342
   Insn 193(l2): point = 344
   Insn 130(l1): point = 347
   Insn 128(l1): point = 349
   Insn 126(l1): point = 351
   Insn 125(l1): point = 353
   Insn 124(l1): point = 355
   Insn 150(l1): point = 358
   Insn 149(l1): point = 360
   Insn 146(l1): point = 362
   Insn 401(l1): point = 365
   Insn 347(l1): point = 367
   Insn 140(l1): point = 370
   Insn 139(l1): point = 372
   Insn 137(l1): point = 374
 a0(r208): [240..242] [212..237] [207..209] [10..204] [3..7]
 a1(r209): [13..324]
 a2(r174): [13..16]
 a3(r173): [17..18]
 a4(r172): [21..22]
 a5(r171): [23..24]
 a6(r170): [27..28]
 a7(r249): [29..66]
 a8(r169): [29..30]
 a9(r168): [33..34]
 a10(r167): [35..36]
 a11(r166): [39..40]
 a12(r165): [41..42]
 a13(r164): [45..46]
 a14(r245): [47..82]
 a15(r163): [47..48]
 a16(r162): [51..52]
 a17(r161): [53..54]
 a18(r160): [57..58]
 a19(r159): [59..60]
 a20(r158): [63..64]
 a21(r157): [65..68]
 a22(r156): [71..72]
 a23(r244): [73..96]
 a24(r155): [73..74]
 a25(r154): [77..80]
 a26(r153): [81..84]
 a27(r152): [87..88]
 a28(r241): [89..112]
 a29(r151): [89..90]
 a30(r150): [93..94]
 a31(r149): [95..98]
 a32(r148): [101..122]
 a33(r147): [103..104]
 a34(r146): [107..108]
 a35(r239): [109..110]
 a36(r144): [111..114]
 a37(r143): [117..118]
 a38(r238): [119..120]
 a39(r141): [121..124]
 a40(r140): [127..130]
 a41(r236): [131..132]
 a42(r235): [133..146]
 a43(r138): [133..134]
 a44(r137): [137..138]
 a45(r136): [139..140]
 a46(r135): [143..144]
 a47(r234): [145..182]
 a48(r134): [145..148]
 a49(r133): [151..152]
 a50(r233): [153..192]
 a51(r132): [153..154]
 a52(r131): [157..158]
 a53(r232): [159..160]
 a54(r129): [161..162]
 a55(r128): [165..166]
 a56(r127): [167..168]
 a57(r126): [171..172]
 a58(r125): [173..174]
 a59(r124): [177..180]
 a60(r123): [181..184]
 a61(r122): [187..190]
 a62(r121): [191..194]
 a63(r119): [200..201]
 a64(r211): [314..316] [205..206]
 a65(r227): [213..232]
 a66(r201): [215..216]
 a67(r225): [217..220]
 a68(r199): [221..222]
 a69(r204): [225..226]
 a70(r223): [227..230]
 a71(r202): [231..234]
 a72(r222): [243..244]
 a73(r220): [248..249]
 a74(r194): [253..254]
 a75(r218): [255..258]
 a76(r192): [259..260]
 a77(r190): [266..267]
 a78(r186): [273..274]
 a79(r189): [277..278]
 a80(r188): [279..280]
 a81(r185): [284..285]
 a82(r214): [286..289]
 a83(r183): [290..291]
 a84(r181): [297..298]
 a85(r177): [304..305]
 a86(r180): [308..309]
 a87(r179): [310..311]
 a88(r175): [317..318]
 a89(r210): [321..322]
 a90(r254): [325..326]
 a91(r208): [329..346]
 a92(r209): [329..346]
 a93(r118): [337..338]
 a94(r117): [341..342]
 a95(r116): [343..344]
 a96(r205): [332..333]
 a97(r209): [347..376]
 a98(r222): [358..360]
 a99(r207): [367..367]
 a100(r195): [361..362]
 a101(r197): [373..374]
 a102(r115): [348..349]
 a103(r114): [352..353]
 a104(r113): [354..355]
      Moving ranges of a98r222 to a72r222:  [358..360]
      Moving ranges of a97r209 to a1r209:  [347..376]
      Moving ranges of a92r209 to a1r209:  [329..346]
      Moving ranges of a91r208 to a0r208:  [329..346]
 Rebuilding regno allocno list for 207
 Rebuilding regno allocno list for 205
 Rebuilding regno allocno list for 197
 Rebuilding regno allocno list for 195
 Rebuilding regno allocno list for 118
 Rebuilding regno allocno list for 117
 Rebuilding regno allocno list for 116
 Rebuilding regno allocno list for 115
 Rebuilding regno allocno list for 114
 Rebuilding regno allocno list for 113
Compressing live ranges: from 377 to 189 - 50%
Ranges after the compression:
 a0(r208): [168..175] [112..127] [0..109]
 a1(r209): [168..188] [2..165]
 a2(r174): [2..3]
 a3(r173): [4..5]
 a4(r172): [6..7]
 a5(r171): [8..9]
 a6(r170): [10..11]
 a7(r249): [12..37]
 a8(r169): [12..13]
 a9(r168): [14..15]
 a10(r167): [16..17]
 a11(r166): [18..19]
 a12(r165): [20..21]
 a13(r164): [22..23]
 a14(r245): [24..45]
 a15(r163): [24..25]
 a16(r162): [26..27]
 a17(r161): [28..29]
 a18(r160): [30..31]
 a19(r159): [32..33]
 a20(r158): [34..35]
 a21(r157): [36..37]
 a22(r156): [38..39]
 a23(r244): [40..53]
 a24(r155): [40..41]
 a25(r154): [42..43]
 a26(r153): [44..45]
 a27(r152): [46..47]
 a28(r241): [48..61]
 a29(r151): [48..49]
 a30(r150): [50..51]
 a31(r149): [52..53]
 a32(r148): [54..67]
 a33(r147): [54..55]
 a34(r146): [56..57]
 a35(r239): [58..59]
 a36(r144): [60..61]
 a37(r143): [62..63]
 a38(r238): [64..65]
 a39(r141): [66..67]
 a40(r140): [68..69]
 a41(r236): [70..71]
 a42(r235): [72..81]
 a43(r138): [72..73]
 a44(r137): [74..75]
 a45(r136): [76..77]
 a46(r135): [78..79]
 a47(r234): [80..103]
 a48(r134): [80..81]
 a49(r133): [82..83]
 a50(r233): [84..107]
 a51(r132): [84..85]
 a52(r131): [86..87]
 a53(r232): [88..89]
 a54(r129): [90..91]
 a55(r128): [92..93]
 a56(r127): [94..95]
 a57(r126): [96..97]
 a58(r125): [98..99]
 a59(r124): [100..101]
 a60(r123): [102..103]
 a61(r122): [104..105]
 a62(r121): [106..107]
 a63(r119): [108..109]
 a64(r211): [160..161] [110..111]
 a65(r227): [114..125]
 a66(r201): [114..115]
 a67(r225): [116..117]
 a68(r199): [118..119]
 a69(r204): [120..121]
 a70(r223): [122..123]
 a71(r202): [124..125]
 a72(r222): [182..183] [128..129]
 a73(r220): [130..131]
 a74(r194): [132..133]
 a75(r218): [134..135]
 a76(r192): [136..137]
 a77(r190): [138..139]
 a78(r186): [140..141]
 a79(r189): [142..143]
 a80(r188): [144..145]
 a81(r185): [146..147]
 a82(r214): [148..149]
 a83(r183): [150..151]
 a84(r181): [152..153]
 a85(r177): [154..155]
 a86(r180): [156..157]
 a87(r179): [158..159]
 a88(r175): [162..163]
 a89(r210): [164..165]
 a90(r254): [166..167]
 a93(r118): [170..171]
 a94(r117): [172..173]
 a95(r116): [174..175]
 a96(r205): [168..169]
 a99(r207): [186..186]
 a100(r195): [184..185]
 a101(r197): [187..188]
 a102(r115): [176..177]
 a103(r114): [178..179]
 a104(r113): [180..181]
+++Allocating 1120 bytes for conflict table (uncompressed size 1680)
;; a0(r208,l0) conflicts: a2(r174,l0) a1(r209,l0) a3(r173,l0) a4(r172,l0) a5(r171,l0) a6(r170,l0) a8(r169,l0) a7(r249,l0) a9(r168,l0) a10(r167,l0) a11(r166,l0) a12(r165,l0) a13(r164,l0) a15(r163,l0) a14(r245,l0) a16(r162,l0) a17(r161,l0) a18(r160,l0) a19(r159,l0) a20(r158,l0) a21(r157,l0) a22(r156,l0) a24(r155,l0) a23(r244,l0) a25(r154,l0) a26(r153,l0) a27(r152,l0) a29(r151,l0) a28(r241,l0) a30(r150,l0) a31(r149,l0) a33(r147,l0) a32(r148,l0) a34(r146,l0) a35(r239,l0) a36(r144,l0) a37(r143,l0) a38(r238,l0) a39(r141,l0) a40(r140,l0) a41(r236,l0) a43(r138,l0) a42(r235,l0) a44(r137,l0) a45(r136,l0) a46(r135,l0) a48(r134,l0) a47(r234,l0) a49(r133,l0) a51(r132,l0) a50(r233,l0) a52(r131,l0) a53(r232,l0) a54(r129,l0) a55(r128,l0) a56(r127,l0) a57(r126,l0) a58(r125,l0) a59(r124,l0) a60(r123,l0) a61(r122,l0) a62(r121,l0) a63(r119,l0) a66(r201,l0) a65(r227,l0) a67(r225,l0) a68(r199,l0) a69(r204,l0) a70(r223,l0) a71(r202,l0) a96(r205,l0) a93(r118,l0) a94(r117,l0) a95(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r209,l0) conflicts: a0(r208,l0) a2(r174,l0) a3(r173,l0) a4(r172,l0) a5(r171,l0) a6(r170,l0) a8(r169,l0) a7(r249,l0) a9(r168,l0) a10(r167,l0) a11(r166,l0) a12(r165,l0) a13(r164,l0) a15(r163,l0) a14(r245,l0) a16(r162,l0) a17(r161,l0) a18(r160,l0) a19(r159,l0) a20(r158,l0) a21(r157,l0) a22(r156,l0) a24(r155,l0) a23(r244,l0) a25(r154,l0) a26(r153,l0) a27(r152,l0) a29(r151,l0) a28(r241,l0) a30(r150,l0) a31(r149,l0) a33(r147,l0) a32(r148,l0) a34(r146,l0) a35(r239,l0) a36(r144,l0) a37(r143,l0) a38(r238,l0) a39(r141,l0) a40(r140,l0) a41(r236,l0) a43(r138,l0) a42(r235,l0) a44(r137,l0) a45(r136,l0) a46(r135,l0) a48(r134,l0) a47(r234,l0) a49(r133,l0) a51(r132,l0) a50(r233,l0) a52(r131,l0) a53(r232,l0) a54(r129,l0) a55(r128,l0) a56(r127,l0) a57(r126,l0) a58(r125,l0) a59(r124,l0) a60(r123,l0) a61(r122,l0) a62(r121,l0) a63(r119,l0) a64(r211,l0) a66(r201,l0) a65(r227,l0) a67(r225,l0) a68(r199,l0) a69(r204,l0) a70(r223,l0) a71(r202,l0) a72(r222,l0) a73(r220,l0) a74(r194,l0) a75(r218,l0) a76(r192,l0) a77(r190,l0) a78(r186,l0) a79(r189,l0) a80(r188,l0) a81(r185,l0) a82(r214,l0) a83(r183,l0) a84(r181,l0) a85(r177,l0) a86(r180,l0) a87(r179,l0) a88(r175,l0) a89(r210,l0) a96(r205,l0) a93(r118,l0) a94(r117,l0) a95(r116,l0) a102(r115,l0) a103(r114,l0) a104(r113,l0) a100(r195,l0) a99(r207,l0) a101(r197,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r174,l0) conflicts: a0(r208,l0) a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r173,l0) conflicts: a0(r208,l0) a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r172,l0) conflicts: a0(r208,l0) a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r171,l0) conflicts: a0(r208,l0) a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r170,l0) conflicts: a0(r208,l0) a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r249,l0) conflicts: a0(r208,l0) a1(r209,l0) a8(r169,l0) a9(r168,l0) a10(r167,l0) a11(r166,l0) a12(r165,l0) a13(r164,l0) a15(r163,l0) a14(r245,l0) a16(r162,l0) a17(r161,l0) a18(r160,l0) a19(r159,l0) a20(r158,l0) a21(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r169,l0) conflicts: a0(r208,l0) a1(r209,l0) a7(r249,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r168,l0) conflicts: a0(r208,l0) a1(r209,l0) a7(r249,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r167,l0) conflicts: a0(r208,l0) a1(r209,l0) a7(r249,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r166,l0) conflicts: a0(r208,l0) a1(r209,l0) a7(r249,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r165,l0) conflicts: a0(r208,l0) a1(r209,l0) a7(r249,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r164,l0) conflicts: a0(r208,l0) a1(r209,l0) a7(r249,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r245,l0) conflicts: a0(r208,l0) a1(r209,l0) a7(r249,l0) a15(r163,l0) a16(r162,l0) a17(r161,l0) a18(r160,l0) a19(r159,l0) a20(r158,l0) a21(r157,l0) a22(r156,l0) a24(r155,l0) a23(r244,l0) a25(r154,l0) a26(r153,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r163,l0) conflicts: a0(r208,l0) a1(r209,l0) a7(r249,l0) a14(r245,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r162,l0) conflicts: a0(r208,l0) a1(r209,l0) a7(r249,l0) a14(r245,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r161,l0) conflicts: a0(r208,l0) a1(r209,l0) a7(r249,l0) a14(r245,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r160,l0) conflicts: a0(r208,l0) a1(r209,l0) a7(r249,l0) a14(r245,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r159,l0) conflicts: a0(r208,l0) a1(r209,l0) a7(r249,l0) a14(r245,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r158,l0) conflicts: a0(r208,l0) a1(r209,l0) a7(r249,l0) a14(r245,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r157,l0) conflicts: a0(r208,l0) a1(r209,l0) a7(r249,l0) a14(r245,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r156,l0) conflicts: a0(r208,l0) a1(r209,l0) a14(r245,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r244,l0) conflicts: a0(r208,l0) a1(r209,l0) a14(r245,l0) a24(r155,l0) a25(r154,l0) a26(r153,l0) a27(r152,l0) a29(r151,l0) a28(r241,l0) a30(r150,l0) a31(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r155,l0) conflicts: a0(r208,l0) a1(r209,l0) a14(r245,l0) a23(r244,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r154,l0) conflicts: a0(r208,l0) a1(r209,l0) a14(r245,l0) a23(r244,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r153,l0) conflicts: a0(r208,l0) a1(r209,l0) a14(r245,l0) a23(r244,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r152,l0) conflicts: a0(r208,l0) a1(r209,l0) a23(r244,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r241,l0) conflicts: a0(r208,l0) a1(r209,l0) a23(r244,l0) a29(r151,l0) a30(r150,l0) a31(r149,l0) a33(r147,l0) a32(r148,l0) a34(r146,l0) a35(r239,l0) a36(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r151,l0) conflicts: a0(r208,l0) a1(r209,l0) a23(r244,l0) a28(r241,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r150,l0) conflicts: a0(r208,l0) a1(r209,l0) a23(r244,l0) a28(r241,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r149,l0) conflicts: a0(r208,l0) a1(r209,l0) a23(r244,l0) a28(r241,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r148,l0) conflicts: a0(r208,l0) a1(r209,l0) a28(r241,l0) a33(r147,l0) a34(r146,l0) a35(r239,l0) a36(r144,l0) a37(r143,l0) a38(r238,l0) a39(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r147,l0) conflicts: a0(r208,l0) a1(r209,l0) a28(r241,l0) a32(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r146,l0) conflicts: a0(r208,l0) a1(r209,l0) a28(r241,l0) a32(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r239,l0) conflicts: a0(r208,l0) a1(r209,l0) a28(r241,l0) a32(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a36(r144,l0) conflicts: a0(r208,l0) a1(r209,l0) a28(r241,l0) a32(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r143,l0) conflicts: a0(r208,l0) a1(r209,l0) a32(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r238,l0) conflicts: a0(r208,l0) a1(r209,l0) a32(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r141,l0) conflicts: a0(r208,l0) a1(r209,l0) a32(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r140,l0) conflicts: a0(r208,l0) a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r236,l0) conflicts: a0(r208,l0) a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a42(r235,l0) conflicts: a0(r208,l0) a1(r209,l0) a43(r138,l0) a44(r137,l0) a45(r136,l0) a46(r135,l0) a48(r134,l0) a47(r234,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a43(r138,l0) conflicts: a0(r208,l0) a1(r209,l0) a42(r235,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a44(r137,l0) conflicts: a0(r208,l0) a1(r209,l0) a42(r235,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a45(r136,l0) conflicts: a0(r208,l0) a1(r209,l0) a42(r235,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a46(r135,l0) conflicts: a0(r208,l0) a1(r209,l0) a42(r235,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a47(r234,l0) conflicts: a0(r208,l0) a1(r209,l0) a42(r235,l0) a48(r134,l0) a49(r133,l0) a51(r132,l0) a50(r233,l0) a52(r131,l0) a53(r232,l0) a54(r129,l0) a55(r128,l0) a56(r127,l0) a57(r126,l0) a58(r125,l0) a59(r124,l0) a60(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a48(r134,l0) conflicts: a0(r208,l0) a1(r209,l0) a42(r235,l0) a47(r234,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a49(r133,l0) conflicts: a0(r208,l0) a1(r209,l0) a47(r234,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a50(r233,l0) conflicts: a0(r208,l0) a1(r209,l0) a47(r234,l0) a51(r132,l0) a52(r131,l0) a53(r232,l0) a54(r129,l0) a55(r128,l0) a56(r127,l0) a57(r126,l0) a58(r125,l0) a59(r124,l0) a60(r123,l0) a61(r122,l0) a62(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a51(r132,l0) conflicts: a0(r208,l0) a1(r209,l0) a47(r234,l0) a50(r233,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a52(r131,l0) conflicts: a0(r208,l0) a1(r209,l0) a47(r234,l0) a50(r233,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a53(r232,l0) conflicts: a0(r208,l0) a1(r209,l0) a47(r234,l0) a50(r233,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a54(r129,l0) conflicts: a0(r208,l0) a1(r209,l0) a47(r234,l0) a50(r233,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a55(r128,l0) conflicts: a0(r208,l0) a1(r209,l0) a47(r234,l0) a50(r233,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a56(r127,l0) conflicts: a0(r208,l0) a1(r209,l0) a47(r234,l0) a50(r233,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a57(r126,l0) conflicts: a0(r208,l0) a1(r209,l0) a47(r234,l0) a50(r233,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a58(r125,l0) conflicts: a0(r208,l0) a1(r209,l0) a47(r234,l0) a50(r233,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a59(r124,l0) conflicts: a0(r208,l0) a1(r209,l0) a47(r234,l0) a50(r233,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a60(r123,l0) conflicts: a0(r208,l0) a1(r209,l0) a47(r234,l0) a50(r233,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a61(r122,l0) conflicts: a0(r208,l0) a1(r209,l0) a50(r233,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a62(r121,l0) conflicts: a0(r208,l0) a1(r209,l0) a50(r233,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a63(r119,l0) conflicts: a0(r208,l0) a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a64(r211,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a65(r227,l0) conflicts: a0(r208,l0) a1(r209,l0) a66(r201,l0) a67(r225,l0) a68(r199,l0) a69(r204,l0) a70(r223,l0) a71(r202,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a66(r201,l0) conflicts: a0(r208,l0) a1(r209,l0) a65(r227,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a67(r225,l0) conflicts: a0(r208,l0) a1(r209,l0) a65(r227,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a68(r199,l0) conflicts: a0(r208,l0) a1(r209,l0) a65(r227,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a69(r204,l0) conflicts: a0(r208,l0) a1(r209,l0) a65(r227,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a70(r223,l0) conflicts: a0(r208,l0) a1(r209,l0) a65(r227,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a71(r202,l0) conflicts: a0(r208,l0) a1(r209,l0) a65(r227,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a72(r222,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a73(r220,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a74(r194,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a75(r218,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a76(r192,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a77(r190,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a78(r186,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a79(r189,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a80(r188,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a81(r185,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a82(r214,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a83(r183,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a84(r181,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a85(r177,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a86(r180,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a87(r179,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a88(r175,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a89(r210,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a90(r254,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a93(r118,l0) conflicts: a0(r208,l0) a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a94(r117,l0) conflicts: a0(r208,l0) a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a95(r116,l0) conflicts: a0(r208,l0) a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a96(r205,l0) conflicts: a0(r208,l0) a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a99(r207,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a100(r195,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a101(r197,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a102(r115,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a103(r114,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a104(r113,l0) conflicts: a1(r209,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a61(r122)<->a62(r121)@13:shuffle
  cp1:a59(r124)<->a60(r123)@13:shuffle
  cp2:a57(r126)<->a58(r125)@13:shuffle
  cp3:a55(r128)<->a56(r127)@13:shuffle
  cp4:a53(r232)<->a54(r129)@13:shuffle
  cp5:a52(r131)<->a53(r232)@13:shuffle
  cp6:a49(r133)<->a51(r132)@13:shuffle
  cp7:a49(r133)<->a50(r233)@13:shuffle
  cp8:a46(r135)<->a48(r134)@13:shuffle
  cp9:a46(r135)<->a47(r234)@13:shuffle
  cp10:a44(r137)<->a45(r136)@13:shuffle
  cp11:a41(r236)<->a43(r138)@13:shuffle
  cp12:a41(r236)<->a42(r235)@13:shuffle
  cp13:a40(r140)<->a41(r236)@13:shuffle
  cp14:a38(r238)<->a39(r141)@13:shuffle
  cp15:a37(r143)<->a38(r238)@13:shuffle
  cp16:a35(r239)<->a36(r144)@13:shuffle
  cp17:a34(r146)<->a35(r239)@13:shuffle
  cp18:a30(r150)<->a31(r149)@13:shuffle
  cp19:a27(r152)<->a29(r151)@13:shuffle
  cp20:a27(r152)<->a28(r241)@13:shuffle
  cp21:a25(r154)<->a26(r153)@13:shuffle
  cp22:a22(r156)<->a24(r155)@13:shuffle
  cp23:a22(r156)<->a23(r244)@13:shuffle
  cp24:a20(r158)<->a21(r157)@13:shuffle
  cp25:a18(r160)<->a19(r159)@13:shuffle
  cp26:a16(r162)<->a17(r161)@13:shuffle
  cp27:a13(r164)<->a15(r163)@13:shuffle
  cp28:a13(r164)<->a14(r245)@13:shuffle
  cp29:a11(r166)<->a12(r165)@13:shuffle
  cp30:a9(r168)<->a10(r167)@13:shuffle
  cp31:a6(r170)<->a8(r169)@13:shuffle
  cp32:a6(r170)<->a7(r249)@13:shuffle
  cp33:a4(r172)<->a5(r171)@13:shuffle
  cp34:a2(r174)<->a3(r173)@13:shuffle
  cp35:a0(r208)<->a64(r211)@107:move
  cp36:a94(r117)<->a95(r116)@12:shuffle
  cp37:a70(r223)<->a71(r202)@13:shuffle
  cp38:a69(r204)<->a70(r223)@13:shuffle
  cp39:a67(r225)<->a68(r199)@13:shuffle
  cp40:a66(r201)<->a67(r225)@13:shuffle
  cp41:a0(r208)<->a72(r222)@250:move
  cp42:a72(r222)<->a100(r195)@62:shuffle
  cp43:a103(r114)<->a104(r113)@118:shuffle
  cp44:a75(r218)<->a76(r192)@3:shuffle
  cp45:a74(r194)<->a75(r218)@3:shuffle
  cp46:a79(r189)<->a80(r188)@13:shuffle
  cp47:a82(r214)<->a83(r183)@3:shuffle
  cp48:a81(r185)<->a82(r214)@3:shuffle
  cp49:a86(r180)<->a87(r179)@13:shuffle
  cp50:a1(r209)<->a90(r254)@214:move
  cp51:a64(r211)<->a88(r175)@26:shuffle
  pref0:a0(r208)<-hr0@428
  pref1:a90(r254)<-hr0@428
  regions=3, blocks=25, points=189
    allocnos=105 (big 0), copies=52, conflicts=25, ranges=106

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 24 22 21 20 19 18 17 16 15 14 13 23 12 11 10 9 8 7 6 5 4 3 2
    all: 0r208 1r209 2r174 3r173 4r172 5r171 6r170 7r249 8r169 9r168 10r167 11r166 12r165 13r164 14r245 15r163 16r162 17r161 18r160 19r159 20r158 21r157 22r156 23r244 24r155 25r154 26r153 27r152 28r241 29r151 30r150 31r149 32r148 33r147 34r146 35r239 36r144 37r143 38r238 39r141 40r140 41r236 42r235 43r138 44r137 45r136 46r135 47r234 48r134 49r133 50r233 51r132 52r131 53r232 54r129 55r128 56r127 57r126 58r125 59r124 60r123 61r122 62r121 63r119 64r211 65r227 66r201 67r225 68r199 69r204 70r223 71r202 72r222 73r220 74r194 75r218 76r192 77r190 78r186 79r189 80r188 81r185 82r214 83r183 84r181 85r177 86r180 87r179 88r175 89r210 90r254 93r118 94r117 95r116 96r205 99r207 100r195 101r197 102r115 103r114 104r113
    modified regnos: 113 114 115 116 117 118 119 121 122 123 124 125 126 127 128 129 131 132 133 134 135 136 137 138 140 141 143 144 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 177 179 180 181 183 185 186 188 189 190 192 194 195 197 199 201 202 204 205 207 208 209 210 211 214 218 220 222 223 225 227 232 233 234 235 236 238 239 241 244 245 249 254
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@865480
      Allocno a0r208 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r209 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r174 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r173 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r172 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r171 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r170 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r249 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r169 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r168 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r167 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r166 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r245 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r244 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r152 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r241 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a34r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a35r239 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a36r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a37r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a38r238 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a39r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a40r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a41r236 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a42r235 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a43r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a44r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a45r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a46r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a47r234 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a48r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a49r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a50r233 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a51r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a52r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a53r232 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a54r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a55r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a56r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a57r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a58r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a59r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a60r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a61r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a62r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a63r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a64r211 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a65r227 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a66r201 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a67r225 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a68r199 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a69r204 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a70r223 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a71r202 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a72r222 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a73r220 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a74r194 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a75r218 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a76r192 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a77r190 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a78r186 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a79r189 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a80r188 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a81r185 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a82r214 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a83r183 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a84r181 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a85r177 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a86r180 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a87r179 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a88r175 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a89r210 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a90r254 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a93r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a94r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a95r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a96r205 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a99r207 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a100r195 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a101r197 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a102r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a103r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a104r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 43:a103r114-a104r113 (freq=118):
        Result (freq=3780): a103r114(1890) a104r113(1890)
      Forming thread by copy 42:a72r222-a100r195 (freq=62):
        Result (freq=2250): a72r222(750) a100r195(1500)
      Forming thread by copy 51:a64r211-a88r175 (freq=26):
        Result (freq=963): a64r211(321) a88r175(642)
      Forming thread by copy 0:a61r122-a62r121 (freq=13):
        Result (freq=642): a61r122(428) a62r121(214)
      Forming thread by copy 1:a59r124-a60r123 (freq=13):
        Result (freq=642): a59r124(428) a60r123(214)
      Forming thread by copy 2:a57r126-a58r125 (freq=13):
        Result (freq=428): a57r126(214) a58r125(214)
      Forming thread by copy 3:a55r128-a56r127 (freq=13):
        Result (freq=428): a55r128(214) a56r127(214)
      Forming thread by copy 4:a53r232-a54r129 (freq=13):
        Result (freq=428): a53r232(214) a54r129(214)
      Forming thread by copy 5:a52r131-a53r232 (freq=13):
        Result (freq=642): a52r131(214) a53r232(214) a54r129(214)
      Forming thread by copy 6:a49r133-a51r132 (freq=13):
        Result (freq=428): a49r133(214) a51r132(214)
      Forming thread by copy 8:a46r135-a48r134 (freq=13):
        Result (freq=428): a46r135(214) a48r134(214)
      Forming thread by copy 10:a44r137-a45r136 (freq=13):
        Result (freq=428): a44r137(214) a45r136(214)
      Forming thread by copy 11:a41r236-a43r138 (freq=13):
        Result (freq=428): a41r236(214) a43r138(214)
      Forming thread by copy 13:a40r140-a41r236 (freq=13):
        Result (freq=856): a40r140(428) a41r236(214) a43r138(214)
      Forming thread by copy 14:a38r238-a39r141 (freq=13):
        Result (freq=428): a38r238(214) a39r141(214)
      Forming thread by copy 15:a37r143-a38r238 (freq=13):
        Result (freq=642): a37r143(214) a38r238(214) a39r141(214)
      Forming thread by copy 16:a35r239-a36r144 (freq=13):
        Result (freq=428): a35r239(214) a36r144(214)
      Forming thread by copy 17:a34r146-a35r239 (freq=13):
        Result (freq=642): a34r146(214) a35r239(214) a36r144(214)
      Forming thread by copy 18:a30r150-a31r149 (freq=13):
        Result (freq=428): a30r150(214) a31r149(214)
      Forming thread by copy 19:a27r152-a29r151 (freq=13):
        Result (freq=428): a27r152(214) a29r151(214)
      Forming thread by copy 21:a25r154-a26r153 (freq=13):
        Result (freq=642): a25r154(428) a26r153(214)
      Forming thread by copy 22:a22r156-a24r155 (freq=13):
        Result (freq=428): a22r156(214) a24r155(214)
      Forming thread by copy 24:a20r158-a21r157 (freq=13):
        Result (freq=428): a20r158(214) a21r157(214)
      Forming thread by copy 25:a18r160-a19r159 (freq=13):
        Result (freq=428): a18r160(214) a19r159(214)
      Forming thread by copy 26:a16r162-a17r161 (freq=13):
        Result (freq=428): a16r162(214) a17r161(214)
      Forming thread by copy 27:a13r164-a15r163 (freq=13):
        Result (freq=428): a13r164(214) a15r163(214)
      Forming thread by copy 29:a11r166-a12r165 (freq=13):
        Result (freq=428): a11r166(214) a12r165(214)
      Forming thread by copy 30:a9r168-a10r167 (freq=13):
        Result (freq=428): a9r168(214) a10r167(214)
      Forming thread by copy 31:a6r170-a8r169 (freq=13):
        Result (freq=428): a6r170(214) a8r169(214)
      Forming thread by copy 33:a4r172-a5r171 (freq=13):
        Result (freq=428): a4r172(214) a5r171(214)
      Forming thread by copy 34:a2r174-a3r173 (freq=13):
        Result (freq=642): a2r174(428) a3r173(214)
      Forming thread by copy 37:a70r223-a71r202 (freq=13):
        Result (freq=642): a70r223(428) a71r202(214)
      Forming thread by copy 38:a69r204-a70r223 (freq=13):
        Result (freq=856): a69r204(214) a70r223(428) a71r202(214)
      Forming thread by copy 39:a67r225-a68r199 (freq=13):
        Result (freq=642): a67r225(428) a68r199(214)
      Forming thread by copy 40:a66r201-a67r225 (freq=13):
        Result (freq=856): a66r201(214) a67r225(428) a68r199(214)
      Forming thread by copy 46:a79r189-a80r188 (freq=13):
        Result (freq=428): a79r189(214) a80r188(214)
      Forming thread by copy 49:a86r180-a87r179 (freq=13):
        Result (freq=428): a86r180(214) a87r179(214)
      Forming thread by copy 36:a94r117-a95r116 (freq=12):
        Result (freq=404): a94r117(202) a95r116(202)
      Forming thread by copy 44:a75r218-a76r192 (freq=3):
        Result (freq=156): a75r218(104) a76r192(52)
      Forming thread by copy 45:a74r194-a75r218 (freq=3):
        Result (freq=208): a74r194(52) a75r218(104) a76r192(52)
      Forming thread by copy 47:a82r214-a83r183 (freq=3):
        Result (freq=156): a82r214(104) a83r183(52)
      Forming thread by copy 48:a81r185-a82r214 (freq=3):
        Result (freq=208): a81r185(52) a82r214(104) a83r183(52)
      Pushing a84(r181,l0)(cost 0)
      Pushing a77(r190,l0)(cost 0)
      Pushing a93(r118,l0)(cost 0)
      Pushing a83(r183,l0)(cost 0)
      Pushing a81(r185,l0)(cost 0)
      Pushing a82(r214,l0)(cost 0)
      Pushing a76(r192,l0)(cost 0)
      Pushing a74(r194,l0)(cost 0)
      Pushing a75(r218,l0)(cost 0)
      Pushing a85(r177,l0)(cost 0)
      Pushing a78(r186,l0)(cost 0)
      Pushing a73(r220,l0)(cost 0)
      Pushing a65(r227,l0)(cost 0)
      Pushing a42(r235,l0)(cost 0)
      Pushing a33(r147,l0)(cost 0)
      Pushing a23(r244,l0)(cost 0)
      Pushing a28(r241,l0)(cost 0)
      Pushing a96(r205,l0)(cost 0)
      Pushing a95(r116,l0)(cost 0)
      Pushing a94(r117,l0)(cost 0)
      Pushing a90(r254,l0)(cost 0)
      Pushing a89(r210,l0)(cost 0)
      Pushing a87(r179,l0)(cost 0)
      Pushing a86(r180,l0)(cost 0)
      Pushing a80(r188,l0)(cost 0)
      Pushing a79(r189,l0)(cost 0)
      Pushing a63(r119,l0)(cost 0)
      Pushing a58(r125,l0)(cost 0)
      Pushing a57(r126,l0)(cost 0)
        Making a47(r234,l0) colorable
        Making a50(r233,l0) colorable
      Pushing a50(r233,l0)(cost 2140)
      Pushing a47(r234,l0)(cost 2140)
      Pushing a56(r127,l0)(cost 0)
      Pushing a55(r128,l0)(cost 0)
      Pushing a51(r132,l0)(cost 0)
      Pushing a49(r133,l0)(cost 0)
      Pushing a48(r134,l0)(cost 0)
      Pushing a46(r135,l0)(cost 0)
      Pushing a45(r136,l0)(cost 0)
      Pushing a44(r137,l0)(cost 0)
      Pushing a32(r148,l0)(cost 0)
      Pushing a31(r149,l0)(cost 0)
      Pushing a30(r150,l0)(cost 0)
      Pushing a29(r151,l0)(cost 0)
      Pushing a27(r152,l0)(cost 0)
      Pushing a24(r155,l0)(cost 0)
        Making a14(r245,l0) colorable
      Pushing a22(r156,l0)(cost 0)
      Pushing a21(r157,l0)(cost 0)
      Pushing a20(r158,l0)(cost 0)
      Pushing a19(r159,l0)(cost 0)
        Making a7(r249,l0) colorable
      Pushing a18(r160,l0)(cost 0)
      Pushing a17(r161,l0)(cost 0)
      Pushing a16(r162,l0)(cost 0)
      Pushing a15(r163,l0)(cost 0)
      Pushing a13(r164,l0)(cost 0)
      Pushing a12(r165,l0)(cost 0)
      Pushing a11(r166,l0)(cost 0)
      Pushing a10(r167,l0)(cost 0)
      Pushing a9(r168,l0)(cost 0)
      Pushing a7(r249,l0)(cost 4280)
      Pushing a8(r169,l0)(cost 0)
      Pushing a6(r170,l0)(cost 0)
      Pushing a5(r171,l0)(cost 0)
      Pushing a4(r172,l0)(cost 0)
      Pushing a99(r207,l0)(cost 0)
      Pushing a14(r245,l0)(cost 5350)
      Pushing a62(r121,l0)(cost 0)
      Pushing a61(r122,l0)(cost 0)
      Pushing a60(r123,l0)(cost 0)
      Pushing a59(r124,l0)(cost 0)
      Pushing a54(r129,l0)(cost 0)
      Pushing a53(r232,l0)(cost 0)
      Pushing a52(r131,l0)(cost 0)
      Pushing a39(r141,l0)(cost 0)
      Pushing a38(r238,l0)(cost 0)
      Pushing a37(r143,l0)(cost 0)
      Pushing a36(r144,l0)(cost 0)
      Pushing a35(r239,l0)(cost 0)
      Pushing a34(r146,l0)(cost 0)
      Pushing a26(r153,l0)(cost 0)
      Forming thread by copy 41:a0r208-a72r222 (freq=250):
        Result (freq=2985): a0r208(735) a72r222(750) a100r195(1500)
      Forming thread by copy 35:a0r208-a64r211 (freq=107):
        Result (freq=3948): a0r208(735) a64r211(321) a88r175(642) a72r222(750) a100r195(1500)
        Making a0(r208,l0) colorable
      Pushing a25(r154,l0)(cost 0)
      Pushing a3(r173,l0)(cost 0)
      Pushing a2(r174,l0)(cost 0)
      Pushing a71(r202,l0)(cost 0)
      Pushing a69(r204,l0)(cost 0)
      Pushing a70(r223,l0)(cost 0)
      Pushing a68(r199,l0)(cost 0)
      Pushing a66(r201,l0)(cost 0)
      Forming thread by copy 50:a1r209-a90r254 (freq=214):
        Result (freq=9902): a1r209(9474) a90r254(428)
        Making a1(r209,l0) colorable
      Pushing a67(r225,l0)(cost 0)
      Pushing a43(r138,l0)(cost 0)
      Pushing a41(r236,l0)(cost 0)
      Pushing a40(r140,l0)(cost 0)
      Pushing a64(r211,l0)(cost 0)
      Pushing a88(r175,l0)(cost 0)
      Pushing a102(r115,l0)(cost 0)
      Pushing a101(r197,l0)(cost 0)
      Pushing a0(r208,l0)(cost 9918)
      Pushing a72(r222,l0)(cost 0)
      Pushing a100(r195,l0)(cost 0)
      Pushing a104(r113,l0)(cost 0)
      Pushing a103(r114,l0)(cost 0)
      Pushing a1(r209,l0)(cost 94740)
      Popping a1(r209,l0)  -- assign reg 3
      Popping a103(r114,l0)  -- assign reg 2
      Popping a104(r113,l0)  -- assign reg 2
      Popping a100(r195,l0)  -- assign reg 0
      Popping a72(r222,l0)  -- assign reg 0
      Popping a0(r208,l0)  -- assign reg 0
      Popping a101(r197,l0)  -- assign reg 2
      Popping a102(r115,l0)  -- assign reg 2
      Popping a88(r175,l0)  -- assign reg 0
      Popping a64(r211,l0)  -- assign reg 0
      Popping a40(r140,l0)  -- assign reg 2
      Popping a41(r236,l0)  -- assign reg 2
      Popping a43(r138,l0)  -- assign reg 2
      Popping a67(r225,l0)  -- assign reg 2
      Popping a66(r201,l0)  -- assign reg 2
      Popping a68(r199,l0)  -- assign reg 2
      Popping a70(r223,l0)  -- assign reg 2
      Popping a69(r204,l0)  -- assign reg 2
      Popping a71(r202,l0)  -- assign reg 2
      Popping a2(r174,l0)  -- assign reg 2
      Popping a3(r173,l0)  -- assign reg 2
      Popping a25(r154,l0)  -- assign reg 2
      Popping a26(r153,l0)  -- assign reg 2
      Popping a34(r146,l0)  -- assign reg 2
      Popping a35(r239,l0)  -- assign reg 2
      Popping a36(r144,l0)  -- assign reg 2
      Popping a37(r143,l0)  -- assign reg 2
      Popping a38(r238,l0)  -- assign reg 2
      Popping a39(r141,l0)  -- assign reg 2
      Popping a52(r131,l0)  -- assign reg 2
      Popping a53(r232,l0)  -- assign reg 2
      Popping a54(r129,l0)  -- assign reg 2
      Popping a59(r124,l0)  -- assign reg 2
      Popping a60(r123,l0)  -- assign reg 2
      Popping a61(r122,l0)  -- assign reg 2
      Popping a62(r121,l0)  -- assign reg 2
      Popping a14(r245,l0)  -- assign reg 1
      Popping a99(r207,l0)  -- assign reg 2
      Popping a4(r172,l0)  -- assign reg 2
      Popping a5(r171,l0)  -- assign reg 2
      Popping a6(r170,l0)  -- assign reg 2
      Popping a8(r169,l0)  -- assign reg 2
      Popping a7(r249,l0)  -- assign reg 4
      Popping a9(r168,l0)  -- assign reg 2
      Popping a10(r167,l0)  -- assign reg 2
      Popping a11(r166,l0)  -- assign reg 2
      Popping a12(r165,l0)  -- assign reg 2
      Popping a13(r164,l0)  -- assign reg 1
      Popping a15(r163,l0)  -- assign reg 2
      Popping a16(r162,l0)  -- assign reg 2
      Popping a17(r161,l0)  -- assign reg 2
      Popping a18(r160,l0)  -- assign reg 2
      Popping a19(r159,l0)  -- assign reg 2
      Popping a20(r158,l0)  -- assign reg 2
      Popping a21(r157,l0)  -- assign reg 2
      Popping a22(r156,l0)  -- assign reg 2
      Popping a24(r155,l0)  -- assign reg 2
      Popping a27(r152,l0)  -- assign reg 1
      Popping a29(r151,l0)  -- assign reg 1
      Popping a30(r150,l0)  -- assign reg 4
      Popping a31(r149,l0)  -- assign reg 4
      Popping a32(r148,l0)  -- assign reg 4
      Popping a44(r137,l0)  -- assign reg 1
      Popping a45(r136,l0)  -- assign reg 1
      Popping a46(r135,l0)  -- assign reg 1
      Popping a48(r134,l0)  -- assign reg 1
      Popping a49(r133,l0)  -- assign reg 2
      Popping a51(r132,l0)  -- assign reg 2
      Popping a55(r128,l0)  -- assign reg 4
      Popping a56(r127,l0)  -- assign reg 4
      Popping a47(r234,l0)  -- assign reg 5
      Popping a50(r233,l0)  -- assign reg 1
      Popping a57(r126,l0)  -- assign reg 2
      Popping a58(r125,l0)  -- assign reg 2
      Popping a63(r119,l0)  -- assign reg 2
      Popping a79(r189,l0)  -- assign reg 2
      Popping a80(r188,l0)  -- assign reg 2
      Popping a86(r180,l0)  -- assign reg 2
      Popping a87(r179,l0)  -- assign reg 2
      Popping a89(r210,l0)  -- assign reg 2
      Popping a90(r254,l0)  -- assign reg 0
      Popping a94(r117,l0)  -- assign reg 2
      Popping a95(r116,l0)  -- assign reg 2
      Popping a96(r205,l0)  -- assign reg 2
      Popping a28(r241,l0)  -- assign reg 5
      Popping a23(r244,l0)  -- assign reg 6
      Popping a33(r147,l0)  -- assign reg 2
      Popping a42(r235,l0)  -- assign reg 4
      Popping a65(r227,l0)  -- assign reg 1
      Popping a73(r220,l0)  -- assign reg 2
      Popping a78(r186,l0)  -- assign reg 2
      Popping a85(r177,l0)  -- assign reg 2
      Popping a75(r218,l0)  -- assign reg 2
      Popping a74(r194,l0)  -- assign reg 2
      Popping a76(r192,l0)  -- assign reg 2
      Popping a82(r214,l0)  -- assign reg 2
      Popping a81(r185,l0)  -- assign reg 2
      Popping a83(r183,l0)  -- assign reg 2
      Popping a93(r118,l0)  -- assign reg 2
      Popping a77(r190,l0)  -- assign reg 2
      Popping a84(r181,l0)  -- assign reg 2
Disposition:
  104:r113 l0     2  103:r114 l0     2  102:r115 l0     2   95:r116 l0     2
   94:r117 l0     2   93:r118 l0     2   63:r119 l0     2   62:r121 l0     2
   61:r122 l0     2   60:r123 l0     2   59:r124 l0     2   58:r125 l0     2
   57:r126 l0     2   56:r127 l0     4   55:r128 l0     4   54:r129 l0     2
   52:r131 l0     2   51:r132 l0     2   49:r133 l0     2   48:r134 l0     1
   46:r135 l0     1   45:r136 l0     1   44:r137 l0     1   43:r138 l0     2
   40:r140 l0     2   39:r141 l0     2   37:r143 l0     2   36:r144 l0     2
   34:r146 l0     2   33:r147 l0     2   32:r148 l0     4   31:r149 l0     4
   30:r150 l0     4   29:r151 l0     1   27:r152 l0     1   26:r153 l0     2
   25:r154 l0     2   24:r155 l0     2   22:r156 l0     2   21:r157 l0     2
   20:r158 l0     2   19:r159 l0     2   18:r160 l0     2   17:r161 l0     2
   16:r162 l0     2   15:r163 l0     2   13:r164 l0     1   12:r165 l0     2
   11:r166 l0     2   10:r167 l0     2    9:r168 l0     2    8:r169 l0     2
    6:r170 l0     2    5:r171 l0     2    4:r172 l0     2    3:r173 l0     2
    2:r174 l0     2   88:r175 l0     0   85:r177 l0     2   87:r179 l0     2
   86:r180 l0     2   84:r181 l0     2   83:r183 l0     2   81:r185 l0     2
   78:r186 l0     2   80:r188 l0     2   79:r189 l0     2   77:r190 l0     2
   76:r192 l0     2   74:r194 l0     2  100:r195 l0     0  101:r197 l0     2
   68:r199 l0     2   66:r201 l0     2   71:r202 l0     2   69:r204 l0     2
   96:r205 l0     2   99:r207 l0     2    0:r208 l0     0    1:r209 l0     3
   89:r210 l0     2   64:r211 l0     0   82:r214 l0     2   75:r218 l0     2
   73:r220 l0     2   72:r222 l0     0   70:r223 l0     2   67:r225 l0     2
   65:r227 l0     1   53:r232 l0     2   50:r233 l0     1   47:r234 l0     5
   42:r235 l0     4   41:r236 l0     2   38:r238 l0     2   35:r239 l0     2
   28:r241 l0     5   23:r244 l0     6   14:r245 l0     1    7:r249 l0     4
   90:r254 l0     0
New iteration of spill/restore move
+++Costs: overall -6420, reg -6420, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


LL_ADC_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,24u} r13={1d,24u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={11d,9u} r102={1d,33u} r103={1d,23u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,1u} r122={2d,2u} r123={1d,1u} r124={2d,2u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r132={1d,1u,1e} r133={1d,1u} r134={1d,1u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u,1e} r140={2d,2u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={2d,2u} r149={1d,1u,1e} r150={1d,1u} r151={1d,1u,1e} r152={1d,1u} r153={1d,1u} r154={2d,2u} r155={1d,1u,1e} r156={1d,1u} r157={1d,1u,1e} r158={1d,1u} r159={1d,1u,1e} r160={1d,1u} r161={1d,1u,1e} r162={1d,1u} r163={1d,1u,1e} r164={1d,1u} r165={1d,1u,1e} r166={1d,1u} r167={1d,1u,1e} r168={1d,1u} r169={1d,1u,1e} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={2d,2u} r175={1d,2u} r177={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r183={1d,1u} r185={1d,1u} r186={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,2u} r197={1d,1u} r199={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r207={1d} r208={5d,3u} r209={1d,87u} r210={1d,1u} r211={1d,1u} r214={2d,2u} r218={2d,2u} r220={1d,1u} r222={1d,1u} r223={2d,2u} r225={2d,2u} r227={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r238={1d,1u} r239={1d,1u} r241={1d,2u} r244={1d,1u} r245={1d,4u} r249={1d,3u} r254={1d,1u} 
;;    total ref usage 487{152d,322u,13e} in 304{304 regular + 0 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 9 23 2 NOTE_INSN_FUNCTION_BEG)
(note 23 3 11 2 NOTE_INSN_DELETED)
(debug_insn 11 23 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":816:3 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":816:15 -1
     (nil))
(debug_insn 13 12 389 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":818:3 -1
     (nil))
(insn 389 13 2 2 (set (reg:SI 254)
        (reg:SI 0 r0 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":815:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCx ])
        (nil)))
(insn 2 389 14 2 (set (reg/v/f:SI 209 [ ADCx ])
        (reg:SI 254)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":815:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 254)
        (nil)))
(insn 14 2 15 2 (set (reg:SI 210)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":818:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 15 14 16 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])
        (reg:SI 210)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":818:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 210)
        (nil)))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":821:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":824:3 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":824:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 175 [ _106 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 24 2 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":824:7 -1
     (nil))
(insn 24 22 25 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 175 [ _106 ])
                        (const_int 1 [0x1]))
                    (const_int 0 [0])))
            (set (reg:SI 211)
                (and:SI (reg:SI 175 [ _106 ])
                    (const_int 1 [0x1])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":824:6 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 175 [ _106 ])
        (nil)))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":824:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 358)
(note 26 25 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 42 26 27 3 NOTE_INSN_DELETED)
(debug_insn 27 42 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":829:5 -1
     (nil))
(debug_insn 28 27 29 3 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":829:5 -1
     (nil))
(debug_insn 29 28 30 3 (var_location:SI TriggerSource (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":829:5 -1
     (nil))
(debug_insn 30 29 31 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3654:22 -1
     (nil))
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3656:3 -1
     (nil))
(insn 32 31 33 3 (set (reg:SI 179 [ _110 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3656:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 3 (set (reg:SI 180 [ _111 ])
        (and:SI (reg:SI 179 [ _110 ])
            (const_int -4065 [0xfffffffffffff01f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3656:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 179 [ _110 ])
        (nil)))
(insn 34 33 35 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])
        (reg:SI 180 [ _111 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3656:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 180 [ _111 ])
        (nil)))
(debug_insn 35 34 36 3 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":829:5 -1
     (nil))
(debug_insn 36 35 37 3 (var_location:SI TriggerSource (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":829:5 -1
     (nil))
(debug_insn 37 36 38 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":832:5 -1
     (nil))
(debug_insn 38 37 39 3 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":832:5 -1
     (nil))
(debug_insn 39 38 40 3 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6851:26 -1
     (nil))
(debug_insn 40 39 41 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6853:3 -1
     (nil))
(insn 41 40 43 3 (set (reg:SI 177 [ _108 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6853:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 41 44 3 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 177 [ _108 ])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6853:74 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 177 [ _108 ])
        (nil)))
(jump_insn 44 43 45 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6853:74 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 45 44 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 52 45 46 4 NOTE_INSN_DELETED)
(debug_insn 46 52 47 4 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":832:9 -1
     (nil))
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":834:7 -1
     (nil))
(debug_insn 48 47 49 4 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":834:7 -1
     (nil))
(debug_insn 49 48 50 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6862:26 -1
     (nil))
(debug_insn 50 49 51 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:3 -1
     (nil))
(insn 51 50 53 4 (set (reg:SI 181 [ _112 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 51 54 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 181 [ _112 ])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:70 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 181 [ _112 ])
        (nil)))
(jump_insn 54 53 55 4 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:70 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 66)
(note 55 54 62 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 62 55 56 5 NOTE_INSN_DELETED)
(debug_insn 56 62 57 5 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":834:11 -1
     (nil))
(debug_insn 57 56 58 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":836:9 -1
     (nil))
(debug_insn 58 57 59 5 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":836:9 -1
     (nil))
(debug_insn 59 58 60 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6835:22 -1
     (nil))
(debug_insn 60 59 61 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 -1
     (nil))
(insn 61 60 429 5 (set (reg:SI 183 [ _114 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 429 61 430 5 (set (reg:SI 214)
        (and:SI (reg:SI 183 [ _114 ])
            (const_int 2147483647 [0x7fffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 183 [ _114 ])
        (nil)))
(insn 430 429 64 5 (set (reg:SI 214)
        (and:SI (reg:SI 214)
            (const_int -64 [0xffffffffffffffc0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 90 {*arm_andsi3_insn}
     (nil))
(insn 64 430 65 5 (set (reg:SI 185 [ _116 ])
        (ior:SI (reg:SI 214)
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 214)
        (nil)))
(insn 65 64 66 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])
        (reg:SI 185 [ _116 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6840:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 185 [ _116 ])
        (nil)))
(code_label 66 65 67 6 21 (nil) [2 uses])
(note 67 66 86 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 86 67 68 6 NOTE_INSN_DELETED)
(debug_insn 68 86 69 6 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":834:11 -1
     (nil))
(debug_insn 69 68 70 6 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":832:9 -1
     (nil))
(debug_insn 70 69 71 6 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":836:9 -1
     (nil))
(debug_insn 71 70 72 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":843:5 -1
     (nil))
(debug_insn 72 71 73 6 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":843:5 -1
     (nil))
(debug_insn 73 72 74 6 (var_location:SI TriggerSource (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":843:5 -1
     (nil))
(debug_insn 74 73 75 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4442:22 -1
     (nil))
(debug_insn 75 74 76 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4444:3 -1
     (nil))
(insn 76 75 77 6 (set (reg:SI 188 [ _119 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_76(D)->JSQR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4444:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 6 (set (reg:SI 189 [ _120 ])
        (and:SI (reg:SI 188 [ _119 ])
            (const_int -509 [0xfffffffffffffe03]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4444:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 188 [ _119 ])
        (nil)))
(insn 78 77 79 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_76(D)->JSQR+0 S4 A32])
        (reg:SI 189 [ _120 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4444:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 189 [ _120 ])
        (nil)))
(debug_insn 79 78 80 6 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":843:5 -1
     (nil))
(debug_insn 80 79 81 6 (var_location:SI TriggerSource (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":843:5 -1
     (nil))
(debug_insn 81 80 82 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":846:5 -1
     (nil))
(debug_insn 82 81 83 6 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":846:5 -1
     (nil))
(debug_insn 83 82 84 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7076:26 -1
     (nil))
(debug_insn 84 83 85 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7078:3 -1
     (nil))
(insn 85 84 87 6 (set (reg:SI 186 [ _117 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7078:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 85 88 6 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 186 [ _117 ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7078:76 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 186 [ _117 ])
        (nil)))
(jump_insn 88 87 89 6 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7078:76 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 110)
(note 89 88 96 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 96 89 90 7 NOTE_INSN_DELETED)
(debug_insn 90 96 91 7 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":846:9 -1
     (nil))
(debug_insn 91 90 92 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":848:7 -1
     (nil))
(debug_insn 92 91 93 7 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":848:7 -1
     (nil))
(debug_insn 93 92 94 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7087:26 -1
     (nil))
(debug_insn 94 93 95 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:3 -1
     (nil))
(insn 95 94 97 7 (set (reg:SI 190 [ _121 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 95 98 7 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 190 [ _121 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:72 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 190 [ _121 ])
        (nil)))
(jump_insn 98 97 99 7 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:72 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 110)
(note 99 98 106 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 106 99 100 8 NOTE_INSN_DELETED)
(debug_insn 100 106 101 8 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":848:11 -1
     (nil))
(debug_insn 101 100 102 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":850:9 -1
     (nil))
(debug_insn 102 101 103 8 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":850:9 -1
     (nil))
(debug_insn 103 102 104 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7060:22 -1
     (nil))
(debug_insn 104 103 105 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 -1
     (nil))
(insn 105 104 427 8 (set (reg:SI 192 [ _123 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 427 105 428 8 (set (reg:SI 218)
        (and:SI (reg:SI 192 [ _123 ])
            (const_int 2147483647 [0x7fffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 192 [ _123 ])
        (nil)))
(insn 428 427 108 8 (set (reg:SI 218)
        (and:SI (reg:SI 218)
            (const_int -64 [0xffffffffffffffc0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 90 {*arm_andsi3_insn}
     (nil))
(insn 108 428 109 8 (set (reg:SI 194 [ _125 ])
        (ior:SI (reg:SI 218)
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
(insn 109 108 110 8 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])
        (reg:SI 194 [ _125 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7065:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 194 [ _125 ])
        (nil)))
(code_label 110 109 111 9 22 (nil) [2 uses])
(note 111 110 112 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 113 9 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":848:11 -1
     (nil))
(debug_insn 113 112 114 9 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":846:9 -1
     (nil))
(debug_insn 114 113 115 9 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":850:9 -1
     (nil))
(debug_insn 115 114 116 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":855:5 -1
     (nil))
(insn 116 115 117 9 (set (reg:SI 220)
        (const_int 3968 [0xf80])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":855:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3968 [0xf80])
        (nil)))
(insn 117 116 118 9 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])
        (reg:SI 220)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":855:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 220)
        (nil)))
(debug_insn 118 117 390 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:5 -1
     (nil))
(jump_insn 390 118 391 9 (set (pc)
        (label_ref 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:11 284 {*arm_jump}
     (nil)
 -> 131)
(barrier 391 390 147)
(code_label 147 391 121 10 26 (nil) [2 uses])
(note 121 147 129 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 129 121 122 10 NOTE_INSN_DELETED)
(debug_insn 122 129 123 10 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":857:15 -1
     (nil))
(debug_insn 123 122 124 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":859:7 -1
     (nil))
(insn 124 123 125 10 (set (reg:SI 113 [ timeout_cpu_cycles.2_1 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":859:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 125 124 126 10 (set (reg:SI 114 [ _2 ])
        (plus:SI (reg:SI 113 [ timeout_cpu_cycles.2_1 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":859:25 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 113 [ timeout_cpu_cycles.2_1 ])
        (nil)))
(insn 126 125 127 10 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":859:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 127 126 128 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":860:7 -1
     (nil))
(insn 128 127 130 10 (set (reg:SI 115 [ timeout_cpu_cycles.3_3 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":860:30 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 130 128 131 10 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 115 [ timeout_cpu_cycles.3_3 ])
                        (const_int 0 [0]))
                    (label_ref:SI 363)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":860:10 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 115 [ timeout_cpu_cycles.3_3 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 59055804 (nil))))
 -> 363)
(code_label 131 130 132 11 23 (nil) [1 uses])
(note 132 131 138 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 138 132 133 11 NOTE_INSN_DELETED)
(debug_insn 133 138 134 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:11 -1
     (nil))
(debug_insn 134 133 135 11 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:11 -1
     (nil))
(debug_insn 135 134 136 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6862:26 -1
     (nil))
(debug_insn 136 135 142 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:3 -1
     (nil))
(debug_insn 142 136 143 11 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:13 -1
     (nil))
(debug_insn 143 142 144 11 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:13 -1
     (nil))
(debug_insn 144 143 145 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7087:26 -1
     (nil))
(debug_insn 145 144 343 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:3 -1
     (nil))
(debug_insn 343 145 344 11 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:13 -1
     (nil))
(debug_insn 344 343 345 11 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":856:13 -1
     (nil))
(debug_insn 345 344 346 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7087:26 -1
     (nil))
(debug_insn 346 345 137 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:3 -1
     (nil))
(insn 137 346 139 11 (set (reg:SI 197 [ _129 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 139 137 140 11 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 197 [ _129 ])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:70 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 197 [ _129 ])
        (nil)))
(jump_insn 140 139 141 11 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 341)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6864:70 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 341)
(note 141 140 148 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 148 141 146 12 NOTE_INSN_DELETED)
(insn 146 148 149 12 (set (reg:SI 195 [ _126 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 149 146 150 12 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 195 [ _126 ])
                        (const_int 32 [0x20]))
                    (const_int 0 [0])))
            (set (reg:SI 222)
                (and:SI (reg:SI 195 [ _126 ])
                    (const_int 32 [0x20])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:72 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 195 [ _126 ])
        (nil)))
(jump_insn 150 149 359 12 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 147)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:72 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 147)
(note 359 150 5 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 5 359 392 13 (set (reg/v:SI 208 [ <retval> ])
        (reg:SI 222)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":816:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 392 5 393 13 (set (pc)
        (label_ref 151)) 284 {*arm_jump}
     (nil)
 -> 151)
(barrier 393 392 363)
(code_label 363 393 362 14 30 (nil) [1 uses])
(note 362 363 4 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 4 362 151 14 (set (reg/v:SI 208 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":863:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 151 4 152 15 24 (nil) [1 uses])
(note 152 151 161 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 161 152 172 15 NOTE_INSN_DELETED)
(note 172 161 153 15 NOTE_INSN_DELETED)
(debug_insn 153 172 154 15 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":857:15 -1
     (nil))
(debug_insn 154 153 155 15 (var_location:QI status (subreg:QI (reg/v:SI 208 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 155 154 156 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":871:5 -1
     (nil))
(debug_insn 156 155 157 15 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":871:5 -1
     (nil))
(debug_insn 157 156 158 15 (var_location:SI QueueMode (const_int 2097152 [0x200000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":871:5 -1
     (nil))
(debug_insn 158 157 159 15 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4904:22 -1
     (nil))
(debug_insn 159 158 160 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 -1
     (nil))
(insn 160 159 178 15 (set (reg:SI 202 [ _135 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 178 160 423 15 (set (reg:SI 227)
        (const_int 3968 [0xf80])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":877:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3968 [0xf80])
        (nil)))
(insn 423 178 424 15 (set (reg:SI 223)
        (and:SI (reg:SI 202 [ _135 ])
            (const_int 2147483647 [0x7fffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 202 [ _135 ])
        (nil)))
(insn 424 423 163 15 (set (reg:SI 223)
        (and:SI (reg:SI 223)
            (const_int -2097153 [0xffffffffffdfffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 90 {*arm_andsi3_insn}
     (nil))
(insn 163 424 164 15 (set (reg:SI 204 [ _137 ])
        (ior:SI (reg:SI 223)
            (const_int 2097152 [0x200000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 223)
        (nil)))
(insn 164 163 165 15 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])
        (reg:SI 204 [ _137 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":4906:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 204 [ _137 ])
        (nil)))
(debug_insn 165 164 166 15 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":871:5 -1
     (nil))
(debug_insn 166 165 167 15 (var_location:SI QueueMode (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":871:5 -1
     (nil))
(debug_insn 167 166 168 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":874:5 -1
     (nil))
(debug_insn 168 167 169 15 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":874:5 -1
     (nil))
(debug_insn 169 168 170 15 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6710:22 -1
     (nil))
(debug_insn 170 169 171 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 -1
     (nil))
(insn 171 170 425 15 (set (reg:SI 199 [ _132 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 425 171 426 15 (set (reg:SI 225)
        (and:SI (reg:SI 199 [ _132 ])
            (const_int 2147483647 [0x7fffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 199 [ _132 ])
        (nil)))
(insn 426 425 174 15 (set (reg:SI 225)
        (and:SI (reg:SI 225)
            (const_int -64 [0xffffffffffffffc0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 90 {*arm_andsi3_insn}
     (nil))
(insn 174 426 175 15 (set (reg:SI 201 [ _134 ])
        (ior:SI (reg:SI 225)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 225)
        (nil)))
(insn 175 174 176 15 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])
        (reg:SI 201 [ _134 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6715:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 201 [ _134 ])
        (nil)))
(debug_insn 176 175 177 15 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":874:5 -1
     (nil))
(debug_insn 177 176 179 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":877:5 -1
     (nil))
(insn 179 177 180 15 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])
        (reg:SI 227)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":877:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 227)
        (nil)))
(debug_insn 180 179 198 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":878:5 -1
     (nil))
(code_label 198 180 181 16 27 (nil) [1 uses])
(note 181 198 187 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 187 181 182 16 NOTE_INSN_DELETED)
(debug_insn 182 187 183 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":878:11 -1
     (nil))
(debug_insn 183 182 184 16 (var_location:SI ADCx (reg/v/f:SI 209 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":878:11 -1
     (nil))
(debug_insn 184 183 185 16 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6740:26 -1
     (nil))
(debug_insn 185 184 191 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6742:3 -1
     (nil))
(debug_insn 191 185 192 16 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":878:12 -1
     (nil))
(debug_insn 192 191 186 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":880:7 -1
     (nil))
(insn 186 192 188 16 (set (reg:SI 205 [ _138 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6742:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 188 186 189 16 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 205 [ _138 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6742:70 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 205 [ _138 ])
        (nil)))
(jump_insn 189 188 190 16 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 201)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6742:70 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 201)
(note 190 189 199 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 199 190 193 17 NOTE_INSN_DELETED)
(insn 193 199 194 17 (set (reg:SI 116 [ timeout_cpu_cycles.4_5 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":880:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 194 193 195 17 (set (reg:SI 117 [ _6 ])
        (plus:SI (reg:SI 116 [ timeout_cpu_cycles.4_5 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":880:25 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ timeout_cpu_cycles.4_5 ])
        (nil)))
(insn 195 194 196 17 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])
        (reg:SI 117 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":880:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _6 ])
        (nil)))
(debug_insn 196 195 197 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":881:7 -1
     (nil))
(insn 197 196 200 17 (set (reg:SI 118 [ timeout_cpu_cycles.5_7 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 timeout_cpu_cycles+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":881:30 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 200 197 354 17 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 118 [ timeout_cpu_cycles.5_7 ])
                        (const_int 0 [0]))
                    (label_ref:SI 198)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":881:10 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 118 [ timeout_cpu_cycles.5_7 ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 1014686028 (nil))))
 -> 198)
(note 354 200 7 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 7 354 394 18 (set (reg/v:SI 208 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":884:16 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 394 7 395 18 (set (pc)
        (label_ref 201)) 284 {*arm_jump}
     (nil)
 -> 201)
(barrier 395 394 358)
(code_label 358 395 357 19 29 (nil) [1 uses])
(note 357 358 6 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 6 357 201 19 (set (reg/v:SI 208 [ <retval> ])
        (reg:SI 211)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":816:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 201 6 202 20 20 (nil) [2 uses])
(note 202 201 207 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 207 202 203 20 NOTE_INSN_DELETED)
(debug_insn 203 207 204 20 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":878:12 -1
     (nil))
(debug_insn 204 203 205 20 (var_location:QI status (subreg:QI (reg/v:SI 208 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 205 204 206 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":891:3 -1
     (nil))
(insn 206 205 208 20 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":891:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 208 206 209 20 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 119 [ _8 ])
                (const_int 6 [0x6])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":891:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(jump_insn 209 208 210 20 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 367)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":891:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 367)
(note 210 209 213 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(note 213 210 218 21 NOTE_INSN_DELETED)
(note 218 213 252 21 NOTE_INSN_DELETED)
(note 252 218 267 21 NOTE_INSN_DELETED)
(note 267 252 282 21 NOTE_INSN_DELETED)
(note 282 267 331 21 NOTE_INSN_DELETED)
(note 331 282 211 21 NOTE_INSN_DELETED)
(debug_insn 211 331 212 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":899:5 -1
     (nil))
(insn 212 211 236 21 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 4 [0x4])) [1 ADCx_76(D)->IER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":899:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 236 212 403 21 (set (reg:SI 233)
        (const_int -234948608 [0xfffffffff1fef800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":955:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -234948608 [0xfffffffff1fef800])
        (nil)))
(insn 403 236 404 21 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 121 [ _10 ])
            (const_int -2041 [0xfffffffffffff807]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":899:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 404 403 215 21 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 122 [ _11 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":899:5 90 {*arm_andsi3_insn}
     (nil))
(insn 215 404 216 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 4 [0x4])) [1 ADCx_76(D)->IER+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":899:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 216 215 217 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":915:5 -1
     (nil))
(insn 217 216 241 21 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (reg/v/f:SI 209 [ ADCx ]) [1 ADCx_76(D)->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":915:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 241 217 405 21 (set (reg:SI 234)
        (const_int -1073741817 [0xffffffffc0000007])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":963:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -1073741817 [0xffffffffc0000007])
        (nil)))
(insn 405 241 406 21 (set (reg:SI 124 [ _13 ])
        (not:SI (lshiftrt:SI (reg:SI 123 [ _12 ])
                (const_int 11 [0xb])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":915:5 150 {*not_shiftsi}
     (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
        (nil)))
(insn 406 405 220 21 (set (reg:SI 124 [ _13 ])
        (not:SI (ashift:SI (reg:SI 124 [ _13 ])
                (const_int 11 [0xb])))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":915:5 150 {*not_shiftsi}
     (nil))
(insn 220 406 221 21 (set (mem/v:SI (reg/v/f:SI 209 [ ADCx ]) [1 ADCx_76(D)->ISR+0 S4 A32])
        (reg:SI 124 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":915:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(debug_insn 221 220 222 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":940:5 -1
     (nil))
(insn 222 221 223 21 (set (reg:SI 125 [ _14 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":940:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 223 222 224 21 (set (reg:SI 126 [ _15 ])
        (and:SI (reg:SI 125 [ _14 ])
            (const_int -1342177281 [0xffffffffafffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":940:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (nil)))
(insn 224 223 225 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])
        (reg:SI 126 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":940:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(debug_insn 225 224 226 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":941:5 -1
     (nil))
(insn 226 225 227 21 (set (reg:SI 127 [ _16 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":941:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 227 226 228 21 (set (reg:SI 128 [ _17 ])
        (ior:SI (reg:SI 127 [ _16 ])
            (const_int 536870912 [0x20000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":941:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
        (nil)))
(insn 228 227 229 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])
        (reg:SI 128 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":941:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _17 ])
        (nil)))
(debug_insn 229 228 230 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":944:5 -1
     (nil))
(insn 230 229 231 21 (set (reg:SI 129 [ _18 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":944:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 231 230 232 21 (set (reg:SI 232)
        (and:SI (reg:SI 129 [ _18 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":944:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _18 ])
        (nil)))
(insn 232 231 233 21 (set (reg:SI 131 [ _20 ])
        (ior:SI (reg:SI 232)
            (const_int -2147483648 [0xffffffff80000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":944:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 232)
        (nil)))
(insn 233 232 234 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_76(D)->CFGR+0 S4 A32])
        (reg:SI 131 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":944:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _20 ])
        (nil)))
(debug_insn 234 233 235 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":955:5 -1
     (nil))
(insn 235 234 237 21 (set (reg:SI 132 [ _21 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 16 [0x10])) [1 ADCx_76(D)->CFGR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":955:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 237 235 238 21 (set (reg:SI 133 [ _22 ])
        (and:SI (reg:SI 132 [ _21 ])
            (reg:SI 233))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":955:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 233)
        (expr_list:REG_DEAD (reg:SI 132 [ _21 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 132 [ _21 ])
                    (const_int -234948608 [0xfffffffff1fef800]))
                (nil)))))
(insn 238 237 239 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 16 [0x10])) [1 ADCx_76(D)->CFGR2+0 S4 A32])
        (reg:SI 133 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":955:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ _22 ])
        (nil)))
(debug_insn 239 238 240 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":963:5 -1
     (nil))
(insn 240 239 250 21 (set (reg:SI 134 [ _23 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 20 [0x14])) [1 ADCx_76(D)->SMPR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":963:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 250 240 242 21 (set (reg:SI 235)
        (const_int -268402688 [0xfffffffff0008000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -268402688 [0xfffffffff0008000])
        (nil)))
(insn 242 250 243 21 (set (reg:SI 135 [ _24 ])
        (and:SI (reg:SI 134 [ _23 ])
            (reg:SI 234))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":963:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 234)
        (expr_list:REG_DEAD (reg:SI 134 [ _23 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ _23 ])
                    (const_int -1073741817 [0xffffffffc0000007]))
                (nil)))))
(insn 243 242 244 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 20 [0x14])) [1 ADCx_76(D)->SMPR1+0 S4 A32])
        (reg:SI 135 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":963:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _24 ])
        (nil)))
(debug_insn 244 243 245 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":970:5 -1
     (nil))
(insn 245 244 246 21 (set (reg:SI 136 [ _25 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 24 [0x18])) [1 ADCx_76(D)->SMPR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":970:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 246 245 247 21 (set (reg:SI 137 [ _26 ])
        (and:SI (reg:SI 136 [ _25 ])
            (const_int -134217728 [0xfffffffff8000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":970:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _25 ])
        (nil)))
(insn 247 246 248 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 24 [0x18])) [1 ADCx_76(D)->SMPR2+0 S4 A32])
        (reg:SI 137 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":970:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _26 ])
        (nil)))
(debug_insn 248 247 249 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 -1
     (nil))
(insn 249 248 251 21 (set (reg:SI 138 [ _27 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 32 [0x20])) [1 ADCx_76(D)->TR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 251 249 410 21 (set (reg:SI 236)
        (and:SI (reg:SI 138 [ _27 ])
            (reg:SI 235))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 235)
        (expr_list:REG_DEAD (reg:SI 138 [ _27 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 138 [ _27 ])
                    (const_int -268402688 [0xfffffffff0008000]))
                (nil)))))
(insn 410 251 411 21 (set (reg:SI 140 [ _29 ])
        (ior:SI (reg:SI 236)
            (const_int 267386880 [0xff00000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 236)
        (nil)))
(insn 411 410 254 21 (set (reg:SI 140 [ _29 ])
        (ior:SI (reg:SI 140 [ _29 ])
            (const_int 983040 [0xf0000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 106 {*iorsi3_insn}
     (nil))
(insn 254 411 255 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 32 [0x20])) [1 ADCx_76(D)->TR1+0 S4 A32])
        (reg:SI 140 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":977:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _29 ])
        (nil)))
(debug_insn 255 254 256 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":980:5 -1
     (nil))
(insn 256 255 412 21 (set (reg:SI 141 [ _30 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 36 [0x24])) [1 ADCx_76(D)->TR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":980:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 412 256 257 21 (set (reg:SI 148 [ _37 ])
        (const_int -528349136 [0xffffffffe0820830])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":986:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int -528349136 [0xffffffffe0820830])
        (nil)))
(insn 257 412 258 21 (set (reg:SI 238)
        (and:SI (reg:SI 141 [ _30 ])
            (const_int -16711936 [0xffffffffff00ff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":980:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _30 ])
        (nil)))
(insn 258 257 259 21 (set (reg:SI 143 [ _32 ])
        (ior:SI (reg:SI 238)
            (const_int 16711680 [0xff0000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":980:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 238)
        (nil)))
(insn 259 258 260 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 36 [0x24])) [1 ADCx_76(D)->TR2+0 S4 A32])
        (reg:SI 143 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":980:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ _32 ])
        (nil)))
(debug_insn 260 259 261 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":983:5 -1
     (nil))
(insn 261 260 272 21 (set (reg:SI 144 [ _33 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 40 [0x28])) [1 ADCx_76(D)->TR3+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":983:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 272 261 262 21 (set (reg:SI 241)
        (const_int -528349152 [0xffffffffe0820820])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":992:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -528349152 [0xffffffffe0820820])
        (nil)))
(insn 262 272 263 21 (set (reg:SI 239)
        (and:SI (reg:SI 144 [ _33 ])
            (const_int -16711936 [0xffffffffff00ff00]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":983:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ _33 ])
        (nil)))
(insn 263 262 264 21 (set (reg:SI 146 [ _35 ])
        (ior:SI (reg:SI 239)
            (const_int 16711680 [0xff0000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":983:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 239)
        (nil)))
(insn 264 263 265 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 40 [0x28])) [1 ADCx_76(D)->TR3+0 S4 A32])
        (reg:SI 146 [ _35 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":983:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ _35 ])
        (nil)))
(debug_insn 265 264 266 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":986:5 -1
     (nil))
(insn 266 265 413 21 (set (reg:SI 147 [ _36 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 48 [0x30])) [1 ADCx_76(D)->SQR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":986:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 413 266 269 21 (set (reg:SI 148 [ _37 ])
        (and:SI (reg:SI 147 [ _36 ])
            (reg:SI 148 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":986:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147 [ _36 ])
        (nil)))
(insn 269 413 270 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 48 [0x30])) [1 ADCx_76(D)->SQR1+0 S4 A32])
        (reg:SI 148 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":986:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 148 [ _37 ])
        (nil)))
(debug_insn 270 269 271 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":992:5 -1
     (nil))
(insn 271 270 287 21 (set (reg:SI 149 [ _38 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 52 [0x34])) [1 ADCx_76(D)->SQR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":992:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 287 271 273 21 (set (reg:SI 244)
        (const_int 68173824 [0x4104000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1007:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 68173824 [0x4104000])
        (nil)))
(insn 273 287 274 21 (set (reg:SI 150 [ _39 ])
        (and:SI (reg:SI 149 [ _38 ])
            (reg:SI 241))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":992:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ _38 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 149 [ _38 ])
                (const_int -528349152 [0xffffffffe0820820]))
            (nil))))
(insn 274 273 275 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 52 [0x34])) [1 ADCx_76(D)->SQR2+0 S4 A32])
        (reg:SI 150 [ _39 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":992:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150 [ _39 ])
        (nil)))
(debug_insn 275 274 276 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":998:5 -1
     (nil))
(insn 276 275 278 21 (set (reg:SI 151 [ _40 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 56 [0x38])) [1 ADCx_76(D)->SQR3+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":998:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 278 276 279 21 (set (reg:SI 152 [ _41 ])
        (and:SI (reg:SI 151 [ _40 ])
            (reg:SI 241))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":998:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 241)
        (expr_list:REG_DEAD (reg:SI 151 [ _40 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 151 [ _40 ])
                    (const_int -528349152 [0xffffffffe0820820]))
                (nil)))))
(insn 279 278 280 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 56 [0x38])) [1 ADCx_76(D)->SQR3+0 S4 A32])
        (reg:SI 152 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":998:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152 [ _41 ])
        (nil)))
(debug_insn 280 279 281 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1004:5 -1
     (nil))
(insn 281 280 292 21 (set (reg:SI 153 [ _42 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 60 [0x3c])) [1 ADCx_76(D)->SQR4+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1004:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 292 281 416 21 (set (reg:SI 245)
        (const_int 16773120 [0xfff000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1018:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 16773120 [0xfff000])
        (nil)))
(insn 416 292 417 21 (set (reg:SI 154 [ _43 ])
        (and:SI (reg:SI 153 [ _42 ])
            (const_int -2009 [0xfffffffffffff827]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1004:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 153 [ _42 ])
        (nil)))
(insn 417 416 284 21 (set (reg:SI 154 [ _43 ])
        (and:SI (reg:SI 154 [ _43 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1004:5 90 {*arm_andsi3_insn}
     (nil))
(insn 284 417 285 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 60 [0x3c])) [1 ADCx_76(D)->SQR4+0 S4 A32])
        (reg:SI 154 [ _43 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1004:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154 [ _43 ])
        (nil)))
(debug_insn 285 284 286 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1007:5 -1
     (nil))
(insn 286 285 288 21 (set (reg:SI 155 [ _44 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_76(D)->JSQR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1007:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 288 286 289 21 (set (reg:SI 156 [ _45 ])
        (and:SI (reg:SI 155 [ _44 ])
            (reg:SI 244))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1007:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 244)
        (expr_list:REG_DEAD (reg:SI 155 [ _44 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 155 [ _44 ])
                    (const_int 68173824 [0x4104000]))
                (nil)))))
(insn 289 288 290 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_76(D)->JSQR+0 S4 A32])
        (reg:SI 156 [ _45 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1007:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156 [ _45 ])
        (nil)))
(debug_insn 290 289 291 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1018:5 -1
     (nil))
(insn 291 290 312 21 (set (reg:SI 157 [ _46 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 96 [0x60])) [1 ADCx_76(D)->OFR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1018:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 312 291 293 21 (set (reg:SI 249)
        (const_int -524288 [0xfffffffffff80000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1030:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -524288 [0xfffffffffff80000])
        (nil)))
(insn 293 312 294 21 (set (reg:SI 158 [ _47 ])
        (and:SI (reg:SI 157 [ _46 ])
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1018:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 157 [ _46 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 157 [ _46 ])
                (const_int 16773120 [0xfff000]))
            (nil))))
(insn 294 293 295 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 96 [0x60])) [1 ADCx_76(D)->OFR1+0 S4 A32])
        (reg:SI 158 [ _47 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1018:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 158 [ _47 ])
        (nil)))
(debug_insn 295 294 296 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1020:5 -1
     (nil))
(insn 296 295 298 21 (set (reg:SI 159 [ _48 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 100 [0x64])) [1 ADCx_76(D)->OFR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1020:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 298 296 299 21 (set (reg:SI 160 [ _49 ])
        (and:SI (reg:SI 159 [ _48 ])
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1020:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ _48 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 159 [ _48 ])
                (const_int 16773120 [0xfff000]))
            (nil))))
(insn 299 298 300 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 100 [0x64])) [1 ADCx_76(D)->OFR2+0 S4 A32])
        (reg:SI 160 [ _49 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1020:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160 [ _49 ])
        (nil)))
(debug_insn 300 299 301 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1022:5 -1
     (nil))
(insn 301 300 303 21 (set (reg:SI 161 [ _50 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 104 [0x68])) [1 ADCx_76(D)->OFR3+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1022:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 303 301 304 21 (set (reg:SI 162 [ _51 ])
        (and:SI (reg:SI 161 [ _50 ])
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1022:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ _50 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 161 [ _50 ])
                (const_int 16773120 [0xfff000]))
            (nil))))
(insn 304 303 305 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 104 [0x68])) [1 ADCx_76(D)->OFR3+0 S4 A32])
        (reg:SI 162 [ _51 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1022:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 162 [ _51 ])
        (nil)))
(debug_insn 305 304 306 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1024:5 -1
     (nil))
(insn 306 305 308 21 (set (reg:SI 163 [ _52 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 108 [0x6c])) [1 ADCx_76(D)->OFR4+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1024:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 308 306 309 21 (set (reg:SI 164 [ _53 ])
        (and:SI (reg:SI 163 [ _52 ])
            (reg:SI 245))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1024:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_DEAD (reg:SI 163 [ _52 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 163 [ _52 ])
                    (const_int 16773120 [0xfff000]))
                (nil)))))
(insn 309 308 310 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 108 [0x6c])) [1 ADCx_76(D)->OFR4+0 S4 A32])
        (reg:SI 164 [ _53 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1024:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 164 [ _53 ])
        (nil)))
(debug_insn 310 309 311 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1030:5 -1
     (nil))
(insn 311 310 313 21 (set (reg:SI 165 [ _54 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 160 [0xa0])) [1 ADCx_76(D)->AWD2CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1030:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 313 311 314 21 (set (reg:SI 166 [ _55 ])
        (and:SI (reg:SI 165 [ _54 ])
            (reg:SI 249))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1030:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165 [ _54 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 165 [ _54 ])
                (const_int -524288 [0xfffffffffff80000]))
            (nil))))
(insn 314 313 315 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 160 [0xa0])) [1 ADCx_76(D)->AWD2CR+0 S4 A32])
        (reg:SI 166 [ _55 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1030:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166 [ _55 ])
        (nil)))
(debug_insn 315 314 316 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1033:5 -1
     (nil))
(insn 316 315 318 21 (set (reg:SI 167 [ _56 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 164 [0xa4])) [1 ADCx_76(D)->AWD3CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1033:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 318 316 319 21 (set (reg:SI 168 [ _57 ])
        (and:SI (reg:SI 167 [ _56 ])
            (reg:SI 249))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1033:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 167 [ _56 ])
        (expr_list:REG_EQUAL (and:SI (reg:SI 167 [ _56 ])
                (const_int -524288 [0xfffffffffff80000]))
            (nil))))
(insn 319 318 320 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 164 [0xa4])) [1 ADCx_76(D)->AWD3CR+0 S4 A32])
        (reg:SI 168 [ _57 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1033:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168 [ _57 ])
        (nil)))
(debug_insn 320 319 321 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1036:5 -1
     (nil))
(insn 321 320 323 21 (set (reg:SI 169 [ _58 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 176 [0xb0])) [1 ADCx_76(D)->DIFSEL+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1036:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 323 321 324 21 (set (reg:SI 170 [ _59 ])
        (and:SI (reg:SI 169 [ _58 ])
            (reg:SI 249))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1036:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 249)
        (expr_list:REG_DEAD (reg:SI 169 [ _58 ])
            (expr_list:REG_EQUAL (and:SI (reg:SI 169 [ _58 ])
                    (const_int -524288 [0xfffffffffff80000]))
                (nil)))))
(insn 324 323 325 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 176 [0xb0])) [1 ADCx_76(D)->DIFSEL+0 S4 A32])
        (reg:SI 170 [ _59 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1036:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 170 [ _59 ])
        (nil)))
(debug_insn 325 324 326 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1039:5 -1
     (nil))
(insn 326 325 327 21 (set (reg:SI 171 [ _60 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 180 [0xb4])) [1 ADCx_76(D)->CALFACT+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1039:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 327 326 328 21 (set (reg:SI 172 [ _61 ])
        (and:SI (reg:SI 171 [ _60 ])
            (const_int -8323200 [0xffffffffff80ff80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1039:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 171 [ _60 ])
        (nil)))
(insn 328 327 329 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 180 [0xb4])) [1 ADCx_76(D)->CALFACT+0 S4 A32])
        (reg:SI 172 [ _61 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1039:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 172 [ _61 ])
        (nil)))
(debug_insn 329 328 330 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1042:5 -1
     (nil))
(insn 330 329 421 21 (set (reg:SI 173 [ _62 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 192 [0xc0])) [1 ADCx_76(D)->GCOMP+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1042:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 421 330 422 21 (set (reg:SI 174 [ _63 ])
        (and:SI (reg:SI 173 [ _62 ])
            (const_int -16321 [0xffffffffffffc03f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1042:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 173 [ _62 ])
        (nil)))
(insn 422 421 333 21 (set (reg:SI 174 [ _63 ])
        (and:SI (reg:SI 174 [ _63 ])
            (const_int -64 [0xffffffffffffffc0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1042:5 90 {*arm_andsi3_insn}
     (nil))
(insn 333 422 397 21 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 192 [0xc0])) [1 ADCx_76(D)->GCOMP+0 S4 A32])
        (reg:SI 174 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1042:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 209 [ ADCx ])
        (expr_list:REG_DEAD (reg:SI 174 [ _63 ])
            (nil))))
(jump_insn 397 333 398 21 (set (pc)
        (label_ref 396)) 284 {*arm_jump}
     (nil)
 -> 396)
(barrier 398 397 367)
(code_label 367 398 366 22 31 (nil) [1 uses])
(note 366 367 8 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 8 366 336 22 (set (reg/v:SI 208 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1055:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 336 8 337 22 (var_location:QI status (const_int 1 [0x1])) -1
     (nil))
(debug_insn 337 336 399 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1058:3 -1
     (nil))
(jump_insn 399 337 400 22 (set (pc)
        (label_ref 396)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1058:10 284 {*arm_jump}
     (nil)
 -> 396)
(barrier 400 399 341)
(code_label 341 400 342 23 25 (nil) [1 uses])
(note 342 341 347 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 347 342 401 23 (set (reg:SI 207 [ _155 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_76(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":7089:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 207 [ _155 ])
        (nil)))
(jump_insn 401 347 402 23 (set (pc)
        (label_ref 147)) 284 {*arm_jump}
     (nil)
 -> 147)
(barrier 402 401 396)
(code_label 396 402 353 24 42 (nil) [2 uses])
(note 353 396 351 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 351 353 352 24 (set (reg/i:SI 0 r0)
        (reg/v:SI 208 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1059:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 208 [ <retval> ])
        (nil)))
(insn 352 351 431 24 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1059:1 -1
     (nil))
(note 431 352 0 NOTE_INSN_DELETED)

;; Function LL_ADC_Init (LL_ADC_Init, funcdef_no=375, decl_uid=9974, cgraph_uid=379, symbol_order=378)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 135 uninteresting
Reg 124: def dominates all uses has unique first use
Reg 136: local to bb 2 def dominates all uses has unique first use
Reg 121: local to bb 2 def dominates all uses has unique first use
Reg 113: local to bb 3 def dominates all uses has unique first use
Ignoring reg 128, has equiv memory
Ignoring reg 129, has equiv memory
Reg 127: local to bb 3 def dominates all uses has unique first use
Reg 131 uninteresting
Reg 130 uninteresting
Reg 120 uninteresting
Found def insn 26 for 113 to be not moveable
Found def insn 19 for 121 to be not moveable
Reg 124 not local to one basic block
Examining insn 29, def for 127
  found unusable input reg 128.
Found def insn 52 for 136 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 128: (insn_list:REG_DEP_TRUE 27 (nil))
init_insns for 129: (insn_list:REG_DEP_TRUE 28 (nil))

Pass 1 for finding pseudo/allocno costs

    r136: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r135: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r128: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r123,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r124,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a2(r120,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a3(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r130,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a5(r131,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a6(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a7(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:52500,52500 VFP_LO_REGS:52500,52500 ALL_REGS:52500,52500 MEM:35000,35000
  a8(r129,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:0,0
  a9(r128,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:0,0
  a10(r126,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a11(r113,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a12(r121,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a13(r136,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a14(r135,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 45(l0): point = 0
   Insn 44(l0): point = 2
   Insn 6(l0): point = 5
   Insn 53(l0): point = 8
   Insn 35(l0): point = 10
   Insn 34(l0): point = 12
   Insn 31(l0): point = 14
   Insn 30(l0): point = 16
   Insn 29(l0): point = 18
   Insn 28(l0): point = 20
   Insn 5(l0): point = 22
   Insn 56(l0): point = 24
   Insn 55(l0): point = 26
   Insn 27(l0): point = 28
   Insn 26(l0): point = 30
   Insn 23(l0): point = 33
   Insn 22(l0): point = 35
   Insn 3(l0): point = 37
   Insn 19(l0): point = 39
   Insn 52(l0): point = 41
   Insn 2(l0): point = 43
   Insn 51(l0): point = 45
 a0(r123): [8..22] [3..5]
 a1(r124): [11..43]
 a2(r120): [11..12]
 a3(r132): [13..26]
 a4(r130): [13..14]
 a5(r131): [15..16]
 a6(r127): [15..18]
 a7(r125): [17..37]
 a8(r129): [19..20]
 a9(r128): [19..28]
 a10(r126): [23..35]
 a11(r113): [27..30]
 a12(r121): [36..39]
 a13(r136): [38..41]
 a14(r135): [44..45]
Compressing live ranges: from 48 to 22 - 45%
Ranges after the compression:
 a0(r123): [0..11]
 a1(r124): [2..19]
 a2(r120): [2..3]
 a3(r132): [4..13]
 a4(r130): [4..5]
 a5(r131): [6..7]
 a6(r127): [6..9]
 a7(r125): [8..17]
 a8(r129): [10..11]
 a9(r128): [10..15]
 a10(r126): [12..15]
 a11(r113): [14..15]
 a12(r121): [16..19]
 a13(r136): [18..19]
 a14(r135): [20..21]
+++Allocating 112 bytes for conflict table (uncompressed size 120)
;; a0(r123,l0) conflicts: a2(r120,l0) a1(r124,l0) a4(r130,l0) a3(r132,l0) a5(r131,l0) a6(r127,l0) a7(r125,l0) a8(r129,l0) a9(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r124,l0) conflicts: a0(r123,l0) a2(r120,l0) a4(r130,l0) a3(r132,l0) a5(r131,l0) a6(r127,l0) a7(r125,l0) a8(r129,l0) a9(r128,l0) a10(r126,l0) a11(r113,l0) a12(r121,l0) a13(r136,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a2(r120,l0) conflicts: a0(r123,l0) a1(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r132,l0) conflicts: a0(r123,l0) a1(r124,l0) a4(r130,l0) a5(r131,l0) a6(r127,l0) a7(r125,l0) a8(r129,l0) a9(r128,l0) a10(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r130,l0) conflicts: a0(r123,l0) a1(r124,l0) a3(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r131,l0) conflicts: a0(r123,l0) a1(r124,l0) a3(r132,l0) a6(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r127,l0) conflicts: a0(r123,l0) a1(r124,l0) a3(r132,l0) a5(r131,l0) a7(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r125,l0) conflicts: a0(r123,l0) a1(r124,l0) a3(r132,l0) a6(r127,l0) a8(r129,l0) a9(r128,l0) a10(r126,l0) a11(r113,l0) a12(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r129,l0) conflicts: a0(r123,l0) a1(r124,l0) a3(r132,l0) a7(r125,l0) a9(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r128,l0) conflicts: a0(r123,l0) a1(r124,l0) a3(r132,l0) a7(r125,l0) a8(r129,l0) a10(r126,l0) a11(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r126,l0) conflicts: a1(r124,l0) a3(r132,l0) a7(r125,l0) a9(r128,l0) a11(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r113,l0) conflicts: a1(r124,l0) a7(r125,l0) a9(r128,l0) a10(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r121,l0) conflicts: a1(r124,l0) a7(r125,l0) a13(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r136,l0) conflicts: a1(r124,l0) a12(r121,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r135,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a3(r132)<->a11(r113)@62:shuffle
  cp1:a0(r123)<->a10(r126)@500:move
  cp2:a6(r127)<->a9(r128)@62:shuffle
  cp3:a6(r127)<->a8(r129)@62:shuffle
  cp4:a4(r130)<->a6(r127)@62:shuffle
  cp5:a4(r130)<->a5(r131)@62:shuffle
  cp6:a2(r120)<->a4(r130)@62:shuffle
  cp7:a2(r120)<->a3(r132)@62:shuffle
  cp8:a1(r124)<->a14(r135)@1000:move
  cp9:a7(r125)<->a13(r136)@1000:move
  cp10:a10(r126)<->a12(r121)@125:shuffle
  pref0:a0(r123)<-hr0@2000
  pref1:a14(r135)<-hr0@2000
  pref2:a13(r136)<-hr1@2000
  regions=1, blocks=6, points=22
    allocnos=15 (big 0), copies=11, conflicts=0, ranges=15

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r123 1r124 2r120 3r132 4r130 5r131 6r127 7r125 8r129 9r128 10r126 11r113 12r121 13r136 14r135
    modified regnos: 113 120 121 123 124 125 126 127 128 129 130 131 132 135 136
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@512000
          2:( 0 2-12 14)@176000
      Allocno a0r123 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r124 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a2r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r129 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a9r128 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a10r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r136 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a14r135 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 9:a7r125-a13r136 (freq=1000):
        Result (freq=4500): a7r125(2500) a13r136(2000)
      Forming thread by copy 1:a0r123-a10r126 (freq=500):
        Result (freq=3500): a0r123(2000) a10r126(1500)
      Forming thread by copy 10:a10r126-a12r121 (freq=125):
        Result (freq=6500): a0r123(2000) a12r121(3000) a10r126(1500)
      Forming thread by copy 0:a3r132-a11r113 (freq=62):
        Result (freq=3000): a3r132(2000) a11r113(1000)
      Forming thread by copy 2:a6r127-a9r128 (freq=62):
        Result (freq=2000): a6r127(1000) a9r128(1000)
      Forming thread by copy 4:a4r130-a6r127 (freq=62):
        Result (freq=3000): a4r130(1000) a6r127(1000) a9r128(1000)
      Forming thread by copy 6:a2r120-a4r130 (freq=62):
        Result (freq=4000): a2r120(1000) a4r130(1000) a6r127(1000) a9r128(1000)
      Pushing a8(r129,l0)(cost 0)
      Forming thread by copy 8:a1r124-a14r135 (freq=1000):
        Result (freq=5000): a1r124(3000) a14r135(2000)
        Making a1(r124,l0) colorable
      Pushing a5(r131,l0)(cost 0)
      Pushing a14(r135,l0)(cost 0)
      Pushing a11(r113,l0)(cost 0)
      Pushing a3(r132,l0)(cost 0)
      Pushing a6(r127,l0)(cost 0)
      Pushing a4(r130,l0)(cost 0)
      Pushing a2(r120,l0)(cost 0)
      Pushing a9(r128,l0)(cost 0)
      Pushing a13(r136,l0)(cost 0)
      Pushing a7(r125,l0)(cost 0)
      Pushing a1(r124,l0)(cost 30000)
      Pushing a10(r126,l0)(cost 0)
      Pushing a0(r123,l0)(cost 0)
      Pushing a12(r121,l0)(cost 0)
      Popping a12(r121,l0)  -- assign reg 3
      Popping a0(r123,l0)  -- assign reg 0
      Popping a10(r126,l0)  -- assign reg 3
      Popping a1(r124,l0)  -- assign reg 2
      Popping a7(r125,l0)  -- assign reg 1
      Popping a13(r136,l0)  -- assign reg 1
      Popping a9(r128,l0)  -- (memory is more profitable 0 vs 19) spill!
      Popping a2(r120,l0)  -- assign reg 3
      Popping a4(r130,l0)  -- assign reg 3
      Popping a6(r127,l0)  -- assign reg 3
      Popping a3(r132,l0)  -- assign reg 12
      Popping a11(r113,l0)  -- assign reg 0
      Popping a14(r135,l0)  -- assign reg 0
      Popping a5(r131,l0)  -- assign reg 1
      Popping a8(r129,l0)  -- assign reg 3
Disposition:
   11:r113 l0     0    2:r120 l0     3   12:r121 l0     3    0:r123 l0     0
    1:r124 l0     2    7:r125 l0     1   10:r126 l0     3    6:r127 l0     3
    9:r128 l0   mem    8:r129 l0     3    4:r130 l0     3    5:r131 l0     1
    3:r132 l0    12   14:r135 l0     0   13:r136 l0     1
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


LL_ADC_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r120={1d,1u} r121={1d,2u} r123={2d,2u} r124={1d,4u} r125={1d,3u,2e} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={2d,2u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 93{44d,47u,2e} in 36{36 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 21 2 NOTE_INSN_FUNCTION_BEG)
(note 21 4 9 2 NOTE_INSN_DELETED)
(debug_insn 9 21 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1096:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1096:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1099:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1101:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1102:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1103:3 -1
     (nil))
(debug_insn 15 14 51 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1107:3 -1
     (nil))
(insn 51 15 2 2 (set (reg:SI 135)
        (reg:SI 0 r0 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1095:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCx ])
        (nil)))
(insn 2 51 16 2 (set (reg/v/f:SI 124 [ ADCx ])
        (reg:SI 135)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1095:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(debug_insn 16 2 17 2 (var_location:SI ADCx (reg/v/f:SI 124 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1107:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 18 17 52 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 52 18 19 2 (set (reg:SI 136)
        (reg:SI 1 r1 [ ADC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1095:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ADC_InitStruct ])
        (nil)))
(insn 19 52 20 2 (set (reg:SI 121 [ _15 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 124 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_12(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 20 19 3 2 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1107:7 -1
     (nil))
(insn 3 20 22 2 (set (reg/v/f:SI 125 [ ADC_InitStruct ])
        (reg:SI 136)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1095:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(insn 22 3 23 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 121 [ _15 ])
                        (const_int 1 [0x1]))
                    (const_int 0 [0])))
            (set (reg:SI 126)
                (and:SI (reg:SI 121 [ _15 ])
                    (const_int 1 [0x1])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1107:6 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 121 [ _15 ])
        (nil)))
(jump_insn 23 22 24 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 50)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1107:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 50)
(note 24 23 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 32 24 25 3 NOTE_INSN_DELETED)
(debug_insn 25 32 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 -1
     (nil))
(insn 26 25 27 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 124 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_12(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 55 3 (set (reg:SI 128 [ ADC_InitStruct_13(D)->Resolution ])
        (mem:SI (reg/v/f:SI 125 [ ADC_InitStruct ]) [1 ADC_InitStruct_13(D)->Resolution+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (reg/v/f:SI 125 [ ADC_InitStruct ]) [1 ADC_InitStruct_13(D)->Resolution+0 S4 A32])
        (nil)))
(insn 55 27 56 3 (set (reg:SI 132)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -49153 [0xffffffffffff3fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 56 55 5 3 (set (reg:SI 132)
        (and:SI (reg:SI 132)
            (const_int -25 [0xffffffffffffffe7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 90 {*arm_andsi3_insn}
     (nil))
(insn 5 56 28 3 (set (reg/v:SI 123 [ <retval> ])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1096:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 28 5 29 3 (set (reg:SI 129 [ ADC_InitStruct_13(D)->DataAlignment ])
        (mem:SI (plus:SI (reg/v/f:SI 125 [ ADC_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_InitStruct_13(D)->DataAlignment+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 125 [ ADC_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_InitStruct_13(D)->DataAlignment+0 S4 A32])
        (nil)))
(insn 29 28 30 3 (set (reg:SI 127)
        (ior:SI (reg:SI 128 [ ADC_InitStruct_13(D)->Resolution ])
            (reg:SI 129 [ ADC_InitStruct_13(D)->DataAlignment ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ ADC_InitStruct_13(D)->DataAlignment ])
        (expr_list:REG_DEAD (reg:SI 128 [ ADC_InitStruct_13(D)->Resolution ])
            (nil))))
(insn 30 29 31 3 (set (reg:SI 131 [ ADC_InitStruct_13(D)->LowPowerMode ])
        (mem:SI (plus:SI (reg/v/f:SI 125 [ ADC_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_InitStruct_13(D)->LowPowerMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 125 [ ADC_InitStruct ])
        (nil)))
(insn 31 30 34 3 (set (reg:SI 130)
        (ior:SI (reg:SI 127)
            (reg:SI 131 [ ADC_InitStruct_13(D)->LowPowerMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ ADC_InitStruct_13(D)->LowPowerMode ])
        (expr_list:REG_DEAD (reg:SI 127)
            (nil))))
(insn 34 31 35 3 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 130)
            (reg:SI 132))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132)
        (expr_list:REG_DEAD (reg:SI 130)
            (nil))))
(insn 35 34 53 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 124 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_12(D)->CFGR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1114:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 124 [ ADCx ])
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(jump_insn 53 35 54 3 (set (pc)
        (label_ref 36)) 284 {*arm_jump}
     (nil)
 -> 36)
(barrier 54 53 50)
(code_label 50 54 49 4 51 (nil) [1 uses])
(note 49 50 6 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 6 49 36 4 (set (reg/v:SI 123 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1128:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 36 6 37 5 50 (nil) [1 uses])
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 5 (var_location:QI status (subreg:QI (reg/v:SI 123 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 39 38 44 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1131:3 -1
     (nil))
(insn 44 39 45 5 (set (reg/i:SI 0 r0)
        (reg/v:SI 123 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1132:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 123 [ <retval> ])
        (nil)))
(insn 45 44 57 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1132:1 -1
     (nil))
(note 57 45 0 NOTE_INSN_DELETED)

;; Function LL_ADC_StructInit (LL_ADC_StructInit, funcdef_no=376, decl_uid=9976, cgraph_uid=380, symbol_order=379)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 117 uninteresting
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 114 uninteresting
Examining insn 2, def for 113
  all ok
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 114: (insn_list:REG_DEP_TRUE 7 (nil))

Pass 1 for finding pseudo/allocno costs

    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:60000,60000 MEM:40000,40000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:6000,6000 CALLER_SAVE_REGS:6000,6000 EVEN_REG:6000,6000 GENERAL_REGS:6000,6000 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:60000,60000 MEM:40000,40000
  a2(r117,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 14(l0): point = 0
   Insn 11(l0): point = 2
   Insn 8(l0): point = 4
   Insn 7(l0): point = 6
   Insn 2(l0): point = 8
   Insn 17(l0): point = 10
 a0(r113): [1..8]
 a1(r114): [1..6]
 a2(r117): [9..10]
Compressing live ranges: from 13 to 4 - 30%
Ranges after the compression:
 a0(r113): [0..1]
 a1(r114): [0..1]
 a2(r117): [2..3]
+++Allocating 16 bytes for conflict table (uncompressed size 24)
;; a0(r113,l0) conflicts: a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r117,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r113)<->a2(r117)@1000:move
  pref0:a2(r117)<-hr0@2000
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r114 2r117
    modified regnos: 113 114 117
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@276000
      Allocno a0r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r117 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a0r113-a2r117 (freq=1000):
        Result (freq=6000): a0r113(4000) a2r117(2000)
      Pushing a1(r114,l0)(cost 0)
      Pushing a2(r117,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 0
      Popping a2(r117,l0)  -- assign reg 0
      Popping a1(r114,l0)  -- assign reg 3
Disposition:
    0:r113 l0     0    1:r114 l0     3    2:r117 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


LL_ADC_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,3u} r114={1d,3u} r117={1d,1u} 
;;    total ref usage 43{28d,15u,0e} in 9{9 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1144:3 -1
     (nil))
(insn 17 6 2 2 (set (reg:SI 117)
        (reg:SI 0 r0 [ ADC_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1141:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADC_InitStruct ])
        (nil)))
(insn 2 17 7 2 (set (reg/v/f:SI 113 [ ADC_InitStruct ])
        (reg:SI 117)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1141:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))
(insn 7 2 8 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1144:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ ADC_InitStruct ]) [1 ADC_InitStruct_2(D)->Resolution+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1144:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1145:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_InitStruct_2(D)->DataAlignment+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1145:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1146:3 -1
     (nil))
(insn 14 12 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_InitStruct_2(D)->LowPowerMode+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1146:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ ADC_InitStruct ])
            (nil))))
(note 18 14 0 NOTE_INSN_DELETED)

;; Function LL_ADC_REG_Init (LL_ADC_REG_Init, funcdef_no=377, decl_uid=9979, cgraph_uid=381, symbol_order=380)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 7 }
;; 3 succs { 4 5 }
;; 4 succs { 6 }
;; 5 succs { 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 167 uninteresting
Reg 142 uninteresting (no unique first use)
Reg 168: local to bb 2 def dominates all uses has unique first use
Reg 129: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114: local to bb 4 def dominates all uses has unique first use
Ignoring reg 148, has equiv memory
Reg 147: local to bb 4 def dominates all uses has unique first use
Ignoring reg 150, has equiv memory
Reg 149: local to bb 4 def dominates all uses has unique first use
Ignoring reg 152, has equiv memory
Reg 151: local to bb 4 def dominates all uses has unique first use
Reg 154: local to bb 4 def dominates all uses has unique first use
Reg 155: local to bb 4 def dominates all uses has unique first use
Reg 153 uninteresting
Reg 121 uninteresting
Reg 122: local to bb 5 def dominates all uses has unique first use
Ignoring reg 159, has equiv memory
Reg 158: local to bb 5 def dominates all uses has unique first use
Ignoring reg 161, has equiv memory
Reg 160: local to bb 5 def dominates all uses has unique first use
Reg 163: local to bb 5 def dominates all uses has unique first use
Reg 164: local to bb 5 def dominates all uses has unique first use
Reg 162 uninteresting
Reg 128 uninteresting
Reg 131: local to bb 6 def dominates all uses has unique first use
Reg 165 uninteresting
Reg 133 uninteresting
Found def insn 37 for 114 to be not moveable
Found def insn 56 for 122 to be not moveable
Found def insn 25 for 129 to be not moveable
Found def insn 75 for 131 to be not moveable
Examining insn 41, def for 147
  found unusable input reg 148.
Examining insn 43, def for 149
  found unusable input reg 150.
Examining insn 45, def for 151
  found unusable input reg 152.
Found def insn 46 for 154 to be not moveable
Found def insn 48 for 155 to be not moveable
Examining insn 60, def for 158
  found unusable input reg 159.
Examining insn 62, def for 160
  found unusable input reg 161.
Found def insn 63 for 163 to be not moveable
Found def insn 65 for 164 to be not moveable
Found def insn 97 for 168 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 7 }
;; 3 succs { 4 5 }
;; 4 succs { 6 }
;; 5 succs { 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 148: (insn_list:REG_DEP_TRUE 40 (nil))
init_insns for 150: (insn_list:REG_DEP_TRUE 42 (nil))
init_insns for 152: (insn_list:REG_DEP_TRUE 44 (nil))
init_insns for 159: (insn_list:REG_DEP_TRUE 59 (nil))
init_insns for 161: (insn_list:REG_DEP_TRUE 61 (nil))

Pass 1 for finding pseudo/allocno costs

    r168: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r167: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r141,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r142,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:60000,60000 MEM:40000,40000
  a2(r133,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a3(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a4(r165,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a5(r131,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a6(r128,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a7(r164,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a8(r162,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a9(r163,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a10(r160,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a11(r143,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:75000,75000 VFP_LO_REGS:75000,75000 ALL_REGS:75000,75000 MEM:50000,50000
  a12(r161,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:0,0
  a13(r158,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a14(r159,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:0,0
  a15(r157,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a16(r122,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a17(r121,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a18(r155,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a19(r153,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a20(r154,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a21(r151,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a22(r152,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:0,0
  a23(r149,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a24(r150,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:0,0
  a25(r147,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a26(r148,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:0,0
  a27(r146,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a28(r114,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a29(r129,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a30(r168,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a31(r167,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 90(l0): point = 0
   Insn 89(l0): point = 2
   Insn 6(l0): point = 5
   Insn 100(l0): point = 8
   Insn 78(l0): point = 10
   Insn 77(l0): point = 12
   Insn 76(l0): point = 14
   Insn 5(l0): point = 16
   Insn 75(l0): point = 18
   Insn 67(l0): point = 21
   Insn 66(l0): point = 23
   Insn 64(l0): point = 25
   Insn 65(l0): point = 27
   Insn 63(l0): point = 29
   Insn 62(l0): point = 31
   Insn 61(l0): point = 33
   Insn 60(l0): point = 35
   Insn 59(l0): point = 37
   Insn 103(l0): point = 39
   Insn 102(l0): point = 41
   Insn 56(l0): point = 43
   Insn 98(l0): point = 46
   Insn 50(l0): point = 48
   Insn 49(l0): point = 50
   Insn 47(l0): point = 52
   Insn 48(l0): point = 54
   Insn 46(l0): point = 56
   Insn 45(l0): point = 58
   Insn 44(l0): point = 60
   Insn 43(l0): point = 62
   Insn 42(l0): point = 64
   Insn 41(l0): point = 66
   Insn 40(l0): point = 68
   Insn 106(l0): point = 70
   Insn 105(l0): point = 72
   Insn 37(l0): point = 74
   Insn 34(l0): point = 77
   Insn 31(l0): point = 79
   Insn 29(l0): point = 82
   Insn 28(l0): point = 84
   Insn 3(l0): point = 86
   Insn 25(l0): point = 88
   Insn 97(l0): point = 90
   Insn 2(l0): point = 92
   Insn 96(l0): point = 94
 a0(r141): [8..16] [3..5]
 a1(r142): [11..92]
 a2(r133): [11..12]
 a3(r113): [13..79]
 a4(r165): [13..14]
 a5(r131): [15..18]
 a6(r128): [22..23]
 a7(r164): [24..27]
 a8(r162): [24..25]
 a9(r163): [26..29]
 a10(r160): [26..31]
 a11(r143): [55..86] [28..45]
 a12(r161): [32..33]
 a13(r158): [32..35]
 a14(r159): [36..37]
 a15(r157): [36..41]
 a16(r122): [40..43]
 a17(r121): [49..50]
 a18(r155): [51..54]
 a19(r153): [51..52]
 a20(r154): [53..56]
 a21(r151): [53..58]
 a22(r152): [59..60]
 a23(r149): [59..62]
 a24(r150): [63..64]
 a25(r147): [63..66]
 a26(r148): [67..68]
 a27(r146): [67..72]
 a28(r114): [71..74]
 a29(r129): [85..88]
 a30(r168): [87..90]
 a31(r167): [93..94]
Compressing live ranges: from 97 to 44 - 45%
Ranges after the compression:
 a0(r141): [0..7]
 a1(r142): [2..41]
 a2(r133): [2..3]
 a3(r113): [4..37]
 a4(r165): [4..5]
 a5(r131): [6..7]
 a6(r128): [8..9]
 a7(r164): [10..13]
 a8(r162): [10..11]
 a9(r163): [12..15]
 a10(r160): [12..15]
 a11(r143): [28..39] [14..21]
 a12(r161): [16..17]
 a13(r158): [16..17]
 a14(r159): [18..19]
 a15(r157): [18..21]
 a16(r122): [20..21]
 a17(r121): [22..23]
 a18(r155): [24..27]
 a19(r153): [24..25]
 a20(r154): [26..29]
 a21(r151): [26..29]
 a22(r152): [30..31]
 a23(r149): [30..31]
 a24(r150): [32..33]
 a25(r147): [32..33]
 a26(r148): [34..35]
 a27(r146): [34..37]
 a28(r114): [36..37]
 a29(r129): [38..41]
 a30(r168): [40..41]
 a31(r167): [42..43]
+++Allocating 248 bytes for conflict table (uncompressed size 256)
;; a0(r141,l0) conflicts: a2(r133,l0) a1(r142,l0) a4(r165,l0) a3(r113,l0) a5(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r142,l0) conflicts: a0(r141,l0) a2(r133,l0) a4(r165,l0) a3(r113,l0) a5(r131,l0) a6(r128,l0) a8(r162,l0) a7(r164,l0) a9(r163,l0) a10(r160,l0) a11(r143,l0) a12(r161,l0) a13(r158,l0) a14(r159,l0) a15(r157,l0) a16(r122,l0) a17(r121,l0) a19(r153,l0) a18(r155,l0) a20(r154,l0) a21(r151,l0) a22(r152,l0) a23(r149,l0) a24(r150,l0) a25(r147,l0) a26(r148,l0) a27(r146,l0) a28(r114,l0) a29(r129,l0) a30(r168,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a2(r133,l0) conflicts: a0(r141,l0) a1(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r113,l0) conflicts: a0(r141,l0) a1(r142,l0) a4(r165,l0) a5(r131,l0) a6(r128,l0) a8(r162,l0) a7(r164,l0) a9(r163,l0) a10(r160,l0) a11(r143,l0) a12(r161,l0) a13(r158,l0) a14(r159,l0) a15(r157,l0) a16(r122,l0) a17(r121,l0) a19(r153,l0) a18(r155,l0) a20(r154,l0) a21(r151,l0) a22(r152,l0) a23(r149,l0) a24(r150,l0) a25(r147,l0) a26(r148,l0) a27(r146,l0) a28(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r165,l0) conflicts: a0(r141,l0) a1(r142,l0) a3(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r131,l0) conflicts: a0(r141,l0) a1(r142,l0) a3(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r128,l0) conflicts: a1(r142,l0) a3(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r164,l0) conflicts: a1(r142,l0) a3(r113,l0) a8(r162,l0) a9(r163,l0) a10(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r162,l0) conflicts: a1(r142,l0) a3(r113,l0) a7(r164,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r163,l0) conflicts: a1(r142,l0) a3(r113,l0) a7(r164,l0) a10(r160,l0) a11(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r160,l0) conflicts: a1(r142,l0) a3(r113,l0) a7(r164,l0) a9(r163,l0) a11(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r143,l0) conflicts: a1(r142,l0) a3(r113,l0) a9(r163,l0) a10(r160,l0) a12(r161,l0) a13(r158,l0) a14(r159,l0) a15(r157,l0) a16(r122,l0) a20(r154,l0) a21(r151,l0) a22(r152,l0) a23(r149,l0) a24(r150,l0) a25(r147,l0) a26(r148,l0) a27(r146,l0) a28(r114,l0) a29(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r161,l0) conflicts: a1(r142,l0) a3(r113,l0) a11(r143,l0) a13(r158,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r158,l0) conflicts: a1(r142,l0) a3(r113,l0) a11(r143,l0) a12(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r159,l0) conflicts: a1(r142,l0) a3(r113,l0) a11(r143,l0) a15(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r157,l0) conflicts: a1(r142,l0) a3(r113,l0) a11(r143,l0) a14(r159,l0) a16(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r122,l0) conflicts: a1(r142,l0) a3(r113,l0) a11(r143,l0) a15(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r121,l0) conflicts: a1(r142,l0) a3(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r155,l0) conflicts: a1(r142,l0) a3(r113,l0) a19(r153,l0) a20(r154,l0) a21(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r153,l0) conflicts: a1(r142,l0) a3(r113,l0) a18(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r154,l0) conflicts: a1(r142,l0) a3(r113,l0) a11(r143,l0) a18(r155,l0) a21(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r151,l0) conflicts: a1(r142,l0) a3(r113,l0) a11(r143,l0) a18(r155,l0) a20(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r152,l0) conflicts: a1(r142,l0) a3(r113,l0) a11(r143,l0) a23(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r149,l0) conflicts: a1(r142,l0) a3(r113,l0) a11(r143,l0) a22(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r150,l0) conflicts: a1(r142,l0) a3(r113,l0) a11(r143,l0) a25(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r147,l0) conflicts: a1(r142,l0) a3(r113,l0) a11(r143,l0) a24(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r148,l0) conflicts: a1(r142,l0) a3(r113,l0) a11(r143,l0) a27(r146,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r146,l0) conflicts: a1(r142,l0) a3(r113,l0) a11(r143,l0) a26(r148,l0) a28(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r114,l0) conflicts: a1(r142,l0) a3(r113,l0) a11(r143,l0) a27(r146,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r129,l0) conflicts: a1(r142,l0) a11(r143,l0) a30(r168,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r168,l0) conflicts: a1(r142,l0) a29(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r167,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a4(r165)<->a5(r131)@62:shuffle
  cp1:a2(r133)<->a4(r165)@62:shuffle
  cp2:a2(r133)<->a3(r113)@62:shuffle
  cp3:a13(r158)<->a15(r157)@31:shuffle
  cp4:a13(r158)<->a14(r159)@31:shuffle
  cp5:a10(r160)<->a13(r158)@31:shuffle
  cp6:a10(r160)<->a12(r161)@31:shuffle
  cp7:a8(r162)<->a10(r160)@31:shuffle
  cp8:a8(r162)<->a9(r163)@31:shuffle
  cp9:a6(r128)<->a8(r162)@31:shuffle
  cp10:a6(r128)<->a7(r164)@31:shuffle
  cp11:a25(r147)<->a27(r146)@31:shuffle
  cp12:a25(r147)<->a26(r148)@31:shuffle
  cp13:a23(r149)<->a25(r147)@31:shuffle
  cp14:a23(r149)<->a24(r150)@31:shuffle
  cp15:a21(r151)<->a23(r149)@31:shuffle
  cp16:a21(r151)<->a22(r152)@31:shuffle
  cp17:a19(r153)<->a21(r151)@31:shuffle
  cp18:a19(r153)<->a20(r154)@31:shuffle
  cp19:a17(r121)<->a19(r153)@31:shuffle
  cp20:a17(r121)<->a18(r155)@31:shuffle
  cp21:a1(r142)<->a31(r167)@1000:move
  cp22:a11(r143)<->a30(r168)@1000:move
  pref0:a0(r141)<-hr0@2000
  pref1:a31(r167)<-hr0@2000
  pref2:a30(r168)<-hr1@2000
  regions=1, blocks=9, points=44
    allocnos=32 (big 0), copies=23, conflicts=0, ranges=33

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r141 1r142 2r133 3r113 4r165 5r131 6r128 7r164 8r162 9r163 10r160 11r143 12r161 13r158 14r159 15r157 16r122 17r121 18r155 19r153 20r154 21r151 22r152 23r149 24r150 25r147 26r148 27r146 28r114 29r129 30r168 31r167
    modified regnos: 113 114 121 122 128 129 131 133 141 142 143 146 147 148 149 150 151 152 153 154 155 157 158 159 160 161 162 163 164 165 167 168
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@652000
          2:( 0 2-12 14)@196000
      Allocno a0r141 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r142 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a2r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r161 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a13r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r159 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a15r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r152 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a23r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r150 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a25r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r148 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a27r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r168 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a31r167 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 0:a4r165-a5r131 (freq=62):
        Result (freq=2000): a4r165(1000) a5r131(1000)
      Forming thread by copy 1:a2r133-a4r165 (freq=62):
        Result (freq=3000): a2r133(1000) a4r165(1000) a5r131(1000)
      Forming thread by copy 3:a13r158-a15r157 (freq=31):
        Result (freq=1500): a13r158(500) a15r157(1000)
      Forming thread by copy 5:a10r160-a13r158 (freq=31):
        Result (freq=2000): a10r160(500) a13r158(500) a15r157(1000)
      Forming thread by copy 7:a8r162-a10r160 (freq=31):
        Result (freq=2500): a8r162(500) a10r160(500) a13r158(500) a15r157(1000)
      Forming thread by copy 9:a6r128-a8r162 (freq=31):
        Result (freq=3000): a6r128(500) a8r162(500) a10r160(500) a13r158(500) a15r157(1000)
      Forming thread by copy 11:a25r147-a27r146 (freq=31):
        Result (freq=1500): a25r147(500) a27r146(1000)
      Forming thread by copy 13:a23r149-a25r147 (freq=31):
        Result (freq=2000): a23r149(500) a25r147(500) a27r146(1000)
      Forming thread by copy 15:a21r151-a23r149 (freq=31):
        Result (freq=2500): a21r151(500) a23r149(500) a25r147(500) a27r146(1000)
      Forming thread by copy 17:a19r153-a21r151 (freq=31):
        Result (freq=3000): a19r153(500) a21r151(500) a23r149(500) a25r147(500) a27r146(1000)
      Forming thread by copy 19:a17r121-a19r153 (freq=31):
        Result (freq=3500): a17r121(500) a19r153(500) a21r151(500) a23r149(500) a25r147(500) a27r146(1000)
      Pushing a28(r114,l0)(cost 0)
      Pushing a26(r148,l0)(cost 0)
      Pushing a24(r150,l0)(cost 0)
      Pushing a22(r152,l0)(cost 0)
      Pushing a20(r154,l0)(cost 0)
      Pushing a18(r155,l0)(cost 0)
      Pushing a16(r122,l0)(cost 0)
      Forming thread by copy 22:a11r143-a30r168 (freq=1000):
        Result (freq=5750): a11r143(3750) a30r168(2000)
        Making a11(r143,l0) colorable
      Pushing a14(r159,l0)(cost 0)
      Pushing a12(r161,l0)(cost 0)
      Pushing a9(r163,l0)(cost 0)
      Pushing a7(r164,l0)(cost 0)
      Pushing a31(r167,l0)(cost 0)
      Pushing a30(r168,l0)(cost 0)
      Pushing a29(r129,l0)(cost 0)
      Pushing a0(r141,l0)(cost 0)
      Pushing a13(r158,l0)(cost 0)
      Pushing a10(r160,l0)(cost 0)
        Making a3(r113,l0) colorable
      Pushing a3(r113,l0)(cost 15000)
      Pushing a8(r162,l0)(cost 0)
      Forming thread by copy 21:a1r142-a31r167 (freq=1000):
        Result (freq=6000): a1r142(4000) a31r167(2000)
        Making a1(r142,l0) colorable
      Pushing a6(r128,l0)(cost 0)
      Pushing a15(r157,l0)(cost 0)
      Pushing a5(r131,l0)(cost 0)
      Pushing a4(r165,l0)(cost 0)
      Pushing a2(r133,l0)(cost 0)
      Pushing a25(r147,l0)(cost 0)
      Pushing a23(r149,l0)(cost 0)
      Pushing a21(r151,l0)(cost 0)
      Pushing a19(r153,l0)(cost 0)
      Pushing a17(r121,l0)(cost 0)
      Pushing a27(r146,l0)(cost 0)
      Pushing a11(r143,l0)(cost 50000)
      Pushing a1(r142,l0)(cost 40000)
      Popping a1(r142,l0)  -- assign reg 3
      Popping a11(r143,l0)  -- assign reg 1
      Popping a27(r146,l0)  -- assign reg 2
      Popping a17(r121,l0)  -- assign reg 2
      Popping a19(r153,l0)  -- assign reg 2
      Popping a21(r151,l0)  -- assign reg 2
      Popping a23(r149,l0)  -- assign reg 2
      Popping a25(r147,l0)  -- assign reg 2
      Popping a2(r133,l0)  -- assign reg 2
      Popping a4(r165,l0)  -- assign reg 2
      Popping a5(r131,l0)  -- assign reg 2
      Popping a15(r157,l0)  -- assign reg 0
      Popping a6(r128,l0)  -- assign reg 1
      Popping a8(r162,l0)  -- assign reg 1
      Popping a3(r113,l0)  -- assign reg 4
      Popping a10(r160,l0)  -- assign reg 0
      Popping a13(r158,l0)  -- assign reg 0
      Popping a0(r141,l0)  -- assign reg 0
      Popping a29(r129,l0)  -- assign reg 2
      Popping a30(r168,l0)  -- assign reg 1
      Popping a31(r167,l0)  -- assign reg 0
      Popping a7(r164,l0)  -- assign reg 2
      Popping a9(r163,l0)  -- assign reg 5
      Popping a12(r161,l0)  -- assign reg 2
      Popping a14(r159,l0)  -- assign reg 2
      Popping a16(r122,l0)  -- assign reg 2
      Popping a18(r155,l0)  -- assign reg 1
      Popping a20(r154,l0)  -- assign reg 0
      Popping a22(r152,l0)  -- assign reg 0
      Popping a24(r150,l0)  -- assign reg 0
      Popping a26(r148,l0)  -- assign reg 0
      Popping a28(r114,l0)  -- assign reg 0
Disposition:
    3:r113 l0     4   28:r114 l0     0   17:r121 l0     2   16:r122 l0     2
    6:r128 l0     1   29:r129 l0     2    5:r131 l0     2    2:r133 l0     2
    0:r141 l0     0    1:r142 l0     3   11:r143 l0     1   27:r146 l0     2
   25:r147 l0     2   26:r148 l0     0   23:r149 l0     2   24:r150 l0     0
   21:r151 l0     2   22:r152 l0     0   19:r153 l0     2   20:r154 l0     0
   18:r155 l0     1   15:r157 l0     0   13:r158 l0     0   14:r159 l0     2
   10:r160 l0     0   12:r161 l0     2    8:r162 l0     1    9:r163 l0     5
    7:r164 l0     2    4:r165 l0     2   31:r167 l0     0   30:r168 l0     1
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


LL_ADC_REG_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,8u} r103={1d,7u} r113={1d,2u} r114={1d,1u} r121={1d,1u} r122={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r133={1d,1u} r141={2d,2u} r142={1d,9u} r143={1d,11u,5e} r146={2d,2u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r157={2d,2u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 158{63d,90u,5e} in 74{74 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 27 2 NOTE_INSN_FUNCTION_BEG)
(note 27 4 9 2 NOTE_INSN_DELETED)
(debug_insn 9 27 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1184:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1184:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1187:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1188:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1189:3 -1
     (nil))
(debug_insn 14 13 96 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1190:3 -1
     (nil))
(insn 96 14 2 2 (set (reg:SI 167)
        (reg:SI 0 r0 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1183:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCx ])
        (nil)))
(insn 2 96 97 2 (set (reg/v/f:SI 142 [ ADCx ])
        (reg:SI 167)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1183:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(insn 97 2 25 2 (set (reg:SI 168)
        (reg:SI 1 r1 [ ADC_REG_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1183:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ADC_REG_InitStruct ])
        (nil)))
(insn 25 97 3 2 (set (reg:SI 129 [ _32 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_29(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 25 15 2 (set (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1183:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(debug_insn 15 3 16 2 (var_location:SI D#2 (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
            (const_int 4 [0x4])) [1 ADC_REG_InitStruct_28(D)->SequencerLength+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1190:25 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1192:5 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1196:5 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1199:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1200:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1201:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1205:3 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:SI ADCx (reg/v/f:SI 142 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1205:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 24 23 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(debug_insn 26 24 28 2 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1205:7 -1
     (nil))
(insn 28 26 29 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 129 [ _32 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1205:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 129 [ _32 ])
        (nil)))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1205:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 95)
(note 30 29 33 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 33 30 31 3 NOTE_INSN_DELETED)
(insn 31 33 32 3 (set (reg:SI 113 [ _1 ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_REG_InitStruct_28(D)->SequencerLength+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1190:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 32 31 34 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1218:5 -1
     (nil))
(jump_insn 34 32 35 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 113 [ _1 ])
                        (const_int 0 [0]))
                    (label_ref 53)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1218:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 53)
(note 35 34 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 38 35 36 4 NOTE_INSN_DELETED)
(debug_insn 36 38 37 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 -1
     (nil))
(insn 37 36 105 4 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_29(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 37 106 4 (set (reg:SI 146)
        (const_int -999396 [0xfffffffffff0c01c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int -999396 [0xfffffffffff0c01c])
        (nil)))
(insn 106 105 40 4 (set (reg:SI 146)
        (and:SI (reg:SI 114 [ _2 ])
            (reg:SI 146))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 40 106 41 4 (set (reg:SI 148 [ ADC_REG_InitStruct_28(D)->TriggerSource ])
        (mem:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ]) [1 ADC_REG_InitStruct_28(D)->TriggerSource+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ]) [1 ADC_REG_InitStruct_28(D)->TriggerSource+0 S4 A32])
        (nil)))
(insn 41 40 42 4 (set (reg:SI 147)
        (ior:SI (reg:SI 146)
            (reg:SI 148 [ ADC_REG_InitStruct_28(D)->TriggerSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ ADC_REG_InitStruct_28(D)->TriggerSource ])
        (expr_list:REG_DEAD (reg:SI 146)
            (nil))))
(insn 42 41 43 4 (set (reg:SI 150 [ ADC_REG_InitStruct_28(D)->SequencerDiscont ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_REG_InitStruct_28(D)->SequencerDiscont+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_REG_InitStruct_28(D)->SequencerDiscont+0 S4 A32])
        (nil)))
(insn 43 42 44 4 (set (reg:SI 149)
        (ior:SI (reg:SI 147)
            (reg:SI 150 [ ADC_REG_InitStruct_28(D)->SequencerDiscont ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ ADC_REG_InitStruct_28(D)->SequencerDiscont ])
        (expr_list:REG_DEAD (reg:SI 147)
            (nil))))
(insn 44 43 45 4 (set (reg:SI 152 [ ADC_REG_InitStruct_28(D)->ContinuousMode ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_REG_InitStruct_28(D)->ContinuousMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_REG_InitStruct_28(D)->ContinuousMode+0 S4 A32])
        (nil)))
(insn 45 44 46 4 (set (reg:SI 151)
        (ior:SI (reg:SI 149)
            (reg:SI 152 [ ADC_REG_InitStruct_28(D)->ContinuousMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 152 [ ADC_REG_InitStruct_28(D)->ContinuousMode ])
        (expr_list:REG_DEAD (reg:SI 149)
            (nil))))
(insn 46 45 48 4 (set (reg:SI 154 [ ADC_REG_InitStruct_28(D)->DMATransfer ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 16 [0x10])) [1 ADC_REG_InitStruct_28(D)->DMATransfer+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 46 47 4 (set (reg:SI 155 [ ADC_REG_InitStruct_28(D)->Overrun ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 20 [0x14])) [1 ADC_REG_InitStruct_28(D)->Overrun+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
        (nil)))
(insn 47 48 49 4 (set (reg:SI 153)
        (ior:SI (reg:SI 151)
            (reg:SI 154 [ ADC_REG_InitStruct_28(D)->DMATransfer ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ ADC_REG_InitStruct_28(D)->DMATransfer ])
        (expr_list:REG_DEAD (reg:SI 151)
            (nil))))
(insn 49 47 50 4 (set (reg:SI 121 [ _13 ])
        (ior:SI (reg:SI 153)
            (reg:SI 155 [ ADC_REG_InitStruct_28(D)->Overrun ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 155 [ ADC_REG_InitStruct_28(D)->Overrun ])
        (expr_list:REG_DEAD (reg:SI 153)
            (nil))))
(insn 50 49 98 4 (set (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_29(D)->CFGR+0 S4 A32])
        (reg:SI 121 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1220:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _13 ])
        (nil)))
(jump_insn 98 50 99 4 (set (pc)
        (label_ref 68)) 284 {*arm_jump}
     (nil)
 -> 68)
(barrier 99 98 53)
(code_label 53 99 54 5 59 (nil) [1 uses])
(note 54 53 57 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 57 54 55 5 NOTE_INSN_DELETED)
(debug_insn 55 57 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 -1
     (nil))
(insn 56 55 102 5 (set (reg:SI 122 [ _14 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_29(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 56 103 5 (set (reg:SI 157)
        (const_int -999396 [0xfffffffffff0c01c])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int -999396 [0xfffffffffff0c01c])
        (nil)))
(insn 103 102 59 5 (set (reg:SI 157)
        (and:SI (reg:SI 122 [ _14 ])
            (reg:SI 157))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _14 ])
        (nil)))
(insn 59 103 60 5 (set (reg:SI 159 [ ADC_REG_InitStruct_28(D)->TriggerSource ])
        (mem:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ]) [1 ADC_REG_InitStruct_28(D)->TriggerSource+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ]) [1 ADC_REG_InitStruct_28(D)->TriggerSource+0 S4 A32])
        (nil)))
(insn 60 59 61 5 (set (reg:SI 158)
        (ior:SI (reg:SI 157)
            (reg:SI 159 [ ADC_REG_InitStruct_28(D)->TriggerSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ ADC_REG_InitStruct_28(D)->TriggerSource ])
        (expr_list:REG_DEAD (reg:SI 157)
            (nil))))
(insn 61 60 62 5 (set (reg:SI 161 [ ADC_REG_InitStruct_28(D)->ContinuousMode ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_REG_InitStruct_28(D)->ContinuousMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_REG_InitStruct_28(D)->ContinuousMode+0 S4 A32])
        (nil)))
(insn 62 61 63 5 (set (reg:SI 160)
        (ior:SI (reg:SI 158)
            (reg:SI 161 [ ADC_REG_InitStruct_28(D)->ContinuousMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ ADC_REG_InitStruct_28(D)->ContinuousMode ])
        (expr_list:REG_DEAD (reg:SI 158)
            (nil))))
(insn 63 62 65 5 (set (reg:SI 163 [ ADC_REG_InitStruct_28(D)->DMATransfer ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 16 [0x10])) [1 ADC_REG_InitStruct_28(D)->DMATransfer+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 63 64 5 (set (reg:SI 164 [ ADC_REG_InitStruct_28(D)->Overrun ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
                (const_int 20 [0x14])) [1 ADC_REG_InitStruct_28(D)->Overrun+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 143 [ ADC_REG_InitStruct ])
        (nil)))
(insn 64 65 66 5 (set (reg:SI 162)
        (ior:SI (reg:SI 160)
            (reg:SI 163 [ ADC_REG_InitStruct_28(D)->DMATransfer ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 163 [ ADC_REG_InitStruct_28(D)->DMATransfer ])
        (expr_list:REG_DEAD (reg:SI 160)
            (nil))))
(insn 66 64 67 5 (set (reg:SI 128 [ _23 ])
        (ior:SI (reg:SI 162)
            (reg:SI 164 [ ADC_REG_InitStruct_28(D)->Overrun ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 164 [ ADC_REG_InitStruct_28(D)->Overrun ])
        (expr_list:REG_DEAD (reg:SI 162)
            (nil))))
(insn 67 66 68 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_29(D)->CFGR+0 S4 A32])
        (reg:SI 128 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1239:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _23 ])
        (nil)))
(code_label 68 67 69 6 60 (nil) [1 uses])
(note 69 68 70 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1258:5 -1
     (nil))
(debug_insn 71 70 72 6 (var_location:SI ADCx (reg/v/f:SI 142 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1258:5 -1
     (nil))
(debug_insn 72 71 73 6 (var_location:SI SequencerNbRanks (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1258:5 -1
     (nil))
(debug_insn 73 72 74 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3879:22 -1
     (nil))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3881:3 -1
     (nil))
(insn 75 74 5 6 (set (reg:SI 131 [ _34 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 48 [0x30])) [1 ADCx_29(D)->SQR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3881:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 75 76 6 (set (reg/v:SI 141 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1184:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 76 5 77 6 (set (reg:SI 165)
        (and:SI (reg:SI 131 [ _34 ])
            (const_int -16 [0xfffffffffffffff0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3881:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _34 ])
        (nil)))
(insn 77 76 78 6 (set (reg:SI 133 [ _36 ])
        (ior:SI (reg:SI 165)
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3881:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 78 77 100 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 142 [ ADCx ])
                (const_int 48 [0x30])) [1 ADCx_29(D)->SQR1+0 S4 A32])
        (reg:SI 133 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3881:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 142 [ ADCx ])
        (expr_list:REG_DEAD (reg:SI 133 [ _36 ])
            (nil))))
(jump_insn 100 78 101 6 (set (pc)
        (label_ref 79)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":3882:1 284 {*arm_jump}
     (nil)
 -> 79)
(barrier 101 100 95)
(code_label 95 101 94 7 61 (nil) [1 uses])
(note 94 95 6 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 6 94 79 7 (set (reg/v:SI 141 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1263:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 79 6 80 8 58 (nil) [1 uses])
(note 80 79 81 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 8 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1258:5 -1
     (nil))
(debug_insn 82 81 83 8 (var_location:SI SequencerNbRanks (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1258:5 -1
     (nil))
(debug_insn 83 82 84 8 (var_location:QI status (subreg:QI (reg/v:SI 141 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 84 83 89 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1265:3 -1
     (nil))
(insn 89 84 90 8 (set (reg/i:SI 0 r0)
        (reg/v:SI 141 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1266:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 141 [ <retval> ])
        (nil)))
(insn 90 89 108 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1266:1 -1
     (nil))
(note 108 90 0 NOTE_INSN_DELETED)

;; Function LL_ADC_REG_StructInit (LL_ADC_REG_StructInit, funcdef_no=378, decl_uid=9981, cgraph_uid=382, symbol_order=381)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 120 uninteresting
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 114: local to bb 2 def dominates all uses has unique first use
Reg 119: local to bb 2 def dominates all uses has unique first use
Examining insn 2, def for 113
  all ok
Ignoring reg 114 with equiv init insn
Ignoring reg 119 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 114: (insn_list:REG_DEP_TRUE 7 (nil))
init_insns for 119: (insn_list:REG_DEP_TRUE 22 (nil))

Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:105000,105000 VFP_LO_REGS:105000,105000 ALL_REGS:105000,105000 MEM:70000,70000
  a1(r119,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:10000,10000 CALLER_SAVE_REGS:10000,10000 EVEN_REG:10000,10000 GENERAL_REGS:10000,10000 VFP_D0_D7_REGS:90000,90000 VFP_LO_REGS:90000,90000 ALL_REGS:90000,90000 MEM:60000,60000
  a3(r120,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 23(l0): point = 0
   Insn 20(l0): point = 2
   Insn 17(l0): point = 4
   Insn 14(l0): point = 6
   Insn 11(l0): point = 8
   Insn 8(l0): point = 10
   Insn 22(l0): point = 12
   Insn 7(l0): point = 14
   Insn 2(l0): point = 16
   Insn 26(l0): point = 18
 a0(r113): [1..16]
 a1(r119): [1..12]
 a2(r114): [3..14]
 a3(r120): [17..18]
Compressing live ranges: from 21 to 4 - 19%
Ranges after the compression:
 a0(r113): [0..1]
 a1(r119): [0..1]
 a2(r114): [0..1]
 a3(r120): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r113,l0) conflicts: a1(r119,l0) a2(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r119,l0) conflicts: a0(r113,l0) a2(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r114,l0) conflicts: a0(r113,l0) a1(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r120,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r113)<->a3(r120)@1000:move
  pref0:a3(r120)<-hr0@2000
  regions=1, blocks=3, points=4
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r119 2r114 3r120
    modified regnos: 113 114 119 120
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@416000
      Allocno a0r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r120 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a0r113-a3r120 (freq=1000):
        Result (freq=9000): a0r113(7000) a3r120(2000)
      Pushing a1(r119,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a3(r120,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 0
      Popping a3(r120,l0)  -- assign reg 0
      Popping a2(r114,l0)  -- assign reg 3
      Popping a1(r119,l0)  -- assign reg 2
Disposition:
    0:r113 l0     0    2:r114 l0     3    1:r119 l0     2    3:r120 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


LL_ADC_REG_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,6u} r114={1d,5u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 50{29d,21u,0e} in 16{16 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1280:3 -1
     (nil))
(insn 26 6 2 2 (set (reg:SI 120)
        (reg:SI 0 r0 [ ADC_REG_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1275:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADC_REG_InitStruct ])
        (nil)))
(insn 2 26 7 2 (set (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1275:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 7 2 22 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1280:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 22 7 8 2 (set (reg:SI 119)
        (const_int 4096 [0x1000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1285:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4096 [0x1000])
        (nil)))
(insn 8 22 9 2 (set (mem:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ]) [1 ADC_REG_InitStruct_2(D)->TriggerSource+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1280:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1281:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_REG_InitStruct_2(D)->SequencerLength+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1281:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1282:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_REG_InitStruct_2(D)->SequencerDiscont+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1282:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1283:3 -1
     (nil))
(insn 17 15 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_REG_InitStruct_2(D)->ContinuousMode+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1283:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1284:3 -1
     (nil))
(insn 20 18 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
                (const_int 16 [0x10])) [1 ADC_REG_InitStruct_2(D)->DMATransfer+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1284:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (nil)))
(debug_insn 21 20 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1285:3 -1
     (nil))
(insn 23 21 27 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
                (const_int 20 [0x14])) [1 ADC_REG_InitStruct_2(D)->Overrun+0 S4 A32])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1285:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ ADC_REG_InitStruct ])
            (nil))))
(note 27 23 0 NOTE_INSN_DELETED)

;; Function LL_ADC_INJ_Init (LL_ADC_INJ_Init, funcdef_no=379, decl_uid=9984, cgraph_uid=383, symbol_order=382)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 7 }
;; 3 succs { 4 5 }
;; 4 succs { 6 }
;; 5 succs { 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 146 uninteresting
Reg 132 uninteresting (no unique first use)
Reg 147: local to bb 2 def dominates all uses has unique first use
Reg 127: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114: local to bb 4 def dominates all uses has unique first use
Ignoring reg 137, has equiv memory
Reg 135 uninteresting
Reg 136: local to bb 4 def dominates all uses has unique first use
Ignoring reg 138, has equiv memory
Reg 118 uninteresting
Reg 119: local to bb 5 def dominates all uses has unique first use
Ignoring reg 140, has equiv memory
Reg 139 uninteresting
Reg 122 uninteresting
Reg 123: local to bb 6 def dominates all uses has unique first use
Reg 144: local to bb 6 def dominates all uses has unique first use
Reg 143 uninteresting
Reg 126 uninteresting
Found def insn 33 for 114 to be not moveable
Found def insn 45 for 119 to be not moveable
Found def insn 53 for 123 to be not moveable
Found def insn 21 for 127 to be not moveable
Examining insn 36, def for 136
  found unusable input reg 137.
Found def insn 57 for 144 to be not moveable
Found def insn 76 for 147 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8
;; 2 succs { 3 7 }
;; 3 succs { 4 5 }
;; 4 succs { 6 }
;; 5 succs { 6 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 137: (insn_list:REG_DEP_TRUE 35 (nil))
init_insns for 138: (insn_list:REG_DEP_TRUE 37 (nil))
init_insns for 140: (insn_list:REG_DEP_TRUE 47 (nil))

Pass 1 for finding pseudo/allocno costs

    r147: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r137: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r131,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a1(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:60000,60000 MEM:40000,40000
  a2(r126,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a3(r144,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a4(r143,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a5(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a6(r141,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a7(r123,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a8(r133,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:52500,52500 VFP_LO_REGS:52500,52500 ALL_REGS:52500,52500 MEM:35000,35000
  a9(r122,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a10(r140,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:0,0
  a11(r139,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a12(r119,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a13(r118,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a14(r138,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:0,0
  a15(r136,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a16(r137,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:0,0
  a17(r135,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a18(r114,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a19(r127,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a20(r147,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a21(r146,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 69(l0): point = 0
   Insn 68(l0): point = 2
   Insn 6(l0): point = 5
   Insn 79(l0): point = 8
   Insn 5(l0): point = 10
   Insn 59(l0): point = 12
   Insn 58(l0): point = 14
   Insn 56(l0): point = 16
   Insn 82(l0): point = 18
   Insn 81(l0): point = 20
   Insn 57(l0): point = 22
   Insn 53(l0): point = 24
   Insn 49(l0): point = 27
   Insn 48(l0): point = 29
   Insn 46(l0): point = 31
   Insn 47(l0): point = 33
   Insn 45(l0): point = 35
   Insn 77(l0): point = 38
   Insn 39(l0): point = 40
   Insn 38(l0): point = 42
   Insn 37(l0): point = 44
   Insn 36(l0): point = 46
   Insn 34(l0): point = 48
   Insn 35(l0): point = 50
   Insn 33(l0): point = 52
   Insn 30(l0): point = 55
   Insn 27(l0): point = 57
   Insn 25(l0): point = 60
   Insn 24(l0): point = 62
   Insn 3(l0): point = 64
   Insn 21(l0): point = 66
   Insn 76(l0): point = 68
   Insn 2(l0): point = 70
   Insn 75(l0): point = 72
 a0(r131): [8..10] [3..5]
 a1(r132): [13..70]
 a2(r126): [13..14]
 a3(r144): [15..22]
 a4(r143): [15..16]
 a5(r113): [17..57]
 a6(r141): [17..20]
 a7(r123): [21..24]
 a8(r133): [23..64]
 a9(r122): [28..29]
 a10(r140): [30..33]
 a11(r139): [30..31]
 a12(r119): [32..35]
 a13(r118): [41..42]
 a14(r138): [43..44]
 a15(r136): [43..46]
 a16(r137): [47..50]
 a17(r135): [47..48]
 a18(r114): [49..52]
 a19(r127): [63..66]
 a20(r147): [65..68]
 a21(r146): [71..72]
Compressing live ranges: from 75 to 34 - 45%
Ranges after the compression:
 a0(r131): [0..3]
 a1(r132): [4..31]
 a2(r126): [4..5]
 a3(r144): [6..11]
 a4(r143): [6..7]
 a5(r113): [8..27]
 a6(r141): [8..9]
 a7(r123): [10..13]
 a8(r133): [12..29]
 a9(r122): [14..15]
 a10(r140): [16..19]
 a11(r139): [16..17]
 a12(r119): [18..19]
 a13(r118): [20..21]
 a14(r138): [22..23]
 a15(r136): [22..23]
 a16(r137): [24..27]
 a17(r135): [24..25]
 a18(r114): [26..27]
 a19(r127): [28..31]
 a20(r147): [30..31]
 a21(r146): [32..33]
+++Allocating 160 bytes for conflict table (uncompressed size 176)
;; a0(r131,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r132,l0) conflicts: a2(r126,l0) a4(r143,l0) a3(r144,l0) a6(r141,l0) a5(r113,l0) a7(r123,l0) a8(r133,l0) a9(r122,l0) a11(r139,l0) a10(r140,l0) a12(r119,l0) a13(r118,l0) a14(r138,l0) a15(r136,l0) a17(r135,l0) a16(r137,l0) a18(r114,l0) a19(r127,l0) a20(r147,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a2(r126,l0) conflicts: a1(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r144,l0) conflicts: a1(r132,l0) a4(r143,l0) a6(r141,l0) a5(r113,l0) a7(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r143,l0) conflicts: a1(r132,l0) a3(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r113,l0) conflicts: a1(r132,l0) a3(r144,l0) a6(r141,l0) a7(r123,l0) a8(r133,l0) a9(r122,l0) a11(r139,l0) a10(r140,l0) a12(r119,l0) a13(r118,l0) a14(r138,l0) a15(r136,l0) a17(r135,l0) a16(r137,l0) a18(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r141,l0) conflicts: a1(r132,l0) a3(r144,l0) a5(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r123,l0) conflicts: a1(r132,l0) a3(r144,l0) a5(r113,l0) a8(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r133,l0) conflicts: a1(r132,l0) a5(r113,l0) a7(r123,l0) a9(r122,l0) a11(r139,l0) a10(r140,l0) a12(r119,l0) a13(r118,l0) a14(r138,l0) a15(r136,l0) a17(r135,l0) a16(r137,l0) a18(r114,l0) a19(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r122,l0) conflicts: a1(r132,l0) a5(r113,l0) a8(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r140,l0) conflicts: a1(r132,l0) a5(r113,l0) a8(r133,l0) a11(r139,l0) a12(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r139,l0) conflicts: a1(r132,l0) a5(r113,l0) a8(r133,l0) a10(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r119,l0) conflicts: a1(r132,l0) a5(r113,l0) a8(r133,l0) a10(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r118,l0) conflicts: a1(r132,l0) a5(r113,l0) a8(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r138,l0) conflicts: a1(r132,l0) a5(r113,l0) a8(r133,l0) a15(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r136,l0) conflicts: a1(r132,l0) a5(r113,l0) a8(r133,l0) a14(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r137,l0) conflicts: a1(r132,l0) a5(r113,l0) a8(r133,l0) a17(r135,l0) a18(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r135,l0) conflicts: a1(r132,l0) a5(r113,l0) a8(r133,l0) a16(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r114,l0) conflicts: a1(r132,l0) a5(r113,l0) a8(r133,l0) a16(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r127,l0) conflicts: a1(r132,l0) a8(r133,l0) a20(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r147,l0) conflicts: a1(r132,l0) a19(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r146,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a6(r141)<->a7(r123)@62:shuffle
  cp1:a4(r143)<->a6(r141)@62:shuffle
  cp2:a4(r143)<->a5(r113)@62:shuffle
  cp3:a2(r126)<->a4(r143)@62:shuffle
  cp4:a2(r126)<->a3(r144)@62:shuffle
  cp5:a11(r139)<->a12(r119)@31:shuffle
  cp6:a9(r122)<->a11(r139)@31:shuffle
  cp7:a9(r122)<->a10(r140)@31:shuffle
  cp8:a17(r135)<->a18(r114)@31:shuffle
  cp9:a15(r136)<->a17(r135)@31:shuffle
  cp10:a15(r136)<->a16(r137)@31:shuffle
  cp11:a13(r118)<->a15(r136)@31:shuffle
  cp12:a13(r118)<->a14(r138)@31:shuffle
  cp13:a1(r132)<->a21(r146)@1000:move
  cp14:a8(r133)<->a20(r147)@1000:move
  pref0:a0(r131)<-hr0@2000
  pref1:a21(r146)<-hr0@2000
  pref2:a20(r147)<-hr1@2000
  regions=1, blocks=9, points=34
    allocnos=22 (big 0), copies=15, conflicts=0, ranges=22

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 8 7 6 5 4 3 2
    all: 0r131 1r132 2r126 3r144 4r143 5r113 6r141 7r123 8r133 9r122 10r140 11r139 12r119 13r118 14r138 15r136 16r137 17r135 18r114 19r127 20r147 21r146
    modified regnos: 113 114 118 119 122 123 126 127 131 132 133 135 136 137 138 139 140 141 143 144 146 147
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@562000
          2:( 0 2-12 14)@196000
      Allocno a0r131 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r132 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a2r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r140 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a11r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r138 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a15r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r137 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a17r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r147 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a21r146 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 0:a6r141-a7r123 (freq=62):
        Result (freq=3000): a6r141(2000) a7r123(1000)
      Forming thread by copy 1:a4r143-a6r141 (freq=62):
        Result (freq=4000): a4r143(1000) a6r141(2000) a7r123(1000)
      Forming thread by copy 3:a2r126-a4r143 (freq=62):
        Result (freq=5000): a2r126(1000) a4r143(1000) a6r141(2000) a7r123(1000)
      Forming thread by copy 5:a11r139-a12r119 (freq=31):
        Result (freq=1000): a11r139(500) a12r119(500)
      Forming thread by copy 6:a9r122-a11r139 (freq=31):
        Result (freq=1500): a9r122(500) a11r139(500) a12r119(500)
      Forming thread by copy 8:a17r135-a18r114 (freq=31):
        Result (freq=1000): a17r135(500) a18r114(500)
      Forming thread by copy 9:a15r136-a17r135 (freq=31):
        Result (freq=1500): a15r136(500) a17r135(500) a18r114(500)
      Forming thread by copy 11:a13r118-a15r136 (freq=31):
        Result (freq=2000): a13r118(500) a15r136(500) a17r135(500) a18r114(500)
      Pushing a16(r137,l0)(cost 0)
      Forming thread by copy 14:a8r133-a20r147 (freq=1000):
        Result (freq=4750): a8r133(2750) a20r147(2000)
        Making a8(r133,l0) colorable
      Pushing a14(r138,l0)(cost 0)
        Making a5(r113,l0) colorable
      Pushing a10(r140,l0)(cost 0)
      Pushing a3(r144,l0)(cost 0)
      Pushing a12(r119,l0)(cost 0)
      Pushing a11(r139,l0)(cost 0)
      Pushing a9(r122,l0)(cost 0)
      Forming thread by copy 13:a1r132-a21r146 (freq=1000):
        Result (freq=6000): a1r132(4000) a21r146(2000)
        Making a1(r132,l0) colorable
      Pushing a5(r113,l0)(cost 15000)
      Pushing a21(r146,l0)(cost 0)
      Pushing a20(r147,l0)(cost 0)
      Pushing a19(r127,l0)(cost 0)
      Pushing a18(r114,l0)(cost 0)
      Pushing a17(r135,l0)(cost 0)
      Pushing a15(r136,l0)(cost 0)
      Pushing a13(r118,l0)(cost 0)
      Pushing a0(r131,l0)(cost 0)
      Pushing a8(r133,l0)(cost 35000)
      Pushing a7(r123,l0)(cost 0)
      Pushing a4(r143,l0)(cost 0)
      Pushing a2(r126,l0)(cost 0)
      Pushing a6(r141,l0)(cost 0)
      Pushing a1(r132,l0)(cost 40000)
      Popping a1(r132,l0)  -- assign reg 0
      Popping a6(r141,l0)  -- assign reg 3
      Popping a2(r126,l0)  -- assign reg 3
      Popping a4(r143,l0)  -- assign reg 3
      Popping a7(r123,l0)  -- assign reg 2
      Popping a8(r133,l0)  -- assign reg 1
      Popping a0(r131,l0)  -- assign reg 0
      Popping a13(r118,l0)  -- assign reg 2
      Popping a15(r136,l0)  -- assign reg 2
      Popping a17(r135,l0)  -- assign reg 2
      Popping a18(r114,l0)  -- assign reg 2
      Popping a19(r127,l0)  -- assign reg 3
      Popping a20(r147,l0)  -- assign reg 1
      Popping a21(r146,l0)  -- assign reg 0
      Popping a5(r113,l0)  -- assign reg 4
      Popping a9(r122,l0)  -- assign reg 3
      Popping a11(r139,l0)  -- assign reg 3
      Popping a12(r119,l0)  -- assign reg 3
      Popping a3(r144,l0)  -- assign reg 1
      Popping a10(r140,l0)  -- assign reg 2
      Popping a14(r138,l0)  -- assign reg 3
      Popping a16(r137,l0)  -- assign reg 3
Assigning 3 to a7r123
Disposition:
    5:r113 l0     4   18:r114 l0     2   13:r118 l0     2   12:r119 l0     3
    9:r122 l0     3    7:r123 l0     3    2:r126 l0     3   19:r127 l0     3
    0:r131 l0     0    1:r132 l0     0    8:r133 l0     1   17:r135 l0     2
   15:r136 l0     2   16:r137 l0     3   14:r138 l0     3   11:r139 l0     3
   10:r140 l0     2    6:r141 l0     3    4:r143 l0     3    3:r144 l0     1
   21:r146 l0     0   20:r147 l0     1
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


LL_ADC_INJ_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,8u} r13={1d,8u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,8u} r103={1d,7u} r113={1d,2u} r114={1d,1u} r118={1d,1u} r119={1d,1u} r122={1d,1u} r123={1d,1u} r126={1d,1u} r127={1d,1u} r131={2d,2u} r132={1d,8u} r133={1d,5u,3e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={2d,2u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} 
;;    total ref usage 127{52d,72u,3e} in 53{53 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 23 2 NOTE_INSN_FUNCTION_BEG)
(note 23 4 9 2 NOTE_INSN_DELETED)
(debug_insn 9 23 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1328:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1328:15 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1331:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1332:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1333:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1334:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1336:5 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1338:3 -1
     (nil))
(debug_insn 17 16 75 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1342:3 -1
     (nil))
(insn 75 17 2 2 (set (reg:SI 146)
        (reg:SI 0 r0 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1327:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADCx ])
        (nil)))
(insn 2 75 18 2 (set (reg/v/f:SI 132 [ ADCx ])
        (reg:SI 146)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1327:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(debug_insn 18 2 19 2 (var_location:SI ADCx (reg/v/f:SI 132 [ ADCx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1342:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6729:26 -1
     (nil))
(debug_insn 20 19 76 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:3 -1
     (nil))
(insn 76 20 21 2 (set (reg:SI 147)
        (reg:SI 1 r1 [ ADC_INJ_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1327:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ADC_INJ_InitStruct ])
        (nil)))
(insn 21 76 22 2 (set (reg:SI 127 [ _26 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 8 [0x8])) [1 ADCx_22(D)->CR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h":6731:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 22 21 3 2 (var_location:SI ADCx (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1342:7 -1
     (nil))
(insn 3 22 24 2 (set (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
        (reg:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1327:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(insn 24 3 25 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 127 [ _26 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1342:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 127 [ _26 ])
        (nil)))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1342:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 74)
(note 26 25 29 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 29 26 27 3 NOTE_INSN_DELETED)
(insn 27 29 28 3 (set (reg:SI 113 [ _1 ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_INJ_InitStruct_21(D)->SequencerLength+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1334:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 28 27 30 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1353:5 -1
     (nil))
(jump_insn 30 28 31 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 113 [ _1 ])
                        (const_int 0 [0]))
                    (label_ref 42)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1353:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 -1
     (nil))
(insn 33 32 35 4 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_22(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 33 34 4 (set (reg:SI 137 [ ADC_INJ_InitStruct_21(D)->SequencerDiscont ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_INJ_InitStruct_21(D)->SequencerDiscont+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_INJ_InitStruct_21(D)->SequencerDiscont+0 S4 A32])
        (nil)))
(insn 34 35 36 4 (set (reg:SI 135)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -34603009 [0xfffffffffdefffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 36 34 37 4 (set (reg:SI 136)
        (ior:SI (reg:SI 135)
            (reg:SI 137 [ ADC_INJ_InitStruct_21(D)->SequencerDiscont ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ ADC_INJ_InitStruct_21(D)->SequencerDiscont ])
        (expr_list:REG_DEAD (reg:SI 135)
            (nil))))
(insn 37 36 38 4 (set (reg:SI 138 [ ADC_INJ_InitStruct_21(D)->TrigAuto ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_INJ_InitStruct_21(D)->TrigAuto+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_INJ_InitStruct_21(D)->TrigAuto+0 S4 A32])
        (nil)))
(insn 38 37 39 4 (set (reg:SI 118 [ _7 ])
        (ior:SI (reg:SI 136)
            (reg:SI 138 [ ADC_INJ_InitStruct_21(D)->TrigAuto ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ ADC_INJ_InitStruct_21(D)->TrigAuto ])
        (expr_list:REG_DEAD (reg:SI 136)
            (nil))))
(insn 39 38 77 4 (set (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_22(D)->CFGR+0 S4 A32])
        (reg:SI 118 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1355:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
(jump_insn 77 39 78 4 (set (pc)
        (label_ref 50)) 284 {*arm_jump}
     (nil)
 -> 50)
(barrier 78 77 42)
(code_label 42 78 43 5 72 (nil) [1 uses])
(note 43 42 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 44 43 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 -1
     (nil))
(insn 45 44 47 5 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_22(D)->CFGR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 45 46 5 (set (reg:SI 140 [ ADC_INJ_InitStruct_21(D)->TrigAuto ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_INJ_InitStruct_21(D)->TrigAuto+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_INJ_InitStruct_21(D)->TrigAuto+0 S4 A32])
        (nil)))
(insn 46 47 48 5 (set (reg:SI 139)
        (and:SI (reg:SI 119 [ _8 ])
            (const_int -34603009 [0xfffffffffdefffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 48 46 49 5 (set (reg:SI 122 [ _11 ])
        (ior:SI (reg:SI 139)
            (reg:SI 140 [ ADC_INJ_InitStruct_21(D)->TrigAuto ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ ADC_INJ_InitStruct_21(D)->TrigAuto ])
        (expr_list:REG_DEAD (reg:SI 139)
            (nil))))
(insn 49 48 50 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 12 [0xc])) [1 ADCx_22(D)->CFGR+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1365:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(code_label 50 49 51 6 73 (nil) [1 uses])
(note 51 50 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 54 51 52 6 NOTE_INSN_DELETED)
(debug_insn 52 54 53 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 -1
     (nil))
(insn 53 52 57 6 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_22(D)->JSQR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 53 81 6 (set (reg:SI 144 [ ADC_INJ_InitStruct_21(D)->TriggerSource ])
        (mem:SI (reg/v/f:SI 133 [ ADC_INJ_InitStruct ]) [1 ADC_INJ_InitStruct_21(D)->TriggerSource+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 133 [ ADC_INJ_InitStruct ])
        (nil)))
(insn 81 57 82 6 (set (reg:SI 141)
        (and:SI (reg:SI 123 [ _12 ])
            (const_int -511 [0xfffffffffffffe01]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
        (nil)))
(insn 82 81 56 6 (set (reg:SI 141)
        (and:SI (reg:SI 141)
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 90 {*arm_andsi3_insn}
     (nil))
(insn 56 82 58 6 (set (reg:SI 143)
        (ior:SI (reg:SI 141)
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 58 56 59 6 (set (reg:SI 126 [ _16 ])
        (ior:SI (reg:SI 143)
            (reg:SI 144 [ ADC_INJ_InitStruct_21(D)->TriggerSource ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ ADC_INJ_InitStruct_21(D)->TriggerSource ])
        (expr_list:REG_DEAD (reg:SI 143)
            (nil))))
(insn 59 58 5 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 132 [ ADCx ])
                (const_int 76 [0x4c])) [1 ADCx_22(D)->JSQR+0 S4 A32])
        (reg:SI 126 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1374:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ ADCx ])
        (expr_list:REG_DEAD (reg:SI 126 [ _16 ])
            (nil))))
(insn 5 59 79 6 (set (reg/v:SI 131 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1328:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 79 5 80 6 (set (pc)
        (label_ref 60)) 284 {*arm_jump}
     (nil)
 -> 60)
(barrier 80 79 74)
(code_label 74 80 73 7 74 (nil) [1 uses])
(note 73 74 6 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 6 73 60 7 (set (reg/v:SI 131 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1386:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 60 6 61 8 71 (nil) [1 uses])
(note 61 60 62 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 8 (var_location:QI status (subreg:QI (reg/v:SI 131 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 63 62 68 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1388:3 -1
     (nil))
(insn 68 63 69 8 (set (reg/i:SI 0 r0)
        (reg/v:SI 131 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1389:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 131 [ <retval> ])
        (nil)))
(insn 69 68 83 8 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1389:1 -1
     (nil))
(note 83 69 0 NOTE_INSN_DELETED)

;; Function LL_ADC_INJ_StructInit (LL_ADC_INJ_StructInit, funcdef_no=380, decl_uid=9986, cgraph_uid=384, symbol_order=383)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 118 uninteresting
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 114 uninteresting
Examining insn 2, def for 113
  all ok
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 114: (insn_list:REG_DEP_TRUE 7 (nil))

Pass 1 for finding pseudo/allocno costs

    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:75000,75000 VFP_LO_REGS:75000,75000 ALL_REGS:75000,75000 MEM:50000,50000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:8000,8000 CALLER_SAVE_REGS:8000,8000 EVEN_REG:8000,8000 GENERAL_REGS:8000,8000 VFP_D0_D7_REGS:75000,75000 VFP_LO_REGS:75000,75000 ALL_REGS:75000,75000 MEM:50000,50000
  a2(r118,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 17(l0): point = 0
   Insn 14(l0): point = 2
   Insn 11(l0): point = 4
   Insn 8(l0): point = 6
   Insn 7(l0): point = 8
   Insn 2(l0): point = 10
   Insn 20(l0): point = 12
 a0(r113): [1..10]
 a1(r114): [1..8]
 a2(r118): [11..12]
Compressing live ranges: from 15 to 4 - 26%
Ranges after the compression:
 a0(r113): [0..1]
 a1(r114): [0..1]
 a2(r118): [2..3]
+++Allocating 16 bytes for conflict table (uncompressed size 24)
;; a0(r113,l0) conflicts: a1(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r114,l0) conflicts: a0(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r118,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r113)<->a2(r118)@1000:move
  pref0:a2(r118)<-hr0@2000
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=0, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r114 2r118
    modified regnos: 113 114 118
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@316000
      Allocno a0r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r118 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a0r113-a2r118 (freq=1000):
        Result (freq=7000): a0r113(5000) a2r118(2000)
      Pushing a1(r114,l0)(cost 0)
      Pushing a2(r118,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Popping a0(r113,l0)  -- assign reg 0
      Popping a2(r118,l0)  -- assign reg 0
      Popping a1(r114,l0)  -- assign reg 3
Disposition:
    0:r113 l0     0    1:r114 l0     3    2:r118 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


LL_ADC_INJ_StructInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,4u} r114={1d,4u} r118={1d,1u} 
;;    total ref usage 45{28d,17u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1401:3 -1
     (nil))
(insn 20 6 2 2 (set (reg:SI 118)
        (reg:SI 0 r0 [ ADC_INJ_InitStruct ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1398:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ADC_INJ_InitStruct ])
        (nil)))
(insn 2 20 7 2 (set (reg/v/f:SI 113 [ ADC_INJ_InitStruct ])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1398:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 7 2 8 2 (set (reg:SI 114)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1401:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 8 7 9 2 (set (mem:SI (reg/v/f:SI 113 [ ADC_INJ_InitStruct ]) [1 ADC_INJ_InitStruct_2(D)->TriggerSource+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1401:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1402:3 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_INJ_InitStruct ])
                (const_int 4 [0x4])) [1 ADC_INJ_InitStruct_2(D)->SequencerLength+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1402:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1403:3 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_INJ_InitStruct ])
                (const_int 8 [0x8])) [1 ADC_INJ_InitStruct_2(D)->SequencerDiscont+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1403:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1404:3 -1
     (nil))
(insn 17 15 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 113 [ ADC_INJ_InitStruct ])
                (const_int 12 [0xc])) [1 ADC_INJ_InitStruct_2(D)->TrigAuto+0 S4 A32])
        (reg:SI 114)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_adc.c":1404:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_DEAD (reg/v/f:SI 113 [ ADC_INJ_InitStruct ])
            (nil))))
(note 21 17 0 NOTE_INSN_DELETED)
