{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748247247186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748247247187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 18:14:07 2025 " "Processing started: Mon May 26 18:14:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748247247187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1748247247187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Verilog-RISC-V-CPU -c Verilog-RISC-V-CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Verilog-RISC-V-CPU -c Verilog-RISC-V-CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1748247247187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1748247247865 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Verilog-RISC-V-CPU.vo C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/simulation/questa/ simulation " "Generated file Verilog-RISC-V-CPU.vo in folder \"C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1748247247891 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_6_1100mv_85c_board_slow.mod C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_6_1100mv_85c_board_slow.data " "Generated files \"C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_6_1100mv_85c_board_slow.mod\" and \"C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_6_1100mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1748247247966 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_6_1100mv_0c_board_slow.mod C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_6_1100mv_0c_board_slow.data " "Generated files \"C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_6_1100mv_0c_board_slow.mod\" and \"C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_6_1100mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1748247247967 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_min_1100mv_0c_board_fast.mod C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_min_1100mv_0c_board_fast.data " "Generated files \"C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_min_1100mv_0c_board_fast.mod\" and \"C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_min_1100mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1748247247968 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_min_1100mv_85c_board_fast.mod C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_min_1100mv_85c_board_fast.data " "Generated files \"C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_min_1100mv_85c_board_fast.mod\" and \"C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_min_1100mv_85c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1748247247970 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_board.mod C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_board.data " "Generated files \"C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_board.mod\" and \"C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/timing/stamp//Verilog-RISC-V-CPU_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1748247247971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748247248045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 18:14:08 2025 " "Processing ended: Mon May 26 18:14:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748247248045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748247248045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748247248045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1748247248045 ""}
