{"sha": "44f5982995af71f407b47de16e35a0276d88b862", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDRmNTk4Mjk5NWFmNzFmNDA3YjQ3ZGUxNmUzNWEwMjc2ZDg4Yjg2Mg==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-08-18T11:07:27Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-08-18T11:07:27Z"}, "message": "sse.md (define_mode_iterator VI8_AVX2_AVX512BW): New.\n\ngcc/\n\t* config/i386/sse.md\n\t(define_mode_iterator VI8_AVX2_AVX512BW): New.\n\t(define_insn \"<sse2_avx2>_psadbw\"): Add evex version.\n\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\n\nFrom-SVN: r214094", "tree": {"sha": "f9bf2d6d456c130644539635571630c182b5038a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f9bf2d6d456c130644539635571630c182b5038a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/44f5982995af71f407b47de16e35a0276d88b862", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/44f5982995af71f407b47de16e35a0276d88b862", "html_url": "https://github.com/Rust-GCC/gccrs/commit/44f5982995af71f407b47de16e35a0276d88b862", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/44f5982995af71f407b47de16e35a0276d88b862/comments", "author": null, "committer": null, "parents": [{"sha": "4769c826c6b607117f50e126f1a4ad9a99cf816a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4769c826c6b607117f50e126f1a4ad9a99cf816a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4769c826c6b607117f50e126f1a4ad9a99cf816a"}], "stats": {"total": 26, "additions": 21, "deletions": 5}, "files": [{"sha": "02a0da2cbee5657a8970b6fcfbba20cf3c9b72c3", "filename": "gcc/ChangeLog", "status": "modified", "additions": 13, "deletions": 0, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/44f5982995af71f407b47de16e35a0276d88b862/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/44f5982995af71f407b47de16e35a0276d88b862/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=44f5982995af71f407b47de16e35a0276d88b862", "patch": "@@ -1,3 +1,16 @@\n+2014-08-18  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/sse.md\n+\t(define_mode_iterator VI8_AVX2_AVX512BW): New.\n+\t(define_insn \"<sse2_avx2>_psadbw\"): Add evex version.\n+\n 2014-08-18  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n \t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n \t    Anna Tikhonova  <anna.tikhonova@intel.com>"}, {"sha": "eaaaf452b2e67c31d93e9b7759c212c929d2de79", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 8, "deletions": 5, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/44f5982995af71f407b47de16e35a0276d88b862/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/44f5982995af71f407b47de16e35a0276d88b862/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=44f5982995af71f407b47de16e35a0276d88b862", "patch": "@@ -288,6 +288,9 @@\n   [(V16SI \"TARGET_AVX512F\") (V8SI \"TARGET_AVX2\") V4SI\n    (V8DI \"TARGET_AVX512F\")])\n \n+(define_mode_iterator VI8_AVX2_AVX512BW\n+  [(V8DI \"TARGET_AVX512BW\") (V4DI \"TARGET_AVX2\") V2DI])\n+\n (define_mode_iterator VI8_AVX2\n   [(V4DI \"TARGET_AVX2\") V2DI])\n \n@@ -10979,10 +10982,10 @@\n ;; The correct representation for this is absolutely enormous, and\n ;; surely not generally useful.\n (define_insn \"<sse2_avx2>_psadbw\"\n-  [(set (match_operand:VI8_AVX2 0 \"register_operand\" \"=x,x\")\n-\t(unspec:VI8_AVX2\n-\t  [(match_operand:<ssebytemode> 1 \"register_operand\" \"0,x\")\n-\t   (match_operand:<ssebytemode> 2 \"nonimmediate_operand\" \"xm,xm\")]\n+  [(set (match_operand:VI8_AVX2_AVX512BW 0 \"register_operand\" \"=x,v\")\n+\t(unspec:VI8_AVX2_AVX512BW\n+\t  [(match_operand:<ssebytemode> 1 \"register_operand\" \"0,v\")\n+\t   (match_operand:<ssebytemode> 2 \"nonimmediate_operand\" \"xm,vm\")]\n \t  UNSPEC_PSADBW))]\n   \"TARGET_SSE2\"\n   \"@\n@@ -10992,7 +10995,7 @@\n    (set_attr \"type\" \"sseiadd\")\n    (set_attr \"atom_unit\" \"simul\")\n    (set_attr \"prefix_data16\" \"1,*\")\n-   (set_attr \"prefix\" \"orig,vex\")\n+   (set_attr \"prefix\" \"orig,maybe_evex\")\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n (define_insn \"<sse>_movmsk<ssemodesuffix><avxsizesuffix>\""}]}