// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "10/29/2017 09:12:07"

// 
// Device: Altera 5M1270ZT144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module alu (
	reg_a,
	reg_b,
	en_c,
	en_z,
	op_sel,
	reg_c,
	c,
	z);
input 	[15:0] reg_a;
input 	[15:0] reg_b;
input 	en_c;
input 	en_z;
input 	[2:0] op_sel;
output 	[15:0] reg_c;
output 	c;
output 	z;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Add1~81 ;
wire \Add1~80_combout ;
wire \Add1~83_cout0 ;
wire \Add1~83COUT1_102 ;
wire \Add1~0_combout ;
wire \Add0~0_combout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \Mux20~0_combout ;
wire \reg_c[0]$latch~combout ;
wire \Mux3~1_combout ;
wire \Mux3~0_combout ;
wire \Add0~2 ;
wire \Add0~2COUT1_81 ;
wire \Add0~5_combout ;
wire \Add1~86_combout ;
wire \Add1~2 ;
wire \Add1~2COUT1_103 ;
wire \Add1~5_combout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \reg_c[1]$latch~combout ;
wire \Add0~7 ;
wire \Add0~7COUT1_82 ;
wire \Add0~10_combout ;
wire \Add1~87_combout ;
wire \Add1~7 ;
wire \Add1~10_combout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \reg_c[2]$latch~combout ;
wire \Add1~88_combout ;
wire \Add1~12 ;
wire \Add1~12COUT1_104 ;
wire \Add1~15_combout ;
wire \Add0~12 ;
wire \Add0~15_combout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \reg_c[3]$latch~combout ;
wire \Add1~89_combout ;
wire \Add1~17 ;
wire \Add1~17COUT1_105 ;
wire \Add1~20_combout ;
wire \Add0~17 ;
wire \Add0~17COUT1_83 ;
wire \Add0~20_combout ;
wire \Mux3~2_combout ;
wire \Mux3~3_combout ;
wire \reg_c[4]$latch~combout ;
wire \Add1~90_combout ;
wire \Add1~22 ;
wire \Add1~22COUT1_106 ;
wire \Add1~25_combout ;
wire \Add0~22 ;
wire \Add0~22COUT1_84 ;
wire \Add0~25_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \reg_c[5]$latch~combout ;
wire \Add1~91_combout ;
wire \Add1~27 ;
wire \Add1~27COUT1_107 ;
wire \Add1~30_combout ;
wire \Add0~27 ;
wire \Add0~27COUT1_85 ;
wire \Add0~30_combout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \reg_c[6]$latch~combout ;
wire \Add0~32 ;
wire \Add0~32COUT1_86 ;
wire \Add0~35_combout ;
wire \Add1~92_combout ;
wire \Add1~32 ;
wire \Add1~35_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \reg_c[7]$latch~combout ;
wire \Add0~37 ;
wire \Add0~40_combout ;
wire \Add1~93_combout ;
wire \Add1~37 ;
wire \Add1~37COUT1_108 ;
wire \Add1~40_combout ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \reg_c[8]$latch~combout ;
wire \Add0~42 ;
wire \Add0~42COUT1_87 ;
wire \Add0~45_combout ;
wire \RESULT~0_combout ;
wire \Mux13~0_combout ;
wire \Add1~94_combout ;
wire \Add1~42 ;
wire \Add1~42COUT1_109 ;
wire \Add1~45_combout ;
wire \RESULT~1_combout ;
wire \Mux13~1_combout ;
wire \reg_c[9]$latch~combout ;
wire \Add1~95_combout ;
wire \Add1~47 ;
wire \Add1~47COUT1_110 ;
wire \Add1~50_combout ;
wire \Add0~47 ;
wire \Add0~47COUT1_88 ;
wire \Add0~50_combout ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \reg_c[10]$latch~combout ;
wire \Add1~96_combout ;
wire \Add1~52 ;
wire \Add1~52COUT1_111 ;
wire \Add1~55_combout ;
wire \Add0~52 ;
wire \Add0~52COUT1_89 ;
wire \Add0~55_combout ;
wire \Mux15~0_combout ;
wire \Mux15~1_combout ;
wire \reg_c[11]$latch~combout ;
wire \Add1~97_combout ;
wire \Add1~57 ;
wire \Add1~60_combout ;
wire \Add0~57 ;
wire \Add0~57COUT1_90 ;
wire \Add0~60_combout ;
wire \Mux16~0_combout ;
wire \Mux16~1_combout ;
wire \reg_c[12]$latch~combout ;
wire \Add0~62 ;
wire \Add0~65_combout ;
wire \Add1~98_combout ;
wire \Add1~62 ;
wire \Add1~62COUT1_112 ;
wire \Add1~65_combout ;
wire \Mux17~0_combout ;
wire \Mux17~1_combout ;
wire \reg_c[13]$latch~combout ;
wire \Add0~67 ;
wire \Add0~67COUT1_91 ;
wire \Add0~70_combout ;
wire \Add1~99_combout ;
wire \Add1~67 ;
wire \Add1~67COUT1_113 ;
wire \Add1~70_combout ;
wire \Mux18~0_combout ;
wire \Mux18~1_combout ;
wire \reg_c[14]$latch~combout ;
wire \Add1~100_combout ;
wire \Add1~72 ;
wire \Add1~72COUT1_114 ;
wire \Add1~75_combout ;
wire \Add0~72 ;
wire \Add0~72COUT1_92 ;
wire \Add0~75_combout ;
wire \Mux19~0_combout ;
wire \Mux19~1_combout ;
wire \reg_c[15]$latch~combout ;
wire \Mux10~0_combout ;
wire \Mux9~16_combout ;
wire \Mux9~17_combout ;
wire \en_z~combout ;
wire \Mux9~6_combout ;
wire \Mux9~7_combout ;
wire \Mux9~5_combout ;
wire \Mux9~2_combout ;
wire \Mux9~3_combout ;
wire \Mux9~1_combout ;
wire \Mux9~0_combout ;
wire \Mux9~4_combout ;
wire \Mux9~8_combout ;
wire \Mux9~9_combout ;
wire \Mux9~10_combout ;
wire \Mux9~12_combout ;
wire \Mux9~14_combout ;
wire \Mux9~13_combout ;
wire \Mux9~11_combout ;
wire \Mux9~15_combout ;
wire \Mux9~18_combout ;
wire \z$latch~combout ;
wire [15:0] \reg_b~combout ;
wire [15:0] \reg_a~combout ;
wire [2:0] \op_sel~combout ;


// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_b[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_b~combout [0]),
	.padio(reg_b[0]));
// synopsys translate_off
defparam \reg_b[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \op_sel[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\op_sel~combout [1]),
	.padio(op_sel[1]));
// synopsys translate_off
defparam \op_sel[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y8_N6
maxv_lcell \Add1~80 (
// Equation(s):
// \Add1~80_combout  = (((\op_sel~combout [1]) # (!\reg_b~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_b~combout [0]),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~80_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~80 .lut_mask = "ff0f";
defparam \Add1~80 .operation_mode = "normal";
defparam \Add1~80 .output_mode = "comb_only";
defparam \Add1~80 .register_cascade_mode = "off";
defparam \Add1~80 .sum_lutc_input = "datac";
defparam \Add1~80 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_a[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_a~combout [0]),
	.padio(reg_a[0]));
// synopsys translate_off
defparam \reg_a[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \op_sel[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\op_sel~combout [0]),
	.padio(op_sel[0]));
// synopsys translate_off
defparam \op_sel[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxv_lcell \Add1~83 (
// Equation(s):
// \Add1~83_cout0  = CARRY((\op_sel~combout [0]))
// \Add1~83COUT1_102  = CARRY((\op_sel~combout [0]))

	.clk(gnd),
	.dataa(\op_sel~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~81 ),
	.regout(),
	.cout(),
	.cout0(\Add1~83_cout0 ),
	.cout1(\Add1~83COUT1_102 ));
// synopsys translate_off
defparam \Add1~83 .lut_mask = "ffaa";
defparam \Add1~83 .operation_mode = "arithmetic";
defparam \Add1~83 .output_mode = "none";
defparam \Add1~83 .register_cascade_mode = "off";
defparam \Add1~83 .sum_lutc_input = "datac";
defparam \Add1~83 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxv_lcell \Add1~0 (
// Equation(s):
// \Add1~0_combout  = \Add1~80_combout  $ (\reg_a~combout [0] $ ((\Add1~83_cout0 )))
// \Add1~2  = CARRY((\Add1~80_combout  & (!\reg_a~combout [0] & !\Add1~83_cout0 )) # (!\Add1~80_combout  & ((!\Add1~83_cout0 ) # (!\reg_a~combout [0]))))
// \Add1~2COUT1_103  = CARRY((\Add1~80_combout  & (!\reg_a~combout [0] & !\Add1~83COUT1_102 )) # (!\Add1~80_combout  & ((!\Add1~83COUT1_102 ) # (!\reg_a~combout [0]))))

	.clk(gnd),
	.dataa(\Add1~80_combout ),
	.datab(\reg_a~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~83_cout0 ),
	.cin1(\Add1~83COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~2 ),
	.cout1(\Add1~2COUT1_103 ));
// synopsys translate_off
defparam \Add1~0 .cin0_used = "true";
defparam \Add1~0 .cin1_used = "true";
defparam \Add1~0 .lut_mask = "9617";
defparam \Add1~0 .operation_mode = "arithmetic";
defparam \Add1~0 .output_mode = "comb_only";
defparam \Add1~0 .register_cascade_mode = "off";
defparam \Add1~0 .sum_lutc_input = "cin";
defparam \Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxv_lcell \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \reg_a~combout [0] $ ((\reg_b~combout [0]))
// \Add0~2  = CARRY((\reg_a~combout [0] & (\reg_b~combout [0])))
// \Add0~2COUT1_81  = CARRY((\reg_a~combout [0] & (\reg_b~combout [0])))

	.clk(gnd),
	.dataa(\reg_a~combout [0]),
	.datab(\reg_b~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~2 ),
	.cout1(\Add0~2COUT1_81 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = "6688";
defparam \Add0~0 .operation_mode = "arithmetic";
defparam \Add0~0 .output_mode = "comb_only";
defparam \Add0~0 .register_cascade_mode = "off";
defparam \Add0~0 .sum_lutc_input = "datac";
defparam \Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N3
maxv_lcell \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\op_sel~combout [1] & (((!\reg_a~combout [0])) # (!\reg_b~combout [0]))) # (!\op_sel~combout [1] & (((\Add0~0_combout ))))

	.clk(gnd),
	.dataa(\reg_b~combout [0]),
	.datab(\Add0~0_combout ),
	.datac(\reg_a~combout [0]),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = "5fcc";
defparam \Mux7~0 .operation_mode = "normal";
defparam \Mux7~0 .output_mode = "comb_only";
defparam \Mux7~0 .register_cascade_mode = "off";
defparam \Mux7~0 .sum_lutc_input = "datac";
defparam \Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxv_lcell \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Add1~0_combout  & ((\Mux7~0_combout ) # (\op_sel~combout [1] $ (\op_sel~combout [0])))) # (!\Add1~0_combout  & (\Mux7~0_combout  & (\op_sel~combout [1] $ (!\op_sel~combout [0]))))

	.clk(gnd),
	.dataa(\Add1~0_combout ),
	.datab(\op_sel~combout [1]),
	.datac(\Mux7~0_combout ),
	.datad(\op_sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = "e2b8";
defparam \Mux7~1 .operation_mode = "normal";
defparam \Mux7~1 .output_mode = "comb_only";
defparam \Mux7~1 .register_cascade_mode = "off";
defparam \Mux7~1 .sum_lutc_input = "datac";
defparam \Mux7~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \op_sel[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\op_sel~combout [2]),
	.padio(op_sel[2]));
// synopsys translate_off
defparam \op_sel[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxv_lcell \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (((!\op_sel~combout [1] & !\op_sel~combout [0])) # (!\op_sel~combout [2]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\op_sel~combout [1]),
	.datac(\op_sel~combout [2]),
	.datad(\op_sel~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = "0f3f";
defparam \Mux20~0 .operation_mode = "normal";
defparam \Mux20~0 .output_mode = "comb_only";
defparam \Mux20~0 .register_cascade_mode = "off";
defparam \Mux20~0 .sum_lutc_input = "datac";
defparam \Mux20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N0
maxv_lcell \reg_c[0]$latch (
// Equation(s):
// \reg_c[0]$latch~combout  = ((GLOBAL(\Mux20~0_combout ) & (\Mux7~1_combout )) # (!GLOBAL(\Mux20~0_combout ) & ((\reg_c[0]$latch~combout ))))

	.clk(gnd),
	.dataa(\Mux7~1_combout ),
	.datab(vcc),
	.datac(\Mux20~0_combout ),
	.datad(\reg_c[0]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_c[0]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_c[0]$latch .lut_mask = "afa0";
defparam \reg_c[0]$latch .operation_mode = "normal";
defparam \reg_c[0]$latch .output_mode = "comb_only";
defparam \reg_c[0]$latch .register_cascade_mode = "off";
defparam \reg_c[0]$latch .sum_lutc_input = "datac";
defparam \reg_c[0]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_b[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_b~combout [1]),
	.padio(reg_b[1]));
// synopsys translate_off
defparam \reg_b[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxv_lcell \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ((\op_sel~combout [2]) # (\op_sel~combout [1] $ (\op_sel~combout [0])))

	.clk(gnd),
	.dataa(\op_sel~combout [1]),
	.datab(vcc),
	.datac(\op_sel~combout [0]),
	.datad(\op_sel~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = "ff5a";
defparam \Mux3~1 .operation_mode = "normal";
defparam \Mux3~1 .output_mode = "comb_only";
defparam \Mux3~1 .register_cascade_mode = "off";
defparam \Mux3~1 .sum_lutc_input = "datac";
defparam \Mux3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxv_lcell \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ((\op_sel~combout [2]) # ((\op_sel~combout [0] & \op_sel~combout [1])))

	.clk(gnd),
	.dataa(\op_sel~combout [0]),
	.datab(vcc),
	.datac(\op_sel~combout [1]),
	.datad(\op_sel~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = "ffa0";
defparam \Mux3~0 .operation_mode = "normal";
defparam \Mux3~0 .output_mode = "comb_only";
defparam \Mux3~0 .register_cascade_mode = "off";
defparam \Mux3~0 .sum_lutc_input = "datac";
defparam \Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_a[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_a~combout [1]),
	.padio(reg_a[1]));
// synopsys translate_off
defparam \reg_a[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxv_lcell \Add0~5 (
// Equation(s):
// \Add0~5_combout  = \reg_b~combout [1] $ (\reg_a~combout [1] $ ((\Add0~2 )))
// \Add0~7  = CARRY((\reg_b~combout [1] & (!\reg_a~combout [1] & !\Add0~2 )) # (!\reg_b~combout [1] & ((!\Add0~2 ) # (!\reg_a~combout [1]))))
// \Add0~7COUT1_82  = CARRY((\reg_b~combout [1] & (!\reg_a~combout [1] & !\Add0~2COUT1_81 )) # (!\reg_b~combout [1] & ((!\Add0~2COUT1_81 ) # (!\reg_a~combout [1]))))

	.clk(gnd),
	.dataa(\reg_b~combout [1]),
	.datab(\reg_a~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~2 ),
	.cin1(\Add0~2COUT1_81 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~7 ),
	.cout1(\Add0~7COUT1_82 ));
// synopsys translate_off
defparam \Add0~5 .cin0_used = "true";
defparam \Add0~5 .cin1_used = "true";
defparam \Add0~5 .lut_mask = "9617";
defparam \Add0~5 .operation_mode = "arithmetic";
defparam \Add0~5 .output_mode = "comb_only";
defparam \Add0~5 .register_cascade_mode = "off";
defparam \Add0~5 .sum_lutc_input = "cin";
defparam \Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxv_lcell \Add1~86 (
// Equation(s):
// \Add1~86_combout  = (((\reg_b~combout [1]) # (\op_sel~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_b~combout [1]),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~86_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~86 .lut_mask = "fff0";
defparam \Add1~86 .operation_mode = "normal";
defparam \Add1~86 .output_mode = "comb_only";
defparam \Add1~86 .register_cascade_mode = "off";
defparam \Add1~86 .sum_lutc_input = "datac";
defparam \Add1~86 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxv_lcell \Add1~5 (
// Equation(s):
// \Add1~5_combout  = \Add1~86_combout  $ (\reg_a~combout [1] $ ((\Add1~2 )))
// \Add1~7  = CARRY((\Add1~86_combout  & (\reg_a~combout [1] & !\Add1~2COUT1_103 )) # (!\Add1~86_combout  & ((\reg_a~combout [1]) # (!\Add1~2COUT1_103 ))))

	.clk(gnd),
	.dataa(\Add1~86_combout ),
	.datab(\reg_a~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add1~2 ),
	.cin1(\Add1~2COUT1_103 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~5_combout ),
	.regout(),
	.cout(\Add1~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~5 .cin0_used = "true";
defparam \Add1~5 .cin1_used = "true";
defparam \Add1~5 .lut_mask = "964d";
defparam \Add1~5 .operation_mode = "arithmetic";
defparam \Add1~5 .output_mode = "comb_only";
defparam \Add1~5 .register_cascade_mode = "off";
defparam \Add1~5 .sum_lutc_input = "cin";
defparam \Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxv_lcell \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\Mux3~1_combout  & ((\Mux3~0_combout ) # ((\Add1~5_combout )))) # (!\Mux3~1_combout  & (!\Mux3~0_combout  & (\Add0~5_combout )))

	.clk(gnd),
	.dataa(\Mux3~1_combout ),
	.datab(\Mux3~0_combout ),
	.datac(\Add0~5_combout ),
	.datad(\Add1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = "ba98";
defparam \Mux6~0 .operation_mode = "normal";
defparam \Mux6~0 .output_mode = "comb_only";
defparam \Mux6~0 .register_cascade_mode = "off";
defparam \Mux6~0 .sum_lutc_input = "datac";
defparam \Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxv_lcell \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\Mux3~0_combout  & ((\reg_b~combout [1] & ((!\reg_a~combout [1]))) # (!\reg_b~combout [1] & ((\reg_a~combout [1]) # (!\Mux6~0_combout ))))) # (!\Mux3~0_combout  & (((\Mux6~0_combout ))))

	.clk(gnd),
	.dataa(\reg_b~combout [1]),
	.datab(\Mux6~0_combout ),
	.datac(\Mux3~0_combout ),
	.datad(\reg_a~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = "5cbc";
defparam \Mux6~1 .operation_mode = "normal";
defparam \Mux6~1 .output_mode = "comb_only";
defparam \Mux6~1 .register_cascade_mode = "off";
defparam \Mux6~1 .sum_lutc_input = "datac";
defparam \Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxv_lcell \reg_c[1]$latch (
// Equation(s):
// \reg_c[1]$latch~combout  = ((GLOBAL(\Mux20~0_combout ) & (\Mux6~1_combout )) # (!GLOBAL(\Mux20~0_combout ) & ((\reg_c[1]$latch~combout ))))

	.clk(gnd),
	.dataa(\Mux6~1_combout ),
	.datab(vcc),
	.datac(\Mux20~0_combout ),
	.datad(\reg_c[1]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_c[1]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_c[1]$latch .lut_mask = "afa0";
defparam \reg_c[1]$latch .operation_mode = "normal";
defparam \reg_c[1]$latch .output_mode = "comb_only";
defparam \reg_c[1]$latch .register_cascade_mode = "off";
defparam \reg_c[1]$latch .sum_lutc_input = "datac";
defparam \reg_c[1]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_a[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_a~combout [2]),
	.padio(reg_a[2]));
// synopsys translate_off
defparam \reg_a[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_b[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_b~combout [2]),
	.padio(reg_b[2]));
// synopsys translate_off
defparam \reg_b[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxv_lcell \Add0~10 (
// Equation(s):
// \Add0~10_combout  = \reg_a~combout [2] $ (\reg_b~combout [2] $ ((!\Add0~7 )))
// \Add0~12  = CARRY((\reg_a~combout [2] & ((\reg_b~combout [2]) # (!\Add0~7COUT1_82 ))) # (!\reg_a~combout [2] & (\reg_b~combout [2] & !\Add0~7COUT1_82 )))

	.clk(gnd),
	.dataa(\reg_a~combout [2]),
	.datab(\reg_b~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~7 ),
	.cin1(\Add0~7COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~10_combout ),
	.regout(),
	.cout(\Add0~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~10 .cin0_used = "true";
defparam \Add0~10 .cin1_used = "true";
defparam \Add0~10 .lut_mask = "698e";
defparam \Add0~10 .operation_mode = "arithmetic";
defparam \Add0~10 .output_mode = "comb_only";
defparam \Add0~10 .register_cascade_mode = "off";
defparam \Add0~10 .sum_lutc_input = "cin";
defparam \Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxv_lcell \Add1~87 (
// Equation(s):
// \Add1~87_combout  = (((\op_sel~combout [1]) # (\reg_b~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\op_sel~combout [1]),
	.datad(\reg_b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~87_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~87 .lut_mask = "fff0";
defparam \Add1~87 .operation_mode = "normal";
defparam \Add1~87 .output_mode = "comb_only";
defparam \Add1~87 .register_cascade_mode = "off";
defparam \Add1~87 .sum_lutc_input = "datac";
defparam \Add1~87 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxv_lcell \Add1~10 (
// Equation(s):
// \Add1~10_combout  = \reg_a~combout [2] $ (\Add1~87_combout  $ ((!\Add1~7 )))
// \Add1~12  = CARRY((\reg_a~combout [2] & (\Add1~87_combout  & !\Add1~7 )) # (!\reg_a~combout [2] & ((\Add1~87_combout ) # (!\Add1~7 ))))
// \Add1~12COUT1_104  = CARRY((\reg_a~combout [2] & (\Add1~87_combout  & !\Add1~7 )) # (!\reg_a~combout [2] & ((\Add1~87_combout ) # (!\Add1~7 ))))

	.clk(gnd),
	.dataa(\reg_a~combout [2]),
	.datab(\Add1~87_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~12 ),
	.cout1(\Add1~12COUT1_104 ));
// synopsys translate_off
defparam \Add1~10 .cin_used = "true";
defparam \Add1~10 .lut_mask = "694d";
defparam \Add1~10 .operation_mode = "arithmetic";
defparam \Add1~10 .output_mode = "comb_only";
defparam \Add1~10 .register_cascade_mode = "off";
defparam \Add1~10 .sum_lutc_input = "cin";
defparam \Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxv_lcell \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\Mux3~1_combout  & ((\Mux3~0_combout ) # ((\Add1~10_combout )))) # (!\Mux3~1_combout  & (!\Mux3~0_combout  & (\Add0~10_combout )))

	.clk(gnd),
	.dataa(\Mux3~1_combout ),
	.datab(\Mux3~0_combout ),
	.datac(\Add0~10_combout ),
	.datad(\Add1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = "ba98";
defparam \Mux5~0 .operation_mode = "normal";
defparam \Mux5~0 .output_mode = "comb_only";
defparam \Mux5~0 .register_cascade_mode = "off";
defparam \Mux5~0 .sum_lutc_input = "datac";
defparam \Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxv_lcell \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\Mux3~0_combout  & ((\reg_a~combout [2] & ((!\reg_b~combout [2]))) # (!\reg_a~combout [2] & ((\reg_b~combout [2]) # (!\Mux5~0_combout ))))) # (!\Mux3~0_combout  & (((\Mux5~0_combout ))))

	.clk(gnd),
	.dataa(\reg_a~combout [2]),
	.datab(\Mux3~0_combout ),
	.datac(\Mux5~0_combout ),
	.datad(\reg_b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = "74bc";
defparam \Mux5~1 .operation_mode = "normal";
defparam \Mux5~1 .output_mode = "comb_only";
defparam \Mux5~1 .register_cascade_mode = "off";
defparam \Mux5~1 .sum_lutc_input = "datac";
defparam \Mux5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxv_lcell \reg_c[2]$latch (
// Equation(s):
// \reg_c[2]$latch~combout  = ((GLOBAL(\Mux20~0_combout ) & (\Mux5~1_combout )) # (!GLOBAL(\Mux20~0_combout ) & ((\reg_c[2]$latch~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux5~1_combout ),
	.datac(\Mux20~0_combout ),
	.datad(\reg_c[2]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_c[2]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_c[2]$latch .lut_mask = "cfc0";
defparam \reg_c[2]$latch .operation_mode = "normal";
defparam \reg_c[2]$latch .output_mode = "comb_only";
defparam \reg_c[2]$latch .register_cascade_mode = "off";
defparam \reg_c[2]$latch .sum_lutc_input = "datac";
defparam \reg_c[2]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_b[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_b~combout [3]),
	.padio(reg_b[3]));
// synopsys translate_off
defparam \reg_b[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_a[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_a~combout [3]),
	.padio(reg_a[3]));
// synopsys translate_off
defparam \reg_a[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxv_lcell \Add1~88 (
// Equation(s):
// \Add1~88_combout  = (((\reg_b~combout [3]) # (\op_sel~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_b~combout [3]),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~88_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~88 .lut_mask = "fff0";
defparam \Add1~88 .operation_mode = "normal";
defparam \Add1~88 .output_mode = "comb_only";
defparam \Add1~88 .register_cascade_mode = "off";
defparam \Add1~88 .sum_lutc_input = "datac";
defparam \Add1~88 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxv_lcell \Add1~15 (
// Equation(s):
// \Add1~15_combout  = \Add1~88_combout  $ (\reg_a~combout [3] $ (((!\Add1~7  & \Add1~12 ) # (\Add1~7  & \Add1~12COUT1_104 ))))
// \Add1~17  = CARRY((\Add1~88_combout  & (\reg_a~combout [3] & !\Add1~12 )) # (!\Add1~88_combout  & ((\reg_a~combout [3]) # (!\Add1~12 ))))
// \Add1~17COUT1_105  = CARRY((\Add1~88_combout  & (\reg_a~combout [3] & !\Add1~12COUT1_104 )) # (!\Add1~88_combout  & ((\reg_a~combout [3]) # (!\Add1~12COUT1_104 ))))

	.clk(gnd),
	.dataa(\Add1~88_combout ),
	.datab(\reg_a~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~7 ),
	.cin0(\Add1~12 ),
	.cin1(\Add1~12COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~17 ),
	.cout1(\Add1~17COUT1_105 ));
// synopsys translate_off
defparam \Add1~15 .cin0_used = "true";
defparam \Add1~15 .cin1_used = "true";
defparam \Add1~15 .cin_used = "true";
defparam \Add1~15 .lut_mask = "964d";
defparam \Add1~15 .operation_mode = "arithmetic";
defparam \Add1~15 .output_mode = "comb_only";
defparam \Add1~15 .register_cascade_mode = "off";
defparam \Add1~15 .sum_lutc_input = "cin";
defparam \Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxv_lcell \Add0~15 (
// Equation(s):
// \Add0~15_combout  = \reg_b~combout [3] $ (\reg_a~combout [3] $ ((\Add0~12 )))
// \Add0~17  = CARRY((\reg_b~combout [3] & (!\reg_a~combout [3] & !\Add0~12 )) # (!\reg_b~combout [3] & ((!\Add0~12 ) # (!\reg_a~combout [3]))))
// \Add0~17COUT1_83  = CARRY((\reg_b~combout [3] & (!\reg_a~combout [3] & !\Add0~12 )) # (!\reg_b~combout [3] & ((!\Add0~12 ) # (!\reg_a~combout [3]))))

	.clk(gnd),
	.dataa(\reg_b~combout [3]),
	.datab(\reg_a~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~17 ),
	.cout1(\Add0~17COUT1_83 ));
// synopsys translate_off
defparam \Add0~15 .cin_used = "true";
defparam \Add0~15 .lut_mask = "9617";
defparam \Add0~15 .operation_mode = "arithmetic";
defparam \Add0~15 .output_mode = "comb_only";
defparam \Add0~15 .register_cascade_mode = "off";
defparam \Add0~15 .sum_lutc_input = "cin";
defparam \Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxv_lcell \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\Mux3~1_combout  & ((\Add1~15_combout ) # ((\Mux3~0_combout )))) # (!\Mux3~1_combout  & (((!\Mux3~0_combout  & \Add0~15_combout ))))

	.clk(gnd),
	.dataa(\Mux3~1_combout ),
	.datab(\Add1~15_combout ),
	.datac(\Mux3~0_combout ),
	.datad(\Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = "ada8";
defparam \Mux4~0 .operation_mode = "normal";
defparam \Mux4~0 .output_mode = "comb_only";
defparam \Mux4~0 .register_cascade_mode = "off";
defparam \Mux4~0 .sum_lutc_input = "datac";
defparam \Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxv_lcell \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\Mux3~0_combout  & ((\reg_b~combout [3] & (!\reg_a~combout [3])) # (!\reg_b~combout [3] & ((\reg_a~combout [3]) # (!\Mux4~0_combout ))))) # (!\Mux3~0_combout  & (((\Mux4~0_combout ))))

	.clk(gnd),
	.dataa(\reg_b~combout [3]),
	.datab(\reg_a~combout [3]),
	.datac(\Mux3~0_combout ),
	.datad(\Mux4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = "6f70";
defparam \Mux4~1 .operation_mode = "normal";
defparam \Mux4~1 .output_mode = "comb_only";
defparam \Mux4~1 .register_cascade_mode = "off";
defparam \Mux4~1 .sum_lutc_input = "datac";
defparam \Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxv_lcell \reg_c[3]$latch (
// Equation(s):
// \reg_c[3]$latch~combout  = (GLOBAL(\Mux20~0_combout ) & (((\Mux4~1_combout )))) # (!GLOBAL(\Mux20~0_combout ) & (((\reg_c[3]$latch~combout ))))

	.clk(gnd),
	.dataa(\Mux20~0_combout ),
	.datab(vcc),
	.datac(\Mux4~1_combout ),
	.datad(\reg_c[3]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_c[3]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_c[3]$latch .lut_mask = "f5a0";
defparam \reg_c[3]$latch .operation_mode = "normal";
defparam \reg_c[3]$latch .output_mode = "comb_only";
defparam \reg_c[3]$latch .register_cascade_mode = "off";
defparam \reg_c[3]$latch .sum_lutc_input = "datac";
defparam \reg_c[3]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_b[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_b~combout [4]),
	.padio(reg_b[4]));
// synopsys translate_off
defparam \reg_b[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_a[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_a~combout [4]),
	.padio(reg_a[4]));
// synopsys translate_off
defparam \reg_a[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y8_N9
maxv_lcell \Add1~89 (
// Equation(s):
// \Add1~89_combout  = ((\reg_b~combout [4]) # ((\op_sel~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_b~combout [4]),
	.datac(vcc),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~89_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~89 .lut_mask = "ffcc";
defparam \Add1~89 .operation_mode = "normal";
defparam \Add1~89 .output_mode = "comb_only";
defparam \Add1~89 .register_cascade_mode = "off";
defparam \Add1~89 .sum_lutc_input = "datac";
defparam \Add1~89 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxv_lcell \Add1~20 (
// Equation(s):
// \Add1~20_combout  = \reg_a~combout [4] $ (\Add1~89_combout  $ ((!(!\Add1~7  & \Add1~17 ) # (\Add1~7  & \Add1~17COUT1_105 ))))
// \Add1~22  = CARRY((\reg_a~combout [4] & (\Add1~89_combout  & !\Add1~17 )) # (!\reg_a~combout [4] & ((\Add1~89_combout ) # (!\Add1~17 ))))
// \Add1~22COUT1_106  = CARRY((\reg_a~combout [4] & (\Add1~89_combout  & !\Add1~17COUT1_105 )) # (!\reg_a~combout [4] & ((\Add1~89_combout ) # (!\Add1~17COUT1_105 ))))

	.clk(gnd),
	.dataa(\reg_a~combout [4]),
	.datab(\Add1~89_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~7 ),
	.cin0(\Add1~17 ),
	.cin1(\Add1~17COUT1_105 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~22 ),
	.cout1(\Add1~22COUT1_106 ));
// synopsys translate_off
defparam \Add1~20 .cin0_used = "true";
defparam \Add1~20 .cin1_used = "true";
defparam \Add1~20 .cin_used = "true";
defparam \Add1~20 .lut_mask = "694d";
defparam \Add1~20 .operation_mode = "arithmetic";
defparam \Add1~20 .output_mode = "comb_only";
defparam \Add1~20 .register_cascade_mode = "off";
defparam \Add1~20 .sum_lutc_input = "cin";
defparam \Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxv_lcell \Add0~20 (
// Equation(s):
// \Add0~20_combout  = \reg_a~combout [4] $ (\reg_b~combout [4] $ ((!(!\Add0~12  & \Add0~17 ) # (\Add0~12  & \Add0~17COUT1_83 ))))
// \Add0~22  = CARRY((\reg_a~combout [4] & ((\reg_b~combout [4]) # (!\Add0~17 ))) # (!\reg_a~combout [4] & (\reg_b~combout [4] & !\Add0~17 )))
// \Add0~22COUT1_84  = CARRY((\reg_a~combout [4] & ((\reg_b~combout [4]) # (!\Add0~17COUT1_83 ))) # (!\reg_a~combout [4] & (\reg_b~combout [4] & !\Add0~17COUT1_83 )))

	.clk(gnd),
	.dataa(\reg_a~combout [4]),
	.datab(\reg_b~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~12 ),
	.cin0(\Add0~17 ),
	.cin1(\Add0~17COUT1_83 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~22 ),
	.cout1(\Add0~22COUT1_84 ));
// synopsys translate_off
defparam \Add0~20 .cin0_used = "true";
defparam \Add0~20 .cin1_used = "true";
defparam \Add0~20 .cin_used = "true";
defparam \Add0~20 .lut_mask = "698e";
defparam \Add0~20 .operation_mode = "arithmetic";
defparam \Add0~20 .output_mode = "comb_only";
defparam \Add0~20 .register_cascade_mode = "off";
defparam \Add0~20 .sum_lutc_input = "cin";
defparam \Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxv_lcell \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\Mux3~0_combout  & (((\Mux3~1_combout )))) # (!\Mux3~0_combout  & ((\Mux3~1_combout  & (\Add1~20_combout )) # (!\Mux3~1_combout  & ((\Add0~20_combout )))))

	.clk(gnd),
	.dataa(\Add1~20_combout ),
	.datab(\Mux3~0_combout ),
	.datac(\Mux3~1_combout ),
	.datad(\Add0~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = "e3e0";
defparam \Mux3~2 .operation_mode = "normal";
defparam \Mux3~2 .output_mode = "comb_only";
defparam \Mux3~2 .register_cascade_mode = "off";
defparam \Mux3~2 .sum_lutc_input = "datac";
defparam \Mux3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxv_lcell \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = (\Mux3~0_combout  & ((\reg_b~combout [4] & ((!\reg_a~combout [4]))) # (!\reg_b~combout [4] & ((\reg_a~combout [4]) # (!\Mux3~2_combout ))))) # (!\Mux3~0_combout  & (((\Mux3~2_combout ))))

	.clk(gnd),
	.dataa(\reg_b~combout [4]),
	.datab(\Mux3~0_combout ),
	.datac(\Mux3~2_combout ),
	.datad(\reg_a~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux3~3 .lut_mask = "74bc";
defparam \Mux3~3 .operation_mode = "normal";
defparam \Mux3~3 .output_mode = "comb_only";
defparam \Mux3~3 .register_cascade_mode = "off";
defparam \Mux3~3 .sum_lutc_input = "datac";
defparam \Mux3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxv_lcell \reg_c[4]$latch (
// Equation(s):
// \reg_c[4]$latch~combout  = ((GLOBAL(\Mux20~0_combout ) & (\Mux3~3_combout )) # (!GLOBAL(\Mux20~0_combout ) & ((\reg_c[4]$latch~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux3~3_combout ),
	.datac(\Mux20~0_combout ),
	.datad(\reg_c[4]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_c[4]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_c[4]$latch .lut_mask = "cfc0";
defparam \reg_c[4]$latch .operation_mode = "normal";
defparam \reg_c[4]$latch .output_mode = "comb_only";
defparam \reg_c[4]$latch .register_cascade_mode = "off";
defparam \reg_c[4]$latch .sum_lutc_input = "datac";
defparam \reg_c[4]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_b[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_b~combout [5]),
	.padio(reg_b[5]));
// synopsys translate_off
defparam \reg_b[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_a[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_a~combout [5]),
	.padio(reg_a[5]));
// synopsys translate_off
defparam \reg_a[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y8_N2
maxv_lcell \Add1~90 (
// Equation(s):
// \Add1~90_combout  = (((\reg_b~combout [5]) # (\op_sel~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_b~combout [5]),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~90_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~90 .lut_mask = "fff0";
defparam \Add1~90 .operation_mode = "normal";
defparam \Add1~90 .output_mode = "comb_only";
defparam \Add1~90 .register_cascade_mode = "off";
defparam \Add1~90 .sum_lutc_input = "datac";
defparam \Add1~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxv_lcell \Add1~25 (
// Equation(s):
// \Add1~25_combout  = \reg_a~combout [5] $ (\Add1~90_combout  $ (((!\Add1~7  & \Add1~22 ) # (\Add1~7  & \Add1~22COUT1_106 ))))
// \Add1~27  = CARRY((\reg_a~combout [5] & ((!\Add1~22 ) # (!\Add1~90_combout ))) # (!\reg_a~combout [5] & (!\Add1~90_combout  & !\Add1~22 )))
// \Add1~27COUT1_107  = CARRY((\reg_a~combout [5] & ((!\Add1~22COUT1_106 ) # (!\Add1~90_combout ))) # (!\reg_a~combout [5] & (!\Add1~90_combout  & !\Add1~22COUT1_106 )))

	.clk(gnd),
	.dataa(\reg_a~combout [5]),
	.datab(\Add1~90_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~7 ),
	.cin0(\Add1~22 ),
	.cin1(\Add1~22COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~27 ),
	.cout1(\Add1~27COUT1_107 ));
// synopsys translate_off
defparam \Add1~25 .cin0_used = "true";
defparam \Add1~25 .cin1_used = "true";
defparam \Add1~25 .cin_used = "true";
defparam \Add1~25 .lut_mask = "962b";
defparam \Add1~25 .operation_mode = "arithmetic";
defparam \Add1~25 .output_mode = "comb_only";
defparam \Add1~25 .register_cascade_mode = "off";
defparam \Add1~25 .sum_lutc_input = "cin";
defparam \Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxv_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = \reg_a~combout [5] $ (\reg_b~combout [5] $ (((!\Add0~12  & \Add0~22 ) # (\Add0~12  & \Add0~22COUT1_84 ))))
// \Add0~27  = CARRY((\reg_a~combout [5] & (!\reg_b~combout [5] & !\Add0~22 )) # (!\reg_a~combout [5] & ((!\Add0~22 ) # (!\reg_b~combout [5]))))
// \Add0~27COUT1_85  = CARRY((\reg_a~combout [5] & (!\reg_b~combout [5] & !\Add0~22COUT1_84 )) # (!\reg_a~combout [5] & ((!\Add0~22COUT1_84 ) # (!\reg_b~combout [5]))))

	.clk(gnd),
	.dataa(\reg_a~combout [5]),
	.datab(\reg_b~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~12 ),
	.cin0(\Add0~22 ),
	.cin1(\Add0~22COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~27 ),
	.cout1(\Add0~27COUT1_85 ));
// synopsys translate_off
defparam \Add0~25 .cin0_used = "true";
defparam \Add0~25 .cin1_used = "true";
defparam \Add0~25 .cin_used = "true";
defparam \Add0~25 .lut_mask = "9617";
defparam \Add0~25 .operation_mode = "arithmetic";
defparam \Add0~25 .output_mode = "comb_only";
defparam \Add0~25 .register_cascade_mode = "off";
defparam \Add0~25 .sum_lutc_input = "cin";
defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxv_lcell \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\Mux3~1_combout  & ((\Add1~25_combout ) # ((\Mux3~0_combout )))) # (!\Mux3~1_combout  & (((!\Mux3~0_combout  & \Add0~25_combout ))))

	.clk(gnd),
	.dataa(\Mux3~1_combout ),
	.datab(\Add1~25_combout ),
	.datac(\Mux3~0_combout ),
	.datad(\Add0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = "ada8";
defparam \Mux2~0 .operation_mode = "normal";
defparam \Mux2~0 .output_mode = "comb_only";
defparam \Mux2~0 .register_cascade_mode = "off";
defparam \Mux2~0 .sum_lutc_input = "datac";
defparam \Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxv_lcell \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\Mux3~0_combout  & ((\reg_b~combout [5] & ((!\reg_a~combout [5]))) # (!\reg_b~combout [5] & ((\reg_a~combout [5]) # (!\Mux2~0_combout ))))) # (!\Mux3~0_combout  & (((\Mux2~0_combout ))))

	.clk(gnd),
	.dataa(\Mux3~0_combout ),
	.datab(\reg_b~combout [5]),
	.datac(\Mux2~0_combout ),
	.datad(\reg_a~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = "72da";
defparam \Mux2~1 .operation_mode = "normal";
defparam \Mux2~1 .output_mode = "comb_only";
defparam \Mux2~1 .register_cascade_mode = "off";
defparam \Mux2~1 .sum_lutc_input = "datac";
defparam \Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxv_lcell \reg_c[5]$latch (
// Equation(s):
// \reg_c[5]$latch~combout  = ((GLOBAL(\Mux20~0_combout ) & (\Mux2~1_combout )) # (!GLOBAL(\Mux20~0_combout ) & ((\reg_c[5]$latch~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux2~1_combout ),
	.datac(\Mux20~0_combout ),
	.datad(\reg_c[5]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_c[5]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_c[5]$latch .lut_mask = "cfc0";
defparam \reg_c[5]$latch .operation_mode = "normal";
defparam \reg_c[5]$latch .output_mode = "comb_only";
defparam \reg_c[5]$latch .register_cascade_mode = "off";
defparam \reg_c[5]$latch .sum_lutc_input = "datac";
defparam \reg_c[5]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_b[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_b~combout [6]),
	.padio(reg_b[6]));
// synopsys translate_off
defparam \reg_b[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_a[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_a~combout [6]),
	.padio(reg_a[6]));
// synopsys translate_off
defparam \reg_a[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxv_lcell \Add1~91 (
// Equation(s):
// \Add1~91_combout  = (((\reg_b~combout [6]) # (\op_sel~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_b~combout [6]),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~91_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~91 .lut_mask = "fff0";
defparam \Add1~91 .operation_mode = "normal";
defparam \Add1~91 .output_mode = "comb_only";
defparam \Add1~91 .register_cascade_mode = "off";
defparam \Add1~91 .sum_lutc_input = "datac";
defparam \Add1~91 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxv_lcell \Add1~30 (
// Equation(s):
// \Add1~30_combout  = \reg_a~combout [6] $ (\Add1~91_combout  $ ((!(!\Add1~7  & \Add1~27 ) # (\Add1~7  & \Add1~27COUT1_107 ))))
// \Add1~32  = CARRY((\reg_a~combout [6] & (\Add1~91_combout  & !\Add1~27COUT1_107 )) # (!\reg_a~combout [6] & ((\Add1~91_combout ) # (!\Add1~27COUT1_107 ))))

	.clk(gnd),
	.dataa(\reg_a~combout [6]),
	.datab(\Add1~91_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~7 ),
	.cin0(\Add1~27 ),
	.cin1(\Add1~27COUT1_107 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~30_combout ),
	.regout(),
	.cout(\Add1~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~30 .cin0_used = "true";
defparam \Add1~30 .cin1_used = "true";
defparam \Add1~30 .cin_used = "true";
defparam \Add1~30 .lut_mask = "694d";
defparam \Add1~30 .operation_mode = "arithmetic";
defparam \Add1~30 .output_mode = "comb_only";
defparam \Add1~30 .register_cascade_mode = "off";
defparam \Add1~30 .sum_lutc_input = "cin";
defparam \Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxv_lcell \Add0~30 (
// Equation(s):
// \Add0~30_combout  = \reg_a~combout [6] $ (\reg_b~combout [6] $ ((!(!\Add0~12  & \Add0~27 ) # (\Add0~12  & \Add0~27COUT1_85 ))))
// \Add0~32  = CARRY((\reg_a~combout [6] & ((\reg_b~combout [6]) # (!\Add0~27 ))) # (!\reg_a~combout [6] & (\reg_b~combout [6] & !\Add0~27 )))
// \Add0~32COUT1_86  = CARRY((\reg_a~combout [6] & ((\reg_b~combout [6]) # (!\Add0~27COUT1_85 ))) # (!\reg_a~combout [6] & (\reg_b~combout [6] & !\Add0~27COUT1_85 )))

	.clk(gnd),
	.dataa(\reg_a~combout [6]),
	.datab(\reg_b~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~12 ),
	.cin0(\Add0~27 ),
	.cin1(\Add0~27COUT1_85 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~32 ),
	.cout1(\Add0~32COUT1_86 ));
// synopsys translate_off
defparam \Add0~30 .cin0_used = "true";
defparam \Add0~30 .cin1_used = "true";
defparam \Add0~30 .cin_used = "true";
defparam \Add0~30 .lut_mask = "698e";
defparam \Add0~30 .operation_mode = "arithmetic";
defparam \Add0~30 .output_mode = "comb_only";
defparam \Add0~30 .register_cascade_mode = "off";
defparam \Add0~30 .sum_lutc_input = "cin";
defparam \Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxv_lcell \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\Mux3~0_combout  & (((\Mux3~1_combout )))) # (!\Mux3~0_combout  & ((\Mux3~1_combout  & (\Add1~30_combout )) # (!\Mux3~1_combout  & ((\Add0~30_combout )))))

	.clk(gnd),
	.dataa(\Mux3~0_combout ),
	.datab(\Add1~30_combout ),
	.datac(\Add0~30_combout ),
	.datad(\Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = "ee50";
defparam \Mux1~0 .operation_mode = "normal";
defparam \Mux1~0 .output_mode = "comb_only";
defparam \Mux1~0 .register_cascade_mode = "off";
defparam \Mux1~0 .sum_lutc_input = "datac";
defparam \Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxv_lcell \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mux3~0_combout  & ((\reg_b~combout [6] & ((!\reg_a~combout [6]))) # (!\reg_b~combout [6] & ((\reg_a~combout [6]) # (!\Mux1~0_combout ))))) # (!\Mux3~0_combout  & (((\Mux1~0_combout ))))

	.clk(gnd),
	.dataa(\reg_b~combout [6]),
	.datab(\Mux3~0_combout ),
	.datac(\Mux1~0_combout ),
	.datad(\reg_a~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = "74bc";
defparam \Mux1~1 .operation_mode = "normal";
defparam \Mux1~1 .output_mode = "comb_only";
defparam \Mux1~1 .register_cascade_mode = "off";
defparam \Mux1~1 .sum_lutc_input = "datac";
defparam \Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxv_lcell \reg_c[6]$latch (
// Equation(s):
// \reg_c[6]$latch~combout  = ((GLOBAL(\Mux20~0_combout ) & (\Mux1~1_combout )) # (!GLOBAL(\Mux20~0_combout ) & ((\reg_c[6]$latch~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux1~1_combout ),
	.datac(\Mux20~0_combout ),
	.datad(\reg_c[6]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_c[6]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_c[6]$latch .lut_mask = "cfc0";
defparam \reg_c[6]$latch .operation_mode = "normal";
defparam \reg_c[6]$latch .output_mode = "comb_only";
defparam \reg_c[6]$latch .register_cascade_mode = "off";
defparam \reg_c[6]$latch .sum_lutc_input = "datac";
defparam \reg_c[6]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_a[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_a~combout [7]),
	.padio(reg_a[7]));
// synopsys translate_off
defparam \reg_a[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_b[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_b~combout [7]),
	.padio(reg_b[7]));
// synopsys translate_off
defparam \reg_b[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxv_lcell \Add0~35 (
// Equation(s):
// \Add0~35_combout  = \reg_a~combout [7] $ (\reg_b~combout [7] $ (((!\Add0~12  & \Add0~32 ) # (\Add0~12  & \Add0~32COUT1_86 ))))
// \Add0~37  = CARRY((\reg_a~combout [7] & (!\reg_b~combout [7] & !\Add0~32COUT1_86 )) # (!\reg_a~combout [7] & ((!\Add0~32COUT1_86 ) # (!\reg_b~combout [7]))))

	.clk(gnd),
	.dataa(\reg_a~combout [7]),
	.datab(\reg_b~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~12 ),
	.cin0(\Add0~32 ),
	.cin1(\Add0~32COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~35_combout ),
	.regout(),
	.cout(\Add0~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~35 .cin0_used = "true";
defparam \Add0~35 .cin1_used = "true";
defparam \Add0~35 .cin_used = "true";
defparam \Add0~35 .lut_mask = "9617";
defparam \Add0~35 .operation_mode = "arithmetic";
defparam \Add0~35 .output_mode = "comb_only";
defparam \Add0~35 .register_cascade_mode = "off";
defparam \Add0~35 .sum_lutc_input = "cin";
defparam \Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxv_lcell \Add1~92 (
// Equation(s):
// \Add1~92_combout  = (((\reg_b~combout [7]) # (\op_sel~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_b~combout [7]),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~92_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~92 .lut_mask = "fff0";
defparam \Add1~92 .operation_mode = "normal";
defparam \Add1~92 .output_mode = "comb_only";
defparam \Add1~92 .register_cascade_mode = "off";
defparam \Add1~92 .sum_lutc_input = "datac";
defparam \Add1~92 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxv_lcell \Add1~35 (
// Equation(s):
// \Add1~35_combout  = \reg_a~combout [7] $ (\Add1~92_combout  $ ((\Add1~32 )))
// \Add1~37  = CARRY((\reg_a~combout [7] & ((!\Add1~32 ) # (!\Add1~92_combout ))) # (!\reg_a~combout [7] & (!\Add1~92_combout  & !\Add1~32 )))
// \Add1~37COUT1_108  = CARRY((\reg_a~combout [7] & ((!\Add1~32 ) # (!\Add1~92_combout ))) # (!\reg_a~combout [7] & (!\Add1~92_combout  & !\Add1~32 )))

	.clk(gnd),
	.dataa(\reg_a~combout [7]),
	.datab(\Add1~92_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~37 ),
	.cout1(\Add1~37COUT1_108 ));
// synopsys translate_off
defparam \Add1~35 .cin_used = "true";
defparam \Add1~35 .lut_mask = "962b";
defparam \Add1~35 .operation_mode = "arithmetic";
defparam \Add1~35 .output_mode = "comb_only";
defparam \Add1~35 .register_cascade_mode = "off";
defparam \Add1~35 .sum_lutc_input = "cin";
defparam \Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N5
maxv_lcell \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\Mux3~1_combout  & (((\Add1~35_combout ) # (\Mux3~0_combout )))) # (!\Mux3~1_combout  & (\Add0~35_combout  & ((!\Mux3~0_combout ))))

	.clk(gnd),
	.dataa(\Add0~35_combout ),
	.datab(\Add1~35_combout ),
	.datac(\Mux3~1_combout ),
	.datad(\Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = "f0ca";
defparam \Mux0~0 .operation_mode = "normal";
defparam \Mux0~0 .output_mode = "comb_only";
defparam \Mux0~0 .register_cascade_mode = "off";
defparam \Mux0~0 .sum_lutc_input = "datac";
defparam \Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N2
maxv_lcell \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux3~0_combout  & ((\reg_a~combout [7] & ((!\reg_b~combout [7]))) # (!\reg_a~combout [7] & ((\reg_b~combout [7]) # (!\Mux0~0_combout ))))) # (!\Mux3~0_combout  & (((\Mux0~0_combout ))))

	.clk(gnd),
	.dataa(\Mux3~0_combout ),
	.datab(\reg_a~combout [7]),
	.datac(\Mux0~0_combout ),
	.datad(\reg_b~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = "72da";
defparam \Mux0~1 .operation_mode = "normal";
defparam \Mux0~1 .output_mode = "comb_only";
defparam \Mux0~1 .register_cascade_mode = "off";
defparam \Mux0~1 .sum_lutc_input = "datac";
defparam \Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N4
maxv_lcell \reg_c[7]$latch (
// Equation(s):
// \reg_c[7]$latch~combout  = ((GLOBAL(\Mux20~0_combout ) & ((\Mux0~1_combout ))) # (!GLOBAL(\Mux20~0_combout ) & (\reg_c[7]$latch~combout )))

	.clk(gnd),
	.dataa(\reg_c[7]$latch~combout ),
	.datab(vcc),
	.datac(\Mux20~0_combout ),
	.datad(\Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_c[7]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_c[7]$latch .lut_mask = "fa0a";
defparam \reg_c[7]$latch .operation_mode = "normal";
defparam \reg_c[7]$latch .output_mode = "comb_only";
defparam \reg_c[7]$latch .register_cascade_mode = "off";
defparam \reg_c[7]$latch .sum_lutc_input = "datac";
defparam \reg_c[7]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_a[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_a~combout [8]),
	.padio(reg_a[8]));
// synopsys translate_off
defparam \reg_a[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_b[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_b~combout [8]),
	.padio(reg_b[8]));
// synopsys translate_off
defparam \reg_b[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxv_lcell \Add0~40 (
// Equation(s):
// \Add0~40_combout  = \reg_b~combout [8] $ (\reg_a~combout [8] $ ((!\Add0~37 )))
// \Add0~42  = CARRY((\reg_b~combout [8] & ((\reg_a~combout [8]) # (!\Add0~37 ))) # (!\reg_b~combout [8] & (\reg_a~combout [8] & !\Add0~37 )))
// \Add0~42COUT1_87  = CARRY((\reg_b~combout [8] & ((\reg_a~combout [8]) # (!\Add0~37 ))) # (!\reg_b~combout [8] & (\reg_a~combout [8] & !\Add0~37 )))

	.clk(gnd),
	.dataa(\reg_b~combout [8]),
	.datab(\reg_a~combout [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~42 ),
	.cout1(\Add0~42COUT1_87 ));
// synopsys translate_off
defparam \Add0~40 .cin_used = "true";
defparam \Add0~40 .lut_mask = "698e";
defparam \Add0~40 .operation_mode = "arithmetic";
defparam \Add0~40 .output_mode = "comb_only";
defparam \Add0~40 .register_cascade_mode = "off";
defparam \Add0~40 .sum_lutc_input = "cin";
defparam \Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxv_lcell \Add1~93 (
// Equation(s):
// \Add1~93_combout  = (((\reg_b~combout [8]) # (\op_sel~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_b~combout [8]),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~93_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~93 .lut_mask = "fff0";
defparam \Add1~93 .operation_mode = "normal";
defparam \Add1~93 .output_mode = "comb_only";
defparam \Add1~93 .register_cascade_mode = "off";
defparam \Add1~93 .sum_lutc_input = "datac";
defparam \Add1~93 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxv_lcell \Add1~40 (
// Equation(s):
// \Add1~40_combout  = \Add1~93_combout  $ (\reg_a~combout [8] $ ((!(!\Add1~32  & \Add1~37 ) # (\Add1~32  & \Add1~37COUT1_108 ))))
// \Add1~42  = CARRY((\Add1~93_combout  & ((!\Add1~37 ) # (!\reg_a~combout [8]))) # (!\Add1~93_combout  & (!\reg_a~combout [8] & !\Add1~37 )))
// \Add1~42COUT1_109  = CARRY((\Add1~93_combout  & ((!\Add1~37COUT1_108 ) # (!\reg_a~combout [8]))) # (!\Add1~93_combout  & (!\reg_a~combout [8] & !\Add1~37COUT1_108 )))

	.clk(gnd),
	.dataa(\Add1~93_combout ),
	.datab(\reg_a~combout [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~32 ),
	.cin0(\Add1~37 ),
	.cin1(\Add1~37COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~42 ),
	.cout1(\Add1~42COUT1_109 ));
// synopsys translate_off
defparam \Add1~40 .cin0_used = "true";
defparam \Add1~40 .cin1_used = "true";
defparam \Add1~40 .cin_used = "true";
defparam \Add1~40 .lut_mask = "692b";
defparam \Add1~40 .operation_mode = "arithmetic";
defparam \Add1~40 .output_mode = "comb_only";
defparam \Add1~40 .register_cascade_mode = "off";
defparam \Add1~40 .sum_lutc_input = "cin";
defparam \Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N8
maxv_lcell \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\Mux3~1_combout  & (((\Add1~40_combout ) # (\Mux3~0_combout )))) # (!\Mux3~1_combout  & (\Add0~40_combout  & ((!\Mux3~0_combout ))))

	.clk(gnd),
	.dataa(\Add0~40_combout ),
	.datab(\Add1~40_combout ),
	.datac(\Mux3~1_combout ),
	.datad(\Mux3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = "f0ca";
defparam \Mux12~0 .operation_mode = "normal";
defparam \Mux12~0 .output_mode = "comb_only";
defparam \Mux12~0 .register_cascade_mode = "off";
defparam \Mux12~0 .sum_lutc_input = "datac";
defparam \Mux12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N3
maxv_lcell \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\Mux3~0_combout  & ((\reg_a~combout [8] & (!\reg_b~combout [8])) # (!\reg_a~combout [8] & ((\reg_b~combout [8]) # (!\Mux12~0_combout ))))) # (!\Mux3~0_combout  & (((\Mux12~0_combout ))))

	.clk(gnd),
	.dataa(\reg_a~combout [8]),
	.datab(\Mux3~0_combout ),
	.datac(\reg_b~combout [8]),
	.datad(\Mux12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux12~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = "7b4c";
defparam \Mux12~1 .operation_mode = "normal";
defparam \Mux12~1 .output_mode = "comb_only";
defparam \Mux12~1 .register_cascade_mode = "off";
defparam \Mux12~1 .sum_lutc_input = "datac";
defparam \Mux12~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N0
maxv_lcell \reg_c[8]$latch (
// Equation(s):
// \reg_c[8]$latch~combout  = ((GLOBAL(\Mux20~0_combout ) & ((\Mux12~1_combout ))) # (!GLOBAL(\Mux20~0_combout ) & (\reg_c[8]$latch~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_c[8]$latch~combout ),
	.datac(\Mux20~0_combout ),
	.datad(\Mux12~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_c[8]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_c[8]$latch .lut_mask = "fc0c";
defparam \reg_c[8]$latch .operation_mode = "normal";
defparam \reg_c[8]$latch .output_mode = "comb_only";
defparam \reg_c[8]$latch .register_cascade_mode = "off";
defparam \reg_c[8]$latch .sum_lutc_input = "datac";
defparam \reg_c[8]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_b[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_b~combout [9]),
	.padio(reg_b[9]));
// synopsys translate_off
defparam \reg_b[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_a[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_a~combout [9]),
	.padio(reg_a[9]));
// synopsys translate_off
defparam \reg_a[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxv_lcell \Add0~45 (
// Equation(s):
// \Add0~45_combout  = \reg_b~combout [9] $ (\reg_a~combout [9] $ (((!\Add0~37  & \Add0~42 ) # (\Add0~37  & \Add0~42COUT1_87 ))))
// \Add0~47  = CARRY((\reg_b~combout [9] & (!\reg_a~combout [9] & !\Add0~42 )) # (!\reg_b~combout [9] & ((!\Add0~42 ) # (!\reg_a~combout [9]))))
// \Add0~47COUT1_88  = CARRY((\reg_b~combout [9] & (!\reg_a~combout [9] & !\Add0~42COUT1_87 )) # (!\reg_b~combout [9] & ((!\Add0~42COUT1_87 ) # (!\reg_a~combout [9]))))

	.clk(gnd),
	.dataa(\reg_b~combout [9]),
	.datab(\reg_a~combout [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~37 ),
	.cin0(\Add0~42 ),
	.cin1(\Add0~42COUT1_87 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~47 ),
	.cout1(\Add0~47COUT1_88 ));
// synopsys translate_off
defparam \Add0~45 .cin0_used = "true";
defparam \Add0~45 .cin1_used = "true";
defparam \Add0~45 .cin_used = "true";
defparam \Add0~45 .lut_mask = "9617";
defparam \Add0~45 .operation_mode = "arithmetic";
defparam \Add0~45 .output_mode = "comb_only";
defparam \Add0~45 .register_cascade_mode = "off";
defparam \Add0~45 .sum_lutc_input = "cin";
defparam \Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxv_lcell \RESULT~0 (
// Equation(s):
// \RESULT~0_combout  = (((\reg_b~combout [9] & \reg_a~combout [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_b~combout [9]),
	.datad(\reg_a~combout [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\RESULT~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \RESULT~0 .lut_mask = "f000";
defparam \RESULT~0 .operation_mode = "normal";
defparam \RESULT~0 .output_mode = "comb_only";
defparam \RESULT~0 .register_cascade_mode = "off";
defparam \RESULT~0 .sum_lutc_input = "datac";
defparam \RESULT~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxv_lcell \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\Mux3~1_combout  & (\Mux3~0_combout )) # (!\Mux3~1_combout  & ((\Mux3~0_combout  & ((!\RESULT~0_combout ))) # (!\Mux3~0_combout  & (\Add0~45_combout ))))

	.clk(gnd),
	.dataa(\Mux3~1_combout ),
	.datab(\Mux3~0_combout ),
	.datac(\Add0~45_combout ),
	.datad(\RESULT~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = "98dc";
defparam \Mux13~0 .operation_mode = "normal";
defparam \Mux13~0 .output_mode = "comb_only";
defparam \Mux13~0 .register_cascade_mode = "off";
defparam \Mux13~0 .sum_lutc_input = "datac";
defparam \Mux13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxv_lcell \Add1~94 (
// Equation(s):
// \Add1~94_combout  = (((\reg_b~combout [9]) # (\op_sel~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_b~combout [9]),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~94_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~94 .lut_mask = "fff0";
defparam \Add1~94 .operation_mode = "normal";
defparam \Add1~94 .output_mode = "comb_only";
defparam \Add1~94 .register_cascade_mode = "off";
defparam \Add1~94 .sum_lutc_input = "datac";
defparam \Add1~94 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxv_lcell \Add1~45 (
// Equation(s):
// \Add1~45_combout  = \Add1~94_combout  $ (\reg_a~combout [9] $ (((!\Add1~32  & \Add1~42 ) # (\Add1~32  & \Add1~42COUT1_109 ))))
// \Add1~47  = CARRY((\Add1~94_combout  & (\reg_a~combout [9] & !\Add1~42 )) # (!\Add1~94_combout  & ((\reg_a~combout [9]) # (!\Add1~42 ))))
// \Add1~47COUT1_110  = CARRY((\Add1~94_combout  & (\reg_a~combout [9] & !\Add1~42COUT1_109 )) # (!\Add1~94_combout  & ((\reg_a~combout [9]) # (!\Add1~42COUT1_109 ))))

	.clk(gnd),
	.dataa(\Add1~94_combout ),
	.datab(\reg_a~combout [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~32 ),
	.cin0(\Add1~42 ),
	.cin1(\Add1~42COUT1_109 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~47 ),
	.cout1(\Add1~47COUT1_110 ));
// synopsys translate_off
defparam \Add1~45 .cin0_used = "true";
defparam \Add1~45 .cin1_used = "true";
defparam \Add1~45 .cin_used = "true";
defparam \Add1~45 .lut_mask = "964d";
defparam \Add1~45 .operation_mode = "arithmetic";
defparam \Add1~45 .output_mode = "comb_only";
defparam \Add1~45 .register_cascade_mode = "off";
defparam \Add1~45 .sum_lutc_input = "cin";
defparam \Add1~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxv_lcell \RESULT~1 (
// Equation(s):
// \RESULT~1_combout  = ((\reg_b~combout [9] $ (\reg_a~combout [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_b~combout [9]),
	.datad(\reg_a~combout [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\RESULT~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \RESULT~1 .lut_mask = "0ff0";
defparam \RESULT~1 .operation_mode = "normal";
defparam \RESULT~1 .output_mode = "comb_only";
defparam \RESULT~1 .register_cascade_mode = "off";
defparam \RESULT~1 .sum_lutc_input = "datac";
defparam \RESULT~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxv_lcell \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\Mux13~0_combout  & (((\RESULT~1_combout )) # (!\Mux3~1_combout ))) # (!\Mux13~0_combout  & (\Mux3~1_combout  & (\Add1~45_combout )))

	.clk(gnd),
	.dataa(\Mux13~0_combout ),
	.datab(\Mux3~1_combout ),
	.datac(\Add1~45_combout ),
	.datad(\RESULT~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = "ea62";
defparam \Mux13~1 .operation_mode = "normal";
defparam \Mux13~1 .output_mode = "comb_only";
defparam \Mux13~1 .register_cascade_mode = "off";
defparam \Mux13~1 .sum_lutc_input = "datac";
defparam \Mux13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxv_lcell \reg_c[9]$latch (
// Equation(s):
// \reg_c[9]$latch~combout  = ((GLOBAL(\Mux20~0_combout ) & (\Mux13~1_combout )) # (!GLOBAL(\Mux20~0_combout ) & ((\reg_c[9]$latch~combout ))))

	.clk(gnd),
	.dataa(\Mux13~1_combout ),
	.datab(vcc),
	.datac(\Mux20~0_combout ),
	.datad(\reg_c[9]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_c[9]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_c[9]$latch .lut_mask = "afa0";
defparam \reg_c[9]$latch .operation_mode = "normal";
defparam \reg_c[9]$latch .output_mode = "comb_only";
defparam \reg_c[9]$latch .register_cascade_mode = "off";
defparam \reg_c[9]$latch .sum_lutc_input = "datac";
defparam \reg_c[9]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_a[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_a~combout [10]),
	.padio(reg_a[10]));
// synopsys translate_off
defparam \reg_a[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_b[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_b~combout [10]),
	.padio(reg_b[10]));
// synopsys translate_off
defparam \reg_b[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxv_lcell \Add1~95 (
// Equation(s):
// \Add1~95_combout  = (((\reg_b~combout [10]) # (\op_sel~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_b~combout [10]),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~95_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~95 .lut_mask = "fff0";
defparam \Add1~95 .operation_mode = "normal";
defparam \Add1~95 .output_mode = "comb_only";
defparam \Add1~95 .register_cascade_mode = "off";
defparam \Add1~95 .sum_lutc_input = "datac";
defparam \Add1~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxv_lcell \Add1~50 (
// Equation(s):
// \Add1~50_combout  = \reg_a~combout [10] $ (\Add1~95_combout  $ ((!(!\Add1~32  & \Add1~47 ) # (\Add1~32  & \Add1~47COUT1_110 ))))
// \Add1~52  = CARRY((\reg_a~combout [10] & (\Add1~95_combout  & !\Add1~47 )) # (!\reg_a~combout [10] & ((\Add1~95_combout ) # (!\Add1~47 ))))
// \Add1~52COUT1_111  = CARRY((\reg_a~combout [10] & (\Add1~95_combout  & !\Add1~47COUT1_110 )) # (!\reg_a~combout [10] & ((\Add1~95_combout ) # (!\Add1~47COUT1_110 ))))

	.clk(gnd),
	.dataa(\reg_a~combout [10]),
	.datab(\Add1~95_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~32 ),
	.cin0(\Add1~47 ),
	.cin1(\Add1~47COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~52 ),
	.cout1(\Add1~52COUT1_111 ));
// synopsys translate_off
defparam \Add1~50 .cin0_used = "true";
defparam \Add1~50 .cin1_used = "true";
defparam \Add1~50 .cin_used = "true";
defparam \Add1~50 .lut_mask = "694d";
defparam \Add1~50 .operation_mode = "arithmetic";
defparam \Add1~50 .output_mode = "comb_only";
defparam \Add1~50 .register_cascade_mode = "off";
defparam \Add1~50 .sum_lutc_input = "cin";
defparam \Add1~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxv_lcell \Add0~50 (
// Equation(s):
// \Add0~50_combout  = \reg_a~combout [10] $ (\reg_b~combout [10] $ ((!(!\Add0~37  & \Add0~47 ) # (\Add0~37  & \Add0~47COUT1_88 ))))
// \Add0~52  = CARRY((\reg_a~combout [10] & ((\reg_b~combout [10]) # (!\Add0~47 ))) # (!\reg_a~combout [10] & (\reg_b~combout [10] & !\Add0~47 )))
// \Add0~52COUT1_89  = CARRY((\reg_a~combout [10] & ((\reg_b~combout [10]) # (!\Add0~47COUT1_88 ))) # (!\reg_a~combout [10] & (\reg_b~combout [10] & !\Add0~47COUT1_88 )))

	.clk(gnd),
	.dataa(\reg_a~combout [10]),
	.datab(\reg_b~combout [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~37 ),
	.cin0(\Add0~47 ),
	.cin1(\Add0~47COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~52 ),
	.cout1(\Add0~52COUT1_89 ));
// synopsys translate_off
defparam \Add0~50 .cin0_used = "true";
defparam \Add0~50 .cin1_used = "true";
defparam \Add0~50 .cin_used = "true";
defparam \Add0~50 .lut_mask = "698e";
defparam \Add0~50 .operation_mode = "arithmetic";
defparam \Add0~50 .output_mode = "comb_only";
defparam \Add0~50 .register_cascade_mode = "off";
defparam \Add0~50 .sum_lutc_input = "cin";
defparam \Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N1
maxv_lcell \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\Mux3~0_combout  & (\Mux3~1_combout )) # (!\Mux3~0_combout  & ((\Mux3~1_combout  & (\Add1~50_combout )) # (!\Mux3~1_combout  & ((\Add0~50_combout )))))

	.clk(gnd),
	.dataa(\Mux3~0_combout ),
	.datab(\Mux3~1_combout ),
	.datac(\Add1~50_combout ),
	.datad(\Add0~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = "d9c8";
defparam \Mux14~0 .operation_mode = "normal";
defparam \Mux14~0 .output_mode = "comb_only";
defparam \Mux14~0 .register_cascade_mode = "off";
defparam \Mux14~0 .sum_lutc_input = "datac";
defparam \Mux14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N9
maxv_lcell \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\Mux3~0_combout  & ((\reg_a~combout [10] & (!\reg_b~combout [10])) # (!\reg_a~combout [10] & ((\reg_b~combout [10]) # (!\Mux14~0_combout ))))) # (!\Mux3~0_combout  & (((\Mux14~0_combout ))))

	.clk(gnd),
	.dataa(\reg_a~combout [10]),
	.datab(\Mux3~0_combout ),
	.datac(\reg_b~combout [10]),
	.datad(\Mux14~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = "7b4c";
defparam \Mux14~1 .operation_mode = "normal";
defparam \Mux14~1 .output_mode = "comb_only";
defparam \Mux14~1 .register_cascade_mode = "off";
defparam \Mux14~1 .sum_lutc_input = "datac";
defparam \Mux14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N6
maxv_lcell \reg_c[10]$latch (
// Equation(s):
// \reg_c[10]$latch~combout  = ((GLOBAL(\Mux20~0_combout ) & ((\Mux14~1_combout ))) # (!GLOBAL(\Mux20~0_combout ) & (\reg_c[10]$latch~combout )))

	.clk(gnd),
	.dataa(\reg_c[10]$latch~combout ),
	.datab(vcc),
	.datac(\Mux20~0_combout ),
	.datad(\Mux14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_c[10]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_c[10]$latch .lut_mask = "fa0a";
defparam \reg_c[10]$latch .operation_mode = "normal";
defparam \reg_c[10]$latch .output_mode = "comb_only";
defparam \reg_c[10]$latch .register_cascade_mode = "off";
defparam \reg_c[10]$latch .sum_lutc_input = "datac";
defparam \reg_c[10]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_a[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_a~combout [11]),
	.padio(reg_a[11]));
// synopsys translate_off
defparam \reg_a[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_b[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_b~combout [11]),
	.padio(reg_b[11]));
// synopsys translate_off
defparam \reg_b[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxv_lcell \Add1~96 (
// Equation(s):
// \Add1~96_combout  = (((\reg_b~combout [11]) # (\op_sel~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_b~combout [11]),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~96_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~96 .lut_mask = "fff0";
defparam \Add1~96 .operation_mode = "normal";
defparam \Add1~96 .output_mode = "comb_only";
defparam \Add1~96 .register_cascade_mode = "off";
defparam \Add1~96 .sum_lutc_input = "datac";
defparam \Add1~96 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxv_lcell \Add1~55 (
// Equation(s):
// \Add1~55_combout  = \reg_a~combout [11] $ (\Add1~96_combout  $ (((!\Add1~32  & \Add1~52 ) # (\Add1~32  & \Add1~52COUT1_111 ))))
// \Add1~57  = CARRY((\reg_a~combout [11] & ((!\Add1~52COUT1_111 ) # (!\Add1~96_combout ))) # (!\reg_a~combout [11] & (!\Add1~96_combout  & !\Add1~52COUT1_111 )))

	.clk(gnd),
	.dataa(\reg_a~combout [11]),
	.datab(\Add1~96_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~32 ),
	.cin0(\Add1~52 ),
	.cin1(\Add1~52COUT1_111 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~55_combout ),
	.regout(),
	.cout(\Add1~57 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~55 .cin0_used = "true";
defparam \Add1~55 .cin1_used = "true";
defparam \Add1~55 .cin_used = "true";
defparam \Add1~55 .lut_mask = "962b";
defparam \Add1~55 .operation_mode = "arithmetic";
defparam \Add1~55 .output_mode = "comb_only";
defparam \Add1~55 .register_cascade_mode = "off";
defparam \Add1~55 .sum_lutc_input = "cin";
defparam \Add1~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxv_lcell \Add0~55 (
// Equation(s):
// \Add0~55_combout  = \reg_b~combout [11] $ (\reg_a~combout [11] $ (((!\Add0~37  & \Add0~52 ) # (\Add0~37  & \Add0~52COUT1_89 ))))
// \Add0~57  = CARRY((\reg_b~combout [11] & (!\reg_a~combout [11] & !\Add0~52 )) # (!\reg_b~combout [11] & ((!\Add0~52 ) # (!\reg_a~combout [11]))))
// \Add0~57COUT1_90  = CARRY((\reg_b~combout [11] & (!\reg_a~combout [11] & !\Add0~52COUT1_89 )) # (!\reg_b~combout [11] & ((!\Add0~52COUT1_89 ) # (!\reg_a~combout [11]))))

	.clk(gnd),
	.dataa(\reg_b~combout [11]),
	.datab(\reg_a~combout [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~37 ),
	.cin0(\Add0~52 ),
	.cin1(\Add0~52COUT1_89 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~57 ),
	.cout1(\Add0~57COUT1_90 ));
// synopsys translate_off
defparam \Add0~55 .cin0_used = "true";
defparam \Add0~55 .cin1_used = "true";
defparam \Add0~55 .cin_used = "true";
defparam \Add0~55 .lut_mask = "9617";
defparam \Add0~55 .operation_mode = "arithmetic";
defparam \Add0~55 .output_mode = "comb_only";
defparam \Add0~55 .register_cascade_mode = "off";
defparam \Add0~55 .sum_lutc_input = "cin";
defparam \Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxv_lcell \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\Mux3~1_combout  & ((\Mux3~0_combout ) # ((\Add1~55_combout )))) # (!\Mux3~1_combout  & (!\Mux3~0_combout  & ((\Add0~55_combout ))))

	.clk(gnd),
	.dataa(\Mux3~1_combout ),
	.datab(\Mux3~0_combout ),
	.datac(\Add1~55_combout ),
	.datad(\Add0~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = "b9a8";
defparam \Mux15~0 .operation_mode = "normal";
defparam \Mux15~0 .output_mode = "comb_only";
defparam \Mux15~0 .register_cascade_mode = "off";
defparam \Mux15~0 .sum_lutc_input = "datac";
defparam \Mux15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxv_lcell \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\Mux3~0_combout  & ((\reg_a~combout [11] & (!\reg_b~combout [11])) # (!\reg_a~combout [11] & ((\reg_b~combout [11]) # (!\Mux15~0_combout ))))) # (!\Mux3~0_combout  & (((\Mux15~0_combout ))))

	.clk(gnd),
	.dataa(\reg_a~combout [11]),
	.datab(\Mux3~0_combout ),
	.datac(\reg_b~combout [11]),
	.datad(\Mux15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux15~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = "7b4c";
defparam \Mux15~1 .operation_mode = "normal";
defparam \Mux15~1 .output_mode = "comb_only";
defparam \Mux15~1 .register_cascade_mode = "off";
defparam \Mux15~1 .sum_lutc_input = "datac";
defparam \Mux15~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxv_lcell \reg_c[11]$latch (
// Equation(s):
// \reg_c[11]$latch~combout  = (GLOBAL(\Mux20~0_combout ) & (((\Mux15~1_combout )))) # (!GLOBAL(\Mux20~0_combout ) & (((\reg_c[11]$latch~combout ))))

	.clk(gnd),
	.dataa(\Mux20~0_combout ),
	.datab(vcc),
	.datac(\Mux15~1_combout ),
	.datad(\reg_c[11]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_c[11]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_c[11]$latch .lut_mask = "f5a0";
defparam \reg_c[11]$latch .operation_mode = "normal";
defparam \reg_c[11]$latch .output_mode = "comb_only";
defparam \reg_c[11]$latch .register_cascade_mode = "off";
defparam \reg_c[11]$latch .sum_lutc_input = "datac";
defparam \reg_c[11]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_b[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_b~combout [12]),
	.padio(reg_b[12]));
// synopsys translate_off
defparam \reg_b[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_a[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_a~combout [12]),
	.padio(reg_a[12]));
// synopsys translate_off
defparam \reg_a[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxv_lcell \Add1~97 (
// Equation(s):
// \Add1~97_combout  = (\reg_b~combout [12]) # (((\op_sel~combout [1])))

	.clk(gnd),
	.dataa(\reg_b~combout [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~97_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~97 .lut_mask = "ffaa";
defparam \Add1~97 .operation_mode = "normal";
defparam \Add1~97 .output_mode = "comb_only";
defparam \Add1~97 .register_cascade_mode = "off";
defparam \Add1~97 .sum_lutc_input = "datac";
defparam \Add1~97 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxv_lcell \Add1~60 (
// Equation(s):
// \Add1~60_combout  = \reg_a~combout [12] $ (\Add1~97_combout  $ ((!\Add1~57 )))
// \Add1~62  = CARRY((\reg_a~combout [12] & (\Add1~97_combout  & !\Add1~57 )) # (!\reg_a~combout [12] & ((\Add1~97_combout ) # (!\Add1~57 ))))
// \Add1~62COUT1_112  = CARRY((\reg_a~combout [12] & (\Add1~97_combout  & !\Add1~57 )) # (!\reg_a~combout [12] & ((\Add1~97_combout ) # (!\Add1~57 ))))

	.clk(gnd),
	.dataa(\reg_a~combout [12]),
	.datab(\Add1~97_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~57 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~60_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~62 ),
	.cout1(\Add1~62COUT1_112 ));
// synopsys translate_off
defparam \Add1~60 .cin_used = "true";
defparam \Add1~60 .lut_mask = "694d";
defparam \Add1~60 .operation_mode = "arithmetic";
defparam \Add1~60 .output_mode = "comb_only";
defparam \Add1~60 .register_cascade_mode = "off";
defparam \Add1~60 .sum_lutc_input = "cin";
defparam \Add1~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxv_lcell \Add0~60 (
// Equation(s):
// \Add0~60_combout  = \reg_b~combout [12] $ (\reg_a~combout [12] $ ((!(!\Add0~37  & \Add0~57 ) # (\Add0~37  & \Add0~57COUT1_90 ))))
// \Add0~62  = CARRY((\reg_b~combout [12] & ((\reg_a~combout [12]) # (!\Add0~57COUT1_90 ))) # (!\reg_b~combout [12] & (\reg_a~combout [12] & !\Add0~57COUT1_90 )))

	.clk(gnd),
	.dataa(\reg_b~combout [12]),
	.datab(\reg_a~combout [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~37 ),
	.cin0(\Add0~57 ),
	.cin1(\Add0~57COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~60_combout ),
	.regout(),
	.cout(\Add0~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~60 .cin0_used = "true";
defparam \Add0~60 .cin1_used = "true";
defparam \Add0~60 .cin_used = "true";
defparam \Add0~60 .lut_mask = "698e";
defparam \Add0~60 .operation_mode = "arithmetic";
defparam \Add0~60 .output_mode = "comb_only";
defparam \Add0~60 .register_cascade_mode = "off";
defparam \Add0~60 .sum_lutc_input = "cin";
defparam \Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxv_lcell \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\Mux3~1_combout  & ((\Mux3~0_combout ) # ((\Add1~60_combout )))) # (!\Mux3~1_combout  & (!\Mux3~0_combout  & ((\Add0~60_combout ))))

	.clk(gnd),
	.dataa(\Mux3~1_combout ),
	.datab(\Mux3~0_combout ),
	.datac(\Add1~60_combout ),
	.datad(\Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = "b9a8";
defparam \Mux16~0 .operation_mode = "normal";
defparam \Mux16~0 .output_mode = "comb_only";
defparam \Mux16~0 .register_cascade_mode = "off";
defparam \Mux16~0 .sum_lutc_input = "datac";
defparam \Mux16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxv_lcell \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\Mux3~0_combout  & ((\reg_b~combout [12] & (!\reg_a~combout [12])) # (!\reg_b~combout [12] & ((\reg_a~combout [12]) # (!\Mux16~0_combout ))))) # (!\Mux3~0_combout  & (((\Mux16~0_combout ))))

	.clk(gnd),
	.dataa(\reg_b~combout [12]),
	.datab(\Mux3~0_combout ),
	.datac(\reg_a~combout [12]),
	.datad(\Mux16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux16~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = "7b4c";
defparam \Mux16~1 .operation_mode = "normal";
defparam \Mux16~1 .output_mode = "comb_only";
defparam \Mux16~1 .register_cascade_mode = "off";
defparam \Mux16~1 .sum_lutc_input = "datac";
defparam \Mux16~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxv_lcell \reg_c[12]$latch (
// Equation(s):
// \reg_c[12]$latch~combout  = (GLOBAL(\Mux20~0_combout ) & (((\Mux16~1_combout )))) # (!GLOBAL(\Mux20~0_combout ) & (((\reg_c[12]$latch~combout ))))

	.clk(gnd),
	.dataa(\Mux20~0_combout ),
	.datab(vcc),
	.datac(\Mux16~1_combout ),
	.datad(\reg_c[12]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_c[12]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_c[12]$latch .lut_mask = "f5a0";
defparam \reg_c[12]$latch .operation_mode = "normal";
defparam \reg_c[12]$latch .output_mode = "comb_only";
defparam \reg_c[12]$latch .register_cascade_mode = "off";
defparam \reg_c[12]$latch .sum_lutc_input = "datac";
defparam \reg_c[12]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_b[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_b~combout [13]),
	.padio(reg_b[13]));
// synopsys translate_off
defparam \reg_b[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_a[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_a~combout [13]),
	.padio(reg_a[13]));
// synopsys translate_off
defparam \reg_a[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxv_lcell \Add0~65 (
// Equation(s):
// \Add0~65_combout  = \reg_b~combout [13] $ (\reg_a~combout [13] $ ((\Add0~62 )))
// \Add0~67  = CARRY((\reg_b~combout [13] & (!\reg_a~combout [13] & !\Add0~62 )) # (!\reg_b~combout [13] & ((!\Add0~62 ) # (!\reg_a~combout [13]))))
// \Add0~67COUT1_91  = CARRY((\reg_b~combout [13] & (!\reg_a~combout [13] & !\Add0~62 )) # (!\reg_b~combout [13] & ((!\Add0~62 ) # (!\reg_a~combout [13]))))

	.clk(gnd),
	.dataa(\reg_b~combout [13]),
	.datab(\reg_a~combout [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~67 ),
	.cout1(\Add0~67COUT1_91 ));
// synopsys translate_off
defparam \Add0~65 .cin_used = "true";
defparam \Add0~65 .lut_mask = "9617";
defparam \Add0~65 .operation_mode = "arithmetic";
defparam \Add0~65 .output_mode = "comb_only";
defparam \Add0~65 .register_cascade_mode = "off";
defparam \Add0~65 .sum_lutc_input = "cin";
defparam \Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxv_lcell \Add1~98 (
// Equation(s):
// \Add1~98_combout  = ((\reg_b~combout [13]) # ((\op_sel~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_b~combout [13]),
	.datac(vcc),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~98_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~98 .lut_mask = "ffcc";
defparam \Add1~98 .operation_mode = "normal";
defparam \Add1~98 .output_mode = "comb_only";
defparam \Add1~98 .register_cascade_mode = "off";
defparam \Add1~98 .sum_lutc_input = "datac";
defparam \Add1~98 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxv_lcell \Add1~65 (
// Equation(s):
// \Add1~65_combout  = \reg_a~combout [13] $ (\Add1~98_combout  $ (((!\Add1~57  & \Add1~62 ) # (\Add1~57  & \Add1~62COUT1_112 ))))
// \Add1~67  = CARRY((\reg_a~combout [13] & ((!\Add1~62 ) # (!\Add1~98_combout ))) # (!\reg_a~combout [13] & (!\Add1~98_combout  & !\Add1~62 )))
// \Add1~67COUT1_113  = CARRY((\reg_a~combout [13] & ((!\Add1~62COUT1_112 ) # (!\Add1~98_combout ))) # (!\reg_a~combout [13] & (!\Add1~98_combout  & !\Add1~62COUT1_112 )))

	.clk(gnd),
	.dataa(\reg_a~combout [13]),
	.datab(\Add1~98_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~57 ),
	.cin0(\Add1~62 ),
	.cin1(\Add1~62COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~67 ),
	.cout1(\Add1~67COUT1_113 ));
// synopsys translate_off
defparam \Add1~65 .cin0_used = "true";
defparam \Add1~65 .cin1_used = "true";
defparam \Add1~65 .cin_used = "true";
defparam \Add1~65 .lut_mask = "962b";
defparam \Add1~65 .operation_mode = "arithmetic";
defparam \Add1~65 .output_mode = "comb_only";
defparam \Add1~65 .register_cascade_mode = "off";
defparam \Add1~65 .sum_lutc_input = "cin";
defparam \Add1~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxv_lcell \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\Mux3~0_combout  & (\Mux3~1_combout )) # (!\Mux3~0_combout  & ((\Mux3~1_combout  & ((\Add1~65_combout ))) # (!\Mux3~1_combout  & (\Add0~65_combout ))))

	.clk(gnd),
	.dataa(\Mux3~0_combout ),
	.datab(\Mux3~1_combout ),
	.datac(\Add0~65_combout ),
	.datad(\Add1~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = "dc98";
defparam \Mux17~0 .operation_mode = "normal";
defparam \Mux17~0 .output_mode = "comb_only";
defparam \Mux17~0 .register_cascade_mode = "off";
defparam \Mux17~0 .sum_lutc_input = "datac";
defparam \Mux17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxv_lcell \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\Mux3~0_combout  & ((\reg_b~combout [13] & ((!\reg_a~combout [13]))) # (!\reg_b~combout [13] & ((\reg_a~combout [13]) # (!\Mux17~0_combout ))))) # (!\Mux3~0_combout  & (((\Mux17~0_combout ))))

	.clk(gnd),
	.dataa(\reg_b~combout [13]),
	.datab(\Mux3~0_combout ),
	.datac(\Mux17~0_combout ),
	.datad(\reg_a~combout [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux17~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = "74bc";
defparam \Mux17~1 .operation_mode = "normal";
defparam \Mux17~1 .output_mode = "comb_only";
defparam \Mux17~1 .register_cascade_mode = "off";
defparam \Mux17~1 .sum_lutc_input = "datac";
defparam \Mux17~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxv_lcell \reg_c[13]$latch (
// Equation(s):
// \reg_c[13]$latch~combout  = ((GLOBAL(\Mux20~0_combout ) & (\Mux17~1_combout )) # (!GLOBAL(\Mux20~0_combout ) & ((\reg_c[13]$latch~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux17~1_combout ),
	.datac(\Mux20~0_combout ),
	.datad(\reg_c[13]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_c[13]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_c[13]$latch .lut_mask = "cfc0";
defparam \reg_c[13]$latch .operation_mode = "normal";
defparam \reg_c[13]$latch .output_mode = "comb_only";
defparam \reg_c[13]$latch .register_cascade_mode = "off";
defparam \reg_c[13]$latch .sum_lutc_input = "datac";
defparam \reg_c[13]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_b[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_b~combout [14]),
	.padio(reg_b[14]));
// synopsys translate_off
defparam \reg_b[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_a[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_a~combout [14]),
	.padio(reg_a[14]));
// synopsys translate_off
defparam \reg_a[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxv_lcell \Add0~70 (
// Equation(s):
// \Add0~70_combout  = \reg_a~combout [14] $ (\reg_b~combout [14] $ ((!(!\Add0~62  & \Add0~67 ) # (\Add0~62  & \Add0~67COUT1_91 ))))
// \Add0~72  = CARRY((\reg_a~combout [14] & ((\reg_b~combout [14]) # (!\Add0~67 ))) # (!\reg_a~combout [14] & (\reg_b~combout [14] & !\Add0~67 )))
// \Add0~72COUT1_92  = CARRY((\reg_a~combout [14] & ((\reg_b~combout [14]) # (!\Add0~67COUT1_91 ))) # (!\reg_a~combout [14] & (\reg_b~combout [14] & !\Add0~67COUT1_91 )))

	.clk(gnd),
	.dataa(\reg_a~combout [14]),
	.datab(\reg_b~combout [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(\Add0~67 ),
	.cin1(\Add0~67COUT1_91 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~72 ),
	.cout1(\Add0~72COUT1_92 ));
// synopsys translate_off
defparam \Add0~70 .cin0_used = "true";
defparam \Add0~70 .cin1_used = "true";
defparam \Add0~70 .cin_used = "true";
defparam \Add0~70 .lut_mask = "698e";
defparam \Add0~70 .operation_mode = "arithmetic";
defparam \Add0~70 .output_mode = "comb_only";
defparam \Add0~70 .register_cascade_mode = "off";
defparam \Add0~70 .sum_lutc_input = "cin";
defparam \Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxv_lcell \Add1~99 (
// Equation(s):
// \Add1~99_combout  = (((\reg_b~combout [14]) # (\op_sel~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reg_b~combout [14]),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~99_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~99 .lut_mask = "fff0";
defparam \Add1~99 .operation_mode = "normal";
defparam \Add1~99 .output_mode = "comb_only";
defparam \Add1~99 .register_cascade_mode = "off";
defparam \Add1~99 .sum_lutc_input = "datac";
defparam \Add1~99 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxv_lcell \Add1~70 (
// Equation(s):
// \Add1~70_combout  = \reg_a~combout [14] $ (\Add1~99_combout  $ ((!(!\Add1~57  & \Add1~67 ) # (\Add1~57  & \Add1~67COUT1_113 ))))
// \Add1~72  = CARRY((\reg_a~combout [14] & (\Add1~99_combout  & !\Add1~67 )) # (!\reg_a~combout [14] & ((\Add1~99_combout ) # (!\Add1~67 ))))
// \Add1~72COUT1_114  = CARRY((\reg_a~combout [14] & (\Add1~99_combout  & !\Add1~67COUT1_113 )) # (!\reg_a~combout [14] & ((\Add1~99_combout ) # (!\Add1~67COUT1_113 ))))

	.clk(gnd),
	.dataa(\reg_a~combout [14]),
	.datab(\Add1~99_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~57 ),
	.cin0(\Add1~67 ),
	.cin1(\Add1~67COUT1_113 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~72 ),
	.cout1(\Add1~72COUT1_114 ));
// synopsys translate_off
defparam \Add1~70 .cin0_used = "true";
defparam \Add1~70 .cin1_used = "true";
defparam \Add1~70 .cin_used = "true";
defparam \Add1~70 .lut_mask = "694d";
defparam \Add1~70 .operation_mode = "arithmetic";
defparam \Add1~70 .output_mode = "comb_only";
defparam \Add1~70 .register_cascade_mode = "off";
defparam \Add1~70 .sum_lutc_input = "cin";
defparam \Add1~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxv_lcell \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\Mux3~0_combout  & (((\Mux3~1_combout )))) # (!\Mux3~0_combout  & ((\Mux3~1_combout  & ((\Add1~70_combout ))) # (!\Mux3~1_combout  & (\Add0~70_combout ))))

	.clk(gnd),
	.dataa(\Add0~70_combout ),
	.datab(\Add1~70_combout ),
	.datac(\Mux3~0_combout ),
	.datad(\Mux3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = "fc0a";
defparam \Mux18~0 .operation_mode = "normal";
defparam \Mux18~0 .output_mode = "comb_only";
defparam \Mux18~0 .register_cascade_mode = "off";
defparam \Mux18~0 .sum_lutc_input = "datac";
defparam \Mux18~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxv_lcell \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (\Mux3~0_combout  & ((\reg_b~combout [14] & ((!\reg_a~combout [14]))) # (!\reg_b~combout [14] & ((\reg_a~combout [14]) # (!\Mux18~0_combout ))))) # (!\Mux3~0_combout  & (((\Mux18~0_combout ))))

	.clk(gnd),
	.dataa(\reg_b~combout [14]),
	.datab(\Mux3~0_combout ),
	.datac(\Mux18~0_combout ),
	.datad(\reg_a~combout [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux18~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = "74bc";
defparam \Mux18~1 .operation_mode = "normal";
defparam \Mux18~1 .output_mode = "comb_only";
defparam \Mux18~1 .register_cascade_mode = "off";
defparam \Mux18~1 .sum_lutc_input = "datac";
defparam \Mux18~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxv_lcell \reg_c[14]$latch (
// Equation(s):
// \reg_c[14]$latch~combout  = ((GLOBAL(\Mux20~0_combout ) & (\Mux18~1_combout )) # (!GLOBAL(\Mux20~0_combout ) & ((\reg_c[14]$latch~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mux18~1_combout ),
	.datac(\Mux20~0_combout ),
	.datad(\reg_c[14]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_c[14]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_c[14]$latch .lut_mask = "cfc0";
defparam \reg_c[14]$latch .operation_mode = "normal";
defparam \reg_c[14]$latch .output_mode = "comb_only";
defparam \reg_c[14]$latch .register_cascade_mode = "off";
defparam \reg_c[14]$latch .sum_lutc_input = "datac";
defparam \reg_c[14]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_a[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_a~combout [15]),
	.padio(reg_a[15]));
// synopsys translate_off
defparam \reg_a[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reg_b[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reg_b~combout [15]),
	.padio(reg_b[15]));
// synopsys translate_off
defparam \reg_b[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y8_N8
maxv_lcell \Add1~100 (
// Equation(s):
// \Add1~100_combout  = ((\reg_b~combout [15]) # ((\op_sel~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_b~combout [15]),
	.datac(vcc),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~100_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~100 .lut_mask = "ffcc";
defparam \Add1~100 .operation_mode = "normal";
defparam \Add1~100 .output_mode = "comb_only";
defparam \Add1~100 .register_cascade_mode = "off";
defparam \Add1~100 .sum_lutc_input = "datac";
defparam \Add1~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxv_lcell \Add1~75 (
// Equation(s):
// \Add1~75_combout  = (\reg_a~combout [15] $ ((!\Add1~57  & \Add1~72 ) # (\Add1~57  & \Add1~72COUT1_114 ) $ (\Add1~100_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reg_a~combout [15]),
	.datac(vcc),
	.datad(\Add1~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~57 ),
	.cin0(\Add1~72 ),
	.cin1(\Add1~72COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~75 .cin0_used = "true";
defparam \Add1~75 .cin1_used = "true";
defparam \Add1~75 .cin_used = "true";
defparam \Add1~75 .lut_mask = "c33c";
defparam \Add1~75 .operation_mode = "normal";
defparam \Add1~75 .output_mode = "comb_only";
defparam \Add1~75 .register_cascade_mode = "off";
defparam \Add1~75 .sum_lutc_input = "cin";
defparam \Add1~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxv_lcell \Add0~75 (
// Equation(s):
// \Add0~75_combout  = \reg_a~combout [15] $ (\reg_b~combout [15] $ (((!\Add0~62  & \Add0~72 ) # (\Add0~62  & \Add0~72COUT1_92 ))))

	.clk(gnd),
	.dataa(\reg_a~combout [15]),
	.datab(\reg_b~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~62 ),
	.cin0(\Add0~72 ),
	.cin1(\Add0~72COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~75 .cin0_used = "true";
defparam \Add0~75 .cin1_used = "true";
defparam \Add0~75 .cin_used = "true";
defparam \Add0~75 .lut_mask = "9696";
defparam \Add0~75 .operation_mode = "normal";
defparam \Add0~75 .output_mode = "comb_only";
defparam \Add0~75 .register_cascade_mode = "off";
defparam \Add0~75 .sum_lutc_input = "cin";
defparam \Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxv_lcell \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\Mux3~1_combout  & ((\Add1~75_combout ) # ((\Mux3~0_combout )))) # (!\Mux3~1_combout  & (((!\Mux3~0_combout  & \Add0~75_combout ))))

	.clk(gnd),
	.dataa(\Mux3~1_combout ),
	.datab(\Add1~75_combout ),
	.datac(\Mux3~0_combout ),
	.datad(\Add0~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = "ada8";
defparam \Mux19~0 .operation_mode = "normal";
defparam \Mux19~0 .output_mode = "comb_only";
defparam \Mux19~0 .register_cascade_mode = "off";
defparam \Mux19~0 .sum_lutc_input = "datac";
defparam \Mux19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxv_lcell \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (\Mux3~0_combout  & ((\reg_a~combout [15] & ((!\reg_b~combout [15]))) # (!\reg_a~combout [15] & ((\reg_b~combout [15]) # (!\Mux19~0_combout ))))) # (!\Mux3~0_combout  & (((\Mux19~0_combout ))))

	.clk(gnd),
	.dataa(\Mux3~0_combout ),
	.datab(\reg_a~combout [15]),
	.datac(\Mux19~0_combout ),
	.datad(\reg_b~combout [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux19~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = "72da";
defparam \Mux19~1 .operation_mode = "normal";
defparam \Mux19~1 .output_mode = "comb_only";
defparam \Mux19~1 .register_cascade_mode = "off";
defparam \Mux19~1 .sum_lutc_input = "datac";
defparam \Mux19~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxv_lcell \reg_c[15]$latch (
// Equation(s):
// \reg_c[15]$latch~combout  = (GLOBAL(\Mux20~0_combout ) & (((\Mux19~1_combout )))) # (!GLOBAL(\Mux20~0_combout ) & (((\reg_c[15]$latch~combout ))))

	.clk(gnd),
	.dataa(\Mux20~0_combout ),
	.datab(vcc),
	.datac(\Mux19~1_combout ),
	.datad(\reg_c[15]$latch~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\reg_c[15]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_c[15]$latch .lut_mask = "f5a0";
defparam \reg_c[15]$latch .operation_mode = "normal";
defparam \reg_c[15]$latch .output_mode = "comb_only";
defparam \reg_c[15]$latch .register_cascade_mode = "off";
defparam \reg_c[15]$latch .sum_lutc_input = "datac";
defparam \reg_c[15]$latch .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N5
maxv_lcell \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (!\op_sel~combout [0] & (((\op_sel~combout [1]))))

	.clk(gnd),
	.dataa(\op_sel~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = "5500";
defparam \Mux10~0 .operation_mode = "normal";
defparam \Mux10~0 .output_mode = "comb_only";
defparam \Mux10~0 .register_cascade_mode = "off";
defparam \Mux10~0 .sum_lutc_input = "datac";
defparam \Mux10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxv_lcell \Mux9~16 (
// Equation(s):
// \Mux9~16_combout  = (((!\Add0~60_combout  & !\Add0~55_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Add0~60_combout ),
	.datad(\Add0~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~16 .lut_mask = "000f";
defparam \Mux9~16 .operation_mode = "normal";
defparam \Mux9~16 .output_mode = "comb_only";
defparam \Mux9~16 .register_cascade_mode = "off";
defparam \Mux9~16 .sum_lutc_input = "datac";
defparam \Mux9~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxv_lcell \Mux9~17 (
// Equation(s):
// \Mux9~17_combout  = (!\Add0~70_combout  & (!\Add0~75_combout  & (!\Add0~65_combout  & \Mux9~16_combout )))

	.clk(gnd),
	.dataa(\Add0~70_combout ),
	.datab(\Add0~75_combout ),
	.datac(\Add0~65_combout ),
	.datad(\Mux9~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~17 .lut_mask = "0100";
defparam \Mux9~17 .operation_mode = "normal";
defparam \Mux9~17 .output_mode = "comb_only";
defparam \Mux9~17 .register_cascade_mode = "off";
defparam \Mux9~17 .sum_lutc_input = "datac";
defparam \Mux9~17 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \en_z~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\en_z~combout ),
	.padio(en_z));
// synopsys translate_off
defparam \en_z~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxv_lcell \Mux9~6 (
// Equation(s):
// \Mux9~6_combout  = (\reg_b~combout [12] & (\reg_a~combout [12] & (\reg_b~combout [11] $ (!\reg_a~combout [11])))) # (!\reg_b~combout [12] & (!\reg_a~combout [12] & (\reg_b~combout [11] $ (!\reg_a~combout [11]))))

	.clk(gnd),
	.dataa(\reg_b~combout [12]),
	.datab(\reg_b~combout [11]),
	.datac(\reg_a~combout [12]),
	.datad(\reg_a~combout [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~6 .lut_mask = "8421";
defparam \Mux9~6 .operation_mode = "normal";
defparam \Mux9~6 .output_mode = "comb_only";
defparam \Mux9~6 .register_cascade_mode = "off";
defparam \Mux9~6 .sum_lutc_input = "datac";
defparam \Mux9~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxv_lcell \Mux9~7 (
// Equation(s):
// \Mux9~7_combout  = (!\RESULT~1_combout  & (\Mux9~6_combout  & (\reg_b~combout [10] $ (!\reg_a~combout [10]))))

	.clk(gnd),
	.dataa(\reg_b~combout [10]),
	.datab(\reg_a~combout [10]),
	.datac(\RESULT~1_combout ),
	.datad(\Mux9~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~7 .lut_mask = "0900";
defparam \Mux9~7 .operation_mode = "normal";
defparam \Mux9~7 .output_mode = "comb_only";
defparam \Mux9~7 .register_cascade_mode = "off";
defparam \Mux9~7 .sum_lutc_input = "datac";
defparam \Mux9~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N5
maxv_lcell \Mux9~5 (
// Equation(s):
// \Mux9~5_combout  = (\reg_b~combout [0] & (\reg_a~combout [0] & (\reg_a~combout [15] $ (!\reg_b~combout [15])))) # (!\reg_b~combout [0] & (!\reg_a~combout [0] & (\reg_a~combout [15] $ (!\reg_b~combout [15]))))

	.clk(gnd),
	.dataa(\reg_b~combout [0]),
	.datab(\reg_a~combout [15]),
	.datac(\reg_a~combout [0]),
	.datad(\reg_b~combout [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~5 .lut_mask = "8421";
defparam \Mux9~5 .operation_mode = "normal";
defparam \Mux9~5 .output_mode = "comb_only";
defparam \Mux9~5 .register_cascade_mode = "off";
defparam \Mux9~5 .sum_lutc_input = "datac";
defparam \Mux9~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxv_lcell \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (\reg_a~combout [6] & (\reg_b~combout [6] & (\reg_b~combout [5] $ (!\reg_a~combout [5])))) # (!\reg_a~combout [6] & (!\reg_b~combout [6] & (\reg_b~combout [5] $ (!\reg_a~combout [5]))))

	.clk(gnd),
	.dataa(\reg_a~combout [6]),
	.datab(\reg_b~combout [6]),
	.datac(\reg_b~combout [5]),
	.datad(\reg_a~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = "9009";
defparam \Mux9~2 .operation_mode = "normal";
defparam \Mux9~2 .output_mode = "comb_only";
defparam \Mux9~2 .register_cascade_mode = "off";
defparam \Mux9~2 .sum_lutc_input = "datac";
defparam \Mux9~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxv_lcell \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = (\reg_b~combout [7] & (\reg_a~combout [7] & (\reg_b~combout [8] $ (!\reg_a~combout [8])))) # (!\reg_b~combout [7] & (!\reg_a~combout [7] & (\reg_b~combout [8] $ (!\reg_a~combout [8]))))

	.clk(gnd),
	.dataa(\reg_b~combout [7]),
	.datab(\reg_a~combout [7]),
	.datac(\reg_b~combout [8]),
	.datad(\reg_a~combout [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~3 .lut_mask = "9009";
defparam \Mux9~3 .operation_mode = "normal";
defparam \Mux9~3 .output_mode = "comb_only";
defparam \Mux9~3 .register_cascade_mode = "off";
defparam \Mux9~3 .sum_lutc_input = "datac";
defparam \Mux9~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxv_lcell \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\reg_b~combout [4] & (\reg_a~combout [4] & (\reg_b~combout [3] $ (!\reg_a~combout [3])))) # (!\reg_b~combout [4] & (!\reg_a~combout [4] & (\reg_b~combout [3] $ (!\reg_a~combout [3]))))

	.clk(gnd),
	.dataa(\reg_b~combout [4]),
	.datab(\reg_b~combout [3]),
	.datac(\reg_a~combout [4]),
	.datad(\reg_a~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = "8421";
defparam \Mux9~1 .operation_mode = "normal";
defparam \Mux9~1 .output_mode = "comb_only";
defparam \Mux9~1 .register_cascade_mode = "off";
defparam \Mux9~1 .sum_lutc_input = "datac";
defparam \Mux9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxv_lcell \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\reg_b~combout [1] & (\reg_a~combout [1] & (\reg_a~combout [2] $ (!\reg_b~combout [2])))) # (!\reg_b~combout [1] & (!\reg_a~combout [1] & (\reg_a~combout [2] $ (!\reg_b~combout [2]))))

	.clk(gnd),
	.dataa(\reg_b~combout [1]),
	.datab(\reg_a~combout [1]),
	.datac(\reg_a~combout [2]),
	.datad(\reg_b~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = "9009";
defparam \Mux9~0 .operation_mode = "normal";
defparam \Mux9~0 .output_mode = "comb_only";
defparam \Mux9~0 .register_cascade_mode = "off";
defparam \Mux9~0 .sum_lutc_input = "datac";
defparam \Mux9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxv_lcell \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = (\Mux9~2_combout  & (\Mux9~3_combout  & (\Mux9~1_combout  & \Mux9~0_combout )))

	.clk(gnd),
	.dataa(\Mux9~2_combout ),
	.datab(\Mux9~3_combout ),
	.datac(\Mux9~1_combout ),
	.datad(\Mux9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~4 .lut_mask = "8000";
defparam \Mux9~4 .operation_mode = "normal";
defparam \Mux9~4 .output_mode = "comb_only";
defparam \Mux9~4 .register_cascade_mode = "off";
defparam \Mux9~4 .sum_lutc_input = "datac";
defparam \Mux9~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxv_lcell \Mux9~8 (
// Equation(s):
// \Mux9~8_combout  = (\reg_b~combout [14] & (\reg_a~combout [14] & (\reg_b~combout [13] $ (!\reg_a~combout [13])))) # (!\reg_b~combout [14] & (!\reg_a~combout [14] & (\reg_b~combout [13] $ (!\reg_a~combout [13]))))

	.clk(gnd),
	.dataa(\reg_b~combout [14]),
	.datab(\reg_b~combout [13]),
	.datac(\reg_a~combout [14]),
	.datad(\reg_a~combout [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~8 .lut_mask = "8421";
defparam \Mux9~8 .operation_mode = "normal";
defparam \Mux9~8 .output_mode = "comb_only";
defparam \Mux9~8 .register_cascade_mode = "off";
defparam \Mux9~8 .sum_lutc_input = "datac";
defparam \Mux9~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N8
maxv_lcell \Mux9~9 (
// Equation(s):
// \Mux9~9_combout  = (\Mux9~8_combout  & ((\op_sel~combout [2] & (!\op_sel~combout [0] & !\op_sel~combout [1])) # (!\op_sel~combout [2] & (\op_sel~combout [0]))))

	.clk(gnd),
	.dataa(\op_sel~combout [2]),
	.datab(\Mux9~8_combout ),
	.datac(\op_sel~combout [0]),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~9 .lut_mask = "4048";
defparam \Mux9~9 .operation_mode = "normal";
defparam \Mux9~9 .output_mode = "comb_only";
defparam \Mux9~9 .register_cascade_mode = "off";
defparam \Mux9~9 .sum_lutc_input = "datac";
defparam \Mux9~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N0
maxv_lcell \Mux9~10 (
// Equation(s):
// \Mux9~10_combout  = (\Mux9~7_combout  & (\Mux9~5_combout  & (\Mux9~4_combout  & \Mux9~9_combout )))

	.clk(gnd),
	.dataa(\Mux9~7_combout ),
	.datab(\Mux9~5_combout ),
	.datac(\Mux9~4_combout ),
	.datad(\Mux9~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~10 .lut_mask = "8000";
defparam \Mux9~10 .operation_mode = "normal";
defparam \Mux9~10 .output_mode = "comb_only";
defparam \Mux9~10 .register_cascade_mode = "off";
defparam \Mux9~10 .sum_lutc_input = "datac";
defparam \Mux9~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxv_lcell \Mux9~12 (
// Equation(s):
// \Mux9~12_combout  = (!\Add0~5_combout  & (!\Add0~10_combout  & (!\op_sel~combout [2] & !\Add0~0_combout )))

	.clk(gnd),
	.dataa(\Add0~5_combout ),
	.datab(\Add0~10_combout ),
	.datac(\op_sel~combout [2]),
	.datad(\Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~12 .lut_mask = "0001";
defparam \Mux9~12 .operation_mode = "normal";
defparam \Mux9~12 .output_mode = "comb_only";
defparam \Mux9~12 .register_cascade_mode = "off";
defparam \Mux9~12 .sum_lutc_input = "datac";
defparam \Mux9~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N7
maxv_lcell \Mux9~14 (
// Equation(s):
// \Mux9~14_combout  = (!\Add0~45_combout  & (!\Add0~50_combout  & (!\Add0~35_combout  & !\Add0~40_combout )))

	.clk(gnd),
	.dataa(\Add0~45_combout ),
	.datab(\Add0~50_combout ),
	.datac(\Add0~35_combout ),
	.datad(\Add0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~14 .lut_mask = "0001";
defparam \Mux9~14 .operation_mode = "normal";
defparam \Mux9~14 .output_mode = "comb_only";
defparam \Mux9~14 .register_cascade_mode = "off";
defparam \Mux9~14 .sum_lutc_input = "datac";
defparam \Mux9~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxv_lcell \Mux9~13 (
// Equation(s):
// \Mux9~13_combout  = (!\Add0~20_combout  & (!\Add0~25_combout  & (!\Add0~15_combout  & !\Add0~30_combout )))

	.clk(gnd),
	.dataa(\Add0~20_combout ),
	.datab(\Add0~25_combout ),
	.datac(\Add0~15_combout ),
	.datad(\Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~13 .lut_mask = "0001";
defparam \Mux9~13 .operation_mode = "normal";
defparam \Mux9~13 .output_mode = "comb_only";
defparam \Mux9~13 .register_cascade_mode = "off";
defparam \Mux9~13 .sum_lutc_input = "datac";
defparam \Mux9~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N1
maxv_lcell \Mux9~11 (
// Equation(s):
// \Mux9~11_combout  = ((!\op_sel~combout [1] & (\op_sel~combout [2] $ (!\op_sel~combout [0]))))

	.clk(gnd),
	.dataa(\op_sel~combout [2]),
	.datab(vcc),
	.datac(\op_sel~combout [0]),
	.datad(\op_sel~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~11 .lut_mask = "00a5";
defparam \Mux9~11 .operation_mode = "normal";
defparam \Mux9~11 .output_mode = "comb_only";
defparam \Mux9~11 .register_cascade_mode = "off";
defparam \Mux9~11 .sum_lutc_input = "datac";
defparam \Mux9~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N2
maxv_lcell \Mux9~15 (
// Equation(s):
// \Mux9~15_combout  = (\Mux9~12_combout  & (\Mux9~14_combout  & (\Mux9~13_combout  & \Mux9~11_combout )))

	.clk(gnd),
	.dataa(\Mux9~12_combout ),
	.datab(\Mux9~14_combout ),
	.datac(\Mux9~13_combout ),
	.datad(\Mux9~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~15 .lut_mask = "8000";
defparam \Mux9~15 .operation_mode = "normal";
defparam \Mux9~15 .output_mode = "comb_only";
defparam \Mux9~15 .register_cascade_mode = "off";
defparam \Mux9~15 .sum_lutc_input = "datac";
defparam \Mux9~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N3
maxv_lcell \Mux9~18 (
// Equation(s):
// \Mux9~18_combout  = (\en_z~combout  & ((\Mux9~10_combout ) # ((\Mux9~17_combout  & \Mux9~15_combout ))))

	.clk(gnd),
	.dataa(\Mux9~17_combout ),
	.datab(\en_z~combout ),
	.datac(\Mux9~10_combout ),
	.datad(\Mux9~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mux9~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mux9~18 .lut_mask = "c8c0";
defparam \Mux9~18 .operation_mode = "normal";
defparam \Mux9~18 .output_mode = "comb_only";
defparam \Mux9~18 .register_cascade_mode = "off";
defparam \Mux9~18 .sum_lutc_input = "datac";
defparam \Mux9~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N4
maxv_lcell z$latch(
// Equation(s):
// \z$latch~combout  = ((\Mux9~18_combout  & (!\Mux10~0_combout )) # (!\Mux9~18_combout  & ((\z$latch~combout ))))

	.clk(gnd),
	.dataa(\Mux10~0_combout ),
	.datab(vcc),
	.datac(\z$latch~combout ),
	.datad(\Mux9~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\z$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam z$latch.lut_mask = "55f0";
defparam z$latch.operation_mode = "normal";
defparam z$latch.output_mode = "comb_only";
defparam z$latch.register_cascade_mode = "off";
defparam z$latch.sum_lutc_input = "datac";
defparam z$latch.synch_mode = "off";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_c[0]~I (
	.datain(\reg_c[0]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_c[0]));
// synopsys translate_off
defparam \reg_c[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_c[1]~I (
	.datain(\reg_c[1]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_c[1]));
// synopsys translate_off
defparam \reg_c[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_c[2]~I (
	.datain(\reg_c[2]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_c[2]));
// synopsys translate_off
defparam \reg_c[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_c[3]~I (
	.datain(\reg_c[3]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_c[3]));
// synopsys translate_off
defparam \reg_c[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_c[4]~I (
	.datain(\reg_c[4]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_c[4]));
// synopsys translate_off
defparam \reg_c[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_c[5]~I (
	.datain(\reg_c[5]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_c[5]));
// synopsys translate_off
defparam \reg_c[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_c[6]~I (
	.datain(\reg_c[6]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_c[6]));
// synopsys translate_off
defparam \reg_c[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_c[7]~I (
	.datain(\reg_c[7]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_c[7]));
// synopsys translate_off
defparam \reg_c[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_140,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_c[8]~I (
	.datain(\reg_c[8]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_c[8]));
// synopsys translate_off
defparam \reg_c[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_c[9]~I (
	.datain(\reg_c[9]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_c[9]));
// synopsys translate_off
defparam \reg_c[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_c[10]~I (
	.datain(\reg_c[10]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_c[10]));
// synopsys translate_off
defparam \reg_c[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_c[11]~I (
	.datain(\reg_c[11]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_c[11]));
// synopsys translate_off
defparam \reg_c[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_c[12]~I (
	.datain(\reg_c[12]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_c[12]));
// synopsys translate_off
defparam \reg_c[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_c[13]~I (
	.datain(\reg_c[13]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_c[13]));
// synopsys translate_off
defparam \reg_c[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_c[14]~I (
	.datain(\reg_c[14]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_c[14]));
// synopsys translate_off
defparam \reg_c[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \reg_c[15]~I (
	.datain(\reg_c[15]$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(reg_c[15]));
// synopsys translate_off
defparam \reg_c[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \c~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(c));
// synopsys translate_off
defparam \c~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \z~I (
	.datain(\z$latch~combout ),
	.oe(vcc),
	.combout(),
	.padio(z));
// synopsys translate_off
defparam \z~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \en_c~I (
	.datain(gnd),
	.oe(gnd),
	.combout(),
	.padio(en_c));
// synopsys translate_off
defparam \en_c~I .operation_mode = "input";
// synopsys translate_on

endmodule
