MIPS: mark GIC clockevent device with CLOCK_EVT_FEAT_C3STOP

Although the GIC counter will continue when a core is in a low power
state and it will still trigger interrupts, the core will be incapable
of servicing those interrupts rendering them useless.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>

