# Memory BIST
## Introduction
* Overview: Use Verilog and Design Compiler to design a Memory BIST controller for Checkerboard, March X and March C- algorithm specifically. Then design low power LFSR to replace binary counter for Address Generator. From RTL to Synthesis.

  ![image](https://github.com/user-attachments/assets/05651d2b-60d0-4c7e-9475-b3797b23a083)



## Simulation Result




## Reference


