
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//namei_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401338 <.init>:
  401338:	stp	x29, x30, [sp, #-16]!
  40133c:	mov	x29, sp
  401340:	bl	401770 <ferror@plt+0x60>
  401344:	ldp	x29, x30, [sp], #16
  401348:	ret

Disassembly of section .plt:

0000000000401350 <memcpy@plt-0x20>:
  401350:	stp	x16, x30, [sp, #-16]!
  401354:	adrp	x16, 415000 <ferror@plt+0x138f0>
  401358:	ldr	x17, [x16, #4088]
  40135c:	add	x16, x16, #0xff8
  401360:	br	x17
  401364:	nop
  401368:	nop
  40136c:	nop

0000000000401370 <memcpy@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401374:	ldr	x17, [x16]
  401378:	add	x16, x16, #0x0
  40137c:	br	x17

0000000000401380 <_exit@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401384:	ldr	x17, [x16, #8]
  401388:	add	x16, x16, #0x8
  40138c:	br	x17

0000000000401390 <strtoul@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401394:	ldr	x17, [x16, #16]
  401398:	add	x16, x16, #0x10
  40139c:	br	x17

00000000004013a0 <strlen@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013a4:	ldr	x17, [x16, #24]
  4013a8:	add	x16, x16, #0x18
  4013ac:	br	x17

00000000004013b0 <fputs@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013b4:	ldr	x17, [x16, #32]
  4013b8:	add	x16, x16, #0x20
  4013bc:	br	x17

00000000004013c0 <mbstowcs@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013c4:	ldr	x17, [x16, #40]
  4013c8:	add	x16, x16, #0x28
  4013cc:	br	x17

00000000004013d0 <exit@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013d4:	ldr	x17, [x16, #48]
  4013d8:	add	x16, x16, #0x30
  4013dc:	br	x17

00000000004013e0 <dup@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013e4:	ldr	x17, [x16, #56]
  4013e8:	add	x16, x16, #0x38
  4013ec:	br	x17

00000000004013f0 <strtod@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4013f4:	ldr	x17, [x16, #64]
  4013f8:	add	x16, x16, #0x40
  4013fc:	br	x17

0000000000401400 <readlink@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401404:	ldr	x17, [x16, #72]
  401408:	add	x16, x16, #0x48
  40140c:	br	x17

0000000000401410 <__cxa_atexit@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401414:	ldr	x17, [x16, #80]
  401418:	add	x16, x16, #0x50
  40141c:	br	x17

0000000000401420 <fputc@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401424:	ldr	x17, [x16, #88]
  401428:	add	x16, x16, #0x58
  40142c:	br	x17

0000000000401430 <asprintf@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401434:	ldr	x17, [x16, #96]
  401438:	add	x16, x16, #0x60
  40143c:	br	x17

0000000000401440 <snprintf@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401444:	ldr	x17, [x16, #104]
  401448:	add	x16, x16, #0x68
  40144c:	br	x17

0000000000401450 <localeconv@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401454:	ldr	x17, [x16, #112]
  401458:	add	x16, x16, #0x70
  40145c:	br	x17

0000000000401460 <fileno@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401464:	ldr	x17, [x16, #120]
  401468:	add	x16, x16, #0x78
  40146c:	br	x17

0000000000401470 <malloc@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401474:	ldr	x17, [x16, #128]
  401478:	add	x16, x16, #0x80
  40147c:	br	x17

0000000000401480 <wcswidth@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401484:	ldr	x17, [x16, #136]
  401488:	add	x16, x16, #0x88
  40148c:	br	x17

0000000000401490 <__strtol_internal@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401494:	ldr	x17, [x16, #144]
  401498:	add	x16, x16, #0x90
  40149c:	br	x17

00000000004014a0 <strncmp@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014a4:	ldr	x17, [x16, #152]
  4014a8:	add	x16, x16, #0x98
  4014ac:	br	x17

00000000004014b0 <bindtextdomain@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014b4:	ldr	x17, [x16, #160]
  4014b8:	add	x16, x16, #0xa0
  4014bc:	br	x17

00000000004014c0 <__libc_start_main@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014c4:	ldr	x17, [x16, #168]
  4014c8:	add	x16, x16, #0xa8
  4014cc:	br	x17

00000000004014d0 <fgetc@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014d4:	ldr	x17, [x16, #176]
  4014d8:	add	x16, x16, #0xb0
  4014dc:	br	x17

00000000004014e0 <__strtoul_internal@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014e4:	ldr	x17, [x16, #184]
  4014e8:	add	x16, x16, #0xb8
  4014ec:	br	x17

00000000004014f0 <calloc@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4014f4:	ldr	x17, [x16, #192]
  4014f8:	add	x16, x16, #0xc0
  4014fc:	br	x17

0000000000401500 <strdup@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401504:	ldr	x17, [x16, #200]
  401508:	add	x16, x16, #0xc8
  40150c:	br	x17

0000000000401510 <strerror@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401514:	ldr	x17, [x16, #208]
  401518:	add	x16, x16, #0xd0
  40151c:	br	x17

0000000000401520 <close@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401524:	ldr	x17, [x16, #216]
  401528:	add	x16, x16, #0xd8
  40152c:	br	x17

0000000000401530 <strrchr@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401534:	ldr	x17, [x16, #224]
  401538:	add	x16, x16, #0xe0
  40153c:	br	x17

0000000000401540 <__gmon_start__@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401544:	ldr	x17, [x16, #232]
  401548:	add	x16, x16, #0xe8
  40154c:	br	x17

0000000000401550 <abort@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401554:	ldr	x17, [x16, #240]
  401558:	add	x16, x16, #0xf0
  40155c:	br	x17

0000000000401560 <textdomain@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401564:	ldr	x17, [x16, #248]
  401568:	add	x16, x16, #0xf8
  40156c:	br	x17

0000000000401570 <getopt_long@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401574:	ldr	x17, [x16, #256]
  401578:	add	x16, x16, #0x100
  40157c:	br	x17

0000000000401580 <strcmp@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401584:	ldr	x17, [x16, #264]
  401588:	add	x16, x16, #0x108
  40158c:	br	x17

0000000000401590 <getpwuid@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401594:	ldr	x17, [x16, #272]
  401598:	add	x16, x16, #0x110
  40159c:	br	x17

00000000004015a0 <warn@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015a4:	ldr	x17, [x16, #280]
  4015a8:	add	x16, x16, #0x118
  4015ac:	br	x17

00000000004015b0 <__ctype_b_loc@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015b4:	ldr	x17, [x16, #288]
  4015b8:	add	x16, x16, #0x120
  4015bc:	br	x17

00000000004015c0 <strtol@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015c4:	ldr	x17, [x16, #296]
  4015c8:	add	x16, x16, #0x128
  4015cc:	br	x17

00000000004015d0 <free@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015d4:	ldr	x17, [x16, #304]
  4015d8:	add	x16, x16, #0x130
  4015dc:	br	x17

00000000004015e0 <vasprintf@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015e4:	ldr	x17, [x16, #312]
  4015e8:	add	x16, x16, #0x138
  4015ec:	br	x17

00000000004015f0 <strndup@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4015f4:	ldr	x17, [x16, #320]
  4015f8:	add	x16, x16, #0x140
  4015fc:	br	x17

0000000000401600 <strspn@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401604:	ldr	x17, [x16, #328]
  401608:	add	x16, x16, #0x148
  40160c:	br	x17

0000000000401610 <strchr@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401614:	ldr	x17, [x16, #336]
  401618:	add	x16, x16, #0x150
  40161c:	br	x17

0000000000401620 <fwrite@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401624:	ldr	x17, [x16, #344]
  401628:	add	x16, x16, #0x158
  40162c:	br	x17

0000000000401630 <fflush@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401634:	ldr	x17, [x16, #352]
  401638:	add	x16, x16, #0x160
  40163c:	br	x17

0000000000401640 <__lxstat@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401644:	ldr	x17, [x16, #360]
  401648:	add	x16, x16, #0x168
  40164c:	br	x17

0000000000401650 <warnx@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401654:	ldr	x17, [x16, #368]
  401658:	add	x16, x16, #0x170
  40165c:	br	x17

0000000000401660 <dcgettext@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401664:	ldr	x17, [x16, #376]
  401668:	add	x16, x16, #0x178
  40166c:	br	x17

0000000000401670 <errx@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401674:	ldr	x17, [x16, #384]
  401678:	add	x16, x16, #0x180
  40167c:	br	x17

0000000000401680 <strcspn@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401684:	ldr	x17, [x16, #392]
  401688:	add	x16, x16, #0x188
  40168c:	br	x17

0000000000401690 <printf@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401694:	ldr	x17, [x16, #400]
  401698:	add	x16, x16, #0x190
  40169c:	br	x17

00000000004016a0 <__errno_location@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016a4:	ldr	x17, [x16, #408]
  4016a8:	add	x16, x16, #0x198
  4016ac:	br	x17

00000000004016b0 <putchar@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016b4:	ldr	x17, [x16, #416]
  4016b8:	add	x16, x16, #0x1a0
  4016bc:	br	x17

00000000004016c0 <__xstat@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016c4:	ldr	x17, [x16, #424]
  4016c8:	add	x16, x16, #0x1a8
  4016cc:	br	x17

00000000004016d0 <getgrgid@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016d4:	ldr	x17, [x16, #432]
  4016d8:	add	x16, x16, #0x1b0
  4016dc:	br	x17

00000000004016e0 <fprintf@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016e4:	ldr	x17, [x16, #440]
  4016e8:	add	x16, x16, #0x1b8
  4016ec:	br	x17

00000000004016f0 <err@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x148f0>
  4016f4:	ldr	x17, [x16, #448]
  4016f8:	add	x16, x16, #0x1c0
  4016fc:	br	x17

0000000000401700 <setlocale@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401704:	ldr	x17, [x16, #456]
  401708:	add	x16, x16, #0x1c8
  40170c:	br	x17

0000000000401710 <ferror@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x148f0>
  401714:	ldr	x17, [x16, #464]
  401718:	add	x16, x16, #0x1d0
  40171c:	br	x17

Disassembly of section .text:

0000000000401720 <.text>:
  401720:	mov	x29, #0x0                   	// #0
  401724:	mov	x30, #0x0                   	// #0
  401728:	mov	x5, x0
  40172c:	ldr	x1, [sp]
  401730:	add	x2, sp, #0x8
  401734:	mov	x6, sp
  401738:	movz	x0, #0x0, lsl #48
  40173c:	movk	x0, #0x0, lsl #32
  401740:	movk	x0, #0x40, lsl #16
  401744:	movk	x0, #0x1ebc
  401748:	movz	x3, #0x0, lsl #48
  40174c:	movk	x3, #0x0, lsl #32
  401750:	movk	x3, #0x40, lsl #16
  401754:	movk	x3, #0x4550
  401758:	movz	x4, #0x0, lsl #48
  40175c:	movk	x4, #0x0, lsl #32
  401760:	movk	x4, #0x40, lsl #16
  401764:	movk	x4, #0x45d0
  401768:	bl	4014c0 <__libc_start_main@plt>
  40176c:	bl	401550 <abort@plt>
  401770:	adrp	x0, 415000 <ferror@plt+0x138f0>
  401774:	ldr	x0, [x0, #4064]
  401778:	cbz	x0, 401780 <ferror@plt+0x70>
  40177c:	b	401540 <__gmon_start__@plt>
  401780:	ret
  401784:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401788:	add	x0, x0, #0x1f0
  40178c:	adrp	x1, 416000 <ferror@plt+0x148f0>
  401790:	add	x1, x1, #0x1f0
  401794:	cmp	x0, x1
  401798:	b.eq	4017cc <ferror@plt+0xbc>  // b.none
  40179c:	stp	x29, x30, [sp, #-32]!
  4017a0:	mov	x29, sp
  4017a4:	adrp	x0, 404000 <ferror@plt+0x28f0>
  4017a8:	ldr	x0, [x0, #1536]
  4017ac:	str	x0, [sp, #24]
  4017b0:	mov	x1, x0
  4017b4:	cbz	x1, 4017c4 <ferror@plt+0xb4>
  4017b8:	adrp	x0, 416000 <ferror@plt+0x148f0>
  4017bc:	add	x0, x0, #0x1f0
  4017c0:	blr	x1
  4017c4:	ldp	x29, x30, [sp], #32
  4017c8:	ret
  4017cc:	ret
  4017d0:	adrp	x0, 416000 <ferror@plt+0x148f0>
  4017d4:	add	x0, x0, #0x1f0
  4017d8:	adrp	x1, 416000 <ferror@plt+0x148f0>
  4017dc:	add	x1, x1, #0x1f0
  4017e0:	sub	x0, x0, x1
  4017e4:	lsr	x1, x0, #63
  4017e8:	add	x0, x1, x0, asr #3
  4017ec:	cmp	xzr, x0, asr #1
  4017f0:	b.eq	401828 <ferror@plt+0x118>  // b.none
  4017f4:	stp	x29, x30, [sp, #-32]!
  4017f8:	mov	x29, sp
  4017fc:	asr	x1, x0, #1
  401800:	adrp	x0, 404000 <ferror@plt+0x28f0>
  401804:	ldr	x0, [x0, #1544]
  401808:	str	x0, [sp, #24]
  40180c:	mov	x2, x0
  401810:	cbz	x2, 401820 <ferror@plt+0x110>
  401814:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401818:	add	x0, x0, #0x1f0
  40181c:	blr	x2
  401820:	ldp	x29, x30, [sp], #32
  401824:	ret
  401828:	ret
  40182c:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401830:	ldrb	w0, [x0, #528]
  401834:	cbnz	w0, 401858 <ferror@plt+0x148>
  401838:	stp	x29, x30, [sp, #-16]!
  40183c:	mov	x29, sp
  401840:	bl	401784 <ferror@plt+0x74>
  401844:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401848:	mov	w1, #0x1                   	// #1
  40184c:	strb	w1, [x0, #528]
  401850:	ldp	x29, x30, [sp], #16
  401854:	ret
  401858:	ret
  40185c:	stp	x29, x30, [sp, #-16]!
  401860:	mov	x29, sp
  401864:	bl	4017d0 <ferror@plt+0xc0>
  401868:	ldp	x29, x30, [sp], #16
  40186c:	ret
  401870:	stp	x29, x30, [sp, #-32]!
  401874:	mov	x29, sp
  401878:	stp	x19, x20, [sp, #16]
  40187c:	mov	x19, x0
  401880:	cbz	x0, 4018a8 <ferror@plt+0x198>
  401884:	mov	x20, x19
  401888:	ldr	x19, [x19, #152]
  40188c:	ldr	x0, [x20, #128]
  401890:	bl	4015d0 <free@plt>
  401894:	ldr	x0, [x20, #136]
  401898:	bl	4015d0 <free@plt>
  40189c:	mov	x0, x20
  4018a0:	bl	4015d0 <free@plt>
  4018a4:	cbnz	x19, 401884 <ferror@plt+0x174>
  4018a8:	ldp	x19, x20, [sp, #16]
  4018ac:	ldp	x29, x30, [sp], #32
  4018b0:	ret
  4018b4:	mov	x12, #0x1050                	// #4176
  4018b8:	sub	sp, sp, x12
  4018bc:	stp	x29, x30, [sp]
  4018c0:	mov	x29, sp
  4018c4:	stp	x19, x20, [sp, #16]
  4018c8:	stp	x21, x22, [sp, #32]
  4018cc:	mov	x20, x0
  4018d0:	mov	x22, x1
  4018d4:	mov	x2, #0x1000                	// #4096
  4018d8:	add	x1, sp, #0x50
  4018dc:	mov	x0, x22
  4018e0:	bl	401400 <readlink@plt>
  4018e4:	cmp	x0, #0x0
  4018e8:	b.le	40197c <ferror@plt+0x26c>
  4018ec:	stp	x23, x24, [sp, #48]
  4018f0:	mov	x19, x0
  4018f4:	ldrsb	w0, [sp, #80]
  4018f8:	cmp	w0, #0x2f
  4018fc:	b.eq	4019a8 <ferror@plt+0x298>  // b.none
  401900:	mov	w1, #0x2f                  	// #47
  401904:	mov	x0, x22
  401908:	bl	401530 <strrchr@plt>
  40190c:	cbz	x0, 4019a8 <ferror@plt+0x298>
  401910:	stp	x25, x26, [sp, #64]
  401914:	sub	x21, x0, x22
  401918:	str	w21, [x20, #144]
  40191c:	add	w25, w21, #0x1
  401920:	add	x26, x19, w25, sxtw
  401924:	add	x24, x26, #0x1
  401928:	mov	x0, x24
  40192c:	bl	401470 <malloc@plt>
  401930:	mov	x23, x0
  401934:	cmp	x0, #0x0
  401938:	ccmp	x24, #0x0, #0x4, eq  // eq = none
  40193c:	b.ne	4019f0 <ferror@plt+0x2e0>  // b.any
  401940:	str	x0, [x20, #136]
  401944:	sxtw	x21, w21
  401948:	mov	x2, x21
  40194c:	mov	x1, x22
  401950:	bl	401370 <memcpy@plt>
  401954:	mov	w0, #0x2f                  	// #47
  401958:	strb	w0, [x23, x21]
  40195c:	str	w25, [x20, #144]
  401960:	mov	x2, x19
  401964:	add	x1, sp, #0x50
  401968:	add	x0, x23, w25, sxtw
  40196c:	bl	401370 <memcpy@plt>
  401970:	mov	x19, x26
  401974:	ldp	x25, x26, [sp, #64]
  401978:	b	4019c8 <ferror@plt+0x2b8>
  40197c:	stp	x23, x24, [sp, #48]
  401980:	stp	x25, x26, [sp, #64]
  401984:	mov	w2, #0x5                   	// #5
  401988:	adrp	x1, 404000 <ferror@plt+0x28f0>
  40198c:	add	x1, x1, #0x610
  401990:	mov	x0, #0x0                   	// #0
  401994:	bl	401660 <dcgettext@plt>
  401998:	mov	x2, x22
  40199c:	mov	x1, x0
  4019a0:	mov	w0, #0x1                   	// #1
  4019a4:	bl	4016f0 <err@plt>
  4019a8:	add	x24, x19, #0x1
  4019ac:	mov	x0, x24
  4019b0:	bl	401470 <malloc@plt>
  4019b4:	cbz	x0, 4019ec <ferror@plt+0x2dc>
  4019b8:	str	x0, [x20, #136]
  4019bc:	mov	x2, x19
  4019c0:	add	x1, sp, #0x50
  4019c4:	bl	401370 <memcpy@plt>
  4019c8:	ldr	x0, [x20, #136]
  4019cc:	strb	wzr, [x0, x19]
  4019d0:	ldp	x23, x24, [sp, #48]
  4019d4:	ldp	x19, x20, [sp, #16]
  4019d8:	ldp	x21, x22, [sp, #32]
  4019dc:	ldp	x29, x30, [sp]
  4019e0:	mov	x12, #0x1050                	// #4176
  4019e4:	add	sp, sp, x12
  4019e8:	ret
  4019ec:	stp	x25, x26, [sp, #64]
  4019f0:	mov	x2, x24
  4019f4:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4019f8:	add	x1, x1, #0x630
  4019fc:	mov	w0, #0x1                   	// #1
  401a00:	bl	4016f0 <err@plt>
  401a04:	stp	x29, x30, [sp, #-192]!
  401a08:	mov	x29, sp
  401a0c:	stp	x19, x20, [sp, #16]
  401a10:	mov	x20, x2
  401a14:	cbz	x2, 401c2c <ferror@plt+0x51c>
  401a18:	stp	x21, x22, [sp, #32]
  401a1c:	str	x23, [sp, #48]
  401a20:	mov	x22, x0
  401a24:	mov	x23, x1
  401a28:	mov	w21, w3
  401a2c:	mov	x1, #0xb0                  	// #176
  401a30:	mov	x0, #0x1                   	// #1
  401a34:	bl	4014f0 <calloc@plt>
  401a38:	mov	x19, x0
  401a3c:	cbnz	x0, 401a54 <ferror@plt+0x344>
  401a40:	mov	x2, #0xb0                  	// #176
  401a44:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401a48:	add	x1, x1, #0x630
  401a4c:	mov	w0, #0x1                   	// #1
  401a50:	bl	4016f0 <err@plt>
  401a54:	cbz	x22, 401a5c <ferror@plt+0x34c>
  401a58:	str	x0, [x22, #152]
  401a5c:	str	w21, [x19, #160]
  401a60:	mov	x0, x20
  401a64:	bl	401500 <strdup@plt>
  401a68:	cbz	x0, 401ac8 <ferror@plt+0x3b8>
  401a6c:	str	x0, [x19, #128]
  401a70:	mov	x2, x19
  401a74:	mov	x1, x23
  401a78:	mov	w0, #0x0                   	// #0
  401a7c:	bl	401640 <__lxstat@plt>
  401a80:	cbnz	w0, 401ad8 <ferror@plt+0x3c8>
  401a84:	ldr	w0, [x19, #16]
  401a88:	and	w0, w0, #0xf000
  401a8c:	cmp	w0, #0xa, lsl #12
  401a90:	b.eq	401af0 <ferror@plt+0x3e0>  // b.none
  401a94:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401a98:	ldr	w0, [x0, #536]
  401a9c:	tbnz	w0, #4, 401b00 <ferror@plt+0x3f0>
  401aa0:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401aa4:	ldr	w0, [x0, #536]
  401aa8:	tbz	w0, #3, 401c40 <ferror@plt+0x530>
  401aac:	ldr	w0, [x19, #16]
  401ab0:	and	w0, w0, #0xf000
  401ab4:	cmp	w0, #0x4, lsl #12
  401ab8:	b.eq	401b24 <ferror@plt+0x414>  // b.none
  401abc:	ldp	x21, x22, [sp, #32]
  401ac0:	ldr	x23, [sp, #48]
  401ac4:	b	401c30 <ferror@plt+0x520>
  401ac8:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401acc:	add	x1, x1, #0x650
  401ad0:	mov	w0, #0x1                   	// #1
  401ad4:	bl	4016f0 <err@plt>
  401ad8:	bl	4016a0 <__errno_location@plt>
  401adc:	ldr	w0, [x0]
  401ae0:	str	w0, [x19, #168]
  401ae4:	ldp	x21, x22, [sp, #32]
  401ae8:	ldr	x23, [sp, #48]
  401aec:	b	401c30 <ferror@plt+0x520>
  401af0:	mov	x1, x23
  401af4:	mov	x0, x19
  401af8:	bl	4018b4 <ferror@plt+0x1a4>
  401afc:	b	401a94 <ferror@plt+0x384>
  401b00:	adrp	x20, 416000 <ferror@plt+0x148f0>
  401b04:	add	x20, x20, #0x218
  401b08:	ldr	w1, [x19, #24]
  401b0c:	ldr	x0, [x20, #8]
  401b10:	bl	4044b8 <ferror@plt+0x2da8>
  401b14:	ldr	w1, [x19, #28]
  401b18:	ldr	x0, [x20, #16]
  401b1c:	bl	404504 <ferror@plt+0x2df4>
  401b20:	b	401aa0 <ferror@plt+0x390>
  401b24:	cbz	x22, 401b5c <ferror@plt+0x44c>
  401b28:	ldr	w0, [x22, #16]
  401b2c:	and	w0, w0, #0xf000
  401b30:	cmp	w0, #0x4, lsl #12
  401b34:	b.eq	401b54 <ferror@plt+0x444>  // b.none
  401b38:	ldr	w0, [x22, #16]
  401b3c:	and	w0, w0, #0xf000
  401b40:	cmp	w0, #0xa, lsl #12
  401b44:	b.eq	401b5c <ferror@plt+0x44c>  // b.none
  401b48:	ldp	x21, x22, [sp, #32]
  401b4c:	ldr	x23, [sp, #48]
  401b50:	b	401c30 <ferror@plt+0x520>
  401b54:	mov	x0, x22
  401b58:	b	401bb4 <ferror@plt+0x4a4>
  401b5c:	mov	x0, x23
  401b60:	bl	4013a0 <strlen@plt>
  401b64:	mov	x21, x0
  401b68:	add	x22, x0, #0x4
  401b6c:	mov	x0, x22
  401b70:	bl	401470 <malloc@plt>
  401b74:	mov	x20, x0
  401b78:	cbz	x0, 401bd8 <ferror@plt+0x4c8>
  401b7c:	mov	x2, x21
  401b80:	mov	x1, x23
  401b84:	bl	401370 <memcpy@plt>
  401b88:	mov	w0, #0x2e2f                	// #11823
  401b8c:	movk	w0, #0x2e, lsl #16
  401b90:	str	w0, [x20, x21]
  401b94:	add	x2, sp, #0x40
  401b98:	mov	x1, x20
  401b9c:	mov	w0, #0x0                   	// #0
  401ba0:	bl	4016c0 <__xstat@plt>
  401ba4:	cbnz	w0, 401bec <ferror@plt+0x4dc>
  401ba8:	mov	x0, x20
  401bac:	bl	4015d0 <free@plt>
  401bb0:	add	x0, sp, #0x40
  401bb4:	ldr	x2, [x0]
  401bb8:	ldr	x1, [x19]
  401bbc:	cmp	x2, x1
  401bc0:	b.eq	401c10 <ferror@plt+0x500>  // b.none
  401bc4:	mov	w0, #0x1                   	// #1
  401bc8:	str	w0, [x19, #164]
  401bcc:	ldp	x21, x22, [sp, #32]
  401bd0:	ldr	x23, [sp, #48]
  401bd4:	b	401c30 <ferror@plt+0x520>
  401bd8:	mov	x2, x22
  401bdc:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401be0:	add	x1, x1, #0x630
  401be4:	mov	w0, #0x1                   	// #1
  401be8:	bl	4016f0 <err@plt>
  401bec:	mov	w2, #0x5                   	// #5
  401bf0:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401bf4:	add	x1, x1, #0x668
  401bf8:	mov	x0, #0x0                   	// #0
  401bfc:	bl	401660 <dcgettext@plt>
  401c00:	mov	x2, x20
  401c04:	mov	x1, x0
  401c08:	mov	w0, #0x1                   	// #1
  401c0c:	bl	4016f0 <err@plt>
  401c10:	ldr	x1, [x0, #8]
  401c14:	ldr	x0, [x19, #8]
  401c18:	cmp	x1, x0
  401c1c:	b.eq	401bc4 <ferror@plt+0x4b4>  // b.none
  401c20:	ldp	x21, x22, [sp, #32]
  401c24:	ldr	x23, [sp, #48]
  401c28:	b	401c30 <ferror@plt+0x520>
  401c2c:	mov	x19, x2
  401c30:	mov	x0, x19
  401c34:	ldp	x19, x20, [sp, #16]
  401c38:	ldp	x29, x30, [sp], #192
  401c3c:	ret
  401c40:	ldp	x21, x22, [sp, #32]
  401c44:	ldr	x23, [sp, #48]
  401c48:	b	401c30 <ferror@plt+0x520>
  401c4c:	stp	x29, x30, [sp, #-96]!
  401c50:	mov	x29, sp
  401c54:	stp	x19, x20, [sp, #16]
  401c58:	stp	x21, x22, [sp, #32]
  401c5c:	mov	x20, x0
  401c60:	mov	x0, x1
  401c64:	cbz	x1, 401d64 <ferror@plt+0x654>
  401c68:	stp	x23, x24, [sp, #48]
  401c6c:	stp	x25, x26, [sp, #64]
  401c70:	stp	x27, x28, [sp, #80]
  401c74:	mov	w21, w2
  401c78:	mov	x25, x3
  401c7c:	mov	w23, #0x0                   	// #0
  401c80:	cbz	x20, 401c8c <ferror@plt+0x57c>
  401c84:	ldr	w23, [x20, #160]
  401c88:	add	w23, w23, #0x1
  401c8c:	bl	401500 <strdup@plt>
  401c90:	mov	x22, x0
  401c94:	cbz	x0, 401cbc <ferror@plt+0x5ac>
  401c98:	add	x19, x0, w21, sxtw
  401c9c:	ldrsb	w0, [x0, w21, sxtw]
  401ca0:	mov	x21, #0x0                   	// #0
  401ca4:	cmp	w0, #0x2f
  401ca8:	b.eq	401ccc <ferror@plt+0x5bc>  // b.none
  401cac:	mov	x27, #0x0                   	// #0
  401cb0:	mov	w24, #0x2f                  	// #47
  401cb4:	mov	w26, #0x2f                  	// #47
  401cb8:	b	401d40 <ferror@plt+0x630>
  401cbc:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401cc0:	add	x1, x1, #0x650
  401cc4:	mov	w0, #0x1                   	// #1
  401cc8:	bl	4016f0 <err@plt>
  401ccc:	ldrsb	w0, [x19, #1]!
  401cd0:	cmp	w0, #0x2f
  401cd4:	b.eq	401ccc <ferror@plt+0x5bc>  // b.none
  401cd8:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401cdc:	add	x1, x1, #0x680
  401ce0:	mov	w3, w23
  401ce4:	mov	x2, x1
  401ce8:	mov	x0, x20
  401cec:	bl	401a04 <ferror@plt+0x2f4>
  401cf0:	mov	x20, x0
  401cf4:	mov	x21, x0
  401cf8:	b	401cac <ferror@plt+0x59c>
  401cfc:	mov	w3, w23
  401d00:	mov	x2, x19
  401d04:	mov	x1, x22
  401d08:	mov	x0, x20
  401d0c:	bl	401a04 <ferror@plt+0x2f4>
  401d10:	mov	x20, x0
  401d14:	cmp	x21, #0x0
  401d18:	csel	x21, x21, x0, ne  // ne = any
  401d1c:	cbz	x28, 401d70 <ferror@plt+0x660>
  401d20:	mov	x19, x28
  401d24:	strb	w26, [x19], #1
  401d28:	ldrsb	w0, [x28, #1]
  401d2c:	cmp	w0, #0x2f
  401d30:	b.ne	401d40 <ferror@plt+0x630>  // b.any
  401d34:	ldrsb	w1, [x19, #1]!
  401d38:	cmp	w1, #0x2f
  401d3c:	b.eq	401d34 <ferror@plt+0x624>  // b.none
  401d40:	ldrsb	w0, [x19]
  401d44:	cbz	w0, 401da0 <ferror@plt+0x690>
  401d48:	mov	w1, w24
  401d4c:	mov	x0, x19
  401d50:	bl	401610 <strchr@plt>
  401d54:	mov	x28, x0
  401d58:	cbz	x0, 401cfc <ferror@plt+0x5ec>
  401d5c:	strb	wzr, [x0]
  401d60:	b	401cfc <ferror@plt+0x5ec>
  401d64:	mov	x21, x1
  401d68:	b	401d8c <ferror@plt+0x67c>
  401d6c:	mov	x21, x20
  401d70:	cbz	x25, 401d78 <ferror@plt+0x668>
  401d74:	str	x20, [x25]
  401d78:	mov	x0, x22
  401d7c:	bl	4015d0 <free@plt>
  401d80:	ldp	x23, x24, [sp, #48]
  401d84:	ldp	x25, x26, [sp, #64]
  401d88:	ldp	x27, x28, [sp, #80]
  401d8c:	mov	x0, x21
  401d90:	ldp	x19, x20, [sp, #16]
  401d94:	ldp	x21, x22, [sp, #32]
  401d98:	ldp	x29, x30, [sp], #96
  401d9c:	ret
  401da0:	cbz	x21, 401d6c <ferror@plt+0x65c>
  401da4:	mov	x28, x27
  401da8:	b	401d1c <ferror@plt+0x60c>
  401dac:	stp	x29, x30, [sp, #-32]!
  401db0:	mov	x29, sp
  401db4:	stp	x19, x20, [sp, #16]
  401db8:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401dbc:	ldr	x20, [x0, #512]
  401dc0:	bl	4016a0 <__errno_location@plt>
  401dc4:	mov	x19, x0
  401dc8:	str	wzr, [x0]
  401dcc:	mov	x0, x20
  401dd0:	bl	401710 <ferror@plt>
  401dd4:	cbz	w0, 401e1c <ferror@plt+0x70c>
  401dd8:	ldr	w0, [x19]
  401ddc:	cmp	w0, #0x9
  401de0:	b.eq	401dec <ferror@plt+0x6dc>  // b.none
  401de4:	cmp	w0, #0x20
  401de8:	b.ne	401e48 <ferror@plt+0x738>  // b.any
  401dec:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401df0:	ldr	x20, [x0, #496]
  401df4:	str	wzr, [x19]
  401df8:	mov	x0, x20
  401dfc:	bl	401710 <ferror@plt>
  401e00:	cbz	w0, 401e88 <ferror@plt+0x778>
  401e04:	ldr	w0, [x19]
  401e08:	cmp	w0, #0x9
  401e0c:	b.ne	401eb4 <ferror@plt+0x7a4>  // b.any
  401e10:	ldp	x19, x20, [sp, #16]
  401e14:	ldp	x29, x30, [sp], #32
  401e18:	ret
  401e1c:	mov	x0, x20
  401e20:	bl	401630 <fflush@plt>
  401e24:	cbnz	w0, 401dd8 <ferror@plt+0x6c8>
  401e28:	mov	x0, x20
  401e2c:	bl	401460 <fileno@plt>
  401e30:	tbnz	w0, #31, 401dd8 <ferror@plt+0x6c8>
  401e34:	bl	4013e0 <dup@plt>
  401e38:	tbnz	w0, #31, 401dd8 <ferror@plt+0x6c8>
  401e3c:	bl	401520 <close@plt>
  401e40:	cbz	w0, 401dec <ferror@plt+0x6dc>
  401e44:	b	401dd8 <ferror@plt+0x6c8>
  401e48:	cbz	w0, 401e6c <ferror@plt+0x75c>
  401e4c:	mov	w2, #0x5                   	// #5
  401e50:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401e54:	add	x1, x1, #0x688
  401e58:	mov	x0, #0x0                   	// #0
  401e5c:	bl	401660 <dcgettext@plt>
  401e60:	bl	4015a0 <warn@plt>
  401e64:	mov	w0, #0x1                   	// #1
  401e68:	bl	401380 <_exit@plt>
  401e6c:	mov	w2, #0x5                   	// #5
  401e70:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401e74:	add	x1, x1, #0x688
  401e78:	mov	x0, #0x0                   	// #0
  401e7c:	bl	401660 <dcgettext@plt>
  401e80:	bl	401650 <warnx@plt>
  401e84:	b	401e64 <ferror@plt+0x754>
  401e88:	mov	x0, x20
  401e8c:	bl	401630 <fflush@plt>
  401e90:	cbnz	w0, 401e04 <ferror@plt+0x6f4>
  401e94:	mov	x0, x20
  401e98:	bl	401460 <fileno@plt>
  401e9c:	tbnz	w0, #31, 401e04 <ferror@plt+0x6f4>
  401ea0:	bl	4013e0 <dup@plt>
  401ea4:	tbnz	w0, #31, 401e04 <ferror@plt+0x6f4>
  401ea8:	bl	401520 <close@plt>
  401eac:	cbz	w0, 401e10 <ferror@plt+0x700>
  401eb0:	b	401e04 <ferror@plt+0x6f4>
  401eb4:	mov	w0, #0x1                   	// #1
  401eb8:	bl	401380 <_exit@plt>
  401ebc:	stp	x29, x30, [sp, #-272]!
  401ec0:	mov	x29, sp
  401ec4:	stp	x19, x20, [sp, #16]
  401ec8:	stp	x21, x22, [sp, #32]
  401ecc:	stp	x23, x24, [sp, #48]
  401ed0:	stp	x25, x26, [sp, #64]
  401ed4:	mov	w24, w0
  401ed8:	mov	x25, x1
  401edc:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401ee0:	add	x1, x1, #0x6d0
  401ee4:	mov	w0, #0x6                   	// #6
  401ee8:	bl	401700 <setlocale@plt>
  401eec:	adrp	x19, 404000 <ferror@plt+0x28f0>
  401ef0:	add	x19, x19, #0x6b8
  401ef4:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401ef8:	add	x1, x1, #0x6a0
  401efc:	mov	x0, x19
  401f00:	bl	4014b0 <bindtextdomain@plt>
  401f04:	mov	x0, x19
  401f08:	bl	401560 <textdomain@plt>
  401f0c:	adrp	x0, 401000 <memcpy@plt-0x370>
  401f10:	add	x0, x0, #0xdac
  401f14:	bl	4045d8 <ferror@plt+0x2ec8>
  401f18:	adrp	x22, 404000 <ferror@plt+0x28f0>
  401f1c:	add	x22, x22, #0xa90
  401f20:	adrp	x21, 404000 <ferror@plt+0x28f0>
  401f24:	add	x21, x21, #0x970
  401f28:	adrp	x20, 416000 <ferror@plt+0x148f0>
  401f2c:	mov	w23, #0x34                  	// #52
  401f30:	mov	x4, #0x0                   	// #0
  401f34:	mov	x3, x22
  401f38:	mov	x2, x21
  401f3c:	mov	x1, x25
  401f40:	mov	w0, w24
  401f44:	bl	401570 <getopt_long@plt>
  401f48:	mov	w19, w0
  401f4c:	cmn	w0, #0x1
  401f50:	b.eq	4021a8 <ferror@plt+0xa98>  // b.none
  401f54:	cmp	w19, #0x6e
  401f58:	b.eq	40214c <ferror@plt+0xa3c>  // b.none
  401f5c:	b.gt	402104 <ferror@plt+0x9f4>
  401f60:	cmp	w19, #0x6c
  401f64:	b.eq	40213c <ferror@plt+0xa2c>  // b.none
  401f68:	b.le	401f84 <ferror@plt+0x874>
  401f6c:	cmp	w19, #0x6d
  401f70:	b.ne	40216c <ferror@plt+0xa5c>  // b.any
  401f74:	ldr	w0, [x20, #536]
  401f78:	orr	w0, w0, #0x4
  401f7c:	str	w0, [x20, #536]
  401f80:	b	401f30 <ferror@plt+0x820>
  401f84:	cmp	w19, #0x56
  401f88:	b.ne	401fc0 <ferror@plt+0x8b0>  // b.any
  401f8c:	stp	x27, x28, [sp, #80]
  401f90:	mov	w2, #0x5                   	// #5
  401f94:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401f98:	add	x1, x1, #0x920
  401f9c:	mov	x0, #0x0                   	// #0
  401fa0:	bl	401660 <dcgettext@plt>
  401fa4:	adrp	x2, 404000 <ferror@plt+0x28f0>
  401fa8:	add	x2, x2, #0x930
  401fac:	adrp	x1, 416000 <ferror@plt+0x148f0>
  401fb0:	ldr	x1, [x1, #520]
  401fb4:	bl	401690 <printf@plt>
  401fb8:	mov	w0, #0x0                   	// #0
  401fbc:	bl	4013d0 <exit@plt>
  401fc0:	cmp	w19, #0x68
  401fc4:	b.ne	40216c <ferror@plt+0xa5c>  // b.any
  401fc8:	stp	x27, x28, [sp, #80]
  401fcc:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401fd0:	ldr	x20, [x0, #520]
  401fd4:	adrp	x0, 416000 <ferror@plt+0x148f0>
  401fd8:	ldr	x19, [x0, #512]
  401fdc:	ldrsb	w0, [x20]
  401fe0:	cbnz	w0, 401fec <ferror@plt+0x8dc>
  401fe4:	adrp	x20, 404000 <ferror@plt+0x28f0>
  401fe8:	add	x20, x20, #0x698
  401fec:	mov	w2, #0x5                   	// #5
  401ff0:	adrp	x1, 404000 <ferror@plt+0x28f0>
  401ff4:	add	x1, x1, #0x6c8
  401ff8:	mov	x0, #0x0                   	// #0
  401ffc:	bl	401660 <dcgettext@plt>
  402000:	mov	x1, x19
  402004:	bl	4013b0 <fputs@plt>
  402008:	mov	w2, #0x5                   	// #5
  40200c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402010:	add	x1, x1, #0x6d8
  402014:	mov	x0, #0x0                   	// #0
  402018:	bl	401660 <dcgettext@plt>
  40201c:	mov	x2, x20
  402020:	mov	x1, x0
  402024:	mov	x0, x19
  402028:	bl	4016e0 <fprintf@plt>
  40202c:	mov	x1, x19
  402030:	mov	w0, #0xa                   	// #10
  402034:	bl	401420 <fputc@plt>
  402038:	mov	w2, #0x5                   	// #5
  40203c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402040:	add	x1, x1, #0x6f8
  402044:	mov	x0, #0x0                   	// #0
  402048:	bl	401660 <dcgettext@plt>
  40204c:	mov	x1, x19
  402050:	bl	4013b0 <fputs@plt>
  402054:	mov	w2, #0x5                   	// #5
  402058:	adrp	x1, 404000 <ferror@plt+0x28f0>
  40205c:	add	x1, x1, #0x730
  402060:	mov	x0, #0x0                   	// #0
  402064:	bl	401660 <dcgettext@plt>
  402068:	mov	x1, x19
  40206c:	bl	4013b0 <fputs@plt>
  402070:	mov	w2, #0x5                   	// #5
  402074:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402078:	add	x1, x1, #0x740
  40207c:	mov	x0, #0x0                   	// #0
  402080:	bl	401660 <dcgettext@plt>
  402084:	mov	x1, x19
  402088:	bl	4013b0 <fputs@plt>
  40208c:	mov	w2, #0x5                   	// #5
  402090:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402094:	add	x1, x1, #0x890
  402098:	mov	x0, #0x0                   	// #0
  40209c:	bl	401660 <dcgettext@plt>
  4020a0:	mov	x19, x0
  4020a4:	mov	w2, #0x5                   	// #5
  4020a8:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4020ac:	add	x1, x1, #0x8a8
  4020b0:	mov	x0, #0x0                   	// #0
  4020b4:	bl	401660 <dcgettext@plt>
  4020b8:	mov	x4, x0
  4020bc:	adrp	x3, 404000 <ferror@plt+0x28f0>
  4020c0:	add	x3, x3, #0x8b8
  4020c4:	mov	x2, x19
  4020c8:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4020cc:	add	x1, x1, #0x8c8
  4020d0:	adrp	x0, 404000 <ferror@plt+0x28f0>
  4020d4:	add	x0, x0, #0x8d8
  4020d8:	bl	401690 <printf@plt>
  4020dc:	mov	w2, #0x5                   	// #5
  4020e0:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4020e4:	add	x1, x1, #0x8f0
  4020e8:	mov	x0, #0x0                   	// #0
  4020ec:	bl	401660 <dcgettext@plt>
  4020f0:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4020f4:	add	x1, x1, #0x910
  4020f8:	bl	401690 <printf@plt>
  4020fc:	mov	w0, #0x0                   	// #0
  402100:	bl	4013d0 <exit@plt>
  402104:	cmp	w19, #0x76
  402108:	b.eq	40215c <ferror@plt+0xa4c>  // b.none
  40210c:	cmp	w19, #0x78
  402110:	b.ne	402124 <ferror@plt+0xa14>  // b.any
  402114:	ldr	w0, [x20, #536]
  402118:	orr	w0, w0, #0x8
  40211c:	str	w0, [x20, #536]
  402120:	b	401f30 <ferror@plt+0x820>
  402124:	cmp	w19, #0x6f
  402128:	b.ne	40216c <ferror@plt+0xa5c>  // b.any
  40212c:	ldr	w0, [x20, #536]
  402130:	orr	w0, w0, #0x10
  402134:	str	w0, [x20, #536]
  402138:	b	401f30 <ferror@plt+0x820>
  40213c:	ldr	w0, [x20, #536]
  402140:	orr	w0, w0, w23
  402144:	str	w0, [x20, #536]
  402148:	b	401f30 <ferror@plt+0x820>
  40214c:	ldr	w0, [x20, #536]
  402150:	orr	w0, w0, #0x2
  402154:	str	w0, [x20, #536]
  402158:	b	401f30 <ferror@plt+0x820>
  40215c:	ldr	w0, [x20, #536]
  402160:	orr	w0, w0, #0x20
  402164:	str	w0, [x20, #536]
  402168:	b	401f30 <ferror@plt+0x820>
  40216c:	stp	x27, x28, [sp, #80]
  402170:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402174:	ldr	x19, [x0, #496]
  402178:	mov	w2, #0x5                   	// #5
  40217c:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402180:	add	x1, x1, #0x948
  402184:	mov	x0, #0x0                   	// #0
  402188:	bl	401660 <dcgettext@plt>
  40218c:	adrp	x1, 416000 <ferror@plt+0x148f0>
  402190:	ldr	x2, [x1, #520]
  402194:	mov	x1, x0
  402198:	mov	x0, x19
  40219c:	bl	4016e0 <fprintf@plt>
  4021a0:	mov	w0, #0x1                   	// #1
  4021a4:	bl	4013d0 <exit@plt>
  4021a8:	adrp	x0, 416000 <ferror@plt+0x148f0>
  4021ac:	ldr	w0, [x0, #504]
  4021b0:	cmp	w0, w24
  4021b4:	b.eq	4021fc <ferror@plt+0xaec>  // b.none
  4021b8:	bl	40444c <ferror@plt+0x2d3c>
  4021bc:	adrp	x1, 416000 <ferror@plt+0x148f0>
  4021c0:	str	x0, [x1, #544]
  4021c4:	cbz	x0, 402250 <ferror@plt+0xb40>
  4021c8:	bl	40444c <ferror@plt+0x2d3c>
  4021cc:	adrp	x1, 416000 <ferror@plt+0x148f0>
  4021d0:	str	x0, [x1, #552]
  4021d4:	cbz	x0, 402278 <ferror@plt+0xb68>
  4021d8:	adrp	x0, 416000 <ferror@plt+0x148f0>
  4021dc:	ldr	w0, [x0, #504]
  4021e0:	str	wzr, [sp, #112]
  4021e4:	cmp	w24, w0
  4021e8:	b.le	402270 <ferror@plt+0xb60>
  4021ec:	stp	x27, x28, [sp, #80]
  4021f0:	adrp	x23, 404000 <ferror@plt+0x28f0>
  4021f4:	add	x23, x23, #0xa00
  4021f8:	b	4023b8 <ferror@plt+0xca8>
  4021fc:	stp	x27, x28, [sp, #80]
  402200:	mov	w2, #0x5                   	// #5
  402204:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402208:	add	x1, x1, #0x980
  40220c:	mov	x0, #0x0                   	// #0
  402210:	bl	401660 <dcgettext@plt>
  402214:	bl	401650 <warnx@plt>
  402218:	adrp	x0, 416000 <ferror@plt+0x148f0>
  40221c:	ldr	x19, [x0, #496]
  402220:	mov	w2, #0x5                   	// #5
  402224:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402228:	add	x1, x1, #0x948
  40222c:	mov	x0, #0x0                   	// #0
  402230:	bl	401660 <dcgettext@plt>
  402234:	adrp	x1, 416000 <ferror@plt+0x148f0>
  402238:	ldr	x2, [x1, #520]
  40223c:	mov	x1, x0
  402240:	mov	x0, x19
  402244:	bl	4016e0 <fprintf@plt>
  402248:	mov	w0, #0x1                   	// #1
  40224c:	bl	4013d0 <exit@plt>
  402250:	stp	x27, x28, [sp, #80]
  402254:	mov	w2, #0x5                   	// #5
  402258:	adrp	x1, 404000 <ferror@plt+0x28f0>
  40225c:	add	x1, x1, #0x9a0
  402260:	bl	401660 <dcgettext@plt>
  402264:	mov	x1, x0
  402268:	mov	w0, #0x1                   	// #1
  40226c:	bl	4016f0 <err@plt>
  402270:	str	wzr, [sp, #112]
  402274:	b	4025dc <ferror@plt+0xecc>
  402278:	stp	x27, x28, [sp, #80]
  40227c:	mov	w2, #0x5                   	// #5
  402280:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402284:	add	x1, x1, #0x9c0
  402288:	mov	x0, #0x0                   	// #0
  40228c:	bl	401660 <dcgettext@plt>
  402290:	mov	x1, x0
  402294:	mov	w0, #0x1                   	// #1
  402298:	bl	4016f0 <err@plt>
  40229c:	mov	w21, w1
  4022a0:	ldr	x20, [sp, #104]
  4022a4:	b	4022c8 <ferror@plt+0xbb8>
  4022a8:	ldr	x0, [x20, #152]
  4022ac:	bl	401870 <ferror@plt+0x160>
  4022b0:	str	xzr, [x20, #152]
  4022b4:	str	w19, [sp, #116]
  4022b8:	b	402414 <ferror@plt+0xd04>
  4022bc:	str	x22, [x0, #152]
  4022c0:	ldr	x20, [x20, #152]
  4022c4:	cbz	x20, 402414 <ferror@plt+0xd04>
  4022c8:	ldr	w0, [x20, #168]
  4022cc:	cbnz	w0, 4022c0 <ferror@plt+0xbb0>
  4022d0:	ldr	w0, [x20, #16]
  4022d4:	and	w0, w0, #0xf000
  4022d8:	cmp	w0, #0xa, lsl #12
  4022dc:	b.ne	4022c0 <ferror@plt+0xbb0>  // b.any
  4022e0:	add	w21, w21, #0x1
  4022e4:	cmp	w21, #0x14
  4022e8:	b.gt	4022a8 <ferror@plt+0xb98>
  4022ec:	ldr	x22, [x20, #152]
  4022f0:	add	x3, sp, #0x80
  4022f4:	ldr	w2, [x20, #144]
  4022f8:	ldr	x1, [x20, #136]
  4022fc:	mov	x0, x20
  402300:	bl	401c4c <ferror@plt+0x53c>
  402304:	str	x0, [x20, #152]
  402308:	ldr	x0, [sp, #128]
  40230c:	cbnz	x0, 4022bc <ferror@plt+0xbac>
  402310:	str	x22, [x20, #152]
  402314:	b	4022c0 <ferror@plt+0xbb0>
  402318:	adrp	x0, 416000 <ferror@plt+0x148f0>
  40231c:	ldr	w1, [x0, #536]
  402320:	tst	x1, #0x4
  402324:	mov	w0, #0xa                   	// #10
  402328:	csinc	w0, w0, wzr, ne  // ne = any
  40232c:	tbz	w1, #4, 402354 <ferror@plt+0xc44>
  402330:	adrp	x2, 416000 <ferror@plt+0x148f0>
  402334:	add	x2, x2, #0x218
  402338:	ldr	x4, [x2, #8]
  40233c:	ldr	x3, [x2, #16]
  402340:	ldr	w2, [x4, #8]
  402344:	ldr	w3, [x3, #8]
  402348:	add	w2, w2, w3
  40234c:	add	w2, w2, #0x2
  402350:	add	w0, w0, w2
  402354:	tst	x1, #0x20
  402358:	cinc	w0, w0, eq  // eq = none
  40235c:	ldr	w1, [x20, #160]
  402360:	adrp	x2, 404000 <ferror@plt+0x28f0>
  402364:	add	x2, x2, #0x6d0
  402368:	add	w1, w0, w1, lsl #1
  40236c:	adrp	x0, 404000 <ferror@plt+0x28f0>
  402370:	add	x0, x0, #0x9e8
  402374:	bl	401690 <printf@plt>
  402378:	ldr	x21, [x20, #128]
  40237c:	ldr	w0, [x20, #168]
  402380:	bl	401510 <strerror@plt>
  402384:	mov	x2, x0
  402388:	mov	x1, x21
  40238c:	adrp	x0, 404000 <ferror@plt+0x28f0>
  402390:	add	x0, x0, #0x9f0
  402394:	bl	401690 <printf@plt>
  402398:	mov	w0, #0x1                   	// #1
  40239c:	str	w0, [sp, #112]
  4023a0:	adrp	x1, 416000 <ferror@plt+0x148f0>
  4023a4:	ldr	w0, [x1, #504]
  4023a8:	add	w0, w0, #0x1
  4023ac:	str	w0, [x1, #504]
  4023b0:	cmp	w0, w24
  4023b4:	b.ge	4025d8 <ferror@plt+0xec8>  // b.tcont
  4023b8:	ldr	x20, [x25, w0, sxtw #3]
  4023bc:	str	x20, [sp, #120]
  4023c0:	add	x2, sp, #0x90
  4023c4:	mov	x1, x20
  4023c8:	mov	w0, #0x0                   	// #0
  4023cc:	bl	4016c0 <__xstat@plt>
  4023d0:	cmp	w0, #0x0
  4023d4:	ldr	w0, [sp, #112]
  4023d8:	csinc	w0, w0, wzr, eq  // eq = none
  4023dc:	str	w0, [sp, #112]
  4023e0:	mov	x3, #0x0                   	// #0
  4023e4:	mov	w2, #0x0                   	// #0
  4023e8:	mov	x1, x20
  4023ec:	mov	x0, #0x0                   	// #0
  4023f0:	bl	401c4c <ferror@plt+0x53c>
  4023f4:	str	x0, [sp, #104]
  4023f8:	cbz	x0, 4023a0 <ferror@plt+0xc90>
  4023fc:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402400:	ldr	w0, [x0, #536]
  402404:	and	w1, w0, #0x2
  402408:	str	w1, [sp, #116]
  40240c:	tbz	w0, #1, 40229c <ferror@plt+0xb8c>
  402410:	str	wzr, [sp, #116]
  402414:	ldr	x1, [sp, #120]
  402418:	adrp	x0, 404000 <ferror@plt+0x28f0>
  40241c:	add	x0, x0, #0x9e0
  402420:	bl	401690 <printf@plt>
  402424:	ldr	x20, [sp, #104]
  402428:	adrp	x0, 404000 <ferror@plt+0x28f0>
  40242c:	add	x0, x0, #0x628
  402430:	str	x0, [sp, #96]
  402434:	b	4024a8 <ferror@plt+0xd98>
  402438:	mov	w0, #0x44                  	// #68
  40243c:	strb	w0, [sp, #128]
  402440:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402444:	ldr	w0, [x0, #536]
  402448:	and	w22, w0, #0x20
  40244c:	tbz	w0, #5, 4024c8 <ferror@plt+0xdb8>
  402450:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402454:	ldr	w0, [x0, #536]
  402458:	tbz	w0, #2, 402518 <ferror@plt+0xe08>
  40245c:	add	x1, sp, #0x80
  402460:	ldr	x0, [sp, #96]
  402464:	bl	401690 <printf@plt>
  402468:	adrp	x0, 416000 <ferror@plt+0x148f0>
  40246c:	ldr	w0, [x0, #536]
  402470:	tbnz	w0, #4, 402524 <ferror@plt+0xe14>
  402474:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402478:	ldr	w0, [x0, #536]
  40247c:	tbnz	w0, #5, 402578 <ferror@plt+0xe68>
  402480:	ldr	w0, [x20, #16]
  402484:	and	w0, w0, #0xf000
  402488:	cmp	w0, #0xa, lsl #12
  40248c:	b.eq	4025b8 <ferror@plt+0xea8>  // b.none
  402490:	ldr	x1, [x20, #128]
  402494:	adrp	x0, 404000 <ferror@plt+0x28f0>
  402498:	add	x0, x0, #0xa20
  40249c:	bl	401690 <printf@plt>
  4024a0:	ldr	x20, [x20, #152]
  4024a4:	cbz	x20, 402610 <ferror@plt+0xf00>
  4024a8:	ldr	w21, [x20, #168]
  4024ac:	cbnz	w21, 402318 <ferror@plt+0xc08>
  4024b0:	add	x1, sp, #0x80
  4024b4:	ldr	w0, [x20, #16]
  4024b8:	bl	40352c <ferror@plt+0x1e1c>
  4024bc:	ldr	w0, [x20, #164]
  4024c0:	cbz	w0, 402440 <ferror@plt+0xd30>
  4024c4:	b	402438 <ferror@plt+0xd28>
  4024c8:	ldr	w0, [x20, #160]
  4024cc:	cmp	w0, #0x0
  4024d0:	b.le	402504 <ferror@plt+0xdf4>
  4024d4:	adrp	x28, 416000 <ferror@plt+0x148f0>
  4024d8:	mov	x27, #0x2                   	// #2
  4024dc:	mov	x26, #0x1                   	// #1
  4024e0:	ldr	x3, [x28, #512]
  4024e4:	mov	x2, x27
  4024e8:	mov	x1, x26
  4024ec:	mov	x0, x23
  4024f0:	bl	401620 <fwrite@plt>
  4024f4:	add	w22, w22, #0x1
  4024f8:	ldr	w0, [x20, #160]
  4024fc:	cmp	w22, w0
  402500:	b.lt	4024e0 <ferror@plt+0xdd0>  // b.tstop
  402504:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402508:	ldr	x1, [x0, #512]
  40250c:	mov	w0, #0x20                  	// #32
  402510:	bl	401420 <fputc@plt>
  402514:	b	402450 <ferror@plt+0xd40>
  402518:	ldrsb	w0, [sp, #128]
  40251c:	bl	4016b0 <putchar@plt>
  402520:	b	402468 <ferror@plt+0xd58>
  402524:	adrp	x26, 416000 <ferror@plt+0x148f0>
  402528:	add	x26, x26, #0x218
  40252c:	ldr	x0, [x26, #8]
  402530:	ldr	w27, [x0, #8]
  402534:	ldr	w1, [x20, #24]
  402538:	bl	404428 <ferror@plt+0x2d18>
  40253c:	adrp	x22, 404000 <ferror@plt+0x28f0>
  402540:	add	x22, x22, #0xa08
  402544:	ldr	x2, [x0, #8]
  402548:	mov	w1, w27
  40254c:	mov	x0, x22
  402550:	bl	401690 <printf@plt>
  402554:	ldr	x0, [x26, #16]
  402558:	ldr	w26, [x0, #8]
  40255c:	ldr	w1, [x20, #28]
  402560:	bl	404428 <ferror@plt+0x2d18>
  402564:	ldr	x2, [x0, #8]
  402568:	mov	w1, w26
  40256c:	mov	x0, x22
  402570:	bl	401690 <printf@plt>
  402574:	b	402474 <ferror@plt+0xd64>
  402578:	ldr	w0, [x20, #160]
  40257c:	cmp	w0, #0x0
  402580:	b.le	402480 <ferror@plt+0xd70>
  402584:	adrp	x27, 416000 <ferror@plt+0x148f0>
  402588:	mov	x26, #0x2                   	// #2
  40258c:	mov	x22, #0x1                   	// #1
  402590:	ldr	x3, [x27, #512]
  402594:	mov	x2, x26
  402598:	mov	x1, x22
  40259c:	mov	x0, x23
  4025a0:	bl	401620 <fwrite@plt>
  4025a4:	add	w21, w21, #0x1
  4025a8:	ldr	w0, [x20, #160]
  4025ac:	cmp	w21, w0
  4025b0:	b.lt	402590 <ferror@plt+0xe80>  // b.tstop
  4025b4:	b	402480 <ferror@plt+0xd70>
  4025b8:	ldrsw	x0, [x20, #144]
  4025bc:	ldr	x2, [x20, #136]
  4025c0:	add	x2, x2, x0
  4025c4:	ldr	x1, [x20, #128]
  4025c8:	adrp	x0, 404000 <ferror@plt+0x28f0>
  4025cc:	add	x0, x0, #0xa10
  4025d0:	bl	401690 <printf@plt>
  4025d4:	b	4024a0 <ferror@plt+0xd90>
  4025d8:	ldp	x27, x28, [sp, #80]
  4025dc:	adrp	x19, 416000 <ferror@plt+0x148f0>
  4025e0:	add	x19, x19, #0x218
  4025e4:	ldr	x0, [x19, #8]
  4025e8:	bl	404468 <ferror@plt+0x2d58>
  4025ec:	ldr	x0, [x19, #16]
  4025f0:	bl	404468 <ferror@plt+0x2d58>
  4025f4:	ldr	w0, [sp, #112]
  4025f8:	ldp	x19, x20, [sp, #16]
  4025fc:	ldp	x21, x22, [sp, #32]
  402600:	ldp	x23, x24, [sp, #48]
  402604:	ldp	x25, x26, [sp, #64]
  402608:	ldp	x29, x30, [sp], #272
  40260c:	ret
  402610:	ldr	x0, [sp, #104]
  402614:	bl	401870 <ferror@plt+0x160>
  402618:	ldr	w0, [sp, #116]
  40261c:	cmn	w0, #0x1
  402620:	b.ne	4023a0 <ferror@plt+0xc90>  // b.any
  402624:	mov	w2, #0x5                   	// #5
  402628:	adrp	x1, 404000 <ferror@plt+0x28f0>
  40262c:	add	x1, x1, #0xa28
  402630:	mov	x0, #0x0                   	// #0
  402634:	bl	401660 <dcgettext@plt>
  402638:	ldr	x1, [sp, #120]
  40263c:	bl	401650 <warnx@plt>
  402640:	b	402398 <ferror@plt+0xc88>
  402644:	str	xzr, [x1]
  402648:	cbnz	x0, 402654 <ferror@plt+0xf44>
  40264c:	b	4026ac <ferror@plt+0xf9c>
  402650:	add	x0, x0, #0x1
  402654:	ldrsb	w2, [x0]
  402658:	cmp	w2, #0x2f
  40265c:	b.ne	40266c <ferror@plt+0xf5c>  // b.any
  402660:	ldrsb	w2, [x0, #1]
  402664:	cmp	w2, #0x2f
  402668:	b.eq	402650 <ferror@plt+0xf40>  // b.none
  40266c:	ldrsb	w2, [x0]
  402670:	cbz	w2, 4026b0 <ferror@plt+0xfa0>
  402674:	mov	x2, #0x1                   	// #1
  402678:	str	x2, [x1]
  40267c:	add	x3, x0, x2
  402680:	ldrsb	w2, [x0, #1]
  402684:	cmp	w2, #0x2f
  402688:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40268c:	b.eq	4026ac <ferror@plt+0xf9c>  // b.none
  402690:	ldr	x2, [x1]
  402694:	add	x2, x2, #0x1
  402698:	str	x2, [x1]
  40269c:	ldrsb	w2, [x3, #1]!
  4026a0:	cmp	w2, #0x2f
  4026a4:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4026a8:	b.ne	402690 <ferror@plt+0xf80>  // b.any
  4026ac:	ret
  4026b0:	mov	x0, #0x0                   	// #0
  4026b4:	b	4026ac <ferror@plt+0xf9c>
  4026b8:	stp	x29, x30, [sp, #-80]!
  4026bc:	mov	x29, sp
  4026c0:	stp	x19, x20, [sp, #16]
  4026c4:	stp	x21, x22, [sp, #32]
  4026c8:	stp	x23, x24, [sp, #48]
  4026cc:	mov	x24, x1
  4026d0:	ldrsb	w1, [x0]
  4026d4:	cbz	w1, 402754 <ferror@plt+0x1044>
  4026d8:	str	x25, [sp, #64]
  4026dc:	mov	x19, #0x1                   	// #1
  4026e0:	mov	w21, #0x0                   	// #0
  4026e4:	mov	w23, #0x0                   	// #0
  4026e8:	mov	w25, #0x1                   	// #1
  4026ec:	sub	x22, x0, #0x1
  4026f0:	b	402708 <ferror@plt+0xff8>
  4026f4:	mov	w21, w23
  4026f8:	mov	w20, w19
  4026fc:	add	x19, x19, #0x1
  402700:	ldrsb	w1, [x22, x19]
  402704:	cbz	w1, 402734 <ferror@plt+0x1024>
  402708:	sub	w20, w19, #0x1
  40270c:	cbnz	w21, 4026f4 <ferror@plt+0xfe4>
  402710:	cmp	w1, #0x5c
  402714:	b.eq	40272c <ferror@plt+0x101c>  // b.none
  402718:	mov	x0, x24
  40271c:	bl	401610 <strchr@plt>
  402720:	cbz	x0, 4026f8 <ferror@plt+0xfe8>
  402724:	ldr	x25, [sp, #64]
  402728:	b	402738 <ferror@plt+0x1028>
  40272c:	mov	w21, w25
  402730:	b	4026f8 <ferror@plt+0xfe8>
  402734:	ldr	x25, [sp, #64]
  402738:	sub	w0, w20, w21
  40273c:	sxtw	x0, w0
  402740:	ldp	x19, x20, [sp, #16]
  402744:	ldp	x21, x22, [sp, #32]
  402748:	ldp	x23, x24, [sp, #48]
  40274c:	ldp	x29, x30, [sp], #80
  402750:	ret
  402754:	mov	w20, #0x0                   	// #0
  402758:	mov	w21, #0x0                   	// #0
  40275c:	b	402738 <ferror@plt+0x1028>
  402760:	stp	x29, x30, [sp, #-64]!
  402764:	mov	x29, sp
  402768:	stp	x19, x20, [sp, #16]
  40276c:	stp	x21, x22, [sp, #32]
  402770:	mov	x19, x0
  402774:	mov	x22, x1
  402778:	mov	w21, w2
  40277c:	str	xzr, [sp, #56]
  402780:	bl	4016a0 <__errno_location@plt>
  402784:	str	wzr, [x0]
  402788:	cbz	x19, 402798 <ferror@plt+0x1088>
  40278c:	mov	x20, x0
  402790:	ldrsb	w0, [x19]
  402794:	cbnz	w0, 4027b4 <ferror@plt+0x10a4>
  402798:	mov	x3, x19
  40279c:	mov	x2, x22
  4027a0:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4027a4:	add	x1, x1, #0xbb0
  4027a8:	adrp	x0, 416000 <ferror@plt+0x148f0>
  4027ac:	ldr	w0, [x0, #488]
  4027b0:	bl	401670 <errx@plt>
  4027b4:	mov	w3, #0x0                   	// #0
  4027b8:	mov	w2, w21
  4027bc:	add	x1, sp, #0x38
  4027c0:	mov	x0, x19
  4027c4:	bl	4014e0 <__strtoul_internal@plt>
  4027c8:	ldr	w1, [x20]
  4027cc:	cbnz	w1, 4027f8 <ferror@plt+0x10e8>
  4027d0:	ldr	x1, [sp, #56]
  4027d4:	cmp	x1, x19
  4027d8:	b.eq	402798 <ferror@plt+0x1088>  // b.none
  4027dc:	cbz	x1, 4027e8 <ferror@plt+0x10d8>
  4027e0:	ldrsb	w1, [x1]
  4027e4:	cbnz	w1, 402798 <ferror@plt+0x1088>
  4027e8:	ldp	x19, x20, [sp, #16]
  4027ec:	ldp	x21, x22, [sp, #32]
  4027f0:	ldp	x29, x30, [sp], #64
  4027f4:	ret
  4027f8:	cmp	w1, #0x22
  4027fc:	b.ne	402798 <ferror@plt+0x1088>  // b.any
  402800:	mov	x3, x19
  402804:	mov	x2, x22
  402808:	adrp	x1, 404000 <ferror@plt+0x28f0>
  40280c:	add	x1, x1, #0xbb0
  402810:	adrp	x0, 416000 <ferror@plt+0x148f0>
  402814:	ldr	w0, [x0, #488]
  402818:	bl	4016f0 <err@plt>
  40281c:	stp	x29, x30, [sp, #-32]!
  402820:	mov	x29, sp
  402824:	stp	x19, x20, [sp, #16]
  402828:	mov	x20, x0
  40282c:	mov	x19, x1
  402830:	bl	402760 <ferror@plt+0x1050>
  402834:	mov	x1, #0xffffffff            	// #4294967295
  402838:	cmp	x0, x1
  40283c:	b.hi	40284c <ferror@plt+0x113c>  // b.pmore
  402840:	ldp	x19, x20, [sp, #16]
  402844:	ldp	x29, x30, [sp], #32
  402848:	ret
  40284c:	bl	4016a0 <__errno_location@plt>
  402850:	mov	w1, #0x22                  	// #34
  402854:	str	w1, [x0]
  402858:	mov	x3, x20
  40285c:	mov	x2, x19
  402860:	adrp	x1, 404000 <ferror@plt+0x28f0>
  402864:	add	x1, x1, #0xbb0
  402868:	adrp	x0, 416000 <ferror@plt+0x148f0>
  40286c:	ldr	w0, [x0, #488]
  402870:	bl	4016f0 <err@plt>
  402874:	stp	x29, x30, [sp, #-32]!
  402878:	mov	x29, sp
  40287c:	stp	x19, x20, [sp, #16]
  402880:	mov	x20, x0
  402884:	mov	x19, x1
  402888:	bl	40281c <ferror@plt+0x110c>
  40288c:	mov	w1, #0xffff                	// #65535
  402890:	cmp	w0, w1
  402894:	b.hi	4028a4 <ferror@plt+0x1194>  // b.pmore
  402898:	ldp	x19, x20, [sp, #16]
  40289c:	ldp	x29, x30, [sp], #32
  4028a0:	ret
  4028a4:	bl	4016a0 <__errno_location@plt>
  4028a8:	mov	w1, #0x22                  	// #34
  4028ac:	str	w1, [x0]
  4028b0:	mov	x3, x20
  4028b4:	mov	x2, x19
  4028b8:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4028bc:	add	x1, x1, #0xbb0
  4028c0:	adrp	x0, 416000 <ferror@plt+0x148f0>
  4028c4:	ldr	w0, [x0, #488]
  4028c8:	bl	4016f0 <err@plt>
  4028cc:	adrp	x1, 416000 <ferror@plt+0x148f0>
  4028d0:	str	w0, [x1, #488]
  4028d4:	ret
  4028d8:	stp	x29, x30, [sp, #-112]!
  4028dc:	mov	x29, sp
  4028e0:	stp	x19, x20, [sp, #16]
  4028e4:	str	xzr, [x1]
  4028e8:	cbz	x0, 402cf0 <ferror@plt+0x15e0>
  4028ec:	stp	x21, x22, [sp, #32]
  4028f0:	mov	x19, x0
  4028f4:	mov	x20, x1
  4028f8:	mov	x21, x2
  4028fc:	ldrsb	w0, [x0]
  402900:	cbz	w0, 402cf8 <ferror@plt+0x15e8>
  402904:	bl	4015b0 <__ctype_b_loc@plt>
  402908:	mov	x22, x0
  40290c:	ldr	x0, [x0]
  402910:	mov	x3, x19
  402914:	ldrsb	w4, [x3]
  402918:	and	x1, x4, #0xff
  40291c:	ldrh	w1, [x0, x1, lsl #1]
  402920:	tbz	w1, #13, 40292c <ferror@plt+0x121c>
  402924:	add	x3, x3, #0x1
  402928:	b	402914 <ferror@plt+0x1204>
  40292c:	cmp	w4, #0x2d
  402930:	b.eq	402d1c <ferror@plt+0x160c>  // b.none
  402934:	stp	x23, x24, [sp, #48]
  402938:	stp	x27, x28, [sp, #80]
  40293c:	bl	4016a0 <__errno_location@plt>
  402940:	mov	x23, x0
  402944:	str	wzr, [x0]
  402948:	str	xzr, [sp, #104]
  40294c:	mov	w3, #0x0                   	// #0
  402950:	mov	w2, #0x0                   	// #0
  402954:	add	x1, sp, #0x68
  402958:	mov	x0, x19
  40295c:	bl	4014e0 <__strtoul_internal@plt>
  402960:	mov	x24, x0
  402964:	ldr	x27, [sp, #104]
  402968:	cmp	x27, x19
  40296c:	b.eq	4029a0 <ferror@plt+0x1290>  // b.none
  402970:	ldr	w0, [x23]
  402974:	cbz	w0, 402984 <ferror@plt+0x1274>
  402978:	sub	x1, x24, #0x1
  40297c:	cmn	x1, #0x3
  402980:	b.hi	4029bc <ferror@plt+0x12ac>  // b.pmore
  402984:	cbz	x27, 402cbc <ferror@plt+0x15ac>
  402988:	ldrsb	w0, [x27]
  40298c:	cbz	w0, 402cc4 <ferror@plt+0x15b4>
  402990:	stp	x25, x26, [sp, #64]
  402994:	mov	w26, #0x0                   	// #0
  402998:	mov	x25, #0x0                   	// #0
  40299c:	b	402aa8 <ferror@plt+0x1398>
  4029a0:	ldr	w0, [x23]
  4029a4:	mov	w19, #0xffffffea            	// #-22
  4029a8:	cbnz	w0, 4029bc <ferror@plt+0x12ac>
  4029ac:	ldp	x21, x22, [sp, #32]
  4029b0:	ldp	x23, x24, [sp, #48]
  4029b4:	ldp	x27, x28, [sp, #80]
  4029b8:	b	402d00 <ferror@plt+0x15f0>
  4029bc:	neg	w19, w0
  4029c0:	b	402ccc <ferror@plt+0x15bc>
  4029c4:	ldrsb	w0, [x27, #2]
  4029c8:	and	w0, w0, #0xffffffdf
  4029cc:	cmp	w0, #0x42
  4029d0:	b.ne	402ac8 <ferror@plt+0x13b8>  // b.any
  4029d4:	ldrsb	w0, [x27, #3]
  4029d8:	cbnz	w0, 402ac8 <ferror@plt+0x13b8>
  4029dc:	mov	w22, #0x400                 	// #1024
  4029e0:	b	4029ec <ferror@plt+0x12dc>
  4029e4:	cbnz	w0, 402ac8 <ferror@plt+0x13b8>
  4029e8:	mov	w22, #0x400                 	// #1024
  4029ec:	ldrsb	w19, [x27]
  4029f0:	mov	w1, w19
  4029f4:	adrp	x0, 404000 <ferror@plt+0x28f0>
  4029f8:	add	x0, x0, #0xbc0
  4029fc:	bl	401610 <strchr@plt>
  402a00:	cbz	x0, 402ba4 <ferror@plt+0x1494>
  402a04:	adrp	x2, 404000 <ferror@plt+0x28f0>
  402a08:	add	x2, x2, #0xbc0
  402a0c:	sub	x0, x0, x2
  402a10:	add	w2, w0, #0x1
  402a14:	cbz	w2, 402db8 <ferror@plt+0x16a8>
  402a18:	sxtw	x3, w22
  402a1c:	umulh	x0, x24, x3
  402a20:	cbnz	x0, 402bec <ferror@plt+0x14dc>
  402a24:	sub	w1, w2, #0x2
  402a28:	mul	x24, x24, x3
  402a2c:	cmn	w1, #0x1
  402a30:	b.eq	402bcc <ferror@plt+0x14bc>  // b.none
  402a34:	umulh	x0, x24, x3
  402a38:	sub	w1, w1, #0x1
  402a3c:	cbz	x0, 402a28 <ferror@plt+0x1318>
  402a40:	mov	w19, #0xffffffde            	// #-34
  402a44:	b	402bd0 <ferror@plt+0x14c0>
  402a48:	ldrsb	w0, [x27]
  402a4c:	cbz	w0, 402d58 <ferror@plt+0x1648>
  402a50:	mov	x2, x19
  402a54:	mov	x1, x27
  402a58:	mov	x0, x28
  402a5c:	bl	4014a0 <strncmp@plt>
  402a60:	cbnz	w0, 402d70 <ferror@plt+0x1660>
  402a64:	add	x1, x27, x19
  402a68:	ldrsb	w3, [x27, x19]
  402a6c:	cmp	w3, #0x30
  402a70:	b.ne	402b00 <ferror@plt+0x13f0>  // b.any
  402a74:	mov	x19, x1
  402a78:	add	w0, w26, #0x1
  402a7c:	sub	w3, w19, w1
  402a80:	add	w26, w3, w0
  402a84:	ldrsb	w3, [x19, #1]!
  402a88:	cmp	w3, #0x30
  402a8c:	b.eq	402a7c <ferror@plt+0x136c>  // b.none
  402a90:	sxtb	x3, w3
  402a94:	ldr	x0, [x22]
  402a98:	ldrh	w0, [x0, x3, lsl #1]
  402a9c:	tbnz	w0, #11, 402b08 <ferror@plt+0x13f8>
  402aa0:	str	x19, [sp, #104]
  402aa4:	ldr	x27, [sp, #104]
  402aa8:	ldrsb	w0, [x27, #1]
  402aac:	cmp	w0, #0x69
  402ab0:	b.eq	4029c4 <ferror@plt+0x12b4>  // b.none
  402ab4:	and	w1, w0, #0xffffffdf
  402ab8:	cmp	w1, #0x42
  402abc:	b.ne	4029e4 <ferror@plt+0x12d4>  // b.any
  402ac0:	ldrsb	w0, [x27, #2]
  402ac4:	cbz	w0, 402b9c <ferror@plt+0x148c>
  402ac8:	bl	401450 <localeconv@plt>
  402acc:	cbz	x0, 402d28 <ferror@plt+0x1618>
  402ad0:	ldr	x28, [x0]
  402ad4:	cbz	x28, 402d40 <ferror@plt+0x1630>
  402ad8:	mov	x0, x28
  402adc:	bl	4013a0 <strlen@plt>
  402ae0:	mov	x19, x0
  402ae4:	cbz	x25, 402a48 <ferror@plt+0x1338>
  402ae8:	mov	w19, #0xffffffea            	// #-22
  402aec:	ldp	x21, x22, [sp, #32]
  402af0:	ldp	x23, x24, [sp, #48]
  402af4:	ldp	x25, x26, [sp, #64]
  402af8:	ldp	x27, x28, [sp, #80]
  402afc:	b	402d00 <ferror@plt+0x15f0>
  402b00:	mov	x19, x1
  402b04:	b	402a90 <ferror@plt+0x1380>
  402b08:	str	wzr, [x23]
  402b0c:	str	xzr, [sp, #104]
  402b10:	mov	w3, #0x0                   	// #0
  402b14:	mov	w2, #0x0                   	// #0
  402b18:	add	x1, sp, #0x68
  402b1c:	mov	x0, x19
  402b20:	bl	4014e0 <__strtoul_internal@plt>
  402b24:	mov	x25, x0
  402b28:	ldr	x0, [sp, #104]
  402b2c:	cmp	x0, x19
  402b30:	b.eq	402b70 <ferror@plt+0x1460>  // b.none
  402b34:	ldr	w1, [x23]
  402b38:	cbz	w1, 402b48 <ferror@plt+0x1438>
  402b3c:	sub	x2, x25, #0x1
  402b40:	cmn	x2, #0x3
  402b44:	b.hi	402b90 <ferror@plt+0x1480>  // b.pmore
  402b48:	cbz	x25, 402aa4 <ferror@plt+0x1394>
  402b4c:	cbz	x0, 402d88 <ferror@plt+0x1678>
  402b50:	ldrsb	w0, [x0]
  402b54:	cbnz	w0, 402aa4 <ferror@plt+0x1394>
  402b58:	mov	w19, #0xffffffea            	// #-22
  402b5c:	ldp	x21, x22, [sp, #32]
  402b60:	ldp	x23, x24, [sp, #48]
  402b64:	ldp	x25, x26, [sp, #64]
  402b68:	ldp	x27, x28, [sp, #80]
  402b6c:	b	402d00 <ferror@plt+0x15f0>
  402b70:	ldr	w1, [x23]
  402b74:	mov	w19, #0xffffffea            	// #-22
  402b78:	cbnz	w1, 402b90 <ferror@plt+0x1480>
  402b7c:	ldp	x21, x22, [sp, #32]
  402b80:	ldp	x23, x24, [sp, #48]
  402b84:	ldp	x25, x26, [sp, #64]
  402b88:	ldp	x27, x28, [sp, #80]
  402b8c:	b	402d00 <ferror@plt+0x15f0>
  402b90:	neg	w19, w1
  402b94:	ldp	x25, x26, [sp, #64]
  402b98:	b	402ccc <ferror@plt+0x15bc>
  402b9c:	mov	w22, #0x3e8                 	// #1000
  402ba0:	b	4029ec <ferror@plt+0x12dc>
  402ba4:	mov	w1, w19
  402ba8:	adrp	x0, 404000 <ferror@plt+0x28f0>
  402bac:	add	x0, x0, #0xbd0
  402bb0:	bl	401610 <strchr@plt>
  402bb4:	cbz	x0, 402da0 <ferror@plt+0x1690>
  402bb8:	adrp	x2, 404000 <ferror@plt+0x28f0>
  402bbc:	add	x2, x2, #0xbd0
  402bc0:	sub	x0, x0, x2
  402bc4:	add	w2, w0, #0x1
  402bc8:	b	402a14 <ferror@plt+0x1304>
  402bcc:	mov	w19, #0x0                   	// #0
  402bd0:	cbz	x21, 402bd8 <ferror@plt+0x14c8>
  402bd4:	str	w2, [x21]
  402bd8:	cmp	x25, #0x0
  402bdc:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402be0:	b.ne	402bf4 <ferror@plt+0x14e4>  // b.any
  402be4:	ldp	x25, x26, [sp, #64]
  402be8:	b	402cc8 <ferror@plt+0x15b8>
  402bec:	mov	w19, #0xffffffde            	// #-34
  402bf0:	b	402bd0 <ferror@plt+0x14c0>
  402bf4:	sxtw	x22, w22
  402bf8:	sub	w0, w2, #0x2
  402bfc:	mov	x4, #0x1                   	// #1
  402c00:	mul	x4, x4, x22
  402c04:	cmn	w0, #0x1
  402c08:	b.eq	402c18 <ferror@plt+0x1508>  // b.none
  402c0c:	umulh	x1, x4, x22
  402c10:	sub	w0, w0, #0x1
  402c14:	cbz	x1, 402c00 <ferror@plt+0x14f0>
  402c18:	cmp	x25, #0xa
  402c1c:	b.ls	402c68 <ferror@plt+0x1558>  // b.plast
  402c20:	mov	x0, #0xa                   	// #10
  402c24:	add	x0, x0, x0, lsl #2
  402c28:	lsl	x1, x0, #1
  402c2c:	mov	x0, x1
  402c30:	cmp	x25, x1
  402c34:	b.hi	402c24 <ferror@plt+0x1514>  // b.pmore
  402c38:	cmp	w26, #0x0
  402c3c:	b.le	402c58 <ferror@plt+0x1548>
  402c40:	mov	w1, #0x0                   	// #0
  402c44:	add	x0, x0, x0, lsl #2
  402c48:	lsl	x0, x0, #1
  402c4c:	add	w1, w1, #0x1
  402c50:	cmp	w26, w1
  402c54:	b.ne	402c44 <ferror@plt+0x1534>  // b.any
  402c58:	mov	x2, #0x1                   	// #1
  402c5c:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  402c60:	movk	x6, #0xcccd
  402c64:	b	402c78 <ferror@plt+0x1568>
  402c68:	mov	x0, #0xa                   	// #10
  402c6c:	b	402c38 <ferror@plt+0x1528>
  402c70:	cmp	x5, #0x9
  402c74:	b.ls	402cb4 <ferror@plt+0x15a4>  // b.plast
  402c78:	umulh	x3, x25, x6
  402c7c:	lsr	x1, x3, #3
  402c80:	add	x1, x1, x1, lsl #2
  402c84:	sub	x1, x25, x1, lsl #1
  402c88:	mov	x5, x25
  402c8c:	lsr	x25, x3, #3
  402c90:	mov	x3, x2
  402c94:	add	x2, x2, x2, lsl #2
  402c98:	lsl	x2, x2, #1
  402c9c:	cbz	w1, 402c70 <ferror@plt+0x1560>
  402ca0:	udiv	x3, x0, x3
  402ca4:	udiv	x1, x3, x1
  402ca8:	udiv	x1, x4, x1
  402cac:	add	x24, x24, x1
  402cb0:	b	402c70 <ferror@plt+0x1560>
  402cb4:	ldp	x25, x26, [sp, #64]
  402cb8:	b	402cc8 <ferror@plt+0x15b8>
  402cbc:	mov	w19, #0x0                   	// #0
  402cc0:	b	402cc8 <ferror@plt+0x15b8>
  402cc4:	mov	w19, #0x0                   	// #0
  402cc8:	str	x24, [x20]
  402ccc:	tbnz	w19, #31, 402ce0 <ferror@plt+0x15d0>
  402cd0:	ldp	x21, x22, [sp, #32]
  402cd4:	ldp	x23, x24, [sp, #48]
  402cd8:	ldp	x27, x28, [sp, #80]
  402cdc:	b	402d0c <ferror@plt+0x15fc>
  402ce0:	ldp	x21, x22, [sp, #32]
  402ce4:	ldp	x23, x24, [sp, #48]
  402ce8:	ldp	x27, x28, [sp, #80]
  402cec:	b	402d00 <ferror@plt+0x15f0>
  402cf0:	mov	w19, #0xffffffea            	// #-22
  402cf4:	b	402d00 <ferror@plt+0x15f0>
  402cf8:	mov	w19, #0xffffffea            	// #-22
  402cfc:	ldp	x21, x22, [sp, #32]
  402d00:	bl	4016a0 <__errno_location@plt>
  402d04:	neg	w1, w19
  402d08:	str	w1, [x0]
  402d0c:	mov	w0, w19
  402d10:	ldp	x19, x20, [sp, #16]
  402d14:	ldp	x29, x30, [sp], #112
  402d18:	ret
  402d1c:	mov	w19, #0xffffffea            	// #-22
  402d20:	ldp	x21, x22, [sp, #32]
  402d24:	b	402d00 <ferror@plt+0x15f0>
  402d28:	mov	w19, #0xffffffea            	// #-22
  402d2c:	ldp	x21, x22, [sp, #32]
  402d30:	ldp	x23, x24, [sp, #48]
  402d34:	ldp	x25, x26, [sp, #64]
  402d38:	ldp	x27, x28, [sp, #80]
  402d3c:	b	402d00 <ferror@plt+0x15f0>
  402d40:	mov	w19, #0xffffffea            	// #-22
  402d44:	ldp	x21, x22, [sp, #32]
  402d48:	ldp	x23, x24, [sp, #48]
  402d4c:	ldp	x25, x26, [sp, #64]
  402d50:	ldp	x27, x28, [sp, #80]
  402d54:	b	402d00 <ferror@plt+0x15f0>
  402d58:	mov	w19, #0xffffffea            	// #-22
  402d5c:	ldp	x21, x22, [sp, #32]
  402d60:	ldp	x23, x24, [sp, #48]
  402d64:	ldp	x25, x26, [sp, #64]
  402d68:	ldp	x27, x28, [sp, #80]
  402d6c:	b	402d00 <ferror@plt+0x15f0>
  402d70:	mov	w19, #0xffffffea            	// #-22
  402d74:	ldp	x21, x22, [sp, #32]
  402d78:	ldp	x23, x24, [sp, #48]
  402d7c:	ldp	x25, x26, [sp, #64]
  402d80:	ldp	x27, x28, [sp, #80]
  402d84:	b	402d00 <ferror@plt+0x15f0>
  402d88:	mov	w19, #0xffffffea            	// #-22
  402d8c:	ldp	x21, x22, [sp, #32]
  402d90:	ldp	x23, x24, [sp, #48]
  402d94:	ldp	x25, x26, [sp, #64]
  402d98:	ldp	x27, x28, [sp, #80]
  402d9c:	b	402d00 <ferror@plt+0x15f0>
  402da0:	mov	w19, #0xffffffea            	// #-22
  402da4:	ldp	x21, x22, [sp, #32]
  402da8:	ldp	x23, x24, [sp, #48]
  402dac:	ldp	x25, x26, [sp, #64]
  402db0:	ldp	x27, x28, [sp, #80]
  402db4:	b	402d00 <ferror@plt+0x15f0>
  402db8:	mov	w19, w2
  402dbc:	cbnz	x21, 402bd4 <ferror@plt+0x14c4>
  402dc0:	ldp	x25, x26, [sp, #64]
  402dc4:	b	402cc8 <ferror@plt+0x15b8>
  402dc8:	stp	x29, x30, [sp, #-16]!
  402dcc:	mov	x29, sp
  402dd0:	mov	x2, #0x0                   	// #0
  402dd4:	bl	4028d8 <ferror@plt+0x11c8>
  402dd8:	ldp	x29, x30, [sp], #16
  402ddc:	ret
  402de0:	stp	x29, x30, [sp, #-48]!
  402de4:	mov	x29, sp
  402de8:	stp	x19, x20, [sp, #16]
  402dec:	stp	x21, x22, [sp, #32]
  402df0:	mov	x21, x0
  402df4:	mov	x22, x1
  402df8:	mov	x20, x0
  402dfc:	cbnz	x0, 402e10 <ferror@plt+0x1700>
  402e00:	cbnz	x1, 402e30 <ferror@plt+0x1720>
  402e04:	mov	w0, #0x0                   	// #0
  402e08:	b	402e50 <ferror@plt+0x1740>
  402e0c:	add	x20, x20, #0x1
  402e10:	ldrsb	w19, [x20]
  402e14:	cbz	w19, 402e2c <ferror@plt+0x171c>
  402e18:	bl	4015b0 <__ctype_b_loc@plt>
  402e1c:	and	x19, x19, #0xff
  402e20:	ldr	x2, [x0]
  402e24:	ldrh	w2, [x2, x19, lsl #1]
  402e28:	tbnz	w2, #11, 402e0c <ferror@plt+0x16fc>
  402e2c:	cbz	x22, 402e34 <ferror@plt+0x1724>
  402e30:	str	x20, [x22]
  402e34:	cmp	x20, #0x0
  402e38:	mov	w0, #0x0                   	// #0
  402e3c:	ccmp	x21, x20, #0x2, ne  // ne = any
  402e40:	b.cs	402e50 <ferror@plt+0x1740>  // b.hs, b.nlast
  402e44:	ldrsb	w0, [x20]
  402e48:	cmp	w0, #0x0
  402e4c:	cset	w0, eq  // eq = none
  402e50:	ldp	x19, x20, [sp, #16]
  402e54:	ldp	x21, x22, [sp, #32]
  402e58:	ldp	x29, x30, [sp], #48
  402e5c:	ret
  402e60:	stp	x29, x30, [sp, #-48]!
  402e64:	mov	x29, sp
  402e68:	stp	x19, x20, [sp, #16]
  402e6c:	stp	x21, x22, [sp, #32]
  402e70:	mov	x21, x0
  402e74:	mov	x22, x1
  402e78:	mov	x20, x0
  402e7c:	cbnz	x0, 402e90 <ferror@plt+0x1780>
  402e80:	cbnz	x1, 402eb0 <ferror@plt+0x17a0>
  402e84:	mov	w0, #0x0                   	// #0
  402e88:	b	402ed0 <ferror@plt+0x17c0>
  402e8c:	add	x20, x20, #0x1
  402e90:	ldrsb	w19, [x20]
  402e94:	cbz	w19, 402eac <ferror@plt+0x179c>
  402e98:	bl	4015b0 <__ctype_b_loc@plt>
  402e9c:	and	x19, x19, #0xff
  402ea0:	ldr	x2, [x0]
  402ea4:	ldrh	w2, [x2, x19, lsl #1]
  402ea8:	tbnz	w2, #12, 402e8c <ferror@plt+0x177c>
  402eac:	cbz	x22, 402eb4 <ferror@plt+0x17a4>
  402eb0:	str	x20, [x22]
  402eb4:	cmp	x20, #0x0
  402eb8:	mov	w0, #0x0                   	// #0
  402ebc:	ccmp	x21, x20, #0x2, ne  // ne = any
  402ec0:	b.cs	402ed0 <ferror@plt+0x17c0>  // b.hs, b.nlast
  402ec4:	ldrsb	w0, [x20]
  402ec8:	cmp	w0, #0x0
  402ecc:	cset	w0, eq  // eq = none
  402ed0:	ldp	x19, x20, [sp, #16]
  402ed4:	ldp	x21, x22, [sp, #32]
  402ed8:	ldp	x29, x30, [sp], #48
  402edc:	ret
  402ee0:	stp	x29, x30, [sp, #-128]!
  402ee4:	mov	x29, sp
  402ee8:	stp	x19, x20, [sp, #16]
  402eec:	stp	x21, x22, [sp, #32]
  402ef0:	mov	x20, x0
  402ef4:	mov	x22, x1
  402ef8:	str	x2, [sp, #80]
  402efc:	str	x3, [sp, #88]
  402f00:	str	x4, [sp, #96]
  402f04:	str	x5, [sp, #104]
  402f08:	str	x6, [sp, #112]
  402f0c:	str	x7, [sp, #120]
  402f10:	add	x0, sp, #0x80
  402f14:	str	x0, [sp, #48]
  402f18:	str	x0, [sp, #56]
  402f1c:	add	x0, sp, #0x50
  402f20:	str	x0, [sp, #64]
  402f24:	mov	w0, #0xffffffd0            	// #-48
  402f28:	str	w0, [sp, #72]
  402f2c:	str	wzr, [sp, #76]
  402f30:	add	x21, sp, #0x80
  402f34:	b	402fd4 <ferror@plt+0x18c4>
  402f38:	add	w0, w3, #0x8
  402f3c:	str	w0, [sp, #72]
  402f40:	cmp	w0, #0x0
  402f44:	b.le	402f58 <ferror@plt+0x1848>
  402f48:	add	x0, x2, #0xf
  402f4c:	and	x0, x0, #0xfffffffffffffff8
  402f50:	str	x0, [sp, #48]
  402f54:	b	402fec <ferror@plt+0x18dc>
  402f58:	ldr	x1, [x21, w3, sxtw]
  402f5c:	cbz	x1, 402ff4 <ferror@plt+0x18e4>
  402f60:	cbz	w0, 402fa4 <ferror@plt+0x1894>
  402f64:	add	w3, w3, #0x10
  402f68:	str	w3, [sp, #72]
  402f6c:	cmp	w3, #0x0
  402f70:	b.le	402f84 <ferror@plt+0x1874>
  402f74:	add	x0, x2, #0xf
  402f78:	and	x0, x0, #0xfffffffffffffff8
  402f7c:	str	x0, [sp, #48]
  402f80:	b	402fb0 <ferror@plt+0x18a0>
  402f84:	add	x2, x21, w0, sxtw
  402f88:	b	402fb0 <ferror@plt+0x18a0>
  402f8c:	mov	w0, #0x1                   	// #1
  402f90:	ldp	x19, x20, [sp, #16]
  402f94:	ldp	x21, x22, [sp, #32]
  402f98:	ldp	x29, x30, [sp], #128
  402f9c:	ret
  402fa0:	ldr	x2, [sp, #48]
  402fa4:	add	x0, x2, #0xf
  402fa8:	and	x0, x0, #0xfffffffffffffff8
  402fac:	str	x0, [sp, #48]
  402fb0:	ldr	x19, [x2]
  402fb4:	cbz	x19, 402ff4 <ferror@plt+0x18e4>
  402fb8:	mov	x0, x20
  402fbc:	bl	401580 <strcmp@plt>
  402fc0:	cbz	w0, 402f8c <ferror@plt+0x187c>
  402fc4:	mov	x1, x19
  402fc8:	mov	x0, x20
  402fcc:	bl	401580 <strcmp@plt>
  402fd0:	cbz	w0, 402f90 <ferror@plt+0x1880>
  402fd4:	ldr	w3, [sp, #72]
  402fd8:	ldr	x2, [sp, #48]
  402fdc:	tbnz	w3, #31, 402f38 <ferror@plt+0x1828>
  402fe0:	add	x0, x2, #0xf
  402fe4:	and	x0, x0, #0xfffffffffffffff8
  402fe8:	str	x0, [sp, #48]
  402fec:	ldr	x1, [x2]
  402ff0:	cbnz	x1, 402fa0 <ferror@plt+0x1890>
  402ff4:	mov	x3, x20
  402ff8:	mov	x2, x22
  402ffc:	adrp	x1, 404000 <ferror@plt+0x28f0>
  403000:	add	x1, x1, #0xbb0
  403004:	adrp	x0, 416000 <ferror@plt+0x148f0>
  403008:	ldr	w0, [x0, #488]
  40300c:	bl	401670 <errx@plt>
  403010:	cbz	x1, 403048 <ferror@plt+0x1938>
  403014:	add	x3, x0, x1
  403018:	sxtb	w2, w2
  40301c:	ldrsb	w1, [x0]
  403020:	cbz	w1, 403040 <ferror@plt+0x1930>
  403024:	cmp	w2, w1
  403028:	b.eq	403044 <ferror@plt+0x1934>  // b.none
  40302c:	add	x0, x0, #0x1
  403030:	cmp	x3, x0
  403034:	b.ne	40301c <ferror@plt+0x190c>  // b.any
  403038:	mov	x0, #0x0                   	// #0
  40303c:	b	403044 <ferror@plt+0x1934>
  403040:	mov	x0, #0x0                   	// #0
  403044:	ret
  403048:	mov	x0, #0x0                   	// #0
  40304c:	b	403044 <ferror@plt+0x1934>
  403050:	stp	x29, x30, [sp, #-16]!
  403054:	mov	x29, sp
  403058:	mov	w2, #0xa                   	// #10
  40305c:	bl	402874 <ferror@plt+0x1164>
  403060:	ldp	x29, x30, [sp], #16
  403064:	ret
  403068:	stp	x29, x30, [sp, #-16]!
  40306c:	mov	x29, sp
  403070:	mov	w2, #0x10                  	// #16
  403074:	bl	402874 <ferror@plt+0x1164>
  403078:	ldp	x29, x30, [sp], #16
  40307c:	ret
  403080:	stp	x29, x30, [sp, #-16]!
  403084:	mov	x29, sp
  403088:	mov	w2, #0xa                   	// #10
  40308c:	bl	40281c <ferror@plt+0x110c>
  403090:	ldp	x29, x30, [sp], #16
  403094:	ret
  403098:	stp	x29, x30, [sp, #-16]!
  40309c:	mov	x29, sp
  4030a0:	mov	w2, #0x10                  	// #16
  4030a4:	bl	40281c <ferror@plt+0x110c>
  4030a8:	ldp	x29, x30, [sp], #16
  4030ac:	ret
  4030b0:	stp	x29, x30, [sp, #-64]!
  4030b4:	mov	x29, sp
  4030b8:	stp	x19, x20, [sp, #16]
  4030bc:	str	x21, [sp, #32]
  4030c0:	mov	x19, x0
  4030c4:	mov	x21, x1
  4030c8:	str	xzr, [sp, #56]
  4030cc:	bl	4016a0 <__errno_location@plt>
  4030d0:	str	wzr, [x0]
  4030d4:	cbz	x19, 4030e4 <ferror@plt+0x19d4>
  4030d8:	mov	x20, x0
  4030dc:	ldrsb	w0, [x19]
  4030e0:	cbnz	w0, 403100 <ferror@plt+0x19f0>
  4030e4:	mov	x3, x19
  4030e8:	mov	x2, x21
  4030ec:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4030f0:	add	x1, x1, #0xbb0
  4030f4:	adrp	x0, 416000 <ferror@plt+0x148f0>
  4030f8:	ldr	w0, [x0, #488]
  4030fc:	bl	401670 <errx@plt>
  403100:	mov	w3, #0x0                   	// #0
  403104:	mov	w2, #0xa                   	// #10
  403108:	add	x1, sp, #0x38
  40310c:	mov	x0, x19
  403110:	bl	401490 <__strtol_internal@plt>
  403114:	ldr	w1, [x20]
  403118:	cbnz	w1, 403144 <ferror@plt+0x1a34>
  40311c:	ldr	x1, [sp, #56]
  403120:	cmp	x1, x19
  403124:	b.eq	4030e4 <ferror@plt+0x19d4>  // b.none
  403128:	cbz	x1, 403134 <ferror@plt+0x1a24>
  40312c:	ldrsb	w1, [x1]
  403130:	cbnz	w1, 4030e4 <ferror@plt+0x19d4>
  403134:	ldp	x19, x20, [sp, #16]
  403138:	ldr	x21, [sp, #32]
  40313c:	ldp	x29, x30, [sp], #64
  403140:	ret
  403144:	cmp	w1, #0x22
  403148:	b.ne	4030e4 <ferror@plt+0x19d4>  // b.any
  40314c:	mov	x3, x19
  403150:	mov	x2, x21
  403154:	adrp	x1, 404000 <ferror@plt+0x28f0>
  403158:	add	x1, x1, #0xbb0
  40315c:	adrp	x0, 416000 <ferror@plt+0x148f0>
  403160:	ldr	w0, [x0, #488]
  403164:	bl	4016f0 <err@plt>
  403168:	stp	x29, x30, [sp, #-32]!
  40316c:	mov	x29, sp
  403170:	stp	x19, x20, [sp, #16]
  403174:	mov	x20, x0
  403178:	mov	x19, x1
  40317c:	bl	4030b0 <ferror@plt+0x19a0>
  403180:	mov	x2, #0x80000000            	// #2147483648
  403184:	add	x2, x0, x2
  403188:	mov	x1, #0xffffffff            	// #4294967295
  40318c:	cmp	x2, x1
  403190:	b.hi	4031a0 <ferror@plt+0x1a90>  // b.pmore
  403194:	ldp	x19, x20, [sp, #16]
  403198:	ldp	x29, x30, [sp], #32
  40319c:	ret
  4031a0:	bl	4016a0 <__errno_location@plt>
  4031a4:	mov	w1, #0x22                  	// #34
  4031a8:	str	w1, [x0]
  4031ac:	mov	x3, x20
  4031b0:	mov	x2, x19
  4031b4:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4031b8:	add	x1, x1, #0xbb0
  4031bc:	adrp	x0, 416000 <ferror@plt+0x148f0>
  4031c0:	ldr	w0, [x0, #488]
  4031c4:	bl	4016f0 <err@plt>
  4031c8:	stp	x29, x30, [sp, #-32]!
  4031cc:	mov	x29, sp
  4031d0:	stp	x19, x20, [sp, #16]
  4031d4:	mov	x20, x0
  4031d8:	mov	x19, x1
  4031dc:	bl	403168 <ferror@plt+0x1a58>
  4031e0:	add	w2, w0, #0x8, lsl #12
  4031e4:	mov	w1, #0xffff                	// #65535
  4031e8:	cmp	w2, w1
  4031ec:	b.hi	4031fc <ferror@plt+0x1aec>  // b.pmore
  4031f0:	ldp	x19, x20, [sp, #16]
  4031f4:	ldp	x29, x30, [sp], #32
  4031f8:	ret
  4031fc:	bl	4016a0 <__errno_location@plt>
  403200:	mov	w1, #0x22                  	// #34
  403204:	str	w1, [x0]
  403208:	mov	x3, x20
  40320c:	mov	x2, x19
  403210:	adrp	x1, 404000 <ferror@plt+0x28f0>
  403214:	add	x1, x1, #0xbb0
  403218:	adrp	x0, 416000 <ferror@plt+0x148f0>
  40321c:	ldr	w0, [x0, #488]
  403220:	bl	4016f0 <err@plt>
  403224:	stp	x29, x30, [sp, #-16]!
  403228:	mov	x29, sp
  40322c:	mov	w2, #0xa                   	// #10
  403230:	bl	402760 <ferror@plt+0x1050>
  403234:	ldp	x29, x30, [sp], #16
  403238:	ret
  40323c:	stp	x29, x30, [sp, #-16]!
  403240:	mov	x29, sp
  403244:	mov	w2, #0x10                  	// #16
  403248:	bl	402760 <ferror@plt+0x1050>
  40324c:	ldp	x29, x30, [sp], #16
  403250:	ret
  403254:	stp	x29, x30, [sp, #-64]!
  403258:	mov	x29, sp
  40325c:	stp	x19, x20, [sp, #16]
  403260:	str	x21, [sp, #32]
  403264:	mov	x19, x0
  403268:	mov	x21, x1
  40326c:	str	xzr, [sp, #56]
  403270:	bl	4016a0 <__errno_location@plt>
  403274:	str	wzr, [x0]
  403278:	cbz	x19, 403288 <ferror@plt+0x1b78>
  40327c:	mov	x20, x0
  403280:	ldrsb	w0, [x19]
  403284:	cbnz	w0, 4032a4 <ferror@plt+0x1b94>
  403288:	mov	x3, x19
  40328c:	mov	x2, x21
  403290:	adrp	x1, 404000 <ferror@plt+0x28f0>
  403294:	add	x1, x1, #0xbb0
  403298:	adrp	x0, 416000 <ferror@plt+0x148f0>
  40329c:	ldr	w0, [x0, #488]
  4032a0:	bl	401670 <errx@plt>
  4032a4:	add	x1, sp, #0x38
  4032a8:	mov	x0, x19
  4032ac:	bl	4013f0 <strtod@plt>
  4032b0:	ldr	w0, [x20]
  4032b4:	cbnz	w0, 4032e0 <ferror@plt+0x1bd0>
  4032b8:	ldr	x0, [sp, #56]
  4032bc:	cmp	x0, x19
  4032c0:	b.eq	403288 <ferror@plt+0x1b78>  // b.none
  4032c4:	cbz	x0, 4032d0 <ferror@plt+0x1bc0>
  4032c8:	ldrsb	w0, [x0]
  4032cc:	cbnz	w0, 403288 <ferror@plt+0x1b78>
  4032d0:	ldp	x19, x20, [sp, #16]
  4032d4:	ldr	x21, [sp, #32]
  4032d8:	ldp	x29, x30, [sp], #64
  4032dc:	ret
  4032e0:	cmp	w0, #0x22
  4032e4:	b.ne	403288 <ferror@plt+0x1b78>  // b.any
  4032e8:	mov	x3, x19
  4032ec:	mov	x2, x21
  4032f0:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4032f4:	add	x1, x1, #0xbb0
  4032f8:	adrp	x0, 416000 <ferror@plt+0x148f0>
  4032fc:	ldr	w0, [x0, #488]
  403300:	bl	4016f0 <err@plt>
  403304:	stp	x29, x30, [sp, #-64]!
  403308:	mov	x29, sp
  40330c:	stp	x19, x20, [sp, #16]
  403310:	str	x21, [sp, #32]
  403314:	mov	x19, x0
  403318:	mov	x21, x1
  40331c:	str	xzr, [sp, #56]
  403320:	bl	4016a0 <__errno_location@plt>
  403324:	str	wzr, [x0]
  403328:	cbz	x19, 403338 <ferror@plt+0x1c28>
  40332c:	mov	x20, x0
  403330:	ldrsb	w0, [x19]
  403334:	cbnz	w0, 403354 <ferror@plt+0x1c44>
  403338:	mov	x3, x19
  40333c:	mov	x2, x21
  403340:	adrp	x1, 404000 <ferror@plt+0x28f0>
  403344:	add	x1, x1, #0xbb0
  403348:	adrp	x0, 416000 <ferror@plt+0x148f0>
  40334c:	ldr	w0, [x0, #488]
  403350:	bl	401670 <errx@plt>
  403354:	mov	w2, #0xa                   	// #10
  403358:	add	x1, sp, #0x38
  40335c:	mov	x0, x19
  403360:	bl	4015c0 <strtol@plt>
  403364:	ldr	w1, [x20]
  403368:	cbnz	w1, 403394 <ferror@plt+0x1c84>
  40336c:	ldr	x1, [sp, #56]
  403370:	cmp	x1, x19
  403374:	b.eq	403338 <ferror@plt+0x1c28>  // b.none
  403378:	cbz	x1, 403384 <ferror@plt+0x1c74>
  40337c:	ldrsb	w1, [x1]
  403380:	cbnz	w1, 403338 <ferror@plt+0x1c28>
  403384:	ldp	x19, x20, [sp, #16]
  403388:	ldr	x21, [sp, #32]
  40338c:	ldp	x29, x30, [sp], #64
  403390:	ret
  403394:	cmp	w1, #0x22
  403398:	b.ne	403338 <ferror@plt+0x1c28>  // b.any
  40339c:	mov	x3, x19
  4033a0:	mov	x2, x21
  4033a4:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4033a8:	add	x1, x1, #0xbb0
  4033ac:	adrp	x0, 416000 <ferror@plt+0x148f0>
  4033b0:	ldr	w0, [x0, #488]
  4033b4:	bl	4016f0 <err@plt>
  4033b8:	stp	x29, x30, [sp, #-64]!
  4033bc:	mov	x29, sp
  4033c0:	stp	x19, x20, [sp, #16]
  4033c4:	str	x21, [sp, #32]
  4033c8:	mov	x19, x0
  4033cc:	mov	x21, x1
  4033d0:	str	xzr, [sp, #56]
  4033d4:	bl	4016a0 <__errno_location@plt>
  4033d8:	str	wzr, [x0]
  4033dc:	cbz	x19, 4033ec <ferror@plt+0x1cdc>
  4033e0:	mov	x20, x0
  4033e4:	ldrsb	w0, [x19]
  4033e8:	cbnz	w0, 403408 <ferror@plt+0x1cf8>
  4033ec:	mov	x3, x19
  4033f0:	mov	x2, x21
  4033f4:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4033f8:	add	x1, x1, #0xbb0
  4033fc:	adrp	x0, 416000 <ferror@plt+0x148f0>
  403400:	ldr	w0, [x0, #488]
  403404:	bl	401670 <errx@plt>
  403408:	mov	w2, #0xa                   	// #10
  40340c:	add	x1, sp, #0x38
  403410:	mov	x0, x19
  403414:	bl	401390 <strtoul@plt>
  403418:	ldr	w1, [x20]
  40341c:	cbnz	w1, 403448 <ferror@plt+0x1d38>
  403420:	ldr	x1, [sp, #56]
  403424:	cmp	x1, x19
  403428:	b.eq	4033ec <ferror@plt+0x1cdc>  // b.none
  40342c:	cbz	x1, 403438 <ferror@plt+0x1d28>
  403430:	ldrsb	w1, [x1]
  403434:	cbnz	w1, 4033ec <ferror@plt+0x1cdc>
  403438:	ldp	x19, x20, [sp, #16]
  40343c:	ldr	x21, [sp, #32]
  403440:	ldp	x29, x30, [sp], #64
  403444:	ret
  403448:	cmp	w1, #0x22
  40344c:	b.ne	4033ec <ferror@plt+0x1cdc>  // b.any
  403450:	mov	x3, x19
  403454:	mov	x2, x21
  403458:	adrp	x1, 404000 <ferror@plt+0x28f0>
  40345c:	add	x1, x1, #0xbb0
  403460:	adrp	x0, 416000 <ferror@plt+0x148f0>
  403464:	ldr	w0, [x0, #488]
  403468:	bl	4016f0 <err@plt>
  40346c:	stp	x29, x30, [sp, #-48]!
  403470:	mov	x29, sp
  403474:	stp	x19, x20, [sp, #16]
  403478:	mov	x20, x0
  40347c:	mov	x19, x1
  403480:	add	x1, sp, #0x28
  403484:	bl	402dc8 <ferror@plt+0x16b8>
  403488:	cbz	w0, 4034b4 <ferror@plt+0x1da4>
  40348c:	bl	4016a0 <__errno_location@plt>
  403490:	ldr	w0, [x0]
  403494:	cbz	w0, 4034c4 <ferror@plt+0x1db4>
  403498:	mov	x3, x20
  40349c:	mov	x2, x19
  4034a0:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4034a4:	add	x1, x1, #0xbb0
  4034a8:	adrp	x0, 416000 <ferror@plt+0x148f0>
  4034ac:	ldr	w0, [x0, #488]
  4034b0:	bl	4016f0 <err@plt>
  4034b4:	ldr	x0, [sp, #40]
  4034b8:	ldp	x19, x20, [sp, #16]
  4034bc:	ldp	x29, x30, [sp], #48
  4034c0:	ret
  4034c4:	mov	x3, x20
  4034c8:	mov	x2, x19
  4034cc:	adrp	x1, 404000 <ferror@plt+0x28f0>
  4034d0:	add	x1, x1, #0xbb0
  4034d4:	adrp	x0, 416000 <ferror@plt+0x148f0>
  4034d8:	ldr	w0, [x0, #488]
  4034dc:	bl	401670 <errx@plt>
  4034e0:	stp	x29, x30, [sp, #-32]!
  4034e4:	mov	x29, sp
  4034e8:	str	x19, [sp, #16]
  4034ec:	mov	x19, x1
  4034f0:	mov	x1, x2
  4034f4:	bl	403254 <ferror@plt+0x1b44>
  4034f8:	fcvtzs	d1, d0
  4034fc:	str	d1, [x19]
  403500:	scvtf	d1, d1
  403504:	fsub	d0, d0, d1
  403508:	mov	x0, #0x848000000000        	// #145685290680320
  40350c:	movk	x0, #0x412e, lsl #48
  403510:	fmov	d1, x0
  403514:	fmul	d0, d0, d1
  403518:	fcvtzs	d0, d0
  40351c:	str	d0, [x19, #8]
  403520:	ldr	x19, [sp, #16]
  403524:	ldp	x29, x30, [sp], #32
  403528:	ret
  40352c:	mov	w2, w0
  403530:	mov	x0, x1
  403534:	and	w1, w2, #0xf000
  403538:	cmp	w1, #0x4, lsl #12
  40353c:	b.eq	403584 <ferror@plt+0x1e74>  // b.none
  403540:	cmp	w1, #0xa, lsl #12
  403544:	b.eq	4036b0 <ferror@plt+0x1fa0>  // b.none
  403548:	cmp	w1, #0x2, lsl #12
  40354c:	b.eq	4036c0 <ferror@plt+0x1fb0>  // b.none
  403550:	cmp	w1, #0x6, lsl #12
  403554:	b.eq	4036d0 <ferror@plt+0x1fc0>  // b.none
  403558:	cmp	w1, #0xc, lsl #12
  40355c:	b.eq	4036e0 <ferror@plt+0x1fd0>  // b.none
  403560:	cmp	w1, #0x1, lsl #12
  403564:	b.eq	4036f0 <ferror@plt+0x1fe0>  // b.none
  403568:	mov	w3, #0x0                   	// #0
  40356c:	cmp	w1, #0x8, lsl #12
  403570:	b.ne	403590 <ferror@plt+0x1e80>  // b.any
  403574:	mov	w1, #0x2d                  	// #45
  403578:	strb	w1, [x0]
  40357c:	mov	w3, #0x1                   	// #1
  403580:	b	403590 <ferror@plt+0x1e80>
  403584:	mov	w1, #0x64                  	// #100
  403588:	strb	w1, [x0]
  40358c:	mov	w3, #0x1                   	// #1
  403590:	tst	x2, #0x100
  403594:	mov	w1, #0x72                  	// #114
  403598:	mov	w4, #0x2d                  	// #45
  40359c:	csel	w1, w1, w4, ne  // ne = any
  4035a0:	add	w4, w3, #0x1
  4035a4:	and	x5, x3, #0xffff
  4035a8:	strb	w1, [x0, x5]
  4035ac:	tst	x2, #0x80
  4035b0:	mov	w5, #0x77                  	// #119
  4035b4:	mov	w1, #0x2d                  	// #45
  4035b8:	csel	w5, w5, w1, ne  // ne = any
  4035bc:	add	w1, w3, #0x2
  4035c0:	and	w1, w1, #0xffff
  4035c4:	and	x4, x4, #0x3
  4035c8:	strb	w5, [x0, x4]
  4035cc:	tbz	w2, #11, 403700 <ferror@plt+0x1ff0>
  4035d0:	tst	x2, #0x40
  4035d4:	mov	w5, #0x73                  	// #115
  4035d8:	mov	w4, #0x53                  	// #83
  4035dc:	csel	w5, w5, w4, ne  // ne = any
  4035e0:	add	w4, w3, #0x3
  4035e4:	and	x1, x1, #0xffff
  4035e8:	strb	w5, [x0, x1]
  4035ec:	tst	x2, #0x20
  4035f0:	mov	w5, #0x72                  	// #114
  4035f4:	mov	w1, #0x2d                  	// #45
  4035f8:	csel	w5, w5, w1, ne  // ne = any
  4035fc:	add	w1, w3, #0x4
  403600:	and	x4, x4, #0x7
  403604:	strb	w5, [x0, x4]
  403608:	tst	x2, #0x10
  40360c:	mov	w5, #0x77                  	// #119
  403610:	mov	w4, #0x2d                  	// #45
  403614:	csel	w5, w5, w4, ne  // ne = any
  403618:	add	w4, w3, #0x5
  40361c:	and	w4, w4, #0xffff
  403620:	and	x1, x1, #0xf
  403624:	strb	w5, [x0, x1]
  403628:	tbz	w2, #10, 403714 <ferror@plt+0x2004>
  40362c:	tst	x2, #0x8
  403630:	mov	w5, #0x73                  	// #115
  403634:	mov	w1, #0x53                  	// #83
  403638:	csel	w5, w5, w1, ne  // ne = any
  40363c:	add	w1, w3, #0x6
  403640:	and	x4, x4, #0xffff
  403644:	strb	w5, [x0, x4]
  403648:	tst	x2, #0x4
  40364c:	mov	w5, #0x72                  	// #114
  403650:	mov	w4, #0x2d                  	// #45
  403654:	csel	w5, w5, w4, ne  // ne = any
  403658:	add	w4, w3, #0x7
  40365c:	and	x1, x1, #0xf
  403660:	strb	w5, [x0, x1]
  403664:	tst	x2, #0x2
  403668:	mov	w5, #0x77                  	// #119
  40366c:	mov	w1, #0x2d                  	// #45
  403670:	csel	w5, w5, w1, ne  // ne = any
  403674:	add	w1, w3, #0x8
  403678:	and	w1, w1, #0xffff
  40367c:	and	x4, x4, #0xf
  403680:	strb	w5, [x0, x4]
  403684:	tbz	w2, #9, 403728 <ferror@plt+0x2018>
  403688:	tst	x2, #0x1
  40368c:	mov	w2, #0x74                  	// #116
  403690:	mov	w4, #0x54                  	// #84
  403694:	csel	w2, w2, w4, ne  // ne = any
  403698:	and	x1, x1, #0xffff
  40369c:	strb	w2, [x0, x1]
  4036a0:	add	w3, w3, #0x9
  4036a4:	and	x3, x3, #0xffff
  4036a8:	strb	wzr, [x0, x3]
  4036ac:	ret
  4036b0:	mov	w1, #0x6c                  	// #108
  4036b4:	strb	w1, [x0]
  4036b8:	mov	w3, #0x1                   	// #1
  4036bc:	b	403590 <ferror@plt+0x1e80>
  4036c0:	mov	w1, #0x63                  	// #99
  4036c4:	strb	w1, [x0]
  4036c8:	mov	w3, #0x1                   	// #1
  4036cc:	b	403590 <ferror@plt+0x1e80>
  4036d0:	mov	w1, #0x62                  	// #98
  4036d4:	strb	w1, [x0]
  4036d8:	mov	w3, #0x1                   	// #1
  4036dc:	b	403590 <ferror@plt+0x1e80>
  4036e0:	mov	w1, #0x73                  	// #115
  4036e4:	strb	w1, [x0]
  4036e8:	mov	w3, #0x1                   	// #1
  4036ec:	b	403590 <ferror@plt+0x1e80>
  4036f0:	mov	w1, #0x70                  	// #112
  4036f4:	strb	w1, [x0]
  4036f8:	mov	w3, #0x1                   	// #1
  4036fc:	b	403590 <ferror@plt+0x1e80>
  403700:	tst	x2, #0x40
  403704:	mov	w5, #0x78                  	// #120
  403708:	mov	w4, #0x2d                  	// #45
  40370c:	csel	w5, w5, w4, ne  // ne = any
  403710:	b	4035e0 <ferror@plt+0x1ed0>
  403714:	tst	x2, #0x8
  403718:	mov	w5, #0x78                  	// #120
  40371c:	mov	w1, #0x2d                  	// #45
  403720:	csel	w5, w5, w1, ne  // ne = any
  403724:	b	40363c <ferror@plt+0x1f2c>
  403728:	tst	x2, #0x1
  40372c:	mov	w2, #0x78                  	// #120
  403730:	mov	w4, #0x2d                  	// #45
  403734:	csel	w2, w2, w4, ne  // ne = any
  403738:	b	403698 <ferror@plt+0x1f88>
  40373c:	stp	x29, x30, [sp, #-80]!
  403740:	mov	x29, sp
  403744:	stp	x19, x20, [sp, #16]
  403748:	add	x5, sp, #0x28
  40374c:	tbz	w0, #1, 40375c <ferror@plt+0x204c>
  403750:	mov	w2, #0x20                  	// #32
  403754:	strb	w2, [sp, #40]
  403758:	add	x5, sp, #0x29
  40375c:	cmp	x1, #0x3ff
  403760:	b.ls	4038f0 <ferror@plt+0x21e0>  // b.plast
  403764:	mov	x2, #0xfffff               	// #1048575
  403768:	cmp	x1, x2
  40376c:	b.ls	403808 <ferror@plt+0x20f8>  // b.plast
  403770:	mov	x2, #0x3fffffff            	// #1073741823
  403774:	cmp	x1, x2
  403778:	b.ls	403810 <ferror@plt+0x2100>  // b.plast
  40377c:	mov	x2, #0xffffffffff          	// #1099511627775
  403780:	cmp	x1, x2
  403784:	b.ls	403818 <ferror@plt+0x2108>  // b.plast
  403788:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  40378c:	cmp	x1, x2
  403790:	b.ls	403820 <ferror@plt+0x2110>  // b.plast
  403794:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  403798:	cmp	x1, x2
  40379c:	mov	w19, #0x3c                  	// #60
  4037a0:	mov	w2, #0x46                  	// #70
  4037a4:	csel	w19, w19, w2, ls  // ls = plast
  4037a8:	sub	w4, w19, #0xa
  4037ac:	mov	w3, #0x6667                	// #26215
  4037b0:	movk	w3, #0x6666, lsl #16
  4037b4:	smull	x3, w4, w3
  4037b8:	asr	x3, x3, #34
  4037bc:	sub	w3, w3, w4, asr #31
  4037c0:	adrp	x2, 404000 <ferror@plt+0x28f0>
  4037c4:	add	x2, x2, #0xbe8
  4037c8:	ldrsb	w3, [x2, w3, sxtw]
  4037cc:	lsr	x20, x1, x4
  4037d0:	mov	x2, #0xffffffffffffffff    	// #-1
  4037d4:	lsl	x2, x2, x4
  4037d8:	bic	x1, x1, x2
  4037dc:	strb	w3, [x5]
  4037e0:	and	w2, w0, #0x1
  4037e4:	cmp	w3, #0x42
  4037e8:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4037ec:	b.eq	403904 <ferror@plt+0x21f4>  // b.none
  4037f0:	mov	w2, #0x69                  	// #105
  4037f4:	strb	w2, [x5, #1]
  4037f8:	add	x2, x5, #0x3
  4037fc:	mov	w3, #0x42                  	// #66
  403800:	strb	w3, [x5, #2]
  403804:	b	403908 <ferror@plt+0x21f8>
  403808:	mov	w19, #0x14                  	// #20
  40380c:	b	4037a8 <ferror@plt+0x2098>
  403810:	mov	w19, #0x1e                  	// #30
  403814:	b	4037a8 <ferror@plt+0x2098>
  403818:	mov	w19, #0x28                  	// #40
  40381c:	b	4037a8 <ferror@plt+0x2098>
  403820:	mov	w19, #0x32                  	// #50
  403824:	b	4037a8 <ferror@plt+0x2098>
  403828:	sub	w19, w19, #0x14
  40382c:	lsr	x19, x1, x19
  403830:	add	x19, x19, #0x32
  403834:	lsr	x19, x19, #2
  403838:	mov	x0, #0xf5c3                	// #62915
  40383c:	movk	x0, #0x5c28, lsl #16
  403840:	movk	x0, #0xc28f, lsl #32
  403844:	movk	x0, #0x28f5, lsl #48
  403848:	umulh	x19, x19, x0
  40384c:	lsr	x19, x19, #2
  403850:	cmp	x19, #0xa
  403854:	b.eq	4038a4 <ferror@plt+0x2194>  // b.none
  403858:	cbz	x19, 4038a8 <ferror@plt+0x2198>
  40385c:	bl	401450 <localeconv@plt>
  403860:	cbz	x0, 4038d8 <ferror@plt+0x21c8>
  403864:	ldr	x4, [x0]
  403868:	cbz	x4, 4038e4 <ferror@plt+0x21d4>
  40386c:	ldrsb	w1, [x4]
  403870:	adrp	x0, 404000 <ferror@plt+0x28f0>
  403874:	add	x0, x0, #0xbe0
  403878:	cmp	w1, #0x0
  40387c:	csel	x4, x0, x4, eq  // eq = none
  403880:	add	x6, sp, #0x28
  403884:	mov	x5, x19
  403888:	mov	w3, w20
  40388c:	adrp	x2, 404000 <ferror@plt+0x28f0>
  403890:	add	x2, x2, #0xbf0
  403894:	mov	x1, #0x20                  	// #32
  403898:	add	x0, sp, #0x30
  40389c:	bl	401440 <snprintf@plt>
  4038a0:	b	4038c4 <ferror@plt+0x21b4>
  4038a4:	add	w20, w20, #0x1
  4038a8:	add	x4, sp, #0x28
  4038ac:	mov	w3, w20
  4038b0:	adrp	x2, 404000 <ferror@plt+0x28f0>
  4038b4:	add	x2, x2, #0xc00
  4038b8:	mov	x1, #0x20                  	// #32
  4038bc:	add	x0, sp, #0x30
  4038c0:	bl	401440 <snprintf@plt>
  4038c4:	add	x0, sp, #0x30
  4038c8:	bl	401500 <strdup@plt>
  4038cc:	ldp	x19, x20, [sp, #16]
  4038d0:	ldp	x29, x30, [sp], #80
  4038d4:	ret
  4038d8:	adrp	x4, 404000 <ferror@plt+0x28f0>
  4038dc:	add	x4, x4, #0xbe0
  4038e0:	b	403880 <ferror@plt+0x2170>
  4038e4:	adrp	x4, 404000 <ferror@plt+0x28f0>
  4038e8:	add	x4, x4, #0xbe0
  4038ec:	b	403880 <ferror@plt+0x2170>
  4038f0:	mov	w20, w1
  4038f4:	mov	w1, #0x42                  	// #66
  4038f8:	strb	w1, [x5]
  4038fc:	mov	w19, #0xa                   	// #10
  403900:	mov	x1, #0x0                   	// #0
  403904:	add	x2, x5, #0x1
  403908:	strb	wzr, [x2]
  40390c:	cbz	x1, 4038a8 <ferror@plt+0x2198>
  403910:	tbz	w0, #2, 403828 <ferror@plt+0x2118>
  403914:	sub	w19, w19, #0x14
  403918:	lsr	x19, x1, x19
  40391c:	add	x19, x19, #0x5
  403920:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403924:	movk	x0, #0xcccd
  403928:	umulh	x19, x19, x0
  40392c:	lsr	x19, x19, #3
  403930:	umulh	x0, x19, x0
  403934:	lsr	x0, x0, #3
  403938:	add	x0, x0, x0, lsl #2
  40393c:	cmp	x19, x0, lsl #1
  403940:	b.ne	403858 <ferror@plt+0x2148>  // b.any
  403944:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403948:	movk	x0, #0xcccd
  40394c:	umulh	x19, x19, x0
  403950:	lsr	x19, x19, #3
  403954:	b	403858 <ferror@plt+0x2148>
  403958:	cbz	x0, 403a38 <ferror@plt+0x2328>
  40395c:	stp	x29, x30, [sp, #-64]!
  403960:	mov	x29, sp
  403964:	stp	x19, x20, [sp, #16]
  403968:	stp	x21, x22, [sp, #32]
  40396c:	stp	x23, x24, [sp, #48]
  403970:	mov	x19, x0
  403974:	mov	x24, x1
  403978:	mov	x22, x2
  40397c:	mov	x23, x3
  403980:	ldrsb	w4, [x0]
  403984:	cbz	w4, 403a40 <ferror@plt+0x2330>
  403988:	cmp	x1, #0x0
  40398c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403990:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403994:	b.eq	403a48 <ferror@plt+0x2338>  // b.none
  403998:	mov	x21, #0x0                   	// #0
  40399c:	mov	x0, #0x0                   	// #0
  4039a0:	b	4039f8 <ferror@plt+0x22e8>
  4039a4:	ldrsb	w1, [x19, #1]
  4039a8:	mov	x20, x19
  4039ac:	cbnz	w1, 4039b4 <ferror@plt+0x22a4>
  4039b0:	add	x20, x19, #0x1
  4039b4:	cmp	x0, #0x0
  4039b8:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4039bc:	b.eq	4039f0 <ferror@plt+0x22e0>  // b.none
  4039c0:	cmp	x0, x20
  4039c4:	b.cs	403a58 <ferror@plt+0x2348>  // b.hs, b.nlast
  4039c8:	sub	x1, x20, x0
  4039cc:	blr	x23
  4039d0:	cmn	w0, #0x1
  4039d4:	b.eq	403a24 <ferror@plt+0x2314>  // b.none
  4039d8:	add	x1, x21, #0x1
  4039dc:	str	w0, [x24, x21, lsl #2]
  4039e0:	ldrsb	w0, [x20]
  4039e4:	cbz	w0, 403a1c <ferror@plt+0x230c>
  4039e8:	mov	x21, x1
  4039ec:	mov	x0, #0x0                   	// #0
  4039f0:	ldrsb	w4, [x19, #1]!
  4039f4:	cbz	w4, 403a20 <ferror@plt+0x2310>
  4039f8:	cmp	x22, x21
  4039fc:	b.ls	403a50 <ferror@plt+0x2340>  // b.plast
  403a00:	cmp	x0, #0x0
  403a04:	csel	x0, x0, x19, ne  // ne = any
  403a08:	cmp	w4, #0x2c
  403a0c:	b.eq	4039a4 <ferror@plt+0x2294>  // b.none
  403a10:	ldrsb	w1, [x19, #1]
  403a14:	cbz	w1, 4039b0 <ferror@plt+0x22a0>
  403a18:	b	4039f0 <ferror@plt+0x22e0>
  403a1c:	mov	x21, x1
  403a20:	mov	w0, w21
  403a24:	ldp	x19, x20, [sp, #16]
  403a28:	ldp	x21, x22, [sp, #32]
  403a2c:	ldp	x23, x24, [sp, #48]
  403a30:	ldp	x29, x30, [sp], #64
  403a34:	ret
  403a38:	mov	w0, #0xffffffff            	// #-1
  403a3c:	ret
  403a40:	mov	w0, #0xffffffff            	// #-1
  403a44:	b	403a24 <ferror@plt+0x2314>
  403a48:	mov	w0, #0xffffffff            	// #-1
  403a4c:	b	403a24 <ferror@plt+0x2314>
  403a50:	mov	w0, #0xfffffffe            	// #-2
  403a54:	b	403a24 <ferror@plt+0x2314>
  403a58:	mov	w0, #0xffffffff            	// #-1
  403a5c:	b	403a24 <ferror@plt+0x2314>
  403a60:	cbz	x0, 403ad8 <ferror@plt+0x23c8>
  403a64:	stp	x29, x30, [sp, #-32]!
  403a68:	mov	x29, sp
  403a6c:	str	x19, [sp, #16]
  403a70:	mov	x19, x3
  403a74:	mov	x3, x4
  403a78:	ldrsb	w4, [x0]
  403a7c:	cmp	x19, #0x0
  403a80:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403a84:	b.eq	403ae0 <ferror@plt+0x23d0>  // b.none
  403a88:	ldr	x5, [x19]
  403a8c:	cmp	x5, x2
  403a90:	b.hi	403ae8 <ferror@plt+0x23d8>  // b.pmore
  403a94:	cmp	w4, #0x2b
  403a98:	b.eq	403ad0 <ferror@plt+0x23c0>  // b.none
  403a9c:	str	xzr, [x19]
  403aa0:	ldr	x4, [x19]
  403aa4:	sub	x2, x2, x4
  403aa8:	add	x1, x1, x4, lsl #2
  403aac:	bl	403958 <ferror@plt+0x2248>
  403ab0:	cmp	w0, #0x0
  403ab4:	b.le	403ac4 <ferror@plt+0x23b4>
  403ab8:	ldr	x1, [x19]
  403abc:	add	x1, x1, w0, sxtw
  403ac0:	str	x1, [x19]
  403ac4:	ldr	x19, [sp, #16]
  403ac8:	ldp	x29, x30, [sp], #32
  403acc:	ret
  403ad0:	add	x0, x0, #0x1
  403ad4:	b	403aa0 <ferror@plt+0x2390>
  403ad8:	mov	w0, #0xffffffff            	// #-1
  403adc:	ret
  403ae0:	mov	w0, #0xffffffff            	// #-1
  403ae4:	b	403ac4 <ferror@plt+0x23b4>
  403ae8:	mov	w0, #0xffffffff            	// #-1
  403aec:	b	403ac4 <ferror@plt+0x23b4>
  403af0:	cmp	x2, #0x0
  403af4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403af8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403afc:	b.eq	403bd8 <ferror@plt+0x24c8>  // b.none
  403b00:	stp	x29, x30, [sp, #-64]!
  403b04:	mov	x29, sp
  403b08:	stp	x19, x20, [sp, #16]
  403b0c:	stp	x21, x22, [sp, #32]
  403b10:	str	x23, [sp, #48]
  403b14:	mov	x19, x0
  403b18:	mov	x21, x1
  403b1c:	mov	x22, x2
  403b20:	mov	x0, #0x0                   	// #0
  403b24:	mov	w23, #0x1                   	// #1
  403b28:	b	403b9c <ferror@plt+0x248c>
  403b2c:	ldrsb	w1, [x19, #1]
  403b30:	mov	x20, x19
  403b34:	cbnz	w1, 403b3c <ferror@plt+0x242c>
  403b38:	add	x20, x19, #0x1
  403b3c:	cmp	x0, #0x0
  403b40:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403b44:	b.eq	403b98 <ferror@plt+0x2488>  // b.none
  403b48:	cmp	x0, x20
  403b4c:	b.cs	403be0 <ferror@plt+0x24d0>  // b.hs, b.nlast
  403b50:	sub	x1, x20, x0
  403b54:	blr	x22
  403b58:	tbnz	w0, #31, 403bc4 <ferror@plt+0x24b4>
  403b5c:	add	w1, w0, #0x7
  403b60:	cmp	w0, #0x0
  403b64:	csel	w1, w1, w0, lt  // lt = tstop
  403b68:	asr	w1, w1, #3
  403b6c:	negs	w3, w0
  403b70:	and	w0, w0, #0x7
  403b74:	and	w3, w3, #0x7
  403b78:	csneg	w0, w0, w3, mi  // mi = first
  403b7c:	lsl	w3, w23, w0
  403b80:	ldrb	w0, [x21, w1, sxtw]
  403b84:	orr	w3, w3, w0
  403b88:	strb	w3, [x21, w1, sxtw]
  403b8c:	ldrsb	w0, [x20]
  403b90:	cbz	w0, 403be8 <ferror@plt+0x24d8>
  403b94:	mov	x0, #0x0                   	// #0
  403b98:	add	x19, x19, #0x1
  403b9c:	ldrsb	w1, [x19]
  403ba0:	cbz	w1, 403bc0 <ferror@plt+0x24b0>
  403ba4:	cmp	x0, #0x0
  403ba8:	csel	x0, x0, x19, ne  // ne = any
  403bac:	cmp	w1, #0x2c
  403bb0:	b.eq	403b2c <ferror@plt+0x241c>  // b.none
  403bb4:	ldrsb	w1, [x19, #1]
  403bb8:	cbz	w1, 403b38 <ferror@plt+0x2428>
  403bbc:	b	403b98 <ferror@plt+0x2488>
  403bc0:	mov	w0, #0x0                   	// #0
  403bc4:	ldp	x19, x20, [sp, #16]
  403bc8:	ldp	x21, x22, [sp, #32]
  403bcc:	ldr	x23, [sp, #48]
  403bd0:	ldp	x29, x30, [sp], #64
  403bd4:	ret
  403bd8:	mov	w0, #0xffffffea            	// #-22
  403bdc:	ret
  403be0:	mov	w0, #0xffffffff            	// #-1
  403be4:	b	403bc4 <ferror@plt+0x24b4>
  403be8:	mov	w0, #0x0                   	// #0
  403bec:	b	403bc4 <ferror@plt+0x24b4>
  403bf0:	cmp	x2, #0x0
  403bf4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403bf8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403bfc:	b.eq	403ca8 <ferror@plt+0x2598>  // b.none
  403c00:	stp	x29, x30, [sp, #-48]!
  403c04:	mov	x29, sp
  403c08:	stp	x19, x20, [sp, #16]
  403c0c:	stp	x21, x22, [sp, #32]
  403c10:	mov	x19, x0
  403c14:	mov	x21, x1
  403c18:	mov	x22, x2
  403c1c:	mov	x0, #0x0                   	// #0
  403c20:	b	403c70 <ferror@plt+0x2560>
  403c24:	ldrsb	w1, [x19, #1]
  403c28:	mov	x20, x19
  403c2c:	cbnz	w1, 403c34 <ferror@plt+0x2524>
  403c30:	add	x20, x19, #0x1
  403c34:	cmp	x0, #0x0
  403c38:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403c3c:	b.eq	403c6c <ferror@plt+0x255c>  // b.none
  403c40:	cmp	x0, x20
  403c44:	b.cs	403cb0 <ferror@plt+0x25a0>  // b.hs, b.nlast
  403c48:	sub	x1, x20, x0
  403c4c:	blr	x22
  403c50:	tbnz	x0, #63, 403c98 <ferror@plt+0x2588>
  403c54:	ldr	x3, [x21]
  403c58:	orr	x0, x3, x0
  403c5c:	str	x0, [x21]
  403c60:	ldrsb	w0, [x20]
  403c64:	cbz	w0, 403cb8 <ferror@plt+0x25a8>
  403c68:	mov	x0, #0x0                   	// #0
  403c6c:	add	x19, x19, #0x1
  403c70:	ldrsb	w3, [x19]
  403c74:	cbz	w3, 403c94 <ferror@plt+0x2584>
  403c78:	cmp	x0, #0x0
  403c7c:	csel	x0, x0, x19, ne  // ne = any
  403c80:	cmp	w3, #0x2c
  403c84:	b.eq	403c24 <ferror@plt+0x2514>  // b.none
  403c88:	ldrsb	w1, [x19, #1]
  403c8c:	cbz	w1, 403c30 <ferror@plt+0x2520>
  403c90:	b	403c6c <ferror@plt+0x255c>
  403c94:	mov	w0, #0x0                   	// #0
  403c98:	ldp	x19, x20, [sp, #16]
  403c9c:	ldp	x21, x22, [sp, #32]
  403ca0:	ldp	x29, x30, [sp], #48
  403ca4:	ret
  403ca8:	mov	w0, #0xffffffea            	// #-22
  403cac:	ret
  403cb0:	mov	w0, #0xffffffff            	// #-1
  403cb4:	b	403c98 <ferror@plt+0x2588>
  403cb8:	mov	w0, #0x0                   	// #0
  403cbc:	b	403c98 <ferror@plt+0x2588>
  403cc0:	stp	x29, x30, [sp, #-80]!
  403cc4:	mov	x29, sp
  403cc8:	str	xzr, [sp, #72]
  403ccc:	cbz	x0, 403e18 <ferror@plt+0x2708>
  403cd0:	stp	x19, x20, [sp, #16]
  403cd4:	stp	x21, x22, [sp, #32]
  403cd8:	str	x23, [sp, #48]
  403cdc:	mov	x19, x0
  403ce0:	mov	x23, x1
  403ce4:	mov	x20, x2
  403ce8:	mov	w21, w3
  403cec:	str	w3, [x1]
  403cf0:	str	w3, [x2]
  403cf4:	bl	4016a0 <__errno_location@plt>
  403cf8:	mov	x22, x0
  403cfc:	str	wzr, [x0]
  403d00:	ldrsb	w0, [x19]
  403d04:	cmp	w0, #0x3a
  403d08:	b.eq	403d64 <ferror@plt+0x2654>  // b.none
  403d0c:	mov	w2, #0xa                   	// #10
  403d10:	add	x1, sp, #0x48
  403d14:	mov	x0, x19
  403d18:	bl	4015c0 <strtol@plt>
  403d1c:	str	w0, [x23]
  403d20:	str	w0, [x20]
  403d24:	ldr	w0, [x22]
  403d28:	cbnz	w0, 403e48 <ferror@plt+0x2738>
  403d2c:	ldr	x1, [sp, #72]
  403d30:	cmp	x1, #0x0
  403d34:	ccmp	x1, x19, #0x4, ne  // ne = any
  403d38:	b.eq	403e5c <ferror@plt+0x274c>  // b.none
  403d3c:	ldrsb	w2, [x1]
  403d40:	cmp	w2, #0x3a
  403d44:	b.eq	403dac <ferror@plt+0x269c>  // b.none
  403d48:	cmp	w2, #0x2d
  403d4c:	b.eq	403dc8 <ferror@plt+0x26b8>  // b.none
  403d50:	ldp	x19, x20, [sp, #16]
  403d54:	ldp	x21, x22, [sp, #32]
  403d58:	ldr	x23, [sp, #48]
  403d5c:	ldp	x29, x30, [sp], #80
  403d60:	ret
  403d64:	add	x19, x19, #0x1
  403d68:	mov	w2, #0xa                   	// #10
  403d6c:	add	x1, sp, #0x48
  403d70:	mov	x0, x19
  403d74:	bl	4015c0 <strtol@plt>
  403d78:	str	w0, [x20]
  403d7c:	ldr	w0, [x22]
  403d80:	cbnz	w0, 403e20 <ferror@plt+0x2710>
  403d84:	ldr	x0, [sp, #72]
  403d88:	cbz	x0, 403e34 <ferror@plt+0x2724>
  403d8c:	ldrsb	w1, [x0]
  403d90:	cmp	w1, #0x0
  403d94:	ccmp	x0, x19, #0x4, eq  // eq = none
  403d98:	csetm	w0, eq  // eq = none
  403d9c:	ldp	x19, x20, [sp, #16]
  403da0:	ldp	x21, x22, [sp, #32]
  403da4:	ldr	x23, [sp, #48]
  403da8:	b	403d5c <ferror@plt+0x264c>
  403dac:	ldrsb	w2, [x1, #1]
  403db0:	cbnz	w2, 403dc8 <ferror@plt+0x26b8>
  403db4:	str	w21, [x20]
  403db8:	ldp	x19, x20, [sp, #16]
  403dbc:	ldp	x21, x22, [sp, #32]
  403dc0:	ldr	x23, [sp, #48]
  403dc4:	b	403d5c <ferror@plt+0x264c>
  403dc8:	add	x19, x1, #0x1
  403dcc:	str	xzr, [sp, #72]
  403dd0:	str	wzr, [x22]
  403dd4:	mov	w2, #0xa                   	// #10
  403dd8:	add	x1, sp, #0x48
  403ddc:	mov	x0, x19
  403de0:	bl	4015c0 <strtol@plt>
  403de4:	str	w0, [x20]
  403de8:	ldr	w0, [x22]
  403dec:	cbnz	w0, 403e70 <ferror@plt+0x2760>
  403df0:	ldr	x0, [sp, #72]
  403df4:	cbz	x0, 403e84 <ferror@plt+0x2774>
  403df8:	ldrsb	w1, [x0]
  403dfc:	cmp	w1, #0x0
  403e00:	ccmp	x0, x19, #0x4, eq  // eq = none
  403e04:	csetm	w0, eq  // eq = none
  403e08:	ldp	x19, x20, [sp, #16]
  403e0c:	ldp	x21, x22, [sp, #32]
  403e10:	ldr	x23, [sp, #48]
  403e14:	b	403d5c <ferror@plt+0x264c>
  403e18:	mov	w0, #0x0                   	// #0
  403e1c:	b	403d5c <ferror@plt+0x264c>
  403e20:	mov	w0, #0xffffffff            	// #-1
  403e24:	ldp	x19, x20, [sp, #16]
  403e28:	ldp	x21, x22, [sp, #32]
  403e2c:	ldr	x23, [sp, #48]
  403e30:	b	403d5c <ferror@plt+0x264c>
  403e34:	mov	w0, #0xffffffff            	// #-1
  403e38:	ldp	x19, x20, [sp, #16]
  403e3c:	ldp	x21, x22, [sp, #32]
  403e40:	ldr	x23, [sp, #48]
  403e44:	b	403d5c <ferror@plt+0x264c>
  403e48:	mov	w0, #0xffffffff            	// #-1
  403e4c:	ldp	x19, x20, [sp, #16]
  403e50:	ldp	x21, x22, [sp, #32]
  403e54:	ldr	x23, [sp, #48]
  403e58:	b	403d5c <ferror@plt+0x264c>
  403e5c:	mov	w0, #0xffffffff            	// #-1
  403e60:	ldp	x19, x20, [sp, #16]
  403e64:	ldp	x21, x22, [sp, #32]
  403e68:	ldr	x23, [sp, #48]
  403e6c:	b	403d5c <ferror@plt+0x264c>
  403e70:	mov	w0, #0xffffffff            	// #-1
  403e74:	ldp	x19, x20, [sp, #16]
  403e78:	ldp	x21, x22, [sp, #32]
  403e7c:	ldr	x23, [sp, #48]
  403e80:	b	403d5c <ferror@plt+0x264c>
  403e84:	mov	w0, #0xffffffff            	// #-1
  403e88:	ldp	x19, x20, [sp, #16]
  403e8c:	ldp	x21, x22, [sp, #32]
  403e90:	ldr	x23, [sp, #48]
  403e94:	b	403d5c <ferror@plt+0x264c>
  403e98:	stp	x29, x30, [sp, #-64]!
  403e9c:	mov	x29, sp
  403ea0:	stp	x19, x20, [sp, #16]
  403ea4:	mov	x20, x1
  403ea8:	cmp	x0, #0x0
  403eac:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403eb0:	b.eq	403f5c <ferror@plt+0x284c>  // b.none
  403eb4:	stp	x21, x22, [sp, #32]
  403eb8:	b	403ee8 <ferror@plt+0x27d8>
  403ebc:	cmp	x19, #0x0
  403ec0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403ec4:	ccmp	x21, x22, #0x0, ne  // ne = any
  403ec8:	b.ne	403f48 <ferror@plt+0x2838>  // b.any
  403ecc:	mov	x2, x21
  403ed0:	mov	x1, x20
  403ed4:	mov	x0, x19
  403ed8:	bl	4014a0 <strncmp@plt>
  403edc:	cbnz	w0, 403f48 <ferror@plt+0x2838>
  403ee0:	add	x0, x19, x21
  403ee4:	add	x20, x20, x22
  403ee8:	add	x1, sp, #0x30
  403eec:	bl	402644 <ferror@plt+0xf34>
  403ef0:	mov	x19, x0
  403ef4:	add	x1, sp, #0x38
  403ef8:	mov	x0, x20
  403efc:	bl	402644 <ferror@plt+0xf34>
  403f00:	mov	x20, x0
  403f04:	ldr	x21, [sp, #48]
  403f08:	ldr	x22, [sp, #56]
  403f0c:	adds	x0, x21, x22
  403f10:	b.eq	403f3c <ferror@plt+0x282c>  // b.none
  403f14:	cmp	x0, #0x1
  403f18:	b.ne	403ebc <ferror@plt+0x27ac>  // b.any
  403f1c:	cbz	x19, 403f2c <ferror@plt+0x281c>
  403f20:	ldrsb	w0, [x19]
  403f24:	cmp	w0, #0x2f
  403f28:	b.eq	403f3c <ferror@plt+0x282c>  // b.none
  403f2c:	cbz	x20, 403f48 <ferror@plt+0x2838>
  403f30:	ldrsb	w0, [x20]
  403f34:	cmp	w0, #0x2f
  403f38:	b.ne	403ebc <ferror@plt+0x27ac>  // b.any
  403f3c:	mov	w0, #0x1                   	// #1
  403f40:	ldp	x21, x22, [sp, #32]
  403f44:	b	403f50 <ferror@plt+0x2840>
  403f48:	mov	w0, #0x0                   	// #0
  403f4c:	ldp	x21, x22, [sp, #32]
  403f50:	ldp	x19, x20, [sp, #16]
  403f54:	ldp	x29, x30, [sp], #64
  403f58:	ret
  403f5c:	mov	w0, #0x0                   	// #0
  403f60:	b	403f50 <ferror@plt+0x2840>
  403f64:	stp	x29, x30, [sp, #-64]!
  403f68:	mov	x29, sp
  403f6c:	stp	x19, x20, [sp, #16]
  403f70:	mov	x19, x0
  403f74:	orr	x0, x0, x1
  403f78:	cbz	x0, 403ffc <ferror@plt+0x28ec>
  403f7c:	stp	x21, x22, [sp, #32]
  403f80:	mov	x21, x1
  403f84:	mov	x22, x2
  403f88:	cbz	x19, 404010 <ferror@plt+0x2900>
  403f8c:	cbz	x1, 404028 <ferror@plt+0x2918>
  403f90:	stp	x23, x24, [sp, #48]
  403f94:	mov	x0, x19
  403f98:	bl	4013a0 <strlen@plt>
  403f9c:	mov	x23, x0
  403fa0:	mvn	x0, x0
  403fa4:	mov	x20, #0x0                   	// #0
  403fa8:	cmp	x0, x22
  403fac:	b.cc	40403c <ferror@plt+0x292c>  // b.lo, b.ul, b.last
  403fb0:	add	x24, x23, x22
  403fb4:	add	x0, x24, #0x1
  403fb8:	bl	401470 <malloc@plt>
  403fbc:	mov	x20, x0
  403fc0:	cbz	x0, 404048 <ferror@plt+0x2938>
  403fc4:	mov	x2, x23
  403fc8:	mov	x1, x19
  403fcc:	bl	401370 <memcpy@plt>
  403fd0:	mov	x2, x22
  403fd4:	mov	x1, x21
  403fd8:	add	x0, x20, x23
  403fdc:	bl	401370 <memcpy@plt>
  403fe0:	strb	wzr, [x20, x24]
  403fe4:	ldp	x21, x22, [sp, #32]
  403fe8:	ldp	x23, x24, [sp, #48]
  403fec:	mov	x0, x20
  403ff0:	ldp	x19, x20, [sp, #16]
  403ff4:	ldp	x29, x30, [sp], #64
  403ff8:	ret
  403ffc:	adrp	x0, 404000 <ferror@plt+0x28f0>
  404000:	add	x0, x0, #0x6d0
  404004:	bl	401500 <strdup@plt>
  404008:	mov	x20, x0
  40400c:	b	403fec <ferror@plt+0x28dc>
  404010:	mov	x1, x2
  404014:	mov	x0, x21
  404018:	bl	4015f0 <strndup@plt>
  40401c:	mov	x20, x0
  404020:	ldp	x21, x22, [sp, #32]
  404024:	b	403fec <ferror@plt+0x28dc>
  404028:	mov	x0, x19
  40402c:	bl	401500 <strdup@plt>
  404030:	mov	x20, x0
  404034:	ldp	x21, x22, [sp, #32]
  404038:	b	403fec <ferror@plt+0x28dc>
  40403c:	ldp	x21, x22, [sp, #32]
  404040:	ldp	x23, x24, [sp, #48]
  404044:	b	403fec <ferror@plt+0x28dc>
  404048:	ldp	x21, x22, [sp, #32]
  40404c:	ldp	x23, x24, [sp, #48]
  404050:	b	403fec <ferror@plt+0x28dc>
  404054:	stp	x29, x30, [sp, #-32]!
  404058:	mov	x29, sp
  40405c:	stp	x19, x20, [sp, #16]
  404060:	mov	x20, x0
  404064:	mov	x19, x1
  404068:	mov	x2, #0x0                   	// #0
  40406c:	cbz	x1, 40407c <ferror@plt+0x296c>
  404070:	mov	x0, x1
  404074:	bl	4013a0 <strlen@plt>
  404078:	mov	x2, x0
  40407c:	mov	x1, x19
  404080:	mov	x0, x20
  404084:	bl	403f64 <ferror@plt+0x2854>
  404088:	ldp	x19, x20, [sp, #16]
  40408c:	ldp	x29, x30, [sp], #32
  404090:	ret
  404094:	stp	x29, x30, [sp, #-288]!
  404098:	mov	x29, sp
  40409c:	str	x19, [sp, #16]
  4040a0:	mov	x19, x0
  4040a4:	str	x2, [sp, #240]
  4040a8:	str	x3, [sp, #248]
  4040ac:	str	x4, [sp, #256]
  4040b0:	str	x5, [sp, #264]
  4040b4:	str	x6, [sp, #272]
  4040b8:	str	x7, [sp, #280]
  4040bc:	str	q0, [sp, #112]
  4040c0:	str	q1, [sp, #128]
  4040c4:	str	q2, [sp, #144]
  4040c8:	str	q3, [sp, #160]
  4040cc:	str	q4, [sp, #176]
  4040d0:	str	q5, [sp, #192]
  4040d4:	str	q6, [sp, #208]
  4040d8:	str	q7, [sp, #224]
  4040dc:	add	x0, sp, #0x120
  4040e0:	str	x0, [sp, #80]
  4040e4:	str	x0, [sp, #88]
  4040e8:	add	x0, sp, #0xf0
  4040ec:	str	x0, [sp, #96]
  4040f0:	mov	w0, #0xffffffd0            	// #-48
  4040f4:	str	w0, [sp, #104]
  4040f8:	mov	w0, #0xffffff80            	// #-128
  4040fc:	str	w0, [sp, #108]
  404100:	ldp	x2, x3, [sp, #80]
  404104:	stp	x2, x3, [sp, #32]
  404108:	ldp	x2, x3, [sp, #96]
  40410c:	stp	x2, x3, [sp, #48]
  404110:	add	x2, sp, #0x20
  404114:	add	x0, sp, #0x48
  404118:	bl	4015e0 <vasprintf@plt>
  40411c:	tbnz	w0, #31, 40414c <ferror@plt+0x2a3c>
  404120:	sxtw	x2, w0
  404124:	ldr	x1, [sp, #72]
  404128:	mov	x0, x19
  40412c:	bl	403f64 <ferror@plt+0x2854>
  404130:	mov	x19, x0
  404134:	ldr	x0, [sp, #72]
  404138:	bl	4015d0 <free@plt>
  40413c:	mov	x0, x19
  404140:	ldr	x19, [sp, #16]
  404144:	ldp	x29, x30, [sp], #288
  404148:	ret
  40414c:	mov	x19, #0x0                   	// #0
  404150:	b	40413c <ferror@plt+0x2a2c>
  404154:	stp	x29, x30, [sp, #-80]!
  404158:	mov	x29, sp
  40415c:	stp	x19, x20, [sp, #16]
  404160:	stp	x21, x22, [sp, #32]
  404164:	mov	x19, x0
  404168:	ldr	x21, [x0]
  40416c:	ldrsb	w0, [x21]
  404170:	cbz	w0, 4042a4 <ferror@plt+0x2b94>
  404174:	stp	x23, x24, [sp, #48]
  404178:	mov	x24, x1
  40417c:	mov	x22, x2
  404180:	mov	w23, w3
  404184:	mov	x1, x2
  404188:	mov	x0, x21
  40418c:	bl	401600 <strspn@plt>
  404190:	add	x20, x21, x0
  404194:	ldrsb	w21, [x21, x0]
  404198:	cbz	w21, 404210 <ferror@plt+0x2b00>
  40419c:	cbz	w23, 404274 <ferror@plt+0x2b64>
  4041a0:	mov	w1, w21
  4041a4:	adrp	x0, 404000 <ferror@plt+0x28f0>
  4041a8:	add	x0, x0, #0xc08
  4041ac:	bl	401610 <strchr@plt>
  4041b0:	cbz	x0, 404230 <ferror@plt+0x2b20>
  4041b4:	strb	w21, [sp, #72]
  4041b8:	strb	wzr, [sp, #73]
  4041bc:	add	x23, x20, #0x1
  4041c0:	add	x1, sp, #0x48
  4041c4:	mov	x0, x23
  4041c8:	bl	4026b8 <ferror@plt+0xfa8>
  4041cc:	str	x0, [x24]
  4041d0:	add	x1, x20, x0
  4041d4:	ldrsb	w1, [x1, #1]
  4041d8:	cmp	w1, #0x0
  4041dc:	ccmp	w21, w1, #0x0, ne  // ne = any
  4041e0:	b.ne	404220 <ferror@plt+0x2b10>  // b.any
  4041e4:	add	x0, x0, #0x2
  4041e8:	add	x21, x20, x0
  4041ec:	ldrsb	w1, [x20, x0]
  4041f0:	cbz	w1, 404200 <ferror@plt+0x2af0>
  4041f4:	mov	x0, x22
  4041f8:	bl	401610 <strchr@plt>
  4041fc:	cbz	x0, 404220 <ferror@plt+0x2b10>
  404200:	str	x21, [x19]
  404204:	mov	x20, x23
  404208:	ldp	x23, x24, [sp, #48]
  40420c:	b	404290 <ferror@plt+0x2b80>
  404210:	str	x20, [x19]
  404214:	mov	x20, #0x0                   	// #0
  404218:	ldp	x23, x24, [sp, #48]
  40421c:	b	404290 <ferror@plt+0x2b80>
  404220:	str	x20, [x19]
  404224:	mov	x20, #0x0                   	// #0
  404228:	ldp	x23, x24, [sp, #48]
  40422c:	b	404290 <ferror@plt+0x2b80>
  404230:	mov	x1, x22
  404234:	mov	x0, x20
  404238:	bl	4026b8 <ferror@plt+0xfa8>
  40423c:	str	x0, [x24]
  404240:	add	x21, x20, x0
  404244:	ldrsb	w1, [x20, x0]
  404248:	cbz	w1, 404258 <ferror@plt+0x2b48>
  40424c:	mov	x0, x22
  404250:	bl	401610 <strchr@plt>
  404254:	cbz	x0, 404264 <ferror@plt+0x2b54>
  404258:	str	x21, [x19]
  40425c:	ldp	x23, x24, [sp, #48]
  404260:	b	404290 <ferror@plt+0x2b80>
  404264:	str	x20, [x19]
  404268:	mov	x20, x0
  40426c:	ldp	x23, x24, [sp, #48]
  404270:	b	404290 <ferror@plt+0x2b80>
  404274:	mov	x1, x22
  404278:	mov	x0, x20
  40427c:	bl	401680 <strcspn@plt>
  404280:	str	x0, [x24]
  404284:	add	x0, x20, x0
  404288:	str	x0, [x19]
  40428c:	ldp	x23, x24, [sp, #48]
  404290:	mov	x0, x20
  404294:	ldp	x19, x20, [sp, #16]
  404298:	ldp	x21, x22, [sp, #32]
  40429c:	ldp	x29, x30, [sp], #80
  4042a0:	ret
  4042a4:	mov	x20, #0x0                   	// #0
  4042a8:	b	404290 <ferror@plt+0x2b80>
  4042ac:	stp	x29, x30, [sp, #-32]!
  4042b0:	mov	x29, sp
  4042b4:	str	x19, [sp, #16]
  4042b8:	mov	x19, x0
  4042bc:	mov	x0, x19
  4042c0:	bl	4014d0 <fgetc@plt>
  4042c4:	cmn	w0, #0x1
  4042c8:	b.eq	4042dc <ferror@plt+0x2bcc>  // b.none
  4042cc:	cmp	w0, #0xa
  4042d0:	b.ne	4042bc <ferror@plt+0x2bac>  // b.any
  4042d4:	mov	w0, #0x0                   	// #0
  4042d8:	b	4042e0 <ferror@plt+0x2bd0>
  4042dc:	mov	w0, #0x1                   	// #1
  4042e0:	ldr	x19, [sp, #16]
  4042e4:	ldp	x29, x30, [sp], #32
  4042e8:	ret
  4042ec:	sub	sp, sp, #0x450
  4042f0:	stp	x29, x30, [sp]
  4042f4:	mov	x29, sp
  4042f8:	stp	x19, x20, [sp, #16]
  4042fc:	stp	x21, x22, [sp, #32]
  404300:	mov	x20, x0
  404304:	mov	x21, x1
  404308:	mov	x22, x2
  40430c:	mov	x1, #0x18                  	// #24
  404310:	mov	x0, #0x1                   	// #1
  404314:	bl	4014f0 <calloc@plt>
  404318:	cbz	x0, 4043f4 <ferror@plt+0x2ce4>
  40431c:	str	x23, [sp, #48]
  404320:	mov	x19, x0
  404324:	str	x22, [x0]
  404328:	cbz	x21, 4043ac <ferror@plt+0x2c9c>
  40432c:	mov	x2, #0x100                 	// #256
  404330:	mov	x1, x21
  404334:	add	x0, sp, #0x48
  404338:	bl	4013c0 <mbstowcs@plt>
  40433c:	cbnz	x0, 404374 <ferror@plt+0x2c64>
  404340:	mov	x0, x21
  404344:	bl	4013a0 <strlen@plt>
  404348:	mov	w23, w0
  40434c:	cmp	w23, #0x0
  404350:	b.gt	40438c <ferror@plt+0x2c7c>
  404354:	mov	x2, x22
  404358:	adrp	x1, 404000 <ferror@plt+0x28f0>
  40435c:	add	x1, x1, #0xc10
  404360:	add	x0, x19, #0x8
  404364:	bl	401430 <asprintf@plt>
  404368:	tbnz	w0, #31, 4043b4 <ferror@plt+0x2ca4>
  40436c:	ldr	x1, [x20]
  404370:	b	4043c8 <ferror@plt+0x2cb8>
  404374:	str	wzr, [sp, #1096]
  404378:	mov	x1, #0x100                 	// #256
  40437c:	add	x0, sp, #0x48
  404380:	bl	401480 <wcswidth@plt>
  404384:	mov	w23, w0
  404388:	b	40434c <ferror@plt+0x2c3c>
  40438c:	mov	x0, x21
  404390:	bl	401500 <strdup@plt>
  404394:	str	x0, [x19, #8]
  404398:	cbnz	x0, 40436c <ferror@plt+0x2c5c>
  40439c:	mov	x0, x19
  4043a0:	bl	4015d0 <free@plt>
  4043a4:	ldr	x23, [sp, #48]
  4043a8:	b	4043f4 <ferror@plt+0x2ce4>
  4043ac:	mov	w23, #0x0                   	// #0
  4043b0:	b	404354 <ferror@plt+0x2c44>
  4043b4:	mov	x0, x19
  4043b8:	bl	4015d0 <free@plt>
  4043bc:	ldr	x23, [sp, #48]
  4043c0:	b	4043f4 <ferror@plt+0x2ce4>
  4043c4:	mov	x1, x2
  4043c8:	cbz	x1, 404408 <ferror@plt+0x2cf8>
  4043cc:	ldr	x2, [x1, #16]
  4043d0:	cbnz	x2, 4043c4 <ferror@plt+0x2cb4>
  4043d4:	str	x19, [x1, #16]
  4043d8:	cmp	w23, #0x0
  4043dc:	b.le	404410 <ferror@plt+0x2d00>
  4043e0:	ldr	w1, [x20, #8]
  4043e4:	cmp	w1, w23
  4043e8:	csel	w1, w1, w23, ge  // ge = tcont
  4043ec:	str	w1, [x20, #8]
  4043f0:	ldr	x23, [sp, #48]
  4043f4:	ldp	x19, x20, [sp, #16]
  4043f8:	ldp	x21, x22, [sp, #32]
  4043fc:	ldp	x29, x30, [sp]
  404400:	add	sp, sp, #0x450
  404404:	ret
  404408:	str	x19, [x20]
  40440c:	b	4043d8 <ferror@plt+0x2cc8>
  404410:	ldr	x0, [x19, #8]
  404414:	mov	w23, #0x0                   	// #0
  404418:	cbz	x0, 4043e0 <ferror@plt+0x2cd0>
  40441c:	bl	4013a0 <strlen@plt>
  404420:	mov	w23, w0
  404424:	b	4043e0 <ferror@plt+0x2cd0>
  404428:	cbz	x0, 404448 <ferror@plt+0x2d38>
  40442c:	ldr	x0, [x0]
  404430:	cbz	x0, 404448 <ferror@plt+0x2d38>
  404434:	ldr	x2, [x0]
  404438:	cmp	x2, x1
  40443c:	b.eq	404448 <ferror@plt+0x2d38>  // b.none
  404440:	ldr	x0, [x0, #16]
  404444:	cbnz	x0, 404434 <ferror@plt+0x2d24>
  404448:	ret
  40444c:	stp	x29, x30, [sp, #-16]!
  404450:	mov	x29, sp
  404454:	mov	x1, #0x10                  	// #16
  404458:	mov	x0, #0x1                   	// #1
  40445c:	bl	4014f0 <calloc@plt>
  404460:	ldp	x29, x30, [sp], #16
  404464:	ret
  404468:	stp	x29, x30, [sp, #-48]!
  40446c:	mov	x29, sp
  404470:	stp	x19, x20, [sp, #16]
  404474:	str	x21, [sp, #32]
  404478:	mov	x21, x0
  40447c:	ldr	x19, [x0]
  404480:	cbz	x19, 4044a0 <ferror@plt+0x2d90>
  404484:	mov	x20, x19
  404488:	ldr	x19, [x19, #16]
  40448c:	ldr	x0, [x20, #8]
  404490:	bl	4015d0 <free@plt>
  404494:	mov	x0, x20
  404498:	bl	4015d0 <free@plt>
  40449c:	cbnz	x19, 404484 <ferror@plt+0x2d74>
  4044a0:	mov	x0, x21
  4044a4:	bl	4015d0 <free@plt>
  4044a8:	ldp	x19, x20, [sp, #16]
  4044ac:	ldr	x21, [sp, #32]
  4044b0:	ldp	x29, x30, [sp], #48
  4044b4:	ret
  4044b8:	stp	x29, x30, [sp, #-32]!
  4044bc:	mov	x29, sp
  4044c0:	stp	x19, x20, [sp, #16]
  4044c4:	mov	x20, x0
  4044c8:	mov	x19, x1
  4044cc:	bl	404428 <ferror@plt+0x2d18>
  4044d0:	cbz	x0, 4044e0 <ferror@plt+0x2dd0>
  4044d4:	ldp	x19, x20, [sp, #16]
  4044d8:	ldp	x29, x30, [sp], #32
  4044dc:	ret
  4044e0:	mov	w0, w19
  4044e4:	bl	401590 <getpwuid@plt>
  4044e8:	mov	x1, x0
  4044ec:	cbz	x0, 4044f4 <ferror@plt+0x2de4>
  4044f0:	ldr	x1, [x0]
  4044f4:	mov	x2, x19
  4044f8:	mov	x0, x20
  4044fc:	bl	4042ec <ferror@plt+0x2bdc>
  404500:	b	4044d4 <ferror@plt+0x2dc4>
  404504:	stp	x29, x30, [sp, #-32]!
  404508:	mov	x29, sp
  40450c:	stp	x19, x20, [sp, #16]
  404510:	mov	x20, x0
  404514:	mov	x19, x1
  404518:	bl	404428 <ferror@plt+0x2d18>
  40451c:	cbz	x0, 40452c <ferror@plt+0x2e1c>
  404520:	ldp	x19, x20, [sp, #16]
  404524:	ldp	x29, x30, [sp], #32
  404528:	ret
  40452c:	mov	w0, w19
  404530:	bl	4016d0 <getgrgid@plt>
  404534:	mov	x1, x0
  404538:	cbz	x0, 404540 <ferror@plt+0x2e30>
  40453c:	ldr	x1, [x0]
  404540:	mov	x2, x19
  404544:	mov	x0, x20
  404548:	bl	4042ec <ferror@plt+0x2bdc>
  40454c:	b	404520 <ferror@plt+0x2e10>
  404550:	stp	x29, x30, [sp, #-64]!
  404554:	mov	x29, sp
  404558:	stp	x19, x20, [sp, #16]
  40455c:	adrp	x20, 415000 <ferror@plt+0x138f0>
  404560:	add	x20, x20, #0xdf0
  404564:	stp	x21, x22, [sp, #32]
  404568:	adrp	x21, 415000 <ferror@plt+0x138f0>
  40456c:	add	x21, x21, #0xde8
  404570:	sub	x20, x20, x21
  404574:	mov	w22, w0
  404578:	stp	x23, x24, [sp, #48]
  40457c:	mov	x23, x1
  404580:	mov	x24, x2
  404584:	bl	401338 <memcpy@plt-0x38>
  404588:	cmp	xzr, x20, asr #3
  40458c:	b.eq	4045b8 <ferror@plt+0x2ea8>  // b.none
  404590:	asr	x20, x20, #3
  404594:	mov	x19, #0x0                   	// #0
  404598:	ldr	x3, [x21, x19, lsl #3]
  40459c:	mov	x2, x24
  4045a0:	add	x19, x19, #0x1
  4045a4:	mov	x1, x23
  4045a8:	mov	w0, w22
  4045ac:	blr	x3
  4045b0:	cmp	x20, x19
  4045b4:	b.ne	404598 <ferror@plt+0x2e88>  // b.any
  4045b8:	ldp	x19, x20, [sp, #16]
  4045bc:	ldp	x21, x22, [sp, #32]
  4045c0:	ldp	x23, x24, [sp, #48]
  4045c4:	ldp	x29, x30, [sp], #64
  4045c8:	ret
  4045cc:	nop
  4045d0:	ret
  4045d4:	nop
  4045d8:	adrp	x2, 416000 <ferror@plt+0x148f0>
  4045dc:	mov	x1, #0x0                   	// #0
  4045e0:	ldr	x2, [x2, #480]
  4045e4:	b	401410 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004045e8 <.fini>:
  4045e8:	stp	x29, x30, [sp, #-16]!
  4045ec:	mov	x29, sp
  4045f0:	ldp	x29, x30, [sp], #16
  4045f4:	ret
