OpenROAD 0cfb9a45bfb256c9af1a0500d4c97da0f145f54f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/combinational_multiplier_32x32/runs/ejecucion_32x32/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/juanjo/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/combinational_multiplier_32x32/runs/ejecucion_32x32/tmp/17-combinational_multiplier_32x32.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   combinational_multiplier_32x32
Die area:                 ( 0 0 ) ( 1063210 1073930 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     114868
Number of terminals:      130
Number of snets:          2
Number of nets:           6171

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
[INFO DRT-0164] Number of unique instances = 305.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 724219.
[INFO DRT-0033] mcon shape region query size = 1766852.
[INFO DRT-0033] met1 shape region query size = 236457.
[INFO DRT-0033] via shape region query size = 13545.
[INFO DRT-0033] met2 shape region query size = 8193.
[INFO DRT-0033] via2 shape region query size = 10836.
[INFO DRT-0033] met3 shape region query size = 8189.
[INFO DRT-0033] via3 shape region query size = 10836.
[INFO DRT-0033] met4 shape region query size = 2835.
[INFO DRT-0033] via4 shape region query size = 98.
[INFO DRT-0033] met5 shape region query size = 126.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1175 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 287 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0084]   Complete 4974 groups.
#scanned instances     = 114868
#unique  instances     = 305
#stdCellGenAp          = 8758
#stdCellValidPlanarAp  = 32
#stdCellValidViaAp     = 6661
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 23055
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:05, elapsed time = 00:01:32, memory = 474.07 (MB), peak = 512.72 (MB)

Number of guides:     54350

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 154 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 155 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 18938.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 16391.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 8438.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 270.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 65.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 27441 vertical wires in 4 frboxes and 16661 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 1984 vertical wires in 4 frboxes and 9088 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:16, memory = 655.78 (MB), peak = 779.65 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 655.78 (MB), peak = 779.65 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:09, memory = 1064.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:36, memory = 1813.10 (MB).
    Completing 30% with 729 violations.
    elapsed time = 00:00:44, memory = 2110.12 (MB).
    Completing 40% with 729 violations.
    elapsed time = 00:01:11, memory = 2112.34 (MB).
    Completing 50% with 729 violations.
    elapsed time = 00:01:24, memory = 2142.39 (MB).
    Completing 60% with 1767 violations.
    elapsed time = 00:01:39, memory = 2144.06 (MB).
    Completing 70% with 1767 violations.
    elapsed time = 00:02:04, memory = 2144.12 (MB).
    Completing 80% with 2610 violations.
    elapsed time = 00:02:12, memory = 1559.92 (MB).
    Completing 90% with 2610 violations.
    elapsed time = 00:02:41, memory = 1851.16 (MB).
    Completing 100% with 3555 violations.
    elapsed time = 00:02:52, memory = 2187.88 (MB).
[INFO DRT-0199]   Number of violations = 4166.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0     16      0      0      0      0
Metal Spacing      102      0    760     39      4      0
Min Hole             0      0      7      0      0      0
NS Metal             1      0      0      0      0      0
Recheck              0      0    428    173      9      1
Short                0      0   2511    115      0      0
[INFO DRT-0267] cpu time = 00:05:35, elapsed time = 00:02:52, memory = 2187.88 (MB), peak = 2211.89 (MB)
Total wire length = 489485 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 237469 um.
Total wire length on LAYER met2 = 227827 um.
Total wire length on LAYER met3 = 15726 um.
Total wire length on LAYER met4 = 8461 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 49043.
Up-via summary (total 49043):.

------------------------
 FR_MASTERSLICE        0
            li1    22960
           met1    25593
           met2      371
           met3      119
           met4        0
------------------------
                   49043


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 4166 violations.
    elapsed time = 00:00:07, memory = 2188.46 (MB).
    Completing 20% with 4166 violations.
    elapsed time = 00:00:28, memory = 2189.96 (MB).
    Completing 30% with 3697 violations.
    elapsed time = 00:00:33, memory = 1488.23 (MB).
    Completing 40% with 3697 violations.
    elapsed time = 00:00:50, memory = 1801.89 (MB).
    Completing 50% with 3697 violations.
    elapsed time = 00:01:03, memory = 2119.13 (MB).
    Completing 60% with 3177 violations.
    elapsed time = 00:01:11, memory = 1748.49 (MB).
    Completing 70% with 3177 violations.
    elapsed time = 00:01:33, memory = 1976.05 (MB).
    Completing 80% with 2745 violations.
    elapsed time = 00:01:39, memory = 1948.61 (MB).
    Completing 90% with 2745 violations.
    elapsed time = 00:02:00, memory = 1949.12 (MB).
    Completing 100% with 2432 violations.
    elapsed time = 00:02:12, memory = 2186.04 (MB).
[INFO DRT-0199]   Number of violations = 2561.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          5      0      1      0      0
Metal Spacing        0    527      0     17      0
Min Hole             0      2      0      0      0
Recheck              0      0      0      0    129
Short                0   1838      0     42      0
[INFO DRT-0267] cpu time = 00:04:19, elapsed time = 00:02:13, memory = 1385.33 (MB), peak = 2211.89 (MB)
Total wire length = 487237 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 236872 um.
Total wire length on LAYER met2 = 226184 um.
Total wire length on LAYER met3 = 15702 um.
Total wire length on LAYER met4 = 8479 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48510.
Up-via summary (total 48510):.

------------------------
 FR_MASTERSLICE        0
            li1    22957
           met1    25049
           met2      384
           met3      120
           met4        0
------------------------
                   48510


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2561 violations.
    elapsed time = 00:00:03, memory = 1454.67 (MB).
    Completing 20% with 2561 violations.
    elapsed time = 00:00:23, memory = 1739.78 (MB).
    Completing 30% with 2475 violations.
    elapsed time = 00:00:25, memory = 1368.73 (MB).
    Completing 40% with 2475 violations.
    elapsed time = 00:00:37, memory = 1552.80 (MB).
    Completing 50% with 2475 violations.
    elapsed time = 00:00:48, memory = 1736.06 (MB).
    Completing 60% with 2168 violations.
    elapsed time = 00:00:51, memory = 1424.39 (MB).
    Completing 70% with 2168 violations.
    elapsed time = 00:01:11, memory = 1666.50 (MB).
    Completing 80% with 2039 violations.
    elapsed time = 00:01:13, memory = 1368.75 (MB).
    Completing 90% with 2039 violations.
    elapsed time = 00:01:27, memory = 1616.68 (MB).
    Completing 100% with 1898 violations.
    elapsed time = 00:01:37, memory = 1368.74 (MB).
[INFO DRT-0199]   Number of violations = 1899.
Viol/Layer        mcon   met1   met2
Cut Spacing          5      0      0
Metal Spacing        0    413     17
Min Hole             0      1      0
Recheck              0      1      0
Short                0   1428     34
[INFO DRT-0267] cpu time = 00:03:10, elapsed time = 00:01:37, memory = 1385.50 (MB), peak = 2211.89 (MB)
Total wire length = 486308 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 236487 um.
Total wire length on LAYER met2 = 225715 um.
Total wire length on LAYER met3 = 15658 um.
Total wire length on LAYER met4 = 8447 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 48202.
Up-via summary (total 48202):.

------------------------
 FR_MASTERSLICE        0
            li1    22957
           met1    24766
           met2      359
           met3      120
           met4        0
------------------------
                   48202


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1899 violations.
    elapsed time = 00:00:03, memory = 1447.87 (MB).
    Completing 20% with 1899 violations.
    elapsed time = 00:00:25, memory = 1737.93 (MB).
    Completing 30% with 1474 violations.
    elapsed time = 00:00:27, memory = 1368.57 (MB).
    Completing 40% with 1474 violations.
    elapsed time = 00:00:47, memory = 1606.62 (MB).
    Completing 50% with 1474 violations.
    elapsed time = 00:00:54, memory = 1710.50 (MB).
    Completing 60% with 1039 violations.
    elapsed time = 00:01:04, memory = 1465.34 (MB).
    Completing 70% with 1039 violations.
    elapsed time = 00:01:18, memory = 1638.81 (MB).
    Completing 80% with 637 violations.
    elapsed time = 00:01:18, memory = 1368.57 (MB).
    Completing 90% with 637 violations.
    elapsed time = 00:01:40, memory = 1627.64 (MB).
    Completing 100% with 239 violations.
    elapsed time = 00:01:48, memory = 1368.52 (MB).
[INFO DRT-0199]   Number of violations = 239.
Viol/Layer        mcon   met1   met2
Cut Spacing          3      0      0
Metal Spacing        0     85     10
Min Hole             0      1      0
Short                0    137      3
[INFO DRT-0267] cpu time = 00:03:34, elapsed time = 00:01:49, memory = 1377.48 (MB), peak = 2211.89 (MB)
Total wire length = 487056 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 234445 um.
Total wire length on LAYER met2 = 226746 um.
Total wire length on LAYER met3 = 17420 um.
Total wire length on LAYER met4 = 8443 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 49709.
Up-via summary (total 49709):.

------------------------
 FR_MASTERSLICE        0
            li1    22957
           met1    25980
           met2      650
           met3      122
           met4        0
------------------------
                   49709


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 239 violations.
    elapsed time = 00:00:00, memory = 1394.61 (MB).
    Completing 20% with 239 violations.
    elapsed time = 00:00:04, memory = 1437.14 (MB).
    Completing 30% with 160 violations.
    elapsed time = 00:00:04, memory = 1368.67 (MB).
    Completing 40% with 160 violations.
    elapsed time = 00:00:06, memory = 1430.85 (MB).
    Completing 50% with 160 violations.
    elapsed time = 00:00:07, memory = 1460.48 (MB).
    Completing 60% with 108 violations.
    elapsed time = 00:00:08, memory = 1391.89 (MB).
    Completing 70% with 108 violations.
    elapsed time = 00:00:11, memory = 1480.36 (MB).
    Completing 80% with 53 violations.
    elapsed time = 00:00:12, memory = 1374.36 (MB).
    Completing 90% with 53 violations.
    elapsed time = 00:00:14, memory = 1429.32 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:15, memory = 1368.61 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer        mcon   met1
Cut Spacing          1      0
Metal Spacing        0      9
Min Hole             0      1
Short                0      5
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:16, memory = 1369.13 (MB), peak = 2211.89 (MB)
Total wire length = 487006 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 234352 um.
Total wire length on LAYER met2 = 226733 um.
Total wire length on LAYER met3 = 17475 um.
Total wire length on LAYER met4 = 8444 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 49739.
Up-via summary (total 49739):.

------------------------
 FR_MASTERSLICE        0
            li1    22957
           met1    26007
           met2      653
           met3      122
           met4        0
------------------------
                   49739


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 1369.13 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 1369.13 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 1369.13 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 1369.13 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:00, memory = 1394.71 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 1394.92 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:01, memory = 1395.18 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 1395.43 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 1395.43 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 1395.95 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1395.95 (MB), peak = 2211.89 (MB)
Total wire length = 486990 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 234364 um.
Total wire length on LAYER met2 = 226725 um.
Total wire length on LAYER met3 = 17455 um.
Total wire length on LAYER met4 = 8444 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 49729.
Up-via summary (total 49729):.

------------------------
 FR_MASTERSLICE        0
            li1    22957
           met1    26002
           met2      648
           met3      122
           met4        0
------------------------
                   49729


[INFO DRT-0198] Complete detail routing.
Total wire length = 486990 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 234364 um.
Total wire length on LAYER met2 = 226725 um.
Total wire length on LAYER met3 = 17455 um.
Total wire length on LAYER met4 = 8444 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 49729.
Up-via summary (total 49729):.

------------------------
 FR_MASTERSLICE        0
            li1    22957
           met1    26002
           met2      648
           met3      122
           met4        0
------------------------
                   49729


[INFO DRT-0267] cpu time = 00:17:12, elapsed time = 00:08:51, memory = 1395.95 (MB), peak = 2211.89 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/combinational_multiplier_32x32/runs/ejecucion_32x32/results/routing/combinational_multiplier_32x32.odb'…
Writing netlist to '/openlane/designs/combinational_multiplier_32x32/runs/ejecucion_32x32/results/routing/combinational_multiplier_32x32.nl.v'…
Writing powered netlist to '/openlane/designs/combinational_multiplier_32x32/runs/ejecucion_32x32/results/routing/combinational_multiplier_32x32.pnl.v'…
Writing layout to '/openlane/designs/combinational_multiplier_32x32/runs/ejecucion_32x32/results/routing/combinational_multiplier_32x32.def'…
