{"Source Block": ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@315:325@HdlIdDef", "  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_pll_locked_s;\n  wire                                          up_lpm_dfe_n_s;\n  wire                                          up_cpll_pd_s;\n  wire    [  1:0]                               up_rx_sys_clk_sel_s;\n  wire    [  2:0]                               up_rx_out_clk_sel_s;\n  wire    [  1:0]                               up_tx_sys_clk_sel_s;\n  wire    [  2:0]                               up_tx_out_clk_sel_s;\n  wire                                          up_drp_sel_s;\n  wire                                          up_drp_wr_s;\n  wire    [ 11:0]                               up_drp_addr_s;\n  wire    [ 15:0]                               up_drp_wdata_s;\n"], "Clone Blocks": [["hdl/library/axi_jesd_gt/axi_jesd_gt.v@320:330", "  wire    [  1:0]                               up_tx_sys_clk_sel_s;\n  wire    [  2:0]                               up_tx_out_clk_sel_s;\n  wire                                          up_drp_sel_s;\n  wire                                          up_drp_wr_s;\n  wire    [ 11:0]                               up_drp_addr_s;\n  wire    [ 15:0]                               up_drp_wdata_s;\n  wire    [ 15:0]                               up_drp_rdata_s;\n  wire                                          up_drp_ready_s;\n  wire    [  7:0]                               up_drp_lanesel_s;\n  wire    [  7:0]                               up_drp_rxrate_s;\n  wire                                          up_es_drp_sel_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@314:324", "  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_pll_locked_s;\n  wire                                          up_lpm_dfe_n_s;\n  wire                                          up_cpll_pd_s;\n  wire    [  1:0]                               up_rx_sys_clk_sel_s;\n  wire    [  2:0]                               up_rx_out_clk_sel_s;\n  wire    [  1:0]                               up_tx_sys_clk_sel_s;\n  wire    [  2:0]                               up_tx_out_clk_sel_s;\n  wire                                          up_drp_sel_s;\n  wire                                          up_drp_wr_s;\n  wire    [ 11:0]                               up_drp_addr_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@316:326", "  wire                                          up_lpm_dfe_n_s;\n  wire                                          up_cpll_pd_s;\n  wire    [  1:0]                               up_rx_sys_clk_sel_s;\n  wire    [  2:0]                               up_rx_out_clk_sel_s;\n  wire    [  1:0]                               up_tx_sys_clk_sel_s;\n  wire    [  2:0]                               up_tx_out_clk_sel_s;\n  wire                                          up_drp_sel_s;\n  wire                                          up_drp_wr_s;\n  wire    [ 11:0]                               up_drp_addr_s;\n  wire    [ 15:0]                               up_drp_wdata_s;\n  wire    [ 15:0]                               up_drp_rdata_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@319:329", "  wire    [  2:0]                               up_rx_out_clk_sel_s;\n  wire    [  1:0]                               up_tx_sys_clk_sel_s;\n  wire    [  2:0]                               up_tx_out_clk_sel_s;\n  wire                                          up_drp_sel_s;\n  wire                                          up_drp_wr_s;\n  wire    [ 11:0]                               up_drp_addr_s;\n  wire    [ 15:0]                               up_drp_wdata_s;\n  wire    [ 15:0]                               up_drp_rdata_s;\n  wire                                          up_drp_ready_s;\n  wire    [  7:0]                               up_drp_lanesel_s;\n  wire    [  7:0]                               up_drp_rxrate_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@318:328", "  wire    [  1:0]                               up_rx_sys_clk_sel_s;\n  wire    [  2:0]                               up_rx_out_clk_sel_s;\n  wire    [  1:0]                               up_tx_sys_clk_sel_s;\n  wire    [  2:0]                               up_tx_out_clk_sel_s;\n  wire                                          up_drp_sel_s;\n  wire                                          up_drp_wr_s;\n  wire    [ 11:0]                               up_drp_addr_s;\n  wire    [ 15:0]                               up_drp_wdata_s;\n  wire    [ 15:0]                               up_drp_rdata_s;\n  wire                                          up_drp_ready_s;\n  wire    [  7:0]                               up_drp_lanesel_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@312:322", "  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_pll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_pll_locked_s;\n  wire                                          up_lpm_dfe_n_s;\n  wire                                          up_cpll_pd_s;\n  wire    [  1:0]                               up_rx_sys_clk_sel_s;\n  wire    [  2:0]                               up_rx_out_clk_sel_s;\n  wire    [  1:0]                               up_tx_sys_clk_sel_s;\n  wire    [  2:0]                               up_tx_out_clk_sel_s;\n  wire                                          up_drp_sel_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@317:327", "  wire                                          up_cpll_pd_s;\n  wire    [  1:0]                               up_rx_sys_clk_sel_s;\n  wire    [  2:0]                               up_rx_out_clk_sel_s;\n  wire    [  1:0]                               up_tx_sys_clk_sel_s;\n  wire    [  2:0]                               up_tx_out_clk_sel_s;\n  wire                                          up_drp_sel_s;\n  wire                                          up_drp_wr_s;\n  wire    [ 11:0]                               up_drp_addr_s;\n  wire    [ 15:0]                               up_drp_wdata_s;\n  wire    [ 15:0]                               up_drp_rdata_s;\n  wire                                          up_drp_ready_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@311:321", "  wire    [  7:0]                               qpll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_pll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_pll_locked_s;\n  wire                                          up_lpm_dfe_n_s;\n  wire                                          up_cpll_pd_s;\n  wire    [  1:0]                               up_rx_sys_clk_sel_s;\n  wire    [  2:0]                               up_rx_out_clk_sel_s;\n  wire    [  1:0]                               up_tx_sys_clk_sel_s;\n  wire    [  2:0]                               up_tx_out_clk_sel_s;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@313:323", "  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       rx_pll_locked_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_rst_done_s;\n  wire    [((PCORE_NUM_OF_LANES* 1)-1):0]       tx_pll_locked_s;\n  wire                                          up_lpm_dfe_n_s;\n  wire                                          up_cpll_pd_s;\n  wire    [  1:0]                               up_rx_sys_clk_sel_s;\n  wire    [  2:0]                               up_rx_out_clk_sel_s;\n  wire    [  1:0]                               up_tx_sys_clk_sel_s;\n  wire    [  2:0]                               up_tx_out_clk_sel_s;\n  wire                                          up_drp_sel_s;\n  wire                                          up_drp_wr_s;\n"]], "Diff Content": {"Delete": [[320, "  wire    [  1:0]                               up_tx_sys_clk_sel_s;\n"]], "Add": []}}