# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../TempAlarm_NexysA7.gen/sources_1/ip/xadc_wiz_0_1/xadc_wiz_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
