

================================================================
== Vivado HLS Report for 'apply_rotary_pos_emb'
================================================================
* Date:           Fri Nov 29 11:37:55 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8514|     8514| 85.140 us | 85.140 us |  8514|  8514|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- APPLY_ROTARY_POS_EMB_LOOP_1   |     2336|     2336|       146|          -|          -|    16|    no    |
        | + APPLY_ROTARY_POS_EMB_LOOP_3  |      144|      144|         3|          -|          -|    48|    no    |
        |- APPLY_ROTARY_POS_EMB_LOOP_4   |     6176|     6176|       386|          -|          -|    16|    no    |
        | + APPLY_ROTARY_POS_EMB_LOOP_6  |      384|      384|         4|          -|          -|    96|    no    |
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      8|       0|    515|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |       12|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    188|    -|
|Register         |        -|      -|     680|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       12|      8|     680|    703|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        4|      3|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_tab_V_5_U    |apply_rotary_pos_g8j  |        1|  0|   0|    0|    96|   17|     1|         1632|
    |sin_tab_V_5_U    |apply_rotary_pos_hbi  |        1|  0|   0|    0|    96|   17|     1|         1632|
    |rotated_q_0_V_U  |apply_rotary_pos_ibs  |        5|  0|   0|    0|  1536|   40|     1|        61440|
    |rotated_k_0_V_U  |apply_rotary_pos_ibs  |        5|  0|   0|    0|  1536|   40|     1|        61440|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |       12|  0|   0|    0|  3264|  114|     4|       126144|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_502_p2  |     *    |      2|  0|  29|          17|          40|
    |mul_ln1118_2_fu_512_p2  |     *    |      2|  0|  29|          17|          40|
    |mul_ln1118_3_fu_521_p2  |     *    |      2|  0|  29|          17|          40|
    |mul_ln1118_fu_490_p2    |     *    |      2|  0|  29|          17|          40|
    |add_ln1116_fu_470_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln1192_1_fu_542_p2  |     +    |      0|  0|  63|          56|          56|
    |add_ln1192_fu_527_p2    |     +    |      0|  0|  63|          56|          56|
    |add_ln1265_fu_385_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln203_fu_364_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln204_fu_354_p2     |     +    |      0|  0|  15|           6|           1|
    |add_ln205_fu_375_p2     |     +    |      0|  0|  15|           7|           6|
    |add_ln216_fu_454_p2     |     +    |      0|  0|  15|           7|           1|
    |i_2_fu_416_p2           |     +    |      0|  0|  15|           5|           1|
    |i_fu_312_p2             |     +    |      0|  0|  15|           5|           1|
    |sub_ln1116_fu_442_p2    |     -    |      0|  0|  12|          12|          12|
    |sub_ln1265_fu_338_p2    |     -    |      0|  0|  12|          12|          12|
    |sub_ln703_35_fu_403_p2  |     -    |      0|  0|  47|           1|          40|
    |sub_ln703_fu_396_p2     |     -    |      0|  0|  47|           1|          40|
    |icmp_ln202_fu_306_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln204_fu_348_p2    |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln214_fu_410_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln216_fu_448_p2    |   icmp   |      0|  0|  11|           7|           7|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      8|  0| 515|         295|         447|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  50|         11|    1|         11|
    |i14_0_reg_276           |   9|          2|    5|         10|
    |i_0_reg_254             |   9|          2|    5|         10|
    |input_k_0_V_address0    |  15|          3|   11|         33|
    |input_q_0_V_address0    |  15|          3|   11|         33|
    |k16_0_0_reg_287         |   9|          2|    7|         14|
    |k_0_0_reg_265           |   9|          2|    6|         12|
    |rotated_k_0_V_address0  |  21|          4|   11|         44|
    |rotated_k_0_V_d0        |  15|          3|   40|        120|
    |rotated_q_0_V_address0  |  21|          4|   11|         44|
    |rotated_q_0_V_d0        |  15|          3|   40|        120|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 188|         39|  148|        451|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln204_reg_574           |   6|   0|    6|          0|
    |add_ln216_reg_627           |   7|   0|    7|          0|
    |ap_CS_fsm                   |  10|   0|   10|          0|
    |cos_tab_V_5_load_reg_668    |  17|   0|   17|          0|
    |i14_0_reg_276               |   5|   0|    5|          0|
    |i_0_reg_254                 |   5|   0|    5|          0|
    |i_2_reg_614                 |   5|   0|    5|          0|
    |i_reg_560                   |   5|   0|    5|          0|
    |k16_0_0_reg_287             |   7|   0|    7|          0|
    |k_0_0_reg_265               |   6|   0|    6|          0|
    |mul_ln1118_1_reg_693        |  56|   0|   56|          0|
    |mul_ln1118_2_reg_698        |  56|   0|   56|          0|
    |mul_ln1118_3_reg_703        |  56|   0|   56|          0|
    |mul_ln1118_reg_688          |  56|   0|   56|          0|
    |reg_298                     |  40|   0|   40|          0|
    |reg_302                     |  40|   0|   40|          0|
    |rotated_k_0_V_load_reg_683  |  40|   0|   40|          0|
    |rotated_q_0_V_load_reg_678  |  40|   0|   40|          0|
    |sext_ln1116_reg_632         |  64|   0|   64|          0|
    |sext_ln1265_reg_595         |  64|   0|   64|          0|
    |sext_ln203_reg_579          |  64|   0|   64|          0|
    |sin_tab_V_5_load_reg_673    |  17|   0|   17|          0|
    |sub_ln1116_reg_619          |   7|   0|   12|          5|
    |sub_ln1265_reg_565          |   7|   0|   12|          5|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 680|   0|  690|         10|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_start               |  in |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_done                | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_idle                | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|ap_ready               | out |    1| ap_ctrl_hs | apply_rotary_pos_emb | return value |
|input_q_0_V_address0   | out |   11|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_ce0        | out |    1|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_q0         |  in |   40|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_address1   | out |   11|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_ce1        | out |    1|  ap_memory |      input_q_0_V     |     array    |
|input_q_0_V_q1         |  in |   40|  ap_memory |      input_q_0_V     |     array    |
|input_k_0_V_address0   | out |   11|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_ce0        | out |    1|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_q0         |  in |   40|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_address1   | out |   11|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_ce1        | out |    1|  ap_memory |      input_k_0_V     |     array    |
|input_k_0_V_q1         |  in |   40|  ap_memory |      input_k_0_V     |     array    |
|output_q_0_V_address0  | out |   11|  ap_memory |     output_q_0_V     |     array    |
|output_q_0_V_ce0       | out |    1|  ap_memory |     output_q_0_V     |     array    |
|output_q_0_V_we0       | out |    1|  ap_memory |     output_q_0_V     |     array    |
|output_q_0_V_d0        | out |   40|  ap_memory |     output_q_0_V     |     array    |
|output_k_0_V_address0  | out |   11|  ap_memory |     output_k_0_V     |     array    |
|output_k_0_V_ce0       | out |    1|  ap_memory |     output_k_0_V     |     array    |
|output_k_0_V_we0       | out |    1|  ap_memory |     output_k_0_V     |     array    |
|output_k_0_V_d0        | out |   40|  ap_memory |     output_k_0_V     |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%rotated_q_0_V = alloca [1536 x i40], align 8" [./layer.h:200]   --->   Operation 11 'alloca' 'rotated_q_0_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%rotated_k_0_V = alloca [1536 x i40], align 8" [./layer.h:201]   --->   Operation 12 'alloca' 'rotated_k_0_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %.preheader501" [./layer.h:202]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ %i, %APPLY_ROTARY_POS_EMB_LOOP_2_end ], [ 0, %arrayctor.loop7.preheader ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.36ns)   --->   "%icmp_ln202 = icmp eq i5 %i_0, -16" [./layer.h:202]   --->   Operation 15 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [./layer.h:202]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln202, label %.preheader.preheader, label %APPLY_ROTARY_POS_EMB_LOOP_2_begin" [./layer.h:202]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1825) nounwind" [./layer.h:202]   --->   Operation 19 'specloopname' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_69 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %i_0, i7 0)" [./layer.h:205]   --->   Operation 20 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_70 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [./layer.h:205]   --->   Operation 21 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i10 %tmp_70 to i12" [./layer.h:205]   --->   Operation 22 'zext' 'zext_ln1265' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%sub_ln1265 = sub i12 %tmp_69, %zext_ln1265" [./layer.h:205]   --->   Operation 23 'sub' 'sub_ln1265' <Predicate = (!icmp_ln202)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str1826)" [./layer.h:203]   --->   Operation 24 'specregionbegin' 'tmp' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:204]   --->   Operation 25 'br' <Predicate = (!icmp_ln202)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader" [./layer.h:214]   --->   Operation 26 'br' <Predicate = (icmp_ln202)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%k_0_0 = phi i6 [ 0, %APPLY_ROTARY_POS_EMB_LOOP_2_begin ], [ %add_ln204, %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit100.0 ]" [./layer.h:204]   --->   Operation 27 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i6 %k_0_0 to i7" [./layer.h:204]   --->   Operation 28 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.42ns)   --->   "%icmp_ln204 = icmp eq i6 %k_0_0, -16" [./layer.h:204]   --->   Operation 29 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 30 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.82ns)   --->   "%add_ln204 = add i6 %k_0_0, 1" [./layer.h:204]   --->   Operation 31 'add' 'add_ln204' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln204, label %APPLY_ROTARY_POS_EMB_LOOP_2_end, label %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit100.0" [./layer.h:204]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %k_0_0 to i12" [./layer.h:207]   --->   Operation 33 'zext' 'zext_ln203' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.54ns)   --->   "%add_ln203 = add i12 %sub_ln1265, %zext_ln203" [./layer.h:207]   --->   Operation 34 'add' 'add_ln203' <Predicate = (!icmp_ln204)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i12 %add_ln203 to i64" [./layer.h:207]   --->   Operation 35 'sext' 'sext_ln203' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%input_q_0_V_addr_1 = getelementptr [1536 x i40]* %input_q_0_V, i64 0, i64 %sext_ln203" [./layer.h:207]   --->   Operation 36 'getelementptr' 'input_q_0_V_addr_1' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%input_k_0_V_addr_1 = getelementptr [1536 x i40]* %input_k_0_V, i64 0, i64 %sext_ln203" [./layer.h:208]   --->   Operation 37 'getelementptr' 'input_k_0_V_addr_1' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.87ns)   --->   "%add_ln205 = add i7 %zext_ln204, 48" [./layer.h:205]   --->   Operation 38 'add' 'add_ln205' <Predicate = (!icmp_ln204)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1265_3 = zext i7 %add_ln205 to i12" [./layer.h:205]   --->   Operation 39 'zext' 'zext_ln1265_3' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.54ns)   --->   "%add_ln1265 = add i12 %sub_ln1265, %zext_ln1265_3" [./layer.h:205]   --->   Operation 40 'add' 'add_ln1265' <Predicate = (!icmp_ln204)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i12 %add_ln1265 to i64" [./layer.h:205]   --->   Operation 41 'sext' 'sext_ln1265' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%input_q_0_V_addr = getelementptr [1536 x i40]* %input_q_0_V, i64 0, i64 %sext_ln1265" [./layer.h:205]   --->   Operation 42 'getelementptr' 'input_q_0_V_addr' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%input_k_0_V_addr = getelementptr [1536 x i40]* %input_k_0_V, i64 0, i64 %sext_ln1265" [./layer.h:206]   --->   Operation 43 'getelementptr' 'input_k_0_V_addr' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%input_q_0_V_load = load i40* %input_q_0_V_addr, align 8" [./layer.h:205]   --->   Operation 44 'load' 'input_q_0_V_load' <Predicate = (!icmp_ln204)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%input_k_0_V_load = load i40* %input_k_0_V_addr, align 8" [./layer.h:206]   --->   Operation 45 'load' 'input_k_0_V_load' <Predicate = (!icmp_ln204)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%input_q_0_V_load_1 = load i40* %input_q_0_V_addr_1, align 8" [./layer.h:207]   --->   Operation 46 'load' 'input_q_0_V_load_1' <Predicate = (!icmp_ln204)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%input_k_0_V_load_1 = load i40* %input_k_0_V_addr_1, align 8" [./layer.h:208]   --->   Operation 47 'load' 'input_k_0_V_load_1' <Predicate = (!icmp_ln204)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str1826, i32 %tmp)" [./layer.h:210]   --->   Operation 48 'specregionend' 'empty_116' <Predicate = (icmp_ln204)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader501" [./layer.h:202]   --->   Operation 49 'br' <Predicate = (icmp_ln204)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%rotated_q_0_V_addr_1 = getelementptr [1536 x i40]* %rotated_q_0_V, i64 0, i64 %sext_ln1265" [./layer.h:207]   --->   Operation 50 'getelementptr' 'rotated_q_0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%rotated_k_0_V_addr_1 = getelementptr [1536 x i40]* %rotated_k_0_V, i64 0, i64 %sext_ln1265" [./layer.h:208]   --->   Operation 51 'getelementptr' 'rotated_k_0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (3.25ns)   --->   "%input_q_0_V_load = load i40* %input_q_0_V_addr, align 8" [./layer.h:205]   --->   Operation 52 'load' 'input_q_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 53 [1/2] (3.25ns)   --->   "%input_k_0_V_load = load i40* %input_k_0_V_addr, align 8" [./layer.h:206]   --->   Operation 53 'load' 'input_k_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 54 [1/2] (3.25ns)   --->   "%input_q_0_V_load_1 = load i40* %input_q_0_V_addr_1, align 8" [./layer.h:207]   --->   Operation 54 'load' 'input_q_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 55 [1/1] (3.25ns)   --->   "store i40 %input_q_0_V_load_1, i40* %rotated_q_0_V_addr_1, align 8" [./layer.h:207]   --->   Operation 55 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 56 [1/2] (3.25ns)   --->   "%input_k_0_V_load_1 = load i40* %input_k_0_V_addr_1, align 8" [./layer.h:208]   --->   Operation 56 'load' 'input_k_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 57 [1/1] (3.25ns)   --->   "store i40 %input_k_0_V_load_1, i40* %rotated_k_0_V_addr_1, align 8" [./layer.h:208]   --->   Operation 57 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>

State 5 <SV = 4> <Delay = 6.13>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1827) nounwind" [./layer.h:204]   --->   Operation 58 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%rotated_q_0_V_addr = getelementptr [1536 x i40]* %rotated_q_0_V, i64 0, i64 %sext_ln203" [./layer.h:205]   --->   Operation 59 'getelementptr' 'rotated_q_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%rotated_k_0_V_addr = getelementptr [1536 x i40]* %rotated_k_0_V, i64 0, i64 %sext_ln203" [./layer.h:206]   --->   Operation 60 'getelementptr' 'rotated_k_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (2.87ns)   --->   "%sub_ln703 = sub i40 0, %input_q_0_V_load" [./layer.h:205]   --->   Operation 61 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (3.25ns)   --->   "store i40 %sub_ln703, i40* %rotated_q_0_V_addr, align 8" [./layer.h:205]   --->   Operation 62 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_5 : Operation 63 [1/1] (2.87ns)   --->   "%sub_ln703_35 = sub i40 0, %input_k_0_V_load" [./layer.h:206]   --->   Operation 63 'sub' 'sub_ln703_35' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (3.25ns)   --->   "store i40 %sub_ln703_35, i40* %rotated_k_0_V_addr, align 8" [./layer.h:206]   --->   Operation 64 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:204]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.78>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%i14_0 = phi i5 [ %i_2, %APPLY_ROTARY_POS_EMB_LOOP_5_end ], [ 0, %.preheader.preheader ]"   --->   Operation 66 'phi' 'i14_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.36ns)   --->   "%icmp_ln214 = icmp eq i5 %i14_0, -16" [./layer.h:214]   --->   Operation 67 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 68 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i14_0, 1" [./layer.h:214]   --->   Operation 69 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln214, label %2, label %APPLY_ROTARY_POS_EMB_LOOP_5_begin" [./layer.h:214]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1828) nounwind" [./layer.h:214]   --->   Operation 71 'specloopname' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_71 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %i14_0, i7 0)" [./layer.h:218]   --->   Operation 72 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_72 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i14_0, i5 0)" [./layer.h:218]   --->   Operation 73 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i10 %tmp_72 to i12" [./layer.h:218]   --->   Operation 74 'zext' 'zext_ln1116' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.54ns)   --->   "%sub_ln1116 = sub i12 %tmp_71, %zext_ln1116" [./layer.h:218]   --->   Operation 75 'sub' 'sub_ln1116' <Predicate = (!icmp_ln214)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str1829)" [./layer.h:215]   --->   Operation 76 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:216]   --->   Operation 77 'br' <Predicate = (!icmp_ln214)> <Delay = 1.76>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [./layer.h:224]   --->   Operation 78 'ret' <Predicate = (icmp_ln214)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.80>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%k16_0_0 = phi i7 [ 0, %APPLY_ROTARY_POS_EMB_LOOP_5_begin ], [ %add_ln216, %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvlEv.exit66.0 ]" [./layer.h:216]   --->   Operation 79 'phi' 'k16_0_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.48ns)   --->   "%icmp_ln216 = icmp eq i7 %k16_0_0, -32" [./layer.h:216]   --->   Operation 80 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 81 'speclooptripcount' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.87ns)   --->   "%add_ln216 = add i7 %k16_0_0, 1" [./layer.h:216]   --->   Operation 82 'add' 'add_ln216' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %APPLY_ROTARY_POS_EMB_LOOP_5_end, label %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvlEv.exit66.0" [./layer.h:216]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i7 %k16_0_0 to i64" [./layer.h:217]   --->   Operation 84 'zext' 'zext_ln217' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i7 %k16_0_0 to i12" [./layer.h:218]   --->   Operation 85 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.54ns)   --->   "%add_ln1116 = add i12 %sub_ln1116, %zext_ln1116_2" [./layer.h:218]   --->   Operation 86 'add' 'add_ln1116' <Predicate = (!icmp_ln216)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i12 %add_ln1116 to i64" [./layer.h:218]   --->   Operation 87 'sext' 'sext_ln1116' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%input_q_0_V_addr_2 = getelementptr [1536 x i40]* %input_q_0_V, i64 0, i64 %sext_ln1116" [./layer.h:218]   --->   Operation 88 'getelementptr' 'input_q_0_V_addr_2' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%input_k_0_V_addr_2 = getelementptr [1536 x i40]* %input_k_0_V, i64 0, i64 %sext_ln1116" [./layer.h:220]   --->   Operation 89 'getelementptr' 'input_k_0_V_addr_2' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%rotated_q_0_V_addr_2 = getelementptr [1536 x i40]* %rotated_q_0_V, i64 0, i64 %sext_ln1116" [./layer.h:218]   --->   Operation 90 'getelementptr' 'rotated_q_0_V_addr_2' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%rotated_k_0_V_addr_2 = getelementptr [1536 x i40]* %rotated_k_0_V, i64 0, i64 %sext_ln1116" [./layer.h:220]   --->   Operation 91 'getelementptr' 'rotated_k_0_V_addr_2' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%cos_tab_V_5_addr = getelementptr [96 x i17]* @cos_tab_V_5, i64 0, i64 %zext_ln217" [./layer.h:218]   --->   Operation 92 'getelementptr' 'cos_tab_V_5_addr' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_7 : Operation 93 [2/2] (3.25ns)   --->   "%cos_tab_V_5_load = load i17* %cos_tab_V_5_addr, align 4" [./layer.h:218]   --->   Operation 93 'load' 'cos_tab_V_5_load' <Predicate = (!icmp_ln216)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 96> <ROM>
ST_7 : Operation 94 [2/2] (3.25ns)   --->   "%input_q_0_V_load_2 = load i40* %input_q_0_V_addr_2, align 8" [./layer.h:218]   --->   Operation 94 'load' 'input_q_0_V_load_2' <Predicate = (!icmp_ln216)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%sin_tab_V_5_addr = getelementptr [96 x i17]* @sin_tab_V_5, i64 0, i64 %zext_ln217" [./layer.h:218]   --->   Operation 95 'getelementptr' 'sin_tab_V_5_addr' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_7 : Operation 96 [2/2] (3.25ns)   --->   "%sin_tab_V_5_load = load i17* %sin_tab_V_5_addr, align 4" [./layer.h:218]   --->   Operation 96 'load' 'sin_tab_V_5_load' <Predicate = (!icmp_ln216)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 96> <ROM>
ST_7 : Operation 97 [2/2] (3.25ns)   --->   "%rotated_q_0_V_load = load i40* %rotated_q_0_V_addr_2, align 8" [./layer.h:218]   --->   Operation 97 'load' 'rotated_q_0_V_load' <Predicate = (!icmp_ln216)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_7 : Operation 98 [2/2] (3.25ns)   --->   "%input_k_0_V_load_2 = load i40* %input_k_0_V_addr_2, align 8" [./layer.h:220]   --->   Operation 98 'load' 'input_k_0_V_load_2' <Predicate = (!icmp_ln216)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_7 : Operation 99 [2/2] (3.25ns)   --->   "%rotated_k_0_V_load = load i40* %rotated_k_0_V_addr_2, align 8" [./layer.h:220]   --->   Operation 99 'load' 'rotated_k_0_V_load' <Predicate = (!icmp_ln216)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str1829, i32 %tmp_s)" [./layer.h:222]   --->   Operation 100 'specregionend' 'empty_119' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader" [./layer.h:214]   --->   Operation 101 'br' <Predicate = (icmp_ln216)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 102 [1/2] (3.25ns)   --->   "%cos_tab_V_5_load = load i17* %cos_tab_V_5_addr, align 4" [./layer.h:218]   --->   Operation 102 'load' 'cos_tab_V_5_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 96> <ROM>
ST_8 : Operation 103 [1/2] (3.25ns)   --->   "%input_q_0_V_load_2 = load i40* %input_q_0_V_addr_2, align 8" [./layer.h:218]   --->   Operation 103 'load' 'input_q_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_8 : Operation 104 [1/2] (3.25ns)   --->   "%sin_tab_V_5_load = load i17* %sin_tab_V_5_addr, align 4" [./layer.h:218]   --->   Operation 104 'load' 'sin_tab_V_5_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 96> <ROM>
ST_8 : Operation 105 [1/2] (3.25ns)   --->   "%rotated_q_0_V_load = load i40* %rotated_q_0_V_addr_2, align 8" [./layer.h:218]   --->   Operation 105 'load' 'rotated_q_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_8 : Operation 106 [1/2] (3.25ns)   --->   "%input_k_0_V_load_2 = load i40* %input_k_0_V_addr_2, align 8" [./layer.h:220]   --->   Operation 106 'load' 'input_k_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_8 : Operation 107 [1/2] (3.25ns)   --->   "%rotated_k_0_V_load = load i40* %rotated_k_0_V_addr_2, align 8" [./layer.h:220]   --->   Operation 107 'load' 'rotated_k_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>

State 9 <SV = 5> <Delay = 8.51>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %input_q_0_V_load_2 to i56" [./layer.h:218]   --->   Operation 108 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i17 %cos_tab_V_5_load to i56" [./layer.h:218]   --->   Operation 109 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i56 %sext_ln1118_2, %sext_ln1118" [./layer.h:218]   --->   Operation 110 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i40 %rotated_q_0_V_load to i56" [./layer.h:218]   --->   Operation 111 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i17 %sin_tab_V_5_load to i56" [./layer.h:218]   --->   Operation 112 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (8.51ns)   --->   "%mul_ln1118_1 = mul i56 %sext_ln1118_4, %sext_ln1118_3" [./layer.h:218]   --->   Operation 113 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i40 %input_k_0_V_load_2 to i56" [./layer.h:220]   --->   Operation 114 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (8.51ns)   --->   "%mul_ln1118_2 = mul i56 %sext_ln1118_2, %sext_ln1118_5" [./layer.h:220]   --->   Operation 115 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i40 %rotated_k_0_V_load to i56" [./layer.h:220]   --->   Operation 116 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (8.51ns)   --->   "%mul_ln1118_3 = mul i56 %sext_ln1118_4, %sext_ln1118_6" [./layer.h:220]   --->   Operation 117 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 6.56>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1830) nounwind" [./layer.h:216]   --->   Operation 118 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%output_q_0_V_addr = getelementptr [1536 x i40]* %output_q_0_V, i64 0, i64 %sext_ln1116" [./layer.h:218]   --->   Operation 119 'getelementptr' 'output_q_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%output_k_0_V_addr = getelementptr [1536 x i40]* %output_k_0_V, i64 0, i64 %sext_ln1116" [./layer.h:220]   --->   Operation 120 'getelementptr' 'output_k_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (3.31ns)   --->   "%add_ln1192 = add i56 %mul_ln1118, %mul_ln1118_1" [./layer.h:218]   --->   Operation 121 'add' 'add_ln1192' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192, i32 16, i32 55)" [./layer.h:218]   --->   Operation 122 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (3.25ns)   --->   "store i40 %trunc_ln, i40* %output_q_0_V_addr, align 8" [./layer.h:218]   --->   Operation 123 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 124 [1/1] (3.31ns)   --->   "%add_ln1192_1 = add i56 %mul_ln1118_2, %mul_ln1118_3" [./layer.h:220]   --->   Operation 124 'add' 'add_ln1192_1' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_1, i32 16, i32 55)" [./layer.h:220]   --->   Operation 125 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (3.25ns)   --->   "store i40 %trunc_ln708_s, i40* %output_k_0_V_addr, align 8" [./layer.h:220]   --->   Operation 126 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:216]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_q_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_k_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_q_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_k_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cos_tab_V_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_tab_V_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rotated_q_0_V        (alloca           ) [ 00111111111]
rotated_k_0_V        (alloca           ) [ 00111111111]
br_ln202             (br               ) [ 01111100000]
i_0                  (phi              ) [ 00100000000]
icmp_ln202           (icmp             ) [ 00111100000]
empty                (speclooptripcount) [ 00000000000]
i                    (add              ) [ 01111100000]
br_ln202             (br               ) [ 00000000000]
specloopname_ln202   (specloopname     ) [ 00000000000]
tmp_69               (bitconcatenate   ) [ 00000000000]
tmp_70               (bitconcatenate   ) [ 00000000000]
zext_ln1265          (zext             ) [ 00000000000]
sub_ln1265           (sub              ) [ 00011100000]
tmp                  (specregionbegin  ) [ 00011100000]
br_ln204             (br               ) [ 00111100000]
br_ln214             (br               ) [ 00111111111]
k_0_0                (phi              ) [ 00010000000]
zext_ln204           (zext             ) [ 00000000000]
icmp_ln204           (icmp             ) [ 00111100000]
empty_117            (speclooptripcount) [ 00000000000]
add_ln204            (add              ) [ 00111100000]
br_ln204             (br               ) [ 00000000000]
zext_ln203           (zext             ) [ 00000000000]
add_ln203            (add              ) [ 00000000000]
sext_ln203           (sext             ) [ 00001100000]
input_q_0_V_addr_1   (getelementptr    ) [ 00001000000]
input_k_0_V_addr_1   (getelementptr    ) [ 00001000000]
add_ln205            (add              ) [ 00000000000]
zext_ln1265_3        (zext             ) [ 00000000000]
add_ln1265           (add              ) [ 00000000000]
sext_ln1265          (sext             ) [ 00001000000]
input_q_0_V_addr     (getelementptr    ) [ 00001000000]
input_k_0_V_addr     (getelementptr    ) [ 00001000000]
empty_116            (specregionend    ) [ 00000000000]
br_ln202             (br               ) [ 01111100000]
rotated_q_0_V_addr_1 (getelementptr    ) [ 00000000000]
rotated_k_0_V_addr_1 (getelementptr    ) [ 00000000000]
input_q_0_V_load     (load             ) [ 00000100000]
input_k_0_V_load     (load             ) [ 00000100000]
input_q_0_V_load_1   (load             ) [ 00000000000]
store_ln207          (store            ) [ 00000000000]
input_k_0_V_load_1   (load             ) [ 00000000000]
store_ln208          (store            ) [ 00000000000]
specloopname_ln204   (specloopname     ) [ 00000000000]
rotated_q_0_V_addr   (getelementptr    ) [ 00000000000]
rotated_k_0_V_addr   (getelementptr    ) [ 00000000000]
sub_ln703            (sub              ) [ 00000000000]
store_ln205          (store            ) [ 00000000000]
sub_ln703_35         (sub              ) [ 00000000000]
store_ln206          (store            ) [ 00000000000]
br_ln204             (br               ) [ 00111100000]
i14_0                (phi              ) [ 00000010000]
icmp_ln214           (icmp             ) [ 00000011111]
empty_118            (speclooptripcount) [ 00000000000]
i_2                  (add              ) [ 00100011111]
br_ln214             (br               ) [ 00000000000]
specloopname_ln214   (specloopname     ) [ 00000000000]
tmp_71               (bitconcatenate   ) [ 00000000000]
tmp_72               (bitconcatenate   ) [ 00000000000]
zext_ln1116          (zext             ) [ 00000000000]
sub_ln1116           (sub              ) [ 00000001111]
tmp_s                (specregionbegin  ) [ 00000001111]
br_ln216             (br               ) [ 00000011111]
ret_ln224            (ret              ) [ 00000000000]
k16_0_0              (phi              ) [ 00000001000]
icmp_ln216           (icmp             ) [ 00000011111]
empty_120            (speclooptripcount) [ 00000000000]
add_ln216            (add              ) [ 00000011111]
br_ln216             (br               ) [ 00000000000]
zext_ln217           (zext             ) [ 00000000000]
zext_ln1116_2        (zext             ) [ 00000000000]
add_ln1116           (add              ) [ 00000000000]
sext_ln1116          (sext             ) [ 00000000111]
input_q_0_V_addr_2   (getelementptr    ) [ 00000000100]
input_k_0_V_addr_2   (getelementptr    ) [ 00000000100]
rotated_q_0_V_addr_2 (getelementptr    ) [ 00000000100]
rotated_k_0_V_addr_2 (getelementptr    ) [ 00000000100]
cos_tab_V_5_addr     (getelementptr    ) [ 00000000100]
sin_tab_V_5_addr     (getelementptr    ) [ 00000000100]
empty_119            (specregionend    ) [ 00000000000]
br_ln214             (br               ) [ 00100011111]
cos_tab_V_5_load     (load             ) [ 00000000010]
input_q_0_V_load_2   (load             ) [ 00000000010]
sin_tab_V_5_load     (load             ) [ 00000000010]
rotated_q_0_V_load   (load             ) [ 00000000010]
input_k_0_V_load_2   (load             ) [ 00000000010]
rotated_k_0_V_load   (load             ) [ 00000000010]
sext_ln1118          (sext             ) [ 00000000000]
sext_ln1118_2        (sext             ) [ 00000000000]
mul_ln1118           (mul              ) [ 00000000001]
sext_ln1118_3        (sext             ) [ 00000000000]
sext_ln1118_4        (sext             ) [ 00000000000]
mul_ln1118_1         (mul              ) [ 00000000001]
sext_ln1118_5        (sext             ) [ 00000000000]
mul_ln1118_2         (mul              ) [ 00000000001]
sext_ln1118_6        (sext             ) [ 00000000000]
mul_ln1118_3         (mul              ) [ 00000000001]
specloopname_ln216   (specloopname     ) [ 00000000000]
output_q_0_V_addr    (getelementptr    ) [ 00000000000]
output_k_0_V_addr    (getelementptr    ) [ 00000000000]
add_ln1192           (add              ) [ 00000000000]
trunc_ln             (partselect       ) [ 00000000000]
store_ln218          (store            ) [ 00000000000]
add_ln1192_1         (add              ) [ 00000000000]
trunc_ln708_s        (partselect       ) [ 00000000000]
store_ln220          (store            ) [ 00000000000]
br_ln216             (br               ) [ 00000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_q_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_q_0_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_k_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_k_0_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_q_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_q_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_k_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_k_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cos_tab_V_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_tab_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sin_tab_V_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_tab_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1825"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1826"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1827"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1828"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1829"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1830"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="rotated_q_0_V_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotated_q_0_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="rotated_k_0_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rotated_k_0_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_q_0_V_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="40" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="12" slack="0"/>
<pin id="86" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_q_0_V_addr_1/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="input_k_0_V_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="40" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="12" slack="0"/>
<pin id="93" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_k_0_V_addr_1/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_q_0_V_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="40" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="12" slack="0"/>
<pin id="100" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_q_0_V_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="input_k_0_V_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="40" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="12" slack="0"/>
<pin id="107" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_k_0_V_addr/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="122" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="123" dir="0" index="5" bw="40" slack="2147483647"/>
<pin id="124" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="40" slack="1"/>
<pin id="125" dir="1" index="7" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_q_0_V_load/3 input_q_0_V_load_1/3 input_q_0_V_load_2/7 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="128" dir="0" index="5" bw="40" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="40" slack="1"/>
<pin id="130" dir="1" index="7" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_k_0_V_load/3 input_k_0_V_load_1/3 input_k_0_V_load_2/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="rotated_q_0_V_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="12" slack="1"/>
<pin id="136" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_q_0_V_addr_1/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="rotated_k_0_V_addr_1_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="12" slack="1"/>
<pin id="142" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_k_0_V_addr_1/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="40" slack="0"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln207/4 store_ln205/5 rotated_q_0_V_load/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="0"/>
<pin id="153" dir="0" index="1" bw="40" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln208/4 store_ln206/5 rotated_k_0_V_load/7 "/>
</bind>
</comp>

<comp id="158" class="1004" name="rotated_q_0_V_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="12" slack="2"/>
<pin id="162" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_q_0_V_addr/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="rotated_k_0_V_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="12" slack="2"/>
<pin id="168" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_k_0_V_addr/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="input_q_0_V_addr_2_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="40" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="12" slack="0"/>
<pin id="176" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_q_0_V_addr_2/7 "/>
</bind>
</comp>

<comp id="179" class="1004" name="input_k_0_V_addr_2_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="40" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="12" slack="0"/>
<pin id="183" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_k_0_V_addr_2/7 "/>
</bind>
</comp>

<comp id="186" class="1004" name="rotated_q_0_V_addr_2_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="12" slack="0"/>
<pin id="190" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_q_0_V_addr_2/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="rotated_k_0_V_addr_2_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="12" slack="0"/>
<pin id="196" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rotated_k_0_V_addr_2/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="cos_tab_V_5_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="17" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="7" slack="0"/>
<pin id="202" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_tab_V_5_addr/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cos_tab_V_5_load/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sin_tab_V_5_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="17" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="7" slack="0"/>
<pin id="216" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_tab_V_5_addr/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_tab_V_5_load/7 "/>
</bind>
</comp>

<comp id="228" class="1004" name="output_q_0_V_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="40" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="12" slack="3"/>
<pin id="232" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_q_0_V_addr/10 "/>
</bind>
</comp>

<comp id="235" class="1004" name="output_k_0_V_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="40" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="12" slack="3"/>
<pin id="239" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_k_0_V_addr/10 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln218_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="0" index="1" bw="40" slack="0"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln218/10 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln220_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="0"/>
<pin id="250" dir="0" index="1" bw="40" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/10 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_0_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="1"/>
<pin id="256" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_0_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="k_0_0_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="1"/>
<pin id="267" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_0_0 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="k_0_0_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_0/3 "/>
</bind>
</comp>

<comp id="276" class="1005" name="i14_0_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="1"/>
<pin id="278" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i14_0 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="i14_0_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i14_0/6 "/>
</bind>
</comp>

<comp id="287" class="1005" name="k16_0_0_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="1"/>
<pin id="289" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k16_0_0 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="k16_0_0_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k16_0_0/7 "/>
</bind>
</comp>

<comp id="298" class="1005" name="reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="40" slack="1"/>
<pin id="300" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="input_q_0_V_load input_q_0_V_load_2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="40" slack="1"/>
<pin id="304" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="input_k_0_V_load input_k_0_V_load_2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln202_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="i_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_69_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="0"/>
<pin id="320" dir="0" index="1" bw="5" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_70_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln1265_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sub_ln1265_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="12" slack="0"/>
<pin id="340" dir="0" index="1" bw="10" slack="0"/>
<pin id="341" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1265/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln204_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln204_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="0" index="1" bw="6" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln204/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln204_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln203_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln203_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="12" slack="1"/>
<pin id="366" dir="0" index="1" bw="6" slack="0"/>
<pin id="367" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln203_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln205_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="0" index="1" bw="7" slack="0"/>
<pin id="378" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln205/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln1265_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_3/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln1265_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="12" slack="1"/>
<pin id="387" dir="0" index="1" bw="7" slack="0"/>
<pin id="388" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln1265_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sub_ln703_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="40" slack="1"/>
<pin id="399" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sub_ln703_35_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="40" slack="1"/>
<pin id="406" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_35/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln214_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="0" index="1" bw="5" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="i_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_71_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="12" slack="0"/>
<pin id="424" dir="0" index="1" bw="5" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_71/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_72_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="0" index="1" bw="5" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_72/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln1116_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="0"/>
<pin id="440" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sub_ln1116_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="0"/>
<pin id="444" dir="0" index="1" bw="10" slack="0"/>
<pin id="445" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln216_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="0" index="1" bw="7" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln216_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln217_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln1116_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="0"/>
<pin id="468" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln1116_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="1"/>
<pin id="472" dir="0" index="1" bw="7" slack="0"/>
<pin id="473" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sext_ln1116_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="12" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln1118_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="40" slack="1"/>
<pin id="485" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/9 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_ln1118_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="17" slack="1"/>
<pin id="489" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="mul_ln1118_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="17" slack="0"/>
<pin id="492" dir="0" index="1" bw="40" slack="0"/>
<pin id="493" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/9 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sext_ln1118_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="40" slack="1"/>
<pin id="498" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/9 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln1118_4_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="17" slack="1"/>
<pin id="501" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/9 "/>
</bind>
</comp>

<comp id="502" class="1004" name="mul_ln1118_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="17" slack="0"/>
<pin id="504" dir="0" index="1" bw="40" slack="0"/>
<pin id="505" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/9 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sext_ln1118_5_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="40" slack="1"/>
<pin id="510" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/9 "/>
</bind>
</comp>

<comp id="512" class="1004" name="mul_ln1118_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="17" slack="0"/>
<pin id="514" dir="0" index="1" bw="40" slack="0"/>
<pin id="515" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/9 "/>
</bind>
</comp>

<comp id="518" class="1004" name="sext_ln1118_6_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="40" slack="1"/>
<pin id="520" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/9 "/>
</bind>
</comp>

<comp id="521" class="1004" name="mul_ln1118_3_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="17" slack="0"/>
<pin id="523" dir="0" index="1" bw="40" slack="0"/>
<pin id="524" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/9 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln1192_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="56" slack="1"/>
<pin id="529" dir="0" index="1" bw="56" slack="1"/>
<pin id="530" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/10 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="40" slack="0"/>
<pin id="533" dir="0" index="1" bw="56" slack="0"/>
<pin id="534" dir="0" index="2" bw="6" slack="0"/>
<pin id="535" dir="0" index="3" bw="7" slack="0"/>
<pin id="536" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln1192_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="56" slack="1"/>
<pin id="544" dir="0" index="1" bw="56" slack="1"/>
<pin id="545" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_1/10 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln708_s_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="40" slack="0"/>
<pin id="548" dir="0" index="1" bw="56" slack="0"/>
<pin id="549" dir="0" index="2" bw="6" slack="0"/>
<pin id="550" dir="0" index="3" bw="7" slack="0"/>
<pin id="551" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/10 "/>
</bind>
</comp>

<comp id="560" class="1005" name="i_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="0"/>
<pin id="562" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="565" class="1005" name="sub_ln1265_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="1"/>
<pin id="567" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1265 "/>
</bind>
</comp>

<comp id="574" class="1005" name="add_ln204_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="6" slack="0"/>
<pin id="576" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln204 "/>
</bind>
</comp>

<comp id="579" class="1005" name="sext_ln203_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="2"/>
<pin id="581" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln203 "/>
</bind>
</comp>

<comp id="585" class="1005" name="input_q_0_V_addr_1_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="11" slack="1"/>
<pin id="587" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_q_0_V_addr_1 "/>
</bind>
</comp>

<comp id="590" class="1005" name="input_k_0_V_addr_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="11" slack="1"/>
<pin id="592" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_k_0_V_addr_1 "/>
</bind>
</comp>

<comp id="595" class="1005" name="sext_ln1265_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="1"/>
<pin id="597" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1265 "/>
</bind>
</comp>

<comp id="601" class="1005" name="input_q_0_V_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="11" slack="1"/>
<pin id="603" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_q_0_V_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="input_k_0_V_addr_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="11" slack="1"/>
<pin id="608" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_k_0_V_addr "/>
</bind>
</comp>

<comp id="614" class="1005" name="i_2_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="0"/>
<pin id="616" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="619" class="1005" name="sub_ln1116_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="12" slack="1"/>
<pin id="621" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1116 "/>
</bind>
</comp>

<comp id="627" class="1005" name="add_ln216_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="0"/>
<pin id="629" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln216 "/>
</bind>
</comp>

<comp id="632" class="1005" name="sext_ln1116_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="3"/>
<pin id="634" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="638" class="1005" name="input_q_0_V_addr_2_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="11" slack="1"/>
<pin id="640" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_q_0_V_addr_2 "/>
</bind>
</comp>

<comp id="643" class="1005" name="input_k_0_V_addr_2_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="11" slack="1"/>
<pin id="645" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_k_0_V_addr_2 "/>
</bind>
</comp>

<comp id="648" class="1005" name="rotated_q_0_V_addr_2_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="11" slack="1"/>
<pin id="650" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rotated_q_0_V_addr_2 "/>
</bind>
</comp>

<comp id="653" class="1005" name="rotated_k_0_V_addr_2_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="11" slack="1"/>
<pin id="655" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rotated_k_0_V_addr_2 "/>
</bind>
</comp>

<comp id="658" class="1005" name="cos_tab_V_5_addr_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="7" slack="1"/>
<pin id="660" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="cos_tab_V_5_addr "/>
</bind>
</comp>

<comp id="663" class="1005" name="sin_tab_V_5_addr_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="7" slack="1"/>
<pin id="665" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sin_tab_V_5_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="cos_tab_V_5_load_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="17" slack="1"/>
<pin id="670" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="cos_tab_V_5_load "/>
</bind>
</comp>

<comp id="673" class="1005" name="sin_tab_V_5_load_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="17" slack="1"/>
<pin id="675" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sin_tab_V_5_load "/>
</bind>
</comp>

<comp id="678" class="1005" name="rotated_q_0_V_load_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="40" slack="1"/>
<pin id="680" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="rotated_q_0_V_load "/>
</bind>
</comp>

<comp id="683" class="1005" name="rotated_k_0_V_load_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="40" slack="1"/>
<pin id="685" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="rotated_k_0_V_load "/>
</bind>
</comp>

<comp id="688" class="1005" name="mul_ln1118_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="56" slack="1"/>
<pin id="690" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="693" class="1005" name="mul_ln1118_1_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="56" slack="1"/>
<pin id="695" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_1 "/>
</bind>
</comp>

<comp id="698" class="1005" name="mul_ln1118_2_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="56" slack="1"/>
<pin id="700" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_2 "/>
</bind>
</comp>

<comp id="703" class="1005" name="mul_ln1118_3_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="56" slack="1"/>
<pin id="705" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="46" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="46" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="46" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="96" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="103" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="82" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="131"><net_src comp="89" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="110" pin="7"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="132" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="116" pin="7"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="138" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="172" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="186" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="226"><net_src comp="179" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="227"><net_src comp="192" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="228" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="235" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="30" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="110" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="116" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="258" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="16" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="258" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="22" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="28" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="258" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="331"><net_src comp="32" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="258" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="14" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="318" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="269" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="269" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="269" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="44" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="269" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="379"><net_src comp="344" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="48" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="400"><net_src comp="54" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="298" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="402"><net_src comp="396" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="407"><net_src comp="54" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="302" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="403" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="414"><net_src comp="280" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="16" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="280" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="22" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="28" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="280" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="30" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="32" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="280" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="14" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="422" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="291" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="291" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="64" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="291" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="469"><net_src comp="291" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="470" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="482"><net_src comp="475" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="486"><net_src comp="298" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="494"><net_src comp="487" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="483" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="506"><net_src comp="499" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="496" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="302" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="487" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="525"><net_src comp="499" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="537"><net_src comp="68" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="527" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="70" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="540"><net_src comp="72" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="541"><net_src comp="531" pin="4"/><net_sink comp="242" pin=1"/></net>

<net id="552"><net_src comp="68" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="542" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="70" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="555"><net_src comp="72" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="556"><net_src comp="546" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="563"><net_src comp="312" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="568"><net_src comp="338" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="577"><net_src comp="354" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="582"><net_src comp="369" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="588"><net_src comp="82" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="593"><net_src comp="89" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="598"><net_src comp="390" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="604"><net_src comp="96" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="609"><net_src comp="103" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="617"><net_src comp="416" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="622"><net_src comp="442" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="630"><net_src comp="454" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="635"><net_src comp="475" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="641"><net_src comp="172" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="646"><net_src comp="179" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="651"><net_src comp="186" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="656"><net_src comp="192" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="661"><net_src comp="198" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="666"><net_src comp="212" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="671"><net_src comp="205" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="676"><net_src comp="219" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="681"><net_src comp="144" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="686"><net_src comp="151" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="691"><net_src comp="490" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="696"><net_src comp="502" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="701"><net_src comp="512" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="706"><net_src comp="521" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="542" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_q_0_V | {10 }
	Port: output_k_0_V | {10 }
	Port: cos_tab_V_5 | {}
	Port: sin_tab_V_5 | {}
 - Input state : 
	Port: apply_rotary_pos_emb : input_q_0_V | {3 4 7 8 }
	Port: apply_rotary_pos_emb : input_k_0_V | {3 4 7 8 }
	Port: apply_rotary_pos_emb : cos_tab_V_5 | {7 8 }
	Port: apply_rotary_pos_emb : sin_tab_V_5 | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln202 : 1
		i : 1
		br_ln202 : 2
		tmp_69 : 1
		tmp_70 : 1
		zext_ln1265 : 2
		sub_ln1265 : 3
	State 3
		zext_ln204 : 1
		icmp_ln204 : 1
		add_ln204 : 1
		br_ln204 : 2
		zext_ln203 : 1
		add_ln203 : 2
		sext_ln203 : 3
		input_q_0_V_addr_1 : 4
		input_k_0_V_addr_1 : 4
		add_ln205 : 2
		zext_ln1265_3 : 3
		add_ln1265 : 4
		sext_ln1265 : 5
		input_q_0_V_addr : 6
		input_k_0_V_addr : 6
		input_q_0_V_load : 7
		input_k_0_V_load : 7
		input_q_0_V_load_1 : 5
		input_k_0_V_load_1 : 5
	State 4
		store_ln207 : 1
		store_ln208 : 1
	State 5
		store_ln205 : 1
		store_ln206 : 1
	State 6
		icmp_ln214 : 1
		i_2 : 1
		br_ln214 : 2
		tmp_71 : 1
		tmp_72 : 1
		zext_ln1116 : 2
		sub_ln1116 : 3
	State 7
		icmp_ln216 : 1
		add_ln216 : 1
		br_ln216 : 2
		zext_ln217 : 1
		zext_ln1116_2 : 1
		add_ln1116 : 2
		sext_ln1116 : 3
		input_q_0_V_addr_2 : 4
		input_k_0_V_addr_2 : 4
		rotated_q_0_V_addr_2 : 4
		rotated_k_0_V_addr_2 : 4
		cos_tab_V_5_addr : 2
		cos_tab_V_5_load : 3
		input_q_0_V_load_2 : 5
		sin_tab_V_5_addr : 2
		sin_tab_V_5_load : 3
		rotated_q_0_V_load : 5
		input_k_0_V_load_2 : 5
		rotated_k_0_V_load : 5
	State 8
	State 9
		mul_ln1118 : 1
		mul_ln1118_1 : 1
		mul_ln1118_2 : 1
		mul_ln1118_3 : 1
	State 10
		trunc_ln : 1
		store_ln218 : 2
		trunc_ln708_s : 1
		store_ln220 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |       i_fu_312       |    0    |    0    |    15   |
|          |   add_ln204_fu_354   |    0    |    0    |    15   |
|          |   add_ln203_fu_364   |    0    |    0    |    12   |
|          |   add_ln205_fu_375   |    0    |    0    |    15   |
|    add   |   add_ln1265_fu_385  |    0    |    0    |    12   |
|          |      i_2_fu_416      |    0    |    0    |    15   |
|          |   add_ln216_fu_454   |    0    |    0    |    15   |
|          |   add_ln1116_fu_470  |    0    |    0    |    12   |
|          |   add_ln1192_fu_527  |    0    |    0    |    63   |
|          |  add_ln1192_1_fu_542 |    0    |    0    |    63   |
|----------|----------------------|---------|---------|---------|
|          |   mul_ln1118_fu_490  |    2    |    0    |    29   |
|    mul   |  mul_ln1118_1_fu_502 |    2    |    0    |    29   |
|          |  mul_ln1118_2_fu_512 |    2    |    0    |    29   |
|          |  mul_ln1118_3_fu_521 |    2    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln1265_fu_338  |    0    |    0    |    12   |
|    sub   |   sub_ln703_fu_396   |    0    |    0    |    47   |
|          |  sub_ln703_35_fu_403 |    0    |    0    |    47   |
|          |   sub_ln1116_fu_442  |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln202_fu_306  |    0    |    0    |    11   |
|   icmp   |   icmp_ln204_fu_348  |    0    |    0    |    11   |
|          |   icmp_ln214_fu_410  |    0    |    0    |    11   |
|          |   icmp_ln216_fu_448  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_69_fu_318    |    0    |    0    |    0    |
|bitconcatenate|     tmp_70_fu_326    |    0    |    0    |    0    |
|          |     tmp_71_fu_422    |    0    |    0    |    0    |
|          |     tmp_72_fu_430    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln1265_fu_334  |    0    |    0    |    0    |
|          |   zext_ln204_fu_344  |    0    |    0    |    0    |
|          |   zext_ln203_fu_360  |    0    |    0    |    0    |
|   zext   | zext_ln1265_3_fu_381 |    0    |    0    |    0    |
|          |  zext_ln1116_fu_438  |    0    |    0    |    0    |
|          |   zext_ln217_fu_460  |    0    |    0    |    0    |
|          | zext_ln1116_2_fu_466 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln203_fu_369  |    0    |    0    |    0    |
|          |  sext_ln1265_fu_390  |    0    |    0    |    0    |
|          |  sext_ln1116_fu_475  |    0    |    0    |    0    |
|          |  sext_ln1118_fu_483  |    0    |    0    |    0    |
|   sext   | sext_ln1118_2_fu_487 |    0    |    0    |    0    |
|          | sext_ln1118_3_fu_496 |    0    |    0    |    0    |
|          | sext_ln1118_4_fu_499 |    0    |    0    |    0    |
|          | sext_ln1118_5_fu_508 |    0    |    0    |    0    |
|          | sext_ln1118_6_fu_518 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|    trunc_ln_fu_531   |    0    |    0    |    0    |
|          | trunc_ln708_s_fu_546 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    8    |    0    |   515   |
|----------|----------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|rotated_k_0_V|    5   |    0   |    0   |    0   |
|rotated_q_0_V|    5   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |   10   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln204_reg_574     |    6   |
|      add_ln216_reg_627     |    7   |
|  cos_tab_V_5_addr_reg_658  |    7   |
|  cos_tab_V_5_load_reg_668  |   17   |
|        i14_0_reg_276       |    5   |
|         i_0_reg_254        |    5   |
|         i_2_reg_614        |    5   |
|          i_reg_560         |    5   |
| input_k_0_V_addr_1_reg_590 |   11   |
| input_k_0_V_addr_2_reg_643 |   11   |
|  input_k_0_V_addr_reg_606  |   11   |
| input_q_0_V_addr_1_reg_585 |   11   |
| input_q_0_V_addr_2_reg_638 |   11   |
|  input_q_0_V_addr_reg_601  |   11   |
|       k16_0_0_reg_287      |    7   |
|        k_0_0_reg_265       |    6   |
|    mul_ln1118_1_reg_693    |   56   |
|    mul_ln1118_2_reg_698    |   56   |
|    mul_ln1118_3_reg_703    |   56   |
|     mul_ln1118_reg_688     |   56   |
|           reg_298          |   40   |
|           reg_302          |   40   |
|rotated_k_0_V_addr_2_reg_653|   11   |
| rotated_k_0_V_load_reg_683 |   40   |
|rotated_q_0_V_addr_2_reg_648|   11   |
| rotated_q_0_V_load_reg_678 |   40   |
|     sext_ln1116_reg_632    |   64   |
|     sext_ln1265_reg_595    |   64   |
|     sext_ln203_reg_579     |   64   |
|  sin_tab_V_5_addr_reg_663  |    7   |
|  sin_tab_V_5_load_reg_673  |   17   |
|     sub_ln1116_reg_619     |   12   |
|     sub_ln1265_reg_565     |   12   |
+----------------------------+--------+
|            Total           |   782  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   4  |  11  |   44   ||    21   |
| grp_access_fu_110 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_116 |  p0  |   4  |  11  |   44   ||    21   |
| grp_access_fu_116 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_144 |  p0  |   4  |  11  |   44   ||    21   |
| grp_access_fu_144 |  p1  |   2  |  40  |   80   ||    9    |
| grp_access_fu_151 |  p0  |   4  |  11  |   44   ||    21   |
| grp_access_fu_151 |  p1  |   2  |  40  |   80   ||    9    |
| grp_access_fu_205 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_219 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   364  ||  18.056 ||   138   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    -   |    0   |   515  |    -   |
|   Memory  |   10   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   18   |    -   |   138  |    -   |
|  Register |    -   |    -   |    -   |   782  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   10   |    8   |   18   |   782  |   653  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
