Generating HDL for page 14.30.04.1 ADDRESS 1 AND 2 MOD FEATURE-ACC at 6/11/2023 4:32:01 PM
Block at coordinate 2C is marked for No HDL Generation -- skipped.
Block at coordinate 4F is marked for No HDL Generation -- skipped.
Note: DOT Function at 3D has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3F has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4H has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4B has input level(s) of , and output level(s) of Y, Logic Function set to OR
Ignoring Logic Block 1A with symbol R
Ignoring Logic Block 1C with symbol R
Ignoring Logic Block 2E with symbol R
Ignoring Logic Block 1E with symbol R
Ignoring Logic Block 2G with symbol R
Ignoring Logic Block 2I with symbol R
Removed 3 outputs from Gate at 2A to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 1B to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 2D to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 2F to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 2H to ignored block(s) or identical signal names
Removed 1 outputs from Dot Function at 3D to ignored block(s) or identical signal names
Removed 1 outputs from Dot Function at 3F to ignored block(s) or identical signal names
Removed 1 outputs from Dot Function at 4H to ignored block(s) or identical signal names
Generating Statement for block at 4A with output pin(s) of OUT_4A_G
	and inputs of MY_MODIFY_BY_PLUS_ONE,MY_MEM_AR_TO_ADDR_MOD_1_BIT,MY_MEM_AR_TO_ADDR_MOD_2_BIT,MY_LOGIC_GATE_F_1,MY_WRAP_AROUND_MODE
	and logic function of NOR
Generating Statement for block at 2A with output pin(s) of OUT_2A_P, OUT_2A_P
	and inputs of MY_MODIFY_BY_PLUS_ONE,MY_MEM_AR_TO_ADDR_MOD_1_BIT,MY_MEM_AR_TO_ADDR_MOD_8_BIT
	and logic function of NOR
Generating Statement for block at 4B with output pin(s) of OUT_4B_G
	and inputs of MY_MODIFY_BY_PLUS_ONE,MY_MEM_AR_TO_ADDR_MOD_1_BIT,MY_MEM_AR_TO_ADDR_MOD_4_BIT,MY_LOGIC_GATE_F_1,MY_WRAP_AROUND_MODE
	and logic function of NOR
Note: During generation an input to the block at 1B, connection database ID 241343 was found to come from a block marked for no HDL generation
Generating Statement for block at 1B with output pin(s) of OUT_1B_G
	and inputs of OUT_2A_P,OUT_4C_G,OUT_4D_C,OUT_DOT_4B
	and logic function of NOR
Generating Statement for block at 4C with output pin(s) of OUT_4C_G
	and inputs of MY_MODIFY_BY_PLUS_ONE,MY_MEM_AR_TO_ADDR_MOD_4_BIT,MY_MEM_AR_TO_ADDR_MOD_8_BIT,MY_LOGIC_GATE_F_1,MY_WRAP_AROUND_MODE
	and logic function of NOR
Generating Statement for block at 4D with output pin(s) of OUT_4D_C
	and inputs of MY_MODIFY_BY_MINUS_ONE,MY_MEM_AR_TO_ADDR_MOD_0_BIT,MY_MEM_AR_TO_ADDR_MOD_1_BIT
	and logic function of NOR
Generating Statement for block at 3D with output pin(s) of OUT_3D_P
	and inputs of MY_MODIFY_BY_PLUS_ONE,MY_MEM_AR_TO_ADDR_MOD_2_BIT,MY_MEM_AR_TO_ADDR_MOD_8_BIT
	and logic function of NOR
Generating Statement for block at 2D with output pin(s) of OUT_2D_G
	and inputs of OUT_DOT_3D,OUT_3E_G
	and logic function of NOR
Generating Statement for block at 4E with output pin(s) of OUT_4E_P
	and inputs of MY_MODIFY_BY_MINUS_ONE,MY_MEM_AR_TO_ADDR_MOD_0_BIT,MY_MEM_AR_TO_ADDR_MOD_2_BIT
	and logic function of NOR
Generating Statement for block at 3E with output pin(s) of OUT_3E_G, OUT_3E_G
	and inputs of MY_MEM_AR_TO_ADDR_MOD_8_BIT,MY_LOGIC_GATE_F_1,MY_MEM_AR_TO_ADDR_MOD_2_BIT,MY_MODIFY_BY_MINUS_ONE,MY_1401_MODE_1
	and logic function of NOR
Note: During generation an input to the block at 3F, connection database ID 241392 was found to come from a block marked for no HDL generation
Generating Statement for block at 3F with output pin(s) of OUT_3F_P
	and inputs of MY_MODIFY_BY_PLUS_ONE,MY_MEM_AR_TO_ADDR_MOD_0_BIT,MY_MEM_AR_TO_ADDR_MOD_1_BIT
	and logic function of NOR
Generating Statement for block at 2F with output pin(s) of OUT_2F_D
	and inputs of OUT_DOT_3F
	and logic function of NOT
Generating Statement for block at 3G with output pin(s) of OUT_3G_C
	and inputs of MY_MODIFY_BY_MINUS_ONE,MY_MEM_AR_TO_ADDR_MOD_1_BIT,MY_MEM_AR_TO_ADDR_MOD_2_BIT
	and logic function of NOR
Generating Statement for block at 4H with output pin(s) of OUT_4H_C
	and inputs of MY_MODIFY_BY_PLUS_ONE,MY_MEM_AR_TO_ADDR_MOD_0_BIT,MY_MEM_AR_TO_ADDR_MOD_2_BIT
	and logic function of NOR
Generating Statement for block at 2H with output pin(s) of OUT_2H_D
	and inputs of OUT_DOT_4H
	and logic function of NOT
Generating Statement for block at 4I with output pin(s) of OUT_4I_L
	and inputs of MY_MODIFY_BY_MINUS_ONE,MY_MEM_AR_TO_ADDR_MOD_0_BIT,MY_MEM_AR_TO_ADDR_MOD_4_BIT
	and logic function of NOR
Generating Statement for block at 3D with output pin(s) of OUT_DOT_3D
	and inputs of OUT_3D_P,OUT_4E_P
	and logic function of OR
Generating Statement for block at 3F with output pin(s) of OUT_DOT_3F
	and inputs of OUT_3F_P,OUT_3G_C
	and logic function of OR
Generating Statement for block at 4H with output pin(s) of OUT_DOT_4H
	and inputs of OUT_4H_C,OUT_4I_L
	and logic function of OR
Generating Statement for block at 4B with output pin(s) of OUT_DOT_4B
	and inputs of OUT_4A_G,OUT_4B_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_PLUS_ONE_18_LINE
	from gate output OUT_2A_P
Generating output sheet edge signal assignment to 
	signal MS_ADDR_MOD_28_BIT
	from gate output OUT_1B_G
Generating output sheet edge signal assignment to 
	signal MS_ADDR_MOD_01_BIT
	from gate output OUT_2D_G
Generating output sheet edge signal assignment to 
	signal PY_1401_INSERT_01_BIT
	from gate output OUT_3E_G
Generating output sheet edge signal assignment to 
	signal MS_ADDR_MOD_02_BIT
	from gate output OUT_2F_D
Generating output sheet edge signal assignment to 
	signal MS_ADDR_MOD_12_BIT
	from gate output OUT_2H_D
