v 4
file . "design.vhd" "fda0d4b1d260cb788d39724a7774ed2ef856953b" "20210325144643.060":
  entity adder at 1( 0) + 0 on 15;
  architecture rtl of adder at 12( 264) + 0 on 16;
file . "testbench.vhd" "d495b30e799576b3cd9558afed58c18dd0b278ae" "20210325144643.068":
  entity test_bench at 2( 31) + 0 on 17;
  architecture behav of test_bench at 5( 72) + 0 on 18;
