{
  "design": {
    "design_info": {
      "boundary_crc": "0xCD6BFB6C79D95629",
      "device": "xczu9eg-ffvb1156-2-e",
      "name": "c2c_s_ipb",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1.1",
      "validated": "true"
    },
    "design_tree": {
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "axi_chip2chip_0_aurora64": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "proc_sys_reset_0": "",
      "proc_sys_reset_1": "",
      "xlconcat_0": "",
      "xlconcat_1": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "clk_wiz_0": "",
      "axi_chip2chip_0": ""
    },
    "interface_ports": {
      "gt_o": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "gt_i": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "gt_clk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        }
      },
      "ipb_axi": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "c2c_s_ipb_aclk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "124987000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "ipb_axi"
          },
          "ASSOCIATED_RESET": {
            "value": "aresetn"
          },
          "CLK_DOMAIN": {
            "value": "c2c_s_ipb_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "124987000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "ipb_clk_o": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "31231165",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ipb_ic_rst_o": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ipb_periph_rst_o": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "gtx_stat_o": {
        "direction": "O",
        "left": "4",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "5",
            "value_src": "ip_prop"
          }
        }
      },
      "c2c_stat_o": {
        "direction": "O",
        "left": "2",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "3",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "c2c_s_ipb_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "c2c_s_ipb_util_vector_logic_1_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axi_chip2chip_0_aurora64": {
        "vlnv": "xilinx.com:ip:aurora_64b66b:12.0",
        "xci_name": "c2c_s_ipb_axi_chip2chip_0_aurora64_0",
        "parameters": {
          "CHANNEL_ENABLE": {
            "value": "X1Y10"
          },
          "C_AURORA_LANES": {
            "value": "1"
          },
          "C_LINE_RATE": {
            "value": "5"
          },
          "C_REFCLK_SOURCE": {
            "value": "MGTREFCLK0_of_Quad_X1Y2"
          },
          "C_START_LANE": {
            "value": "X1Y10"
          },
          "C_START_QUAD": {
            "value": "Quad_X1Y2"
          },
          "SupportLevel": {
            "value": "1"
          },
          "drp_mode": {
            "value": "Disabled"
          },
          "interface_mode": {
            "value": "Streaming"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "c2c_s_ipb_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "c2c_s_ipb_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "c2c_s_ipb_proc_sys_reset_0_0"
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "c2c_s_ipb_proc_sys_reset_1_0"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "c2c_s_ipb_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "5"
          },
          "dout_width": {
            "value": "5"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "c2c_s_ipb_xlconcat_1_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          },
          "dout_width": {
            "value": "3"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "c2c_s_ipb_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "c2c_s_ipb_xlconstant_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "c2c_s_ipb_clk_wiz_0_1",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT1_JITTER": {
            "value": "152.375"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "222.296"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "31.24"
          },
          "CLKOUT2_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT2_JITTER": {
            "value": "138.880"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "222.296"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "62.48"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "62.625"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.001"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "50.125"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "25"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_IN_FREQ": {
            "value": "124.987"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "true"
          }
        }
      },
      "axi_chip2chip_0": {
        "vlnv": "xilinx.com:ip:axi_chip2chip:5.0",
        "xci_name": "c2c_s_ipb_axi_chip2chip_0_0",
        "parameters": {
          "C_AXI_DATA_WIDTH": {
            "value": "64"
          },
          "C_AXI_STB_WIDTH": {
            "value": "8"
          },
          "C_EN_AXI_LINK_HNDLR": {
            "value": "true"
          },
          "C_INTERFACE_MODE": {
            "value": "1"
          },
          "C_INTERFACE_TYPE": {
            "value": "2"
          },
          "C_MASTER_FPGA": {
            "value": "0"
          },
          "C_M_AXI_ID_WIDTH": {
            "value": "0"
          },
          "C_M_AXI_WUSER_WIDTH": {
            "value": "0"
          },
          "C_SUPPORT_NARROWBURST": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "GT_SERIAL_RX_1": {
        "interface_ports": [
          "gt_i",
          "axi_chip2chip_0_aurora64/GT_SERIAL_RX"
        ]
      },
      "GT_DIFF_REFCLK_1": {
        "interface_ports": [
          "gt_clk",
          "axi_chip2chip_0_aurora64/GT_DIFF_REFCLK1"
        ]
      },
      "axi_chip2chip_0_aurora64_USER_DATA_M_AXIS_RX": {
        "interface_ports": [
          "axi_chip2chip_0/AXIS_RX",
          "axi_chip2chip_0_aurora64/USER_DATA_M_AXIS_RX"
        ]
      },
      "axi_chip2chip_0_AXIS_TX": {
        "interface_ports": [
          "axi_chip2chip_0/AXIS_TX",
          "axi_chip2chip_0_aurora64/USER_DATA_S_AXIS_TX"
        ]
      },
      "axi_chip2chip_0_aurora64_GT_SERIAL_TX": {
        "interface_ports": [
          "gt_o",
          "axi_chip2chip_0_aurora64/GT_SERIAL_TX"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "ipb_axi",
          "axi_interconnect_0/M01_AXI"
        ]
      },
      "axi_chip2chip_0_m_axi": {
        "interface_ports": [
          "axi_chip2chip_0/m_axi",
          "axi_interconnect_0/S00_AXI"
        ]
      }
    },
    "nets": {
      "axi_chip2chip_0_aurora64_user_clk_out": {
        "ports": [
          "axi_chip2chip_0_aurora64/user_clk_out",
          "axi_chip2chip_0/axi_c2c_phy_clk"
        ]
      },
      "axi_chip2chip_0_aurora64_channel_up": {
        "ports": [
          "axi_chip2chip_0_aurora64/channel_up",
          "xlconcat_0/In0",
          "axi_chip2chip_0/axi_c2c_aurora_channel_up"
        ]
      },
      "axi_chip2chip_0_aurora64_mmcm_not_locked_out": {
        "ports": [
          "axi_chip2chip_0_aurora64/mmcm_not_locked_out",
          "axi_chip2chip_0/aurora_mmcm_not_locked"
        ]
      },
      "axi_chip2chip_0_aurora_pma_init_out": {
        "ports": [
          "axi_chip2chip_0/aurora_pma_init_out",
          "axi_chip2chip_0_aurora64/pma_init"
        ]
      },
      "axi_chip2chip_0_aurora_reset_pb": {
        "ports": [
          "axi_chip2chip_0/aurora_reset_pb",
          "axi_chip2chip_0_aurora64/reset_pb"
        ]
      },
      "m_aclk_0_1": {
        "ports": [
          "aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "proc_sys_reset_0/slowest_sync_clk",
          "clk_wiz_0/clk_in1",
          "axi_chip2chip_0/m_aclk"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_chip2chip_0/m_aresetn"
        ]
      },
      "aresetn_2": {
        "ports": [
          "aresetn",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "ipb_clk_o",
          "proc_sys_reset_1/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_1/dcm_locked"
        ]
      },
      "proc_sys_reset_1_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_1/interconnect_aresetn",
          "util_vector_logic_0/Op1"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "util_vector_logic_1/Op1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "ipb_ic_rst_o"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "ipb_periph_rst_o"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "proc_sys_reset_1/ext_reset_in"
        ]
      },
      "axi_chip2chip_0_aurora64_gt_pll_lock": {
        "ports": [
          "axi_chip2chip_0_aurora64/gt_pll_lock",
          "xlconcat_0/In1"
        ]
      },
      "axi_chip2chip_0_aurora64_hard_err": {
        "ports": [
          "axi_chip2chip_0_aurora64/hard_err",
          "xlconcat_0/In2"
        ]
      },
      "axi_chip2chip_0_aurora64_lane_up": {
        "ports": [
          "axi_chip2chip_0_aurora64/lane_up",
          "xlconcat_0/In3"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "axi_chip2chip_0_aurora64/init_clk",
          "axi_chip2chip_0/aurora_init_clk"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "gtx_stat_o"
        ]
      },
      "axi_chip2chip_0_axi_c2c_config_error_out": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_config_error_out",
          "xlconcat_1/In0"
        ]
      },
      "axi_chip2chip_0_axi_c2c_link_status_out": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_link_status_out",
          "xlconcat_1/In1"
        ]
      },
      "axi_chip2chip_0_axi_c2c_multi_bit_error_out": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_multi_bit_error_out",
          "xlconcat_1/In2"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "c2c_stat_o"
        ]
      },
      "axi_chip2chip_0_aurora64_soft_err": {
        "ports": [
          "axi_chip2chip_0_aurora64/soft_err",
          "xlconcat_0/In4"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "clk_wiz_0/reset"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "ipb_axi": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "32",
                "usage": "register"
              }
            }
          }
        }
      },
      "/axi_chip2chip_0": {
        "address_spaces": {
          "MAXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ipb_axi_Reg": {
                "address_block": "/ipb_axi/Reg",
                "offset": "0xA1010000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}