library ieee;
use ieee.std_logic_1164.all;

entity comparator_MAC is 
	port (
	A: in std_logic_vector (4 downto 0); 
	B: in std_logic_vector (4 downto 0); 
	TC: out std_logic
	); 
end comparator_MAC;

architecture structural of comparator_MAC is
begin 

TC <= ((A(0) xnor B(0)) and (A(1) xnor B(1)) and (A(2) xnor B(2)) and (A(3) xnor B(3)) and (A(4) xnor B(4)) ); 

end structural;