<stg><name>top</name>


<trans_list>

<trans id="104" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="2" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="15" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="16" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %img) nounwind, !map !44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %output_r) nounwind, !map !50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %i_i = phi i5 [ 0, %0 ], [ %i_3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %exitcond1_i = icmp eq i5 %i_i, -4

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %i_3 = add i5 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1_i, label %img_preprocess.exit.preheader, label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader.i:0  %tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_i, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.i:1  %p_shl_cast = zext i10 %tmp_1 to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader.i:2  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader.i:3  %p_shl1_cast = zext i7 %tmp_2 to i11

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.i:4  %tmp_3 = sub i11 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:5  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
img_preprocess.exit.preheader:0  br label %img_preprocess.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.i:0  %j_i = phi i5 [ %j, %1 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="j_i"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:1  %exitcond_i = icmp eq i5 %j_i, -4

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:3  %j = add i5 %j_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %exitcond_i, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="5">
<![CDATA[
:0  %tmp_i_cast = zext i5 %j_i to i11

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_4 = add i11 %tmp_3, %tmp_i_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_4_cast = sext i11 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_addr = getelementptr [784 x float]* %img, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="img_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="10">
<![CDATA[
:4  %img_load = load float* %img_addr, align 4

]]></Node>
<StgValue><ssdm name="img_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="10">
<![CDATA[
:4  %img_load = load float* %img_addr, align 4

]]></Node>
<StgValue><ssdm name="img_load"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_105_i = fpext float %img_load to double

]]></Node>
<StgValue><ssdm name="tmp_105_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_106_i = fmul double %tmp_105_i, 7.812500e-03

]]></Node>
<StgValue><ssdm name="tmp_106_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_106_i = fmul double %tmp_105_i, 7.812500e-03

]]></Node>
<StgValue><ssdm name="tmp_106_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_106_i = fmul double %tmp_105_i, 7.812500e-03

]]></Node>
<StgValue><ssdm name="tmp_106_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="56" st_id="8" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_106_i = fmul double %tmp_105_i, 7.812500e-03

]]></Node>
<StgValue><ssdm name="tmp_106_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_106_i = fmul double %tmp_105_i, 7.812500e-03

]]></Node>
<StgValue><ssdm name="tmp_106_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="58" st_id="10" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_107_i = fadd double %tmp_106_i, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_107_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="59" st_id="11" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_107_i = fadd double %tmp_106_i, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_107_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="60" st_id="12" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_107_i = fadd double %tmp_106_i, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_107_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="61" st_id="13" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_107_i = fadd double %tmp_106_i, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_107_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="62" st_id="14" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_107_i = fadd double %tmp_106_i, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_107_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="63" st_id="15" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
:8  %tmp_108_i = fptrunc double %tmp_107_i to float

]]></Node>
<StgValue><ssdm name="tmp_108_i"/></StgValue>
</operation>

<operation id="64" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %tmp_108_i, float* %img_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="66" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
img_preprocess.exit:0  %i_i3 = phi i8 [ %i_2, %2 ], [ 0, %img_preprocess.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_i3"/></StgValue>
</operation>

<operation id="67" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
img_preprocess.exit:1  %exitcond1_i4 = icmp eq i8 %i_i3, -128

]]></Node>
<StgValue><ssdm name="exitcond1_i4"/></StgValue>
</operation>

<operation id="68" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
img_preprocess.exit:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="69" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
img_preprocess.exit:3  %i_2 = add i8 %i_i3, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="70" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
img_preprocess.exit:4  br i1 %exitcond1_i4, label %.preheader.i7.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp_i5 = zext i8 %i_i3 to i64

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="72" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %c_addr = getelementptr inbounds [128 x float]* @c, i64 0, i64 %tmp_i5

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="73" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:2  store float 0.000000e+00, float* %c_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %h_addr = getelementptr inbounds [128 x float]* @h, i64 0, i64 %tmp_i5

]]></Node>
<StgValue><ssdm name="h_addr"/></StgValue>
</operation>

<operation id="75" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float 0.000000e+00, float* %h_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %img_preprocess.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i7.preheader:0  br label %.preheader.i7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="78" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.i7:0  %i1_i = phi i5 [ %i_4, %3 ], [ 0, %.preheader.i7.preheader ]

]]></Node>
<StgValue><ssdm name="i1_i"/></StgValue>
</operation>

<operation id="79" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i7:1  %exitcond_i6 = icmp eq i5 %i1_i, -4

]]></Node>
<StgValue><ssdm name="exitcond_i6"/></StgValue>
</operation>

<operation id="80" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i7:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="81" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i7:3  %i_4 = add i5 %i1_i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="82" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i7:4  br i1 %exitcond_i6, label %lstm_forward.exit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5">
<![CDATA[
:0  call fastcc void @lstm_forward_once([784 x float]* %img, i5 %i1_i) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
lstm_forward.exit:0  call fastcc void @dense_forward([128 x float]* @h) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="85" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5">
<![CDATA[
:0  call fastcc void @lstm_forward_once([784 x float]* %img, i5 %i1_i) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader.i7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="87" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
lstm_forward.exit:0  call fastcc void @dense_forward([128 x float]* @h) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="88" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
lstm_forward.exit:1  call fastcc void @softmax_forward([128 x float]* @dense_output) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="89" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
lstm_forward.exit:1  call fastcc void @softmax_forward([128 x float]* @dense_output) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
lstm_forward.exit:2  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="91" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %lstm_forward.exit ], [ %i_1, %5 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="92" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond = icmp eq i4 %i, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="93" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="94" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_1 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="95" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %6, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="97" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %softmax_output_addr = getelementptr inbounds [10 x float]* @softmax_output, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="softmax_output_addr"/></StgValue>
</operation>

<operation id="98" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="4">
<![CDATA[
:2  %softmax_output_load = load float* %softmax_output_addr, align 4

]]></Node>
<StgValue><ssdm name="softmax_output_load"/></StgValue>
</operation>

<operation id="99" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="100" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="4">
<![CDATA[
:2  %softmax_output_load = load float* %softmax_output_addr, align 4

]]></Node>
<StgValue><ssdm name="softmax_output_load"/></StgValue>
</operation>

<operation id="101" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr = getelementptr [10 x float]* %output_r, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="102" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:4  store float %softmax_output_load, float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="135" name="img" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="img"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="c" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="c"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="h" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="h"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="lstm_kernel_f" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="lstm_kernel_f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="lstm_recurrent_kerne_3" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="lstm_recurrent_kerne_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="lstm_bias_f" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="lstm_bias_f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="lstm_kernel_i" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="lstm_kernel_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="lstm_recurrent_kerne_4" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="lstm_recurrent_kerne_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="lstm_bias_i" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="lstm_bias_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="lstm_kernel_c" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="lstm_kernel_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="lstm_recurrent_kerne_1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="lstm_recurrent_kerne_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="147" name="lstm_bias_c" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="lstm_bias_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="148" name="lstm_kernel_o" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="lstm_kernel_o"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="149" name="lstm_recurrent_kerne" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="lstm_recurrent_kerne"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="150" name="lstm_bias_o" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="lstm_bias_o"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="151" name="dense_output" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="dense_output"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="dense_kernel" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="dense_kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="dense_bias" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="dense_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="softmax_output" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="softmax_output"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="softmax_kernel" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="softmax_kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="156" name="softmax_bias" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="softmax_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="158" from="_ssdm_op_SpecBitsMap" to="StgValue_24" fromId="157" toId="24">
</dataflow>
<dataflow id="159" from="img" to="StgValue_24" fromId="135" toId="24">
</dataflow>
<dataflow id="160" from="_ssdm_op_SpecBitsMap" to="StgValue_25" fromId="157" toId="25">
</dataflow>
<dataflow id="161" from="output_r" to="StgValue_25" fromId="136" toId="25">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecTopModule" to="StgValue_26" fromId="162" toId="26">
</dataflow>
<dataflow id="165" from="top_str" to="StgValue_26" fromId="164" toId="26">
</dataflow>
<dataflow id="167" from="StgValue_166" to="i_i" fromId="166" toId="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="168" from="StgValue_27" to="i_i" fromId="27" toId="28">
</dataflow>
<dataflow id="169" from="i_3" to="i_i" fromId="31" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="170" from="StgValue_50" to="i_i" fromId="50" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="171" from="i_i" to="exitcond1_i" fromId="28" toId="29">
</dataflow>
<dataflow id="173" from="StgValue_172" to="exitcond1_i" fromId="172" toId="29">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="174" toId="30">
</dataflow>
<dataflow id="177" from="StgValue_176" to="empty" fromId="176" toId="30">
</dataflow>
<dataflow id="178" from="StgValue_176" to="empty" fromId="176" toId="30">
</dataflow>
<dataflow id="179" from="StgValue_176" to="empty" fromId="176" toId="30">
</dataflow>
<dataflow id="180" from="i_i" to="i_3" fromId="28" toId="31">
</dataflow>
<dataflow id="182" from="StgValue_181" to="i_3" fromId="181" toId="31">
</dataflow>
<dataflow id="183" from="exitcond1_i" to="StgValue_32" fromId="29" toId="32">
</dataflow>
<dataflow id="185" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_1" fromId="184" toId="33">
</dataflow>
<dataflow id="186" from="i_i" to="tmp_1" fromId="28" toId="33">
</dataflow>
<dataflow id="187" from="StgValue_166" to="tmp_1" fromId="166" toId="33">
</dataflow>
<dataflow id="188" from="tmp_1" to="p_shl_cast" fromId="33" toId="34">
</dataflow>
<dataflow id="190" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="tmp_2" fromId="189" toId="35">
</dataflow>
<dataflow id="191" from="i_i" to="tmp_2" fromId="28" toId="35">
</dataflow>
<dataflow id="193" from="StgValue_192" to="tmp_2" fromId="192" toId="35">
</dataflow>
<dataflow id="194" from="tmp_2" to="p_shl1_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="195" from="p_shl_cast" to="tmp_3" fromId="34" toId="37">
</dataflow>
<dataflow id="196" from="p_shl1_cast" to="tmp_3" fromId="36" toId="37">
</dataflow>
<dataflow id="197" from="j" to="j_i" fromId="43" toId="40">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="198" from="StgValue_65" to="j_i" fromId="65" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="199" from="StgValue_166" to="j_i" fromId="166" toId="40">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="200" from="StgValue_38" to="j_i" fromId="38" toId="40">
</dataflow>
<dataflow id="201" from="j_i" to="exitcond_i" fromId="40" toId="41">
</dataflow>
<dataflow id="202" from="StgValue_172" to="exitcond_i" fromId="172" toId="41">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="174" toId="42">
</dataflow>
<dataflow id="204" from="StgValue_176" to="empty_5" fromId="176" toId="42">
</dataflow>
<dataflow id="205" from="StgValue_176" to="empty_5" fromId="176" toId="42">
</dataflow>
<dataflow id="206" from="StgValue_176" to="empty_5" fromId="176" toId="42">
</dataflow>
<dataflow id="207" from="j_i" to="j" fromId="40" toId="43">
</dataflow>
<dataflow id="208" from="StgValue_181" to="j" fromId="181" toId="43">
</dataflow>
<dataflow id="209" from="exitcond_i" to="StgValue_44" fromId="41" toId="44">
</dataflow>
<dataflow id="210" from="j_i" to="tmp_i_cast" fromId="40" toId="45">
</dataflow>
<dataflow id="211" from="tmp_3" to="tmp_4" fromId="37" toId="46">
</dataflow>
<dataflow id="212" from="tmp_i_cast" to="tmp_4" fromId="45" toId="46">
</dataflow>
<dataflow id="213" from="tmp_4" to="tmp_4_cast" fromId="46" toId="47">
</dataflow>
<dataflow id="214" from="img" to="img_addr" fromId="135" toId="48">
</dataflow>
<dataflow id="216" from="StgValue_215" to="img_addr" fromId="215" toId="48">
</dataflow>
<dataflow id="217" from="tmp_4_cast" to="img_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="218" from="img_addr" to="img_load" fromId="48" toId="49">
</dataflow>
<dataflow id="219" from="img_addr" to="img_load" fromId="48" toId="51">
</dataflow>
<dataflow id="220" from="img_load" to="tmp_105_i" fromId="51" toId="52">
</dataflow>
<dataflow id="221" from="tmp_105_i" to="tmp_106_i" fromId="52" toId="53">
</dataflow>
<dataflow id="223" from="StgValue_222" to="tmp_106_i" fromId="222" toId="53">
</dataflow>
<dataflow id="224" from="tmp_105_i" to="tmp_106_i" fromId="52" toId="54">
</dataflow>
<dataflow id="225" from="StgValue_222" to="tmp_106_i" fromId="222" toId="54">
</dataflow>
<dataflow id="226" from="tmp_105_i" to="tmp_106_i" fromId="52" toId="55">
</dataflow>
<dataflow id="227" from="StgValue_222" to="tmp_106_i" fromId="222" toId="55">
</dataflow>
<dataflow id="228" from="tmp_105_i" to="tmp_106_i" fromId="52" toId="56">
</dataflow>
<dataflow id="229" from="StgValue_222" to="tmp_106_i" fromId="222" toId="56">
</dataflow>
<dataflow id="230" from="tmp_105_i" to="tmp_106_i" fromId="52" toId="57">
</dataflow>
<dataflow id="231" from="StgValue_222" to="tmp_106_i" fromId="222" toId="57">
</dataflow>
<dataflow id="232" from="tmp_106_i" to="tmp_107_i" fromId="57" toId="58">
</dataflow>
<dataflow id="234" from="StgValue_233" to="tmp_107_i" fromId="233" toId="58">
</dataflow>
<dataflow id="235" from="tmp_106_i" to="tmp_107_i" fromId="57" toId="59">
</dataflow>
<dataflow id="236" from="StgValue_233" to="tmp_107_i" fromId="233" toId="59">
</dataflow>
<dataflow id="237" from="tmp_106_i" to="tmp_107_i" fromId="57" toId="60">
</dataflow>
<dataflow id="238" from="StgValue_233" to="tmp_107_i" fromId="233" toId="60">
</dataflow>
<dataflow id="239" from="tmp_106_i" to="tmp_107_i" fromId="57" toId="61">
</dataflow>
<dataflow id="240" from="StgValue_233" to="tmp_107_i" fromId="233" toId="61">
</dataflow>
<dataflow id="241" from="tmp_106_i" to="tmp_107_i" fromId="57" toId="62">
</dataflow>
<dataflow id="242" from="StgValue_233" to="tmp_107_i" fromId="233" toId="62">
</dataflow>
<dataflow id="243" from="tmp_107_i" to="tmp_108_i" fromId="62" toId="63">
</dataflow>
<dataflow id="244" from="tmp_108_i" to="StgValue_64" fromId="63" toId="64">
</dataflow>
<dataflow id="245" from="img_addr" to="StgValue_64" fromId="48" toId="64">
</dataflow>
<dataflow id="246" from="i_2" to="i_i3" fromId="69" toId="66">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="247" from="StgValue_76" to="i_i3" fromId="76" toId="66">
<BackEdge/>
</dataflow>
<dataflow id="249" from="StgValue_248" to="i_i3" fromId="248" toId="66">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="250" from="StgValue_39" to="i_i3" fromId="39" toId="66">
</dataflow>
<dataflow id="251" from="i_i3" to="exitcond1_i4" fromId="66" toId="67">
</dataflow>
<dataflow id="253" from="StgValue_252" to="exitcond1_i4" fromId="252" toId="67">
</dataflow>
<dataflow id="254" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="174" toId="68">
</dataflow>
<dataflow id="256" from="StgValue_255" to="empty_6" fromId="255" toId="68">
</dataflow>
<dataflow id="257" from="StgValue_255" to="empty_6" fromId="255" toId="68">
</dataflow>
<dataflow id="258" from="StgValue_255" to="empty_6" fromId="255" toId="68">
</dataflow>
<dataflow id="259" from="i_i3" to="i_2" fromId="66" toId="69">
</dataflow>
<dataflow id="261" from="StgValue_260" to="i_2" fromId="260" toId="69">
</dataflow>
<dataflow id="262" from="exitcond1_i4" to="StgValue_70" fromId="67" toId="70">
</dataflow>
<dataflow id="263" from="i_i3" to="tmp_i5" fromId="66" toId="71">
</dataflow>
<dataflow id="264" from="c" to="c_addr" fromId="137" toId="72">
</dataflow>
<dataflow id="265" from="StgValue_215" to="c_addr" fromId="215" toId="72">
</dataflow>
<dataflow id="266" from="tmp_i5" to="c_addr" fromId="71" toId="72">
</dataflow>
<dataflow id="268" from="StgValue_267" to="StgValue_73" fromId="267" toId="73">
</dataflow>
<dataflow id="269" from="c_addr" to="StgValue_73" fromId="72" toId="73">
</dataflow>
<dataflow id="270" from="h" to="h_addr" fromId="138" toId="74">
</dataflow>
<dataflow id="271" from="StgValue_215" to="h_addr" fromId="215" toId="74">
</dataflow>
<dataflow id="272" from="tmp_i5" to="h_addr" fromId="71" toId="74">
</dataflow>
<dataflow id="273" from="StgValue_267" to="StgValue_75" fromId="267" toId="75">
</dataflow>
<dataflow id="274" from="h_addr" to="StgValue_75" fromId="74" toId="75">
</dataflow>
<dataflow id="275" from="i_4" to="i1_i" fromId="81" toId="78">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="276" from="StgValue_86" to="i1_i" fromId="86" toId="78">
<BackEdge/>
</dataflow>
<dataflow id="277" from="StgValue_166" to="i1_i" fromId="166" toId="78">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1_i4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="278" from="StgValue_77" to="i1_i" fromId="77" toId="78">
</dataflow>
<dataflow id="279" from="i1_i" to="exitcond_i6" fromId="78" toId="79">
</dataflow>
<dataflow id="280" from="StgValue_172" to="exitcond_i6" fromId="172" toId="79">
</dataflow>
<dataflow id="281" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="174" toId="80">
</dataflow>
<dataflow id="282" from="StgValue_176" to="empty_7" fromId="176" toId="80">
</dataflow>
<dataflow id="283" from="StgValue_176" to="empty_7" fromId="176" toId="80">
</dataflow>
<dataflow id="284" from="StgValue_176" to="empty_7" fromId="176" toId="80">
</dataflow>
<dataflow id="285" from="i1_i" to="i_4" fromId="78" toId="81">
</dataflow>
<dataflow id="286" from="StgValue_181" to="i_4" fromId="181" toId="81">
</dataflow>
<dataflow id="287" from="exitcond_i6" to="StgValue_82" fromId="79" toId="82">
</dataflow>
<dataflow id="289" from="lstm_forward_once" to="StgValue_83" fromId="288" toId="83">
</dataflow>
<dataflow id="290" from="img" to="StgValue_83" fromId="135" toId="83">
</dataflow>
<dataflow id="291" from="i1_i" to="StgValue_83" fromId="78" toId="83">
</dataflow>
<dataflow id="292" from="lstm_kernel_f" to="StgValue_83" fromId="139" toId="83">
</dataflow>
<dataflow id="293" from="h" to="StgValue_83" fromId="138" toId="83">
</dataflow>
<dataflow id="294" from="lstm_recurrent_kerne_3" to="StgValue_83" fromId="140" toId="83">
</dataflow>
<dataflow id="295" from="lstm_bias_f" to="StgValue_83" fromId="141" toId="83">
</dataflow>
<dataflow id="296" from="lstm_kernel_i" to="StgValue_83" fromId="142" toId="83">
</dataflow>
<dataflow id="297" from="lstm_recurrent_kerne_4" to="StgValue_83" fromId="143" toId="83">
</dataflow>
<dataflow id="298" from="lstm_bias_i" to="StgValue_83" fromId="144" toId="83">
</dataflow>
<dataflow id="299" from="lstm_kernel_c" to="StgValue_83" fromId="145" toId="83">
</dataflow>
<dataflow id="300" from="lstm_recurrent_kerne_1" to="StgValue_83" fromId="146" toId="83">
</dataflow>
<dataflow id="301" from="lstm_bias_c" to="StgValue_83" fromId="147" toId="83">
</dataflow>
<dataflow id="302" from="lstm_kernel_o" to="StgValue_83" fromId="148" toId="83">
</dataflow>
<dataflow id="303" from="lstm_recurrent_kerne" to="StgValue_83" fromId="149" toId="83">
</dataflow>
<dataflow id="304" from="lstm_bias_o" to="StgValue_83" fromId="150" toId="83">
</dataflow>
<dataflow id="305" from="c" to="StgValue_83" fromId="137" toId="83">
</dataflow>
<dataflow id="307" from="dense_forward" to="StgValue_84" fromId="306" toId="84">
</dataflow>
<dataflow id="308" from="h" to="StgValue_84" fromId="138" toId="84">
</dataflow>
<dataflow id="309" from="dense_output" to="StgValue_84" fromId="151" toId="84">
</dataflow>
<dataflow id="310" from="dense_kernel" to="StgValue_84" fromId="152" toId="84">
</dataflow>
<dataflow id="311" from="dense_bias" to="StgValue_84" fromId="153" toId="84">
</dataflow>
<dataflow id="312" from="lstm_forward_once" to="StgValue_85" fromId="288" toId="85">
</dataflow>
<dataflow id="313" from="img" to="StgValue_85" fromId="135" toId="85">
</dataflow>
<dataflow id="314" from="i1_i" to="StgValue_85" fromId="78" toId="85">
</dataflow>
<dataflow id="315" from="lstm_kernel_f" to="StgValue_85" fromId="139" toId="85">
</dataflow>
<dataflow id="316" from="h" to="StgValue_85" fromId="138" toId="85">
</dataflow>
<dataflow id="317" from="lstm_recurrent_kerne_3" to="StgValue_85" fromId="140" toId="85">
</dataflow>
<dataflow id="318" from="lstm_bias_f" to="StgValue_85" fromId="141" toId="85">
</dataflow>
<dataflow id="319" from="lstm_kernel_i" to="StgValue_85" fromId="142" toId="85">
</dataflow>
<dataflow id="320" from="lstm_recurrent_kerne_4" to="StgValue_85" fromId="143" toId="85">
</dataflow>
<dataflow id="321" from="lstm_bias_i" to="StgValue_85" fromId="144" toId="85">
</dataflow>
<dataflow id="322" from="lstm_kernel_c" to="StgValue_85" fromId="145" toId="85">
</dataflow>
<dataflow id="323" from="lstm_recurrent_kerne_1" to="StgValue_85" fromId="146" toId="85">
</dataflow>
<dataflow id="324" from="lstm_bias_c" to="StgValue_85" fromId="147" toId="85">
</dataflow>
<dataflow id="325" from="lstm_kernel_o" to="StgValue_85" fromId="148" toId="85">
</dataflow>
<dataflow id="326" from="lstm_recurrent_kerne" to="StgValue_85" fromId="149" toId="85">
</dataflow>
<dataflow id="327" from="lstm_bias_o" to="StgValue_85" fromId="150" toId="85">
</dataflow>
<dataflow id="328" from="c" to="StgValue_85" fromId="137" toId="85">
</dataflow>
<dataflow id="329" from="dense_forward" to="StgValue_87" fromId="306" toId="87">
</dataflow>
<dataflow id="330" from="h" to="StgValue_87" fromId="138" toId="87">
</dataflow>
<dataflow id="331" from="dense_output" to="StgValue_87" fromId="151" toId="87">
</dataflow>
<dataflow id="332" from="dense_kernel" to="StgValue_87" fromId="152" toId="87">
</dataflow>
<dataflow id="333" from="dense_bias" to="StgValue_87" fromId="153" toId="87">
</dataflow>
<dataflow id="335" from="softmax_forward" to="StgValue_88" fromId="334" toId="88">
</dataflow>
<dataflow id="336" from="dense_output" to="StgValue_88" fromId="151" toId="88">
</dataflow>
<dataflow id="337" from="softmax_output" to="StgValue_88" fromId="154" toId="88">
</dataflow>
<dataflow id="338" from="softmax_kernel" to="StgValue_88" fromId="155" toId="88">
</dataflow>
<dataflow id="339" from="softmax_bias" to="StgValue_88" fromId="156" toId="88">
</dataflow>
<dataflow id="340" from="softmax_forward" to="StgValue_89" fromId="334" toId="89">
</dataflow>
<dataflow id="341" from="dense_output" to="StgValue_89" fromId="151" toId="89">
</dataflow>
<dataflow id="342" from="softmax_output" to="StgValue_89" fromId="154" toId="89">
</dataflow>
<dataflow id="343" from="softmax_kernel" to="StgValue_89" fromId="155" toId="89">
</dataflow>
<dataflow id="344" from="softmax_bias" to="StgValue_89" fromId="156" toId="89">
</dataflow>
<dataflow id="346" from="StgValue_345" to="i" fromId="345" toId="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="347" from="StgValue_90" to="i" fromId="90" toId="91">
</dataflow>
<dataflow id="348" from="i_1" to="i" fromId="94" toId="91">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="349" from="StgValue_103" to="i" fromId="103" toId="91">
<BackEdge/>
</dataflow>
<dataflow id="350" from="i" to="exitcond" fromId="91" toId="92">
</dataflow>
<dataflow id="352" from="StgValue_351" to="exitcond" fromId="351" toId="92">
</dataflow>
<dataflow id="353" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="174" toId="93">
</dataflow>
<dataflow id="355" from="StgValue_354" to="empty_8" fromId="354" toId="93">
</dataflow>
<dataflow id="356" from="StgValue_354" to="empty_8" fromId="354" toId="93">
</dataflow>
<dataflow id="357" from="StgValue_354" to="empty_8" fromId="354" toId="93">
</dataflow>
<dataflow id="358" from="i" to="i_1" fromId="91" toId="94">
</dataflow>
<dataflow id="360" from="StgValue_359" to="i_1" fromId="359" toId="94">
</dataflow>
<dataflow id="361" from="exitcond" to="StgValue_95" fromId="92" toId="95">
</dataflow>
<dataflow id="362" from="i" to="tmp" fromId="91" toId="96">
</dataflow>
<dataflow id="363" from="softmax_output" to="softmax_output_addr" fromId="154" toId="97">
</dataflow>
<dataflow id="364" from="StgValue_215" to="softmax_output_addr" fromId="215" toId="97">
</dataflow>
<dataflow id="365" from="tmp" to="softmax_output_addr" fromId="96" toId="97">
</dataflow>
<dataflow id="366" from="softmax_output_addr" to="softmax_output_load" fromId="97" toId="98">
</dataflow>
<dataflow id="367" from="softmax_output_addr" to="softmax_output_load" fromId="97" toId="100">
</dataflow>
<dataflow id="368" from="output_r" to="output_addr" fromId="136" toId="101">
</dataflow>
<dataflow id="369" from="StgValue_215" to="output_addr" fromId="215" toId="101">
</dataflow>
<dataflow id="370" from="tmp" to="output_addr" fromId="96" toId="101">
</dataflow>
<dataflow id="371" from="softmax_output_load" to="StgValue_102" fromId="100" toId="102">
</dataflow>
<dataflow id="372" from="output_addr" to="StgValue_102" fromId="101" toId="102">
</dataflow>
<dataflow id="373" from="exitcond1_i" to="StgValue_2" fromId="29" toId="2">
</dataflow>
<dataflow id="374" from="exitcond_i" to="StgValue_3" fromId="41" toId="3">
</dataflow>
<dataflow id="375" from="exitcond1_i4" to="StgValue_16" fromId="67" toId="16">
</dataflow>
<dataflow id="376" from="exitcond_i6" to="StgValue_17" fromId="79" toId="17">
</dataflow>
<dataflow id="377" from="exitcond" to="StgValue_22" fromId="92" toId="22">
</dataflow>
</dataflows>


</stg>
