5 18 1fd81 3 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (define6.1.vcd) 2 -o (define6.1.cdd) 2 -v (define6.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 define6.1.v 15 35 1 
2 1 19 19 19 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 17 1070004 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 define6.1.v 19 24 1 
2 2 20 20 20 50008 1 0 21004 0 0 1 16 0 0
2 3 20 20 20 10001 0 1 1410 0 0 1 1 a
2 4 20 20 20 10008 1 37 16 2 3
2 5 21 21 21 20006 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 6 22 22 22 50005 1 1 1004 0 0 1 1 a
2 7 22 22 22 10007 1 39 6 6 0
2 8 23 23 23 9000c 0 0 21010 0 0 1 16 1 0
2 9 23 23 23 50005 0 1 1410 0 0 1 1 a
2 10 23 23 23 5000c 0 37 32 8 9
4 4 11 5 5 4
4 5 0 7 7 4
4 7 0 10 0 4
4 10 0 0 0 4
3 1 main.u$2 "main.u$2" 0 define6.1.v 26 33 1 
