
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000009c0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000b48  08000b50  00010b50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000b48  08000b48  00010b50  2**0
                  CONTENTS
  4 .ARM          00000000  08000b48  08000b48  00010b50  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000b48  08000b50  00010b50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b48  08000b48  00010b48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000b4c  08000b4c  00010b4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010b50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010b50  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010b50  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00010b80  2**0
                  CONTENTS, READONLY
 14 .debug_info   00000a33  00000000  00000000  00010bc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000031f  00000000  00000000  000115f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000000c8  00000000  00000000  00011918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000008c  00000000  00000000  000119e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000018cb  00000000  00000000  00011a6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00000f63  00000000  00000000  00013337  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000055e0  00000000  00000000  0001429a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00000288  00000000  00000000  0001987c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  00019b04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000b30 	.word	0x08000b30

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000b30 	.word	0x08000b30

080001c8 <GPIO_ClockControl>:
 *
 * @return : none
 *
 * @Note:
 **********************************************************************************************************/
void GPIO_ClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi) {
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	460b      	mov	r3, r1
 80001d2:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE) {
 80001d4:	78fb      	ldrb	r3, [r7, #3]
 80001d6:	2b01      	cmp	r3, #1
 80001d8:	d162      	bne.n	80002a0 <GPIO_ClockControl+0xd8>
		if (pGPIOx == GPIOA) {
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	4a64      	ldr	r2, [pc, #400]	; (8000370 <GPIO_ClockControl+0x1a8>)
 80001de:	4293      	cmp	r3, r2
 80001e0:	d106      	bne.n	80001f0 <GPIO_ClockControl+0x28>
			GPIOA_CLK_EN();
 80001e2:	4b64      	ldr	r3, [pc, #400]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80001e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001e6:	4a63      	ldr	r2, [pc, #396]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80001e8:	f043 0301 	orr.w	r3, r3, #1
 80001ec:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOI_CLK_DI();
		}

	}

}
 80001ee:	e0b9      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	4a61      	ldr	r2, [pc, #388]	; (8000378 <GPIO_ClockControl+0x1b0>)
 80001f4:	4293      	cmp	r3, r2
 80001f6:	d106      	bne.n	8000206 <GPIO_ClockControl+0x3e>
			GPIOB_CLK_EN();
 80001f8:	4b5e      	ldr	r3, [pc, #376]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80001fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001fc:	4a5d      	ldr	r2, [pc, #372]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80001fe:	f043 0302 	orr.w	r3, r3, #2
 8000202:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000204:	e0ae      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	4a5c      	ldr	r2, [pc, #368]	; (800037c <GPIO_ClockControl+0x1b4>)
 800020a:	4293      	cmp	r3, r2
 800020c:	d106      	bne.n	800021c <GPIO_ClockControl+0x54>
			GPIOC_CLK_EN();
 800020e:	4b59      	ldr	r3, [pc, #356]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000212:	4a58      	ldr	r2, [pc, #352]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000214:	f043 0304 	orr.w	r3, r3, #4
 8000218:	6313      	str	r3, [r2, #48]	; 0x30
}
 800021a:	e0a3      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	4a58      	ldr	r2, [pc, #352]	; (8000380 <GPIO_ClockControl+0x1b8>)
 8000220:	4293      	cmp	r3, r2
 8000222:	d106      	bne.n	8000232 <GPIO_ClockControl+0x6a>
			GPIOD_CLK_EN();
 8000224:	4b53      	ldr	r3, [pc, #332]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000228:	4a52      	ldr	r2, [pc, #328]	; (8000374 <GPIO_ClockControl+0x1ac>)
 800022a:	f043 0308 	orr.w	r3, r3, #8
 800022e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000230:	e098      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	4a53      	ldr	r2, [pc, #332]	; (8000384 <GPIO_ClockControl+0x1bc>)
 8000236:	4293      	cmp	r3, r2
 8000238:	d106      	bne.n	8000248 <GPIO_ClockControl+0x80>
			GPIOE_CLK_EN();
 800023a:	4b4e      	ldr	r3, [pc, #312]	; (8000374 <GPIO_ClockControl+0x1ac>)
 800023c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800023e:	4a4d      	ldr	r2, [pc, #308]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000240:	f043 0310 	orr.w	r3, r3, #16
 8000244:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000246:	e08d      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	4a4f      	ldr	r2, [pc, #316]	; (8000388 <GPIO_ClockControl+0x1c0>)
 800024c:	4293      	cmp	r3, r2
 800024e:	d106      	bne.n	800025e <GPIO_ClockControl+0x96>
			GPIOF_CLK_EN();
 8000250:	4b48      	ldr	r3, [pc, #288]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000254:	4a47      	ldr	r2, [pc, #284]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000256:	f043 0320 	orr.w	r3, r3, #32
 800025a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800025c:	e082      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	4a4a      	ldr	r2, [pc, #296]	; (800038c <GPIO_ClockControl+0x1c4>)
 8000262:	4293      	cmp	r3, r2
 8000264:	d106      	bne.n	8000274 <GPIO_ClockControl+0xac>
			GPIOG_CLK_EN();
 8000266:	4b43      	ldr	r3, [pc, #268]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800026a:	4a42      	ldr	r2, [pc, #264]	; (8000374 <GPIO_ClockControl+0x1ac>)
 800026c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000270:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000272:	e077      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	4a46      	ldr	r2, [pc, #280]	; (8000390 <GPIO_ClockControl+0x1c8>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d106      	bne.n	800028a <GPIO_ClockControl+0xc2>
			GPIOH_CLK_EN();
 800027c:	4b3d      	ldr	r3, [pc, #244]	; (8000374 <GPIO_ClockControl+0x1ac>)
 800027e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000280:	4a3c      	ldr	r2, [pc, #240]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000282:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000286:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000288:	e06c      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	4a41      	ldr	r2, [pc, #260]	; (8000394 <GPIO_ClockControl+0x1cc>)
 800028e:	4293      	cmp	r3, r2
 8000290:	d168      	bne.n	8000364 <GPIO_ClockControl+0x19c>
			GPIOI_CLK_EN();
 8000292:	4b38      	ldr	r3, [pc, #224]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000296:	4a37      	ldr	r2, [pc, #220]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000298:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800029c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800029e:	e061      	b.n	8000364 <GPIO_ClockControl+0x19c>
		if (pGPIOx == GPIOA) {
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	4a33      	ldr	r2, [pc, #204]	; (8000370 <GPIO_ClockControl+0x1a8>)
 80002a4:	4293      	cmp	r3, r2
 80002a6:	d106      	bne.n	80002b6 <GPIO_ClockControl+0xee>
			GPIOA_CLK_DI();
 80002a8:	4b32      	ldr	r3, [pc, #200]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80002aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002ac:	4a31      	ldr	r2, [pc, #196]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80002ae:	f023 0301 	bic.w	r3, r3, #1
 80002b2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002b4:	e056      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	4a2f      	ldr	r2, [pc, #188]	; (8000378 <GPIO_ClockControl+0x1b0>)
 80002ba:	4293      	cmp	r3, r2
 80002bc:	d106      	bne.n	80002cc <GPIO_ClockControl+0x104>
			GPIOB_CLK_DI();
 80002be:	4b2d      	ldr	r3, [pc, #180]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80002c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002c2:	4a2c      	ldr	r2, [pc, #176]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80002c4:	f023 0302 	bic.w	r3, r3, #2
 80002c8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002ca:	e04b      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	4a2b      	ldr	r2, [pc, #172]	; (800037c <GPIO_ClockControl+0x1b4>)
 80002d0:	4293      	cmp	r3, r2
 80002d2:	d106      	bne.n	80002e2 <GPIO_ClockControl+0x11a>
			GPIOC_CLK_DI();
 80002d4:	4b27      	ldr	r3, [pc, #156]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80002d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002d8:	4a26      	ldr	r2, [pc, #152]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80002da:	f023 0304 	bic.w	r3, r3, #4
 80002de:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002e0:	e040      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	4a26      	ldr	r2, [pc, #152]	; (8000380 <GPIO_ClockControl+0x1b8>)
 80002e6:	4293      	cmp	r3, r2
 80002e8:	d106      	bne.n	80002f8 <GPIO_ClockControl+0x130>
			GPIOD_CLK_DI();
 80002ea:	4b22      	ldr	r3, [pc, #136]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80002ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002ee:	4a21      	ldr	r2, [pc, #132]	; (8000374 <GPIO_ClockControl+0x1ac>)
 80002f0:	f023 0308 	bic.w	r3, r3, #8
 80002f4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80002f6:	e035      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	4a22      	ldr	r2, [pc, #136]	; (8000384 <GPIO_ClockControl+0x1bc>)
 80002fc:	4293      	cmp	r3, r2
 80002fe:	d106      	bne.n	800030e <GPIO_ClockControl+0x146>
			GPIOE_CLK_DI();
 8000300:	4b1c      	ldr	r3, [pc, #112]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000304:	4a1b      	ldr	r2, [pc, #108]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000306:	f023 0310 	bic.w	r3, r3, #16
 800030a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800030c:	e02a      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	4a1d      	ldr	r2, [pc, #116]	; (8000388 <GPIO_ClockControl+0x1c0>)
 8000312:	4293      	cmp	r3, r2
 8000314:	d106      	bne.n	8000324 <GPIO_ClockControl+0x15c>
			GPIOF_CLK_DI();
 8000316:	4b17      	ldr	r3, [pc, #92]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800031a:	4a16      	ldr	r2, [pc, #88]	; (8000374 <GPIO_ClockControl+0x1ac>)
 800031c:	f023 0320 	bic.w	r3, r3, #32
 8000320:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000322:	e01f      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	4a19      	ldr	r2, [pc, #100]	; (800038c <GPIO_ClockControl+0x1c4>)
 8000328:	4293      	cmp	r3, r2
 800032a:	d106      	bne.n	800033a <GPIO_ClockControl+0x172>
			GPIOG_CLK_DI();
 800032c:	4b11      	ldr	r3, [pc, #68]	; (8000374 <GPIO_ClockControl+0x1ac>)
 800032e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000330:	4a10      	ldr	r2, [pc, #64]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000332:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000336:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000338:	e014      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	4a14      	ldr	r2, [pc, #80]	; (8000390 <GPIO_ClockControl+0x1c8>)
 800033e:	4293      	cmp	r3, r2
 8000340:	d106      	bne.n	8000350 <GPIO_ClockControl+0x188>
			GPIOH_CLK_DI();
 8000342:	4b0c      	ldr	r3, [pc, #48]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000346:	4a0b      	ldr	r2, [pc, #44]	; (8000374 <GPIO_ClockControl+0x1ac>)
 8000348:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800034c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800034e:	e009      	b.n	8000364 <GPIO_ClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	4a10      	ldr	r2, [pc, #64]	; (8000394 <GPIO_ClockControl+0x1cc>)
 8000354:	4293      	cmp	r3, r2
 8000356:	d105      	bne.n	8000364 <GPIO_ClockControl+0x19c>
			GPIOI_CLK_DI();
 8000358:	4b06      	ldr	r3, [pc, #24]	; (8000374 <GPIO_ClockControl+0x1ac>)
 800035a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800035c:	4a05      	ldr	r2, [pc, #20]	; (8000374 <GPIO_ClockControl+0x1ac>)
 800035e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000362:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000364:	bf00      	nop
 8000366:	370c      	adds	r7, #12
 8000368:	46bd      	mov	sp, r7
 800036a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036e:	4770      	bx	lr
 8000370:	40020000 	.word	0x40020000
 8000374:	40023800 	.word	0x40023800
 8000378:	40020400 	.word	0x40020400
 800037c:	40020800 	.word	0x40020800
 8000380:	40020c00 	.word	0x40020c00
 8000384:	40021000 	.word	0x40021000
 8000388:	40021400 	.word	0x40021400
 800038c:	40021800 	.word	0x40021800
 8000390:	40021c00 	.word	0x40021c00
 8000394:	40022000 	.word	0x40022000

08000398 <GPIO_Init>:
 *
 * @return :
 *
 * @Note:
 **********************************************************************************************************/
void GPIO_Init(GPIO_Handle_t *pGPIOHandle) {
 8000398:	b480      	push	{r7}
 800039a:	b085      	sub	sp, #20
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 80003a0:	2300      	movs	r3, #0
 80003a2:	60fb      	str	r3, [r7, #12]

	// configure mode
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG) {
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	795b      	ldrb	r3, [r3, #5]
 80003a8:	2b03      	cmp	r3, #3
 80003aa:	d820      	bhi.n	80003ee <GPIO_Init+0x56>
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	795b      	ldrb	r3, [r3, #5]
 80003b0:	461a      	mov	r2, r3
				<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	791b      	ldrb	r3, [r3, #4]
 80003b6:	005b      	lsls	r3, r3, #1
 80003b8:	fa02 f303 	lsl.w	r3, r2, r3
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 80003bc:	60fb      	str	r3, [r7, #12]
		pGPIOHandle->pGPIOx->MODER &= ~(3<<(2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));  // clearing the bit positions
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	681a      	ldr	r2, [r3, #0]
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	791b      	ldrb	r3, [r3, #4]
 80003c8:	005b      	lsls	r3, r3, #1
 80003ca:	2103      	movs	r1, #3
 80003cc:	fa01 f303 	lsl.w	r3, r1, r3
 80003d0:	43db      	mvns	r3, r3
 80003d2:	4619      	mov	r1, r3
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	400a      	ands	r2, r1
 80003da:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER = pGPIOHandle->pGPIOx->MODER | temp;  //setting bit positions according to the pin mode
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	6819      	ldr	r1, [r3, #0]
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	68fa      	ldr	r2, [r7, #12]
 80003e8:	430a      	orrs	r2, r1
 80003ea:	601a      	str	r2, [r3, #0]
 80003ec:	e14b      	b.n	8000686 <GPIO_Init+0x2ee>

	} else {
		if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT){
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	795b      	ldrb	r3, [r3, #5]
 80003f2:	2b04      	cmp	r3, #4
 80003f4:	d117      	bne.n	8000426 <GPIO_Init+0x8e>
			//1. Configure FTSR
			EXTI->FTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);    //SET FTSR FOR GIVEN PIN
 80003f6:	4b88      	ldr	r3, [pc, #544]	; (8000618 <GPIO_Init+0x280>)
 80003f8:	68db      	ldr	r3, [r3, #12]
 80003fa:	687a      	ldr	r2, [r7, #4]
 80003fc:	7912      	ldrb	r2, [r2, #4]
 80003fe:	4611      	mov	r1, r2
 8000400:	2201      	movs	r2, #1
 8000402:	408a      	lsls	r2, r1
 8000404:	4611      	mov	r1, r2
 8000406:	4a84      	ldr	r2, [pc, #528]	; (8000618 <GPIO_Init+0x280>)
 8000408:	430b      	orrs	r3, r1
 800040a:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~(1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);   // CLEAR RTSR
 800040c:	4b82      	ldr	r3, [pc, #520]	; (8000618 <GPIO_Init+0x280>)
 800040e:	689b      	ldr	r3, [r3, #8]
 8000410:	687a      	ldr	r2, [r7, #4]
 8000412:	7912      	ldrb	r2, [r2, #4]
 8000414:	4611      	mov	r1, r2
 8000416:	2201      	movs	r2, #1
 8000418:	408a      	lsls	r2, r1
 800041a:	43d2      	mvns	r2, r2
 800041c:	4611      	mov	r1, r2
 800041e:	4a7e      	ldr	r2, [pc, #504]	; (8000618 <GPIO_Init+0x280>)
 8000420:	400b      	ands	r3, r1
 8000422:	6093      	str	r3, [r2, #8]
 8000424:	e035      	b.n	8000492 <GPIO_Init+0xfa>
		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT){
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	795b      	ldrb	r3, [r3, #5]
 800042a:	2b05      	cmp	r3, #5
 800042c:	d117      	bne.n	800045e <GPIO_Init+0xc6>
			//1. Configure RTSR
			EXTI->RTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);    //SET RTSR
 800042e:	4b7a      	ldr	r3, [pc, #488]	; (8000618 <GPIO_Init+0x280>)
 8000430:	689b      	ldr	r3, [r3, #8]
 8000432:	687a      	ldr	r2, [r7, #4]
 8000434:	7912      	ldrb	r2, [r2, #4]
 8000436:	4611      	mov	r1, r2
 8000438:	2201      	movs	r2, #1
 800043a:	408a      	lsls	r2, r1
 800043c:	4611      	mov	r1, r2
 800043e:	4a76      	ldr	r2, [pc, #472]	; (8000618 <GPIO_Init+0x280>)
 8000440:	430b      	orrs	r3, r1
 8000442:	6093      	str	r3, [r2, #8]
			EXTI->FTSR &= ~(1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);    // CLEAR FTSR
 8000444:	4b74      	ldr	r3, [pc, #464]	; (8000618 <GPIO_Init+0x280>)
 8000446:	68db      	ldr	r3, [r3, #12]
 8000448:	687a      	ldr	r2, [r7, #4]
 800044a:	7912      	ldrb	r2, [r2, #4]
 800044c:	4611      	mov	r1, r2
 800044e:	2201      	movs	r2, #1
 8000450:	408a      	lsls	r2, r1
 8000452:	43d2      	mvns	r2, r2
 8000454:	4611      	mov	r1, r2
 8000456:	4a70      	ldr	r2, [pc, #448]	; (8000618 <GPIO_Init+0x280>)
 8000458:	400b      	ands	r3, r1
 800045a:	60d3      	str	r3, [r2, #12]
 800045c:	e019      	b.n	8000492 <GPIO_Init+0xfa>
		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT){
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	795b      	ldrb	r3, [r3, #5]
 8000462:	2b05      	cmp	r3, #5
 8000464:	d115      	bne.n	8000492 <GPIO_Init+0xfa>
			//1. Configure RTSR and FTSR
			EXTI->FTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);  // SET BOTH RTSR AND FTSR
 8000466:	4b6c      	ldr	r3, [pc, #432]	; (8000618 <GPIO_Init+0x280>)
 8000468:	68db      	ldr	r3, [r3, #12]
 800046a:	687a      	ldr	r2, [r7, #4]
 800046c:	7912      	ldrb	r2, [r2, #4]
 800046e:	4611      	mov	r1, r2
 8000470:	2201      	movs	r2, #1
 8000472:	408a      	lsls	r2, r1
 8000474:	4611      	mov	r1, r2
 8000476:	4a68      	ldr	r2, [pc, #416]	; (8000618 <GPIO_Init+0x280>)
 8000478:	430b      	orrs	r3, r1
 800047a:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800047c:	4b66      	ldr	r3, [pc, #408]	; (8000618 <GPIO_Init+0x280>)
 800047e:	689b      	ldr	r3, [r3, #8]
 8000480:	687a      	ldr	r2, [r7, #4]
 8000482:	7912      	ldrb	r2, [r2, #4]
 8000484:	4611      	mov	r1, r2
 8000486:	2201      	movs	r2, #1
 8000488:	408a      	lsls	r2, r1
 800048a:	4611      	mov	r1, r2
 800048c:	4a62      	ldr	r2, [pc, #392]	; (8000618 <GPIO_Init+0x280>)
 800048e:	430b      	orrs	r3, r1
 8000490:	6093      	str	r3, [r2, #8]
		}

		// 2. Configure the gpio port selection using SYSCFG_EXTICR
		uint8_t temp1,temp2 =0;
 8000492:	2300      	movs	r3, #0
 8000494:	72fb      	strb	r3, [r7, #11]
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4;
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	791b      	ldrb	r3, [r3, #4]
 800049a:	089b      	lsrs	r3, r3, #2
 800049c:	72bb      	strb	r3, [r7, #10]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4;
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	791b      	ldrb	r3, [r3, #4]
 80004a2:	f003 0303 	and.w	r3, r3, #3
 80004a6:	72fb      	strb	r3, [r7, #11]
		SYSCFG_CLK_EN();
 80004a8:	4b5c      	ldr	r3, [pc, #368]	; (800061c <GPIO_Init+0x284>)
 80004aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80004ac:	4a5b      	ldr	r2, [pc, #364]	; (800061c <GPIO_Init+0x284>)
 80004ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004b2:	6453      	str	r3, [r2, #68]	; 0x44
		if (pGPIOHandle->pGPIOx == GPIOA) {
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	4a59      	ldr	r2, [pc, #356]	; (8000620 <GPIO_Init+0x288>)
 80004ba:	4293      	cmp	r3, r2
 80004bc:	d10a      	bne.n	80004d4 <GPIO_Init+0x13c>
			SYSCFG->EXTICR[temp1] |= (0x00<<(temp2*4));
 80004be:	4859      	ldr	r0, [pc, #356]	; (8000624 <GPIO_Init+0x28c>)
 80004c0:	7aba      	ldrb	r2, [r7, #10]
 80004c2:	4958      	ldr	r1, [pc, #352]	; (8000624 <GPIO_Init+0x28c>)
 80004c4:	7abb      	ldrb	r3, [r7, #10]
 80004c6:	3202      	adds	r2, #2
 80004c8:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 80004cc:	3302      	adds	r3, #2
 80004ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80004d2:	e0cd      	b.n	8000670 <GPIO_Init+0x2d8>
		} else if (pGPIOHandle->pGPIOx == GPIOB) {
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a53      	ldr	r2, [pc, #332]	; (8000628 <GPIO_Init+0x290>)
 80004da:	4293      	cmp	r3, r2
 80004dc:	d111      	bne.n	8000502 <GPIO_Init+0x16a>
			SYSCFG->EXTICR[temp1] |= (0x01<<(temp2*4));
 80004de:	4a51      	ldr	r2, [pc, #324]	; (8000624 <GPIO_Init+0x28c>)
 80004e0:	7abb      	ldrb	r3, [r7, #10]
 80004e2:	3302      	adds	r3, #2
 80004e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004e8:	7afb      	ldrb	r3, [r7, #11]
 80004ea:	009b      	lsls	r3, r3, #2
 80004ec:	2101      	movs	r1, #1
 80004ee:	fa01 f303 	lsl.w	r3, r1, r3
 80004f2:	4618      	mov	r0, r3
 80004f4:	494b      	ldr	r1, [pc, #300]	; (8000624 <GPIO_Init+0x28c>)
 80004f6:	7abb      	ldrb	r3, [r7, #10]
 80004f8:	4302      	orrs	r2, r0
 80004fa:	3302      	adds	r3, #2
 80004fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000500:	e0b6      	b.n	8000670 <GPIO_Init+0x2d8>
		} else if (pGPIOHandle->pGPIOx == GPIOC) {
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	4a49      	ldr	r2, [pc, #292]	; (800062c <GPIO_Init+0x294>)
 8000508:	4293      	cmp	r3, r2
 800050a:	d111      	bne.n	8000530 <GPIO_Init+0x198>
			SYSCFG->EXTICR[temp1] |= (0x02<<(temp2*4));
 800050c:	4a45      	ldr	r2, [pc, #276]	; (8000624 <GPIO_Init+0x28c>)
 800050e:	7abb      	ldrb	r3, [r7, #10]
 8000510:	3302      	adds	r3, #2
 8000512:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000516:	7afb      	ldrb	r3, [r7, #11]
 8000518:	009b      	lsls	r3, r3, #2
 800051a:	2102      	movs	r1, #2
 800051c:	fa01 f303 	lsl.w	r3, r1, r3
 8000520:	4618      	mov	r0, r3
 8000522:	4940      	ldr	r1, [pc, #256]	; (8000624 <GPIO_Init+0x28c>)
 8000524:	7abb      	ldrb	r3, [r7, #10]
 8000526:	4302      	orrs	r2, r0
 8000528:	3302      	adds	r3, #2
 800052a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800052e:	e09f      	b.n	8000670 <GPIO_Init+0x2d8>
		} else if (pGPIOHandle->pGPIOx == GPIOD) {
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	4a3e      	ldr	r2, [pc, #248]	; (8000630 <GPIO_Init+0x298>)
 8000536:	4293      	cmp	r3, r2
 8000538:	d111      	bne.n	800055e <GPIO_Init+0x1c6>
			SYSCFG->EXTICR[temp1] |= (0x03<<(temp2*4));
 800053a:	4a3a      	ldr	r2, [pc, #232]	; (8000624 <GPIO_Init+0x28c>)
 800053c:	7abb      	ldrb	r3, [r7, #10]
 800053e:	3302      	adds	r3, #2
 8000540:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000544:	7afb      	ldrb	r3, [r7, #11]
 8000546:	009b      	lsls	r3, r3, #2
 8000548:	2103      	movs	r1, #3
 800054a:	fa01 f303 	lsl.w	r3, r1, r3
 800054e:	4618      	mov	r0, r3
 8000550:	4934      	ldr	r1, [pc, #208]	; (8000624 <GPIO_Init+0x28c>)
 8000552:	7abb      	ldrb	r3, [r7, #10]
 8000554:	4302      	orrs	r2, r0
 8000556:	3302      	adds	r3, #2
 8000558:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800055c:	e088      	b.n	8000670 <GPIO_Init+0x2d8>
		} else if (pGPIOHandle->pGPIOx == GPIOE) {
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	4a34      	ldr	r2, [pc, #208]	; (8000634 <GPIO_Init+0x29c>)
 8000564:	4293      	cmp	r3, r2
 8000566:	d111      	bne.n	800058c <GPIO_Init+0x1f4>
			SYSCFG->EXTICR[temp1] |= (0x04<<(temp2*4));
 8000568:	4a2e      	ldr	r2, [pc, #184]	; (8000624 <GPIO_Init+0x28c>)
 800056a:	7abb      	ldrb	r3, [r7, #10]
 800056c:	3302      	adds	r3, #2
 800056e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000572:	7afb      	ldrb	r3, [r7, #11]
 8000574:	009b      	lsls	r3, r3, #2
 8000576:	2104      	movs	r1, #4
 8000578:	fa01 f303 	lsl.w	r3, r1, r3
 800057c:	4618      	mov	r0, r3
 800057e:	4929      	ldr	r1, [pc, #164]	; (8000624 <GPIO_Init+0x28c>)
 8000580:	7abb      	ldrb	r3, [r7, #10]
 8000582:	4302      	orrs	r2, r0
 8000584:	3302      	adds	r3, #2
 8000586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800058a:	e071      	b.n	8000670 <GPIO_Init+0x2d8>
		} else if (pGPIOHandle->pGPIOx == GPIOF) {
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a29      	ldr	r2, [pc, #164]	; (8000638 <GPIO_Init+0x2a0>)
 8000592:	4293      	cmp	r3, r2
 8000594:	d111      	bne.n	80005ba <GPIO_Init+0x222>
			SYSCFG->EXTICR[temp1] |= (0x05<<(temp2*4));
 8000596:	4a23      	ldr	r2, [pc, #140]	; (8000624 <GPIO_Init+0x28c>)
 8000598:	7abb      	ldrb	r3, [r7, #10]
 800059a:	3302      	adds	r3, #2
 800059c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80005a0:	7afb      	ldrb	r3, [r7, #11]
 80005a2:	009b      	lsls	r3, r3, #2
 80005a4:	2105      	movs	r1, #5
 80005a6:	fa01 f303 	lsl.w	r3, r1, r3
 80005aa:	4618      	mov	r0, r3
 80005ac:	491d      	ldr	r1, [pc, #116]	; (8000624 <GPIO_Init+0x28c>)
 80005ae:	7abb      	ldrb	r3, [r7, #10]
 80005b0:	4302      	orrs	r2, r0
 80005b2:	3302      	adds	r3, #2
 80005b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80005b8:	e05a      	b.n	8000670 <GPIO_Init+0x2d8>
		} else if (pGPIOHandle->pGPIOx == GPIOG) {
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4a1f      	ldr	r2, [pc, #124]	; (800063c <GPIO_Init+0x2a4>)
 80005c0:	4293      	cmp	r3, r2
 80005c2:	d111      	bne.n	80005e8 <GPIO_Init+0x250>
			SYSCFG->EXTICR[temp1] |= (0x06<<(temp2*4));
 80005c4:	4a17      	ldr	r2, [pc, #92]	; (8000624 <GPIO_Init+0x28c>)
 80005c6:	7abb      	ldrb	r3, [r7, #10]
 80005c8:	3302      	adds	r3, #2
 80005ca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80005ce:	7afb      	ldrb	r3, [r7, #11]
 80005d0:	009b      	lsls	r3, r3, #2
 80005d2:	2106      	movs	r1, #6
 80005d4:	fa01 f303 	lsl.w	r3, r1, r3
 80005d8:	4618      	mov	r0, r3
 80005da:	4912      	ldr	r1, [pc, #72]	; (8000624 <GPIO_Init+0x28c>)
 80005dc:	7abb      	ldrb	r3, [r7, #10]
 80005de:	4302      	orrs	r2, r0
 80005e0:	3302      	adds	r3, #2
 80005e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80005e6:	e043      	b.n	8000670 <GPIO_Init+0x2d8>
		} else if (pGPIOHandle->pGPIOx == GPIOH) {
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a14      	ldr	r2, [pc, #80]	; (8000640 <GPIO_Init+0x2a8>)
 80005ee:	4293      	cmp	r3, r2
 80005f0:	d128      	bne.n	8000644 <GPIO_Init+0x2ac>
			SYSCFG->EXTICR[temp1] |= (0x07<<(temp2*4));
 80005f2:	4a0c      	ldr	r2, [pc, #48]	; (8000624 <GPIO_Init+0x28c>)
 80005f4:	7abb      	ldrb	r3, [r7, #10]
 80005f6:	3302      	adds	r3, #2
 80005f8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80005fc:	7afb      	ldrb	r3, [r7, #11]
 80005fe:	009b      	lsls	r3, r3, #2
 8000600:	2107      	movs	r1, #7
 8000602:	fa01 f303 	lsl.w	r3, r1, r3
 8000606:	4618      	mov	r0, r3
 8000608:	4906      	ldr	r1, [pc, #24]	; (8000624 <GPIO_Init+0x28c>)
 800060a:	7abb      	ldrb	r3, [r7, #10]
 800060c:	4302      	orrs	r2, r0
 800060e:	3302      	adds	r3, #2
 8000610:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000614:	e02c      	b.n	8000670 <GPIO_Init+0x2d8>
 8000616:	bf00      	nop
 8000618:	40013c00 	.word	0x40013c00
 800061c:	40023800 	.word	0x40023800
 8000620:	40020000 	.word	0x40020000
 8000624:	40013800 	.word	0x40013800
 8000628:	40020400 	.word	0x40020400
 800062c:	40020800 	.word	0x40020800
 8000630:	40020c00 	.word	0x40020c00
 8000634:	40021000 	.word	0x40021000
 8000638:	40021400 	.word	0x40021400
 800063c:	40021800 	.word	0x40021800
 8000640:	40021c00 	.word	0x40021c00
		} else if (pGPIOHandle->pGPIOx == GPIOI) {
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a61      	ldr	r2, [pc, #388]	; (80007d0 <GPIO_Init+0x438>)
 800064a:	4293      	cmp	r3, r2
 800064c:	d110      	bne.n	8000670 <GPIO_Init+0x2d8>
			SYSCFG->EXTICR[temp1] |= (0x08<<(temp2*4));
 800064e:	4a61      	ldr	r2, [pc, #388]	; (80007d4 <GPIO_Init+0x43c>)
 8000650:	7abb      	ldrb	r3, [r7, #10]
 8000652:	3302      	adds	r3, #2
 8000654:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000658:	7afb      	ldrb	r3, [r7, #11]
 800065a:	009b      	lsls	r3, r3, #2
 800065c:	2108      	movs	r1, #8
 800065e:	fa01 f303 	lsl.w	r3, r1, r3
 8000662:	4618      	mov	r0, r3
 8000664:	495b      	ldr	r1, [pc, #364]	; (80007d4 <GPIO_Init+0x43c>)
 8000666:	7abb      	ldrb	r3, [r7, #10]
 8000668:	4302      	orrs	r2, r0
 800066a:	3302      	adds	r3, #2
 800066c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		}

		// 3. enable interrupt delivery using IMR
		EXTI->IMR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000670:	4b59      	ldr	r3, [pc, #356]	; (80007d8 <GPIO_Init+0x440>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	687a      	ldr	r2, [r7, #4]
 8000676:	7912      	ldrb	r2, [r2, #4]
 8000678:	4611      	mov	r1, r2
 800067a:	2201      	movs	r2, #1
 800067c:	408a      	lsls	r2, r1
 800067e:	4611      	mov	r1, r2
 8000680:	4a55      	ldr	r2, [pc, #340]	; (80007d8 <GPIO_Init+0x440>)
 8000682:	430b      	orrs	r3, r1
 8000684:	6013      	str	r3, [r2, #0]

	}

	//configure speed
	temp = 0;
 8000686:	2300      	movs	r3, #0
 8000688:	60fb      	str	r3, [r7, #12]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	799b      	ldrb	r3, [r3, #6]
 800068e:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	791b      	ldrb	r3, [r3, #4]
 8000694:	005b      	lsls	r3, r3, #1
 8000696:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 800069a:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(3<<(2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));  // clearing the bit positions
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	689a      	ldr	r2, [r3, #8]
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	791b      	ldrb	r3, [r3, #4]
 80006a6:	005b      	lsls	r3, r3, #1
 80006a8:	2103      	movs	r1, #3
 80006aa:	fa01 f303 	lsl.w	r3, r1, r3
 80006ae:	43db      	mvns	r3, r3
 80006b0:	4619      	mov	r1, r3
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	400a      	ands	r2, r1
 80006b8:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR = pGPIOHandle->pGPIOx->OSPEEDR | temp;                     //setting bit positions according to the pin speed
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	6899      	ldr	r1, [r3, #8]
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	68fa      	ldr	r2, [r7, #12]
 80006c6:	430a      	orrs	r2, r1
 80006c8:	609a      	str	r2, [r3, #8]
	temp = 0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	60fb      	str	r3, [r7, #12]

	//configure pupd

	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	79db      	ldrb	r3, [r3, #7]
 80006d2:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	791b      	ldrb	r3, [r3, #4]
 80006d8:	005b      	lsls	r3, r3, #1
 80006da:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 80006de:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->PUPDR &= ~(3<<(2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));  // clearing the bit positions
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	68da      	ldr	r2, [r3, #12]
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	791b      	ldrb	r3, [r3, #4]
 80006ea:	005b      	lsls	r3, r3, #1
 80006ec:	2103      	movs	r1, #3
 80006ee:	fa01 f303 	lsl.w	r3, r1, r3
 80006f2:	43db      	mvns	r3, r3
 80006f4:	4619      	mov	r1, r3
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	400a      	ands	r2, r1
 80006fc:	60da      	str	r2, [r3, #12]

	pGPIOHandle->pGPIOx->PUPDR = pGPIOHandle->pGPIOx->PUPDR | temp;
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	68d9      	ldr	r1, [r3, #12]
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	68fa      	ldr	r2, [r7, #12]
 800070a:	430a      	orrs	r2, r1
 800070c:	60da      	str	r2, [r3, #12]

	//configure otype
	temp = 0;
 800070e:	2300      	movs	r3, #0
 8000710:	60fb      	str	r3, [r7, #12]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOType
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	7a1b      	ldrb	r3, [r3, #8]
 8000716:	461a      	mov	r2, r3
			<< (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	791b      	ldrb	r3, [r3, #4]
 800071c:	fa02 f303 	lsl.w	r3, r2, r3
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOType
 8000720:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->OTYPER &= ~(1<<(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));  // clearing the bit positions
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	685a      	ldr	r2, [r3, #4]
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	791b      	ldrb	r3, [r3, #4]
 800072c:	4619      	mov	r1, r3
 800072e:	2301      	movs	r3, #1
 8000730:	408b      	lsls	r3, r1
 8000732:	43db      	mvns	r3, r3
 8000734:	4619      	mov	r1, r3
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	400a      	ands	r2, r1
 800073c:	605a      	str	r2, [r3, #4]

	pGPIOHandle->pGPIOx->OTYPER = pGPIOHandle->pGPIOx->OTYPER | temp;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	6859      	ldr	r1, [r3, #4]
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	68fa      	ldr	r2, [r7, #12]
 800074a:	430a      	orrs	r2, r1
 800074c:	605a      	str	r2, [r3, #4]
	temp = 0;
 800074e:	2300      	movs	r3, #0
 8000750:	60fb      	str	r3, [r7, #12]

	//configure alt functonality
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN) {
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	795b      	ldrb	r3, [r3, #5]
 8000756:	2b02      	cmp	r3, #2
 8000758:	d133      	bne.n	80007c2 <GPIO_Init+0x42a>
		// configure alternate fun registers
		uint8_t temp1,temp2 = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	727b      	strb	r3, [r7, #9]
		temp1 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8);
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	791b      	ldrb	r3, [r3, #4]
 8000762:	08db      	lsrs	r3, r3, #3
 8000764:	723b      	strb	r3, [r7, #8]
		temp2 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8);
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	791b      	ldrb	r3, [r3, #4]
 800076a:	f003 0307 	and.w	r3, r3, #7
 800076e:	727b      	strb	r3, [r7, #9]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(15<<(4* temp2));  // clearing the bit positions
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	7a3a      	ldrb	r2, [r7, #8]
 8000776:	3208      	adds	r2, #8
 8000778:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800077c:	7a7b      	ldrb	r3, [r7, #9]
 800077e:	009b      	lsls	r3, r3, #2
 8000780:	220f      	movs	r2, #15
 8000782:	fa02 f303 	lsl.w	r3, r2, r3
 8000786:	43db      	mvns	r3, r3
 8000788:	4618      	mov	r0, r3
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	7a3a      	ldrb	r2, [r7, #8]
 8000790:	4001      	ands	r1, r0
 8000792:	3208      	adds	r2, #8
 8000794:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		pGPIOHandle->pGPIOx->AFR[temp1] |= pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2);
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	7a3a      	ldrb	r2, [r7, #8]
 800079e:	3208      	adds	r2, #8
 80007a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	7a5b      	ldrb	r3, [r3, #9]
 80007a8:	461a      	mov	r2, r3
 80007aa:	7a7b      	ldrb	r3, [r7, #9]
 80007ac:	009b      	lsls	r3, r3, #2
 80007ae:	fa02 f303 	lsl.w	r3, r2, r3
 80007b2:	4618      	mov	r0, r3
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	7a3a      	ldrb	r2, [r7, #8]
 80007ba:	4301      	orrs	r1, r0
 80007bc:	3208      	adds	r2, #8
 80007be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}

}
 80007c2:	bf00      	nop
 80007c4:	3714      	adds	r7, #20
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	40022000 	.word	0x40022000
 80007d4:	40013800 	.word	0x40013800
 80007d8:	40013c00 	.word	0x40013c00

080007dc <GPIO_TogglePin>:
 *
 * @return :
 *
 * @Note:
 **********************************************************************************************************/
void GPIO_TogglePin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber) {
 80007dc:	b480      	push	{r7}
 80007de:	b083      	sub	sp, #12
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
 80007e4:	460b      	mov	r3, r1
 80007e6:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR = pGPIOx->ODR ^ (1 << PinNumber);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	695b      	ldr	r3, [r3, #20]
 80007ec:	78fa      	ldrb	r2, [r7, #3]
 80007ee:	2101      	movs	r1, #1
 80007f0:	fa01 f202 	lsl.w	r2, r1, r2
 80007f4:	405a      	eors	r2, r3
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	615a      	str	r2, [r3, #20]

}
 80007fa:	bf00      	nop
 80007fc:	370c      	adds	r7, #12
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
	...

08000808 <GPIO_IRQInterruptConfig>:
 *
 * @return :
 *
 * @Note:
 **********************************************************************************************************/
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi) {
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	460a      	mov	r2, r1
 8000812:	71fb      	strb	r3, [r7, #7]
 8000814:	4613      	mov	r3, r2
 8000816:	71bb      	strb	r3, [r7, #6]
	if (EnorDi == ENABLE) {
 8000818:	79bb      	ldrb	r3, [r7, #6]
 800081a:	2b01      	cmp	r3, #1
 800081c:	d133      	bne.n	8000886 <GPIO_IRQInterruptConfig+0x7e>
		if (IRQNumber <= 31) {
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	2b1f      	cmp	r3, #31
 8000822:	d80a      	bhi.n	800083a <GPIO_IRQInterruptConfig+0x32>
			// configure NVICs ISER0 register
			*NVIC_ISER0 |= (1 << IRQNumber);
 8000824:	4b35      	ldr	r3, [pc, #212]	; (80008fc <GPIO_IRQInterruptConfig+0xf4>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	79fa      	ldrb	r2, [r7, #7]
 800082a:	2101      	movs	r1, #1
 800082c:	fa01 f202 	lsl.w	r2, r1, r2
 8000830:	4611      	mov	r1, r2
 8000832:	4a32      	ldr	r2, [pc, #200]	; (80008fc <GPIO_IRQInterruptConfig+0xf4>)
 8000834:	430b      	orrs	r3, r1
 8000836:	6013      	str	r3, [r2, #0]

		}

	}

}
 8000838:	e059      	b.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
		} else if (IRQNumber > 31 || IRQNumber <= 63) {
 800083a:	79fb      	ldrb	r3, [r7, #7]
 800083c:	2b1f      	cmp	r3, #31
 800083e:	d802      	bhi.n	8000846 <GPIO_IRQInterruptConfig+0x3e>
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	2b3f      	cmp	r3, #63	; 0x3f
 8000844:	d80c      	bhi.n	8000860 <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << IRQNumber % 32);
 8000846:	4b2e      	ldr	r3, [pc, #184]	; (8000900 <GPIO_IRQInterruptConfig+0xf8>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	79fa      	ldrb	r2, [r7, #7]
 800084c:	f002 021f 	and.w	r2, r2, #31
 8000850:	2101      	movs	r1, #1
 8000852:	fa01 f202 	lsl.w	r2, r1, r2
 8000856:	4611      	mov	r1, r2
 8000858:	4a29      	ldr	r2, [pc, #164]	; (8000900 <GPIO_IRQInterruptConfig+0xf8>)
 800085a:	430b      	orrs	r3, r1
 800085c:	6013      	str	r3, [r2, #0]
 800085e:	e046      	b.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
		} else if (IRQNumber > 63 || IRQNumber <= 95) {
 8000860:	79fb      	ldrb	r3, [r7, #7]
 8000862:	2b3f      	cmp	r3, #63	; 0x3f
 8000864:	d802      	bhi.n	800086c <GPIO_IRQInterruptConfig+0x64>
 8000866:	79fb      	ldrb	r3, [r7, #7]
 8000868:	2b5f      	cmp	r3, #95	; 0x5f
 800086a:	d840      	bhi.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= (1 << IRQNumber % 64);
 800086c:	4b25      	ldr	r3, [pc, #148]	; (8000904 <GPIO_IRQInterruptConfig+0xfc>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	79fa      	ldrb	r2, [r7, #7]
 8000872:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000876:	2101      	movs	r1, #1
 8000878:	fa01 f202 	lsl.w	r2, r1, r2
 800087c:	4611      	mov	r1, r2
 800087e:	4a21      	ldr	r2, [pc, #132]	; (8000904 <GPIO_IRQInterruptConfig+0xfc>)
 8000880:	430b      	orrs	r3, r1
 8000882:	6013      	str	r3, [r2, #0]
}
 8000884:	e033      	b.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
		if (IRQNumber <= 31) {
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	2b1f      	cmp	r3, #31
 800088a:	d80a      	bhi.n	80008a2 <GPIO_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= (1<< IRQNumber);
 800088c:	4b1e      	ldr	r3, [pc, #120]	; (8000908 <GPIO_IRQInterruptConfig+0x100>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	79fa      	ldrb	r2, [r7, #7]
 8000892:	2101      	movs	r1, #1
 8000894:	fa01 f202 	lsl.w	r2, r1, r2
 8000898:	4611      	mov	r1, r2
 800089a:	4a1b      	ldr	r2, [pc, #108]	; (8000908 <GPIO_IRQInterruptConfig+0x100>)
 800089c:	430b      	orrs	r3, r1
 800089e:	6013      	str	r3, [r2, #0]
}
 80008a0:	e025      	b.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
		} else if (IRQNumber > 31 || IRQNumber <= 63) {
 80008a2:	79fb      	ldrb	r3, [r7, #7]
 80008a4:	2b1f      	cmp	r3, #31
 80008a6:	d802      	bhi.n	80008ae <GPIO_IRQInterruptConfig+0xa6>
 80008a8:	79fb      	ldrb	r3, [r7, #7]
 80008aa:	2b3f      	cmp	r3, #63	; 0x3f
 80008ac:	d80c      	bhi.n	80008c8 <GPIO_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= (1<< IRQNumber%32);
 80008ae:	4b17      	ldr	r3, [pc, #92]	; (800090c <GPIO_IRQInterruptConfig+0x104>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	79fa      	ldrb	r2, [r7, #7]
 80008b4:	f002 021f 	and.w	r2, r2, #31
 80008b8:	2101      	movs	r1, #1
 80008ba:	fa01 f202 	lsl.w	r2, r1, r2
 80008be:	4611      	mov	r1, r2
 80008c0:	4a12      	ldr	r2, [pc, #72]	; (800090c <GPIO_IRQInterruptConfig+0x104>)
 80008c2:	430b      	orrs	r3, r1
 80008c4:	6013      	str	r3, [r2, #0]
 80008c6:	e012      	b.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
		} else if (IRQNumber > 63 || IRQNumber <= 95) {
 80008c8:	79fb      	ldrb	r3, [r7, #7]
 80008ca:	2b3f      	cmp	r3, #63	; 0x3f
 80008cc:	d802      	bhi.n	80008d4 <GPIO_IRQInterruptConfig+0xcc>
 80008ce:	79fb      	ldrb	r3, [r7, #7]
 80008d0:	2b5f      	cmp	r3, #95	; 0x5f
 80008d2:	d80c      	bhi.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= (1<< IRQNumber%64);
 80008d4:	4b0e      	ldr	r3, [pc, #56]	; (8000910 <GPIO_IRQInterruptConfig+0x108>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	79fa      	ldrb	r2, [r7, #7]
 80008da:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80008de:	2101      	movs	r1, #1
 80008e0:	fa01 f202 	lsl.w	r2, r1, r2
 80008e4:	4611      	mov	r1, r2
 80008e6:	4a0a      	ldr	r2, [pc, #40]	; (8000910 <GPIO_IRQInterruptConfig+0x108>)
 80008e8:	430b      	orrs	r3, r1
 80008ea:	6013      	str	r3, [r2, #0]
}
 80008ec:	e7ff      	b.n	80008ee <GPIO_IRQInterruptConfig+0xe6>
 80008ee:	bf00      	nop
 80008f0:	370c      	adds	r7, #12
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	e000e100 	.word	0xe000e100
 8000900:	e000e104 	.word	0xe000e104
 8000904:	e000e108 	.word	0xe000e108
 8000908:	e000e180 	.word	0xe000e180
 800090c:	e000e184 	.word	0xe000e184
 8000910:	e000e188 	.word	0xe000e188

08000914 <GPIO_IRQPriorityConfig>:
 * @return :
 *
 * @Note:
 **********************************************************************************************************/

void GPIO_IRQPriorityConfig(uint8_t IRQNumber,uint8_t IRQPriority){
 8000914:	b480      	push	{r7}
 8000916:	b085      	sub	sp, #20
 8000918:	af00      	add	r7, sp, #0
 800091a:	4603      	mov	r3, r0
 800091c:	460a      	mov	r2, r1
 800091e:	71fb      	strb	r3, [r7, #7]
 8000920:	4613      	mov	r3, r2
 8000922:	71bb      	strb	r3, [r7, #6]
	//find out IPR register
	uint8_t iprx = IRQNumber/4;
 8000924:	79fb      	ldrb	r3, [r7, #7]
 8000926:	089b      	lsrs	r3, r3, #2
 8000928:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section  = IRQNumber%4;
 800092a:	79fb      	ldrb	r3, [r7, #7]
 800092c:	f003 0303 	and.w	r3, r3, #3
 8000930:	73bb      	strb	r3, [r7, #14]
	uint8_t shift_amount = (8*iprx_section) + (8 -NO_PR_BITS_IMPLEMENTED);
 8000932:	7bbb      	ldrb	r3, [r7, #14]
 8000934:	00db      	lsls	r3, r3, #3
 8000936:	b2db      	uxtb	r3, r3
 8000938:	3304      	adds	r3, #4
 800093a:	737b      	strb	r3, [r7, #13]
	* (NVIC_IPR + (iprx*4)) |= (IRQPriority << shift_amount);
 800093c:	7bfb      	ldrb	r3, [r7, #15]
 800093e:	011b      	lsls	r3, r3, #4
 8000940:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000944:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	79b9      	ldrb	r1, [r7, #6]
 800094c:	7b7b      	ldrb	r3, [r7, #13]
 800094e:	fa01 f303 	lsl.w	r3, r1, r3
 8000952:	4619      	mov	r1, r3
 8000954:	7bfb      	ldrb	r3, [r7, #15]
 8000956:	011b      	lsls	r3, r3, #4
 8000958:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800095c:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000960:	430a      	orrs	r2, r1
 8000962:	601a      	str	r2, [r3, #0]
}
 8000964:	bf00      	nop
 8000966:	3714      	adds	r7, #20
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr

08000970 <GPIO_IRQHandling>:
 *
 * @return :
 *
 * @Note:
 **********************************************************************************************************/
void GPIO_IRQHandling(uint8_t PinNumber) {
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	4603      	mov	r3, r0
 8000978:	71fb      	strb	r3, [r7, #7]
	//clear the EXTI PR register corresponding to the pin number
	if (EXTI->PR & (1<< PinNumber)){
 800097a:	4b0c      	ldr	r3, [pc, #48]	; (80009ac <GPIO_IRQHandling+0x3c>)
 800097c:	695b      	ldr	r3, [r3, #20]
 800097e:	79fa      	ldrb	r2, [r7, #7]
 8000980:	2101      	movs	r1, #1
 8000982:	fa01 f202 	lsl.w	r2, r1, r2
 8000986:	4013      	ands	r3, r2
 8000988:	2b00      	cmp	r3, #0
 800098a:	d009      	beq.n	80009a0 <GPIO_IRQHandling+0x30>
		// clear
		EXTI->PR |= ( 1 << PinNumber); // The procedure to clear PR is to set it HIGH
 800098c:	4b07      	ldr	r3, [pc, #28]	; (80009ac <GPIO_IRQHandling+0x3c>)
 800098e:	695b      	ldr	r3, [r3, #20]
 8000990:	79fa      	ldrb	r2, [r7, #7]
 8000992:	2101      	movs	r1, #1
 8000994:	fa01 f202 	lsl.w	r2, r1, r2
 8000998:	4611      	mov	r1, r2
 800099a:	4a04      	ldr	r2, [pc, #16]	; (80009ac <GPIO_IRQHandling+0x3c>)
 800099c:	430b      	orrs	r3, r1
 800099e:	6153      	str	r3, [r2, #20]
	}

}
 80009a0:	bf00      	nop
 80009a2:	370c      	adds	r7, #12
 80009a4:	46bd      	mov	sp, r7
 80009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009aa:	4770      	bx	lr
 80009ac:	40013c00 	.word	0x40013c00

080009b0 <delay>:
#include "stm32f407xx.h"
#include "stm32f407xx_gpio_driver.h"



void delay(){
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i<500000/2; i++){
 80009b6:	2300      	movs	r3, #0
 80009b8:	607b      	str	r3, [r7, #4]
 80009ba:	e002      	b.n	80009c2 <delay+0x12>
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	3301      	adds	r3, #1
 80009c0:	607b      	str	r3, [r7, #4]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	4a04      	ldr	r2, [pc, #16]	; (80009d8 <delay+0x28>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d9f8      	bls.n	80009bc <delay+0xc>

	}
}
 80009ca:	bf00      	nop
 80009cc:	bf00      	nop
 80009ce:	370c      	adds	r7, #12
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr
 80009d8:	0003d08f 	.word	0x0003d08f

080009dc <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(){
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
	delay();
 80009e0:	f7ff ffe6 	bl	80009b0 <delay>
	GPIO_IRQHandling(GPIO_PIN_NO_0);
 80009e4:	2000      	movs	r0, #0
 80009e6:	f7ff ffc3 	bl	8000970 <GPIO_IRQHandling>
	GPIO_TogglePin(GPIOD,GPIO_PIN_NO_12);
 80009ea:	210c      	movs	r1, #12
 80009ec:	4802      	ldr	r0, [pc, #8]	; (80009f8 <EXTI0_IRQHandler+0x1c>)
 80009ee:	f7ff fef5 	bl	80007dc <GPIO_TogglePin>
}
 80009f2:	bf00      	nop
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	40020c00 	.word	0x40020c00

080009fc <main>:

int main(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b086      	sub	sp, #24
 8000a00:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOLed;
	memset(&GPIOLed, 0 , sizeof(GPIOLed));
 8000a02:	f107 030c 	add.w	r3, r7, #12
 8000a06:	220c      	movs	r2, #12
 8000a08:	2100      	movs	r1, #0
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f000 f863 	bl	8000ad6 <memset>
	GPIOLed.pGPIOx = GPIOD;
 8000a10:	4b1a      	ldr	r3, [pc, #104]	; (8000a7c <main+0x80>)
 8000a12:	60fb      	str	r3, [r7, #12]
	GPIOLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 8000a14:	230c      	movs	r3, #12
 8000a16:	743b      	strb	r3, [r7, #16]
	GPIOLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	747b      	strb	r3, [r7, #17]
	GPIOLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OP_HIGH_SPEED;
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	74bb      	strb	r3, [r7, #18]
	GPIOLed.GPIO_PinConfig.GPIO_PinOType = GPIO_OP_TYPE_PP;
 8000a20:	2300      	movs	r3, #0
 8000a22:	753b      	strb	r3, [r7, #20]
	GPIOLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000a24:	2300      	movs	r3, #0
 8000a26:	74fb      	strb	r3, [r7, #19]

	GPIO_Handle_t GPIOBtn;
	memset(&GPIOBtn, 0 , sizeof(GPIOBtn));
 8000a28:	463b      	mov	r3, r7
 8000a2a:	220c      	movs	r2, #12
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f000 f851 	bl	8000ad6 <memset>
	GPIOBtn.pGPIOx = GPIOA;
 8000a34:	4b12      	ldr	r3, [pc, #72]	; (8000a80 <main+0x84>)
 8000a36:	603b      	str	r3, [r7, #0]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	713b      	strb	r3, [r7, #4]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_RT;
 8000a3c:	2305      	movs	r3, #5
 8000a3e:	717b      	strb	r3, [r7, #5]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OP_HIGH_SPEED;
 8000a40:	2302      	movs	r3, #2
 8000a42:	71bb      	strb	r3, [r7, #6]
	//GPIOLed.GPIO_PinConfig.GPIO_PinOType = GPIO_OP_TYPE_PP;
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000a44:	2300      	movs	r3, #0
 8000a46:	71fb      	strb	r3, [r7, #7]

	GPIO_ClockControl(GPIOD , ENABLE);
 8000a48:	2101      	movs	r1, #1
 8000a4a:	480c      	ldr	r0, [pc, #48]	; (8000a7c <main+0x80>)
 8000a4c:	f7ff fbbc 	bl	80001c8 <GPIO_ClockControl>
	GPIO_ClockControl(GPIOA , ENABLE);
 8000a50:	2101      	movs	r1, #1
 8000a52:	480b      	ldr	r0, [pc, #44]	; (8000a80 <main+0x84>)
 8000a54:	f7ff fbb8 	bl	80001c8 <GPIO_ClockControl>
	GPIO_Init(&GPIOLed);
 8000a58:	f107 030c 	add.w	r3, r7, #12
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff fc9b 	bl	8000398 <GPIO_Init>
	GPIO_Init(&GPIOBtn);
 8000a62:	463b      	mov	r3, r7
 8000a64:	4618      	mov	r0, r3
 8000a66:	f7ff fc97 	bl	8000398 <GPIO_Init>

	GPIO_IRQPriorityConfig(EXTI_NO_0, NVIC_PRIO_15);
 8000a6a:	210f      	movs	r1, #15
 8000a6c:	2006      	movs	r0, #6
 8000a6e:	f7ff ff51 	bl	8000914 <GPIO_IRQPriorityConfig>
	GPIO_IRQInterruptConfig(EXTI_NO_0 , ENABLE);
 8000a72:	2101      	movs	r1, #1
 8000a74:	2006      	movs	r0, #6
 8000a76:	f7ff fec7 	bl	8000808 <GPIO_IRQInterruptConfig>
    /* Loop forever */
	while(1){
 8000a7a:	e7fe      	b.n	8000a7a <main+0x7e>
 8000a7c:	40020c00 	.word	0x40020c00
 8000a80:	40020000 	.word	0x40020000

08000a84 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a84:	480d      	ldr	r0, [pc, #52]	; (8000abc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a86:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a88:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a8c:	480c      	ldr	r0, [pc, #48]	; (8000ac0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a8e:	490d      	ldr	r1, [pc, #52]	; (8000ac4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a90:	4a0d      	ldr	r2, [pc, #52]	; (8000ac8 <LoopForever+0xe>)
  movs r3, #0
 8000a92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a94:	e002      	b.n	8000a9c <LoopCopyDataInit>

08000a96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a9a:	3304      	adds	r3, #4

08000a9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000aa0:	d3f9      	bcc.n	8000a96 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aa2:	4a0a      	ldr	r2, [pc, #40]	; (8000acc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000aa4:	4c0a      	ldr	r4, [pc, #40]	; (8000ad0 <LoopForever+0x16>)
  movs r3, #0
 8000aa6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000aa8:	e001      	b.n	8000aae <LoopFillZerobss>

08000aaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000aac:	3204      	adds	r2, #4

08000aae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ab0:	d3fb      	bcc.n	8000aaa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ab2:	f000 f819 	bl	8000ae8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ab6:	f7ff ffa1 	bl	80009fc <main>

08000aba <LoopForever>:

LoopForever:
  b LoopForever
 8000aba:	e7fe      	b.n	8000aba <LoopForever>
  ldr   r0, =_estack
 8000abc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ac0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ac4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000ac8:	08000b50 	.word	0x08000b50
  ldr r2, =_sbss
 8000acc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000ad0:	2000001c 	.word	0x2000001c

08000ad4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ad4:	e7fe      	b.n	8000ad4 <ADC_IRQHandler>

08000ad6 <memset>:
 8000ad6:	4402      	add	r2, r0
 8000ad8:	4603      	mov	r3, r0
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d100      	bne.n	8000ae0 <memset+0xa>
 8000ade:	4770      	bx	lr
 8000ae0:	f803 1b01 	strb.w	r1, [r3], #1
 8000ae4:	e7f9      	b.n	8000ada <memset+0x4>
	...

08000ae8 <__libc_init_array>:
 8000ae8:	b570      	push	{r4, r5, r6, lr}
 8000aea:	4d0d      	ldr	r5, [pc, #52]	; (8000b20 <__libc_init_array+0x38>)
 8000aec:	4c0d      	ldr	r4, [pc, #52]	; (8000b24 <__libc_init_array+0x3c>)
 8000aee:	1b64      	subs	r4, r4, r5
 8000af0:	10a4      	asrs	r4, r4, #2
 8000af2:	2600      	movs	r6, #0
 8000af4:	42a6      	cmp	r6, r4
 8000af6:	d109      	bne.n	8000b0c <__libc_init_array+0x24>
 8000af8:	4d0b      	ldr	r5, [pc, #44]	; (8000b28 <__libc_init_array+0x40>)
 8000afa:	4c0c      	ldr	r4, [pc, #48]	; (8000b2c <__libc_init_array+0x44>)
 8000afc:	f000 f818 	bl	8000b30 <_init>
 8000b00:	1b64      	subs	r4, r4, r5
 8000b02:	10a4      	asrs	r4, r4, #2
 8000b04:	2600      	movs	r6, #0
 8000b06:	42a6      	cmp	r6, r4
 8000b08:	d105      	bne.n	8000b16 <__libc_init_array+0x2e>
 8000b0a:	bd70      	pop	{r4, r5, r6, pc}
 8000b0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b10:	4798      	blx	r3
 8000b12:	3601      	adds	r6, #1
 8000b14:	e7ee      	b.n	8000af4 <__libc_init_array+0xc>
 8000b16:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b1a:	4798      	blx	r3
 8000b1c:	3601      	adds	r6, #1
 8000b1e:	e7f2      	b.n	8000b06 <__libc_init_array+0x1e>
 8000b20:	08000b48 	.word	0x08000b48
 8000b24:	08000b48 	.word	0x08000b48
 8000b28:	08000b48 	.word	0x08000b48
 8000b2c:	08000b4c 	.word	0x08000b4c

08000b30 <_init>:
 8000b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b32:	bf00      	nop
 8000b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b36:	bc08      	pop	{r3}
 8000b38:	469e      	mov	lr, r3
 8000b3a:	4770      	bx	lr

08000b3c <_fini>:
 8000b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b3e:	bf00      	nop
 8000b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b42:	bc08      	pop	{r3}
 8000b44:	469e      	mov	lr, r3
 8000b46:	4770      	bx	lr
