# Reading pref.tcl
ls
# .git                        ProjectAssignment_SimpleProcessor.pdf  
# .gitignore                  Project_template.docx                  
# 05-22-2025-notes.txt        Project_timeline.pdf                   
# ControlUnit                 README.md                              
# DATA_FROM_CHAT.odt          enum_crash_course.odt                  
# Datapath                    garbage                                
# Launch_ModelSim.bat         testProcessor.sv                       
# Processor                   transcript                             
# Processor2025_Datapath.pdf                                         
cd Processor
# reading modelsim.ini
do runButtonSync.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./ButtonSync.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:42:27 on Jun 07,2025
# vlog -reportprogress 300 -work work "+acc" ./ButtonSync.sv 
# -- Compiling module ButtonSync
# -- Compiling module ButtonSync_tb
# 
# Top level modules:
# 	ButtonSync_tb
# End time: 09:42:27 on Jun 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ButtonSync_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ButtonSync_tb 
# Start time: 09:42:27 on Jun 07,2025
# Loading sv_std.std
# Loading work.ButtonSync_tb
# Loading work.ButtonSync
# WARNING: No extended dataflow license exists
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ButtonSync_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ButtonSync_tb/Clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rod  Hostname: DESKTOP-36B72F5  ProcessID: 8932
#           Attempting to use alternate WLF file "./wlft35zr4c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft35zr4c
# add wave -noupdate /ButtonSync_tb/ResetN
# add wave -noupdate /ButtonSync_tb/Bi
# add wave -noupdate /ButtonSync_tb/Bo
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# 0 Bi = 0, Bo = x
# ** Note: $stop    : ./ButtonSync.sv(91)
#    Time: 90 ps  Iteration: 1  Instance: /ButtonSync_tb
# Break in Module ButtonSync_tb at ./ButtonSync.sv line 91
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 95 ps
# 
# End
do runButtonSync.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/rod/Documents/2025_spring_classes/Processor-Project/Processor/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/rod/Documents/2025_spring_classes/Processor-Project/Processor/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./ButtonSync.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:41 on Jun 07,2025
# vlog -reportprogress 300 -work work "+acc" ./ButtonSync.sv 
# -- Compiling module ButtonSync
# -- Compiling module ButtonSync_tb
# 
# Top level modules:
# 	ButtonSync_tb
# End time: 09:43:41 on Jun 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ButtonSync_tb
# End time: 09:43:43 on Jun 07,2025, Elapsed time: 0:01:16
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ButtonSync_tb 
# Start time: 09:43:43 on Jun 07,2025
# Loading sv_std.std
# Loading work.ButtonSync_tb
# Loading work.ButtonSync
# WARNING: No extended dataflow license exists
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ButtonSync_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ButtonSync_tb/Clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rod  Hostname: DESKTOP-36B72F5  ProcessID: 8932
#           Attempting to use alternate WLF file "./wlft7q57xq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7q57xq
# add wave -noupdate /ButtonSync_tb/ResetN
# add wave -noupdate /ButtonSync_tb/Bi
# add wave -noupdate /ButtonSync_tb/Bo
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# 0 Bi = 0, Bo = x
# ** Note: $stop    : ./ButtonSync.sv(92)
#    Time: 90 ps  Iteration: 1  Instance: /ButtonSync_tb
# Break in Module ButtonSync_tb at ./ButtonSync.sv line 92
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 95 ps
# 
# End
do runButtonSync.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/rod/Documents/2025_spring_classes/Processor-Project/Processor/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/rod/Documents/2025_spring_classes/Processor-Project/Processor/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/rod/Documents/2025_spring_classes/Processor-Project/Processor/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./ButtonSync.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:45:32 on Jun 07,2025
# vlog -reportprogress 300 -work work "+acc" ./ButtonSync.sv 
# -- Compiling module ButtonSync
# -- Compiling module ButtonSync_tb
# ** Error: (vlog-13069) ./ButtonSync.sv(94): near "@": syntax error, unexpected '@', expecting ';'.
# End time: 09:45:32 on Jun 07,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runButtonSync.do line 16
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work +acc "./ButtonSync.sv""
do runButtonSync.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/rod/Documents/2025_spring_classes/Processor-Project/Processor/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/rod/Documents/2025_spring_classes/Processor-Project/Processor/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/rod/Documents/2025_spring_classes/Processor-Project/Processor/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./ButtonSync.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:45:48 on Jun 07,2025
# vlog -reportprogress 300 -work work "+acc" ./ButtonSync.sv 
# -- Compiling module ButtonSync
# -- Compiling module ButtonSync_tb
# 
# Top level modules:
# 	ButtonSync_tb
# End time: 09:45:48 on Jun 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  ButtonSync_tb
# End time: 09:45:50 on Jun 07,2025, Elapsed time: 0:02:07
# Errors: 1, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug ButtonSync_tb 
# Start time: 09:45:50 on Jun 07,2025
# Loading sv_std.std
# Loading work.ButtonSync_tb
# Loading work.ButtonSync
# WARNING: No extended dataflow license exists
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do ButtonSync_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /ButtonSync_tb/Clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rod  Hostname: DESKTOP-36B72F5  ProcessID: 8932
#           Attempting to use alternate WLF file "./wlft10xi6x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft10xi6x
# add wave -noupdate /ButtonSync_tb/ResetN
# add wave -noupdate /ButtonSync_tb/Bi
# add wave -noupdate /ButtonSync_tb/Bo
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# 0 Bi = 0, Bo = x
# ** Note: $stop    : ./ButtonSync.sv(96)
#    Time: 130 ps  Iteration: 1  Instance: /ButtonSync_tb
# Break in Module ButtonSync_tb at ./ButtonSync.sv line 96
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 137 ps
# 
# End
