;; -*- Emacs-Lisp -*-

;;; .emacs-vhdl-cache-riscv-stefano - design hierarchy cache file for Emacs VHDL Mode 3.38.1

;; Project   : riscv
;; Saved     : 2022-01-10 23:35:10 stefano


;; version number
(setq vhdl-cache-version "3.38.1")

;; project name
(setq project "riscv")

;; entity and architecture cache
(vhdl-aput 'vhdl-entity-alist project '
(("alu" "alu" "~/github/isa/lab3/hdl/src/alu.vhd" 27 (("str" "str" "~/github/isa/lab3/hdl/src/alu.vhd" 42 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("alu_control" "alu_control" "~/github/isa/lab3/hdl/src/alu_control.vhd" 28 (("str" "str" "~/github/isa/lab3/hdl/src/alu_control.vhd" 39 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("control" "control" "~/github/isa/lab3/hdl/src/control.vhd" 27 (("str" "str" "~/github/isa/lab3/hdl/src/control.vhd" 42 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("dec_5to32" "dec_5to32" "~/github/isa/lab3/hdl/src/dec_5to32.vhd" 6 (("arch" "arch" "~/github/isa/lab3/hdl/src/dec_5to32.vhd" 13 nil nil)) "arch" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std") ("work" . "param_pkg"))) ("decode_stage" "decode_stage" "~/github/isa/lab3/hdl/src/decode_stage.vhd" 29 (("str" "str" "~/github/isa/lab3/hdl/src/decode_stage.vhd" 50 (("register_file" "register_file" "~/github/isa/lab3/hdl/src/decode_stage.vhd" 82 "reg_file" "reg_file" nil nil nil nil) ("immediate_generator_1" "immediate_generator_1" "~/github/isa/lab3/hdl/src/decode_stage.vhd" 97 "immediate_generator" "immediate_generator" nil nil nil nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std") ("work" . "param_pkg"))) ("decode_stage_control" "decode_stage_control" "~/github/isa/lab3/hdl/src/decode_stage_control.vhd" 27 (("str" "str" "~/github/isa/lab3/hdl/src/decode_stage_control.vhd" 45 (("control_1" "control_1" "~/github/isa/lab3/hdl/src/decode_stage_control.vhd" 78 nil "control" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164"))) ("execute_stage" "execute_stage" "~/github/isa/lab3/hdl/src/execute_stage.vhd" 29 (("str" "str" "~/github/isa/lab3/hdl/src/execute_stage.vhd" 51 (("alu_b_mux" "alu_b_mux" "~/github/isa/lab3/hdl/src/execute_stage.vhd" 82 "mux_2to1" "mux_2to1" nil nil nil nil) ("alu_inst" "alu_inst" "~/github/isa/lab3/hdl/src/execute_stage.vhd" 90 "alu" "alu" nil nil nil nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std") ("work" . "param_pkg"))) ("execute_stage_control" "execute_stage_control" "~/github/isa/lab3/hdl/src/execute_stage_control.vhd" 27 (("str" "str" "~/github/isa/lab3/hdl/src/execute_stage_control.vhd" 52 (("alu_control_1" "alu_control_1" "~/github/isa/lab3/hdl/src/execute_stage_control.vhd" 72 nil "alu_control" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164"))) ("fetch_stage" "fetch_stage" "~/github/isa/lab3/hdl/src/fetch_stage.vhd" 29 (("str" "str" "~/github/isa/lab3/hdl/src/fetch_stage.vhd" 43 (("pc" "PC" "~/github/isa/lab3/hdl/src/fetch_stage.vhd" 76 "reg" "reg" nil nil nil nil) ("pcinputmux" "pcinputmux" "~/github/isa/lab3/hdl/src/fetch_stage.vhd" 85 "mux_2to1" "mux_2to1" nil nil nil nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("immediate_generator" "immediate_generator" "~/github/isa/lab3/hdl/src/immediate_generator.vhd" 28 (("str" "str" "~/github/isa/lab3/hdl/src/immediate_generator.vhd" 39 nil nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std"))) ("mem_stage" "mem_stage" "~/github/isa/lab3/hdl/src/mem_stage.vhd" 27 (("str" "str" "~/github/isa/lab3/hdl/src/mem_stage.vhd" 45 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("mem_stage_control" "mem_stage_control" "~/github/isa/lab3/hdl/src/mem_stage_control.vhd" 27 (("str" "str" "~/github/isa/lab3/hdl/src/mem_stage_control.vhd" 44 nil nil)) "str" (("ieee" . "std_logic_1164"))) ("mux_2to1" "mux_2to1" "~/github/isa/lab3/hdl/src/mux_2to1.vhd" 6 (("arch" "arch" "~/github/isa/lab3/hdl/src/mux_2to1.vhd" 14 nil nil)) "arch" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std") ("work" . "param_pkg"))) ("mux_32to1" "mux_32to1" "~/github/isa/lab3/hdl/src/mux_32to1.vhd" 6 (("arch" "arch" "~/github/isa/lab3/hdl/src/mux_32to1.vhd" 13 nil nil)) "arch" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std") ("work" . "param_pkg"))) ("ram" "ram" "~/github/isa/lab3/hdl/src/ram.vhd" 3 (("rtl" "rtl" "~/github/isa/lab3/hdl/src/ram.vhd" 13 nil nil)) "rtl" (("ieee" . "std_logic_1164"))) ("reg" "reg" "~/github/isa/lab3/hdl/src/reg.vhd" 6 (("arch" "arch" "~/github/isa/lab3/hdl/src/reg.vhd" 14 nil nil)) "arch" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std") ("work" . "param_pkg"))) ("reg_file" "reg_file" "~/github/isa/lab3/hdl/src/reg_file.vhd" 6 (("arch" "arch" "~/github/isa/lab3/hdl/src/reg_file.vhd" 17 (("reg_i" "reg_i" "~/github/isa/lab3/hdl/src/reg_file.vhd" 56 "reg" "reg" nil nil nil ("gen_reg")) ("dec" "dec" "~/github/isa/lab3/hdl/src/reg_file.vhd" 60 "dec_5to32" "dec_5to32" nil nil nil nil) ("mux1" "mux1" "~/github/isa/lab3/hdl/src/reg_file.vhd" 62 "mux_32to1" "mux_32to1" nil nil nil nil) ("mux2" "mux2" "~/github/isa/lab3/hdl/src/reg_file.vhd" 63 "mux_32to1" "mux_32to1" nil nil nil nil)) nil)) "arch" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std") ("work" . "param_pkg"))) ("reg_file_tb" "reg_file_tb" "~/github/isa/lab3/hdl/tb/reg_file_tb.vhd" 6 (("arch" "arch" "~/github/isa/lab3/hdl/tb/reg_file_tb.vhd" 10 (("dut" "DUT" "~/github/isa/lab3/hdl/tb/reg_file_tb.vhd" 27 nil "reg_file" nil nil "work" nil)) nil)) "arch" (("ieee" . "numeric_std") ("ieee" . "std_logic_1164") ("work" . "param_pkg"))) ("rv32i" "RV32I" "~/github/isa/lab3/hdl/src/RV32I.vhd" 29 (("str" "str" "~/github/isa/lab3/hdl/src/RV32I.vhd" 57 (("fetch_stage_1" "fetch_stage_1" "~/github/isa/lab3/hdl/src/RV32I.vhd" 105 nil "fetch_stage" nil nil "work" nil) ("decode_stage_1" "decode_stage_1" "~/github/isa/lab3/hdl/src/RV32I.vhd" 117 nil "decode_stage" nil nil "work" nil) ("execute_stage_1" "execute_stage_1" "~/github/isa/lab3/hdl/src/RV32I.vhd" 134 nil "execute_stage" nil nil "work" nil) ("mem_stage_1" "mem_stage_1" "~/github/isa/lab3/hdl/src/RV32I.vhd" 152 nil "mem_stage" nil nil "work" nil) ("wb_stage_1" "wb_stage_1" "~/github/isa/lab3/hdl/src/RV32I.vhd" 167 nil "wb_stage" nil nil "work" nil) ("rv32i_control_1" "RV32I_control_1" "~/github/isa/lab3/hdl/src/RV32I.vhd" 179 nil "rv32i_control" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std") ("work" . "param_pkg"))) ("rv32i_control" "RV32I_control" "~/github/isa/lab3/hdl/src/RV32I_control.vhd" 29 (("str" "str" "~/github/isa/lab3/hdl/src/RV32I_control.vhd" 57 (("decode_stage_control_1" "decode_stage_control_1" "~/github/isa/lab3/hdl/src/RV32I_control.vhd" 84 nil "decode_stage_control" nil nil "work" nil) ("execute_stage_control_1" "execute_stage_control_1" "~/github/isa/lab3/hdl/src/RV32I_control.vhd" 98 nil "execute_stage_control" nil nil "work" nil) ("mem_stage_control_1" "mem_stage_control_1" "~/github/isa/lab3/hdl/src/RV32I_control.vhd" 119 nil "mem_stage_control" nil nil "work" nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std") ("work" . "param_pkg"))) ("rv32i_tb" "RV32I_tb" "~/github/isa/lab3/hdl/tb/RV32I_tb.vhd" 27 (("arch" "arch" "~/github/isa/lab3/hdl/tb/RV32I_tb.vhd" 33 (("dut" "DUT" "~/github/isa/lab3/hdl/tb/RV32I_tb.vhd" 53 nil "rv32i" nil nil "work" nil)) nil)) "arch" (("ieee" . "std_logic_1164"))) ("wb_stage" "wb_stage" "~/github/isa/lab3/hdl/src/wb_stage.vhd" 29 (("str" "str" "~/github/isa/lab3/hdl/src/wb_stage.vhd" 45 (("mux_wb" "mux_wb" "~/github/isa/lab3/hdl/src/wb_stage.vhd" 65 "mux_2to1" "mux_2to1" nil nil nil nil)) nil)) "str" (("ieee" . "std_logic_1164") ("ieee" . "numeric_std") ("work" . "param_pkg"))))
)

;; configuration cache
(vhdl-aput 'vhdl-config-alist project '
(("rv32i_tb_arch_cfg" "RV32I_tb_arch_cfg" "~/github/isa/lab3/hdl/tb/RV32I_tb.vhd" 83 "rv32i_tb" "arch" nil nil))
)

;; package cache
(vhdl-aput 'vhdl-package-alist project '
(("param_pkg" "param_pkg" "~/github/isa/lab3/hdl/src/param_pkg.vhd" 5 nil nil (("ieee" . "std_logic_1164") ("ieee" . "numeric_std")) nil nil nil nil))
)

;; instantiated entities cache
(vhdl-aput 'vhdl-ent-inst-alist project '
(("alu" "mux_2to1" "rv32i_control" "wb_stage" "mem_stage" "execute_stage" "decode_stage" "fetch_stage" "mem_stage_control" "execute_stage_control" "decode_stage_control" "reg" "control" "alu_control" "reg_file" "rv32i" "mux_32to1" "mux_32to1" "dec_5to32" "mux_2to1" "reg" "mux_2to1" "immediate_generator" "reg_file"))
)

;; design units per file cache
(vhdl-aput 'vhdl-file-alist project '
(("~/github/isa/lab3/hdl/src/RV32I_control.vhd" ("rv32i_control") ("str") ("rv32i_control") nil nil nil ("mem_stage_control_1" "execute_stage_control_1" "decode_stage_control_1") ("mem_stage_control" "execute_stage_control" "decode_stage_control")) ("~/github/isa/lab3/hdl/src/mem_stage_control.vhd" ("mem_stage_control") ("str") ("mem_stage_control") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/execute_stage_control.vhd" ("execute_stage_control") ("str") ("execute_stage_control") nil nil nil ("alu_control_1") ("alu_control")) ("~/github/isa/lab3/hdl/src/alu_control.vhd" ("alu_control") ("str") ("alu_control") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/control.vhd" ("control") ("str") ("control") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/decode_stage_control.vhd" ("decode_stage_control") ("str") ("decode_stage_control") nil nil nil ("control_1") ("control")) ("~/github/isa/lab3/hdl/tb/reg_file_tb.vhd" ("reg_file_tb") ("arch") ("reg_file_tb") nil nil nil ("dut") ("reg_file")) ("~/github/isa/lab3/hdl/tb/RV32I_tb.vhd" ("rv32i_tb") ("arch") ("rv32i_tb") ("rv32i_tb_arch_cfg") nil nil ("dut") ("rv32i")) ("~/github/isa/lab3/hdl/src/wb_stage.vhd" ("wb_stage") ("str") ("wb_stage") nil nil nil ("mux_wb") ("mux_2to1")) ("~/github/isa/lab3/hdl/src/reg_file.vhd" ("reg_file") ("arch") ("reg_file") nil nil nil ("mux2" "mux1" "dec" "reg_i") ("mux_32to1" "mux_32to1" "dec_5to32" "reg")) ("~/github/isa/lab3/hdl/src/reg.vhd" ("reg") ("arch") ("reg") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/ram.vhd" ("ram") ("rtl") ("ram") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/param_pkg.vhd" nil nil nil nil ("param_pkg") nil nil nil) ("~/github/isa/lab3/hdl/src/mux_32to1.vhd" ("mux_32to1") ("arch") ("mux_32to1") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/mux_2to1.vhd" ("mux_2to1") ("arch") ("mux_2to1") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/mem_stage.vhd" ("mem_stage") ("str") ("mem_stage") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/immediate_generator.vhd" ("immediate_generator") ("str") ("immediate_generator") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/fetch_stage.vhd" ("fetch_stage") ("str") ("fetch_stage") nil nil nil ("pcinputmux" "pc") ("mux_2to1" "reg")) ("~/github/isa/lab3/hdl/src/execute_stage.vhd" ("execute_stage") ("str") ("execute_stage") nil nil nil ("alu_inst" "alu_b_mux") ("alu" "mux_2to1")) ("~/github/isa/lab3/hdl/src/decode_stage.vhd" ("decode_stage") ("str") ("decode_stage") nil nil nil ("immediate_generator_1" "register_file") ("immediate_generator" "reg_file")) ("~/github/isa/lab3/hdl/src/dec_5to32.vhd" ("dec_5to32") ("arch") ("dec_5to32") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/alu.vhd" ("alu") ("str") ("alu") nil nil nil nil nil) ("~/github/isa/lab3/hdl/src/RV32I.vhd" ("rv32i") ("str") ("rv32i") nil nil nil ("rv32i_control_1" "wb_stage_1" "mem_stage_1" "execute_stage_1" "decode_stage_1" "fetch_stage_1") ("rv32i_control" "wb_stage" "mem_stage" "execute_stage" "decode_stage" "fetch_stage")))
)

;; source directories in project cache
(vhdl-aput 'vhdl-directory-alist project '
(("~/github/isa/lab3/hdl/src/" "~/github/isa/lab3/hdl/tb/"))
)

;; shown design units cache
(vhdl-aput 'vhdl-speedbar-shown-unit-alist project '
nil
)
