// Seed: 3253749491
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input wor id_2,
    input tri id_3,
    input wire id_4,
    output uwire id_5,
    output wand id_6,
    output tri0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wand id_10
);
  wire  id_12;
  logic id_13;
  ;
  assign module_1.id_4 = 0;
  logic id_14 = id_1;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd23,
    parameter id_10 = 32'd67,
    parameter id_7  = 32'd35,
    parameter id_8  = 32'd29
) (
    input tri1 _id_0,
    output wire id_1
    , _id_10,
    output wire id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    input wand id_6,
    input supply0 _id_7,
    input wand _id_8
);
  assign id_2 = id_6;
  parameter [id_7 : 'b0] id_11 = 1'b0;
  logic [7:0]["" : 1] id_12;
  initial begin : LABEL_0
    #id_13;
  end
  logic [id_8 : 1] id_14;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_5,
      id_6,
      id_6,
      id_3,
      id_3,
      id_1,
      id_5,
      id_4,
      id_6
  );
  logic [7:0] id_15;
  assign id_12[id_10+:1] = -1;
  assign id_2 = id_15[1];
endmodule
