HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:ex161ex4511
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal SM_8S[7:0]; possible missing assignment in an if or case statement.||ex161ex4511.srr(34);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex161ex4511\synthesis\ex161ex4511.srr'/linenumber/34||hc4511.v(11);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex161ex4511\hdl\hc4511.v'/linenumber/11
Implementation;Synthesis|| MO129 ||@W:Sequential instance hc4511_0.SM_8S[7] is reduced to a combinational gate by constant propagation.||ex161ex4511.srr(99);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex161ex4511\synthesis\ex161ex4511.srr'/linenumber/99||hc4511.v(11);liberoaction://cross_probe/hdl/file/'c:\eda\kaohe\ex161ex4511\hdl\hc4511.v'/linenumber/11
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ex161ex4511|CP which controls 4 sequential elements including HC161_0.qaux[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||ex161ex4511.srr(115);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex161ex4511\synthesis\ex161ex4511.srr'/linenumber/115||hc161.v(31);liberoaction://cross_probe/hdl/file/'c:\eda\kaohe\ex161ex4511\hdl\hc161.v'/linenumber/31
Implementation;Synthesis|| MO129 ||@W:Sequential instance hc4511_0.SM_8S[0] is reduced to a combinational gate by constant propagation.||ex161ex4511.srr(166);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex161ex4511\synthesis\ex161ex4511.srr'/linenumber/166||hc4511.v(11);liberoaction://cross_probe/hdl/file/'c:\eda\kaohe\ex161ex4511\hdl\hc4511.v'/linenumber/11
Implementation;Synthesis|| MO129 ||@W:Sequential instance hc4511_0.SM_8S[1] is reduced to a combinational gate by constant propagation.||ex161ex4511.srr(167);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex161ex4511\synthesis\ex161ex4511.srr'/linenumber/167||hc4511.v(11);liberoaction://cross_probe/hdl/file/'c:\eda\kaohe\ex161ex4511\hdl\hc4511.v'/linenumber/11
Implementation;Synthesis|| MO129 ||@W:Sequential instance hc4511_0.SM_8S[2] is reduced to a combinational gate by constant propagation.||ex161ex4511.srr(168);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex161ex4511\synthesis\ex161ex4511.srr'/linenumber/168||hc4511.v(11);liberoaction://cross_probe/hdl/file/'c:\eda\kaohe\ex161ex4511\hdl\hc4511.v'/linenumber/11
Implementation;Synthesis|| MO129 ||@W:Sequential instance hc4511_0.SM_8S[3] is reduced to a combinational gate by constant propagation.||ex161ex4511.srr(169);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex161ex4511\synthesis\ex161ex4511.srr'/linenumber/169||hc4511.v(11);liberoaction://cross_probe/hdl/file/'c:\eda\kaohe\ex161ex4511\hdl\hc4511.v'/linenumber/11
Implementation;Synthesis|| MO129 ||@W:Sequential instance hc4511_0.SM_8S[4] is reduced to a combinational gate by constant propagation.||ex161ex4511.srr(170);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex161ex4511\synthesis\ex161ex4511.srr'/linenumber/170||hc4511.v(11);liberoaction://cross_probe/hdl/file/'c:\eda\kaohe\ex161ex4511\hdl\hc4511.v'/linenumber/11
Implementation;Synthesis|| MO129 ||@W:Sequential instance hc4511_0.SM_8S[5] is reduced to a combinational gate by constant propagation.||ex161ex4511.srr(171);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex161ex4511\synthesis\ex161ex4511.srr'/linenumber/171||hc4511.v(11);liberoaction://cross_probe/hdl/file/'c:\eda\kaohe\ex161ex4511\hdl\hc4511.v'/linenumber/11
Implementation;Synthesis|| MO129 ||@W:Sequential instance hc4511_0.SM_8S[6] is reduced to a combinational gate by constant propagation.||ex161ex4511.srr(172);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex161ex4511\synthesis\ex161ex4511.srr'/linenumber/172||hc4511.v(11);liberoaction://cross_probe/hdl/file/'c:\eda\kaohe\ex161ex4511\hdl\hc4511.v'/linenumber/11
Implementation;Synthesis|| MT420 ||@W:Found inferred clock ex161ex4511|CP with period 10.00ns. Please declare a user-defined clock on object "p:CP"||ex161ex4511.srr(251);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex161ex4511\synthesis\ex161ex4511.srr'/linenumber/251||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||ex161ex4511.srr(267);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex161ex4511\synthesis\ex161ex4511.srr'/linenumber/267||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||ex161ex4511.srr(269);liberoaction://cross_probe/hdl/file/'C:\EDA\kaohe\ex161ex4511\synthesis\ex161ex4511.srr'/linenumber/269||null;null
