#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 16 17:30:37 2022
# Process ID: 7644
# Current directory: E:/Vivado Projects/RISC-V-Processor-2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5976 E:\Vivado Projects\RISC-V-Processor-2\RISC-V Processor 2.xpr
# Log file: E:/Vivado Projects/RISC-V-Processor-2/vivado.log
# Journal file: E:/Vivado Projects/RISC-V-Processor-2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.xpr}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {E:/Vivado Projects/RISC-V-Processor-2/stage_execute_tb_behav.wcfg}
source stage_execute_tb.tcl
close_sim
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cpu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  {{E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.srcs/sources_1/new/core.vhd}}]
set_property file_type VHDL [get_files  {{E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.srcs/sources_1/new/core.vhd}}]
generate_target Simulation [get_files {E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.srcs/sources_1/ip/block_rom_memory/block_rom_memory.xci}]
export_ip_user_files -of_objects [get_files {E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.srcs/sources_1/ip/block_rom_memory/block_rom_memory.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.srcs/sources_1/ip/block_rom_memory/block_rom_memory.xci}}] -directory {E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.ip_user_files} -ipstatic_source_dir {E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.cache/compile_simlib/modelsim} {questa=E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.cache/compile_simlib/questa} {riviera=E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.cache/compile_simlib/riviera} {activehdl=E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files {E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.srcs/sources_1/ip/block_rom_memory/block_rom_memory.xci}]
export_ip_user_files -of_objects [get_files {E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.srcs/sources_1/ip/block_rom_memory/block_rom_memory.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.srcs/sources_1/ip/block_rom_memory/block_rom_memory.xci}}] -directory {E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.ip_user_files} -ipstatic_source_dir {E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.cache/compile_simlib/modelsim} {questa=E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.cache/compile_simlib/questa} {riviera=E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.cache/compile_simlib/riviera} {activehdl=E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
add_files -norecurse {{E:/Vivado Projects/RISC-V-Processor-2/RISC-V Processor 2.srcs/sources_1/new/instruction_decoder.vhd}}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {E:/Vivado Projects/RISC-V-Processor-2/stage_execute_tb_behav.wcfg}
source cpu_tb.tcl
close_sim
set_property is_enabled false [get_files  {{E:/Vivado Projects/RISC-V-Processor-2/stage_execute_tb_behav.wcfg}}]
set_property is_enabled true [get_files  {{E:/Vivado Projects/RISC-V-Processor-2/cpu_tb_behav.wcfg}}]
launch_simulation
open_wave_config {E:/Vivado Projects/RISC-V-Processor-2/cpu_tb_behav.wcfg}
source cpu_tb.tcl
relaunch_sim
save_wave_config {E:/Vivado Projects/RISC-V-Processor-2/cpu_tb_behav.wcfg}
relaunch_sim
relaunch_sim
close_sim
