#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Jun 19 09:15:34 2025
# Process ID: 10228
# Current directory: D:/workspace/XC7Z010/0_axi_full_module
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4296 D:\workspace\XC7Z010\0_axi_full_module\axi_full_module_popeye.xpr
# Log file: D:/workspace/XC7Z010/0_axi_full_module/vivado.log
# Journal file: D:/workspace/XC7Z010/0_axi_full_module\vivado.jou
# Running On: DESKTOP-K54KI5V, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 16, Host memory: 33596 MB
#-----------------------------------------------------------
start_gui
open_project D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.xpr
update_compile_order -fileset sources_1
update_module_reference design_1_axi_full_module_pope_0_0
update_module_reference design_1_data_trans_ctrl_0_0
startgroup
set_property -dict [list CONFIG.AXI_DATA_WIDTH {64}] [get_bd_cells axi_full_module_pope_0]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M01_AXI] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells axi_mem_intercon]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/axi_full_module_pope_0/m_axi} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_full_module_pope_0/m_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/axi_full_module_pope_0/m_axi} Slave {/processing_system7_0/S_AXI_GP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_GP0]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/axi_full_module_pope_0/m_axi} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
regenerate_bd_layout
save_bd_design
assign_bd_address
validate_bd_design
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { data_trans_ctrl_0_user_write_vld data_trans_ctrl_0_user_wr_addr data_trans_ctrl_0_user_wr_last data_trans_ctrl_0_user_wr_length data_trans_ctrl_0_user_wr_data } ]
disconnect_bd_net [get_bd_net data_trans_ctrl_0_user_write_vld] [get_bd_pins system_ila_0/probe6]
disconnect_bd_net [get_bd_net data_trans_ctrl_0_user_wr_addr] [get_bd_pins system_ila_0/probe2]
disconnect_bd_net [get_bd_net data_trans_ctrl_0_user_wr_last] [get_bd_pins system_ila_0/probe4]
disconnect_bd_net [get_bd_net data_trans_ctrl_0_user_wr_data] [get_bd_pins system_ila_0/probe3]
disconnect_bd_net [get_bd_net data_trans_ctrl_0_user_wr_length] [get_bd_pins system_ila_0/probe5]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { dds_compiler_0_m_axis_data_tdata } ]
disconnect_bd_net [get_bd_net dds_compiler_0_m_axis_data_tdata] [get_bd_pins system_ila_0/probe1]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { axi_gpio_0_gpio_io_o } ]
disconnect_bd_net [get_bd_net axi_gpio_0_gpio_io_o] [get_bd_pins system_ila_0/probe0]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {data_trans_ctrl_0_user_write_vld data_trans_ctrl_0_user_wr_addr data_trans_ctrl_0_user_wr_last data_trans_ctrl_0_user_wr_length data_trans_ctrl_0_user_wr_data }]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets data_trans_ctrl_0_user_wr_addr] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets data_trans_ctrl_0_user_wr_data] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets data_trans_ctrl_0_user_wr_last] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets data_trans_ctrl_0_user_wr_length] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets data_trans_ctrl_0_user_write_vld] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
regenerate_bd_layout
undo
undo
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets data_trans_ctrl_0_user_wr_addr] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets data_trans_ctrl_0_user_wr_data] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets data_trans_ctrl_0_user_wr_last] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets data_trans_ctrl_0_user_wr_length] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets data_trans_ctrl_0_user_write_vld] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
save_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.WR_BASEADDR {0x00000000} CONFIG.RD_BASEADDR {0x00000000}] [get_bd_cells data_trans_ctrl_0]
endgroup
save_bd_design
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
regenerate_bd_layout
write_hw_platform -fixed -include_bit -force -file D:/workspace/XC7Z010/0_axi_full_module/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/probe4_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
save_wave_config {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w72xd512/fifo_w72xd512.xci]
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w288xd512/fifo_w288xd512.xci]
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w144xd512/fifo_w144xd512.xci]
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w40xd16/fifo_w40xd16.xci]
launch_simulation
source tb_dds_gen_crtl.tcl
close_sim
set_property -dict [list CONFIG.Write_Width_A {64} CONFIG.Write_Depth_A {10240} CONFIG.Read_Width_A {64} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64}] [get_ips blk_mem_gen_0]
generate_target all [get_files  D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 8
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.ip_user_files/sim_scripts -ip_user_files_dir D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.ip_user_files -ipstatic_source_dir D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.cache/compile_simlib/modelsim} {questa=D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.cache/compile_simlib/questa} {riviera=D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.cache/compile_simlib/riviera} {activehdl=D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w72xd512/fifo_w72xd512.xci]
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w288xd512/fifo_w288xd512.xci]
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w144xd512/fifo_w144xd512.xci]
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w40xd16/fifo_w40xd16.xci]
launch_simulation
source tb_dds_gen_crtl.tcl
run all
relaunch_sim
run all
close_sim
startgroup
set_property -dict [list CONFIG.SINGLE_WR_LENGTH {1024} CONFIG.SINGLE_RD_LENGTH {1024}] [get_bd_cells data_trans_ctrl_0]
endgroup
save_bd_design
validate_bd_design
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
reset_run design_1_system_ila_0_0_synth_1
reset_run design_1_data_trans_ctrl_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/workspace/XC7Z010/0_axi_full_module/design_1_wrapper.xsa
set_property range 8M [get_bd_addr_segs {axi_full_module_pope_0/m_axi/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property offset 0x10000000 [get_bd_addr_segs {axi_full_module_pope_0/m_axi/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
save_bd_design
startgroup
set_property -dict [list CONFIG.WR_BASEADDR {0x10000000} CONFIG.RD_BASEADDR {0x10000000}] [get_bd_cells data_trans_ctrl_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_data_trans_ctrl_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file D:/workspace/XC7Z010/0_axi_full_module/design_1_wrapper.xsa
set_property offset 0x10000000 [get_bd_addr_segs {axi_full_module_pope_0/m_axi/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 16M [get_bd_addr_segs {axi_full_module_pope_0/m_axi/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
close_bd_design [get_bd_designs design_1]
open_bd_design {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/bd/design_1/design_1.bd}
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {design_1_i/system_ila_0/inst/probe1_1} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/system_ila_0/inst/probe0_1} {design_1_i/system_ila_0/inst/probe2_1} {design_1_i/system_ila_0/inst/probe3_1} {design_1_i/system_ila_0/inst/probe4_1} {design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt} {design_1_i/system_ila_0/inst/net_slot_0_axi_araddr} {design_1_i/system_ila_0/inst/net_slot_0_axi_arburst} {design_1_i/system_ila_0/inst/net_slot_0_axi_arcache} {AR_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_arid} {design_1_i/system_ila_0/inst/net_slot_0_axi_arlen} {design_1_i/system_ila_0/inst/net_slot_0_axi_arlock} {design_1_i/system_ila_0/inst/net_slot_0_axi_arprot} {design_1_i/system_ila_0/inst/net_slot_0_axi_arqos} {design_1_i/system_ila_0/inst/net_slot_0_axi_arready} {design_1_i/system_ila_0/inst/net_slot_0_axi_arsize} {design_1_i/system_ila_0/inst/net_slot_0_axi_arvalid} {design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt} {design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr} {design_1_i/system_ila_0/inst/net_slot_0_axi_awburst} {design_1_i/system_ila_0/inst/net_slot_0_axi_awcache} {AW_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_awid} {design_1_i/system_ila_0/inst/net_slot_0_axi_awlen} {design_1_i/system_ila_0/inst/net_slot_0_axi_awlock} {design_1_i/system_ila_0/inst/net_slot_0_axi_awprot} {design_1_i/system_ila_0/inst/net_slot_0_axi_awqos} {design_1_i/system_ila_0/inst/net_slot_0_axi_awready} {design_1_i/system_ila_0/inst/net_slot_0_axi_awsize} {design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid} {design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt} {B_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_bid} {design_1_i/system_ila_0/inst/net_slot_0_axi_bready} {design_1_i/system_ila_0/inst/net_slot_0_axi_bresp} {design_1_i/system_ila_0/inst/net_slot_0_axi_bvalid} {Interface_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt} {R_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_rdata} {design_1_i/system_ila_0/inst/net_slot_0_axi_rid} {design_1_i/system_ila_0/inst/net_slot_0_axi_rlast} {design_1_i/system_ila_0/inst/net_slot_0_axi_rready} {design_1_i/system_ila_0/inst/net_slot_0_axi_rresp} {design_1_i/system_ila_0/inst/net_slot_0_axi_rvalid} {W_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_wdata} {design_1_i/system_ila_0/inst/net_slot_0_axi_wlast} {design_1_i/system_ila_0/inst/net_slot_0_axi_wready} {design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb} {design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid} }
set_property NAME.CUSTOM data_trans_ctrl_0_user_wr_addr [get_hw_probes design_1_i/system_ila_0/inst/probe0_1] 
set_property NAME.CUSTOM data_trans_ctrl_0_user_wr_data [get_hw_probes design_1_i/system_ila_0/inst/probe1_1] 
set_property NAME.CUSTOM data_trans_ctrl_0_user_wr_last [get_hw_probes design_1_i/system_ila_0/inst/probe2_1] 
set_property NAME.CUSTOM data_trans_ctrl_0_user_wr_length [get_hw_probes design_1_i/system_ila_0/inst/probe3_1] 
set_property NAME.CUSTOM data_trans_ctrl_0_user_write_vld [get_hw_probes design_1_i/system_ila_0/inst/probe4_1] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AR_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARADDR} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_araddr] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARBURST} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arburst] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARCACHE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arcache] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AR Channel  Events} [get_hw_probes AR_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARLEN} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arlen] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARLOCK} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arlock] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARPROT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arprot] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARQOS} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arqos] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arready] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARSIZE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arsize] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arvalid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AW_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWADDR} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWBURST} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awburst] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWCACHE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awcache] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AW Channel  Events} [get_hw_probes AW_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWLEN} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awlen] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWLOCK} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awlock] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWPROT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awprot] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWQOS} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awqos] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awready] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWSIZE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awsize] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : B_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : B Channel  Events} [get_hw_probes B_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : BID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : BREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bready] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : BRESP} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bresp] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : BVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bvalid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : Interface  Events} [get_hw_probes Interface_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : R_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : R Channel  Events} [get_hw_probes R_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RDATA} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rdata] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RLAST} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rlast] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rready] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RRESP} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rresp] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rvalid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : W Channel  Events} [get_hw_probes W_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : WDATA} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wdata] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : WLAST} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wlast] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : WREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wready] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : WSTRB} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : WVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid] 
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
save_wave_config {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
close_bd_design [get_bd_designs design_1]
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w72xd512/fifo_w72xd512.xci]
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w288xd512/fifo_w288xd512.xci]
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w144xd512/fifo_w144xd512.xci]
generate_target Simulation [get_files D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/ip/fifo_w40xd16/fifo_w40xd16.xci]
launch_simulation
source tb_dds_gen_crtl.tcl
run all
run all
close_sim
open_bd_design {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.TOTAL_WR_LENGTH {2048} CONFIG.TOTAL_RD_LENGTH {2048}] [get_bd_cells data_trans_ctrl_0]
endgroup
save_bd_design
set_property range 4M [get_bd_addr_segs {axi_full_module_pope_0/m_axi/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property offset 0x41210000 [get_bd_addr_segs {axi_full_module_pope_0/m_axi/SEG_axi_gpio_1_Reg}]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {64} CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB]
endgroup
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0_bram]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
save_bd_design
set_property offset 0x41200000 [get_bd_addr_segs {axi_full_module_pope_0/m_axi/SEG_axi_gpio_0_Reg}]
set_property offset 0x40000000 [get_bd_addr_segs {axi_full_module_pope_0/m_axi/SEG_axi_bram_ctrl_0_Mem0}]
startgroup
set_property -dict [list CONFIG.WR_BASEADDR {0x40000000} CONFIG.RD_BASEADDR {0x40000000}] [get_bd_cells data_trans_ctrl_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_data_trans_ctrl_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/workspace/XC7Z010/0_axi_full_module/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE neq64'hXXXX_XXXX_XXXX_XXXX [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wdata -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE neq64'h0000_0000_0000_0000 [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wdata -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq64'hXXXX_XXXX_XXXX_XXXX [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wdata -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
save_wave_config {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
set_property offset 0x10000000 [get_bd_addr_segs {axi_full_module_pope_0/m_axi/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
startgroup
set_property -dict [list CONFIG.WR_BASEADDR {0x10000000} CONFIG.RD_BASEADDR {0x10000000}] [get_bd_cells data_trans_ctrl_0]
endgroup
save_bd_design
set_property offset 0x00000000 [get_bd_addr_segs {axi_full_module_pope_0/m_axi/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 256M [get_bd_addr_segs {axi_full_module_pope_0/m_axi/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 512M [get_bd_addr_segs {axi_full_module_pope_0/m_axi/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property offset 0x00000000 [get_bd_addr_segs {axi_full_module_pope_0/m_axi/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
save_bd_design
startgroup
set_property -dict [list CONFIG.WR_BASEADDR {0x10100000} CONFIG.RD_BASEADDR {0x10100000}] [get_bd_cells data_trans_ctrl_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_data_trans_ctrl_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/workspace/XC7Z010/0_axi_full_module/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {design_1_i/system_ila_0/inst/probe1_1} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/system_ila_0/inst/probe0_1} {design_1_i/system_ila_0/inst/probe2_1} {design_1_i/system_ila_0/inst/probe3_1} {design_1_i/system_ila_0/inst/probe4_1} }
set_property NAME.CUSTOM data_trans_ctrl_0_user_wr_addr [get_hw_probes design_1_i/system_ila_0/inst/probe0_1] 
set_property NAME.CUSTOM data_trans_ctrl_0_user_wr_data [get_hw_probes design_1_i/system_ila_0/inst/probe1_1] 
set_property NAME.CUSTOM data_trans_ctrl_0_user_wr_last [get_hw_probes design_1_i/system_ila_0/inst/probe2_1] 
set_property NAME.CUSTOM data_trans_ctrl_0_user_wr_length [get_hw_probes design_1_i/system_ila_0/inst/probe3_1] 
set_property NAME.CUSTOM data_trans_ctrl_0_user_write_vld [get_hw_probes design_1_i/system_ila_0/inst/probe4_1] 
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_0/inst/probe2_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {design_1_i/system_ila_0/inst/probe1_1} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/system_ila_0/inst/probe0_1} {design_1_i/system_ila_0/inst/probe2_1} {design_1_i/system_ila_0/inst/probe3_1} {design_1_i/system_ila_0/inst/probe4_1} {design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl} {design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt} {design_1_i/system_ila_0/inst/net_slot_0_axi_araddr} {design_1_i/system_ila_0/inst/net_slot_0_axi_arburst} {design_1_i/system_ila_0/inst/net_slot_0_axi_arcache} {AR_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_arid} {design_1_i/system_ila_0/inst/net_slot_0_axi_arlen} {design_1_i/system_ila_0/inst/net_slot_0_axi_arlock} {design_1_i/system_ila_0/inst/net_slot_0_axi_arprot} {design_1_i/system_ila_0/inst/net_slot_0_axi_arqos} {design_1_i/system_ila_0/inst/net_slot_0_axi_arready} {design_1_i/system_ila_0/inst/net_slot_0_axi_arsize} {design_1_i/system_ila_0/inst/net_slot_0_axi_arvalid} {design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt} {design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr} {design_1_i/system_ila_0/inst/net_slot_0_axi_awburst} {design_1_i/system_ila_0/inst/net_slot_0_axi_awcache} {AW_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_awid} {design_1_i/system_ila_0/inst/net_slot_0_axi_awlen} {design_1_i/system_ila_0/inst/net_slot_0_axi_awlock} {design_1_i/system_ila_0/inst/net_slot_0_axi_awprot} {design_1_i/system_ila_0/inst/net_slot_0_axi_awqos} {design_1_i/system_ila_0/inst/net_slot_0_axi_awready} {design_1_i/system_ila_0/inst/net_slot_0_axi_awsize} {design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid} {design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt} {B_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_bid} {design_1_i/system_ila_0/inst/net_slot_0_axi_bready} {design_1_i/system_ila_0/inst/net_slot_0_axi_bresp} {design_1_i/system_ila_0/inst/net_slot_0_axi_bvalid} {Interface_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt} {R_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_rdata} {design_1_i/system_ila_0/inst/net_slot_0_axi_rid} {design_1_i/system_ila_0/inst/net_slot_0_axi_rlast} {design_1_i/system_ila_0/inst/net_slot_0_axi_rready} {design_1_i/system_ila_0/inst/net_slot_0_axi_rresp} {design_1_i/system_ila_0/inst/net_slot_0_axi_rvalid} {W_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)} {design_1_i/system_ila_0/inst/net_slot_0_axi_wdata} {design_1_i/system_ila_0/inst/net_slot_0_axi_wlast} {design_1_i/system_ila_0/inst/net_slot_0_axi_wready} {design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb} {design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid} }
set_property NAME.CUSTOM data_trans_ctrl_0_user_wr_addr [get_hw_probes design_1_i/system_ila_0/inst/probe0_1] 
set_property NAME.CUSTOM data_trans_ctrl_0_user_wr_data [get_hw_probes design_1_i/system_ila_0/inst/probe1_1] 
set_property NAME.CUSTOM data_trans_ctrl_0_user_wr_last [get_hw_probes design_1_i/system_ila_0/inst/probe2_1] 
set_property NAME.CUSTOM data_trans_ctrl_0_user_wr_length [get_hw_probes design_1_i/system_ila_0/inst/probe3_1] 
set_property NAME.CUSTOM data_trans_ctrl_0_user_write_vld [get_hw_probes design_1_i/system_ila_0/inst/probe4_1] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AR_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARADDR} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_araddr] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARBURST} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arburst] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARCACHE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arcache] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AR Channel  Events} [get_hw_probes AR_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARLEN} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arlen] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARLOCK} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arlock] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARPROT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arprot] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARQOS} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arqos] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arready] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARSIZE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arsize] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : ARVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_arvalid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AW_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWADDR} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWBURST} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awburst] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWCACHE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awcache] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AW Channel  Events} [get_hw_probes AW_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWLEN} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awlen] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWLOCK} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awlock] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWPROT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awprot] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWQOS} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awqos] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awready] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWSIZE} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awsize] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : AWVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : B_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : B Channel  Events} [get_hw_probes B_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : BID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : BREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bready] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : BRESP} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bresp] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : BVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_bvalid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : Interface  Events} [get_hw_probes Interface_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : R_CNT} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : R Channel  Events} [get_hw_probes R_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RDATA} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rdata] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RLAST} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rlast] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rready] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RRESP} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rresp] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : RVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_rvalid] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : W Channel  Events} [get_hw_probes W_Channel_(i1:s0)_(axi_full_module_pope_0_m_axi)] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : WDATA} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wdata] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : WLAST} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wlast] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : WREADY} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wready] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : WSTRB} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb] 
set_property NAME.CUSTOM {slot_0 : axi_full_module_pope_0_m_axi : WVALID} [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid] 
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/system_ila_0/inst/probe2_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes design_1_i/system_ila_0/inst/net_slot_0_axi_wlast -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
save_wave_config {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.S00_HAS_REGSLICE {3} CONFIG.S01_HAS_REGSLICE {3} CONFIG.S00_HAS_DATA_FIFO {2} CONFIG.S01_HAS_DATA_FIFO {2}] [get_bd_cells ps7_0_axi_periph]
endgroup
regenerate_bd_layout
save_bd_design
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property location {5 1693 1144} [get_bd_cells smartconnect_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/S_AXI_HP0] [get_bd_intf_pins smartconnect_0/M00_AXI]
undo
undo
undo
delete_bd_objs [get_bd_cells smartconnect_0]
undo
set_property location {5 1684 117} [get_bd_cells smartconnect_0]
disconnect_bd_intf_net [get_bd_intf_net axi_full_module_pope_0_m_axi] [get_bd_intf_pins ps7_0_axi_periph/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_full_module_pope_0/m_axi] [get_bd_intf_pins smartconnect_0/S00_AXI]
startgroup
set_property -dict [list CONFIG.NUM_SI {1}] [get_bd_cells smartconnect_0]
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/S_AXI_HP0] [get_bd_intf_pins smartconnect_0/M00_AXI]
save_bd_design
startgroup
set_property -dict [list CONFIG.TOTAL_WR_LENGTH {128} CONFIG.TOTAL_RD_LENGTH {128}] [get_bd_cells data_trans_ctrl_0]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets smartconnect_0_M00_AXI] [get_bd_cells smartconnect_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/axi_full_module_pope_0/m_axi} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_full_module_pope_0/m_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/axi_full_module_pope_0/m_axi} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
endgroup
regenerate_bd_layout
set_property -dict [list CONFIG.MAX_BURST_LENGTH {16} CONFIG.PROTOCOL {AXI3}] [get_bd_intf_pins axi_full_module_pope_0/m_axi]
save_bd_design
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_data_trans_ctrl_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/workspace/XC7Z010/0_axi_full_module/design_1_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file D:/workspace/XC7Z010/0_axi_full_module/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property CONTROL.TRIGGER_POSITION 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
save_wave_config {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_0
endgroup
set_property location {3 1031 881} [get_bd_cells axi_protocol_convert_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI]
set_property location {4.5 1541 990} [get_bd_cells axi_protocol_convert_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/axi_protocol_convert_0/M_AXI} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_protocol_convert_0/M_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/axi_full_module_pope_0/m_axi} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
endgroup
set_property -dict [list CONFIG.MAX_BURST_LENGTH {16} CONFIG.PROTOCOL {AXI3}] [get_bd_intf_pins axi_full_module_pope_0/m_axi]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI]
save_bd_design
close_bd_design [get_bd_designs design_1]
open_bd_design {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/bd/design_1/design_1.bd}
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/axi_full_module_pope_0/m_axi} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
save_bd_design
close_bd_design [get_bd_designs design_1]
open_bd_design {D:/workspace/XC7Z010/0_axi_full_module/axi_full_module_popeye.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets axi_protocol_convert_0_M_AXI] [get_bd_cells axi_protocol_convert_0]
save_bd_design
