INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:40:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 buffer11/outs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.655ns period=7.310ns})
  Destination:            buffer14/dataReg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.655ns period=7.310ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.310ns  (clk rise@7.310ns - clk rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 1.699ns (24.869%)  route 5.133ns (75.131%))
  Logic Levels:           19  (CARRY4=4 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.793 - 7.310 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1851, unset)         0.508     0.508    buffer11/clk
    SLICE_X18Y149        FDRE                                         r  buffer11/outs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y149        FDRE (Prop_fdre_C_Q)         0.232     0.740 f  buffer11/outs_reg[19]/Q
                         net (fo=5, routed)           0.420     1.160    buffer12/control/Q[19]
    SLICE_X16Y150        LUT3 (Prop_lut3_I0_O)        0.126     1.286 f  buffer12/control/memEnd_valid_i_55/O
                         net (fo=1, routed)           0.429     1.715    cmpi0/buffer12_outs[19]
    SLICE_X16Y152        LUT6 (Prop_lut6_I4_O)        0.043     1.758 r  cmpi0/memEnd_valid_i_17/O
                         net (fo=1, routed)           0.176     1.934    cmpi0/memEnd_valid_i_17_n_0
    SLICE_X14Y152        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.179 r  cmpi0/memEnd_valid_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.179    cmpi0/memEnd_valid_reg_i_5_n_0
    SLICE_X14Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.229 r  cmpi0/memEnd_valid_reg_i_3/CO[3]
                         net (fo=110, routed)         0.324     2.553    init0/control/result[0]
    SLICE_X12Y153        LUT5 (Prop_lut5_I2_O)        0.043     2.596 r  init0/control/start_ready_INST_0_i_12/O
                         net (fo=80, routed)          0.275     2.870    init0/control/dataReg_reg[0]
    SLICE_X10Y153        LUT5 (Prop_lut5_I0_O)        0.043     2.913 r  init0/control/transmitValue_i_5/O
                         net (fo=24, routed)          0.531     3.444    cmpi5/p_2_in
    SLICE_X2Y154         LUT6 (Prop_lut6_I4_O)        0.043     3.487 r  cmpi5/Memory[3][0]_i_21/O
                         net (fo=1, routed)           0.162     3.650    cmpi5/Memory[3][0]_i_21_n_0
    SLICE_X3Y154         LUT5 (Prop_lut5_I4_O)        0.043     3.693 r  cmpi5/Memory[3][0]_i_11/O
                         net (fo=1, routed)           0.000     3.693    cmpi5/Memory[3][0]_i_11_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.950 r  cmpi5/Memory_reg[3][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.950    cmpi5/Memory_reg[3][0]_i_4_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.057 r  cmpi5/Memory_reg[3][0]_i_2/CO[2]
                         net (fo=10, routed)          0.305     4.362    buffer77/fifo/result[0]
    SLICE_X3Y160         LUT3 (Prop_lut3_I0_O)        0.123     4.485 r  buffer77/fifo/Empty_i_4__3/O
                         net (fo=1, routed)           0.296     4.780    buffer77/fifo/buffer77_outs
    SLICE_X3Y160         LUT6 (Prop_lut6_I5_O)        0.043     4.823 f  buffer77/fifo/Empty_i_2__25/O
                         net (fo=4, routed)           0.193     5.016    buffer85/fifo/Memory_reg[0][0]_0
    SLICE_X4Y160         LUT4 (Prop_lut4_I0_O)        0.043     5.059 r  buffer85/fifo/transmitValue_i_2__33/O
                         net (fo=3, routed)           0.169     5.229    buffer85/fifo/transmitValue_i_2__33_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I4_O)        0.043     5.272 r  buffer85/fifo/transmitValue_i_2__18/O
                         net (fo=2, routed)           0.403     5.674    buffer85/fifo/fork10/control/blockStopArray[3]
    SLICE_X9Y155         LUT4 (Prop_lut4_I0_O)        0.043     5.717 r  buffer85/fifo/fullReg_i_8__2/O
                         net (fo=2, routed)           0.403     6.121    buffer34/fifo/Full_reg_1
    SLICE_X12Y155        LUT6 (Prop_lut6_I1_O)        0.043     6.164 f  buffer34/fifo/Empty_i_2__19/O
                         net (fo=4, routed)           0.101     6.264    fork6/control/generateBlocks[9].regblock/transmitValue_reg_2
    SLICE_X12Y155        LUT3 (Prop_lut3_I1_O)        0.043     6.307 r  fork6/control/generateBlocks[9].regblock/transmitValue_i_2__60/O
                         net (fo=2, routed)           0.381     6.688    fork6/control/generateBlocks[13].regblock/transmitValue_reg_4
    SLICE_X17Y156        LUT6 (Prop_lut6_I2_O)        0.043     6.731 f  fork6/control/generateBlocks[13].regblock/fullReg_i_3__1/O
                         net (fo=29, routed)          0.195     6.926    buffer14/control/cmpi0_result_ready
    SLICE_X16Y155        LUT6 (Prop_lut6_I1_O)        0.043     6.969 r  buffer14/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.371     7.340    buffer14/control_n_14
    SLICE_X17Y152        FDRE                                         r  buffer14/dataReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.310     7.310 r  
                                                      0.000     7.310 r  clk (IN)
                         net (fo=1851, unset)         0.483     7.793    buffer14/clk
    SLICE_X17Y152        FDRE                                         r  buffer14/dataReg_reg[11]/C
                         clock pessimism              0.000     7.793    
                         clock uncertainty           -0.035     7.757    
    SLICE_X17Y152        FDRE (Setup_fdre_C_CE)      -0.194     7.563    buffer14/dataReg_reg[11]
  -------------------------------------------------------------------
                         required time                          7.563    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  0.223    




