

================================================================
== Synthesis Summary Report of 'fi'
================================================================
+ General Information: 
    * Date:           Fri Jan 28 15:49:11 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        functii_inline
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+---+---------+-----+
    | Modules| Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |         |     |
    | & Loops| Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|   LUT   | URAM|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+---+---------+-----+
    |+ fi    |     -|  6.32|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|  4 (~0%)|    -|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+---+---------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| a         | ap_none | 1        |
| b         | ap_none | 1        |
| c         | ap_none | 1        |
+-----------+---------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | bool     |
| b        | in        | bool     |
| c        | out       | bool*    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------+---------+
| Argument | HW Name | HW Type |
+----------+---------+---------+
| a        | a       | port    |
| b        | b       | port    |
| c        | c       | port    |
+----------+---------+---------+


