{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573570294070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573570294082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 09:51:33 2019 " "Processing started: Tue Nov 12 09:51:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573570294082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573570294082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q_6_32b -c q_6_32b " "Command: quartus_map --read_settings_files=on --write_settings_files=off q_6_32b -c q_6_32b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573570294082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573570295841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573570295841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_6_32b.v 3 3 " "Found 3 design units, including 3 entities, in source file q_6_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_6_32b " "Found entity 1: q_6_32b" {  } { { "q_6_32b.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573570318009 ""} { "Info" "ISGN_ENTITY_NAME" "2 two_by_one_mux " "Found entity 2: two_by_one_mux" {  } { { "q_6_32b.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573570318009 ""} { "Info" "ISGN_ENTITY_NAME" "3 d_ff " "Found entity 3: d_ff" {  } { { "q_6_32b.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573570318009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573570318009 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk q_6_32b.v(34) " "Verilog HDL Implicit Net warning at q_6_32b.v(34): created implicit net for \"clk\"" {  } { { "q_6_32b.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573570318011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "q_6_32b " "Elaborating entity \"q_6_32b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573570318099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_by_one_mux two_by_one_mux:mux_0 " "Elaborating entity \"two_by_one_mux\" for hierarchy \"two_by_one_mux:mux_0\"" {  } { { "q_6_32b.v" "mux_0" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573570318143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff d_ff:dff_0 " "Elaborating entity \"d_ff\" for hierarchy \"d_ff:dff_0\"" {  } { { "q_6_32b.v" "dff_0" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573570318179 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "q_6_32b.v" "clk" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573570318267 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573570318267 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "q_6_32b.v" "clk" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573570318268 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573570318268 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "q_6_32b.v" "clk" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573570318268 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573570318268 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "q_6_32b.v" "clk" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573570318268 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573570318268 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "q_6_32b.v" "clk" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573570318269 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573570318269 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A\[0\] GND " "Pin \"A\[0\]\" is stuck at GND" {  } { { "q_6_32b.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573570319210 "|q_6_32b|A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[1\] GND " "Pin \"A\[1\]\" is stuck at GND" {  } { { "q_6_32b.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573570319210 "|q_6_32b|A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[2\] GND " "Pin \"A\[2\]\" is stuck at GND" {  } { { "q_6_32b.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573570319210 "|q_6_32b|A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[3\] GND " "Pin \"A\[3\]\" is stuck at GND" {  } { { "q_6_32b.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573570319210 "|q_6_32b|A[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573570319210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573570319590 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573570319590 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rstb " "No output dependent on input pin \"rstb\"" {  } { { "q_6_32b.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573570319757 "|q_6_32b|rstb"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load " "No output dependent on input pin \"load\"" {  } { { "q_6_32b.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573570319757 "|q_6_32b|load"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[0\] " "No output dependent on input pin \"I\[0\]\"" {  } { { "q_6_32b.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573570319757 "|q_6_32b|I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[1\] " "No output dependent on input pin \"I\[1\]\"" {  } { { "q_6_32b.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573570319757 "|q_6_32b|I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[2\] " "No output dependent on input pin \"I\[2\]\"" {  } { { "q_6_32b.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573570319757 "|q_6_32b|I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I\[3\] " "No output dependent on input pin \"I\[3\]\"" {  } { { "q_6_32b.v" "" { Text "C:/Users/czhe/Downloads/digital_design/q_6_32b_reg_str/q_6_32b.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573570319757 "|q_6_32b|I[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573570319757 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573570319758 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573570319758 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573570319758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573570319860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 09:51:59 2019 " "Processing ended: Tue Nov 12 09:51:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573570319860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573570319860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573570319860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573570319860 ""}
