
centos-preinstalled/lscpu:     file format elf32-littlearm


Disassembly of section .init:

00011480 <.init>:
   11480:	push	{r3, lr}
   11484:	bl	12de0 <strspn@plt+0x1514>
   11488:	pop	{r3, pc}

Disassembly of section .plt:

0001148c <calloc@plt-0x14>:
   1148c:	push	{lr}		; (str lr, [sp, #-4]!)
   11490:	ldr	lr, [pc, #4]	; 1149c <calloc@plt-0x4>
   11494:	add	lr, pc, lr
   11498:	ldr	pc, [lr, #8]!
   1149c:	andeq	fp, r1, r4, ror #22

000114a0 <calloc@plt>:
   114a0:	add	ip, pc, #0, 12
   114a4:	add	ip, ip, #110592	; 0x1b000
   114a8:	ldr	pc, [ip, #2916]!	; 0xb64

000114ac <strstr@plt>:
   114ac:	add	ip, pc, #0, 12
   114b0:	add	ip, ip, #110592	; 0x1b000
   114b4:	ldr	pc, [ip, #2908]!	; 0xb5c

000114b8 <raise@plt>:
   114b8:	add	ip, pc, #0, 12
   114bc:	add	ip, ip, #110592	; 0x1b000
   114c0:	ldr	pc, [ip, #2900]!	; 0xb54

000114c4 <scols_line_set_data@plt>:
   114c4:	add	ip, pc, #0, 12
   114c8:	add	ip, ip, #110592	; 0x1b000
   114cc:	ldr	pc, [ip, #2892]!	; 0xb4c

000114d0 <strcmp@plt>:
   114d0:	add	ip, pc, #0, 12
   114d4:	add	ip, ip, #110592	; 0x1b000
   114d8:	ldr	pc, [ip, #2884]!	; 0xb44

000114dc <rewinddir@plt>:
   114dc:	add	ip, pc, #0, 12
   114e0:	add	ip, ip, #110592	; 0x1b000
   114e4:	ldr	pc, [ip, #2876]!	; 0xb3c

000114e8 <strtol@plt>:
   114e8:	add	ip, pc, #0, 12
   114ec:	add	ip, ip, #110592	; 0x1b000
   114f0:	ldr	pc, [ip, #2868]!	; 0xb34

000114f4 <strcspn@plt>:
   114f4:	add	ip, pc, #0, 12
   114f8:	add	ip, ip, #110592	; 0x1b000
   114fc:	ldr	pc, [ip, #2860]!	; 0xb2c

00011500 <read@plt>:
   11500:	add	ip, pc, #0, 12
   11504:	add	ip, ip, #110592	; 0x1b000
   11508:	ldr	pc, [ip, #2852]!	; 0xb24

0001150c <scols_table_new_column@plt>:
   1150c:	add	ip, pc, #0, 12
   11510:	add	ip, ip, #110592	; 0x1b000
   11514:	ldr	pc, [ip, #2844]!	; 0xb1c

00011518 <memmove@plt>:
   11518:	add	ip, pc, #0, 12
   1151c:	add	ip, ip, #110592	; 0x1b000
   11520:	ldr	pc, [ip, #2836]!	; 0xb14

00011524 <free@plt>:
   11524:	add	ip, pc, #0, 12
   11528:	add	ip, ip, #110592	; 0x1b000
   1152c:	ldr	pc, [ip, #2828]!	; 0xb0c

00011530 <fgets@plt>:
   11530:	add	ip, pc, #0, 12
   11534:	add	ip, ip, #110592	; 0x1b000
   11538:	ldr	pc, [ip, #2820]!	; 0xb04

0001153c <ferror@plt>:
   1153c:	add	ip, pc, #0, 12
   11540:	add	ip, ip, #110592	; 0x1b000
   11544:	ldr	pc, [ip, #2812]!	; 0xafc

00011548 <_exit@plt>:
   11548:	add	ip, pc, #0, 12
   1154c:	add	ip, ip, #110592	; 0x1b000
   11550:	ldr	pc, [ip, #2804]!	; 0xaf4

00011554 <__vsnprintf_chk@plt>:
   11554:	add	ip, pc, #0, 12
   11558:	add	ip, ip, #110592	; 0x1b000
   1155c:	ldr	pc, [ip, #2796]!	; 0xaec

00011560 <memcpy@plt>:
   11560:	add	ip, pc, #0, 12
   11564:	add	ip, ip, #110592	; 0x1b000
   11568:	ldr	pc, [ip, #2788]!	; 0xae4

0001156c <__strtoull_internal@plt>:
   1156c:	add	ip, pc, #0, 12
   11570:	add	ip, ip, #110592	; 0x1b000
   11574:	ldr	pc, [ip, #2780]!	; 0xadc

00011578 <__sched_cpucount@plt>:
   11578:	add	ip, pc, #0, 12
   1157c:	add	ip, ip, #110592	; 0x1b000
   11580:	ldr	pc, [ip, #2772]!	; 0xad4

00011584 <memcmp@plt>:
   11584:	add	ip, pc, #0, 12
   11588:	add	ip, ip, #110592	; 0x1b000
   1158c:	ldr	pc, [ip, #2764]!	; 0xacc

00011590 <uname@plt>:
   11590:	add	ip, pc, #0, 12
   11594:	add	ip, ip, #110592	; 0x1b000
   11598:	ldr	pc, [ip, #2756]!	; 0xac4

0001159c <dcgettext@plt>:
   1159c:	add	ip, pc, #0, 12
   115a0:	add	ip, ip, #110592	; 0x1b000
   115a4:	ldr	pc, [ip, #2748]!	; 0xabc

000115a8 <__stack_chk_fail@plt>:
   115a8:	add	ip, pc, #0, 12
   115ac:	add	ip, ip, #110592	; 0x1b000
   115b0:	ldr	pc, [ip, #2740]!	; 0xab4

000115b4 <realloc@plt>:
   115b4:	add	ip, pc, #0, 12
   115b8:	add	ip, ip, #110592	; 0x1b000
   115bc:	ldr	pc, [ip, #2732]!	; 0xaac

000115c0 <textdomain@plt>:
   115c0:	add	ip, pc, #0, 12
   115c4:	add	ip, ip, #110592	; 0x1b000
   115c8:	ldr	pc, [ip, #2724]!	; 0xaa4

000115cc <__strndup@plt>:
   115cc:	add	ip, pc, #0, 12
   115d0:	add	ip, ip, #110592	; 0x1b000
   115d4:	ldr	pc, [ip, #2716]!	; 0xa9c

000115d8 <err@plt>:
   115d8:	add	ip, pc, #0, 12
   115dc:	add	ip, ip, #110592	; 0x1b000
   115e0:	ldr	pc, [ip, #2708]!	; 0xa94

000115e4 <__memcpy_chk@plt>:
   115e4:	add	ip, pc, #0, 12
   115e8:	add	ip, ip, #110592	; 0x1b000
   115ec:	ldr	pc, [ip, #2700]!	; 0xa8c

000115f0 <_IO_putc@plt>:
   115f0:	add	ip, pc, #0, 12
   115f4:	add	ip, ip, #110592	; 0x1b000
   115f8:	ldr	pc, [ip, #2692]!	; 0xa84

000115fc <fwrite@plt>:
   115fc:	add	ip, pc, #0, 12
   11600:	add	ip, ip, #110592	; 0x1b000
   11604:	ldr	pc, [ip, #2684]!	; 0xa7c

00011608 <lseek64@plt>:
   11608:	add	ip, pc, #0, 12
   1160c:	add	ip, ip, #110592	; 0x1b000
   11610:	ldr	pc, [ip, #2676]!	; 0xa74

00011614 <scols_new_table@plt>:
   11614:	add	ip, pc, #0, 12
   11618:	add	ip, ip, #110592	; 0x1b000
   1161c:	ldr	pc, [ip, #2668]!	; 0xa6c

00011620 <usleep@plt>:
   11620:	add	ip, pc, #0, 12
   11624:	add	ip, ip, #110592	; 0x1b000
   11628:	ldr	pc, [ip, #2660]!	; 0xa64

0001162c <fread@plt>:
   1162c:	add	ip, pc, #0, 12
   11630:	add	ip, ip, #110592	; 0x1b000
   11634:	ldr	pc, [ip, #2652]!	; 0xa5c

00011638 <__fpending@plt>:
   11638:	add	ip, pc, #0, 12
   1163c:	add	ip, ip, #110592	; 0x1b000
   11640:	ldr	pc, [ip, #2644]!	; 0xa54

00011644 <opendir@plt>:
   11644:	add	ip, pc, #0, 12
   11648:	add	ip, ip, #110592	; 0x1b000
   1164c:	ldr	pc, [ip, #2636]!	; 0xa4c

00011650 <open64@plt>:
   11650:	add	ip, pc, #0, 12
   11654:	add	ip, ip, #110592	; 0x1b000
   11658:	ldr	pc, [ip, #2628]!	; 0xa44

0001165c <malloc@plt>:
   1165c:	add	ip, pc, #0, 12
   11660:	add	ip, ip, #110592	; 0x1b000
   11664:	ldr	pc, [ip, #2620]!	; 0xa3c

00011668 <__libc_start_main@plt>:
   11668:	add	ip, pc, #0, 12
   1166c:	add	ip, ip, #110592	; 0x1b000
   11670:	ldr	pc, [ip, #2612]!	; 0xa34

00011674 <scols_table_new_line@plt>:
   11674:	add	ip, pc, #0, 12
   11678:	add	ip, ip, #110592	; 0x1b000
   1167c:	ldr	pc, [ip, #2604]!	; 0xa2c

00011680 <scols_unref_table@plt>:
   11680:	add	ip, pc, #0, 12
   11684:	add	ip, ip, #110592	; 0x1b000
   11688:	ldr	pc, [ip, #2596]!	; 0xa24

0001168c <__ctype_tolower_loc@plt>:
   1168c:	add	ip, pc, #0, 12
   11690:	add	ip, ip, #110592	; 0x1b000
   11694:	ldr	pc, [ip, #2588]!	; 0xa1c

00011698 <__gmon_start__@plt>:
   11698:	add	ip, pc, #0, 12
   1169c:	add	ip, ip, #110592	; 0x1b000
   116a0:	ldr	pc, [ip, #2580]!	; 0xa14

000116a4 <getopt_long@plt>:
   116a4:	add	ip, pc, #0, 12
   116a8:	add	ip, ip, #110592	; 0x1b000
   116ac:	ldr	pc, [ip, #2572]!	; 0xa0c

000116b0 <__ctype_b_loc@plt>:
   116b0:	add	ip, pc, #0, 12
   116b4:	add	ip, ip, #110592	; 0x1b000
   116b8:	ldr	pc, [ip, #2564]!	; 0xa04

000116bc <exit@plt>:
   116bc:	add	ip, pc, #0, 12
   116c0:	add	ip, ip, #110592	; 0x1b000
   116c4:	ldr	pc, [ip, #2556]!	; 0x9fc

000116c8 <syscall@plt>:
   116c8:	add	ip, pc, #0, 12
   116cc:	add	ip, ip, #110592	; 0x1b000
   116d0:	ldr	pc, [ip, #2548]!	; 0x9f4

000116d4 <strtoul@plt>:
   116d4:	add	ip, pc, #0, 12
   116d8:	add	ip, ip, #110592	; 0x1b000
   116dc:	ldr	pc, [ip, #2540]!	; 0x9ec

000116e0 <strlen@plt>:
   116e0:	add	ip, pc, #0, 12
   116e4:	add	ip, ip, #110592	; 0x1b000
   116e8:	ldr	pc, [ip, #2532]!	; 0x9e4

000116ec <strchr@plt>:
   116ec:	add	ip, pc, #0, 12
   116f0:	add	ip, ip, #110592	; 0x1b000
   116f4:	ldr	pc, [ip, #2524]!	; 0x9dc

000116f8 <warnx@plt>:
   116f8:	add	ip, pc, #0, 12
   116fc:	add	ip, ip, #110592	; 0x1b000
   11700:	ldr	pc, [ip, #2516]!	; 0x9d4

00011704 <__errno_location@plt>:
   11704:	add	ip, pc, #0, 12
   11708:	add	ip, ip, #110592	; 0x1b000
   1170c:	ldr	pc, [ip, #2508]!	; 0x9cc

00011710 <strncasecmp@plt>:
   11710:	add	ip, pc, #0, 12
   11714:	add	ip, ip, #110592	; 0x1b000
   11718:	ldr	pc, [ip, #2500]!	; 0x9c4

0001171c <snprintf@plt>:
   1171c:	add	ip, pc, #0, 12
   11720:	add	ip, ip, #110592	; 0x1b000
   11724:	ldr	pc, [ip, #2492]!	; 0x9bc

00011728 <__cxa_atexit@plt>:
   11728:	add	ip, pc, #0, 12
   1172c:	add	ip, ip, #110592	; 0x1b000
   11730:	ldr	pc, [ip, #2484]!	; 0x9b4

00011734 <__vasprintf_chk@plt>:
   11734:	add	ip, pc, #0, 12
   11738:	add	ip, ip, #110592	; 0x1b000
   1173c:	ldr	pc, [ip, #2476]!	; 0x9ac

00011740 <__strdup@plt>:
   11740:	add	ip, pc, #0, 12
   11744:	add	ip, ip, #110592	; 0x1b000
   11748:	ldr	pc, [ip, #2468]!	; 0x9a4

0001174c <__sched_cpufree@plt>:
   1174c:	add	ip, pc, #0, 12
   11750:	add	ip, ip, #110592	; 0x1b000
   11754:	ldr	pc, [ip, #2460]!	; 0x99c

00011758 <memset@plt>:
   11758:	add	ip, pc, #0, 12
   1175c:	add	ip, ip, #110592	; 0x1b000
   11760:	ldr	pc, [ip, #2452]!	; 0x994

00011764 <strncpy@plt>:
   11764:	add	ip, pc, #0, 12
   11768:	add	ip, ip, #110592	; 0x1b000
   1176c:	ldr	pc, [ip, #2444]!	; 0x98c

00011770 <fscanf@plt>:
   11770:	add	ip, pc, #0, 12
   11774:	add	ip, ip, #110592	; 0x1b000
   11778:	ldr	pc, [ip, #2436]!	; 0x984

0001177c <fgetc@plt>:
   1177c:	add	ip, pc, #0, 12
   11780:	add	ip, ip, #110592	; 0x1b000
   11784:	ldr	pc, [ip, #2428]!	; 0x97c

00011788 <__printf_chk@plt>:
   11788:	add	ip, pc, #0, 12
   1178c:	add	ip, ip, #110592	; 0x1b000
   11790:	ldr	pc, [ip, #2420]!	; 0x974

00011794 <strtod@plt>:
   11794:	add	ip, pc, #0, 12
   11798:	add	ip, ip, #110592	; 0x1b000
   1179c:	ldr	pc, [ip, #2412]!	; 0x96c

000117a0 <write@plt>:
   117a0:	add	ip, pc, #0, 12
   117a4:	add	ip, ip, #110592	; 0x1b000
   117a8:	ldr	pc, [ip, #2404]!	; 0x964

000117ac <__sched_cpualloc@plt>:
   117ac:	add	ip, pc, #0, 12
   117b0:	add	ip, ip, #110592	; 0x1b000
   117b4:	ldr	pc, [ip, #2396]!	; 0x95c

000117b8 <__fprintf_chk@plt>:
   117b8:	add	ip, pc, #0, 12
   117bc:	add	ip, ip, #110592	; 0x1b000
   117c0:	ldr	pc, [ip, #2388]!	; 0x954

000117c4 <access@plt>:
   117c4:	add	ip, pc, #0, 12
   117c8:	add	ip, ip, #110592	; 0x1b000
   117cc:	ldr	pc, [ip, #2380]!	; 0x94c

000117d0 <fclose@plt>:
   117d0:	add	ip, pc, #0, 12
   117d4:	add	ip, ip, #110592	; 0x1b000
   117d8:	ldr	pc, [ip, #2372]!	; 0x944

000117dc <setlocale@plt>:
   117dc:	add	ip, pc, #0, 12
   117e0:	add	ip, ip, #110592	; 0x1b000
   117e4:	ldr	pc, [ip, #2364]!	; 0x93c

000117e8 <errx@plt>:
   117e8:	add	ip, pc, #0, 12
   117ec:	add	ip, ip, #110592	; 0x1b000
   117f0:	ldr	pc, [ip, #2356]!	; 0x934

000117f4 <warn@plt>:
   117f4:	add	ip, pc, #0, 12
   117f8:	add	ip, ip, #110592	; 0x1b000
   117fc:	ldr	pc, [ip, #2348]!	; 0x92c

00011800 <scols_print_table@plt>:
   11800:	add	ip, pc, #0, 12
   11804:	add	ip, ip, #110592	; 0x1b000
   11808:	ldr	pc, [ip, #2340]!	; 0x924

0001180c <fputc@plt>:
   1180c:	add	ip, pc, #0, 12
   11810:	add	ip, ip, #110592	; 0x1b000
   11814:	ldr	pc, [ip, #2332]!	; 0x91c

00011818 <sscanf@plt>:
   11818:	add	ip, pc, #0, 12
   1181c:	add	ip, ip, #110592	; 0x1b000
   11820:	ldr	pc, [ip, #2324]!	; 0x914

00011824 <localeconv@plt>:
   11824:	add	ip, pc, #0, 12
   11828:	add	ip, ip, #110592	; 0x1b000
   1182c:	ldr	pc, [ip, #2316]!	; 0x90c

00011830 <readdir64@plt>:
   11830:	add	ip, pc, #0, 12
   11834:	add	ip, ip, #110592	; 0x1b000
   11838:	ldr	pc, [ip, #2308]!	; 0x904

0001183c <__strtoll_internal@plt>:
   1183c:	add	ip, pc, #0, 12
   11840:	add	ip, ip, #110592	; 0x1b000
   11844:	ldr	pc, [ip, #2300]!	; 0x8fc

00011848 <fopen64@plt>:
   11848:	add	ip, pc, #0, 12
   1184c:	add	ip, ip, #110592	; 0x1b000
   11850:	ldr	pc, [ip, #2292]!	; 0x8f4

00011854 <qsort@plt>:
   11854:	add	ip, pc, #0, 12
   11858:	add	ip, ip, #110592	; 0x1b000
   1185c:	ldr	pc, [ip, #2284]!	; 0x8ec

00011860 <bindtextdomain@plt>:
   11860:	add	ip, pc, #0, 12
   11864:	add	ip, ip, #110592	; 0x1b000
   11868:	ldr	pc, [ip, #2276]!	; 0x8e4

0001186c <__xstat64@plt>:
   1186c:	add	ip, pc, #0, 12
   11870:	add	ip, ip, #110592	; 0x1b000
   11874:	ldr	pc, [ip, #2268]!	; 0x8dc

00011878 <fputs@plt>:
   11878:	add	ip, pc, #0, 12
   1187c:	add	ip, ip, #110592	; 0x1b000
   11880:	ldr	pc, [ip, #2260]!	; 0x8d4

00011884 <strncmp@plt>:
   11884:	add	ip, pc, #0, 12
   11888:	add	ip, ip, #110592	; 0x1b000
   1188c:	ldr	pc, [ip, #2252]!	; 0x8cc

00011890 <abort@plt>:
   11890:	add	ip, pc, #0, 12
   11894:	add	ip, ip, #110592	; 0x1b000
   11898:	ldr	pc, [ip, #2244]!	; 0x8c4

0001189c <close@plt>:
   1189c:	add	ip, pc, #0, 12
   118a0:	add	ip, ip, #110592	; 0x1b000
   118a4:	ldr	pc, [ip, #2236]!	; 0x8bc

000118a8 <closedir@plt>:
   118a8:	add	ip, pc, #0, 12
   118ac:	add	ip, ip, #110592	; 0x1b000
   118b0:	ldr	pc, [ip, #2228]!	; 0x8b4

000118b4 <__snprintf_chk@plt>:
   118b4:	add	ip, pc, #0, 12
   118b8:	add	ip, ip, #110592	; 0x1b000
   118bc:	ldr	pc, [ip, #2220]!	; 0x8ac

000118c0 <scols_init_debug@plt>:
   118c0:	add	ip, pc, #0, 12
   118c4:	add	ip, ip, #110592	; 0x1b000
   118c8:	ldr	pc, [ip, #2212]!	; 0x8a4

000118cc <strspn@plt>:
   118cc:	add	ip, pc, #0, 12
   118d0:	add	ip, ip, #110592	; 0x1b000
   118d4:	ldr	pc, [ip, #2204]!	; 0x89c

Disassembly of section .text:

000118d8 <.text>:
   118d8:	movw	r1, #43820	; 0xab2c
   118dc:	mov	r0, #1
   118e0:	push	{r3, lr}
   118e4:	movt	r1, #1
   118e8:	bl	115d8 <err@plt>
   118ec:	mov	r2, r1
   118f0:	mov	r0, #1
   118f4:	movw	r1, #43844	; 0xab44
   118f8:	movt	r1, #1
   118fc:	push	{r3, lr}
   11900:	bl	115d8 <err@plt>
   11904:	movw	ip, #53648	; 0xd190
   11908:	movt	ip, #2
   1190c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11910:	vpush	{d8}
   11914:	mov	r4, #0
   11918:	ldr	r3, [ip]
   1191c:	sub	sp, sp, #628	; 0x274
   11920:	mov	r2, #216	; 0xd8
   11924:	mov	r6, r0
   11928:	mov	r7, r1
   1192c:	add	r0, sp, #148	; 0x94
   11930:	mov	r1, r4
   11934:	str	ip, [sp, #24]
   11938:	str	r3, [sp, #620]	; 0x26c
   1193c:	movw	r5, #53672	; 0xd1a8
   11940:	str	r4, [sp, #72]	; 0x48
   11944:	movt	r5, #2
   11948:	str	r4, [sp, #76]	; 0x4c
   1194c:	mov	r8, r4
   11950:	str	r4, [sp, #80]	; 0x50
   11954:	bl	11758 <memset@plt>
   11958:	movw	r1, #43000	; 0xa7f8
   1195c:	mov	r0, #6
   11960:	movt	r1, #1
   11964:	str	r4, [sp, #84]	; 0x54
   11968:	str	r4, [sp, #88]	; 0x58
   1196c:	mov	sl, r4
   11970:	str	r4, [sp, #92]	; 0x5c
   11974:	bl	117dc <setlocale@plt>
   11978:	movw	r0, #46100	; 0xb414
   1197c:	movw	r1, #46112	; 0xb420
   11980:	movt	r0, #1
   11984:	movt	r1, #1
   11988:	bl	11860 <bindtextdomain@plt>
   1198c:	movw	r0, #46100	; 0xb414
   11990:	movt	r0, #1
   11994:	mov	r9, #1
   11998:	bl	115c0 <textdomain@plt>
   1199c:	movw	r0, #17980	; 0x463c
   119a0:	movt	r0, #1
   119a4:	bl	1a4d0 <strspn@plt+0x8c04>
   119a8:	mov	fp, #0
   119ac:	movw	r2, #46244	; 0xb4a4
   119b0:	str	fp, [sp]
   119b4:	movt	r2, #1
   119b8:	mov	r0, r6
   119bc:	mov	r1, r7
   119c0:	ldr	r3, [pc, #1700]	; 1206c <strspn@plt+0x7a0>
   119c4:	bl	116a4 <getopt_long@plt>
   119c8:	cmn	r0, #1
   119cc:	mov	r4, r0
   119d0:	beq	11c6c <strspn@plt+0x3a0>
   119d4:	cmp	r0, #96	; 0x60
   119d8:	ble	11a58 <strspn@plt+0x18c>
   119dc:	ldr	r1, [pc, #1668]	; 12068 <strspn@plt+0x79c>
   119e0:	mov	r0, fp
   119e4:	mov	ip, fp
   119e8:	add	lr, sp, #84	; 0x54
   119ec:	sub	fp, r1, #64	; 0x40
   119f0:	mov	r3, #97	; 0x61
   119f4:	cmp	r4, r3
   119f8:	blt	11a34 <strspn@plt+0x168>
   119fc:	movne	r2, fp
   11a00:	beq	11a1c <strspn@plt+0x150>
   11a04:	ldr	r3, [r2, #4]!
   11a08:	cmp	r3, #0
   11a0c:	beq	11a34 <strspn@plt+0x168>
   11a10:	cmp	r4, r3
   11a14:	blt	11a34 <strspn@plt+0x168>
   11a18:	bne	11a04 <strspn@plt+0x138>
   11a1c:	ldr	r3, [lr, ip, lsl #2]
   11a20:	cmp	r3, #0
   11a24:	streq	r4, [lr, ip, lsl #2]
   11a28:	beq	11a34 <strspn@plt+0x168>
   11a2c:	cmp	r4, r3
   11a30:	bne	1256c <strspn@plt+0xca0>
   11a34:	ldr	r3, [r1]
   11a38:	add	r0, r0, #1
   11a3c:	mov	fp, r1
   11a40:	cmp	r3, #0
   11a44:	mov	ip, r0
   11a48:	beq	11a58 <strspn@plt+0x18c>
   11a4c:	cmp	r4, r3
   11a50:	add	r1, r1, #64	; 0x40
   11a54:	bge	119f4 <strspn@plt+0x128>
   11a58:	sub	r3, r4, #86	; 0x56
   11a5c:	cmp	r3, #35	; 0x23
   11a60:	ldrls	pc, [pc, r3, lsl #2]
   11a64:	b	11c28 <strspn@plt+0x35c>
   11a68:	andeq	r1, r1, ip, asr #23
   11a6c:	andeq	r1, r1, r8, lsr #24
   11a70:	andeq	r1, r1, r8, lsr #24
   11a74:	andeq	r1, r1, r8, lsr #24
   11a78:	andeq	r1, r1, r8, lsr #24
   11a7c:	andeq	r1, r1, r8, lsr #24
   11a80:	andeq	r1, r1, r8, lsr #24
   11a84:	andeq	r1, r1, r8, lsr #24
   11a88:	andeq	r1, r1, r8, lsr #24
   11a8c:	andeq	r1, r1, r8, lsr #24
   11a90:	andeq	r1, r1, r8, lsr #24
   11a94:			; <UNDEFINED> instruction: 0x00011bb8
   11a98:	andeq	r1, r1, r4, lsr #23
   11a9c:	muleq	r1, r0, fp
   11aa0:	andeq	r1, r1, r8, lsr #24
   11aa4:	andeq	r1, r1, r8, lsr fp
   11aa8:	andeq	r1, r1, r8, lsr #24
   11aac:	andeq	r1, r1, r8, lsr #24
   11ab0:	andeq	r1, r1, r8, lsr #22
   11ab4:	andeq	r1, r1, r8, lsr #24
   11ab8:	andeq	r1, r1, r8, lsr #24
   11abc:	andeq	r1, r1, r8, lsr #24
   11ac0:	andeq	r1, r1, r8, lsr #24
   11ac4:	andeq	r1, r1, r8, lsr #24
   11ac8:	andeq	r1, r1, r8, lsr #24
   11acc:	andeq	r1, r1, r8, lsr #24
   11ad0:	andeq	r1, r1, r8, lsr fp
   11ad4:	andeq	r1, r1, r8, lsr #24
   11ad8:	andeq	r1, r1, r8, lsr #24
   11adc:	andeq	r1, r1, r8, lsl fp
   11ae0:	andeq	r1, r1, r8, lsr #24
   11ae4:	andeq	r1, r1, r8, lsr #24
   11ae8:	andeq	r1, r1, r8, lsr #24
   11aec:	andeq	r1, r1, r8, lsr #24
   11af0:	andeq	r1, r1, r8, lsl #22
   11af4:	strdeq	r1, [r1], -r8
   11af8:	ldrb	r3, [sp, #80]	; 0x50
   11afc:	orr	r3, r3, #16
   11b00:	strb	r3, [sp, #80]	; 0x50
   11b04:	b	119a8 <strspn@plt+0xdc>
   11b08:	ldrb	r3, [sp, #80]	; 0x50
   11b0c:	orr	r3, r3, #1
   11b10:	strb	r3, [sp, #80]	; 0x50
   11b14:	b	119a8 <strspn@plt+0xdc>
   11b18:	ldr	r0, [r5]
   11b1c:	bl	16e40 <strspn@plt+0x5574>
   11b20:	str	r9, [sp, #76]	; 0x4c
   11b24:	b	119a8 <strspn@plt+0xdc>
   11b28:	movw	r3, #53664	; 0xd1a0
   11b2c:	movt	r3, #2
   11b30:	ldr	r0, [r3]
   11b34:	bl	12f78 <strspn@plt+0x16ac>
   11b38:	ldr	r3, [r5]
   11b3c:	cmp	r3, #0
   11b40:	beq	11b7c <strspn@plt+0x2b0>
   11b44:	ldrsb	r2, [r3]
   11b48:	cmp	r2, #61	; 0x3d
   11b4c:	mov	r2, #13
   11b50:	addeq	r3, r3, #1
   11b54:	movweq	r1, #53672	; 0xd1a8
   11b58:	movteq	r1, #2
   11b5c:	streq	r3, [r1]
   11b60:	movw	r3, #12024	; 0x2ef8
   11b64:	ldr	r0, [r5]
   11b68:	movt	r3, #1
   11b6c:	add	r1, sp, #96	; 0x60
   11b70:	bl	184f4 <strspn@plt+0x6c28>
   11b74:	subs	sl, r0, #0
   11b78:	blt	12d24 <strspn@plt+0x1458>
   11b7c:	cmp	r4, #112	; 0x70
   11b80:	movne	r4, #2
   11b84:	moveq	r4, #1
   11b88:	str	r4, [sp, #72]	; 0x48
   11b8c:	b	119a8 <strspn@plt+0xdc>
   11b90:	ldrb	r3, [sp, #80]	; 0x50
   11b94:	mov	r8, #1
   11b98:	orr	r3, r3, #8
   11b9c:	strb	r3, [sp, #80]	; 0x50
   11ba0:	b	119a8 <strspn@plt+0xdc>
   11ba4:	ldrb	r3, [sp, #80]	; 0x50
   11ba8:	mov	r8, #1
   11bac:	orr	r3, r3, #4
   11bb0:	strb	r3, [sp, #80]	; 0x50
   11bb4:	b	119a8 <strspn@plt+0xdc>
   11bb8:	ldrb	r3, [sp, #80]	; 0x50
   11bbc:	mov	r8, #1
   11bc0:	orr	r3, r3, #12
   11bc4:	strb	r3, [sp, #80]	; 0x50
   11bc8:	b	119a8 <strspn@plt+0xdc>
   11bcc:	mov	r2, #5
   11bd0:	movw	r1, #46172	; 0xb45c
   11bd4:	mov	r0, #0
   11bd8:	movt	r1, #1
   11bdc:	bl	1159c <dcgettext@plt>
   11be0:	movw	r2, #53640	; 0xd188
   11be4:	movt	r2, #2
   11be8:	movw	r3, #46184	; 0xb468
   11bec:	movt	r3, #1
   11bf0:	mov	r4, #0
   11bf4:	ldr	r2, [r2]
   11bf8:	mov	r1, r0
   11bfc:	mov	r0, #1
   11c00:	bl	11788 <__printf_chk@plt>
   11c04:	ldr	ip, [sp, #24]
   11c08:	mov	r0, r4
   11c0c:	ldr	r2, [sp, #620]	; 0x26c
   11c10:	ldr	r3, [ip]
   11c14:	cmp	r2, r3
   11c18:	bne	12d84 <strspn@plt+0x14b8>
   11c1c:	add	sp, sp, #628	; 0x274
   11c20:	vpop	{d8}
   11c24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11c28:	movw	r3, #53660	; 0xd19c
   11c2c:	movt	r3, #2
   11c30:	mov	r2, #5
   11c34:	movw	r1, #46204	; 0xb47c
   11c38:	mov	r0, #0
   11c3c:	movt	r1, #1
   11c40:	ldr	r4, [r3]
   11c44:	bl	1159c <dcgettext@plt>
   11c48:	movw	r3, #53640	; 0xd188
   11c4c:	movt	r3, #2
   11c50:	mov	r1, #1
   11c54:	ldr	r3, [r3]
   11c58:	mov	r2, r0
   11c5c:	mov	r0, r4
   11c60:	bl	117b8 <__fprintf_chk@plt>
   11c64:	mov	r0, #1
   11c68:	bl	116bc <exit@plt>
   11c6c:	cmp	r8, #0
   11c70:	beq	11cc0 <strspn@plt+0x3f4>
   11c74:	ldr	r0, [sp, #72]	; 0x48
   11c78:	cmp	r0, #0
   11c7c:	bne	11cc0 <strspn@plt+0x3f4>
   11c80:	movw	r3, #53660	; 0xd19c
   11c84:	movt	r3, #2
   11c88:	mov	r2, #5
   11c8c:	movw	r1, #46260	; 0xb4b4
   11c90:	movt	r1, #1
   11c94:	ldr	r5, [r3]
   11c98:	bl	1159c <dcgettext@plt>
   11c9c:	movw	r3, #53640	; 0xd188
   11ca0:	movt	r3, #2
   11ca4:	mov	r4, #1
   11ca8:	mov	r1, r4
   11cac:	ldr	r3, [r3]
   11cb0:	mov	r2, r0
   11cb4:	mov	r0, r5
   11cb8:	bl	117b8 <__fprintf_chk@plt>
   11cbc:	b	11c04 <strspn@plt+0x338>
   11cc0:	movw	r3, #53656	; 0xd198
   11cc4:	movt	r3, #2
   11cc8:	ldr	r3, [r3]
   11ccc:	cmp	r6, r3
   11cd0:	bne	12d94 <strspn@plt+0x14c8>
   11cd4:	ldrb	r3, [sp, #80]	; 0x50
   11cd8:	tst	r3, #12
   11cdc:	beq	12424 <strspn@plt+0xb58>
   11ce0:	add	r1, sp, #76	; 0x4c
   11ce4:	add	r0, sp, #148	; 0x94
   11ce8:	movw	ip, #53680	; 0xd1b0
   11cec:	movt	ip, #2
   11cf0:	str	ip, [sp, #20]
   11cf4:	movw	ip, #45784	; 0xb2d8
   11cf8:	str	ip, [sp, #32]
   11cfc:	bl	15d04 <strspn@plt+0x4438>
   11d00:	ldr	ip, [sp, #20]
   11d04:	mov	fp, #0
   11d08:	ldr	r1, [sp, #240]	; 0xf0
   11d0c:	vldr	s16, [pc, #848]	; 12064 <strspn@plt+0x798>
   11d10:	ldr	r8, [sp, #20]
   11d14:	ldr	r3, [ip]
   11d18:	ldr	ip, [sp, #32]
   11d1c:	add	r3, r3, #31
   11d20:	str	sl, [sp, #68]	; 0x44
   11d24:	movt	ip, #1
   11d28:	bic	r3, r3, #31
   11d2c:	str	ip, [sp, #32]
   11d30:	movw	ip, #45792	; 0xb2e0
   11d34:	str	r3, [sp, #28]
   11d38:	movt	ip, #1
   11d3c:	str	ip, [sp, #36]	; 0x24
   11d40:	cmp	fp, r1
   11d44:	bge	121f0 <strspn@plt+0x924>
   11d48:	ldr	r0, [sp, #248]	; 0xf8
   11d4c:	ldr	r2, [sp, #276]	; 0x114
   11d50:	cmp	r0, #0
   11d54:	beq	11d80 <strspn@plt+0x4b4>
   11d58:	ldr	r3, [r2, fp, lsl #2]
   11d5c:	ldr	ip, [sp, #28]
   11d60:	cmp	r3, ip
   11d64:	bcs	12000 <strspn@plt+0x734>
   11d68:	lsr	ip, r3, #5
   11d6c:	and	r3, r3, #31
   11d70:	ldr	r0, [r0, ip, lsl #2]
   11d74:	lsr	r3, r0, r3
   11d78:	tst	r3, #1
   11d7c:	beq	12000 <strspn@plt+0x734>
   11d80:	ldr	r7, [r2, fp, lsl #2]
   11d84:	movw	r0, #46356	; 0xb514
   11d88:	movt	r0, #1
   11d8c:	lsl	r4, fp, #2
   11d90:	mov	r1, r7
   11d94:	bl	17424 <strspn@plt+0x5b58>
   11d98:	cmp	r0, #0
   11d9c:	bne	12070 <strspn@plt+0x7a4>
   11da0:	ldr	r3, [sp, #260]	; 0x104
   11da4:	ldr	r1, [sp, #276]	; 0x114
   11da8:	cmp	r3, #0
   11dac:	mov	r2, r3
   11db0:	ldr	r6, [r1, r4]
   11db4:	beq	12014 <strspn@plt+0x748>
   11db8:	cmp	r3, #0
   11dbc:	ble	11e3c <strspn@plt+0x570>
   11dc0:	mov	r5, #0
   11dc4:	movw	r0, #46788	; 0xb6c4
   11dc8:	mov	r1, r6
   11dcc:	movt	r0, #1
   11dd0:	mov	r2, r5
   11dd4:	ldr	r7, [sp, #264]	; 0x108
   11dd8:	bl	17424 <strspn@plt+0x5b58>
   11ddc:	cmp	r0, #0
   11de0:	beq	11e2c <strspn@plt+0x560>
   11de4:	ldr	r3, [r7, r5, lsl #4]
   11de8:	lsl	sl, r5, #4
   11dec:	add	r9, r7, sl
   11df0:	cmp	r3, #0
   11df4:	beq	122e4 <strspn@plt+0xa18>
   11df8:	mov	r2, r6
   11dfc:	mov	r3, r5
   11e00:	movw	r1, #46952	; 0xb768
   11e04:	ldr	r0, [r8]
   11e08:	movt	r1, #1
   11e0c:	bl	17498 <strspn@plt+0x5bcc>
   11e10:	ldr	r3, [r9, #12]
   11e14:	cmp	r3, #0
   11e18:	mov	r2, r0
   11e1c:	beq	122b0 <strspn@plt+0x9e4>
   11e20:	mov	r0, r3
   11e24:	add	r1, r9, #8
   11e28:	bl	13280 <strspn@plt+0x19b4>
   11e2c:	ldr	r0, [sp, #260]	; 0x104
   11e30:	add	r5, r5, #1
   11e34:	cmp	r5, r0
   11e38:	blt	11dc4 <strspn@plt+0x4f8>
   11e3c:	ldr	r3, [sp, #232]	; 0xe8
   11e40:	ldr	r2, [sp, #276]	; 0x114
   11e44:	cmp	r3, #0
   11e48:	ldr	r6, [r2, r4]
   11e4c:	blt	11eb8 <strspn@plt+0x5ec>
   11e50:	movw	r0, #47012	; 0xb7a4
   11e54:	mov	r1, r6
   11e58:	movt	r0, #1
   11e5c:	bl	17424 <strspn@plt+0x5b58>
   11e60:	cmp	r0, #0
   11e64:	ldreq	r2, [sp, #276]	; 0x114
   11e68:	beq	11eb8 <strspn@plt+0x5ec>
   11e6c:	ldr	r3, [sp, #340]	; 0x154
   11e70:	cmp	r3, #0
   11e74:	beq	12d2c <strspn@plt+0x1460>
   11e78:	mov	r3, r6
   11e7c:	mov	r1, #64	; 0x40
   11e80:	add	r0, sp, #364	; 0x16c
   11e84:	movw	r2, #47012	; 0xb7a4
   11e88:	movt	r2, #1
   11e8c:	bl	16fdc <strspn@plt+0x5710>
   11e90:	add	r0, sp, #364	; 0x16c
   11e94:	movw	r1, #47056	; 0xb7d0
   11e98:	movt	r1, #1
   11e9c:	bl	114d0 <strcmp@plt>
   11ea0:	cmp	r0, #0
   11ea4:	bne	123d8 <strspn@plt+0xb0c>
   11ea8:	ldr	r3, [sp, #340]	; 0x154
   11eac:	mov	r1, #1
   11eb0:	ldr	r2, [sp, #276]	; 0x114
   11eb4:	str	r1, [r3, r4]
   11eb8:	ldr	r5, [r2, r4]
   11ebc:	movw	r0, #47116	; 0xb80c
   11ec0:	movt	r0, #1
   11ec4:	mov	r1, r5
   11ec8:	bl	17424 <strspn@plt+0x5b58>
   11ecc:	cmp	r0, #0
   11ed0:	beq	11ef4 <strspn@plt+0x628>
   11ed4:	ldr	r6, [sp, #344]	; 0x158
   11ed8:	cmp	r6, #0
   11edc:	beq	126e8 <strspn@plt+0xe1c>
   11ee0:	mov	r1, r5
   11ee4:	movw	r0, #47116	; 0xb80c
   11ee8:	movt	r0, #1
   11eec:	bl	170c8 <strspn@plt+0x57fc>
   11ef0:	str	r0, [r6, r4]
   11ef4:	ldr	r3, [sp, #276]	; 0x114
   11ef8:	movw	r0, #47156	; 0xb834
   11efc:	movt	r0, #1
   11f00:	ldr	r5, [r3, r4]
   11f04:	mov	r1, r5
   11f08:	bl	17424 <strspn@plt+0x5b58>
   11f0c:	cmp	r0, #0
   11f10:	beq	11f34 <strspn@plt+0x668>
   11f14:	ldr	r6, [sp, #348]	; 0x15c
   11f18:	cmp	r6, #0
   11f1c:	beq	126bc <strspn@plt+0xdf0>
   11f20:	mov	r1, r5
   11f24:	movw	r0, #47156	; 0xb834
   11f28:	movt	r0, #1
   11f2c:	bl	170c8 <strspn@plt+0x57fc>
   11f30:	str	r0, [r6, r4]
   11f34:	ldr	r3, [sp, #276]	; 0x114
   11f38:	movw	r0, #47196	; 0xb85c
   11f3c:	movt	r0, #1
   11f40:	ldr	r5, [r3, r4]
   11f44:	mov	r1, r5
   11f48:	bl	17424 <strspn@plt+0x5b58>
   11f4c:	cmp	r0, #0
   11f50:	beq	11f98 <strspn@plt+0x6cc>
   11f54:	ldr	r3, [sp, #208]	; 0xd0
   11f58:	cmp	r3, #0
   11f5c:	beq	12690 <strspn@plt+0xdc4>
   11f60:	mov	r1, r5
   11f64:	movw	r0, #47196	; 0xb85c
   11f68:	movt	r0, #1
   11f6c:	add	r5, r3, r4
   11f70:	bl	170c8 <strspn@plt+0x57fc>
   11f74:	movw	r1, #44408	; 0xad78
   11f78:	movt	r1, #1
   11f7c:	vmov	s12, r0
   11f80:	mov	r0, r5
   11f84:	vcvt.f32.s32	s15, s12
   11f88:	vdiv.f32	s15, s15, s16
   11f8c:	vcvt.f64.f32	d6, s15
   11f90:	vmov	r2, r3, d6
   11f94:	bl	13210 <strspn@plt+0x1944>
   11f98:	ldr	r3, [sp, #276]	; 0x114
   11f9c:	movw	r0, #47252	; 0xb894
   11fa0:	movt	r0, #1
   11fa4:	ldr	r5, [r3, r4]
   11fa8:	mov	r1, r5
   11fac:	bl	17424 <strspn@plt+0x5b58>
   11fb0:	cmp	r0, #0
   11fb4:	beq	11ffc <strspn@plt+0x730>
   11fb8:	ldr	r3, [sp, #212]	; 0xd4
   11fbc:	cmp	r3, #0
   11fc0:	beq	12508 <strspn@plt+0xc3c>
   11fc4:	mov	r1, r5
   11fc8:	movw	r0, #47252	; 0xb894
   11fcc:	movt	r0, #1
   11fd0:	add	r4, r3, r4
   11fd4:	bl	170c8 <strspn@plt+0x57fc>
   11fd8:	movw	r1, #44408	; 0xad78
   11fdc:	movt	r1, #1
   11fe0:	vmov	s13, r0
   11fe4:	mov	r0, r4
   11fe8:	vcvt.f32.s32	s15, s13
   11fec:	vdiv.f32	s15, s15, s16
   11ff0:	vcvt.f64.f32	d6, s15
   11ff4:	vmov	r2, r3, d6
   11ff8:	bl	13210 <strspn@plt+0x1944>
   11ffc:	ldr	r1, [sp, #240]	; 0xf0
   12000:	add	fp, fp, #1
   12004:	b	11d40 <strspn@plt+0x474>
   12008:	ldr	r2, [sp, #260]	; 0x104
   1200c:	add	r2, r2, #1
   12010:	str	r2, [sp, #260]	; 0x104
   12014:	movw	r0, #46788	; 0xb6c4
   12018:	mov	r1, r6
   1201c:	movt	r0, #1
   12020:	bl	17424 <strspn@plt+0x5b58>
   12024:	cmp	r0, #0
   12028:	bne	12008 <strspn@plt+0x73c>
   1202c:	ldr	r5, [sp, #260]	; 0x104
   12030:	cmp	r5, #0
   12034:	beq	11e3c <strspn@plt+0x570>
   12038:	mov	r0, r5
   1203c:	mov	r1, #16
   12040:	bl	114a0 <calloc@plt>
   12044:	cmp	r0, #0
   12048:	bne	12058 <strspn@plt+0x78c>
   1204c:	mov	r0, r5
   12050:	mov	r1, #16
   12054:	bl	118ec <strspn@plt+0x20>
   12058:	ldr	r3, [sp, #260]	; 0x104
   1205c:	str	r0, [sp, #264]	; 0x108
   12060:	b	11db8 <strspn@plt+0x4ec>
   12064:	ldrbtmi	r0, [sl], #-0
   12068:	andeq	sl, r1, r8, ror #12
   1206c:	andeq	sl, r1, r8, ror #13
   12070:	mov	r2, r7
   12074:	movw	r1, #46356	; 0xb514
   12078:	ldr	r0, [r8]
   1207c:	movt	r1, #1
   12080:	bl	17498 <strspn@plt+0x5bcc>
   12084:	mov	r2, r7
   12088:	movw	r1, #46412	; 0xb54c
   1208c:	movt	r1, #1
   12090:	movw	r6, #53680	; 0xd1b0
   12094:	movt	r6, #2
   12098:	str	r0, [sp, #40]	; 0x28
   1209c:	ldr	r0, [r8]
   120a0:	bl	17498 <strspn@plt+0x5bcc>
   120a4:	mov	r1, r7
   120a8:	str	r0, [sp, #44]	; 0x2c
   120ac:	movw	r0, #46468	; 0xb584
   120b0:	movt	r0, #1
   120b4:	bl	17424 <strspn@plt+0x5b58>
   120b8:	cmp	r0, #0
   120bc:	moveq	r5, r0
   120c0:	bne	12474 <strspn@plt+0xba8>
   120c4:	movw	r0, #46524	; 0xb5bc
   120c8:	mov	r1, r7
   120cc:	movt	r0, #1
   120d0:	bl	17424 <strspn@plt+0x5b58>
   120d4:	cmp	r0, #0
   120d8:	moveq	r6, r0
   120dc:	bne	12458 <strspn@plt+0xb8c>
   120e0:	movw	r0, #46580	; 0xb5f4
   120e4:	mov	r1, r7
   120e8:	movt	r0, #1
   120ec:	bl	17424 <strspn@plt+0x5b58>
   120f0:	cmp	r0, #0
   120f4:	mvneq	r3, #0
   120f8:	streq	r3, [sp, #52]	; 0x34
   120fc:	bne	124d8 <strspn@plt+0xc0c>
   12100:	movw	r0, #46628	; 0xb624
   12104:	mov	r1, r7
   12108:	movt	r0, #1
   1210c:	bl	17424 <strspn@plt+0x5b58>
   12110:	cmp	r0, #0
   12114:	mvneq	ip, #0
   12118:	streq	ip, [sp, #56]	; 0x38
   1211c:	bne	124c0 <strspn@plt+0xbf4>
   12120:	movw	r0, #46688	; 0xb660
   12124:	mov	r1, r7
   12128:	movt	r0, #1
   1212c:	bl	17424 <strspn@plt+0x5b58>
   12130:	cmp	r0, #0
   12134:	mvneq	r3, #0
   12138:	streq	r3, [sp, #60]	; 0x3c
   1213c:	bne	124a8 <strspn@plt+0xbdc>
   12140:	movw	r0, #46736	; 0xb690
   12144:	mov	r1, r7
   12148:	movt	r0, #1
   1214c:	bl	17424 <strspn@plt+0x5b58>
   12150:	cmp	r0, #0
   12154:	mvneq	ip, #0
   12158:	streq	ip, [sp, #64]	; 0x40
   1215c:	bne	12490 <strspn@plt+0xbc4>
   12160:	ldr	r3, [sp, #332]	; 0x14c
   12164:	cmp	r3, #0
   12168:	beq	12714 <strspn@plt+0xe48>
   1216c:	ldr	r2, [sp, #44]	; 0x2c
   12170:	add	r1, sp, #316	; 0x13c
   12174:	ldr	r0, [sp, #320]	; 0x140
   12178:	bl	13280 <strspn@plt+0x19b4>
   1217c:	ldr	r3, [sp, #336]	; 0x150
   12180:	ldr	ip, [sp, #52]	; 0x34
   12184:	add	r1, sp, #328	; 0x148
   12188:	ldr	r0, [sp, #332]	; 0x14c
   1218c:	ldr	r2, [sp, #40]	; 0x28
   12190:	str	ip, [r3, r4]
   12194:	bl	13280 <strspn@plt+0x19b4>
   12198:	ldr	r3, [sp, #324]	; 0x144
   1219c:	ldr	ip, [sp, #56]	; 0x38
   121a0:	cmp	r5, #0
   121a4:	str	ip, [r3, r4]
   121a8:	beq	121c8 <strspn@plt+0x8fc>
   121ac:	mov	r2, r5
   121b0:	ldr	r0, [sp, #308]	; 0x134
   121b4:	add	r1, sp, #304	; 0x130
   121b8:	bl	13280 <strspn@plt+0x19b4>
   121bc:	ldr	r3, [sp, #312]	; 0x138
   121c0:	ldr	ip, [sp, #60]	; 0x3c
   121c4:	str	ip, [r3, r4]
   121c8:	cmp	r6, #0
   121cc:	beq	11da0 <strspn@plt+0x4d4>
   121d0:	mov	r2, r6
   121d4:	ldr	r0, [sp, #296]	; 0x128
   121d8:	add	r1, sp, #292	; 0x124
   121dc:	bl	13280 <strspn@plt+0x19b4>
   121e0:	ldr	r3, [sp, #300]	; 0x12c
   121e4:	ldr	ip, [sp, #64]	; 0x40
   121e8:	str	ip, [r3, r4]
   121ec:	b	11da0 <strspn@plt+0x4d4>
   121f0:	ldr	r0, [sp, #264]	; 0x108
   121f4:	ldr	sl, [sp, #68]	; 0x44
   121f8:	cmp	r0, #0
   121fc:	beq	12214 <strspn@plt+0x948>
   12200:	movw	r3, #12008	; 0x2ee8
   12204:	ldr	r1, [sp, #260]	; 0x104
   12208:	movt	r3, #1
   1220c:	mov	r2, #16
   12210:	bl	11854 <qsort@plt>
   12214:	ldr	r0, [sp, #272]	; 0x110
   12218:	cmp	r0, #0
   1221c:	beq	12234 <strspn@plt+0x968>
   12220:	movw	r3, #12008	; 0x2ee8
   12224:	ldr	r1, [sp, #268]	; 0x10c
   12228:	movt	r3, #1
   1222c:	mov	r2, #16
   12230:	bl	11854 <qsort@plt>
   12234:	movw	r0, #47308	; 0xb8cc
   12238:	movt	r0, #1
   1223c:	bl	16f00 <strspn@plt+0x5634>
   12240:	mov	r4, r0
   12244:	bl	11644 <opendir@plt>
   12248:	mov	r5, r0
   1224c:	mov	r0, r4
   12250:	bl	11524 <free@plt>
   12254:	cmp	r5, #0
   12258:	beq	12994 <strspn@plt+0x10c8>
   1225c:	mov	r0, r5
   12260:	bl	11830 <readdir64@plt>
   12264:	subs	r4, r0, #0
   12268:	beq	12ce8 <strspn@plt+0x141c>
   1226c:	ldrb	r3, [r4, #18]
   12270:	tst	r3, #251	; 0xfb
   12274:	bne	1225c <strspn@plt+0x990>
   12278:	movw	r1, #47328	; 0xb8e0
   1227c:	add	r0, r4, #19
   12280:	movt	r1, #1
   12284:	mov	r2, #4
   12288:	bl	11884 <strncmp@plt>
   1228c:	cmp	r0, #0
   12290:	bne	1225c <strspn@plt+0x990>
   12294:	add	r0, r4, #23
   12298:	bl	17a04 <strspn@plt+0x6138>
   1229c:	cmp	r0, #0
   122a0:	ldrne	r3, [sp, #280]	; 0x118
   122a4:	addne	r3, r3, #1
   122a8:	strne	r3, [sp, #280]	; 0x118
   122ac:	b	1225c <strspn@plt+0x990>
   122b0:	ldr	r7, [sp, #240]	; 0xf0
   122b4:	mov	r1, #4
   122b8:	str	r2, [sp, #16]
   122bc:	mov	r0, r7
   122c0:	bl	114a0 <calloc@plt>
   122c4:	ldr	r2, [sp, #16]
   122c8:	cmp	r0, #0
   122cc:	bne	122d8 <strspn@plt+0xa0c>
   122d0:	cmp	r7, #0
   122d4:	bne	12954 <strspn@plt+0x1088>
   122d8:	mov	r3, r0
   122dc:	str	r0, [r9, #12]
   122e0:	b	11e20 <strspn@plt+0x554>
   122e4:	add	r0, sp, #364	; 0x16c
   122e8:	mov	r1, #256	; 0x100
   122ec:	mov	r3, r6
   122f0:	str	r5, [sp]
   122f4:	movw	r2, #46832	; 0xb6f0
   122f8:	movt	r2, #1
   122fc:	bl	16fdc <strspn@plt+0x5710>
   12300:	add	r0, sp, #364	; 0x16c
   12304:	movw	r1, #45744	; 0xb2b0
   12308:	movt	r1, #1
   1230c:	bl	114d0 <strcmp@plt>
   12310:	cmp	r0, #0
   12314:	beq	1241c <strspn@plt+0xb50>
   12318:	movw	r1, #45752	; 0xb2b8
   1231c:	add	r0, sp, #364	; 0x16c
   12320:	movt	r1, #1
   12324:	bl	114d0 <strcmp@plt>
   12328:	cmp	r0, #0
   1232c:	bne	12534 <strspn@plt+0xc68>
   12330:	mov	ip, #105	; 0x69
   12334:	mov	r1, r6
   12338:	mov	r2, r5
   1233c:	movw	r0, #47428	; 0xb944
   12340:	movt	r0, #1
   12344:	str	ip, [sp, #16]
   12348:	bl	170c8 <strspn@plt+0x57fc>
   1234c:	ldr	r2, [sp, #32]
   12350:	mov	r1, #256	; 0x100
   12354:	ldr	ip, [sp, #16]
   12358:	mov	r3, r1
   1235c:	str	r2, [sp]
   12360:	mov	r2, #1
   12364:	str	ip, [sp, #8]
   12368:	str	r0, [sp, #4]
   1236c:	add	r0, sp, #364	; 0x16c
   12370:	bl	118b4 <__snprintf_chk@plt>
   12374:	add	r0, sp, #364	; 0x16c
   12378:	bl	11740 <__strdup@plt>
   1237c:	cmp	r0, #0
   12380:	beq	12504 <strspn@plt+0xc38>
   12384:	str	r0, [r7, sl]
   12388:	mov	r1, r6
   1238c:	movw	r0, #46884	; 0xb724
   12390:	mov	r2, r5
   12394:	movt	r0, #1
   12398:	bl	17424 <strspn@plt+0x5b58>
   1239c:	cmp	r0, #0
   123a0:	beq	124f0 <strspn@plt+0xc24>
   123a4:	add	r0, sp, #364	; 0x16c
   123a8:	mov	r1, #256	; 0x100
   123ac:	mov	r3, r6
   123b0:	str	r5, [sp]
   123b4:	movw	r2, #46884	; 0xb724
   123b8:	movt	r2, #1
   123bc:	bl	16fdc <strspn@plt+0x5710>
   123c0:	add	r0, sp, #364	; 0x16c
   123c4:	bl	11740 <__strdup@plt>
   123c8:	cmp	r0, #0
   123cc:	beq	12504 <strspn@plt+0xc38>
   123d0:	str	r0, [r9, #4]
   123d4:	b	11df8 <strspn@plt+0x52c>
   123d8:	movw	r1, #47072	; 0xb7e0
   123dc:	add	r0, sp, #364	; 0x16c
   123e0:	movt	r1, #1
   123e4:	bl	114d0 <strcmp@plt>
   123e8:	cmp	r0, #0
   123ec:	beq	12444 <strspn@plt+0xb78>
   123f0:	movw	r1, #47088	; 0xb7f0
   123f4:	add	r0, sp, #364	; 0x16c
   123f8:	movt	r1, #1
   123fc:	bl	114d0 <strcmp@plt>
   12400:	cmp	r0, #0
   12404:	bne	12664 <strspn@plt+0xd98>
   12408:	ldr	r3, [sp, #340]	; 0x154
   1240c:	mov	r1, #3
   12410:	ldr	r2, [sp, #276]	; 0x114
   12414:	str	r1, [r3, r4]
   12418:	b	11eb8 <strspn@plt+0x5ec>
   1241c:	mov	ip, #100	; 0x64
   12420:	b	12334 <strspn@plt+0xa68>
   12424:	ldr	r2, [sp, #72]	; 0x48
   12428:	orr	r3, r3, #4
   1242c:	subs	r1, r2, #2
   12430:	rsbs	r2, r1, #0
   12434:	adcs	r2, r2, r1
   12438:	bfi	r3, r2, #3, #1
   1243c:	strb	r3, [sp, #80]	; 0x50
   12440:	b	11ce0 <strspn@plt+0x414>
   12444:	ldr	r3, [sp, #340]	; 0x154
   12448:	mov	r1, #2
   1244c:	ldr	r2, [sp, #276]	; 0x114
   12450:	str	r1, [r3, r4]
   12454:	b	11eb8 <strspn@plt+0x5ec>
   12458:	movw	r1, #46524	; 0xb5bc
   1245c:	ldr	r0, [r8]
   12460:	movt	r1, #1
   12464:	mov	r2, r7
   12468:	bl	17498 <strspn@plt+0x5bcc>
   1246c:	mov	r6, r0
   12470:	b	120e0 <strspn@plt+0x814>
   12474:	ldr	r0, [r6]
   12478:	movw	r1, #46468	; 0xb584
   1247c:	mov	r2, r7
   12480:	movt	r1, #1
   12484:	bl	17498 <strspn@plt+0x5bcc>
   12488:	mov	r5, r0
   1248c:	b	120c4 <strspn@plt+0x7f8>
   12490:	mov	r1, r7
   12494:	movw	r0, #46736	; 0xb690
   12498:	movt	r0, #1
   1249c:	bl	170c8 <strspn@plt+0x57fc>
   124a0:	str	r0, [sp, #64]	; 0x40
   124a4:	b	12160 <strspn@plt+0x894>
   124a8:	movw	r0, #46688	; 0xb660
   124ac:	mov	r1, r7
   124b0:	movt	r0, #1
   124b4:	bl	170c8 <strspn@plt+0x57fc>
   124b8:	str	r0, [sp, #60]	; 0x3c
   124bc:	b	12140 <strspn@plt+0x874>
   124c0:	movw	r0, #46628	; 0xb624
   124c4:	mov	r1, r7
   124c8:	movt	r0, #1
   124cc:	bl	170c8 <strspn@plt+0x57fc>
   124d0:	str	r0, [sp, #56]	; 0x38
   124d4:	b	12120 <strspn@plt+0x854>
   124d8:	movw	r0, #46580	; 0xb5f4
   124dc:	mov	r1, r7
   124e0:	movt	r0, #1
   124e4:	bl	170c8 <strspn@plt+0x57fc>
   124e8:	str	r0, [sp, #52]	; 0x34
   124ec:	b	12100 <strspn@plt+0x834>
   124f0:	movw	r0, #46936	; 0xb758
   124f4:	movt	r0, #1
   124f8:	bl	11740 <__strdup@plt>
   124fc:	cmp	r0, #0
   12500:	bne	123d0 <strspn@plt+0xb04>
   12504:	bl	118d8 <strspn@plt+0xc>
   12508:	ldr	r6, [sp, #240]	; 0xf0
   1250c:	mov	r1, #4
   12510:	mov	r0, r6
   12514:	bl	114a0 <calloc@plt>
   12518:	cmp	r0, #0
   1251c:	bne	12528 <strspn@plt+0xc5c>
   12520:	cmp	r6, #0
   12524:	bne	12d88 <strspn@plt+0x14bc>
   12528:	mov	r3, r0
   1252c:	str	r0, [sp, #212]	; 0xd4
   12530:	b	11fc4 <strspn@plt+0x6f8>
   12534:	mov	r1, r6
   12538:	mov	r2, r5
   1253c:	movw	r0, #47428	; 0xb944
   12540:	movt	r0, #1
   12544:	bl	170c8 <strspn@plt+0x57fc>
   12548:	ldr	ip, [sp, #36]	; 0x24
   1254c:	mov	r1, #256	; 0x100
   12550:	mov	r2, #1
   12554:	mov	r3, r1
   12558:	str	ip, [sp]
   1255c:	str	r0, [sp, #4]
   12560:	add	r0, sp, #364	; 0x16c
   12564:	bl	118b4 <__snprintf_chk@plt>
   12568:	b	12374 <strspn@plt+0xaa8>
   1256c:	movw	r4, #53660	; 0xd19c
   12570:	movt	r4, #2
   12574:	mov	r0, #0
   12578:	mov	r2, #5
   1257c:	movw	r1, #46132	; 0xb434
   12580:	movt	r1, #1
   12584:	ldr	r6, [r4]
   12588:	mov	r5, r0
   1258c:	bl	1159c <dcgettext@plt>
   12590:	movw	r3, #53640	; 0xd188
   12594:	movt	r3, #2
   12598:	mov	r1, #1
   1259c:	ldr	r3, [r3]
   125a0:	mov	r2, r0
   125a4:	mov	r0, r6
   125a8:	bl	117b8 <__fprintf_chk@plt>
   125ac:	ldr	r1, [fp, r5]
   125b0:	cmp	r1, #0
   125b4:	beq	12608 <strspn@plt+0xd3c>
   125b8:	cmp	r1, #97	; 0x61
   125bc:	beq	12644 <strspn@plt+0xd78>
   125c0:	ldr	r2, [pc, #-1372]	; 1206c <strspn@plt+0x7a0>
   125c4:	b	125d8 <strspn@plt+0xd0c>
   125c8:	add	r2, r2, #16
   125cc:	ldr	r0, [r2, #12]
   125d0:	cmp	r0, r1
   125d4:	beq	1264c <strspn@plt+0xd80>
   125d8:	ldr	r3, [r2, #16]
   125dc:	cmp	r3, #0
   125e0:	bne	125c8 <strspn@plt+0xcfc>
   125e4:	mov	r3, r1
   125e8:	movw	r2, #47412	; 0xb934
   125ec:	ldr	r0, [r4]
   125f0:	movt	r2, #1
   125f4:	mov	r1, #1
   125f8:	bl	117b8 <__fprintf_chk@plt>
   125fc:	add	r5, r5, #4
   12600:	cmp	r5, #60	; 0x3c
   12604:	bne	125ac <strspn@plt+0xce0>
   12608:	mov	r2, #5
   1260c:	movw	r1, #46148	; 0xb444
   12610:	mov	r0, #0
   12614:	movt	r1, #1
   12618:	ldr	r5, [r4]
   1261c:	bl	1159c <dcgettext@plt>
   12620:	mov	r1, #1
   12624:	mov	r2, r0
   12628:	mov	r0, r5
   1262c:	bl	117b8 <__fprintf_chk@plt>
   12630:	ldr	r1, [r4]
   12634:	mov	r0, #10
   12638:	bl	1180c <fputc@plt>
   1263c:	mov	r0, #1
   12640:	bl	116bc <exit@plt>
   12644:	movw	r3, #46096	; 0xb410
   12648:	movt	r3, #1
   1264c:	movw	r2, #47420	; 0xb93c
   12650:	ldr	r0, [r4]
   12654:	movt	r2, #1
   12658:	mov	r1, #1
   1265c:	bl	117b8 <__fprintf_chk@plt>
   12660:	b	125fc <strspn@plt+0xd30>
   12664:	add	r0, sp, #364	; 0x16c
   12668:	movw	r1, #47104	; 0xb800
   1266c:	movt	r1, #1
   12670:	bl	114d0 <strcmp@plt>
   12674:	ldr	r3, [sp, #340]	; 0x154
   12678:	ldr	r2, [sp, #276]	; 0x114
   1267c:	cmp	r0, #0
   12680:	moveq	r1, #4
   12684:	movne	r1, #0
   12688:	str	r1, [r3, r4]
   1268c:	b	11eb8 <strspn@plt+0x5ec>
   12690:	ldr	r6, [sp, #240]	; 0xf0
   12694:	mov	r1, #4
   12698:	mov	r0, r6
   1269c:	bl	114a0 <calloc@plt>
   126a0:	cmp	r0, #0
   126a4:	bne	126b0 <strspn@plt+0xde4>
   126a8:	cmp	r6, #0
   126ac:	bne	12d88 <strspn@plt+0x14bc>
   126b0:	mov	r3, r0
   126b4:	str	r0, [sp, #208]	; 0xd0
   126b8:	b	11f60 <strspn@plt+0x694>
   126bc:	ldr	r6, [sp, #240]	; 0xf0
   126c0:	mov	r1, #4
   126c4:	mov	r0, r6
   126c8:	bl	114a0 <calloc@plt>
   126cc:	cmp	r0, #0
   126d0:	bne	126dc <strspn@plt+0xe10>
   126d4:	cmp	r6, #0
   126d8:	bne	12d88 <strspn@plt+0x14bc>
   126dc:	mov	r6, r0
   126e0:	str	r0, [sp, #348]	; 0x15c
   126e4:	b	11f20 <strspn@plt+0x654>
   126e8:	ldr	r6, [sp, #240]	; 0xf0
   126ec:	mov	r1, #4
   126f0:	mov	r0, r6
   126f4:	bl	114a0 <calloc@plt>
   126f8:	cmp	r0, #0
   126fc:	bne	12708 <strspn@plt+0xe3c>
   12700:	cmp	r6, #0
   12704:	bne	12d88 <strspn@plt+0x14bc>
   12708:	mov	r6, r0
   1270c:	str	r0, [sp, #344]	; 0x158
   12710:	b	11ee0 <strspn@plt+0x614>
   12714:	ldr	r9, [r8]
   12718:	ldr	r1, [sp, #40]	; 0x28
   1271c:	add	r9, r9, #31
   12720:	lsr	r9, r9, #5
   12724:	lsl	r9, r9, #2
   12728:	mov	r0, r9
   1272c:	bl	11578 <__sched_cpucount@plt>
   12730:	ldr	r1, [sp, #44]	; 0x2c
   12734:	cmp	r0, #0
   12738:	movne	r7, r0
   1273c:	moveq	r7, #1
   12740:	mov	r0, r9
   12744:	bl	11578 <__sched_cpucount@plt>
   12748:	mov	r1, r7
   1274c:	bl	1969c <strspn@plt+0x7dd0>
   12750:	ldr	r2, [sp, #244]	; 0xf4
   12754:	mov	r1, r7
   12758:	str	r2, [sp, #48]	; 0x30
   1275c:	cmp	r0, #0
   12760:	movne	sl, r0
   12764:	moveq	sl, #1
   12768:	mov	r0, r2
   1276c:	bl	1969c <strspn@plt+0x7dd0>
   12770:	mov	r1, sl
   12774:	bl	1969c <strspn@plt+0x7dd0>
   12778:	subs	r9, r0, #0
   1277c:	beq	12960 <strspn@plt+0x1094>
   12780:	mov	r1, r9
   12784:	bl	1969c <strspn@plt+0x7dd0>
   12788:	subs	r3, r0, #0
   1278c:	beq	12964 <strspn@plt+0x1098>
   12790:	mov	r1, r3
   12794:	ldr	r0, [sp, #48]	; 0x30
   12798:	str	r3, [sp, #16]
   1279c:	bl	1969c <strspn@plt+0x7dd0>
   127a0:	mov	r1, r7
   127a4:	bl	1969c <strspn@plt+0x7dd0>
   127a8:	mov	r1, sl
   127ac:	bl	1969c <strspn@plt+0x7dd0>
   127b0:	mov	r1, r9
   127b4:	bl	1969c <strspn@plt+0x7dd0>
   127b8:	ldr	r3, [sp, #16]
   127bc:	cmp	r0, #0
   127c0:	moveq	r0, #1
   127c4:	ldr	r2, [sp, #256]	; 0x100
   127c8:	mov	r1, #4
   127cc:	cmp	r2, #0
   127d0:	muleq	r3, r0, r3
   127d4:	muleq	r3, r3, r9
   127d8:	muleq	r3, r3, sl
   127dc:	muleq	r7, r3, r7
   127e0:	streq	r7, [sp, #256]	; 0x100
   127e4:	ldr	r7, [sp, #240]	; 0xf0
   127e8:	mov	r0, r7
   127ec:	bl	114a0 <calloc@plt>
   127f0:	subs	r3, r0, #0
   127f4:	bne	12904 <strspn@plt+0x1038>
   127f8:	cmp	r7, #0
   127fc:	bne	12954 <strspn@plt+0x1088>
   12800:	mov	r1, #4
   12804:	str	r7, [sp, #332]	; 0x14c
   12808:	bl	114a0 <calloc@plt>
   1280c:	mov	r1, #4
   12810:	str	r0, [sp, #320]	; 0x140
   12814:	mov	r0, r7
   12818:	bl	114a0 <calloc@plt>
   1281c:	subs	r9, r0, #0
   12820:	bne	12934 <strspn@plt+0x1068>
   12824:	mov	r9, #0
   12828:	mov	r1, #4
   1282c:	mov	r0, r9
   12830:	str	r9, [sp, #336]	; 0x150
   12834:	bl	114a0 <calloc@plt>
   12838:	str	r0, [sp, #324]	; 0x144
   1283c:	mov	r3, #0
   12840:	ldr	r7, [sp, #240]	; 0xf0
   12844:	mvn	r2, #0
   12848:	b	12858 <strspn@plt+0xf8c>
   1284c:	str	r2, [r0, r3, lsl #2]
   12850:	str	r2, [r9, r3, lsl #2]
   12854:	add	r3, r3, #1
   12858:	cmp	r3, r7
   1285c:	blt	1284c <strspn@plt+0xf80>
   12860:	cmp	r5, #0
   12864:	beq	128b0 <strspn@plt+0xfe4>
   12868:	mov	r0, r7
   1286c:	mov	r1, #4
   12870:	bl	114a0 <calloc@plt>
   12874:	subs	r3, r0, #0
   12878:	bne	12d00 <strspn@plt+0x1434>
   1287c:	cmp	r7, #0
   12880:	bne	12954 <strspn@plt+0x1088>
   12884:	mov	r1, #4
   12888:	str	r7, [sp, #308]	; 0x134
   1288c:	bl	114a0 <calloc@plt>
   12890:	str	r0, [sp, #312]	; 0x138
   12894:	mov	r3, #0
   12898:	mvn	r2, #0
   1289c:	b	128a8 <strspn@plt+0xfdc>
   128a0:	str	r2, [r0, r3, lsl #2]
   128a4:	add	r3, r3, #1
   128a8:	cmp	r7, r3
   128ac:	bgt	128a0 <strspn@plt+0xfd4>
   128b0:	cmp	r6, #0
   128b4:	beq	1216c <strspn@plt+0x8a0>
   128b8:	mov	r0, r7
   128bc:	mov	r1, #4
   128c0:	bl	114a0 <calloc@plt>
   128c4:	subs	r3, r0, #0
   128c8:	bne	12d54 <strspn@plt+0x1488>
   128cc:	cmp	r7, #0
   128d0:	bne	12954 <strspn@plt+0x1088>
   128d4:	mov	r1, #4
   128d8:	str	r7, [sp, #296]	; 0x128
   128dc:	bl	114a0 <calloc@plt>
   128e0:	str	r0, [sp, #300]	; 0x12c
   128e4:	mov	r3, #0
   128e8:	mvn	r2, #0
   128ec:	b	128f8 <strspn@plt+0x102c>
   128f0:	str	r2, [r0, r3, lsl #2]
   128f4:	add	r3, r3, #1
   128f8:	cmp	r7, r3
   128fc:	bgt	128f0 <strspn@plt+0x1024>
   12900:	b	1216c <strspn@plt+0x8a0>
   12904:	mov	r0, r7
   12908:	mov	r1, #4
   1290c:	str	r3, [sp, #332]	; 0x14c
   12910:	bl	114a0 <calloc@plt>
   12914:	subs	r3, r0, #0
   12918:	bne	12970 <strspn@plt+0x10a4>
   1291c:	cmp	r7, #0
   12920:	bne	12954 <strspn@plt+0x1088>
   12924:	mov	r1, #4
   12928:	str	r7, [sp, #320]	; 0x140
   1292c:	bl	114a0 <calloc@plt>
   12930:	mov	r9, r0
   12934:	mov	r0, r7
   12938:	mov	r1, #4
   1293c:	str	r9, [sp, #336]	; 0x150
   12940:	bl	114a0 <calloc@plt>
   12944:	cmp	r0, #0
   12948:	bne	12838 <strspn@plt+0xf6c>
   1294c:	cmp	r7, #0
   12950:	beq	12838 <strspn@plt+0xf6c>
   12954:	mov	r0, r7
   12958:	mov	r1, #4
   1295c:	bl	118ec <strspn@plt+0x20>
   12960:	mov	r9, #1
   12964:	mov	r3, #1
   12968:	mov	r0, r3
   1296c:	b	127c4 <strspn@plt+0xef8>
   12970:	mov	r0, r7
   12974:	mov	r1, #4
   12978:	str	r3, [sp, #320]	; 0x140
   1297c:	bl	114a0 <calloc@plt>
   12980:	subs	r9, r0, #0
   12984:	bne	12934 <strspn@plt+0x1068>
   12988:	cmp	r7, #0
   1298c:	beq	12824 <strspn@plt+0xf58>
   12990:	b	12954 <strspn@plt+0x1088>
   12994:	ldr	r0, [sp, #280]	; 0x118
   12998:	cmp	r0, #0
   1299c:	bne	129dc <strspn@plt+0x1110>
   129a0:	add	r1, sp, #76	; 0x4c
   129a4:	add	r0, sp, #148	; 0x94
   129a8:	bl	155f8 <strspn@plt+0x3d2c>
   129ac:	ldr	r4, [sp, #72]	; 0x48
   129b0:	cmp	r4, #1
   129b4:	beq	12c80 <strspn@plt+0x13b4>
   129b8:	cmp	r4, #2
   129bc:	beq	12b0c <strspn@plt+0x1240>
   129c0:	cmp	r4, #0
   129c4:	movne	r4, #0
   129c8:	bne	11c04 <strspn@plt+0x338>
   129cc:	add	r0, sp, #148	; 0x94
   129d0:	add	r1, sp, #72	; 0x48
   129d4:	bl	134cc <strspn@plt+0x1c00>
   129d8:	b	11c04 <strspn@plt+0x338>
   129dc:	mov	r1, #4
   129e0:	bl	13490 <strspn@plt+0x1bc4>
   129e4:	ldr	r6, [sp, #280]	; 0x118
   129e8:	lsl	r6, r6, #2
   129ec:	str	r0, [sp, #288]	; 0x120
   129f0:	mov	r0, r6
   129f4:	bl	1165c <malloc@plt>
   129f8:	rsbs	r4, r0, #1
   129fc:	movcc	r4, #0
   12a00:	cmp	r6, #0
   12a04:	moveq	r4, #0
   12a08:	cmp	r4, #0
   12a0c:	bne	12cd4 <strspn@plt+0x1408>
   12a10:	cmp	r5, #0
   12a14:	str	r0, [sp, #284]	; 0x11c
   12a18:	beq	12acc <strspn@plt+0x1200>
   12a1c:	mov	r0, r5
   12a20:	bl	114dc <rewinddir@plt>
   12a24:	mov	r0, r5
   12a28:	bl	11830 <readdir64@plt>
   12a2c:	subs	r6, r0, #0
   12a30:	beq	12aac <strspn@plt+0x11e0>
   12a34:	ldr	r3, [sp, #280]	; 0x118
   12a38:	cmp	r4, r3
   12a3c:	bge	12aac <strspn@plt+0x11e0>
   12a40:	ldrb	r3, [r6, #18]
   12a44:	tst	r3, #251	; 0xfb
   12a48:	bne	12a24 <strspn@plt+0x1158>
   12a4c:	movw	r1, #47328	; 0xb8e0
   12a50:	add	r0, r6, #19
   12a54:	movt	r1, #1
   12a58:	mov	r2, #4
   12a5c:	bl	11884 <strncmp@plt>
   12a60:	subs	r7, r0, #0
   12a64:	bne	12a24 <strspn@plt+0x1158>
   12a68:	add	r6, r6, #23
   12a6c:	mov	r0, r6
   12a70:	bl	17a04 <strspn@plt+0x6138>
   12a74:	cmp	r0, #0
   12a78:	beq	12a24 <strspn@plt+0x1158>
   12a7c:	mov	r0, r7
   12a80:	mov	r2, #5
   12a84:	movw	r1, #47336	; 0xb8e8
   12a88:	movt	r1, #1
   12a8c:	ldr	r7, [sp, #284]	; 0x11c
   12a90:	bl	1159c <dcgettext@plt>
   12a94:	mov	r1, r0
   12a98:	mov	r0, r6
   12a9c:	bl	17e20 <strspn@plt+0x6554>
   12aa0:	str	r0, [r7, r4, lsl #2]
   12aa4:	add	r4, r4, #1
   12aa8:	b	12a24 <strspn@plt+0x1158>
   12aac:	mov	r0, r5
   12ab0:	bl	118a8 <closedir@plt>
   12ab4:	movw	r3, #11992	; 0x2ed8
   12ab8:	ldr	r0, [sp, #284]	; 0x11c
   12abc:	movt	r3, #1
   12ac0:	ldr	r1, [sp, #280]	; 0x118
   12ac4:	mov	r2, #4
   12ac8:	bl	11854 <qsort@plt>
   12acc:	mov	r4, #0
   12ad0:	b	12afc <strspn@plt+0x1230>
   12ad4:	ldr	r3, [sp, #284]	; 0x11c
   12ad8:	movw	r1, #47372	; 0xb90c
   12adc:	ldr	ip, [sp, #20]
   12ae0:	movt	r1, #1
   12ae4:	ldr	r5, [sp, #288]	; 0x120
   12ae8:	ldr	r2, [r3, r4, lsl #2]
   12aec:	ldr	r0, [ip]
   12af0:	bl	17498 <strspn@plt+0x5bcc>
   12af4:	str	r0, [r5, r4, lsl #2]
   12af8:	add	r4, r4, #1
   12afc:	ldr	r3, [sp, #280]	; 0x118
   12b00:	cmp	r4, r3
   12b04:	blt	12ad4 <strspn@plt+0x1208>
   12b08:	b	129a0 <strspn@plt+0x10d4>
   12b0c:	cmp	sl, #0
   12b10:	bne	12c64 <strspn@plt+0x1398>
   12b14:	ldr	r3, [sp, #288]	; 0x120
   12b18:	str	sl, [sp, #96]	; 0x60
   12b1c:	cmp	r3, #0
   12b20:	movne	r3, #3
   12b24:	strne	r3, [sp, #100]	; 0x64
   12b28:	ldr	r3, [sp, #296]	; 0x128
   12b2c:	movne	sl, r4
   12b30:	moveq	sl, #1
   12b34:	cmp	r3, #0
   12b38:	addne	r1, sp, #624	; 0x270
   12b3c:	addne	r3, r1, sl, lsl #2
   12b40:	movne	r2, #5
   12b44:	addne	sl, sl, #1
   12b48:	strne	r2, [r3, #-528]	; 0xfffffdf0
   12b4c:	ldr	r3, [sp, #308]	; 0x134
   12b50:	cmp	r3, #0
   12b54:	addne	ip, sp, #624	; 0x270
   12b58:	addne	r3, ip, sl, lsl #2
   12b5c:	movne	r2, #4
   12b60:	addne	sl, sl, #1
   12b64:	strne	r2, [r3, #-528]	; 0xfffffdf0
   12b68:	ldr	r3, [sp, #320]	; 0x140
   12b6c:	cmp	r3, #0
   12b70:	addne	r1, sp, #624	; 0x270
   12b74:	addne	r3, r1, sl, lsl #2
   12b78:	movne	r2, #2
   12b7c:	addne	sl, sl, #1
   12b80:	strne	r2, [r3, #-528]	; 0xfffffdf0
   12b84:	ldr	r3, [sp, #332]	; 0x14c
   12b88:	cmp	r3, #0
   12b8c:	addne	ip, sp, #624	; 0x270
   12b90:	addne	r3, ip, sl, lsl #2
   12b94:	movne	r2, #1
   12b98:	addne	sl, sl, r2
   12b9c:	strne	r2, [r3, #-528]	; 0xfffffdf0
   12ba0:	ldr	r3, [sp, #264]	; 0x108
   12ba4:	cmp	r3, #0
   12ba8:	addne	r1, sp, #624	; 0x270
   12bac:	addne	r3, r1, sl, lsl #2
   12bb0:	movne	r2, #6
   12bb4:	addne	sl, sl, #1
   12bb8:	strne	r2, [r3, #-528]	; 0xfffffdf0
   12bbc:	ldr	r3, [sp, #252]	; 0xfc
   12bc0:	cmp	r3, #0
   12bc4:	addne	ip, sp, #624	; 0x270
   12bc8:	addne	r3, ip, sl, lsl #2
   12bcc:	movne	r2, #10
   12bd0:	addne	sl, sl, #1
   12bd4:	strne	r2, [r3, #-528]	; 0xfffffdf0
   12bd8:	ldr	r3, [sp, #348]	; 0x15c
   12bdc:	cmp	r3, #0
   12be0:	addne	r1, sp, #624	; 0x270
   12be4:	addne	r3, r1, sl, lsl #2
   12be8:	movne	r2, #9
   12bec:	addne	sl, sl, #1
   12bf0:	strne	r2, [r3, #-528]	; 0xfffffdf0
   12bf4:	ldr	r3, [sp, #340]	; 0x154
   12bf8:	cmp	r3, #0
   12bfc:	addne	ip, sp, #624	; 0x270
   12c00:	addne	r3, ip, sl, lsl #2
   12c04:	movne	r2, #7
   12c08:	addne	sl, sl, #1
   12c0c:	strne	r2, [r3, #-528]	; 0xfffffdf0
   12c10:	ldr	r3, [sp, #344]	; 0x158
   12c14:	cmp	r3, #0
   12c18:	addne	r1, sp, #624	; 0x270
   12c1c:	addne	r3, r1, sl, lsl #2
   12c20:	movne	r2, #8
   12c24:	addne	sl, sl, #1
   12c28:	strne	r2, [r3, #-528]	; 0xfffffdf0
   12c2c:	ldr	r3, [sp, #208]	; 0xd0
   12c30:	cmp	r3, #0
   12c34:	addne	ip, sp, #624	; 0x270
   12c38:	addne	r3, ip, sl, lsl #2
   12c3c:	movne	r2, #11
   12c40:	addne	sl, sl, #1
   12c44:	strne	r2, [r3, #-528]	; 0xfffffdf0
   12c48:	ldr	r3, [sp, #212]	; 0xd4
   12c4c:	cmp	r3, #0
   12c50:	addne	r1, sp, #624	; 0x270
   12c54:	addne	r3, r1, sl, lsl #2
   12c58:	addne	sl, sl, #1
   12c5c:	movne	r2, #12
   12c60:	strne	r2, [r3, #-528]	; 0xfffffdf0
   12c64:	add	r0, sp, #148	; 0x94
   12c68:	mov	r2, sl
   12c6c:	add	r3, sp, #72	; 0x48
   12c70:	add	r1, sp, #96	; 0x60
   12c74:	bl	14df8 <strspn@plt+0x352c>
   12c78:	mov	r4, #0
   12c7c:	b	11c04 <strspn@plt+0x338>
   12c80:	cmp	sl, #0
   12c84:	bne	12cb8 <strspn@plt+0x13ec>
   12c88:	ldrb	r3, [sp, #80]	; 0x50
   12c8c:	mov	r2, #2
   12c90:	str	sl, [sp, #96]	; 0x60
   12c94:	mov	sl, #5
   12c98:	orr	r3, r3, r2
   12c9c:	str	r2, [sp, #104]	; 0x68
   12ca0:	strb	r3, [sp, #80]	; 0x50
   12ca4:	mov	r2, #3
   12ca8:	mov	r3, #6
   12cac:	str	r4, [sp, #100]	; 0x64
   12cb0:	str	r2, [sp, #108]	; 0x6c
   12cb4:	str	r3, [sp, #112]	; 0x70
   12cb8:	add	r0, sp, #148	; 0x94
   12cbc:	mov	r2, sl
   12cc0:	add	r3, sp, #72	; 0x48
   12cc4:	add	r1, sp, #96	; 0x60
   12cc8:	bl	150e8 <strspn@plt+0x381c>
   12ccc:	mov	r4, #0
   12cd0:	b	11c04 <strspn@plt+0x338>
   12cd4:	movw	r1, #43844	; 0xab44
   12cd8:	mov	r2, r6
   12cdc:	mov	r0, #1
   12ce0:	movt	r1, #1
   12ce4:	bl	115d8 <err@plt>
   12ce8:	ldr	r0, [sp, #280]	; 0x118
   12cec:	cmp	r0, #0
   12cf0:	bne	129dc <strspn@plt+0x1110>
   12cf4:	mov	r0, r5
   12cf8:	bl	118a8 <closedir@plt>
   12cfc:	b	129a0 <strspn@plt+0x10d4>
   12d00:	mov	r0, r7
   12d04:	mov	r1, #4
   12d08:	str	r3, [sp, #308]	; 0x134
   12d0c:	bl	114a0 <calloc@plt>
   12d10:	cmp	r0, #0
   12d14:	bne	12890 <strspn@plt+0xfc4>
   12d18:	cmp	r7, #0
   12d1c:	beq	12890 <strspn@plt+0xfc4>
   12d20:	b	12954 <strspn@plt+0x1088>
   12d24:	mov	r4, #1
   12d28:	b	11c04 <strspn@plt+0x338>
   12d2c:	ldr	r5, [sp, #240]	; 0xf0
   12d30:	mov	r1, #4
   12d34:	mov	r0, r5
   12d38:	bl	114a0 <calloc@plt>
   12d3c:	cmp	r0, #0
   12d40:	bne	12d4c <strspn@plt+0x1480>
   12d44:	cmp	r5, #0
   12d48:	bne	12d78 <strspn@plt+0x14ac>
   12d4c:	str	r0, [sp, #340]	; 0x154
   12d50:	b	11e78 <strspn@plt+0x5ac>
   12d54:	mov	r0, r7
   12d58:	mov	r1, #4
   12d5c:	str	r3, [sp, #296]	; 0x128
   12d60:	bl	114a0 <calloc@plt>
   12d64:	cmp	r0, #0
   12d68:	bne	128e0 <strspn@plt+0x1014>
   12d6c:	cmp	r7, #0
   12d70:	beq	128e0 <strspn@plt+0x1014>
   12d74:	b	12954 <strspn@plt+0x1088>
   12d78:	mov	r0, r5
   12d7c:	mov	r1, #4
   12d80:	bl	118ec <strspn@plt+0x20>
   12d84:	bl	115a8 <__stack_chk_fail@plt>
   12d88:	mov	r0, r6
   12d8c:	mov	r1, #4
   12d90:	bl	118ec <strspn@plt+0x20>
   12d94:	movw	r3, #53660	; 0xd19c
   12d98:	movt	r3, #2
   12d9c:	ldr	r0, [r3]
   12da0:	bl	12f78 <strspn@plt+0x16ac>
   12da4:	mov	fp, #0
   12da8:	mov	lr, #0
   12dac:	pop	{r1}		; (ldr r1, [sp], #4)
   12db0:	mov	r2, sp
   12db4:	push	{r2}		; (str r2, [sp, #-4]!)
   12db8:	push	{r0}		; (str r0, [sp, #-4]!)
   12dbc:	ldr	ip, [pc, #16]	; 12dd4 <strspn@plt+0x1508>
   12dc0:	push	{ip}		; (str ip, [sp, #-4]!)
   12dc4:	ldr	r0, [pc, #12]	; 12dd8 <strspn@plt+0x150c>
   12dc8:	ldr	r3, [pc, #12]	; 12ddc <strspn@plt+0x1510>
   12dcc:	bl	11668 <__libc_start_main@plt>
   12dd0:	bl	11890 <abort@plt>
   12dd4:	andeq	sl, r1, ip, asr #9
   12dd8:	andeq	r1, r1, r4, lsl #18
   12ddc:	andeq	sl, r1, r8, ror #8
   12de0:	ldr	r3, [pc, #20]	; 12dfc <strspn@plt+0x1530>
   12de4:	ldr	r2, [pc, #20]	; 12e00 <strspn@plt+0x1534>
   12de8:	add	r3, pc, r3
   12dec:	ldr	r2, [r3, r2]
   12df0:	cmp	r2, #0
   12df4:	bxeq	lr
   12df8:	b	11698 <__gmon_start__@plt>
   12dfc:	andeq	sl, r1, r0, lsl r2
   12e00:	andeq	r0, r0, r8, ror r1
   12e04:	push	{r3, lr}
   12e08:	movw	r0, #53636	; 0xd184
   12e0c:	ldr	r3, [pc, #36]	; 12e38 <strspn@plt+0x156c>
   12e10:	movt	r0, #2
   12e14:	rsb	r3, r0, r3
   12e18:	cmp	r3, #6
   12e1c:	popls	{r3, pc}
   12e20:	movw	r3, #0
   12e24:	movt	r3, #0
   12e28:	cmp	r3, #0
   12e2c:	popeq	{r3, pc}
   12e30:	blx	r3
   12e34:	pop	{r3, pc}
   12e38:	andeq	sp, r2, r7, lsl #3
   12e3c:	push	{r3, lr}
   12e40:	movw	r0, #53636	; 0xd184
   12e44:	movw	r3, #53636	; 0xd184
   12e48:	movt	r0, #2
   12e4c:	movt	r3, #2
   12e50:	rsb	r3, r0, r3
   12e54:	asr	r3, r3, #2
   12e58:	add	r3, r3, r3, lsr #31
   12e5c:	asrs	r1, r3, #1
   12e60:	popeq	{r3, pc}
   12e64:	movw	r2, #0
   12e68:	movt	r2, #0
   12e6c:	cmp	r2, #0
   12e70:	popeq	{r3, pc}
   12e74:	blx	r2
   12e78:	pop	{r3, pc}
   12e7c:	push	{r4, lr}
   12e80:	movw	r4, #53676	; 0xd1ac
   12e84:	movt	r4, #2
   12e88:	ldrb	r3, [r4]
   12e8c:	cmp	r3, #0
   12e90:	popne	{r4, pc}
   12e94:	bl	12e04 <strspn@plt+0x1538>
   12e98:	mov	r3, #1
   12e9c:	strb	r3, [r4]
   12ea0:	pop	{r4, pc}
   12ea4:	movw	r0, #52988	; 0xcefc
   12ea8:	movt	r0, #2
   12eac:	push	{r3, lr}
   12eb0:	ldr	r3, [r0]
   12eb4:	cmp	r3, #0
   12eb8:	beq	12ed0 <strspn@plt+0x1604>
   12ebc:	movw	r3, #0
   12ec0:	movt	r3, #0
   12ec4:	cmp	r3, #0
   12ec8:	beq	12ed0 <strspn@plt+0x1604>
   12ecc:	blx	r3
   12ed0:	pop	{r3, lr}
   12ed4:	b	12e3c <strspn@plt+0x1570>
   12ed8:	ldr	r3, [r0]
   12edc:	ldr	r0, [r1]
   12ee0:	rsb	r0, r0, r3
   12ee4:	bx	lr
   12ee8:	ldr	r3, [r0]
   12eec:	ldr	r0, [r1]
   12ef0:	mov	r1, r3
   12ef4:	b	114d0 <strcmp@plt>
   12ef8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   12efc:	mov	r4, #0
   12f00:	movw	r8, #42252	; 0xa50c
   12f04:	movt	r8, #1
   12f08:	mov	r9, r0
   12f0c:	mov	r7, r1
   12f10:	mov	r6, r4
   12f14:	ldr	r5, [r8, r4]
   12f18:	mov	r0, r9
   12f1c:	mov	r2, r7
   12f20:	add	r4, r4, #12
   12f24:	mov	r1, r5
   12f28:	bl	11710 <strncasecmp@plt>
   12f2c:	cmp	r0, #0
   12f30:	bne	12f40 <strspn@plt+0x1674>
   12f34:	ldrsb	r3, [r5, r7]
   12f38:	cmp	r3, #0
   12f3c:	beq	12f70 <strspn@plt+0x16a4>
   12f40:	cmp	r4, #156	; 0x9c
   12f44:	add	r6, r6, #1
   12f48:	bne	12f14 <strspn@plt+0x1648>
   12f4c:	mov	r2, #5
   12f50:	movw	r1, #42904	; 0xa798
   12f54:	mov	r0, #0
   12f58:	movt	r1, #1
   12f5c:	bl	1159c <dcgettext@plt>
   12f60:	mov	r1, r9
   12f64:	bl	116f8 <warnx@plt>
   12f68:	mvn	r0, #0
   12f6c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12f70:	mov	r0, r6
   12f74:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12f78:	push	{r4, r5, r6, r7, lr}
   12f7c:	mov	r2, #5
   12f80:	sub	sp, sp, #12
   12f84:	mov	r5, r0
   12f88:	movw	r1, #42924	; 0xa7ac
   12f8c:	mov	r0, #0
   12f90:	movt	r1, #1
   12f94:	movw	r7, #42252	; 0xa50c
   12f98:	bl	1159c <dcgettext@plt>
   12f9c:	mov	r1, r5
   12fa0:	bl	11878 <fputs@plt>
   12fa4:	mov	r2, #5
   12fa8:	movw	r1, #42936	; 0xa7b8
   12fac:	mov	r0, #0
   12fb0:	movt	r1, #1
   12fb4:	movt	r7, #1
   12fb8:	bl	1159c <dcgettext@plt>
   12fbc:	movw	r3, #53640	; 0xd188
   12fc0:	movt	r3, #2
   12fc4:	mov	r1, #1
   12fc8:	ldr	r3, [r3]
   12fcc:	mov	r2, r0
   12fd0:	mov	r0, r5
   12fd4:	bl	117b8 <__fprintf_chk@plt>
   12fd8:	mov	r2, #5
   12fdc:	movw	r1, #43092	; 0xa854
   12fe0:	mov	r0, #0
   12fe4:	movt	r1, #1
   12fe8:	bl	1159c <dcgettext@plt>
   12fec:	mov	r1, r5
   12ff0:	bl	11878 <fputs@plt>
   12ff4:	mov	r2, #5
   12ff8:	movw	r1, #42952	; 0xa7c8
   12ffc:	mov	r0, #0
   13000:	movt	r1, #1
   13004:	bl	1159c <dcgettext@plt>
   13008:	mov	r1, r5
   1300c:	bl	11878 <fputs@plt>
   13010:	mov	r2, #5
   13014:	mov	r0, #0
   13018:	movw	r1, #43004	; 0xa7fc
   1301c:	movt	r1, #1
   13020:	mov	r4, r0
   13024:	bl	1159c <dcgettext@plt>
   13028:	mov	r1, r5
   1302c:	bl	11878 <fputs@plt>
   13030:	mov	r2, #5
   13034:	movw	r1, #43016	; 0xa808
   13038:	mov	r0, r4
   1303c:	movt	r1, #1
   13040:	bl	1159c <dcgettext@plt>
   13044:	mov	r1, r5
   13048:	bl	11878 <fputs@plt>
   1304c:	mov	r2, #5
   13050:	movw	r1, #43096	; 0xa858
   13054:	mov	r0, r4
   13058:	movt	r1, #1
   1305c:	bl	1159c <dcgettext@plt>
   13060:	mov	r1, r5
   13064:	bl	11878 <fputs@plt>
   13068:	mov	r2, #5
   1306c:	movw	r1, #43164	; 0xa89c
   13070:	mov	r0, r4
   13074:	movt	r1, #1
   13078:	bl	1159c <dcgettext@plt>
   1307c:	mov	r1, r5
   13080:	bl	11878 <fputs@plt>
   13084:	mov	r2, #5
   13088:	movw	r1, #43216	; 0xa8d0
   1308c:	mov	r0, r4
   13090:	movt	r1, #1
   13094:	bl	1159c <dcgettext@plt>
   13098:	mov	r1, r5
   1309c:	bl	11878 <fputs@plt>
   130a0:	mov	r2, #5
   130a4:	movw	r1, #43280	; 0xa910
   130a8:	mov	r0, r4
   130ac:	movt	r1, #1
   130b0:	bl	1159c <dcgettext@plt>
   130b4:	mov	r1, r5
   130b8:	bl	11878 <fputs@plt>
   130bc:	mov	r2, #5
   130c0:	movw	r1, #43336	; 0xa948
   130c4:	mov	r0, r4
   130c8:	movt	r1, #1
   130cc:	bl	1159c <dcgettext@plt>
   130d0:	mov	r1, r5
   130d4:	bl	11878 <fputs@plt>
   130d8:	mov	r2, #5
   130dc:	movw	r1, #43404	; 0xa98c
   130e0:	mov	r0, r4
   130e4:	movt	r1, #1
   130e8:	bl	1159c <dcgettext@plt>
   130ec:	mov	r1, r5
   130f0:	bl	11878 <fputs@plt>
   130f4:	mov	r2, #5
   130f8:	movw	r1, #43480	; 0xa9d8
   130fc:	mov	r0, r4
   13100:	movt	r1, #1
   13104:	bl	1159c <dcgettext@plt>
   13108:	mov	r1, r5
   1310c:	bl	11878 <fputs@plt>
   13110:	mov	r2, #5
   13114:	movw	r1, #43092	; 0xa854
   13118:	mov	r0, r4
   1311c:	movt	r1, #1
   13120:	bl	1159c <dcgettext@plt>
   13124:	mov	r1, r5
   13128:	bl	11878 <fputs@plt>
   1312c:	mov	r2, #5
   13130:	movw	r1, #43544	; 0xaa18
   13134:	mov	r0, r4
   13138:	movt	r1, #1
   1313c:	bl	1159c <dcgettext@plt>
   13140:	mov	r1, r5
   13144:	bl	11878 <fputs@plt>
   13148:	mov	r2, #5
   1314c:	movw	r1, #43588	; 0xaa44
   13150:	mov	r0, r4
   13154:	movt	r1, #1
   13158:	bl	1159c <dcgettext@plt>
   1315c:	mov	r1, r5
   13160:	bl	11878 <fputs@plt>
   13164:	mov	r2, #5
   13168:	movw	r1, #43644	; 0xaa7c
   1316c:	mov	r0, r4
   13170:	movt	r1, #1
   13174:	bl	1159c <dcgettext@plt>
   13178:	mov	r1, #1
   1317c:	mov	r2, r0
   13180:	mov	r0, r5
   13184:	bl	117b8 <__fprintf_chk@plt>
   13188:	mov	ip, r7
   1318c:	mov	r2, #5
   13190:	ldr	r6, [ip, r4]!
   13194:	mov	r0, #0
   13198:	add	r4, r4, #12
   1319c:	ldr	r1, [ip, #4]
   131a0:	bl	1159c <dcgettext@plt>
   131a4:	mov	r3, r6
   131a8:	movw	r2, #43668	; 0xaa94
   131ac:	mov	r1, #1
   131b0:	movt	r2, #1
   131b4:	str	r0, [sp]
   131b8:	mov	r0, r5
   131bc:	bl	117b8 <__fprintf_chk@plt>
   131c0:	cmp	r4, #156	; 0x9c
   131c4:	bne	13188 <strspn@plt+0x18bc>
   131c8:	mov	r2, #5
   131cc:	movw	r1, #43680	; 0xaaa0
   131d0:	mov	r0, #0
   131d4:	movt	r1, #1
   131d8:	bl	1159c <dcgettext@plt>
   131dc:	movw	r3, #43708	; 0xaabc
   131e0:	mov	r1, #1
   131e4:	movt	r3, #1
   131e8:	mov	r2, r0
   131ec:	mov	r0, r5
   131f0:	bl	117b8 <__fprintf_chk@plt>
   131f4:	movw	r3, #53660	; 0xd19c
   131f8:	movt	r3, #2
   131fc:	ldr	r0, [r3]
   13200:	subs	r3, r5, r0
   13204:	rsbs	r0, r3, #0
   13208:	adcs	r0, r0, r3
   1320c:	bl	116bc <exit@plt>
   13210:	push	{r1, r2, r3}
   13214:	mov	r1, #1
   13218:	push	{r4, lr}
   1321c:	movw	r4, #53648	; 0xd190
   13220:	movt	r4, #2
   13224:	sub	sp, sp, #12
   13228:	add	ip, sp, #24
   1322c:	ldr	lr, [r4]
   13230:	ldr	r2, [sp, #20]
   13234:	mov	r3, ip
   13238:	str	ip, [sp]
   1323c:	str	lr, [sp, #4]
   13240:	bl	11734 <__vasprintf_chk@plt>
   13244:	cmp	r0, #0
   13248:	blt	13270 <strspn@plt+0x19a4>
   1324c:	ldr	r2, [sp, #4]
   13250:	ldr	r3, [r4]
   13254:	cmp	r2, r3
   13258:	bne	1326c <strspn@plt+0x19a0>
   1325c:	add	sp, sp, #12
   13260:	pop	{r4, lr}
   13264:	add	sp, sp, #12
   13268:	bx	lr
   1326c:	bl	115a8 <__stack_chk_fail@plt>
   13270:	movw	r1, #43720	; 0xaac8
   13274:	mov	r0, #1
   13278:	movt	r1, #1
   1327c:	bl	115d8 <err@plt>
   13280:	movw	r3, #53680	; 0xd1b0
   13284:	movt	r3, #2
   13288:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1328c:	subs	sl, r0, #0
   13290:	ldr	r8, [r3]
   13294:	mov	r9, r1
   13298:	mov	r7, r2
   1329c:	add	r8, r8, #31
   132a0:	lsr	r8, r8, #5
   132a4:	lsl	r8, r8, #2
   132a8:	beq	13310 <strspn@plt+0x1a44>
   132ac:	ldr	r6, [r1]
   132b0:	cmp	r6, #0
   132b4:	ble	132f8 <strspn@plt+0x1a2c>
   132b8:	sub	r5, sl, #4
   132bc:	mov	r4, #0
   132c0:	b	132cc <strspn@plt+0x1a00>
   132c4:	cmp	r4, r6
   132c8:	beq	132fc <strspn@plt+0x1a30>
   132cc:	mov	r0, r7
   132d0:	ldr	r1, [r5, #4]!
   132d4:	mov	r2, r8
   132d8:	add	r4, r4, #1
   132dc:	bl	11584 <memcmp@plt>
   132e0:	cmp	r0, #0
   132e4:	bne	132c4 <strspn@plt+0x19f8>
   132e8:	mov	r0, r7
   132ec:	bl	1174c <__sched_cpufree@plt>
   132f0:	mov	r0, #1
   132f4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   132f8:	bne	132e8 <strspn@plt+0x1a1c>
   132fc:	str	r7, [sl, r6, lsl #2]
   13300:	mov	r0, #0
   13304:	add	r6, r6, #1
   13308:	str	r6, [r9]
   1330c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13310:	mvn	r0, #0
   13314:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13318:	push	{r4, r5, r6, r7, r8, r9, lr}
   1331c:	movw	r9, #53648	; 0xd190
   13320:	movt	r9, #2
   13324:	sub	sp, sp, #36	; 0x24
   13328:	mov	r7, r0
   1332c:	mov	r8, r1
   13330:	ldr	r3, [r9]
   13334:	movw	r0, #47368	; 0xb908
   13338:	movw	r2, #43744	; 0xaae0
   1333c:	movt	r0, #1
   13340:	movt	r2, #1
   13344:	mov	r1, #0
   13348:	str	r3, [sp, #28]
   1334c:	bl	16f78 <strspn@plt+0x56ac>
   13350:	subs	r4, r0, #0
   13354:	beq	133d0 <strspn@plt+0x1b04>
   13358:	add	r6, sp, #20
   1335c:	add	r5, sp, #24
   13360:	str	r6, [sp]
   13364:	movw	r1, #43768	; 0xaaf8
   13368:	str	r5, [sp, #4]
   1336c:	movt	r1, #1
   13370:	mov	r0, r4
   13374:	add	r2, sp, #12
   13378:	add	r3, sp, #16
   1337c:	bl	11770 <fscanf@plt>
   13380:	cmp	r0, #4
   13384:	bne	133a8 <strspn@plt+0x1adc>
   13388:	ldr	r3, [sp, #20]
   1338c:	cmp	r3, r7
   13390:	bne	13360 <strspn@plt+0x1a94>
   13394:	ldr	r3, [sp, #24]
   13398:	cmp	r3, r8
   1339c:	bne	13360 <strspn@plt+0x1a94>
   133a0:	mov	r5, #1
   133a4:	b	133ac <strspn@plt+0x1ae0>
   133a8:	mov	r5, #0
   133ac:	mov	r0, r4
   133b0:	bl	117d0 <fclose@plt>
   133b4:	mov	r0, r5
   133b8:	ldr	r2, [sp, #28]
   133bc:	ldr	r3, [r9]
   133c0:	cmp	r2, r3
   133c4:	bne	133d8 <strspn@plt+0x1b0c>
   133c8:	add	sp, sp, #36	; 0x24
   133cc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   133d0:	mov	r0, r4
   133d4:	b	133b8 <strspn@plt+0x1aec>
   133d8:	bl	115a8 <__stack_chk_fail@plt>
   133dc:	push	{r4, r5, fp, lr}
   133e0:	add	fp, sp, #12
   133e4:	sub	sp, sp, #8
   133e8:	movw	r3, #53680	; 0xd1b0
   133ec:	movt	r3, #2
   133f0:	movw	r4, #53648	; 0xd190
   133f4:	movt	r4, #2
   133f8:	ldr	ip, [r3]
   133fc:	cmp	r2, #0
   13400:	mov	r2, r1
   13404:	ldr	lr, [r4]
   13408:	add	r3, ip, #31
   1340c:	mov	r5, r0
   13410:	rsb	ip, ip, ip, lsl #3
   13414:	add	r1, ip, #7
   13418:	lsr	r3, r3, #5
   1341c:	bic	r1, r1, #7
   13420:	str	lr, [fp, #-16]
   13424:	sub	sp, sp, r1
   13428:	lsl	r3, r3, #2
   1342c:	mov	r1, ip
   13430:	mov	r0, sp
   13434:	bne	1346c <strspn@plt+0x1ba0>
   13438:	bl	18fd8 <strspn@plt+0x770c>
   1343c:	movw	r1, #43808	; 0xab20
   13440:	mov	r2, r5
   13444:	movt	r1, #1
   13448:	mov	r3, r0
   1344c:	mov	r0, #1
   13450:	bl	11788 <__printf_chk@plt>
   13454:	ldr	r2, [fp, #-16]
   13458:	ldr	r3, [r4]
   1345c:	cmp	r2, r3
   13460:	bne	1348c <strspn@plt+0x1bc0>
   13464:	sub	sp, fp, #12
   13468:	pop	{r4, r5, fp, pc}
   1346c:	bl	19194 <strspn@plt+0x78c8>
   13470:	mov	r2, r5
   13474:	movw	r1, #43796	; 0xab14
   13478:	movt	r1, #1
   1347c:	mov	r3, r0
   13480:	mov	r0, #1
   13484:	bl	11788 <__printf_chk@plt>
   13488:	b	13454 <strspn@plt+0x1b88>
   1348c:	bl	115a8 <__stack_chk_fail@plt>
   13490:	push	{r3, r4, r5, lr}
   13494:	mov	r4, r1
   13498:	mov	r5, r0
   1349c:	bl	114a0 <calloc@plt>
   134a0:	rsbs	r3, r0, #1
   134a4:	movcc	r3, #0
   134a8:	cmp	r4, #0
   134ac:	moveq	r3, #0
   134b0:	cmp	r3, #0
   134b4:	popeq	{r3, r4, r5, pc}
   134b8:	cmp	r5, #0
   134bc:	popeq	{r3, r4, r5, pc}
   134c0:	mov	r0, r5
   134c4:	mov	r1, r4
   134c8:	bl	118ec <strspn@plt+0x20>
   134cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   134d0:	vpush	{d8}
   134d4:	movw	ip, #53648	; 0xd190
   134d8:	sub	sp, sp, #8704	; 0x2200
   134dc:	movt	ip, #2
   134e0:	sub	sp, sp, #60	; 0x3c
   134e4:	movw	r6, #53680	; 0xd1b0
   134e8:	ldr	r3, [ip]
   134ec:	movt	r6, #2
   134f0:	str	ip, [sp, #20]
   134f4:	add	ip, sp, #8192	; 0x2000
   134f8:	mov	r7, r0
   134fc:	mov	r2, #5
   13500:	mov	r5, r1
   13504:	mov	r0, #0
   13508:	movw	r1, #43872	; 0xab60
   1350c:	movt	r1, #1
   13510:	str	r3, [ip, #564]	; 0x234
   13514:	ldr	r8, [r6]
   13518:	bl	1159c <dcgettext@plt>
   1351c:	ldr	r3, [r7]
   13520:	movw	r1, #43808	; 0xab20
   13524:	movt	r1, #1
   13528:	mov	r2, r0
   1352c:	mov	r0, #1
   13530:	bl	11788 <__printf_chk@plt>
   13534:	ldr	r3, [r7, #88]	; 0x58
   13538:	cmp	r3, #0
   1353c:	beq	135a8 <strspn@plt+0x1cdc>
   13540:	tst	r3, #2
   13544:	addne	r4, sp, #564	; 0x234
   13548:	addeq	r4, sp, #564	; 0x234
   1354c:	movwne	r2, #43888	; 0xab70
   13550:	movtne	r2, #1
   13554:	movne	r9, r4
   13558:	addne	lr, sp, #572	; 0x23c
   1355c:	ldmne	r2, {r0, r1, r2}
   13560:	moveq	lr, r4
   13564:	stmiane	r9!, {r0, r1}
   13568:	strbne	r2, [r9]
   1356c:	tst	r3, #4
   13570:	bne	1433c <strspn@plt+0x2a70>
   13574:	mov	r3, #0
   13578:	mov	r2, #5
   1357c:	mov	r0, r3
   13580:	strb	r3, [lr, #-2]
   13584:	movw	r1, #43912	; 0xab88
   13588:	movt	r1, #1
   1358c:	bl	1159c <dcgettext@plt>
   13590:	movw	r1, #43808	; 0xab20
   13594:	mov	r3, r4
   13598:	movt	r1, #1
   1359c:	mov	r2, r0
   135a0:	mov	r0, #1
   135a4:	bl	11788 <__printf_chk@plt>
   135a8:	mov	r2, #5
   135ac:	movw	r1, #43928	; 0xab98
   135b0:	mov	r0, #0
   135b4:	movt	r1, #1
   135b8:	bl	1159c <dcgettext@plt>
   135bc:	movw	r1, #43808	; 0xab20
   135c0:	movw	r3, #43940	; 0xaba4
   135c4:	movt	r1, #1
   135c8:	movt	r3, #1
   135cc:	mov	r2, r0
   135d0:	mov	r0, #1
   135d4:	bl	11788 <__printf_chk@plt>
   135d8:	mov	r2, #5
   135dc:	movw	r1, #44576	; 0xae20
   135e0:	mov	r0, #0
   135e4:	movt	r1, #1
   135e8:	bl	1159c <dcgettext@plt>
   135ec:	ldr	r3, [r7, #96]	; 0x60
   135f0:	movw	r1, #43956	; 0xabb4
   135f4:	movt	r1, #1
   135f8:	mov	r2, r0
   135fc:	mov	r0, #1
   13600:	bl	11788 <__printf_chk@plt>
   13604:	ldr	r3, [r7, #104]	; 0x68
   13608:	cmp	r3, #0
   1360c:	beq	13770 <strspn@plt+0x1ea4>
   13610:	ldrb	r0, [r5, #8]
   13614:	ands	r0, r0, #1
   13618:	movwne	r1, #43968	; 0xabc0
   1361c:	movweq	r1, #43992	; 0xabd8
   13620:	movtne	r1, #1
   13624:	movne	r2, #5
   13628:	moveq	r2, #5
   1362c:	movteq	r1, #1
   13630:	movne	r0, #0
   13634:	bl	1159c <dcgettext@plt>
   13638:	ldrb	r2, [r5, #8]
   1363c:	ldr	r1, [r7, #104]	; 0x68
   13640:	and	r2, r2, #1
   13644:	bl	133dc <strspn@plt+0x1b10>
   13648:	ldr	r1, [r7, #104]	; 0x68
   1364c:	cmp	r1, #0
   13650:	beq	13770 <strspn@plt+0x1ea4>
   13654:	add	fp, r8, #31
   13658:	lsr	fp, fp, #5
   1365c:	lsl	r4, fp, #2
   13660:	mov	r0, r4
   13664:	bl	11578 <__sched_cpucount@plt>
   13668:	ldr	r3, [r7, #96]	; 0x60
   1366c:	cmp	r0, r3
   13670:	beq	13770 <strspn@plt+0x1ea4>
   13674:	mov	r1, #0
   13678:	ldr	r0, [r6]
   1367c:	mov	r2, r1
   13680:	movw	r8, #53680	; 0xd1b0
   13684:	bl	18eac <strspn@plt+0x75e0>
   13688:	movt	r8, #2
   1368c:	subs	r9, r0, #0
   13690:	beq	14414 <strspn@plt+0x2b48>
   13694:	mov	r1, #0
   13698:	mov	r2, r4
   1369c:	bl	11758 <memset@plt>
   136a0:	ldr	r1, [r7, #92]	; 0x5c
   136a4:	cmp	r1, #0
   136a8:	ble	1373c <strspn@plt+0x1e70>
   136ac:	ldr	r8, [r8]
   136b0:	lsl	fp, fp, #5
   136b4:	ldr	r2, [r7, #128]	; 0x80
   136b8:	mov	ip, #1
   136bc:	add	r8, r8, #31
   136c0:	ldr	lr, [r7, #104]	; 0x68
   136c4:	bic	r8, r8, #31
   136c8:	add	r1, r2, r1, lsl #2
   136cc:	cmp	lr, #0
   136d0:	ldr	r3, [r2], #4
   136d4:	beq	136f8 <strspn@plt+0x1e2c>
   136d8:	cmp	r3, r8
   136dc:	bcs	136f8 <strspn@plt+0x1e2c>
   136e0:	lsr	r4, r3, #5
   136e4:	and	r0, r3, #31
   136e8:	ldr	r4, [lr, r4, lsl #2]
   136ec:	lsr	r0, r4, r0
   136f0:	tst	r0, #1
   136f4:	bne	13734 <strspn@plt+0x1e68>
   136f8:	ldr	r0, [r7, #100]	; 0x64
   136fc:	cmp	r0, #0
   13700:	beq	13734 <strspn@plt+0x1e68>
   13704:	cmp	r8, r3
   13708:	bls	13734 <strspn@plt+0x1e68>
   1370c:	lsr	r4, r3, #5
   13710:	and	sl, r3, #31
   13714:	ldr	r0, [r0, r4, lsl #2]
   13718:	lsr	r0, r0, sl
   1371c:	tst	r0, #1
   13720:	beq	13734 <strspn@plt+0x1e68>
   13724:	cmp	r3, fp
   13728:	ldrcc	r3, [r9, r4, lsl #2]
   1372c:	orrcc	sl, r3, ip, lsl sl
   13730:	strcc	sl, [r9, r4, lsl #2]
   13734:	cmp	r2, r1
   13738:	bne	136cc <strspn@plt+0x1e00>
   1373c:	ldrb	r0, [r5, #8]
   13740:	ands	r0, r0, #1
   13744:	bne	142cc <strspn@plt+0x2a00>
   13748:	movw	r1, #44068	; 0xac24
   1374c:	mov	r2, #5
   13750:	movt	r1, #1
   13754:	bl	1159c <dcgettext@plt>
   13758:	ldrb	r2, [r5, #8]
   1375c:	mov	r1, r9
   13760:	and	r2, r2, #1
   13764:	bl	133dc <strspn@plt+0x1b10>
   13768:	mov	r0, r9
   1376c:	bl	18ef0 <strspn@plt+0x7624>
   13770:	ldr	r3, [r7, #168]	; 0xa8
   13774:	cmp	r3, #0
   13778:	bne	14074 <strspn@plt+0x27a8>
   1377c:	ldr	r3, [r7, #132]	; 0x84
   13780:	cmp	r3, #0
   13784:	bne	14044 <strspn@plt+0x2778>
   13788:	ldr	r3, [r7, #4]
   1378c:	cmp	r3, #0
   13790:	beq	137c0 <strspn@plt+0x1ef4>
   13794:	mov	r2, #5
   13798:	movw	r1, #44272	; 0xacf0
   1379c:	mov	r0, #0
   137a0:	movt	r1, #1
   137a4:	bl	1159c <dcgettext@plt>
   137a8:	movw	r1, #43808	; 0xab20
   137ac:	ldr	r3, [r7, #4]
   137b0:	movt	r1, #1
   137b4:	mov	r2, r0
   137b8:	mov	r0, #1
   137bc:	bl	11788 <__printf_chk@plt>
   137c0:	ldr	r3, [r7, #8]
   137c4:	cmp	r3, #0
   137c8:	beq	137f8 <strspn@plt+0x1f2c>
   137cc:	mov	r2, #5
   137d0:	movw	r1, #44284	; 0xacfc
   137d4:	mov	r0, #0
   137d8:	movt	r1, #1
   137dc:	bl	1159c <dcgettext@plt>
   137e0:	movw	r1, #43808	; 0xab20
   137e4:	ldr	r3, [r7, #8]
   137e8:	movt	r1, #1
   137ec:	mov	r2, r0
   137f0:	mov	r0, #1
   137f4:	bl	11788 <__printf_chk@plt>
   137f8:	ldr	r3, [r7, #12]
   137fc:	cmp	r3, #0
   13800:	beq	13830 <strspn@plt+0x1f64>
   13804:	mov	r2, #5
   13808:	movw	r1, #44300	; 0xad0c
   1380c:	mov	r0, #0
   13810:	movt	r1, #1
   13814:	bl	1159c <dcgettext@plt>
   13818:	movw	r1, #43808	; 0xab20
   1381c:	ldr	r3, [r7, #12]
   13820:	movt	r1, #1
   13824:	mov	r2, r0
   13828:	mov	r0, #1
   1382c:	bl	11788 <__printf_chk@plt>
   13830:	ldr	r3, [r7, #16]
   13834:	cmp	r3, #0
   13838:	beq	13fac <strspn@plt+0x26e0>
   1383c:	mov	r2, #5
   13840:	movw	r1, #44312	; 0xad18
   13844:	mov	r0, #0
   13848:	movt	r1, #1
   1384c:	bl	1159c <dcgettext@plt>
   13850:	ldr	r3, [r7, #24]
   13854:	movw	r1, #43808	; 0xab20
   13858:	movt	r1, #1
   1385c:	cmp	r3, #0
   13860:	ldreq	r3, [r7, #16]
   13864:	mov	r2, r0
   13868:	mov	r0, #1
   1386c:	bl	11788 <__printf_chk@plt>
   13870:	ldr	r3, [r7, #20]
   13874:	cmp	r3, #0
   13878:	beq	13f9c <strspn@plt+0x26d0>
   1387c:	mov	r2, #5
   13880:	movw	r1, #44320	; 0xad20
   13884:	mov	r0, #0
   13888:	movt	r1, #1
   1388c:	bl	1159c <dcgettext@plt>
   13890:	ldr	r3, [r7, #28]
   13894:	movw	r1, #43808	; 0xab20
   13898:	movt	r1, #1
   1389c:	cmp	r3, #0
   138a0:	ldreq	r3, [r7, #20]
   138a4:	mov	r2, r0
   138a8:	mov	r0, #1
   138ac:	bl	11788 <__printf_chk@plt>
   138b0:	ldr	r3, [r7, #68]	; 0x44
   138b4:	cmp	r3, #0
   138b8:	beq	138e8 <strspn@plt+0x201c>
   138bc:	mov	r2, #5
   138c0:	movw	r1, #44332	; 0xad2c
   138c4:	mov	r0, #0
   138c8:	movt	r1, #1
   138cc:	bl	1159c <dcgettext@plt>
   138d0:	movw	r1, #43808	; 0xab20
   138d4:	ldr	r3, [r7, #68]	; 0x44
   138d8:	movt	r1, #1
   138dc:	mov	r2, r0
   138e0:	mov	r0, #1
   138e4:	bl	11788 <__printf_chk@plt>
   138e8:	ldr	r3, [r7, #48]	; 0x30
   138ec:	cmp	r3, #0
   138f0:	beq	13920 <strspn@plt+0x2054>
   138f4:	mov	r2, #5
   138f8:	movw	r1, #44344	; 0xad38
   138fc:	mov	r0, #0
   13900:	movt	r1, #1
   13904:	bl	1159c <dcgettext@plt>
   13908:	movw	r1, #43808	; 0xab20
   1390c:	ldr	r3, [r7, #48]	; 0x30
   13910:	movt	r1, #1
   13914:	mov	r2, r0
   13918:	mov	r0, #1
   1391c:	bl	11788 <__printf_chk@plt>
   13920:	ldr	r3, [r7, #52]	; 0x34
   13924:	cmp	r3, #0
   13928:	beq	13958 <strspn@plt+0x208c>
   1392c:	mov	r2, #5
   13930:	movw	r1, #44356	; 0xad44
   13934:	mov	r0, #0
   13938:	movt	r1, #1
   1393c:	bl	1159c <dcgettext@plt>
   13940:	movw	r1, #43808	; 0xab20
   13944:	ldr	r3, [r7, #52]	; 0x34
   13948:	movt	r1, #1
   1394c:	mov	r2, r0
   13950:	mov	r0, #1
   13954:	bl	11788 <__printf_chk@plt>
   13958:	ldr	r3, [r7, #56]	; 0x38
   1395c:	cmp	r3, #0
   13960:	beq	13990 <strspn@plt+0x20c4>
   13964:	mov	r2, #5
   13968:	movw	r1, #44376	; 0xad58
   1396c:	mov	r0, #0
   13970:	movt	r1, #1
   13974:	bl	1159c <dcgettext@plt>
   13978:	movw	r1, #43808	; 0xab20
   1397c:	ldr	r3, [r7, #56]	; 0x38
   13980:	movt	r1, #1
   13984:	mov	r2, r0
   13988:	mov	r0, #1
   1398c:	bl	11788 <__printf_chk@plt>
   13990:	ldr	r3, [r7, #60]	; 0x3c
   13994:	cmp	r3, #0
   13998:	beq	13a9c <strspn@plt+0x21d0>
   1399c:	ldr	r3, [r3]
   139a0:	cmp	r3, #0
   139a4:	beq	13a9c <strspn@plt+0x21d0>
   139a8:	movw	r1, #44392	; 0xad68
   139ac:	mov	r0, #0
   139b0:	movt	r1, #1
   139b4:	mov	r2, #5
   139b8:	bl	1159c <dcgettext@plt>
   139bc:	ldr	r8, [r6]
   139c0:	ldr	r3, [r7, #100]	; 0x64
   139c4:	add	r8, r8, #31
   139c8:	cmp	r3, #0
   139cc:	lsr	r8, r8, #5
   139d0:	mov	r9, r0
   139d4:	beq	143c0 <strspn@plt+0x2af4>
   139d8:	ldr	r3, [r7, #92]	; 0x5c
   139dc:	cmp	r3, #0
   139e0:	ble	143c0 <strspn@plt+0x2af4>
   139e4:	lsl	r8, r8, #5
   139e8:	mov	r4, #0
   139ec:	vldr	s16, [pc, #396]	; 13b80 <strspn@plt+0x22b4>
   139f0:	ldr	r2, [r7, #128]	; 0x80
   139f4:	lsl	r1, r4, #2
   139f8:	ldr	r2, [r2, r4, lsl #2]
   139fc:	cmp	r2, r8
   13a00:	bcs	13a4c <strspn@plt+0x2180>
   13a04:	ldr	r0, [r7, #100]	; 0x64
   13a08:	lsr	ip, r2, #5
   13a0c:	and	r2, r2, #31
   13a10:	ldr	r0, [r0, ip, lsl #2]
   13a14:	lsr	r2, r0, r2
   13a18:	tst	r2, #1
   13a1c:	beq	13a4c <strspn@plt+0x2180>
   13a20:	ldr	r2, [r7, #60]	; 0x3c
   13a24:	ldr	r0, [r2, r1]
   13a28:	cmp	r0, #0
   13a2c:	beq	13a4c <strspn@plt+0x2180>
   13a30:	mov	r1, #0
   13a34:	bl	11794 <strtod@plt>
   13a38:	ldr	r3, [r7, #92]	; 0x5c
   13a3c:	vcvt.f32.f64	s0, d0
   13a40:	vcmpe.f32	s0, s16
   13a44:	vmrs	APSR_nzcv, fpscr
   13a48:	vmovgt.f32	s16, s0
   13a4c:	add	r4, r4, #1
   13a50:	cmp	r4, r3
   13a54:	blt	139f0 <strspn@plt+0x2124>
   13a58:	vcvt.f64.f32	d7, s16
   13a5c:	add	r8, sp, #52	; 0x34
   13a60:	mov	r1, #512	; 0x200
   13a64:	movw	r2, #44408	; 0xad78
   13a68:	mov	r3, r1
   13a6c:	movt	r2, #1
   13a70:	mov	r0, r8
   13a74:	str	r2, [sp]
   13a78:	mov	r2, #1
   13a7c:	vstr	d7, [sp, #8]
   13a80:	bl	118b4 <__snprintf_chk@plt>
   13a84:	movw	r1, #43808	; 0xab20
   13a88:	mov	r3, r8
   13a8c:	mov	r2, r9
   13a90:	mov	r0, #1
   13a94:	movt	r1, #1
   13a98:	bl	11788 <__printf_chk@plt>
   13a9c:	ldr	r3, [r7, #64]	; 0x40
   13aa0:	cmp	r3, #0
   13aa4:	beq	13bcc <strspn@plt+0x2300>
   13aa8:	ldr	r3, [r3]
   13aac:	cmp	r3, #0
   13ab0:	beq	13bcc <strspn@plt+0x2300>
   13ab4:	movw	r1, #44416	; 0xad80
   13ab8:	mov	r0, #0
   13abc:	movt	r1, #1
   13ac0:	mov	r2, #5
   13ac4:	bl	1159c <dcgettext@plt>
   13ac8:	ldr	r6, [r6]
   13acc:	ldr	r3, [r7, #100]	; 0x64
   13ad0:	add	r6, r6, #31
   13ad4:	cmp	r3, #0
   13ad8:	lsr	r6, r6, #5
   13adc:	mov	r9, r0
   13ae0:	beq	13b84 <strspn@plt+0x22b8>
   13ae4:	ldr	r3, [r7, #92]	; 0x5c
   13ae8:	vmov.f32	s16, #240	; 0xbf800000 -1.0
   13aec:	cmp	r3, #0
   13af0:	ble	13b88 <strspn@plt+0x22bc>
   13af4:	lsl	r6, r6, #5
   13af8:	mov	r4, #0
   13afc:	b	13b1c <strspn@plt+0x2250>
   13b00:	vcmpe.f32	s0, s16
   13b04:	ldr	r3, [r7, #92]	; 0x5c
   13b08:	vmrs	APSR_nzcv, fpscr
   13b0c:	vmovmi.f32	s16, s0
   13b10:	add	r4, r4, #1
   13b14:	cmp	r4, r3
   13b18:	bge	13b88 <strspn@plt+0x22bc>
   13b1c:	ldr	r2, [r7, #128]	; 0x80
   13b20:	lsl	r1, r4, #2
   13b24:	ldr	r2, [r2, r4, lsl #2]
   13b28:	cmp	r2, r6
   13b2c:	bcs	13b10 <strspn@plt+0x2244>
   13b30:	ldr	r0, [r7, #100]	; 0x64
   13b34:	lsr	ip, r2, #5
   13b38:	and	r2, r2, #31
   13b3c:	ldr	r0, [r0, ip, lsl #2]
   13b40:	lsr	r2, r0, r2
   13b44:	tst	r2, #1
   13b48:	beq	13b10 <strspn@plt+0x2244>
   13b4c:	ldr	r2, [r7, #64]	; 0x40
   13b50:	ldr	r0, [r2, r1]
   13b54:	cmp	r0, #0
   13b58:	beq	13b10 <strspn@plt+0x2244>
   13b5c:	mov	r1, #0
   13b60:	bl	11794 <strtod@plt>
   13b64:	vcmpe.f32	s16, #0.0
   13b68:	vmrs	APSR_nzcv, fpscr
   13b6c:	vcvt.f32.f64	s0, d0
   13b70:	bpl	13b00 <strspn@plt+0x2234>
   13b74:	ldr	r3, [r7, #92]	; 0x5c
   13b78:	vmov.f32	s16, s0
   13b7c:	b	13b10 <strspn@plt+0x2244>
   13b80:	andeq	r0, r0, r0
   13b84:	vmov.f32	s16, #240	; 0xbf800000 -1.0
   13b88:	add	r8, sp, #52	; 0x34
   13b8c:	mov	r1, #512	; 0x200
   13b90:	mov	r3, r1
   13b94:	movw	r2, #44408	; 0xad78
   13b98:	mov	r0, r8
   13b9c:	movt	r2, #1
   13ba0:	str	r2, [sp]
   13ba4:	mov	r2, #1
   13ba8:	vcvt.f64.f32	d7, s16
   13bac:	vstr	d7, [sp, #8]
   13bb0:	bl	118b4 <__snprintf_chk@plt>
   13bb4:	movw	r1, #43808	; 0xab20
   13bb8:	mov	r3, r8
   13bbc:	mov	r2, r9
   13bc0:	mov	r0, #1
   13bc4:	movt	r1, #1
   13bc8:	bl	11788 <__printf_chk@plt>
   13bcc:	ldr	r3, [r7, #72]	; 0x48
   13bd0:	cmp	r3, #0
   13bd4:	beq	13c04 <strspn@plt+0x2338>
   13bd8:	mov	r2, #5
   13bdc:	movw	r1, #44432	; 0xad90
   13be0:	mov	r0, #0
   13be4:	movt	r1, #1
   13be8:	bl	1159c <dcgettext@plt>
   13bec:	movw	r1, #43808	; 0xab20
   13bf0:	ldr	r3, [r7, #72]	; 0x48
   13bf4:	movt	r1, #1
   13bf8:	mov	r2, r0
   13bfc:	mov	r0, #1
   13c00:	bl	11788 <__printf_chk@plt>
   13c04:	ldr	r3, [r7, #32]
   13c08:	cmp	r3, #0
   13c0c:	beq	13c34 <strspn@plt+0x2368>
   13c10:	ldrb	r2, [r3]
   13c14:	cmp	r2, #115	; 0x73
   13c18:	bne	13f40 <strspn@plt+0x2674>
   13c1c:	ldrb	r2, [r3, #1]
   13c20:	cmp	r2, #118	; 0x76
   13c24:	bne	13c34 <strspn@plt+0x2368>
   13c28:	ldrb	r2, [r3, #2]
   13c2c:	cmp	r2, #109	; 0x6d
   13c30:	beq	1435c <strspn@plt+0x2a90>
   13c34:	ldr	r3, [r7, #36]	; 0x24
   13c38:	cmp	r3, #0
   13c3c:	beq	13c6c <strspn@plt+0x23a0>
   13c40:	mov	r2, #5
   13c44:	movw	r1, #44476	; 0xadbc
   13c48:	mov	r0, #0
   13c4c:	movt	r1, #1
   13c50:	bl	1159c <dcgettext@plt>
   13c54:	movw	r1, #43808	; 0xab20
   13c58:	ldr	r3, [r7, #36]	; 0x24
   13c5c:	movt	r1, #1
   13c60:	mov	r2, r0
   13c64:	mov	r0, #1
   13c68:	bl	11788 <__printf_chk@plt>
   13c6c:	ldr	r3, [r7, #40]	; 0x28
   13c70:	cmp	r3, #0
   13c74:	bne	13fbc <strspn@plt+0x26f0>
   13c78:	ldr	r3, [r7, #84]	; 0x54
   13c7c:	cmp	r3, #0
   13c80:	blt	13cd4 <strspn@plt+0x2408>
   13c84:	mov	r2, #5
   13c88:	movw	r1, #44532	; 0xadf4
   13c8c:	mov	r0, #0
   13c90:	movt	r1, #1
   13c94:	bl	1159c <dcgettext@plt>
   13c98:	ldr	r1, [r7, #84]	; 0x54
   13c9c:	movw	r3, #42252	; 0xa50c
   13ca0:	movt	r3, #1
   13ca4:	mov	r2, #5
   13ca8:	add	r3, r3, r1, lsl #2
   13cac:	ldr	r1, [r3, #236]	; 0xec
   13cb0:	mov	r4, r0
   13cb4:	mov	r0, #0
   13cb8:	bl	1159c <dcgettext@plt>
   13cbc:	movw	r1, #43808	; 0xab20
   13cc0:	mov	r2, r4
   13cc4:	movt	r1, #1
   13cc8:	mov	r3, r0
   13ccc:	mov	r0, #1
   13cd0:	bl	11788 <__printf_chk@plt>
   13cd4:	ldr	r8, [r7, #112]	; 0x70
   13cd8:	cmp	r8, #0
   13cdc:	beq	13d58 <strspn@plt+0x248c>
   13ce0:	subs	r8, r8, #1
   13ce4:	bmi	13d58 <strspn@plt+0x248c>
   13ce8:	lsl	r6, r8, #4
   13cec:	add	r4, sp, #564	; 0x234
   13cf0:	mov	r2, #5
   13cf4:	movw	r1, #44552	; 0xae08
   13cf8:	mov	r0, #0
   13cfc:	movt	r1, #1
   13d00:	bl	1159c <dcgettext@plt>
   13d04:	mov	r1, #512	; 0x200
   13d08:	mov	r3, r1
   13d0c:	mov	r2, #1
   13d10:	sub	r8, r8, #1
   13d14:	str	r0, [sp]
   13d18:	mov	r0, r4
   13d1c:	ldr	ip, [r7, #116]	; 0x74
   13d20:	ldr	ip, [ip, r6]
   13d24:	str	ip, [sp, #4]
   13d28:	bl	118b4 <__snprintf_chk@plt>
   13d2c:	ldr	r3, [r7, #116]	; 0x74
   13d30:	movw	r1, #43808	; 0xab20
   13d34:	mov	r0, #1
   13d38:	add	r3, r3, r6
   13d3c:	movt	r1, #1
   13d40:	mov	r2, r4
   13d44:	sub	r6, r6, #16
   13d48:	ldr	r3, [r3, #4]
   13d4c:	bl	11788 <__printf_chk@plt>
   13d50:	cmn	r8, #1
   13d54:	bne	13cf0 <strspn@plt+0x2424>
   13d58:	ldr	r8, [r7, #120]	; 0x78
   13d5c:	cmp	r8, #0
   13d60:	beq	13ddc <strspn@plt+0x2510>
   13d64:	subs	r8, r8, #1
   13d68:	bmi	13ddc <strspn@plt+0x2510>
   13d6c:	lsl	r6, r8, #4
   13d70:	add	r4, sp, #564	; 0x234
   13d74:	mov	r2, #5
   13d78:	movw	r1, #44552	; 0xae08
   13d7c:	mov	r0, #0
   13d80:	movt	r1, #1
   13d84:	bl	1159c <dcgettext@plt>
   13d88:	mov	r1, #512	; 0x200
   13d8c:	mov	r3, r1
   13d90:	mov	r2, #1
   13d94:	sub	r8, r8, #1
   13d98:	str	r0, [sp]
   13d9c:	mov	r0, r4
   13da0:	ldr	ip, [r7, #124]	; 0x7c
   13da4:	ldr	ip, [ip, r6]
   13da8:	str	ip, [sp, #4]
   13dac:	bl	118b4 <__snprintf_chk@plt>
   13db0:	ldr	r3, [r7, #124]	; 0x7c
   13db4:	movw	r1, #43808	; 0xab20
   13db8:	mov	r0, #1
   13dbc:	add	r3, r3, r6
   13dc0:	movt	r1, #1
   13dc4:	mov	r2, r4
   13dc8:	sub	r6, r6, #16
   13dcc:	ldr	r3, [r3, #4]
   13dd0:	bl	11788 <__printf_chk@plt>
   13dd4:	cmn	r8, #1
   13dd8:	bne	13d74 <strspn@plt+0x24a8>
   13ddc:	ldr	r3, [r7, #132]	; 0x84
   13de0:	cmp	r3, #0
   13de4:	addgt	r8, sp, #52	; 0x34
   13de8:	movgt	r4, #0
   13dec:	ble	13e50 <strspn@plt+0x2584>
   13df0:	mov	r2, #5
   13df4:	movw	r1, #44564	; 0xae14
   13df8:	mov	r0, #0
   13dfc:	movt	r1, #1
   13e00:	bl	1159c <dcgettext@plt>
   13e04:	mov	r1, #512	; 0x200
   13e08:	mov	r3, r1
   13e0c:	mov	r2, #1
   13e10:	str	r0, [sp]
   13e14:	mov	r0, r8
   13e18:	ldr	ip, [r7, #136]	; 0x88
   13e1c:	ldr	ip, [ip, r4, lsl #2]
   13e20:	str	ip, [sp, #4]
   13e24:	bl	118b4 <__snprintf_chk@plt>
   13e28:	ldr	r3, [r7, #140]	; 0x8c
   13e2c:	ldrb	r2, [r5, #8]
   13e30:	mov	r0, r8
   13e34:	ldr	r1, [r3, r4, lsl #2]
   13e38:	and	r2, r2, #1
   13e3c:	bl	133dc <strspn@plt+0x1b10>
   13e40:	ldr	r3, [r7, #132]	; 0x84
   13e44:	add	r4, r4, #1
   13e48:	cmp	r3, r4
   13e4c:	bgt	13df0 <strspn@plt+0x2524>
   13e50:	ldr	r3, [r7, #76]	; 0x4c
   13e54:	cmp	r3, #0
   13e58:	beq	13e88 <strspn@plt+0x25bc>
   13e5c:	mov	r2, #5
   13e60:	movw	r1, #44584	; 0xae28
   13e64:	mov	r0, #0
   13e68:	movt	r1, #1
   13e6c:	bl	1159c <dcgettext@plt>
   13e70:	movw	r1, #43808	; 0xab20
   13e74:	ldr	r3, [r7, #76]	; 0x4c
   13e78:	movt	r1, #1
   13e7c:	mov	r2, r0
   13e80:	mov	r0, #1
   13e84:	bl	11788 <__printf_chk@plt>
   13e88:	ldr	r3, [r7, #204]	; 0xcc
   13e8c:	cmp	r3, #0
   13e90:	beq	13f18 <strspn@plt+0x264c>
   13e94:	mov	r2, #5
   13e98:	movw	r1, #44592	; 0xae30
   13e9c:	mov	r0, #0
   13ea0:	movt	r1, #1
   13ea4:	bl	1159c <dcgettext@plt>
   13ea8:	ldr	r3, [r7, #204]	; 0xcc
   13eac:	movw	r1, #43956	; 0xabb4
   13eb0:	movt	r1, #1
   13eb4:	mov	r2, r0
   13eb8:	mov	r0, #1
   13ebc:	bl	11788 <__printf_chk@plt>
   13ec0:	mov	r2, #5
   13ec4:	movw	r1, #44612	; 0xae44
   13ec8:	mov	r0, #0
   13ecc:	movt	r1, #1
   13ed0:	bl	1159c <dcgettext@plt>
   13ed4:	ldr	r3, [r7, #208]	; 0xd0
   13ed8:	movw	r1, #43956	; 0xabb4
   13edc:	movt	r1, #1
   13ee0:	mov	r2, r0
   13ee4:	mov	r0, #1
   13ee8:	bl	11788 <__printf_chk@plt>
   13eec:	mov	r2, #5
   13ef0:	movw	r1, #44628	; 0xae54
   13ef4:	mov	r0, #0
   13ef8:	movt	r1, #1
   13efc:	bl	1159c <dcgettext@plt>
   13f00:	movw	r1, #43956	; 0xabb4
   13f04:	ldr	r3, [r7, #212]	; 0xd4
   13f08:	movt	r1, #1
   13f0c:	mov	r2, r0
   13f10:	mov	r0, #1
   13f14:	bl	11788 <__printf_chk@plt>
   13f18:	ldr	ip, [sp, #20]
   13f1c:	add	r3, sp, #8192	; 0x2000
   13f20:	ldr	r2, [r3, #564]	; 0x234
   13f24:	ldr	r3, [ip]
   13f28:	cmp	r2, r3
   13f2c:	bne	14410 <strspn@plt+0x2b44>
   13f30:	add	sp, sp, #8704	; 0x2200
   13f34:	add	sp, sp, #60	; 0x3c
   13f38:	vpop	{d8}
   13f3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f40:	cmp	r2, #118	; 0x76
   13f44:	bne	13c34 <strspn@plt+0x2368>
   13f48:	ldrb	r2, [r3, #1]
   13f4c:	cmp	r2, #109	; 0x6d
   13f50:	bne	13c34 <strspn@plt+0x2368>
   13f54:	ldrb	r2, [r3, #2]
   13f58:	cmp	r2, #120	; 0x78
   13f5c:	bne	13c34 <strspn@plt+0x2368>
   13f60:	ldrb	r0, [r3, #3]
   13f64:	cmp	r0, #0
   13f68:	bne	13c34 <strspn@plt+0x2368>
   13f6c:	mov	r2, #5
   13f70:	movw	r1, #44444	; 0xad9c
   13f74:	movt	r1, #1
   13f78:	bl	1159c <dcgettext@plt>
   13f7c:	movw	r1, #43808	; 0xab20
   13f80:	movw	r3, #44468	; 0xadb4
   13f84:	movt	r1, #1
   13f88:	movt	r3, #1
   13f8c:	mov	r2, r0
   13f90:	mov	r0, #1
   13f94:	bl	11788 <__printf_chk@plt>
   13f98:	b	13c34 <strspn@plt+0x2368>
   13f9c:	ldr	r3, [r7, #28]
   13fa0:	cmp	r3, #0
   13fa4:	bne	1387c <strspn@plt+0x1fb0>
   13fa8:	b	138b0 <strspn@plt+0x1fe4>
   13fac:	ldr	r3, [r7, #24]
   13fb0:	cmp	r3, #0
   13fb4:	bne	1383c <strspn@plt+0x1f70>
   13fb8:	b	13870 <strspn@plt+0x1fa4>
   13fbc:	mov	r2, #5
   13fc0:	movw	r1, #44488	; 0xadc8
   13fc4:	mov	r0, #0
   13fc8:	movt	r1, #1
   13fcc:	bl	1159c <dcgettext@plt>
   13fd0:	ldr	r3, [r7, #40]	; 0x28
   13fd4:	movw	r4, #42252	; 0xa50c
   13fd8:	movt	r4, #1
   13fdc:	movw	r1, #43808	; 0xab20
   13fe0:	movt	r1, #1
   13fe4:	add	r3, r4, r3, lsl #2
   13fe8:	ldr	r3, [r3, #156]	; 0x9c
   13fec:	mov	r2, r0
   13ff0:	mov	r0, #1
   13ff4:	bl	11788 <__printf_chk@plt>
   13ff8:	mov	r2, #5
   13ffc:	movw	r1, #44508	; 0xaddc
   14000:	mov	r0, #0
   14004:	movt	r1, #1
   14008:	bl	1159c <dcgettext@plt>
   1400c:	ldr	r3, [r7, #44]	; 0x2c
   14010:	mov	r2, #5
   14014:	add	r4, r4, r3, lsl #2
   14018:	ldr	r1, [r4, #220]	; 0xdc
   1401c:	mov	r6, r0
   14020:	mov	r0, #0
   14024:	bl	1159c <dcgettext@plt>
   14028:	mov	r2, r6
   1402c:	movw	r1, #43808	; 0xab20
   14030:	movt	r1, #1
   14034:	mov	r3, r0
   14038:	mov	r0, #1
   1403c:	bl	11788 <__printf_chk@plt>
   14040:	b	13c78 <strspn@plt+0x23ac>
   14044:	mov	r2, #5
   14048:	movw	r1, #44256	; 0xace0
   1404c:	mov	r0, #0
   14050:	movt	r1, #1
   14054:	bl	1159c <dcgettext@plt>
   14058:	movw	r1, #43956	; 0xabb4
   1405c:	ldr	r3, [r7, #132]	; 0x84
   14060:	movt	r1, #1
   14064:	mov	r2, r0
   14068:	mov	r0, #1
   1406c:	bl	11788 <__printf_chk@plt>
   14070:	b	13788 <strspn@plt+0x1ebc>
   14074:	add	ip, sp, #8704	; 0x2200
   14078:	mov	r3, #0
   1407c:	add	ip, ip, #56	; 0x38
   14080:	movw	r9, #56808	; 0xdde8
   14084:	movw	r8, #56804	; 0xdde4
   14088:	movt	r9, #65535	; 0xffff
   1408c:	movt	r8, #65535	; 0xffff
   14090:	movw	r4, #56816	; 0xddf0
   14094:	movw	lr, #56812	; 0xddec
   14098:	movt	r4, #65535	; 0xffff
   1409c:	movt	lr, #65535	; 0xffff
   140a0:	mov	r1, r3
   140a4:	movw	r0, #47368	; 0xb908
   140a8:	movw	r2, #44092	; 0xac3c
   140ac:	movt	r0, #1
   140b0:	movt	r2, #1
   140b4:	str	r3, [ip, r8]
   140b8:	str	r3, [ip, r9]
   140bc:	str	r3, [ip, r4]
   140c0:	str	r3, [ip, lr]
   140c4:	bl	16f78 <strspn@plt+0x56ac>
   140c8:	subs	r8, r0, #0
   140cc:	beq	14140 <strspn@plt+0x2874>
   140d0:	add	r4, sp, #564	; 0x234
   140d4:	add	fp, sp, #44	; 0x2c
   140d8:	add	sl, sp, #48	; 0x30
   140dc:	add	r9, sp, #40	; 0x28
   140e0:	b	14120 <strspn@plt+0x2854>
   140e4:	add	r3, sp, #56	; 0x38
   140e8:	add	r2, sp, #36	; 0x24
   140ec:	sub	r3, r3, #24
   140f0:	str	r9, [sp]
   140f4:	stmib	sp, {r2, r3}
   140f8:	movw	r1, #44108	; 0xac4c
   140fc:	add	r3, sp, #28
   14100:	movt	r1, #1
   14104:	str	r3, [sp, #12]
   14108:	mov	r0, r4
   1410c:	mov	r2, fp
   14110:	mov	r3, sl
   14114:	bl	11818 <sscanf@plt>
   14118:	cmp	r0, #6
   1411c:	beq	14138 <strspn@plt+0x286c>
   14120:	mov	r0, r4
   14124:	mov	r1, #8192	; 0x2000
   14128:	mov	r2, r8
   1412c:	bl	11530 <fgets@plt>
   14130:	cmp	r0, #0
   14134:	bne	140e4 <strspn@plt+0x2818>
   14138:	mov	r0, r8
   1413c:	bl	117d0 <fclose@plt>
   14140:	ldr	r0, [r7, #80]	; 0x50
   14144:	cmp	r0, #0
   14148:	beq	14398 <strspn@plt+0x2acc>
   1414c:	mov	r1, #0
   14150:	mov	r2, #10
   14154:	bl	114e8 <strtol@plt>
   14158:	movw	r1, #44140	; 0xac6c
   1415c:	mov	r2, #5
   14160:	movt	r1, #1
   14164:	add	r8, r0, #1
   14168:	mov	r0, #0
   1416c:	bl	1159c <dcgettext@plt>
   14170:	cmp	r8, #0
   14174:	movne	r3, r8
   14178:	mov	r4, r0
   1417c:	beq	143ac <strspn@plt+0x2ae0>
   14180:	mov	r2, r4
   14184:	movw	r1, #43956	; 0xabb4
   14188:	mov	r0, #1
   1418c:	movt	r1, #1
   14190:	bl	11788 <__printf_chk@plt>
   14194:	movw	r1, #44160	; 0xac80
   14198:	mov	r0, #0
   1419c:	movt	r1, #1
   141a0:	mov	r2, #5
   141a4:	bl	1159c <dcgettext@plt>
   141a8:	add	r1, sp, #8704	; 0x2200
   141ac:	movw	r3, #56804	; 0xdde4
   141b0:	add	r1, r1, #56	; 0x38
   141b4:	movt	r3, #65535	; 0xffff
   141b8:	ldr	r3, [r1, r3]
   141bc:	cmp	r3, #0
   141c0:	mov	r4, r0
   141c4:	beq	14328 <strspn@plt+0x2a5c>
   141c8:	mov	r2, r4
   141cc:	movw	r1, #43956	; 0xabb4
   141d0:	mov	r0, #1
   141d4:	movt	r1, #1
   141d8:	bl	11788 <__printf_chk@plt>
   141dc:	ldr	r0, [r7, #156]	; 0x9c
   141e0:	cmp	r0, #0
   141e4:	beq	142e4 <strspn@plt+0x2a18>
   141e8:	mov	r2, #5
   141ec:	movw	r1, #44180	; 0xac94
   141f0:	mov	r0, #0
   141f4:	movt	r1, #1
   141f8:	bl	1159c <dcgettext@plt>
   141fc:	add	r2, sp, #8704	; 0x2200
   14200:	movw	r3, #56808	; 0xdde8
   14204:	add	r2, r2, #56	; 0x38
   14208:	movt	r3, #65535	; 0xffff
   1420c:	ldr	r3, [r2, r3]
   14210:	cmp	r3, #0
   14214:	mov	r4, r0
   14218:	bne	1422c <strspn@plt+0x2960>
   1421c:	ldr	r0, [r7, #168]	; 0xa8
   14220:	ldr	r1, [r7, #156]	; 0x9c
   14224:	bl	1969c <strspn@plt+0x7dd0>
   14228:	mov	r3, r0
   1422c:	mov	r2, r4
   14230:	movw	r1, #43956	; 0xabb4
   14234:	mov	r0, #1
   14238:	movt	r1, #1
   1423c:	bl	11788 <__printf_chk@plt>
   14240:	ldr	r0, [r7, #144]	; 0x90
   14244:	cmp	r0, #0
   14248:	beq	143c8 <strspn@plt+0x2afc>
   1424c:	movw	r1, #44200	; 0xaca8
   14250:	mov	r0, #0
   14254:	movt	r1, #1
   14258:	mov	r2, #5
   1425c:	bl	1159c <dcgettext@plt>
   14260:	add	ip, sp, #8704	; 0x2200
   14264:	movw	r3, #56812	; 0xddec
   14268:	add	ip, ip, #56	; 0x38
   1426c:	movt	r3, #65535	; 0xffff
   14270:	ldr	r3, [ip, r3]
   14274:	cmp	r3, #0
   14278:	mov	r4, r0
   1427c:	beq	143fc <strspn@plt+0x2b30>
   14280:	mov	r2, r4
   14284:	movw	r1, #43956	; 0xabb4
   14288:	mov	r0, #1
   1428c:	movt	r1, #1
   14290:	bl	11788 <__printf_chk@plt>
   14294:	mov	r2, #5
   14298:	movw	r1, #44220	; 0xacbc
   1429c:	mov	r0, #0
   142a0:	movt	r1, #1
   142a4:	bl	1159c <dcgettext@plt>
   142a8:	add	r1, sp, #8704	; 0x2200
   142ac:	movw	r3, #56816	; 0xddf0
   142b0:	add	r1, r1, #56	; 0x38
   142b4:	movt	r3, #65535	; 0xffff
   142b8:	ldr	r3, [r1, r3]
   142bc:	cmp	r3, #0
   142c0:	ldreq	r3, [r7, #144]	; 0x90
   142c4:	mov	r2, r0
   142c8:	b	14314 <strspn@plt+0x2a48>
   142cc:	movw	r1, #44044	; 0xac0c
   142d0:	mov	r2, #5
   142d4:	movt	r1, #1
   142d8:	mov	r0, #0
   142dc:	bl	1159c <dcgettext@plt>
   142e0:	b	13758 <strspn@plt+0x1e8c>
   142e4:	mov	r2, #5
   142e8:	movw	r1, #44244	; 0xacd4
   142ec:	movt	r1, #1
   142f0:	bl	1159c <dcgettext@plt>
   142f4:	add	r1, sp, #8704	; 0x2200
   142f8:	movw	r3, #56808	; 0xdde8
   142fc:	add	r1, r1, #56	; 0x38
   14300:	movt	r3, #65535	; 0xffff
   14304:	ldr	r3, [r1, r3]
   14308:	cmp	r3, #0
   1430c:	ldreq	r3, [r7, #168]	; 0xa8
   14310:	mov	r2, r0
   14314:	movw	r1, #43956	; 0xabb4
   14318:	mov	r0, #1
   1431c:	movt	r1, #1
   14320:	bl	11788 <__printf_chk@plt>
   14324:	b	1377c <strspn@plt+0x1eb0>
   14328:	ldr	r0, [r7, #180]	; 0xb4
   1432c:	ldr	r1, [r7, #168]	; 0xa8
   14330:	bl	1969c <strspn@plt+0x7dd0>
   14334:	mov	r3, r0
   14338:	b	141c8 <strspn@plt+0x28fc>
   1433c:	movw	r2, #43900	; 0xab7c
   14340:	movt	r2, #1
   14344:	mov	r3, lr
   14348:	add	lr, lr, #8
   1434c:	ldm	r2, {r0, r1, r2}
   14350:	stmia	r3!, {r0, r1}
   14354:	strb	r2, [r3]
   14358:	b	13574 <strspn@plt+0x1ca8>
   1435c:	ldrb	r0, [r3, #3]
   14360:	cmp	r0, #0
   14364:	bne	13c34 <strspn@plt+0x2368>
   14368:	mov	r2, #5
   1436c:	movw	r1, #44444	; 0xad9c
   14370:	movt	r1, #1
   14374:	bl	1159c <dcgettext@plt>
   14378:	movw	r1, #43808	; 0xab20
   1437c:	movw	r3, #44460	; 0xadac
   14380:	movt	r1, #1
   14384:	movt	r3, #1
   14388:	mov	r2, r0
   1438c:	mov	r0, #1
   14390:	bl	11788 <__printf_chk@plt>
   14394:	b	13c34 <strspn@plt+0x2368>
   14398:	movw	r1, #44140	; 0xac6c
   1439c:	mov	r2, #5
   143a0:	movt	r1, #1
   143a4:	bl	1159c <dcgettext@plt>
   143a8:	mov	r4, r0
   143ac:	ldr	r0, [r7, #108]	; 0x6c
   143b0:	ldr	r1, [r7, #180]	; 0xb4
   143b4:	bl	1969c <strspn@plt+0x7dd0>
   143b8:	mov	r3, r0
   143bc:	b	14180 <strspn@plt+0x28b4>
   143c0:	vldr	s16, [pc, #104]	; 14430 <strspn@plt+0x2b64>
   143c4:	b	13a58 <strspn@plt+0x218c>
   143c8:	mov	r2, #5
   143cc:	movw	r1, #44232	; 0xacc8
   143d0:	movt	r1, #1
   143d4:	bl	1159c <dcgettext@plt>
   143d8:	add	ip, sp, #8704	; 0x2200
   143dc:	movw	r3, #56812	; 0xddec
   143e0:	add	ip, ip, #56	; 0x38
   143e4:	movt	r3, #65535	; 0xffff
   143e8:	ldr	r3, [ip, r3]
   143ec:	cmp	r3, #0
   143f0:	ldreq	r3, [r7, #156]	; 0x9c
   143f4:	mov	r2, r0
   143f8:	b	14314 <strspn@plt+0x2a48>
   143fc:	ldr	r0, [r7, #156]	; 0x9c
   14400:	ldr	r1, [r7, #144]	; 0x90
   14404:	bl	1969c <strspn@plt+0x7dd0>
   14408:	mov	r3, r0
   1440c:	b	14280 <strspn@plt+0x29b4>
   14410:	bl	115a8 <__stack_chk_fail@plt>
   14414:	movw	r1, #44016	; 0xabf0
   14418:	mov	r2, #5
   1441c:	movt	r1, #1
   14420:	bl	1159c <dcgettext@plt>
   14424:	mov	r1, r0
   14428:	mov	r0, #1
   1442c:	bl	115d8 <err@plt>
   14430:	andeq	r0, r0, r0
   14434:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14438:	sub	sp, sp, #12
   1443c:	cmp	r2, #6
   14440:	mov	r9, #0
   14444:	ldr	ip, [sp, #48]	; 0x30
   14448:	mov	fp, r2
   1444c:	str	r0, [sp, #4]
   14450:	mov	sl, r1
   14454:	mov	r8, r3
   14458:	strb	r9, [ip]
   1445c:	beq	14490 <strspn@plt+0x2bc4>
   14460:	add	fp, fp, fp, lsl #1
   14464:	movw	r3, #42252	; 0xa50c
   14468:	movt	r3, #1
   1446c:	movw	r2, #48496	; 0xbd70
   14470:	ldr	r0, [sp, #48]	; 0x30
   14474:	movt	r2, #1
   14478:	ldr	r3, [r3, fp, lsl #2]
   1447c:	mov	r1, #8192	; 0x2000
   14480:	bl	1171c <snprintf@plt>
   14484:	ldr	r0, [sp, #48]	; 0x30
   14488:	add	sp, sp, #12
   1448c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14490:	ldr	ip, [sp, #4]
   14494:	ldr	r3, [ip]
   14498:	subs	r5, r3, #1
   1449c:	bmi	1453c <strspn@plt+0x2c70>
   144a0:	lsl	r7, r5, #4
   144a4:	ldr	r6, [sp, #48]	; 0x30
   144a8:	mov	r4, #8192	; 0x2000
   144ac:	b	144e4 <strspn@plt+0x2c18>
   144b0:	cmp	r5, #0
   144b4:	sub	r5, r5, #1
   144b8:	beq	14534 <strspn@plt+0x2c68>
   144bc:	cmp	r0, #1
   144c0:	bls	1454c <strspn@plt+0x2c80>
   144c4:	ldrb	r2, [r8, #8]
   144c8:	strb	r9, [r3, #1]
   144cc:	tst	r2, #2
   144d0:	moveq	r2, #58	; 0x3a
   144d4:	movne	r2, #44	; 0x2c
   144d8:	cmn	r5, #1
   144dc:	strb	r2, [r3]
   144e0:	beq	14534 <strspn@plt+0x2c68>
   144e4:	ldr	r3, [sl]
   144e8:	mov	r0, r6
   144ec:	mov	r1, r4
   144f0:	movw	r2, #48496	; 0xbd70
   144f4:	movt	r2, #1
   144f8:	ldr	r3, [r3, r7]
   144fc:	sub	r7, r7, #16
   14500:	bl	1171c <snprintf@plt>
   14504:	lsr	r2, r0, #31
   14508:	add	r3, r6, r0
   1450c:	cmp	r4, r0
   14510:	orrls	r2, r2, #1
   14514:	rsb	r0, r0, r4
   14518:	cmp	r2, #0
   1451c:	add	r6, r3, #1
   14520:	sub	r4, r0, #1
   14524:	beq	144b0 <strspn@plt+0x2be4>
   14528:	mov	r0, #0
   1452c:	add	sp, sp, #12
   14530:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14534:	ldr	ip, [sp, #4]
   14538:	ldr	r3, [ip]
   1453c:	cmp	r3, #0
   14540:	beq	14460 <strspn@plt+0x2b94>
   14544:	ldr	r0, [sp, #48]	; 0x30
   14548:	b	14488 <strspn@plt+0x2bbc>
   1454c:	mov	r0, r2
   14550:	add	sp, sp, #12
   14554:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14558:	push	{r4, r5, r6, r7, r8, lr}
   1455c:	movw	r8, #53648	; 0xd190
   14560:	movt	r8, #2
   14564:	sub	sp, sp, #264	; 0x108
   14568:	mov	r7, r0
   1456c:	movw	r2, #48496	; 0xbd70
   14570:	ldr	ip, [r8]
   14574:	movw	r0, #47368	; 0xb908
   14578:	movt	r2, #1
   1457c:	movt	r0, #1
   14580:	movw	r3, #44652	; 0xae6c
   14584:	mov	r1, #0
   14588:	movt	r3, #1
   1458c:	str	ip, [sp, #260]	; 0x104
   14590:	bl	16f78 <strspn@plt+0x56ac>
   14594:	subs	r4, r0, #0
   14598:	moveq	r0, r4
   1459c:	beq	14618 <strspn@plt+0x2d4c>
   145a0:	mov	r1, #0
   145a4:	mov	r2, #256	; 0x100
   145a8:	add	r0, sp, #4
   145ac:	bl	11758 <memset@plt>
   145b0:	mov	r1, #1
   145b4:	mov	r2, #255	; 0xff
   145b8:	mov	r3, r4
   145bc:	add	r0, sp, #4
   145c0:	bl	1162c <fread@plt>
   145c4:	mov	r6, r0
   145c8:	mov	r0, r4
   145cc:	bl	117d0 <fclose@plt>
   145d0:	cmp	r6, #0
   145d4:	beq	14630 <strspn@plt+0x2d64>
   145d8:	mov	r4, #0
   145dc:	b	145f8 <strspn@plt+0x2d2c>
   145e0:	mov	r0, r5
   145e4:	bl	116e0 <strlen@plt>
   145e8:	add	r0, r0, #1
   145ec:	add	r4, r4, r0
   145f0:	cmp	r6, r4
   145f4:	bls	14630 <strspn@plt+0x2d64>
   145f8:	add	r3, sp, #4
   145fc:	mov	r1, r7
   14600:	add	r5, r3, r4
   14604:	mov	r0, r5
   14608:	bl	114d0 <strcmp@plt>
   1460c:	cmp	r0, #0
   14610:	bne	145e0 <strspn@plt+0x2d14>
   14614:	mov	r0, #1
   14618:	ldr	r2, [sp, #260]	; 0x104
   1461c:	ldr	r3, [r8]
   14620:	cmp	r2, r3
   14624:	bne	14638 <strspn@plt+0x2d6c>
   14628:	add	sp, sp, #264	; 0x108
   1462c:	pop	{r4, r5, r6, r7, r8, pc}
   14630:	mov	r0, #0
   14634:	b	14618 <strspn@plt+0x2d4c>
   14638:	bl	115a8 <__stack_chk_fail@plt>
   1463c:	movw	r3, #53664	; 0xd1a0
   14640:	movt	r3, #2
   14644:	push	{r4, r5, r6, lr}
   14648:	ldr	r4, [r3]
   1464c:	mov	r0, r4
   14650:	bl	11638 <__fpending@plt>
   14654:	mov	r6, r0
   14658:	mov	r0, r4
   1465c:	bl	1153c <ferror@plt>
   14660:	mov	r5, r0
   14664:	mov	r0, r4
   14668:	bl	117d0 <fclose@plt>
   1466c:	adds	r4, r0, #0
   14670:	movne	r4, #1
   14674:	cmp	r5, #0
   14678:	bne	146f0 <strspn@plt+0x2e24>
   1467c:	cmp	r4, #0
   14680:	beq	1469c <strspn@plt+0x2dd0>
   14684:	cmp	r6, #0
   14688:	beq	14740 <strspn@plt+0x2e74>
   1468c:	bl	11704 <__errno_location@plt>
   14690:	ldr	r3, [r0]
   14694:	cmp	r3, #32
   14698:	bne	14754 <strspn@plt+0x2e88>
   1469c:	movw	r3, #53660	; 0xd19c
   146a0:	movt	r3, #2
   146a4:	ldr	r4, [r3]
   146a8:	mov	r0, r4
   146ac:	bl	11638 <__fpending@plt>
   146b0:	mov	r6, r0
   146b4:	mov	r0, r4
   146b8:	bl	1153c <ferror@plt>
   146bc:	mov	r5, r0
   146c0:	mov	r0, r4
   146c4:	bl	117d0 <fclose@plt>
   146c8:	adds	r4, r0, #0
   146cc:	movne	r4, #1
   146d0:	cmp	r5, #0
   146d4:	beq	1471c <strspn@plt+0x2e50>
   146d8:	cmp	r4, #0
   146dc:	bne	146e8 <strspn@plt+0x2e1c>
   146e0:	bl	11704 <__errno_location@plt>
   146e4:	str	r4, [r0]
   146e8:	mov	r0, #1
   146ec:	bl	11548 <_exit@plt>
   146f0:	cmp	r4, #0
   146f4:	bne	1468c <strspn@plt+0x2dc0>
   146f8:	bl	11704 <__errno_location@plt>
   146fc:	str	r4, [r0]
   14700:	mov	r2, #5
   14704:	movw	r1, #44684	; 0xae8c
   14708:	mov	r0, #0
   1470c:	movt	r1, #1
   14710:	bl	1159c <dcgettext@plt>
   14714:	bl	116f8 <warnx@plt>
   14718:	b	146e8 <strspn@plt+0x2e1c>
   1471c:	cmp	r4, #0
   14720:	popeq	{r4, r5, r6, pc}
   14724:	cmp	r6, #0
   14728:	bne	146e8 <strspn@plt+0x2e1c>
   1472c:	bl	11704 <__errno_location@plt>
   14730:	ldr	r3, [r0]
   14734:	cmp	r3, #9
   14738:	bne	146e8 <strspn@plt+0x2e1c>
   1473c:	pop	{r4, r5, r6, pc}
   14740:	bl	11704 <__errno_location@plt>
   14744:	ldr	r3, [r0]
   14748:	cmp	r3, #9
   1474c:	bne	14694 <strspn@plt+0x2dc8>
   14750:	b	1469c <strspn@plt+0x2dd0>
   14754:	cmp	r3, #0
   14758:	beq	14700 <strspn@plt+0x2e34>
   1475c:	mov	r2, #5
   14760:	movw	r1, #44684	; 0xae8c
   14764:	mov	r0, #0
   14768:	movt	r1, #1
   1476c:	bl	1159c <dcgettext@plt>
   14770:	bl	117f4 <warn@plt>
   14774:	b	146e8 <strspn@plt+0x2e1c>
   14778:	movw	ip, #53680	; 0xd1b0
   1477c:	movt	ip, #2
   14780:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14784:	mov	fp, r0
   14788:	sub	sp, sp, #28
   1478c:	ldr	r0, [ip]
   14790:	ldr	ip, [fp, #128]	; 0x80
   14794:	mov	r5, #0
   14798:	str	r3, [sp, #16]
   1479c:	add	r3, r0, #31
   147a0:	ldr	r0, [sp, #64]	; 0x40
   147a4:	lsr	r3, r3, #5
   147a8:	ldr	r4, [ip, r1, lsl #2]
   147ac:	strb	r5, [r0]
   147b0:	lsl	r5, r3, #2
   147b4:	cmp	r2, #12
   147b8:	ldrls	pc, [pc, r2, lsl #2]
   147bc:	b	14818 <strspn@plt+0x2f4c>
   147c0:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   147c4:	andeq	r4, r1, ip, asr r8
   147c8:	muleq	r1, r4, r8
   147cc:	ldrdeq	r4, [r1], -r0
   147d0:	andeq	r4, r1, ip, asr r9
   147d4:	andeq	r4, r1, r4, lsl #19
   147d8:	andeq	r4, r1, ip, lsr #19
   147dc:	andeq	r4, r1, r0, ror #22
   147e0:	andeq	r4, r1, r8, asr #21
   147e4:	andeq	r4, r1, r4, lsl #22
   147e8:			; <UNDEFINED> instruction: 0x00014bb0
   147ec:	andeq	r4, r1, r8, lsl #24
   147f0:	andeq	r4, r1, r4, lsr #16
   147f4:	ldr	r0, [sp, #64]	; 0x40
   147f8:	movw	r3, #44696	; 0xae98
   147fc:	movt	r3, #1
   14800:	str	r4, [sp, #4]
   14804:	str	r3, [sp]
   14808:	mov	r1, #8192	; 0x2000
   1480c:	mov	r2, #1
   14810:	mvn	r3, #0
   14814:	bl	118b4 <__snprintf_chk@plt>
   14818:	ldr	r0, [sp, #64]	; 0x40
   1481c:	add	sp, sp, #28
   14820:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14824:	ldr	r3, [fp, #64]	; 0x40
   14828:	cmp	r3, #0
   1482c:	beq	14818 <strspn@plt+0x2f4c>
   14830:	ldr	r1, [r3, r1, lsl #2]
   14834:	cmp	r1, #0
   14838:	beq	14818 <strspn@plt+0x2f4c>
   1483c:	movw	r2, #8191	; 0x1fff
   14840:	ldr	r0, [sp, #64]	; 0x40
   14844:	bl	11764 <strncpy@plt>
   14848:	ldr	r0, [sp, #64]	; 0x40
   1484c:	movw	r3, #8191	; 0x1fff
   14850:	mov	r2, #0
   14854:	strb	r2, [r0, r3]
   14858:	b	1481c <strspn@plt+0x2f50>
   1485c:	ldr	r2, [sp, #16]
   14860:	ldrb	r3, [r2, #8]
   14864:	ubfx	r3, r3, #4, #1
   14868:	cmp	r3, #0
   1486c:	beq	14d90 <strspn@plt+0x34c4>
   14870:	ldr	r3, [fp, #188]	; 0xbc
   14874:	ldr	r3, [r3, r1, lsl #2]
   14878:	cmn	r3, #1
   1487c:	beq	148b8 <strspn@plt+0x2fec>
   14880:	str	r3, [sp, #4]
   14884:	movw	r3, #44696	; 0xae98
   14888:	ldr	r0, [sp, #64]	; 0x40
   1488c:	movt	r3, #1
   14890:	b	14804 <strspn@plt+0x2f38>
   14894:	ldr	r0, [sp, #16]
   14898:	ldrb	r3, [r0, #8]
   1489c:	ubfx	r3, r3, #4, #1
   148a0:	cmp	r3, #0
   148a4:	beq	14d40 <strspn@plt+0x3474>
   148a8:	ldr	r3, [fp, #176]	; 0xb0
   148ac:	ldr	r3, [r3, r1, lsl #2]
   148b0:	cmn	r3, #1
   148b4:	bne	14880 <strspn@plt+0x2fb4>
   148b8:	movw	r3, #44700	; 0xae9c
   148bc:	movt	r3, #1
   148c0:	ldr	r0, [sp, #64]	; 0x40
   148c4:	ldrh	r3, [r3]
   148c8:	strh	r3, [r0]
   148cc:	b	1481c <strspn@plt+0x2f50>
   148d0:	ldr	r2, [fp, #132]	; 0x84
   148d4:	ldr	r0, [fp, #140]	; 0x8c
   148d8:	cmp	r2, #0
   148dc:	beq	14818 <strspn@plt+0x2f4c>
   148e0:	and	r3, r4, #31
   148e4:	mov	r7, #1
   148e8:	mov	ip, #0
   148ec:	lsl	r7, r7, r3
   148f0:	lsl	r5, r5, #3
   148f4:	lsr	r6, r4, #5
   148f8:	mov	r3, ip
   148fc:	b	1490c <strspn@plt+0x3040>
   14900:	cmp	r2, r3
   14904:	add	ip, ip, #4
   14908:	beq	14818 <strspn@plt+0x2f4c>
   1490c:	cmp	r4, r5
   14910:	add	r3, r3, #1
   14914:	bcs	14900 <strspn@plt+0x3034>
   14918:	ldr	r1, [r0, ip]
   1491c:	ldr	r1, [r1, r6, lsl #2]
   14920:	tst	r7, r1
   14924:	beq	14900 <strspn@plt+0x3034>
   14928:	movw	r3, #44696	; 0xae98
   1492c:	movt	r3, #1
   14930:	str	r3, [sp]
   14934:	mov	r1, #8192	; 0x2000
   14938:	ldr	lr, [fp, #136]	; 0x88
   1493c:	mov	r2, #1
   14940:	ldr	r0, [sp, #64]	; 0x40
   14944:	mvn	r3, #0
   14948:	ldr	ip, [lr, ip]
   1494c:	str	ip, [sp, #4]
   14950:	bl	118b4 <__snprintf_chk@plt>
   14954:	ldr	r0, [sp, #64]	; 0x40
   14958:	b	1481c <strspn@plt+0x2f50>
   1495c:	ldr	r0, [sp, #16]
   14960:	ldrb	r3, [r0, #8]
   14964:	ubfx	r3, r3, #4, #1
   14968:	cmp	r3, #0
   1496c:	beq	14cf0 <strspn@plt+0x3424>
   14970:	ldr	r3, [fp, #164]	; 0xa4
   14974:	ldr	r3, [r3, r1, lsl #2]
   14978:	cmn	r3, #1
   1497c:	bne	14880 <strspn@plt+0x2fb4>
   14980:	b	148b8 <strspn@plt+0x2fec>
   14984:	ldr	r2, [sp, #16]
   14988:	ldrb	r3, [r2, #8]
   1498c:	ubfx	r3, r3, #4, #1
   14990:	cmp	r3, #0
   14994:	beq	14c90 <strspn@plt+0x33c4>
   14998:	ldr	r3, [fp, #152]	; 0x98
   1499c:	ldr	r3, [r3, r1, lsl #2]
   149a0:	cmn	r3, #1
   149a4:	bne	14880 <strspn@plt+0x2fb4>
   149a8:	b	148b8 <strspn@plt+0x2fec>
   149ac:	ldr	sl, [fp, #112]	; 0x70
   149b0:	subs	sl, sl, #1
   149b4:	bmi	14818 <strspn@plt+0x2f4c>
   149b8:	and	r3, r4, #31
   149bc:	lsl	ip, sl, #4
   149c0:	mov	r7, #1
   149c4:	ldr	r8, [sp, #64]	; 0x40
   149c8:	lsl	r7, r7, r3
   149cc:	lsl	r5, r5, #3
   149d0:	mov	r3, fp
   149d4:	lsr	r6, r4, #5
   149d8:	mov	fp, ip
   149dc:	mov	r9, #8192	; 0x2000
   149e0:	mov	ip, r3
   149e4:	movw	r1, #44720	; 0xaeb0
   149e8:	movt	r1, #1
   149ec:	str	r1, [sp, #20]
   149f0:	ldr	r3, [ip, #116]	; 0x74
   149f4:	add	r3, r3, fp
   149f8:	ldr	r2, [r3, #8]
   149fc:	ldr	r0, [r3, #12]
   14a00:	cmp	r2, #0
   14a04:	beq	14a78 <strspn@plt+0x31ac>
   14a08:	mov	r3, #0
   14a0c:	b	14a1c <strspn@plt+0x3150>
   14a10:	add	r3, r3, #1
   14a14:	cmp	r2, r3
   14a18:	beq	14a78 <strspn@plt+0x31ac>
   14a1c:	cmp	r5, r4
   14a20:	bls	14a10 <strspn@plt+0x3144>
   14a24:	ldr	r1, [r0, r3, lsl #2]
   14a28:	ldr	r1, [r1, r6, lsl #2]
   14a2c:	tst	r7, r1
   14a30:	beq	14a10 <strspn@plt+0x3144>
   14a34:	ldr	r1, [sp, #20]
   14a38:	mov	r0, r8
   14a3c:	str	r3, [sp, #4]
   14a40:	mov	r2, #1
   14a44:	mvn	r3, #0
   14a48:	str	ip, [sp, #12]
   14a4c:	str	r1, [sp]
   14a50:	mov	r1, r9
   14a54:	bl	118b4 <__snprintf_chk@plt>
   14a58:	ldr	ip, [sp, #12]
   14a5c:	cmp	r9, r0
   14a60:	movhi	r3, #0
   14a64:	movls	r3, #1
   14a68:	orrs	r3, r3, r0, lsr #31
   14a6c:	bne	14c70 <strspn@plt+0x33a4>
   14a70:	add	r8, r8, r0
   14a74:	rsb	r9, r0, r9
   14a78:	cmp	sl, #0
   14a7c:	beq	14818 <strspn@plt+0x2f4c>
   14a80:	cmp	r9, #1
   14a84:	bls	14c70 <strspn@plt+0x33a4>
   14a88:	ldr	r2, [sp, #16]
   14a8c:	sub	sl, sl, #1
   14a90:	sub	r9, r9, #1
   14a94:	sub	fp, fp, #16
   14a98:	ldrb	r3, [r2, #8]
   14a9c:	add	r2, r8, #1
   14aa0:	tst	r3, #2
   14aa4:	mov	r3, #0
   14aa8:	strb	r3, [r8, #1]
   14aac:	moveq	r3, #58	; 0x3a
   14ab0:	movne	r3, #44	; 0x2c
   14ab4:	cmn	sl, #1
   14ab8:	strb	r3, [r8]
   14abc:	beq	14818 <strspn@plt+0x2f4c>
   14ac0:	mov	r8, r2
   14ac4:	b	149f0 <strspn@plt+0x3124>
   14ac8:	ldr	r3, [fp, #196]	; 0xc4
   14acc:	cmp	r3, #0
   14ad0:	beq	14818 <strspn@plt+0x2f4c>
   14ad4:	movw	r2, #44696	; 0xae98
   14ad8:	movt	r2, #1
   14adc:	str	r2, [sp]
   14ae0:	mov	r2, #1
   14ae4:	ldr	ip, [r3, r1, lsl #2]
   14ae8:	mov	r1, #8192	; 0x2000
   14aec:	ldr	r0, [sp, #64]	; 0x40
   14af0:	mvn	r3, #0
   14af4:	str	ip, [sp, #4]
   14af8:	bl	118b4 <__snprintf_chk@plt>
   14afc:	ldr	r0, [sp, #64]	; 0x40
   14b00:	b	1481c <strspn@plt+0x2f50>
   14b04:	ldr	r3, [fp, #200]	; 0xc8
   14b08:	cmp	r3, #0
   14b0c:	beq	14818 <strspn@plt+0x2f4c>
   14b10:	ldr	r0, [sp, #16]
   14b14:	ldr	r2, [r0]
   14b18:	ldr	r0, [r3, r1, lsl #2]
   14b1c:	cmp	r2, #1
   14b20:	beq	14c18 <strspn@plt+0x334c>
   14b24:	cmp	r0, #0
   14b28:	bne	14c78 <strspn@plt+0x33ac>
   14b2c:	movw	r1, #44716	; 0xaeac
   14b30:	mov	r2, #5
   14b34:	movt	r1, #1
   14b38:	bl	1159c <dcgettext@plt>
   14b3c:	mov	r3, r0
   14b40:	ldr	r0, [sp, #64]	; 0x40
   14b44:	mov	r1, #8192	; 0x2000
   14b48:	movw	r2, #48496	; 0xbd70
   14b4c:	movt	r2, #1
   14b50:	bl	1171c <snprintf@plt>
   14b54:	ldr	r0, [sp, #64]	; 0x40
   14b58:	add	sp, sp, #28
   14b5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14b60:	ldr	r3, [fp, #192]	; 0xc0
   14b64:	cmp	r3, #0
   14b68:	beq	14818 <strspn@plt+0x2f4c>
   14b6c:	ldr	ip, [r3, r1, lsl #2]
   14b70:	movw	r1, #42252	; 0xa50c
   14b74:	ldr	r0, [sp, #16]
   14b78:	movt	r1, #1
   14b7c:	movw	r2, #48496	; 0xbd70
   14b80:	movt	r2, #1
   14b84:	add	ip, r1, ip, lsl #3
   14b88:	mov	r1, #8192	; 0x2000
   14b8c:	ldr	r4, [r0]
   14b90:	ldr	lr, [ip, #244]	; 0xf4
   14b94:	cmp	r4, #1
   14b98:	ldr	r3, [ip, #248]	; 0xf8
   14b9c:	ldr	r0, [sp, #64]	; 0x40
   14ba0:	moveq	r3, lr
   14ba4:	bl	1171c <snprintf@plt>
   14ba8:	ldr	r0, [sp, #64]	; 0x40
   14bac:	b	1481c <strspn@plt+0x2f50>
   14bb0:	ldr	r2, [fp, #104]	; 0x68
   14bb4:	cmp	r2, #0
   14bb8:	beq	14818 <strspn@plt+0x2f4c>
   14bbc:	ldr	r0, [sp, #16]
   14bc0:	ldr	r1, [r0]
   14bc4:	cmp	r1, #1
   14bc8:	beq	14c38 <strspn@plt+0x336c>
   14bcc:	cmp	r4, r3, lsl #5
   14bd0:	bcs	14bec <strspn@plt+0x3320>
   14bd4:	lsr	r3, r4, #5
   14bd8:	and	r4, r4, #31
   14bdc:	ldr	r3, [r2, r3, lsl #2]
   14be0:	lsr	r3, r3, r4
   14be4:	tst	r3, #1
   14be8:	bne	14c78 <strspn@plt+0x33ac>
   14bec:	movw	r1, #44716	; 0xaeac
   14bf0:	mov	r0, #0
   14bf4:	movt	r1, #1
   14bf8:	mov	r2, #5
   14bfc:	bl	1159c <dcgettext@plt>
   14c00:	mov	r3, r0
   14c04:	b	14b40 <strspn@plt+0x3274>
   14c08:	ldr	r3, [fp, #60]	; 0x3c
   14c0c:	cmp	r3, #0
   14c10:	bne	14830 <strspn@plt+0x2f64>
   14c14:	b	14818 <strspn@plt+0x2f4c>
   14c18:	cmp	r0, #0
   14c1c:	bne	14c58 <strspn@plt+0x338c>
   14c20:	movw	r1, #44708	; 0xaea4
   14c24:	mov	r2, #5
   14c28:	movt	r1, #1
   14c2c:	bl	1159c <dcgettext@plt>
   14c30:	mov	r3, r0
   14c34:	b	14b40 <strspn@plt+0x3274>
   14c38:	cmp	r4, r3, lsl #5
   14c3c:	bcs	14de0 <strspn@plt+0x3514>
   14c40:	lsr	r3, r4, #5
   14c44:	and	r4, r4, #31
   14c48:	ldr	r3, [r2, r3, lsl #2]
   14c4c:	lsr	r3, r3, r4
   14c50:	tst	r3, #1
   14c54:	beq	14de0 <strspn@plt+0x3514>
   14c58:	movw	r1, #44704	; 0xaea0
   14c5c:	mov	r2, #5
   14c60:	movt	r1, #1
   14c64:	mov	r0, #0
   14c68:	bl	1159c <dcgettext@plt>
   14c6c:	b	14c30 <strspn@plt+0x3364>
   14c70:	mov	r0, #0
   14c74:	b	1481c <strspn@plt+0x2f50>
   14c78:	movw	r1, #44712	; 0xaea8
   14c7c:	mov	r2, #5
   14c80:	movt	r1, #1
   14c84:	mov	r0, #0
   14c88:	bl	1159c <dcgettext@plt>
   14c8c:	b	14c30 <strspn@plt+0x3364>
   14c90:	ldr	r2, [fp, #144]	; 0x90
   14c94:	ldr	r6, [fp, #148]	; 0x94
   14c98:	cmp	r2, #0
   14c9c:	beq	14818 <strspn@plt+0x2f4c>
   14ca0:	and	r1, r4, #31
   14ca4:	mov	ip, #1
   14ca8:	lsl	r5, r5, #3
   14cac:	lsl	ip, ip, r1
   14cb0:	lsr	r0, r4, #5
   14cb4:	b	14cc4 <strspn@plt+0x33f8>
   14cb8:	add	r3, r3, #1
   14cbc:	cmp	r2, r3
   14cc0:	beq	14818 <strspn@plt+0x2f4c>
   14cc4:	cmp	r4, r5
   14cc8:	bcs	14cb8 <strspn@plt+0x33ec>
   14ccc:	ldr	r1, [r6, r3, lsl #2]
   14cd0:	ldr	r1, [r1, r0, lsl #2]
   14cd4:	tst	ip, r1
   14cd8:	beq	14cb8 <strspn@plt+0x33ec>
   14cdc:	str	r3, [sp, #4]
   14ce0:	movw	r3, #44720	; 0xaeb0
   14ce4:	ldr	r0, [sp, #64]	; 0x40
   14ce8:	movt	r3, #1
   14cec:	b	14804 <strspn@plt+0x2f38>
   14cf0:	ldr	r2, [fp, #156]	; 0x9c
   14cf4:	ldr	r6, [fp, #160]	; 0xa0
   14cf8:	cmp	r2, #0
   14cfc:	beq	14818 <strspn@plt+0x2f4c>
   14d00:	and	r1, r4, #31
   14d04:	mov	ip, #1
   14d08:	lsl	r5, r5, #3
   14d0c:	lsl	ip, ip, r1
   14d10:	lsr	r0, r4, #5
   14d14:	b	14d24 <strspn@plt+0x3458>
   14d18:	add	r3, r3, #1
   14d1c:	cmp	r2, r3
   14d20:	beq	14818 <strspn@plt+0x2f4c>
   14d24:	cmp	r4, r5
   14d28:	bcs	14d18 <strspn@plt+0x344c>
   14d2c:	ldr	r1, [r6, r3, lsl #2]
   14d30:	ldr	r1, [r1, r0, lsl #2]
   14d34:	tst	ip, r1
   14d38:	beq	14d18 <strspn@plt+0x344c>
   14d3c:	b	14cdc <strspn@plt+0x3410>
   14d40:	ldr	r2, [fp, #168]	; 0xa8
   14d44:	ldr	r6, [fp, #172]	; 0xac
   14d48:	cmp	r2, #0
   14d4c:	beq	14818 <strspn@plt+0x2f4c>
   14d50:	and	r1, r4, #31
   14d54:	mov	ip, #1
   14d58:	lsl	r5, r5, #3
   14d5c:	lsl	ip, ip, r1
   14d60:	lsr	r0, r4, #5
   14d64:	b	14d74 <strspn@plt+0x34a8>
   14d68:	add	r3, r3, #1
   14d6c:	cmp	r2, r3
   14d70:	beq	14818 <strspn@plt+0x2f4c>
   14d74:	cmp	r4, r5
   14d78:	bcs	14d68 <strspn@plt+0x349c>
   14d7c:	ldr	r1, [r6, r3, lsl #2]
   14d80:	ldr	r1, [r1, r0, lsl #2]
   14d84:	tst	ip, r1
   14d88:	beq	14d68 <strspn@plt+0x349c>
   14d8c:	b	14cdc <strspn@plt+0x3410>
   14d90:	ldr	r2, [fp, #180]	; 0xb4
   14d94:	ldr	r6, [fp, #184]	; 0xb8
   14d98:	cmp	r2, #0
   14d9c:	beq	14818 <strspn@plt+0x2f4c>
   14da0:	and	r1, r4, #31
   14da4:	mov	ip, #1
   14da8:	lsl	r5, r5, #3
   14dac:	lsl	ip, ip, r1
   14db0:	lsr	r0, r4, #5
   14db4:	b	14dc4 <strspn@plt+0x34f8>
   14db8:	add	r3, r3, #1
   14dbc:	cmp	r2, r3
   14dc0:	beq	14818 <strspn@plt+0x2f4c>
   14dc4:	cmp	r4, r5
   14dc8:	bcs	14db8 <strspn@plt+0x34ec>
   14dcc:	ldr	r1, [r6, r3, lsl #2]
   14dd0:	ldr	r1, [r1, r0, lsl #2]
   14dd4:	tst	ip, r1
   14dd8:	beq	14db8 <strspn@plt+0x34ec>
   14ddc:	b	14cdc <strspn@plt+0x3410>
   14de0:	movw	r1, #44708	; 0xaea4
   14de4:	mov	r2, #5
   14de8:	movt	r1, #1
   14dec:	mov	r0, #0
   14df0:	bl	1159c <dcgettext@plt>
   14df4:	b	14c30 <strspn@plt+0x3364>
   14df8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14dfc:	sub	sp, sp, #8192	; 0x2000
   14e00:	sub	sp, sp, #44	; 0x2c
   14e04:	movw	ip, #53648	; 0xd190
   14e08:	movt	ip, #2
   14e0c:	add	lr, sp, #8192	; 0x2000
   14e10:	str	ip, [sp, #28]
   14e14:	mov	r5, r0
   14e18:	ldr	ip, [ip]
   14e1c:	mov	r0, #0
   14e20:	str	r1, [sp, #24]
   14e24:	mov	r8, r2
   14e28:	mov	r7, r3
   14e2c:	str	ip, [lr, #36]	; 0x24
   14e30:	bl	118c0 <scols_init_debug@plt>
   14e34:	bl	11614 <scols_new_table@plt>
   14e38:	subs	ip, r0, #0
   14e3c:	str	ip, [sp, #20]
   14e40:	beq	150c0 <strspn@plt+0x37f4>
   14e44:	cmp	r8, #0
   14e48:	ble	14ec4 <strspn@plt+0x35f8>
   14e4c:	ldr	ip, [sp, #24]
   14e50:	add	fp, r5, #112	; 0x70
   14e54:	add	sl, r5, #116	; 0x74
   14e58:	str	r5, [sp, #12]
   14e5c:	ldr	r5, [sp, #20]
   14e60:	sub	r6, ip, #4
   14e64:	add	r9, sp, #36	; 0x24
   14e68:	mov	r4, #0
   14e6c:	ldr	r2, [r6, #4]!
   14e70:	mov	r1, sl
   14e74:	mov	r0, fp
   14e78:	str	r9, [sp]
   14e7c:	mov	r3, r7
   14e80:	bl	14434 <strspn@plt+0x2b68>
   14e84:	subs	r1, r0, #0
   14e88:	beq	14e9c <strspn@plt+0x35d0>
   14e8c:	bl	11740 <__strdup@plt>
   14e90:	cmp	r0, #0
   14e94:	beq	15084 <strspn@plt+0x37b8>
   14e98:	mov	r1, r0
   14e9c:	mov	r0, r5
   14ea0:	vldr	d0, [pc, #568]	; 150e0 <strspn@plt+0x3814>
   14ea4:	mov	r2, #0
   14ea8:	bl	1150c <scols_table_new_column@plt>
   14eac:	cmp	r0, #0
   14eb0:	beq	15088 <strspn@plt+0x37bc>
   14eb4:	add	r4, r4, #1
   14eb8:	cmp	r4, r8
   14ebc:	bne	14e6c <strspn@plt+0x35a0>
   14ec0:	ldr	r5, [sp, #12]
   14ec4:	ldr	r1, [r5, #92]	; 0x5c
   14ec8:	cmp	r1, #0
   14ecc:	ble	15050 <strspn@plt+0x3784>
   14ed0:	add	sl, sp, #36	; 0x24
   14ed4:	mov	r4, #0
   14ed8:	movw	ip, #44700	; 0xae9c
   14edc:	movt	ip, #1
   14ee0:	str	ip, [sp, #12]
   14ee4:	movw	ip, #53680	; 0xd1b0
   14ee8:	movt	ip, #2
   14eec:	str	ip, [sp, #16]
   14ef0:	ldrb	r2, [r7, #8]
   14ef4:	ldr	r3, [r5, #128]	; 0x80
   14ef8:	tst	r2, #8
   14efc:	ldr	r3, [r3, r4, lsl #2]
   14f00:	bne	14f40 <strspn@plt+0x3674>
   14f04:	ldr	r0, [r5, #104]	; 0x68
   14f08:	cmp	r0, #0
   14f0c:	beq	14f40 <strspn@plt+0x3674>
   14f10:	ldr	lr, [sp, #16]
   14f14:	ldr	ip, [lr]
   14f18:	add	ip, ip, #31
   14f1c:	bic	ip, ip, #31
   14f20:	cmp	r3, ip
   14f24:	bcs	15044 <strspn@plt+0x3778>
   14f28:	lsr	ip, r3, #5
   14f2c:	and	lr, r3, #31
   14f30:	ldr	ip, [r0, ip, lsl #2]
   14f34:	lsr	r0, ip, lr
   14f38:	tst	r0, #1
   14f3c:	beq	15044 <strspn@plt+0x3778>
   14f40:	tst	r2, #4
   14f44:	bne	14f84 <strspn@plt+0x36b8>
   14f48:	ldr	r2, [r5, #104]	; 0x68
   14f4c:	cmp	r2, #0
   14f50:	beq	14f84 <strspn@plt+0x36b8>
   14f54:	ldr	ip, [sp, #16]
   14f58:	ldr	r0, [ip]
   14f5c:	add	r0, r0, #31
   14f60:	bic	r0, r0, #31
   14f64:	cmp	r3, r0
   14f68:	bcs	14f84 <strspn@plt+0x36b8>
   14f6c:	lsr	r0, r3, #5
   14f70:	and	ip, r3, #31
   14f74:	ldr	r0, [r2, r0, lsl #2]
   14f78:	lsr	r2, r0, ip
   14f7c:	tst	r2, #1
   14f80:	bne	15044 <strspn@plt+0x3778>
   14f84:	ldr	r2, [r5, #100]	; 0x64
   14f88:	cmp	r2, #0
   14f8c:	beq	14fc0 <strspn@plt+0x36f4>
   14f90:	ldr	ip, [sp, #16]
   14f94:	ldr	r0, [ip]
   14f98:	add	r0, r0, #31
   14f9c:	bic	r0, r0, #31
   14fa0:	cmp	r3, r0
   14fa4:	bcs	15044 <strspn@plt+0x3778>
   14fa8:	lsr	r0, r3, #5
   14fac:	and	r3, r3, #31
   14fb0:	ldr	r2, [r2, r0, lsl #2]
   14fb4:	lsr	r3, r2, r3
   14fb8:	tst	r3, #1
   14fbc:	beq	15044 <strspn@plt+0x3778>
   14fc0:	ldr	r0, [sp, #20]
   14fc4:	mov	r1, #0
   14fc8:	bl	11674 <scols_table_new_line@plt>
   14fcc:	subs	r9, r0, #0
   14fd0:	beq	150a4 <strspn@plt+0x37d8>
   14fd4:	cmp	r8, #0
   14fd8:	ble	15040 <strspn@plt+0x3774>
   14fdc:	ldr	ip, [sp, #24]
   14fe0:	mov	fp, #0
   14fe4:	sub	r6, ip, #4
   14fe8:	b	15014 <strspn@plt+0x3748>
   14fec:	ldrsb	r3, [r2]
   14ff0:	ldr	ip, [sp, #12]
   14ff4:	cmp	r3, #0
   14ff8:	moveq	r2, ip
   14ffc:	mov	r1, fp
   15000:	mov	r0, r9
   15004:	add	fp, fp, #1
   15008:	bl	114c4 <scols_line_set_data@plt>
   1500c:	cmp	fp, r8
   15010:	beq	15040 <strspn@plt+0x3774>
   15014:	ldr	r2, [r6, #4]!
   15018:	mov	r0, r5
   1501c:	str	sl, [sp]
   15020:	mov	r1, r4
   15024:	mov	r3, r7
   15028:	bl	14778 <strspn@plt+0x2eac>
   1502c:	subs	r2, r0, #0
   15030:	bne	14fec <strspn@plt+0x3720>
   15034:	movw	r2, #44700	; 0xae9c
   15038:	movt	r2, #1
   1503c:	b	14ffc <strspn@plt+0x3730>
   15040:	ldr	r1, [r5, #92]	; 0x5c
   15044:	add	r4, r4, #1
   15048:	cmp	r1, r4
   1504c:	bgt	14ef0 <strspn@plt+0x3624>
   15050:	ldr	r0, [sp, #20]
   15054:	bl	11800 <scols_print_table@plt>
   15058:	ldr	r0, [sp, #20]
   1505c:	bl	11680 <scols_unref_table@plt>
   15060:	ldr	ip, [sp, #28]
   15064:	add	r1, sp, #8192	; 0x2000
   15068:	ldr	r2, [r1, #36]	; 0x24
   1506c:	ldr	r3, [ip]
   15070:	cmp	r2, r3
   15074:	bne	150dc <strspn@plt+0x3810>
   15078:	add	sp, sp, #8192	; 0x2000
   1507c:	add	sp, sp, #44	; 0x2c
   15080:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15084:	bl	118d8 <strspn@plt+0xc>
   15088:	movw	r1, #44760	; 0xaed8
   1508c:	mov	r2, #5
   15090:	movt	r1, #1
   15094:	bl	1159c <dcgettext@plt>
   15098:	mov	r1, r0
   1509c:	mov	r0, #1
   150a0:	bl	115d8 <err@plt>
   150a4:	movw	r1, #44796	; 0xaefc
   150a8:	mov	r2, #5
   150ac:	movt	r1, #1
   150b0:	bl	1159c <dcgettext@plt>
   150b4:	mov	r1, r0
   150b8:	mov	r0, #1
   150bc:	bl	115d8 <err@plt>
   150c0:	movw	r1, #44724	; 0xaeb4
   150c4:	mov	r2, #5
   150c8:	movt	r1, #1
   150cc:	bl	1159c <dcgettext@plt>
   150d0:	mov	r1, r0
   150d4:	mov	r0, #1
   150d8:	bl	115d8 <err@plt>
   150dc:	bl	115a8 <__stack_chk_fail@plt>
	...
   150e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   150ec:	sub	sp, sp, #8192	; 0x2000
   150f0:	sub	sp, sp, #52	; 0x34
   150f4:	movw	ip, #53648	; 0xd190
   150f8:	movt	ip, #2
   150fc:	mov	r5, r3
   15100:	str	ip, [sp, #28]
   15104:	add	r3, sp, #8192	; 0x2000
   15108:	ldr	ip, [ip]
   1510c:	mov	r7, r2
   15110:	str	r1, [sp, #32]
   15114:	mov	r2, #5
   15118:	mov	r6, r0
   1511c:	movw	r1, #44832	; 0xaf20
   15120:	mov	r0, #0
   15124:	movt	r1, #1
   15128:	str	ip, [r3, #44]	; 0x2c
   1512c:	bl	1159c <dcgettext@plt>
   15130:	movw	r4, #53664	; 0xd1a0
   15134:	movt	r4, #2
   15138:	mov	r1, r0
   1513c:	mov	r0, #1
   15140:	bl	11788 <__printf_chk@plt>
   15144:	movw	r0, #44988	; 0xafbc
   15148:	ldr	r3, [r4]
   1514c:	movt	r0, #1
   15150:	mov	r1, #1
   15154:	mov	r2, #2
   15158:	bl	115fc <fwrite@plt>
   1515c:	cmp	r7, #0
   15160:	ble	15278 <strspn@plt+0x39ac>
   15164:	add	ip, sp, #44	; 0x2c
   15168:	str	ip, [sp, #20]
   1516c:	movw	ip, #42252	; 0xa50c
   15170:	movt	ip, #1
   15174:	str	ip, [sp, #24]
   15178:	mov	r8, #0
   1517c:	ldr	ip, [sp, #32]
   15180:	str	r6, [sp, #36]	; 0x24
   15184:	sub	sl, ip, #4
   15188:	add	ip, r6, #112	; 0x70
   1518c:	str	ip, [sp, #12]
   15190:	add	ip, r6, #116	; 0x74
   15194:	str	ip, [sp, #16]
   15198:	ldr	r6, [sl, #4]!
   1519c:	cmp	r6, #6
   151a0:	beq	15484 <strspn@plt+0x3bb8>
   151a4:	cmp	r8, #0
   151a8:	beq	151b8 <strspn@plt+0x38ec>
   151ac:	mov	r0, #44	; 0x2c
   151b0:	ldr	r1, [r4]
   151b4:	bl	115f0 <_IO_putc@plt>
   151b8:	ldr	ip, [sp, #20]
   151bc:	mov	r2, r6
   151c0:	ldr	r0, [sp, #12]
   151c4:	mov	r3, r5
   151c8:	ldr	r1, [sp, #16]
   151cc:	str	ip, [sp]
   151d0:	bl	14434 <strspn@plt+0x2b68>
   151d4:	subs	r9, r0, #0
   151d8:	beq	1546c <strspn@plt+0x3ba0>
   151dc:	ldrsb	r3, [r9]
   151e0:	cmp	r3, #0
   151e4:	beq	1546c <strspn@plt+0x3ba0>
   151e8:	cmp	r6, #6
   151ec:	beq	1525c <strspn@plt+0x3990>
   151f0:	add	r6, r6, r6, lsl #1
   151f4:	ldr	ip, [sp, #24]
   151f8:	add	r6, ip, r6, lsl #2
   151fc:	ldrb	r3, [r6, #8]
   15200:	tst	r3, #1
   15204:	bne	1525c <strspn@plt+0x3990>
   15208:	cmn	r9, #1
   1520c:	beq	1525c <strspn@plt+0x3990>
   15210:	ldrb	fp, [r9, #1]
   15214:	cmp	fp, #0
   15218:	beq	1525c <strspn@plt+0x3990>
   1521c:	add	r6, r9, #2
   15220:	b	15230 <strspn@plt+0x3964>
   15224:	ldrb	fp, [r6], #1
   15228:	cmp	fp, #0
   1522c:	beq	15250 <strspn@plt+0x3984>
   15230:	bl	1168c <__ctype_tolower_loc@plt>
   15234:	sxtb	fp, fp
   15238:	cmp	r6, #0
   1523c:	sxth	fp, fp
   15240:	ldr	r3, [r0]
   15244:	ldr	r3, [r3, fp, lsl #2]
   15248:	strb	r3, [r6, #-1]
   1524c:	bne	15224 <strspn@plt+0x3958>
   15250:	ldrsb	r3, [r9]
   15254:	cmp	r3, #0
   15258:	beq	1546c <strspn@plt+0x3ba0>
   1525c:	mov	r0, r9
   15260:	ldr	r1, [r4]
   15264:	bl	11878 <fputs@plt>
   15268:	add	r8, r8, #1
   1526c:	cmp	r8, r7
   15270:	bne	15198 <strspn@plt+0x38cc>
   15274:	ldr	r6, [sp, #36]	; 0x24
   15278:	mov	r0, #10
   1527c:	ldr	r1, [r4]
   15280:	bl	115f0 <_IO_putc@plt>
   15284:	ldr	r8, [r6, #92]	; 0x5c
   15288:	cmp	r8, #0
   1528c:	ble	15448 <strspn@plt+0x3b7c>
   15290:	add	fp, sp, #44	; 0x2c
   15294:	mov	sl, #0
   15298:	movw	ip, #43000	; 0xa7f8
   1529c:	movt	ip, #1
   152a0:	str	ip, [sp, #12]
   152a4:	movw	ip, #53680	; 0xd1b0
   152a8:	movt	ip, #2
   152ac:	str	ip, [sp, #16]
   152b0:	ldrb	r3, [r5, #8]
   152b4:	ldr	r2, [r6, #128]	; 0x80
   152b8:	tst	r3, #8
   152bc:	ldr	r2, [r2, sl, lsl #2]
   152c0:	bne	15300 <strspn@plt+0x3a34>
   152c4:	ldr	r1, [r6, #104]	; 0x68
   152c8:	cmp	r1, #0
   152cc:	beq	15300 <strspn@plt+0x3a34>
   152d0:	ldr	ip, [sp, #16]
   152d4:	ldr	r0, [ip]
   152d8:	add	r0, r0, #31
   152dc:	bic	r0, r0, #31
   152e0:	cmp	r2, r0
   152e4:	bcs	1543c <strspn@plt+0x3b70>
   152e8:	lsr	ip, r2, #5
   152ec:	and	r0, r2, #31
   152f0:	ldr	r1, [r1, ip, lsl #2]
   152f4:	lsr	r0, r1, r0
   152f8:	tst	r0, #1
   152fc:	beq	1543c <strspn@plt+0x3b70>
   15300:	tst	r3, #4
   15304:	bne	15344 <strspn@plt+0x3a78>
   15308:	ldr	r1, [r6, #104]	; 0x68
   1530c:	cmp	r1, #0
   15310:	beq	15344 <strspn@plt+0x3a78>
   15314:	ldr	ip, [sp, #16]
   15318:	ldr	r0, [ip]
   1531c:	add	r0, r0, #31
   15320:	bic	r0, r0, #31
   15324:	cmp	r2, r0
   15328:	bcs	15344 <strspn@plt+0x3a78>
   1532c:	lsr	ip, r2, #5
   15330:	and	r0, r2, #31
   15334:	ldr	r1, [r1, ip, lsl #2]
   15338:	lsr	r0, r1, r0
   1533c:	tst	r0, #1
   15340:	bne	1543c <strspn@plt+0x3b70>
   15344:	ldr	r1, [r6, #100]	; 0x64
   15348:	cmp	r1, #0
   1534c:	beq	15380 <strspn@plt+0x3ab4>
   15350:	ldr	ip, [sp, #16]
   15354:	ldr	r0, [ip]
   15358:	add	r0, r0, #31
   1535c:	bic	r0, r0, #31
   15360:	cmp	r2, r0
   15364:	bcs	1543c <strspn@plt+0x3b70>
   15368:	lsr	r0, r2, #5
   1536c:	and	r2, r2, #31
   15370:	ldr	r1, [r1, r0, lsl #2]
   15374:	lsr	r2, r1, r2
   15378:	tst	r2, #1
   1537c:	beq	1543c <strspn@plt+0x3b70>
   15380:	cmp	r7, #0
   15384:	ldrgt	r9, [sp, #32]
   15388:	movgt	r8, #0
   1538c:	bgt	153f4 <strspn@plt+0x3b28>
   15390:	b	1542c <strspn@plt+0x3b60>
   15394:	cmp	r8, #0
   15398:	beq	153a8 <strspn@plt+0x3adc>
   1539c:	mov	r0, #44	; 0x2c
   153a0:	ldr	r1, [r4]
   153a4:	bl	115f0 <_IO_putc@plt>
   153a8:	ldr	r2, [r9]
   153ac:	mov	r0, r6
   153b0:	str	fp, [sp]
   153b4:	mov	r1, sl
   153b8:	mov	r3, r5
   153bc:	bl	14778 <strspn@plt+0x2eac>
   153c0:	cmp	r0, #0
   153c4:	beq	15478 <strspn@plt+0x3bac>
   153c8:	ldrsb	r3, [r0]
   153cc:	ldr	ip, [sp, #12]
   153d0:	cmp	r3, #0
   153d4:	moveq	r0, ip
   153d8:	ldr	r1, [r4]
   153dc:	bl	11878 <fputs@plt>
   153e0:	add	r8, r8, #1
   153e4:	add	r9, r9, #4
   153e8:	cmp	r8, r7
   153ec:	beq	1542c <strspn@plt+0x3b60>
   153f0:	ldrb	r3, [r5, #8]
   153f4:	tst	r3, #2
   153f8:	beq	15394 <strspn@plt+0x3ac8>
   153fc:	ldr	r3, [r9]
   15400:	cmp	r3, #6
   15404:	bne	15394 <strspn@plt+0x3ac8>
   15408:	ldr	r3, [r6, #112]	; 0x70
   1540c:	cmp	r3, #0
   15410:	beq	153e0 <strspn@plt+0x3b14>
   15414:	cmp	r8, #0
   15418:	beq	153a8 <strspn@plt+0x3adc>
   1541c:	ldr	r1, [r4]
   15420:	mov	r0, #44	; 0x2c
   15424:	bl	115f0 <_IO_putc@plt>
   15428:	b	1539c <strspn@plt+0x3ad0>
   1542c:	mov	r0, #10
   15430:	ldr	r1, [r4]
   15434:	bl	115f0 <_IO_putc@plt>
   15438:	ldr	r8, [r6, #92]	; 0x5c
   1543c:	add	sl, sl, #1
   15440:	cmp	r8, sl
   15444:	bgt	152b0 <strspn@plt+0x39e4>
   15448:	ldr	ip, [sp, #28]
   1544c:	add	r1, sp, #8192	; 0x2000
   15450:	ldr	r2, [r1, #44]	; 0x2c
   15454:	ldr	r3, [ip]
   15458:	cmp	r2, r3
   1545c:	bne	154b8 <strspn@plt+0x3bec>
   15460:	add	sp, sp, #8192	; 0x2000
   15464:	add	sp, sp, #52	; 0x34
   15468:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1546c:	movw	r0, #43000	; 0xa7f8
   15470:	movt	r0, #1
   15474:	b	15260 <strspn@plt+0x3994>
   15478:	movw	r0, #43000	; 0xa7f8
   1547c:	movt	r0, #1
   15480:	b	153d8 <strspn@plt+0x3b0c>
   15484:	ldrb	r3, [r5, #8]
   15488:	tst	r3, #2
   1548c:	beq	151a4 <strspn@plt+0x38d8>
   15490:	ldr	ip, [sp, #36]	; 0x24
   15494:	ldr	r3, [ip, #112]	; 0x70
   15498:	cmp	r3, #0
   1549c:	beq	15268 <strspn@plt+0x399c>
   154a0:	cmp	r8, #0
   154a4:	beq	151b8 <strspn@plt+0x38ec>
   154a8:	ldr	r1, [r4]
   154ac:	mov	r0, #44	; 0x2c
   154b0:	bl	115f0 <_IO_putc@plt>
   154b4:	b	151ac <strspn@plt+0x38e0>
   154b8:	bl	115a8 <__stack_chk_fail@plt>
   154bc:	push	{r4, r5, r6, r7, r8, lr}
   154c0:	mov	r4, r0
   154c4:	mov	r0, r1
   154c8:	mov	r5, r1
   154cc:	mov	r6, r2
   154d0:	bl	116e0 <strlen@plt>
   154d4:	ldrsb	ip, [r4]
   154d8:	cmp	ip, #0
   154dc:	mov	r8, r0
   154e0:	beq	154fc <strspn@plt+0x3c30>
   154e4:	ldr	r7, [r6]
   154e8:	cmp	r7, #0
   154ec:	movne	r5, #0
   154f0:	beq	15508 <strspn@plt+0x3c3c>
   154f4:	mov	r0, r5
   154f8:	pop	{r4, r5, r6, r7, r8, pc}
   154fc:	mov	r5, ip
   15500:	mov	r0, r5
   15504:	pop	{r4, r5, r6, r7, r8, pc}
   15508:	mov	r1, r5
   1550c:	mov	r0, r4
   15510:	mov	r2, r8
   15514:	bl	11884 <strncmp@plt>
   15518:	subs	r5, r0, #0
   1551c:	bne	155f0 <strspn@plt+0x3d24>
   15520:	bl	116b0 <__ctype_b_loc@plt>
   15524:	add	r3, r4, r8
   15528:	ldr	r7, [r0]
   1552c:	mov	ip, r3
   15530:	ldrb	r1, [r3], #1
   15534:	sxtb	r2, r1
   15538:	sxth	r2, r2
   1553c:	lsl	r2, r2, #1
   15540:	ldrh	r0, [r7, r2]
   15544:	tst	r0, #8192	; 0x2000
   15548:	bne	1552c <strspn@plt+0x3c60>
   1554c:	cmp	r1, #58	; 0x3a
   15550:	bne	154f4 <strspn@plt+0x3c28>
   15554:	ldrb	r3, [ip, #1]
   15558:	add	r8, ip, #1
   1555c:	sxtb	r2, r3
   15560:	sxth	r2, r2
   15564:	lsl	r2, r2, #1
   15568:	ldrh	r2, [r7, r2]
   1556c:	tst	r2, #8192	; 0x2000
   15570:	beq	15598 <strspn@plt+0x3ccc>
   15574:	add	ip, ip, #2
   15578:	mov	r8, ip
   1557c:	ldrb	r3, [ip], #1
   15580:	sxtb	r2, r3
   15584:	sxth	r2, r2
   15588:	lsl	r2, r2, #1
   1558c:	ldrh	r2, [r7, r2]
   15590:	tst	r2, #8192	; 0x2000
   15594:	bne	15578 <strspn@plt+0x3cac>
   15598:	cmp	r3, #0
   1559c:	beq	154f4 <strspn@plt+0x3c28>
   155a0:	mov	r0, r4
   155a4:	bl	116e0 <strlen@plt>
   155a8:	sub	r0, r0, #1
   155ac:	add	r4, r4, r0
   155b0:	b	155b8 <strspn@plt+0x3cec>
   155b4:	sub	r4, r4, #1
   155b8:	ldrsb	r3, [r4, #-1]
   155bc:	lsl	r3, r3, #1
   155c0:	ldrh	r3, [r7, r3]
   155c4:	tst	r3, #8192	; 0x2000
   155c8:	bne	155b4 <strspn@plt+0x3ce8>
   155cc:	mov	r3, #0
   155d0:	mov	r0, r8
   155d4:	strb	r3, [r4]
   155d8:	bl	11740 <__strdup@plt>
   155dc:	cmp	r0, #0
   155e0:	strne	r0, [r6]
   155e4:	movne	r5, #1
   155e8:	bne	154f4 <strspn@plt+0x3c28>
   155ec:	bl	118d8 <strspn@plt+0xc>
   155f0:	mov	r5, r7
   155f4:	b	154f4 <strspn@plt+0x3c28>
   155f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   155fc:	movw	r5, #53648	; 0xd190
   15600:	movt	r5, #2
   15604:	sub	sp, sp, #8192	; 0x2000
   15608:	sub	sp, sp, #12
   1560c:	mov	r4, r0
   15610:	ldr	r3, [r5]
   15614:	add	ip, sp, #8192	; 0x2000
   15618:	mov	r8, r1
   1561c:	movw	r0, #47368	; 0xb908
   15620:	movw	r2, #44992	; 0xafc0
   15624:	movt	r0, #1
   15628:	movt	r2, #1
   1562c:	mov	r1, #0
   15630:	str	r3, [ip, #4]
   15634:	bl	16f78 <strspn@plt+0x56ac>
   15638:	subs	r6, r0, #0
   1563c:	beq	15694 <strspn@plt+0x3dc8>
   15640:	add	r7, sp, #4
   15644:	mov	r1, #256	; 0x100
   15648:	mov	r2, r6
   1564c:	mov	r0, r7
   15650:	bl	11530 <fgets@plt>
   15654:	cmp	r0, #0
   15658:	beq	15680 <strspn@plt+0x3db4>
   1565c:	mov	r0, r7
   15660:	movw	r1, #45020	; 0xafdc
   15664:	movt	r1, #1
   15668:	bl	114ac <strstr@plt>
   1566c:	cmp	r0, #0
   15670:	movne	r2, #15
   15674:	movne	r3, #3
   15678:	strne	r2, [r4, #40]	; 0x28
   1567c:	strne	r3, [r4, #44]	; 0x2c
   15680:	mov	r0, r6
   15684:	bl	117d0 <fclose@plt>
   15688:	ldr	r3, [r4, #44]	; 0x2c
   1568c:	cmp	r3, #0
   15690:	bne	156bc <strspn@plt+0x3df0>
   15694:	ldr	r3, [r8]
   15698:	cmp	r3, #1
   1569c:	beq	156e4 <strspn@plt+0x3e18>
   156a0:	ldr	r3, [r4, #40]	; 0x28
   156a4:	cmp	r3, #0
   156a8:	beq	156dc <strspn@plt+0x3e10>
   156ac:	cmp	r3, #1
   156b0:	mov	r3, #2
   156b4:	str	r3, [r4, #44]	; 0x2c
   156b8:	beq	15790 <strspn@plt+0x3ec4>
   156bc:	add	r1, sp, #8192	; 0x2000
   156c0:	ldr	r2, [r1, #4]
   156c4:	ldr	r3, [r5]
   156c8:	cmp	r2, r3
   156cc:	bne	15b24 <strspn@plt+0x4258>
   156d0:	add	sp, sp, #8192	; 0x2000
   156d4:	add	sp, sp, #12
   156d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   156dc:	bl	169c0 <strspn@plt+0x50f4>
   156e0:	str	r0, [r4, #40]	; 0x28
   156e4:	ldr	r3, [r4, #40]	; 0x28
   156e8:	cmp	r3, #0
   156ec:	bne	156ac <strspn@plt+0x3de0>
   156f0:	movw	r0, #45096	; 0xb028
   156f4:	movt	r0, #1
   156f8:	bl	17424 <strspn@plt+0x5b58>
   156fc:	subs	r6, r0, #0
   15700:	beq	157fc <strspn@plt+0x3f30>
   15704:	mov	r2, #12
   15708:	mov	r3, #1
   1570c:	str	r2, [r4, #40]	; 0x28
   15710:	str	r3, [r4, #44]	; 0x2c
   15714:	ldr	r3, [r4, #40]	; 0x28
   15718:	cmp	r3, #0
   1571c:	bgt	156bc <strspn@plt+0x3df0>
   15720:	movw	r0, #45272	; 0xb0d8
   15724:	movt	r0, #1
   15728:	bl	17424 <strspn@plt+0x5b58>
   1572c:	cmp	r0, #0
   15730:	beq	15870 <strspn@plt+0x3fa4>
   15734:	movw	r0, #47368	; 0xb908
   15738:	movw	r2, #45284	; 0xb0e4
   1573c:	movt	r0, #1
   15740:	movt	r2, #1
   15744:	mov	r1, #0
   15748:	bl	16f78 <strspn@plt+0x56ac>
   1574c:	subs	r6, r0, #0
   15750:	moveq	r7, r6
   15754:	beq	1577c <strspn@plt+0x3eb0>
   15758:	movw	r1, #45240	; 0xb0b8
   1575c:	add	r2, sp, #4
   15760:	movt	r1, #1
   15764:	bl	11770 <fscanf@plt>
   15768:	cmp	r0, #1
   1576c:	movne	r7, #0
   15770:	beq	15940 <strspn@plt+0x4074>
   15774:	mov	r0, r6
   15778:	bl	117d0 <fclose@plt>
   1577c:	eor	r2, r7, #1
   15780:	mov	r3, #1
   15784:	str	r2, [r4, #44]	; 0x2c
   15788:	str	r3, [r4, #40]	; 0x28
   1578c:	b	156bc <strspn@plt+0x3df0>
   15790:	movw	r0, #47368	; 0xb908
   15794:	movw	r2, #45032	; 0xafe8
   15798:	movt	r0, #1
   1579c:	movt	r2, #1
   157a0:	mov	r1, #0
   157a4:	bl	16f78 <strspn@plt+0x56ac>
   157a8:	subs	r6, r0, #0
   157ac:	beq	15cc8 <strspn@plt+0x43fc>
   157b0:	movw	r1, #45068	; 0xb00c
   157b4:	mov	r2, sp
   157b8:	movt	r1, #1
   157bc:	bl	11770 <fscanf@plt>
   157c0:	cmp	r0, #1
   157c4:	bne	15cc8 <strspn@plt+0x43fc>
   157c8:	add	ip, sp, #8192	; 0x2000
   157cc:	movw	r3, #57336	; 0xdff8
   157d0:	add	ip, ip, #8
   157d4:	movt	r3, #65535	; 0xffff
   157d8:	ldr	r3, [ip, r3]
   157dc:	tst	r3, #32
   157e0:	bne	15864 <strspn@plt+0x3f98>
   157e4:	and	r3, r3, #264	; 0x108
   157e8:	cmp	r3, #264	; 0x108
   157ec:	beq	15864 <strspn@plt+0x3f98>
   157f0:	mov	r0, r6
   157f4:	bl	117d0 <fclose@plt>
   157f8:	b	156bc <strspn@plt+0x3df0>
   157fc:	movw	r0, #45112	; 0xb038
   15800:	movt	r0, #1
   15804:	bl	14558 <strspn@plt+0x2c8c>
   15808:	cmp	r0, #0
   1580c:	strne	r6, [r4, #40]	; 0x28
   15810:	strne	r6, [r4, #44]	; 0x2c
   15814:	bne	15714 <strspn@plt+0x3e48>
   15818:	movw	r0, #45124	; 0xb044
   1581c:	movt	r0, #1
   15820:	bl	17424 <strspn@plt+0x5b58>
   15824:	cmp	r0, #0
   15828:	beq	15840 <strspn@plt+0x3f74>
   1582c:	movw	r0, #45164	; 0xb06c
   15830:	movt	r0, #1
   15834:	bl	17424 <strspn@plt+0x5b58>
   15838:	cmp	r0, #0
   1583c:	bne	158c0 <strspn@plt+0x3ff4>
   15840:	movw	r0, #45256	; 0xb0c8
   15844:	movt	r0, #1
   15848:	bl	14558 <strspn@plt+0x2c8c>
   1584c:	cmp	r0, #0
   15850:	movne	r2, #2
   15854:	movne	r3, #1
   15858:	strne	r2, [r4, #40]	; 0x28
   1585c:	strne	r3, [r4, #44]	; 0x2c
   15860:	b	15714 <strspn@plt+0x3e48>
   15864:	mov	r3, #1
   15868:	str	r3, [r4, #44]	; 0x2c
   1586c:	b	157f0 <strspn@plt+0x3f24>
   15870:	movw	r0, #22611	; 0x5853
   15874:	mov	r1, #1
   15878:	bl	13318 <strspn@plt+0x1a4c>
   1587c:	cmp	r0, #0
   15880:	beq	15898 <strspn@plt+0x3fcc>
   15884:	mov	r2, #1
   15888:	mov	r3, #2
   1588c:	str	r2, [r4, #40]	; 0x28
   15890:	str	r3, [r4, #44]	; 0x2c
   15894:	b	156bc <strspn@plt+0x3df0>
   15898:	movw	r0, #5549	; 0x15ad
   1589c:	mov	r1, #1808	; 0x710
   158a0:	bl	13318 <strspn@plt+0x1a4c>
   158a4:	cmp	r0, #0
   158a8:	beq	1595c <strspn@plt+0x4090>
   158ac:	mov	r2, #4
   158b0:	mov	r3, #2
   158b4:	str	r2, [r4, #40]	; 0x28
   158b8:	str	r3, [r4, #44]	; 0x2c
   158bc:	b	156bc <strspn@plt+0x3df0>
   158c0:	movw	r0, #45196	; 0xb08c
   158c4:	movt	r0, #1
   158c8:	bl	17424 <strspn@plt+0x5b58>
   158cc:	subs	r1, r0, #0
   158d0:	bne	15840 <strspn@plt+0x3f74>
   158d4:	mov	r2, #13
   158d8:	mov	r3, #1
   158dc:	str	r2, [r4, #40]	; 0x28
   158e0:	movw	r0, #47368	; 0xb908
   158e4:	str	r3, [r4, #44]	; 0x2c
   158e8:	movw	r2, #45124	; 0xb044
   158ec:	movt	r0, #1
   158f0:	movt	r2, #1
   158f4:	bl	16f78 <strspn@plt+0x56ac>
   158f8:	subs	r6, r0, #0
   158fc:	beq	15714 <strspn@plt+0x3e48>
   15900:	add	r7, sp, #4
   15904:	movw	r1, #45240	; 0xb0b8
   15908:	movt	r1, #1
   1590c:	mov	r2, r7
   15910:	bl	11770 <fscanf@plt>
   15914:	cmp	r0, #1
   15918:	bne	15934 <strspn@plt+0x4068>
   1591c:	mov	r0, r7
   15920:	movw	r1, #45248	; 0xb0c0
   15924:	movt	r1, #1
   15928:	bl	114d0 <strcmp@plt>
   1592c:	cmp	r0, #0
   15930:	streq	r0, [r4, #44]	; 0x2c
   15934:	mov	r0, r6
   15938:	bl	117d0 <fclose@plt>
   1593c:	b	15714 <strspn@plt+0x3e48>
   15940:	add	r0, sp, #4
   15944:	movw	r1, #45308	; 0xb0fc
   15948:	movt	r1, #1
   1594c:	bl	114d0 <strcmp@plt>
   15950:	rsbs	r7, r0, #1
   15954:	movcc	r7, #0
   15958:	b	15774 <strspn@plt+0x3ea8>
   1595c:	movw	r0, #33006	; 0x80ee
   15960:	movw	r1, #48879	; 0xbeef
   15964:	bl	13318 <strspn@plt+0x1a4c>
   15968:	subs	r9, r0, #0
   1596c:	beq	15984 <strspn@plt+0x40b8>
   15970:	mov	r2, #11
   15974:	mov	r3, #2
   15978:	str	r2, [r4, #40]	; 0x28
   1597c:	str	r3, [r4, #44]	; 0x2c
   15980:	b	156bc <strspn@plt+0x3df0>
   15984:	movw	r0, #47368	; 0xb908
   15988:	movw	r2, #44092	; 0xac3c
   1598c:	movt	r0, #1
   15990:	movt	r2, #1
   15994:	mov	r1, r9
   15998:	bl	16f78 <strspn@plt+0x56ac>
   1599c:	subs	sl, r0, #0
   159a0:	beq	15b28 <strspn@plt+0x425c>
   159a4:	movw	r6, #57336	; 0xdff8
   159a8:	movt	r6, #65535	; 0xffff
   159ac:	add	r7, sp, #4
   159b0:	movw	r3, #45320	; 0xb108
   159b4:	mov	fp, r6
   159b8:	movt	r3, #1
   159bc:	mov	r2, #5
   159c0:	str	r3, [r4, #36]	; 0x24
   159c4:	str	r2, [r4, #40]	; 0x28
   159c8:	mov	r3, #2
   159cc:	str	r3, [r4, #44]	; 0x2c
   159d0:	mov	r0, r7
   159d4:	mov	r1, #8192	; 0x2000
   159d8:	mov	r2, sl
   159dc:	bl	11530 <fgets@plt>
   159e0:	cmp	r0, #0
   159e4:	beq	15b18 <strspn@plt+0x424c>
   159e8:	movw	r1, #45328	; 0xb110
   159ec:	mov	r0, r7
   159f0:	movt	r1, #1
   159f4:	bl	114ac <strstr@plt>
   159f8:	cmp	r0, #0
   159fc:	beq	159d0 <strspn@plt+0x4104>
   15a00:	movw	r1, #45348	; 0xb124
   15a04:	mov	r0, r7
   15a08:	movt	r1, #1
   15a0c:	bl	114ac <strstr@plt>
   15a10:	mov	r1, #58	; 0x3a
   15a14:	cmp	r0, #0
   15a18:	mov	r0, r7
   15a1c:	moveq	r3, #5
   15a20:	movne	r3, #2
   15a24:	str	r3, [r4, #40]	; 0x28
   15a28:	bl	116ec <strchr@plt>
   15a2c:	add	r1, sp, #8192	; 0x2000
   15a30:	add	r1, r1, #8
   15a34:	cmp	r0, #0
   15a38:	str	r0, [r1, r6]
   15a3c:	beq	159d0 <strspn@plt+0x4104>
   15a40:	add	r2, r0, #1
   15a44:	movw	r1, #48496	; 0xbd70
   15a48:	mov	r0, sp
   15a4c:	movt	r1, #1
   15a50:	bl	13210 <strspn@plt+0x1944>
   15a54:	b	15a68 <strspn@plt+0x419c>
   15a58:	add	r2, sp, #8192	; 0x2000
   15a5c:	add	r8, r8, #1
   15a60:	add	r2, r2, #8
   15a64:	str	r8, [r2, r6]
   15a68:	add	r3, sp, #8192	; 0x2000
   15a6c:	add	r3, r3, #8
   15a70:	ldr	r8, [r3, r6]
   15a74:	ldrsb	r3, [r8]
   15a78:	cmp	r3, #32
   15a7c:	beq	15a58 <strspn@plt+0x418c>
   15a80:	str	r8, [r4, #36]	; 0x24
   15a84:	mov	r0, r8
   15a88:	bl	116e0 <strlen@plt>
   15a8c:	add	ip, sp, #8192	; 0x2000
   15a90:	add	ip, ip, #8
   15a94:	sub	r0, r0, #1
   15a98:	add	r8, r8, r0
   15a9c:	str	r8, [ip, fp]
   15aa0:	b	15ab8 <strspn@plt+0x41ec>
   15aa4:	add	r1, sp, #8192	; 0x2000
   15aa8:	sub	r2, r3, #1
   15aac:	add	r1, r1, #8
   15ab0:	str	r2, [r1, r6]
   15ab4:	strb	r9, [r3]
   15ab8:	add	r2, sp, #8192	; 0x2000
   15abc:	add	r2, r2, #8
   15ac0:	ldr	r3, [r2, r6]
   15ac4:	ldrsb	r2, [r3]
   15ac8:	cmp	r2, #10
   15acc:	cmpne	r2, #32
   15ad0:	beq	15aa4 <strspn@plt+0x41d8>
   15ad4:	b	15aec <strspn@plt+0x4220>
   15ad8:	bl	116e0 <strlen@plt>
   15adc:	add	r1, r8, #1
   15ae0:	mov	r2, r0
   15ae4:	mov	r0, r8
   15ae8:	bl	11518 <memmove@plt>
   15aec:	movw	r1, #45352	; 0xb128
   15af0:	ldr	r0, [r4, #36]	; 0x24
   15af4:	movt	r1, #1
   15af8:	bl	114ac <strstr@plt>
   15afc:	add	r3, sp, #8192	; 0x2000
   15b00:	add	r3, r3, #8
   15b04:	cmp	r0, #0
   15b08:	mov	r8, r0
   15b0c:	str	r0, [r3, r6]
   15b10:	bne	15ad8 <strspn@plt+0x420c>
   15b14:	b	159d0 <strspn@plt+0x4104>
   15b18:	mov	r0, sl
   15b1c:	bl	117d0 <fclose@plt>
   15b20:	b	156bc <strspn@plt+0x3df0>
   15b24:	bl	115a8 <__stack_chk_fail@plt>
   15b28:	movw	r0, #45356	; 0xb12c
   15b2c:	movt	r0, #1
   15b30:	bl	17424 <strspn@plt+0x5b58>
   15b34:	cmp	r0, #0
   15b38:	bne	15bac <strspn@plt+0x42e0>
   15b3c:	ldr	r6, [r4, #4]
   15b40:	cmp	r6, #0
   15b44:	beq	15b78 <strspn@plt+0x42ac>
   15b48:	movw	r1, #45380	; 0xb144
   15b4c:	mov	r0, r6
   15b50:	movt	r1, #1
   15b54:	bl	114d0 <strcmp@plt>
   15b58:	cmp	r0, #0
   15b5c:	beq	15cf0 <strspn@plt+0x4424>
   15b60:	mov	r0, r6
   15b64:	movw	r1, #45396	; 0xb154
   15b68:	movt	r1, #1
   15b6c:	bl	114d0 <strcmp@plt>
   15b70:	cmp	r0, #0
   15b74:	beq	15cf0 <strspn@plt+0x4424>
   15b78:	ldr	r0, [r4, #20]
   15b7c:	cmp	r0, #0
   15b80:	beq	15bd4 <strspn@plt+0x4308>
   15b84:	movw	r1, #45408	; 0xb160
   15b88:	movt	r1, #1
   15b8c:	bl	114ac <strstr@plt>
   15b90:	cmp	r0, #0
   15b94:	beq	15bd4 <strspn@plt+0x4308>
   15b98:	mov	r2, #7
   15b9c:	mov	r3, #1
   15ba0:	str	r2, [r4, #40]	; 0x28
   15ba4:	str	r3, [r4, #44]	; 0x2c
   15ba8:	b	156bc <strspn@plt+0x3df0>
   15bac:	movw	r0, #45368	; 0xb138
   15bb0:	movt	r0, #1
   15bb4:	bl	17424 <strspn@plt+0x5b58>
   15bb8:	cmp	r0, #0
   15bbc:	bne	15b3c <strspn@plt+0x4270>
   15bc0:	mov	r2, #10
   15bc4:	mov	r3, #3
   15bc8:	str	r2, [r4, #40]	; 0x28
   15bcc:	str	r3, [r4, #44]	; 0x2c
   15bd0:	b	156bc <strspn@plt+0x3df0>
   15bd4:	movw	r0, #47368	; 0xb908
   15bd8:	movw	r2, #45412	; 0xb164
   15bdc:	movt	r0, #1
   15be0:	movt	r2, #1
   15be4:	mov	r1, #0
   15be8:	bl	16f78 <strspn@plt+0x56ac>
   15bec:	subs	r8, r0, #0
   15bf0:	beq	156bc <strspn@plt+0x3df0>
   15bf4:	add	ip, sp, #8192	; 0x2000
   15bf8:	movw	r3, #57336	; 0xdff8
   15bfc:	add	ip, ip, #8
   15c00:	movt	r3, #65535	; 0xffff
   15c04:	mov	r2, #0
   15c08:	add	r7, sp, #4
   15c0c:	str	r2, [ip, r3]
   15c10:	b	15c30 <strspn@plt+0x4364>
   15c14:	movw	r1, #45432	; 0xb178
   15c18:	mov	r0, r7
   15c1c:	movt	r1, #1
   15c20:	mov	r2, sp
   15c24:	bl	154bc <strspn@plt+0x3bf0>
   15c28:	cmp	r0, #0
   15c2c:	bne	15c48 <strspn@plt+0x437c>
   15c30:	mov	r0, r7
   15c34:	mov	r1, #8192	; 0x2000
   15c38:	mov	r2, r8
   15c3c:	bl	11530 <fgets@plt>
   15c40:	cmp	r0, #0
   15c44:	bne	15c14 <strspn@plt+0x4348>
   15c48:	mov	r0, r8
   15c4c:	movw	r6, #57336	; 0xdff8
   15c50:	bl	117d0 <fclose@plt>
   15c54:	add	r1, sp, #8192	; 0x2000
   15c58:	movt	r6, #65535	; 0xffff
   15c5c:	add	r1, r1, #8
   15c60:	ldr	r3, [r1, r6]
   15c64:	cmp	r3, #0
   15c68:	beq	156bc <strspn@plt+0x3df0>
   15c6c:	bl	116b0 <__ctype_b_loc@plt>
   15c70:	ldr	r1, [r0]
   15c74:	b	15c88 <strspn@plt+0x43bc>
   15c78:	add	r3, sp, #8192	; 0x2000
   15c7c:	add	r2, r2, #1
   15c80:	add	r3, r3, #8
   15c84:	str	r2, [r3, r6]
   15c88:	add	ip, sp, #8192	; 0x2000
   15c8c:	add	ip, ip, #8
   15c90:	ldr	r2, [ip, r6]
   15c94:	ldrb	r3, [r2]
   15c98:	sxtb	r0, r3
   15c9c:	sxth	r0, r0
   15ca0:	lsl	r0, r0, #1
   15ca4:	ldrh	r0, [r1, r0]
   15ca8:	tst	r0, #2048	; 0x800
   15cac:	bne	15c78 <strspn@plt+0x43ac>
   15cb0:	cmp	r3, #0
   15cb4:	moveq	r2, #6
   15cb8:	moveq	r3, #3
   15cbc:	streq	r2, [r4, #40]	; 0x28
   15cc0:	streq	r3, [r4, #44]	; 0x2c
   15cc4:	b	156bc <strspn@plt+0x3df0>
   15cc8:	mov	r2, #5
   15ccc:	movw	r1, #45072	; 0xb010
   15cd0:	mov	r0, #0
   15cd4:	movt	r1, #1
   15cd8:	bl	1159c <dcgettext@plt>
   15cdc:	movw	r2, #45032	; 0xafe8
   15ce0:	movt	r2, #1
   15ce4:	mov	r1, r0
   15ce8:	mov	r0, #1
   15cec:	bl	115d8 <err@plt>
   15cf0:	mov	r2, #5
   15cf4:	mov	r3, #2
   15cf8:	str	r2, [r4, #40]	; 0x28
   15cfc:	str	r3, [r4, #44]	; 0x2c
   15d00:	b	156bc <strspn@plt+0x3df0>
   15d04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15d08:	movw	r7, #53648	; 0xd190
   15d0c:	movt	r7, #2
   15d10:	sub	sp, sp, #8576	; 0x2180
   15d14:	sub	sp, sp, #44	; 0x2c
   15d18:	mov	r4, r0
   15d1c:	ldr	r3, [r7]
   15d20:	add	ip, sp, #8192	; 0x2000
   15d24:	mov	r8, r1
   15d28:	movw	r0, #47368	; 0xb908
   15d2c:	mov	r1, #1
   15d30:	movw	r2, #45440	; 0xb180
   15d34:	movt	r0, #1
   15d38:	movt	r2, #1
   15d3c:	str	r3, [ip, #420]	; 0x1a4
   15d40:	bl	16f78 <strspn@plt+0x56ac>
   15d44:	mov	r5, r0
   15d48:	add	r0, sp, #28
   15d4c:	bl	11590 <uname@plt>
   15d50:	cmn	r0, #1
   15d54:	beq	165d0 <strspn@plt+0x4d04>
   15d58:	add	r0, sp, #288	; 0x120
   15d5c:	bl	11740 <__strdup@plt>
   15d60:	cmp	r0, #0
   15d64:	strne	r0, [r4]
   15d68:	beq	16358 <strspn@plt+0x4a8c>
   15d6c:	add	sl, r4, #20
   15d70:	add	fp, r4, #16
   15d74:	add	r9, r4, #12
   15d78:	add	r6, r4, #4
   15d7c:	b	15d9c <strspn@plt+0x44d0>
   15d80:	movw	r1, #45476	; 0xb1a4
   15d84:	add	r0, sp, #420	; 0x1a4
   15d88:	movt	r1, #1
   15d8c:	mov	r2, r6
   15d90:	bl	154bc <strspn@plt+0x3bf0>
   15d94:	cmp	r0, #0
   15d98:	beq	1606c <strspn@plt+0x47a0>
   15d9c:	add	r0, sp, #420	; 0x1a4
   15da0:	mov	r1, #8192	; 0x2000
   15da4:	mov	r2, r5
   15da8:	bl	11530 <fgets@plt>
   15dac:	cmp	r0, #0
   15db0:	bne	15d80 <strspn@plt+0x44b4>
   15db4:	ldr	r3, [r4, #76]	; 0x4c
   15db8:	str	r0, [r4, #88]	; 0x58
   15dbc:	cmp	r3, #0
   15dc0:	beq	15e7c <strspn@plt+0x45b0>
   15dc4:	mov	r1, #8192	; 0x2000
   15dc8:	str	r3, [sp, #4]
   15dcc:	movw	r2, #45804	; 0xb2ec
   15dd0:	mov	r3, r1
   15dd4:	movt	r2, #1
   15dd8:	add	r0, sp, #420	; 0x1a4
   15ddc:	str	r2, [sp]
   15de0:	mov	r2, #1
   15de4:	bl	118b4 <__snprintf_chk@plt>
   15de8:	add	r0, sp, #420	; 0x1a4
   15dec:	movw	r1, #45812	; 0xb2f4
   15df0:	movt	r1, #1
   15df4:	bl	114ac <strstr@plt>
   15df8:	cmp	r0, #0
   15dfc:	beq	1632c <strspn@plt+0x4a60>
   15e00:	movw	r0, #45820	; 0xb2fc
   15e04:	movt	r0, #1
   15e08:	bl	11740 <__strdup@plt>
   15e0c:	cmp	r0, #0
   15e10:	beq	16358 <strspn@plt+0x4a8c>
   15e14:	str	r0, [r4, #32]
   15e18:	movw	r1, #45836	; 0xb30c
   15e1c:	add	r0, sp, #420	; 0x1a4
   15e20:	movt	r1, #1
   15e24:	bl	114ac <strstr@plt>
   15e28:	movw	r1, #45844	; 0xb314
   15e2c:	movt	r1, #1
   15e30:	cmp	r0, #0
   15e34:	add	r0, sp, #420	; 0x1a4
   15e38:	ldrne	r3, [r4, #88]	; 0x58
   15e3c:	orrne	r3, r3, #6
   15e40:	strne	r3, [r4, #88]	; 0x58
   15e44:	bl	114ac <strstr@plt>
   15e48:	movw	r1, #45852	; 0xb31c
   15e4c:	movt	r1, #1
   15e50:	cmp	r0, #0
   15e54:	add	r0, sp, #420	; 0x1a4
   15e58:	ldrne	r3, [r4, #88]	; 0x58
   15e5c:	orrne	r3, r3, #6
   15e60:	strne	r3, [r4, #88]	; 0x58
   15e64:	bl	114ac <strstr@plt>
   15e68:	cmp	r0, #0
   15e6c:	beq	163f4 <strspn@plt+0x4b28>
   15e70:	ldr	r3, [r4, #88]	; 0x58
   15e74:	orr	r3, r3, #6
   15e78:	str	r3, [r4, #88]	; 0x58
   15e7c:	ldr	r6, [r4]
   15e80:	cmp	r6, #0
   15e84:	beq	15eb8 <strspn@plt+0x45ec>
   15e88:	ldr	r3, [r8]
   15e8c:	cmp	r3, #1
   15e90:	beq	15eb8 <strspn@plt+0x45ec>
   15e94:	movw	r1, #45868	; 0xb32c
   15e98:	mov	r0, r6
   15e9c:	movt	r1, #1
   15ea0:	bl	114d0 <strcmp@plt>
   15ea4:	cmp	r0, #0
   15ea8:	bne	162f0 <strspn@plt+0x4a24>
   15eac:	ldr	r3, [r4, #88]	; 0x58
   15eb0:	orr	r3, r3, #6
   15eb4:	str	r3, [r4, #88]	; 0x58
   15eb8:	mov	r0, r5
   15ebc:	bl	117d0 <fclose@plt>
   15ec0:	movw	r0, #45876	; 0xb334
   15ec4:	movt	r0, #1
   15ec8:	bl	17424 <strspn@plt+0x5b58>
   15ecc:	cmp	r0, #0
   15ed0:	bne	1635c <strspn@plt+0x4a90>
   15ed4:	ldr	r3, [r8]
   15ed8:	cmp	r3, #0
   15edc:	beq	163e0 <strspn@plt+0x4b14>
   15ee0:	movw	r5, #53680	; 0xd1b0
   15ee4:	movt	r5, #2
   15ee8:	ldr	r8, [r5]
   15eec:	movw	r3, #53680	; 0xd1b0
   15ef0:	movt	r3, #2
   15ef4:	movw	r0, #45912	; 0xb358
   15ef8:	cmp	r8, #0
   15efc:	movt	r0, #1
   15f00:	movle	r8, #2048	; 0x800
   15f04:	strle	r8, [r3]
   15f08:	bl	17424 <strspn@plt+0x5b58>
   15f0c:	add	r8, r8, #31
   15f10:	lsr	r8, r8, #5
   15f14:	lsl	r6, r8, #2
   15f18:	cmp	r0, #0
   15f1c:	beq	165f0 <strspn@plt+0x4d24>
   15f20:	movw	r1, #45912	; 0xb358
   15f24:	ldr	r0, [r5]
   15f28:	movt	r1, #1
   15f2c:	bl	17500 <strspn@plt+0x5c34>
   15f30:	mov	r9, r0
   15f34:	mov	r0, r6
   15f38:	mov	r1, r9
   15f3c:	bl	11578 <__sched_cpucount@plt>
   15f40:	mov	r1, #4
   15f44:	str	r0, [r4, #92]	; 0x5c
   15f48:	bl	13490 <strspn@plt+0x1bc4>
   15f4c:	ldr	r2, [r5]
   15f50:	cmp	r2, #0
   15f54:	lslgt	ip, r8, #5
   15f58:	movgt	r1, #0
   15f5c:	str	r0, [r4, #128]	; 0x80
   15f60:	movgt	r3, r1
   15f64:	ble	15f98 <strspn@plt+0x46cc>
   15f68:	cmp	ip, r3
   15f6c:	bls	15f8c <strspn@plt+0x46c0>
   15f70:	lsr	r8, r3, #5
   15f74:	and	lr, r3, #31
   15f78:	ldr	r8, [r9, r8, lsl #2]
   15f7c:	lsr	lr, r8, lr
   15f80:	tst	lr, #1
   15f84:	strne	r3, [r0, r1, lsl #2]
   15f88:	addne	r1, r1, #1
   15f8c:	add	r3, r3, #1
   15f90:	cmp	r3, r2
   15f94:	bne	15f68 <strspn@plt+0x469c>
   15f98:	mov	r0, r9
   15f9c:	bl	18ef0 <strspn@plt+0x7624>
   15fa0:	movw	r0, #45948	; 0xb37c
   15fa4:	movt	r0, #1
   15fa8:	bl	17424 <strspn@plt+0x5b58>
   15fac:	cmp	r0, #0
   15fb0:	bne	163b8 <strspn@plt+0x4aec>
   15fb4:	movw	r0, #46020	; 0xb3c4
   15fb8:	movt	r0, #1
   15fbc:	bl	17424 <strspn@plt+0x5b58>
   15fc0:	cmp	r0, #0
   15fc4:	bne	16390 <strspn@plt+0x4ac4>
   15fc8:	movw	r0, #46052	; 0xb3e4
   15fcc:	movt	r0, #1
   15fd0:	bl	17424 <strspn@plt+0x5b58>
   15fd4:	cmp	r0, #0
   15fd8:	mvneq	r3, #0
   15fdc:	streq	r3, [r4, #84]	; 0x54
   15fe0:	bne	1637c <strspn@plt+0x4ab0>
   15fe4:	movw	r0, #47368	; 0xb908
   15fe8:	movw	r2, #44092	; 0xac3c
   15fec:	movt	r0, #1
   15ff0:	movt	r2, #1
   15ff4:	mov	r1, #0
   15ff8:	bl	16f78 <strspn@plt+0x56ac>
   15ffc:	subs	r5, r0, #0
   16000:	beq	1604c <strspn@plt+0x4780>
   16004:	add	r6, r4, #8
   16008:	b	1602c <strspn@plt+0x4760>
   1600c:	ldr	r3, [r4, #8]
   16010:	cmp	r3, #0
   16014:	bne	16044 <strspn@plt+0x4778>
   16018:	movw	r1, #46088	; 0xb408
   1601c:	add	r0, sp, #420	; 0x1a4
   16020:	movt	r1, #1
   16024:	mov	r2, r6
   16028:	bl	154bc <strspn@plt+0x3bf0>
   1602c:	add	r0, sp, #420	; 0x1a4
   16030:	mov	r1, #8192	; 0x2000
   16034:	mov	r2, r5
   16038:	bl	11530 <fgets@plt>
   1603c:	cmp	r0, #0
   16040:	bne	1600c <strspn@plt+0x4740>
   16044:	mov	r0, r5
   16048:	bl	117d0 <fclose@plt>
   1604c:	add	r0, sp, #8192	; 0x2000
   16050:	ldr	r2, [r0, #420]	; 0x1a4
   16054:	ldr	r3, [r7]
   16058:	cmp	r2, r3
   1605c:	bne	165cc <strspn@plt+0x4d00>
   16060:	add	sp, sp, #8576	; 0x2180
   16064:	add	sp, sp, #44	; 0x2c
   16068:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1606c:	movw	r1, #45484	; 0xb1ac
   16070:	add	r0, sp, #420	; 0x1a4
   16074:	movt	r1, #1
   16078:	mov	r2, r6
   1607c:	bl	154bc <strspn@plt+0x3bf0>
   16080:	cmp	r0, #0
   16084:	bne	15d9c <strspn@plt+0x44d0>
   16088:	movw	r1, #45500	; 0xb1bc
   1608c:	add	r0, sp, #420	; 0x1a4
   16090:	movt	r1, #1
   16094:	mov	r2, r9
   16098:	bl	154bc <strspn@plt+0x3bf0>
   1609c:	cmp	r0, #0
   160a0:	bne	15d9c <strspn@plt+0x44d0>
   160a4:	movw	r1, #45496	; 0xb1b8
   160a8:	add	r0, sp, #420	; 0x1a4
   160ac:	movt	r1, #1
   160b0:	mov	r2, r9
   160b4:	bl	154bc <strspn@plt+0x3bf0>
   160b8:	cmp	r0, #0
   160bc:	bne	15d78 <strspn@plt+0x44ac>
   160c0:	movw	r1, #45508	; 0xb1c4
   160c4:	add	r0, sp, #420	; 0x1a4
   160c8:	movt	r1, #1
   160cc:	mov	r2, fp
   160d0:	bl	154bc <strspn@plt+0x3bf0>
   160d4:	cmp	r0, #0
   160d8:	bne	15d74 <strspn@plt+0x44a8>
   160dc:	movw	r1, #45516	; 0xb1cc
   160e0:	add	r0, sp, #420	; 0x1a4
   160e4:	movt	r1, #1
   160e8:	mov	r2, sl
   160ec:	bl	154bc <strspn@plt+0x3bf0>
   160f0:	cmp	r0, #0
   160f4:	bne	15d70 <strspn@plt+0x44a4>
   160f8:	movw	r1, #45528	; 0xb1d8
   160fc:	add	r0, sp, #420	; 0x1a4
   16100:	movt	r1, #1
   16104:	add	r2, r4, #68	; 0x44
   16108:	bl	154bc <strspn@plt+0x3bf0>
   1610c:	cmp	r0, #0
   16110:	bne	15d6c <strspn@plt+0x44a0>
   16114:	movw	r1, #45540	; 0xb1e4
   16118:	add	r0, sp, #420	; 0x1a4
   1611c:	movt	r1, #1
   16120:	add	r2, r4, #48	; 0x30
   16124:	bl	154bc <strspn@plt+0x3bf0>
   16128:	cmp	r0, #0
   1612c:	bne	15d6c <strspn@plt+0x44a0>
   16130:	movw	r1, #45548	; 0xb1ec
   16134:	add	r0, sp, #420	; 0x1a4
   16138:	movt	r1, #1
   1613c:	add	r2, r4, #52	; 0x34
   16140:	bl	154bc <strspn@plt+0x3bf0>
   16144:	cmp	r0, #0
   16148:	bne	15d6c <strspn@plt+0x44a0>
   1614c:	movw	r1, #45564	; 0xb1fc
   16150:	add	r0, sp, #420	; 0x1a4
   16154:	movt	r1, #1
   16158:	add	r2, r4, #56	; 0x38
   1615c:	bl	154bc <strspn@plt+0x3bf0>
   16160:	cmp	r0, #0
   16164:	bne	15d6c <strspn@plt+0x44a0>
   16168:	add	r6, r4, #76	; 0x4c
   1616c:	movw	r1, #45580	; 0xb20c
   16170:	add	r0, sp, #420	; 0x1a4
   16174:	movt	r1, #1
   16178:	mov	r2, r6
   1617c:	bl	154bc <strspn@plt+0x3bf0>
   16180:	cmp	r0, #0
   16184:	bne	15d6c <strspn@plt+0x44a0>
   16188:	movw	r1, #45588	; 0xb214
   1618c:	add	r0, sp, #420	; 0x1a4
   16190:	movt	r1, #1
   16194:	mov	r2, r6
   16198:	bl	154bc <strspn@plt+0x3bf0>
   1619c:	cmp	r0, #0
   161a0:	bne	15d6c <strspn@plt+0x44a0>
   161a4:	movw	r1, #45600	; 0xb220
   161a8:	add	r0, sp, #420	; 0x1a4
   161ac:	movt	r1, #1
   161b0:	mov	r2, r6
   161b4:	bl	154bc <strspn@plt+0x3bf0>
   161b8:	cmp	r0, #0
   161bc:	bne	15d6c <strspn@plt+0x44a0>
   161c0:	mov	r2, r6
   161c4:	movw	r1, #46876	; 0xb71c
   161c8:	add	r0, sp, #420	; 0x1a4
   161cc:	movt	r1, #1
   161d0:	bl	154bc <strspn@plt+0x3bf0>
   161d4:	cmp	r0, #0
   161d8:	bne	15d6c <strspn@plt+0x44a0>
   161dc:	add	r6, r4, #72	; 0x48
   161e0:	movw	r1, #45612	; 0xb22c
   161e4:	add	r0, sp, #420	; 0x1a4
   161e8:	movt	r1, #1
   161ec:	mov	r2, r6
   161f0:	bl	154bc <strspn@plt+0x3bf0>
   161f4:	cmp	r0, #0
   161f8:	bne	15d6c <strspn@plt+0x44a0>
   161fc:	movw	r1, #45624	; 0xb238
   16200:	add	r0, sp, #420	; 0x1a4
   16204:	movt	r1, #1
   16208:	mov	r2, r6
   1620c:	bl	154bc <strspn@plt+0x3bf0>
   16210:	cmp	r0, #0
   16214:	bne	15d6c <strspn@plt+0x44a0>
   16218:	mov	r2, r6
   1621c:	movw	r1, #45636	; 0xb244
   16220:	add	r0, sp, #420	; 0x1a4
   16224:	movt	r1, #1
   16228:	bl	154bc <strspn@plt+0x3bf0>
   1622c:	cmp	r0, #0
   16230:	bne	15d6c <strspn@plt+0x44a0>
   16234:	movw	r1, #45656	; 0xb258
   16238:	add	r0, sp, #420	; 0x1a4
   1623c:	movt	r1, #1
   16240:	add	r2, r4, #28
   16244:	bl	154bc <strspn@plt+0x3bf0>
   16248:	cmp	r0, #0
   1624c:	bne	15d6c <strspn@plt+0x44a0>
   16250:	add	r6, r4, #24
   16254:	movw	r1, #45664	; 0xb260
   16258:	add	r0, sp, #420	; 0x1a4
   1625c:	movt	r1, #1
   16260:	mov	r2, r6
   16264:	bl	154bc <strspn@plt+0x3bf0>
   16268:	cmp	r0, #0
   1626c:	bne	15d6c <strspn@plt+0x44a0>
   16270:	mov	r2, r6
   16274:	movw	r1, #45660	; 0xb25c
   16278:	add	r0, sp, #420	; 0x1a4
   1627c:	movt	r1, #1
   16280:	bl	154bc <strspn@plt+0x3bf0>
   16284:	cmp	r0, #0
   16288:	bne	15d6c <strspn@plt+0x44a0>
   1628c:	movw	r1, #45676	; 0xb26c
   16290:	add	r0, sp, #420	; 0x1a4
   16294:	movt	r1, #1
   16298:	add	r2, r4, #80	; 0x50
   1629c:	bl	154bc <strspn@plt+0x3bf0>
   162a0:	cmp	r0, #0
   162a4:	bne	15d6c <strspn@plt+0x44a0>
   162a8:	movw	r1, #45692	; 0xb27c
   162ac:	add	r0, sp, #420	; 0x1a4
   162b0:	movt	r1, #1
   162b4:	mov	r2, #5
   162b8:	bl	11884 <strncmp@plt>
   162bc:	cmp	r0, #0
   162c0:	bne	15d6c <strspn@plt+0x44a0>
   162c4:	bl	116b0 <__ctype_b_loc@plt>
   162c8:	add	r3, sp, #424	; 0x1a8
   162cc:	ldr	r1, [r0]
   162d0:	ldrsb	r2, [r3, #1]
   162d4:	add	r0, r3, #1
   162d8:	lsl	r2, r2, #1
   162dc:	ldrh	r2, [r1, r2]
   162e0:	tst	r2, #2048	; 0x800
   162e4:	beq	16410 <strspn@plt+0x4b44>
   162e8:	mov	r3, r0
   162ec:	b	162d0 <strspn@plt+0x4a04>
   162f0:	ldrb	r3, [r6]
   162f4:	cmp	r3, #112	; 0x70
   162f8:	bne	15eb8 <strspn@plt+0x45ec>
   162fc:	ldrb	r3, [r6, #1]
   16300:	cmp	r3, #112	; 0x70
   16304:	bne	15eb8 <strspn@plt+0x45ec>
   16308:	ldrb	r3, [r6, #2]
   1630c:	cmp	r3, #99	; 0x63
   16310:	bne	15eb8 <strspn@plt+0x45ec>
   16314:	ldrb	r3, [r6, #3]
   16318:	cmp	r3, #0
   1631c:	ldreq	r3, [r4, #88]	; 0x58
   16320:	orreq	r3, r3, #2
   16324:	streq	r3, [r4, #88]	; 0x58
   16328:	b	15eb8 <strspn@plt+0x45ec>
   1632c:	movw	r1, #45824	; 0xb300
   16330:	add	r0, sp, #420	; 0x1a4
   16334:	movt	r1, #1
   16338:	bl	114ac <strstr@plt>
   1633c:	cmp	r0, #0
   16340:	beq	15e18 <strspn@plt+0x454c>
   16344:	movw	r0, #45832	; 0xb308
   16348:	movt	r0, #1
   1634c:	bl	11740 <__strdup@plt>
   16350:	cmp	r0, #0
   16354:	bne	15e14 <strspn@plt+0x4548>
   16358:	bl	118d8 <strspn@plt+0xc>
   1635c:	movw	r0, #45876	; 0xb334
   16360:	movt	r0, #1
   16364:	bl	170c8 <strspn@plt+0x57fc>
   16368:	movw	r5, #53680	; 0xd1b0
   1636c:	movt	r5, #2
   16370:	add	r0, r0, #1
   16374:	str	r0, [r5]
   16378:	b	15ee8 <strspn@plt+0x461c>
   1637c:	movw	r0, #46052	; 0xb3e4
   16380:	movt	r0, #1
   16384:	bl	170c8 <strspn@plt+0x57fc>
   16388:	str	r0, [r4, #84]	; 0x54
   1638c:	b	15fe4 <strspn@plt+0x4718>
   16390:	ldr	r0, [r5]
   16394:	movw	r1, #46020	; 0xb3c4
   16398:	movt	r1, #1
   1639c:	bl	17500 <strspn@plt+0x5c34>
   163a0:	mov	r1, r0
   163a4:	str	r0, [r4, #104]	; 0x68
   163a8:	mov	r0, r6
   163ac:	bl	11578 <__sched_cpucount@plt>
   163b0:	str	r0, [r4, #108]	; 0x6c
   163b4:	b	15fc8 <strspn@plt+0x46fc>
   163b8:	movw	r1, #45948	; 0xb37c
   163bc:	ldr	r0, [r5]
   163c0:	movt	r1, #1
   163c4:	bl	17500 <strspn@plt+0x5c34>
   163c8:	mov	r1, r0
   163cc:	str	r0, [r4, #100]	; 0x64
   163d0:	mov	r0, r6
   163d4:	bl	11578 <__sched_cpucount@plt>
   163d8:	str	r0, [r4, #96]	; 0x60
   163dc:	b	15fb4 <strspn@plt+0x46e8>
   163e0:	bl	18ef4 <strspn@plt+0x7628>
   163e4:	movw	r5, #53680	; 0xd1b0
   163e8:	movt	r5, #2
   163ec:	str	r0, [r5]
   163f0:	b	15ee8 <strspn@plt+0x461c>
   163f4:	movw	r1, #45860	; 0xb324
   163f8:	add	r0, sp, #420	; 0x1a4
   163fc:	movt	r1, #1
   16400:	bl	114ac <strstr@plt>
   16404:	cmp	r0, #0
   16408:	bne	15e70 <strspn@plt+0x45a4>
   1640c:	b	15e7c <strspn@plt+0x45b0>
   16410:	ldrb	r2, [r3, #1]!
   16414:	sxtb	r0, r2
   16418:	sxth	r0, r0
   1641c:	lsl	r0, r0, #1
   16420:	ldrh	r0, [r1, r0]
   16424:	tst	r0, #8192	; 0x2000
   16428:	bne	16410 <strspn@plt+0x4b44>
   1642c:	cmp	r2, #58	; 0x3a
   16430:	bne	15d6c <strspn@plt+0x44a0>
   16434:	movw	r1, #45700	; 0xb284
   16438:	add	r0, sp, #420	; 0x1a4
   1643c:	movt	r1, #1
   16440:	bl	114ac <strstr@plt>
   16444:	adds	r0, r0, #6
   16448:	beq	15d6c <strspn@plt+0x44a0>
   1644c:	movw	r1, #45708	; 0xb28c
   16450:	mov	r2, #7
   16454:	movt	r1, #1
   16458:	bl	11884 <strncmp@plt>
   1645c:	cmp	r0, #0
   16460:	beq	15d6c <strspn@plt+0x44a0>
   16464:	movw	r1, #45716	; 0xb294
   16468:	add	r0, sp, #420	; 0x1a4
   1646c:	movt	r1, #1
   16470:	bl	114ac <strstr@plt>
   16474:	cmp	r0, #0
   16478:	beq	15d6c <strspn@plt+0x44a0>
   1647c:	movw	r1, #45724	; 0xb29c
   16480:	add	r2, sp, #12
   16484:	movt	r1, #1
   16488:	bl	11818 <sscanf@plt>
   1648c:	cmp	r0, #1
   16490:	bne	15d6c <strspn@plt+0x44a0>
   16494:	movw	r1, #45736	; 0xb2a8
   16498:	add	r0, sp, #420	; 0x1a4
   1649c:	movt	r1, #1
   164a0:	bl	114ac <strstr@plt>
   164a4:	adds	r6, r0, #5
   164a8:	beq	15d6c <strspn@plt+0x44a0>
   164ac:	ldrsb	r3, [r0, #5]
   164b0:	cmp	r3, #0
   164b4:	beq	15d6c <strspn@plt+0x44a0>
   164b8:	mov	r2, #4
   164bc:	movw	r1, #45744	; 0xb2b0
   164c0:	mov	r0, r6
   164c4:	movt	r1, #1
   164c8:	bl	11884 <strncmp@plt>
   164cc:	mov	r2, #11
   164d0:	movw	r1, #45752	; 0xb2b8
   164d4:	movt	r1, #1
   164d8:	cmp	r0, #0
   164dc:	mov	r0, r6
   164e0:	moveq	r9, #100	; 0x64
   164e4:	movne	r9, #0
   164e8:	bl	11884 <strncmp@plt>
   164ec:	movw	r1, #45764	; 0xb2c4
   164f0:	movt	r1, #1
   164f4:	cmp	r0, #0
   164f8:	add	r0, sp, #420	; 0x1a4
   164fc:	moveq	r9, #105	; 0x69
   16500:	bl	114ac <strstr@plt>
   16504:	cmp	r0, #0
   16508:	beq	15d6c <strspn@plt+0x44a0>
   1650c:	movw	r1, #45772	; 0xb2cc
   16510:	add	r2, sp, #16
   16514:	movt	r1, #1
   16518:	bl	11818 <sscanf@plt>
   1651c:	cmp	r0, #1
   16520:	bne	15d6c <strspn@plt+0x44a0>
   16524:	ldr	sl, [r4, #120]	; 0x78
   16528:	ldr	r0, [r4, #124]	; 0x7c
   1652c:	add	sl, sl, #1
   16530:	str	sl, [r4, #120]	; 0x78
   16534:	lsl	sl, sl, #4
   16538:	mov	r1, sl
   1653c:	bl	115b4 <realloc@plt>
   16540:	rsbs	r1, r0, #1
   16544:	movcc	r1, #0
   16548:	cmp	sl, #0
   1654c:	moveq	r1, #0
   16550:	cmp	r1, #0
   16554:	bne	16614 <strspn@plt+0x4d48>
   16558:	ldr	r6, [r4, #120]	; 0x78
   1655c:	mov	r2, #16
   16560:	str	r0, [r4, #124]	; 0x7c
   16564:	sub	r6, r6, #-268435455	; 0xf0000001
   16568:	add	r6, r0, r6, lsl #4
   1656c:	mov	r0, r6
   16570:	bl	11758 <memset@plt>
   16574:	cmp	r9, #0
   16578:	beq	16628 <strspn@plt+0x4d5c>
   1657c:	add	r0, sp, #8576	; 0x2180
   16580:	movw	r2, #56932	; 0xde64
   16584:	add	r0, r0, #40	; 0x28
   16588:	movt	r2, #65535	; 0xffff
   1658c:	movw	r1, #45784	; 0xb2d8
   16590:	mov	r3, r9
   16594:	ldr	r2, [r0, r2]
   16598:	movt	r1, #1
   1659c:	mov	r0, r6
   165a0:	bl	13210 <strspn@plt+0x1944>
   165a4:	add	ip, sp, #8576	; 0x2180
   165a8:	movw	r3, #56936	; 0xde68
   165ac:	add	ip, ip, #40	; 0x28
   165b0:	movt	r3, #65535	; 0xffff
   165b4:	add	r0, r6, #4
   165b8:	movw	r1, #45796	; 0xb2e4
   165bc:	ldrd	r2, [r3, ip]
   165c0:	movt	r1, #1
   165c4:	bl	13210 <strspn@plt+0x1944>
   165c8:	b	15d6c <strspn@plt+0x44a0>
   165cc:	bl	115a8 <__stack_chk_fail@plt>
   165d0:	movw	r1, #45456	; 0xb190
   165d4:	mov	r0, #0
   165d8:	movt	r1, #1
   165dc:	mov	r2, #5
   165e0:	bl	1159c <dcgettext@plt>
   165e4:	mov	r1, r0
   165e8:	mov	r0, #1
   165ec:	bl	115d8 <err@plt>
   165f0:	mov	r2, #5
   165f4:	movw	r1, #45980	; 0xb39c
   165f8:	movt	r1, #1
   165fc:	bl	1159c <dcgettext@plt>
   16600:	movw	r2, #45912	; 0xb358
   16604:	movt	r2, #1
   16608:	mov	r1, r0
   1660c:	mov	r0, #1
   16610:	bl	115d8 <err@plt>
   16614:	movw	r1, #43844	; 0xab44
   16618:	mov	r2, sl
   1661c:	mov	r0, #1
   16620:	movt	r1, #1
   16624:	bl	115d8 <err@plt>
   16628:	add	ip, sp, #8576	; 0x2180
   1662c:	movw	r3, #56932	; 0xde64
   16630:	add	ip, ip, #40	; 0x28
   16634:	movt	r3, #65535	; 0xffff
   16638:	movw	r1, #45792	; 0xb2e0
   1663c:	mov	r0, r6
   16640:	ldr	r2, [ip, r3]
   16644:	movt	r1, #1
   16648:	bl	13210 <strspn@plt+0x1944>
   1664c:	b	165a4 <strspn@plt+0x4cd8>
   16650:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16654:	mov	r4, r0
   16658:	sub	sp, sp, #8
   1665c:	mov	r6, r1
   16660:	mov	r0, r2
   16664:	mov	r1, #0
   16668:	bl	11650 <open64@plt>
   1666c:	subs	r8, r0, #0
   16670:	blt	16764 <strspn@plt+0x4e98>
   16674:	mov	r0, r6
   16678:	bl	1165c <malloc@plt>
   1667c:	subs	r9, r0, #0
   16680:	beq	16748 <strspn@plt+0x4e7c>
   16684:	mov	r7, #0
   16688:	mov	r2, r4
   1668c:	str	r7, [sp]
   16690:	mov	r3, r7
   16694:	mov	r0, r8
   16698:	mvn	r4, #0
   1669c:	bl	11608 <lseek64@plt>
   166a0:	mvn	r5, #0
   166a4:	cmp	r1, r5
   166a8:	cmpeq	r0, r4
   166ac:	beq	16748 <strspn@plt+0x4e7c>
   166b0:	mov	r0, r9
   166b4:	mov	r1, r7
   166b8:	mov	r2, r6
   166bc:	bl	11758 <memset@plt>
   166c0:	cmp	r6, r7
   166c4:	beq	16734 <strspn@plt+0x4e68>
   166c8:	mov	r5, r9
   166cc:	mov	sl, r7
   166d0:	b	166ec <strspn@plt+0x4e20>
   166d4:	rsb	r6, r4, r6
   166d8:	add	r5, r5, r4
   166dc:	add	r7, r7, r4
   166e0:	mov	sl, #0
   166e4:	cmp	r6, #0
   166e8:	beq	16734 <strspn@plt+0x4e68>
   166ec:	mov	r0, r8
   166f0:	mov	r1, r5
   166f4:	mov	r2, r6
   166f8:	bl	11500 <read@plt>
   166fc:	subs	r4, r0, #0
   16700:	bgt	166d4 <strspn@plt+0x4e08>
   16704:	bl	11704 <__errno_location@plt>
   16708:	ldr	r3, [r0]
   1670c:	cmp	r3, #4
   16710:	cmpne	r3, #11
   16714:	beq	16720 <strspn@plt+0x4e54>
   16718:	cmp	r4, #0
   1671c:	bne	1672c <strspn@plt+0x4e60>
   16720:	cmp	sl, #4
   16724:	add	sl, sl, #1
   16728:	ble	166e4 <strspn@plt+0x4e18>
   1672c:	cmp	r7, #0
   16730:	beq	16748 <strspn@plt+0x4e7c>
   16734:	mov	r0, r8
   16738:	bl	1189c <close@plt>
   1673c:	mov	r0, r9
   16740:	add	sp, sp, #8
   16744:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16748:	mov	r0, r9
   1674c:	bl	11524 <free@plt>
   16750:	mov	r0, r8
   16754:	bl	1189c <close@plt>
   16758:	mov	r0, #0
   1675c:	add	sp, sp, #8
   16760:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16764:	mov	r0, #0
   16768:	b	16740 <strspn@plt+0x4e74>
   1676c:	push	{r3, r4, r5, lr}
   16770:	subs	r4, r2, #0
   16774:	beq	167d8 <strspn@plt+0x4f0c>
   16778:	cmp	r4, #1
   1677c:	add	r5, r1, r0
   16780:	bls	167c0 <strspn@plt+0x4ef4>
   16784:	ldrsb	r0, [r1, r0]
   16788:	cmp	r0, #0
   1678c:	bne	167a0 <strspn@plt+0x4ed4>
   16790:	pop	{r3, r4, r5, pc}
   16794:	ldrsb	r0, [r0, #1]
   16798:	cmp	r0, #0
   1679c:	beq	167d4 <strspn@plt+0x4f08>
   167a0:	mov	r0, r5
   167a4:	sub	r4, r4, #1
   167a8:	bl	116e0 <strlen@plt>
   167ac:	uxtb	r4, r4
   167b0:	cmp	r4, #1
   167b4:	add	r0, r5, r0
   167b8:	add	r5, r0, #1
   167bc:	bne	16794 <strspn@plt+0x4ec8>
   167c0:	ldrsb	r0, [r5]
   167c4:	cmp	r0, #0
   167c8:	movne	r0, r5
   167cc:	moveq	r0, #0
   167d0:	pop	{r3, r4, r5, pc}
   167d4:	pop	{r3, r4, r5, pc}
   167d8:	mov	r0, r4
   167dc:	pop	{r3, r4, r5, pc}
   167e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   167e4:	mov	r9, r2
   167e8:	sub	sp, sp, #20
   167ec:	mov	r2, r3
   167f0:	mov	r6, r1
   167f4:	bl	16650 <strspn@plt+0x4d84>
   167f8:	subs	r5, r0, #0
   167fc:	beq	169b0 <strspn@plt+0x50e4>
   16800:	cmp	r9, #0
   16804:	beq	168e8 <strspn@plt+0x501c>
   16808:	add	r8, r5, r6
   1680c:	add	r3, r5, #4
   16810:	cmp	r8, r3
   16814:	bcc	168e4 <strspn@plt+0x5018>
   16818:	ldrb	r7, [r5, #1]
   1681c:	ldrb	r1, [r5]
   16820:	cmp	r7, #3
   16824:	bls	168e4 <strspn@plt+0x5018>
   16828:	sub	r9, r9, #1
   1682c:	mov	fp, r5
   16830:	mov	sl, #0
   16834:	str	sl, [sp, #4]
   16838:	str	sl, [sp, #12]
   1683c:	str	sl, [sp, #8]
   16840:	add	r4, fp, r7
   16844:	rsb	r2, r5, r4
   16848:	add	r2, r2, #1
   1684c:	cmp	r6, r2
   16850:	ble	16880 <strspn@plt+0x4fb4>
   16854:	ldrb	r2, [r4]
   16858:	cmp	r2, #0
   1685c:	bne	1686c <strspn@plt+0x4fa0>
   16860:	ldrb	r2, [r4, #1]
   16864:	cmp	r2, #0
   16868:	beq	16880 <strspn@plt+0x4fb4>
   1686c:	add	r4, r4, #1
   16870:	rsb	r2, r5, r4
   16874:	add	r2, r2, #1
   16878:	cmp	r2, r6
   1687c:	blt	16854 <strspn@plt+0x4f88>
   16880:	cmp	r1, #0
   16884:	beq	168fc <strspn@plt+0x5030>
   16888:	cmp	r1, #1
   1688c:	bne	168b8 <strspn@plt+0x4fec>
   16890:	mov	r1, fp
   16894:	ldrb	r2, [fp, #4]
   16898:	mov	r0, r7
   1689c:	bl	1676c <strspn@plt+0x4ea0>
   168a0:	mov	r1, fp
   168a4:	ldrb	r2, [fp, #5]
   168a8:	str	r0, [sp, #4]
   168ac:	mov	r0, r7
   168b0:	bl	1676c <strspn@plt+0x4ea0>
   168b4:	str	r0, [sp, #12]
   168b8:	cmp	sl, r9
   168bc:	add	fp, r4, #2
   168c0:	beq	1691c <strspn@plt+0x5050>
   168c4:	add	r2, r4, #6
   168c8:	cmp	r8, r2
   168cc:	bcc	1691c <strspn@plt+0x5050>
   168d0:	ldrb	r7, [r4, #3]
   168d4:	add	sl, sl, #1
   168d8:	ldrb	r1, [r4, #2]
   168dc:	cmp	r7, #3
   168e0:	bhi	16840 <strspn@plt+0x4f74>
   168e4:	mov	r9, #0
   168e8:	mov	r0, r5
   168ec:	bl	11524 <free@plt>
   168f0:	mov	r0, r9
   168f4:	add	sp, sp, #20
   168f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   168fc:	mov	r1, fp
   16900:	ldrb	r2, [fp, #4]
   16904:	mov	r0, r7
   16908:	add	fp, r4, #2
   1690c:	bl	1676c <strspn@plt+0x4ea0>
   16910:	cmp	sl, r9
   16914:	str	r0, [sp, #8]
   16918:	bne	168c4 <strspn@plt+0x4ff8>
   1691c:	ldr	r3, [sp, #4]
   16920:	cmp	r3, #0
   16924:	beq	16984 <strspn@plt+0x50b8>
   16928:	movw	r1, #48356	; 0xbce4
   1692c:	ldr	r0, [sp, #4]
   16930:	movt	r1, #1
   16934:	bl	114d0 <strcmp@plt>
   16938:	cmp	r0, #0
   1693c:	moveq	r9, #8
   16940:	beq	168e8 <strspn@plt+0x501c>
   16944:	ldr	r0, [sp, #4]
   16948:	movw	r1, #48372	; 0xbcf4
   1694c:	movt	r1, #1
   16950:	bl	114ac <strstr@plt>
   16954:	cmp	r0, #0
   16958:	beq	16984 <strspn@plt+0x50b8>
   1695c:	ldr	r3, [sp, #12]
   16960:	cmp	r3, #0
   16964:	beq	16984 <strspn@plt+0x50b8>
   16968:	mov	r0, r3
   1696c:	movw	r1, #48380	; 0xbcfc
   16970:	movt	r1, #1
   16974:	bl	114ac <strstr@plt>
   16978:	cmp	r0, #0
   1697c:	movne	r9, #9
   16980:	bne	168e8 <strspn@plt+0x501c>
   16984:	ldr	r3, [sp, #8]
   16988:	cmp	r3, #0
   1698c:	beq	169b8 <strspn@plt+0x50ec>
   16990:	mov	r0, r3
   16994:	movw	r1, #48216	; 0xbc58
   16998:	movt	r1, #1
   1699c:	bl	114d0 <strcmp@plt>
   169a0:	cmp	r0, #0
   169a4:	moveq	r9, #10
   169a8:	movne	r9, #0
   169ac:	b	168e8 <strspn@plt+0x501c>
   169b0:	mov	r9, r5
   169b4:	b	168e8 <strspn@plt+0x501c>
   169b8:	ldr	r9, [sp, #8]
   169bc:	b	168e8 <strspn@plt+0x501c>
   169c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   169c4:	movw	sl, #53648	; 0xd190
   169c8:	movt	sl, #2
   169cc:	sub	sp, sp, #180	; 0xb4
   169d0:	movw	r1, #48324	; 0xbcc4
   169d4:	mov	r0, #3
   169d8:	ldr	r3, [sl]
   169dc:	movt	r1, #1
   169e0:	mov	r2, sp
   169e4:	str	r3, [sp, #172]	; 0xac
   169e8:	bl	1186c <__xstat64@plt>
   169ec:	subs	fp, r0, #0
   169f0:	bne	16a4c <strspn@plt+0x5180>
   169f4:	ldrd	r4, [sp, #48]	; 0x30
   169f8:	mov	r6, #3
   169fc:	movw	r3, #48324	; 0xbcc4
   16a00:	movt	r3, #1
   16a04:	asr	r8, r5, #31
   16a08:	uxth	r1, r4
   16a0c:	and	r6, r6, r8
   16a10:	adds	r4, r4, r6
   16a14:	ubfx	r2, r4, #2, #16
   16a18:	bl	167e0 <strspn@plt+0x4f14>
   16a1c:	cmp	r0, #0
   16a20:	blt	16a4c <strspn@plt+0x5180>
   16a24:	bic	r5, r0, r0, asr #31
   16a28:	mov	r0, fp
   16a2c:	bl	11524 <free@plt>
   16a30:	ldr	r2, [sp, #172]	; 0xac
   16a34:	ldr	r3, [sl]
   16a38:	mov	r0, r5
   16a3c:	cmp	r2, r3
   16a40:	bne	16bd0 <strspn@plt+0x5304>
   16a44:	add	sp, sp, #180	; 0xb4
   16a48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16a4c:	movw	r0, #48388	; 0xbd04
   16a50:	movw	r1, #47368	; 0xb908
   16a54:	movt	r0, #1
   16a58:	movt	r1, #1
   16a5c:	bl	11848 <fopen64@plt>
   16a60:	subs	r5, r0, #0
   16a64:	beq	16bb0 <strspn@plt+0x52e4>
   16a68:	mov	r7, #0
   16a6c:	add	r0, sp, #108	; 0x6c
   16a70:	mov	r1, #63	; 0x3f
   16a74:	mov	r2, r5
   16a78:	bl	11530 <fgets@plt>
   16a7c:	subs	r3, r0, #0
   16a80:	beq	16b94 <strspn@plt+0x52c8>
   16a84:	add	r0, sp, #108	; 0x6c
   16a88:	mov	r1, #61	; 0x3d
   16a8c:	bl	116ec <strchr@plt>
   16a90:	subs	r4, r0, #0
   16a94:	beq	16a6c <strspn@plt+0x51a0>
   16a98:	strb	r7, [r4]
   16a9c:	movw	r1, #48436	; 0xbd34
   16aa0:	add	r0, sp, #108	; 0x6c
   16aa4:	movt	r1, #1
   16aa8:	bl	114d0 <strcmp@plt>
   16aac:	subs	r6, r0, #0
   16ab0:	bne	16a6c <strspn@plt+0x51a0>
   16ab4:	mov	r1, r6
   16ab8:	mov	r2, r6
   16abc:	add	r0, r4, #1
   16ac0:	bl	116d4 <strtoul@plt>
   16ac4:	mov	r4, r0
   16ac8:	mov	r0, r5
   16acc:	bl	117d0 <fclose@plt>
   16ad0:	mov	r0, r4
   16ad4:	movw	r2, #48444	; 0xbd3c
   16ad8:	mov	r1, #32
   16adc:	movt	r2, #1
   16ae0:	bl	16650 <strspn@plt+0x4d84>
   16ae4:	subs	fp, r0, #0
   16ae8:	beq	16ba8 <strspn@plt+0x52dc>
   16aec:	ldrb	r1, [fp, #5]
   16af0:	cmp	r1, #0
   16af4:	beq	16b1c <strspn@plt+0x5250>
   16af8:	mov	r3, r6
   16afc:	ldrb	r2, [fp, r3]
   16b00:	add	r3, r3, #1
   16b04:	cmp	r1, r3
   16b08:	add	r6, r6, r2
   16b0c:	uxtb	r6, r6
   16b10:	bhi	16afc <strspn@plt+0x5230>
   16b14:	cmp	r6, #0
   16b18:	bne	16b80 <strspn@plt+0x52b4>
   16b1c:	movw	r1, #48456	; 0xbd48
   16b20:	add	r0, fp, #16
   16b24:	movt	r1, #1
   16b28:	mov	r2, #5
   16b2c:	bl	11584 <memcmp@plt>
   16b30:	cmp	r0, #0
   16b34:	bne	16b80 <strspn@plt+0x52b4>
   16b38:	add	r3, fp, #15
   16b3c:	add	ip, fp, #30
   16b40:	mov	r2, r0
   16b44:	ldrb	r1, [r3, #1]!
   16b48:	add	r2, r2, r1
   16b4c:	cmp	r3, ip
   16b50:	uxtb	r2, r2
   16b54:	bne	16b44 <strspn@plt+0x5278>
   16b58:	cmp	r2, #0
   16b5c:	bne	16b80 <strspn@plt+0x52b4>
   16b60:	movw	r3, #48444	; 0xbd3c
   16b64:	ldr	r0, [fp, #24]
   16b68:	movt	r3, #1
   16b6c:	ldrh	r1, [fp, #22]
   16b70:	ldrh	r2, [fp, #28]
   16b74:	bl	167e0 <strspn@plt+0x4f14>
   16b78:	cmp	r0, #0
   16b7c:	bge	16a24 <strspn@plt+0x5158>
   16b80:	mov	r0, fp
   16b84:	mov	fp, #0
   16b88:	bl	11524 <free@plt>
   16b8c:	mov	r5, fp
   16b90:	b	16a28 <strspn@plt+0x515c>
   16b94:	mov	r0, r5
   16b98:	mov	r5, r3
   16b9c:	bl	117d0 <fclose@plt>
   16ba0:	mov	fp, r5
   16ba4:	b	16a28 <strspn@plt+0x515c>
   16ba8:	mov	r5, fp
   16bac:	b	16a28 <strspn@plt+0x515c>
   16bb0:	movw	r0, #48416	; 0xbd20
   16bb4:	movw	r1, #47368	; 0xb908
   16bb8:	movt	r0, #1
   16bbc:	movt	r1, #1
   16bc0:	bl	11848 <fopen64@plt>
   16bc4:	subs	r5, r0, #0
   16bc8:	bne	16a68 <strspn@plt+0x519c>
   16bcc:	b	16ba0 <strspn@plt+0x52d4>
   16bd0:	bl	115a8 <__stack_chk_fail@plt>
   16bd4:	ldr	r3, [pc, #104]	; 16c44 <strspn@plt+0x5378>
   16bd8:	mov	ip, r1
   16bdc:	push	{lr}		; (str lr, [sp, #-4]!)
   16be0:	add	r3, pc, r3
   16be4:	sub	sp, sp, #12
   16be8:	ldr	r1, [r3]
   16bec:	cmp	r1, #0
   16bf0:	bne	16c20 <strspn@plt+0x5354>
   16bf4:	mov	r1, #4096	; 0x1000
   16bf8:	stm	sp, {r0, ip}
   16bfc:	mov	r2, #1
   16c00:	add	r0, r3, #4
   16c04:	mov	r3, r1
   16c08:	bl	11554 <__vsnprintf_chk@plt>
   16c0c:	ldr	r0, [pc, #52]	; 16c48 <strspn@plt+0x537c>
   16c10:	add	r0, pc, r0
   16c14:	add	r0, r0, #4
   16c18:	add	sp, sp, #12
   16c1c:	pop	{pc}		; (ldr pc, [sp], #4)
   16c20:	add	r3, r3, #4
   16c24:	str	r0, [sp]
   16c28:	str	ip, [sp, #4]
   16c2c:	add	r0, r3, r1
   16c30:	mov	r2, #1
   16c34:	rsb	r1, r1, #4096	; 0x1000
   16c38:	mvn	r3, #0
   16c3c:	bl	11554 <__vsnprintf_chk@plt>
   16c40:	b	16c0c <strspn@plt+0x5340>
   16c44:	andeq	r6, r1, ip, asr #11
   16c48:	muleq	r1, ip, r5
   16c4c:	push	{r4, r5, r6, lr}
   16c50:	mov	r5, r0
   16c54:	mov	r4, r1
   16c58:	mov	r0, r2
   16c5c:	mov	r1, r3
   16c60:	bl	16bd4 <strspn@plt+0x5308>
   16c64:	mov	r1, r5
   16c68:	mov	r6, r0
   16c6c:	bl	11848 <fopen64@plt>
   16c70:	rsbs	r3, r0, #1
   16c74:	movcc	r3, #0
   16c78:	cmp	r4, #0
   16c7c:	moveq	r3, #0
   16c80:	cmp	r3, #0
   16c84:	popeq	{r4, r5, r6, pc}
   16c88:	ldr	r1, [pc, #28]	; 16cac <strspn@plt+0x53e0>
   16c8c:	mov	r2, #5
   16c90:	mov	r0, #0
   16c94:	add	r1, pc, r1
   16c98:	bl	1159c <dcgettext@plt>
   16c9c:	mov	r2, r6
   16ca0:	mov	r1, r0
   16ca4:	mov	r0, #1
   16ca8:	bl	115d8 <err@plt>
   16cac:	strheq	r5, [r0], -r4
   16cb0:	ldr	ip, [pc, #360]	; 16e20 <strspn@plt+0x5554>
   16cb4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16cb8:	add	fp, sp, #28
   16cbc:	ldr	lr, [pc, #352]	; 16e24 <strspn@plt+0x5558>
   16cc0:	sub	sp, sp, #8
   16cc4:	add	ip, pc, ip
   16cc8:	rsb	r5, r0, r0, lsl #3
   16ccc:	mov	r4, r0
   16cd0:	ldr	r7, [ip, lr]
   16cd4:	add	r0, r5, #7
   16cd8:	mov	r8, r1
   16cdc:	bic	r1, r0, #7
   16ce0:	ldr	r0, [pc, #320]	; 16e28 <strspn@plt+0x555c>
   16ce4:	sub	sp, sp, r1
   16ce8:	ldr	ip, [r7]
   16cec:	mov	r1, #1
   16cf0:	add	r0, pc, r0
   16cf4:	mov	r9, sp
   16cf8:	str	ip, [fp, #-32]	; 0xffffffe0
   16cfc:	bl	16c4c <strspn@plt+0x5380>
   16d00:	mov	r1, r5
   16d04:	mov	r6, r0
   16d08:	mov	r0, sp
   16d0c:	mov	r2, r6
   16d10:	bl	11530 <fgets@plt>
   16d14:	cmp	r0, #0
   16d18:	beq	16dcc <strspn@plt+0x5500>
   16d1c:	mov	r0, r6
   16d20:	bl	117d0 <fclose@plt>
   16d24:	mov	r0, sp
   16d28:	bl	116e0 <strlen@plt>
   16d2c:	sub	r1, fp, #36	; 0x24
   16d30:	mov	r2, #0
   16d34:	sub	r0, r0, #1
   16d38:	ldrsb	r3, [sp, r0]
   16d3c:	cmp	r3, #10
   16d40:	moveq	r3, #0
   16d44:	strbeq	r3, [sp, r0]
   16d48:	mov	r0, r4
   16d4c:	bl	18eac <strspn@plt+0x75e0>
   16d50:	subs	r4, r0, #0
   16d54:	beq	16df4 <strspn@plt+0x5528>
   16d58:	cmp	r8, #0
   16d5c:	mov	r0, sp
   16d60:	mov	r1, r4
   16d64:	ldr	r2, [fp, #-36]	; 0xffffffdc
   16d68:	bne	16d94 <strspn@plt+0x54c8>
   16d6c:	bl	192c4 <strspn@plt+0x79f8>
   16d70:	cmp	r0, #0
   16d74:	bne	16e10 <strspn@plt+0x5544>
   16d78:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16d7c:	mov	r0, r4
   16d80:	ldr	r3, [r7]
   16d84:	cmp	r2, r3
   16d88:	bne	16dc8 <strspn@plt+0x54fc>
   16d8c:	sub	sp, fp, #28
   16d90:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16d94:	mov	r3, #0
   16d98:	bl	19464 <strspn@plt+0x7b98>
   16d9c:	cmp	r0, #0
   16da0:	beq	16d78 <strspn@plt+0x54ac>
   16da4:	ldr	r1, [pc, #128]	; 16e2c <strspn@plt+0x5560>
   16da8:	mov	r0, #0
   16dac:	add	r1, pc, r1
   16db0:	mov	r2, #5
   16db4:	bl	1159c <dcgettext@plt>
   16db8:	mov	r2, r9
   16dbc:	mov	r1, r0
   16dc0:	mov	r0, #1
   16dc4:	bl	117e8 <errx@plt>
   16dc8:	bl	115a8 <__stack_chk_fail@plt>
   16dcc:	ldr	r1, [pc, #92]	; 16e30 <strspn@plt+0x5564>
   16dd0:	mov	r2, #5
   16dd4:	add	r1, pc, r1
   16dd8:	bl	1159c <dcgettext@plt>
   16ddc:	ldr	r2, [pc, #80]	; 16e34 <strspn@plt+0x5568>
   16de0:	add	r2, pc, r2
   16de4:	add	r2, r2, #4
   16de8:	mov	r1, r0
   16dec:	mov	r0, #1
   16df0:	bl	115d8 <err@plt>
   16df4:	ldr	r1, [pc, #60]	; 16e38 <strspn@plt+0x556c>
   16df8:	mov	r2, #5
   16dfc:	add	r1, pc, r1
   16e00:	bl	1159c <dcgettext@plt>
   16e04:	mov	r1, r0
   16e08:	mov	r0, #1
   16e0c:	bl	115d8 <err@plt>
   16e10:	ldr	r1, [pc, #36]	; 16e3c <strspn@plt+0x5570>
   16e14:	mov	r0, r8
   16e18:	add	r1, pc, r1
   16e1c:	b	16db0 <strspn@plt+0x54e4>
   16e20:	andeq	r6, r1, r4, lsr r3
   16e24:	andeq	r0, r0, r4, ror r1
   16e28:	andeq	r4, r0, r0, lsr #30
   16e2c:	andeq	r4, r0, r0, asr #31
   16e30:	andeq	r4, r0, r4, lsl #31
   16e34:	andeq	r6, r1, ip, asr #7
   16e38:	andeq	r3, r0, ip, ror #27
   16e3c:	andeq	r4, r0, r0, ror pc
   16e40:	push	{r4, lr}
   16e44:	mov	r4, r0
   16e48:	bl	116e0 <strlen@plt>
   16e4c:	movw	r3, #4094	; 0xffe
   16e50:	cmp	r0, r3
   16e54:	mov	ip, r0
   16e58:	bhi	16e84 <strspn@plt+0x55b8>
   16e5c:	ldr	r0, [pc, #52]	; 16e98 <strspn@plt+0x55cc>
   16e60:	mov	r3, #4096	; 0x1000
   16e64:	mov	r1, r4
   16e68:	add	r2, ip, #1
   16e6c:	add	r0, pc, r0
   16e70:	str	ip, [r0], #4
   16e74:	bl	115e4 <__memcpy_chk@plt>
   16e78:	mov	r3, #0
   16e7c:	mov	r0, r3
   16e80:	pop	{r4, pc}
   16e84:	bl	11704 <__errno_location@plt>
   16e88:	mov	r2, #36	; 0x24
   16e8c:	mvn	r3, #0
   16e90:	str	r2, [r0]
   16e94:	b	16e7c <strspn@plt+0x55b0>
   16e98:	andeq	r6, r1, r0, asr #6
   16e9c:	push	{r0, r1, r2, r3}
   16ea0:	ldr	r2, [pc, #80]	; 16ef8 <strspn@plt+0x562c>
   16ea4:	ldr	ip, [pc, #80]	; 16efc <strspn@plt+0x5630>
   16ea8:	add	r2, pc, r2
   16eac:	push	{r4, lr}
   16eb0:	sub	sp, sp, #8
   16eb4:	ldr	r4, [r2, ip]
   16eb8:	add	r3, sp, #20
   16ebc:	str	r3, [sp]
   16ec0:	mov	r1, r3
   16ec4:	ldr	r0, [sp, #16]
   16ec8:	ldr	r3, [r4]
   16ecc:	str	r3, [sp, #4]
   16ed0:	bl	16bd4 <strspn@plt+0x5308>
   16ed4:	ldr	r2, [sp, #4]
   16ed8:	ldr	r3, [r4]
   16edc:	cmp	r2, r3
   16ee0:	bne	16ef4 <strspn@plt+0x5628>
   16ee4:	add	sp, sp, #8
   16ee8:	pop	{r4, lr}
   16eec:	add	sp, sp, #16
   16ef0:	bx	lr
   16ef4:	bl	115a8 <__stack_chk_fail@plt>
   16ef8:	andeq	r6, r1, r0, asr r1
   16efc:	andeq	r0, r0, r4, ror r1
   16f00:	push	{r0, r1, r2, r3}
   16f04:	ldr	r2, [pc, #100]	; 16f70 <strspn@plt+0x56a4>
   16f08:	ldr	ip, [pc, #100]	; 16f74 <strspn@plt+0x56a8>
   16f0c:	add	r2, pc, r2
   16f10:	push	{r4, lr}
   16f14:	sub	sp, sp, #8
   16f18:	ldr	r4, [r2, ip]
   16f1c:	add	r3, sp, #20
   16f20:	str	r3, [sp]
   16f24:	mov	r1, r3
   16f28:	ldr	r0, [sp, #16]
   16f2c:	ldr	r3, [r4]
   16f30:	str	r3, [sp, #4]
   16f34:	bl	16bd4 <strspn@plt+0x5308>
   16f38:	subs	r3, r0, #0
   16f3c:	beq	16f64 <strspn@plt+0x5698>
   16f40:	bl	11740 <__strdup@plt>
   16f44:	ldr	r2, [sp, #4]
   16f48:	ldr	r3, [r4]
   16f4c:	cmp	r2, r3
   16f50:	bne	16f6c <strspn@plt+0x56a0>
   16f54:	add	sp, sp, #8
   16f58:	pop	{r4, lr}
   16f5c:	add	sp, sp, #16
   16f60:	bx	lr
   16f64:	mov	r0, r3
   16f68:	b	16f44 <strspn@plt+0x5678>
   16f6c:	bl	115a8 <__stack_chk_fail@plt>
   16f70:	andeq	r6, r1, ip, ror #1
   16f74:	andeq	r0, r0, r4, ror r1
   16f78:	push	{r2, r3}
   16f7c:	push	{r4, lr}
   16f80:	sub	sp, sp, #8
   16f84:	ldr	lr, [pc, #72]	; 16fd4 <strspn@plt+0x5708>
   16f88:	add	ip, sp, #20
   16f8c:	ldr	r4, [pc, #68]	; 16fd8 <strspn@plt+0x570c>
   16f90:	add	lr, pc, lr
   16f94:	mov	r3, ip
   16f98:	ldr	r2, [sp, #16]
   16f9c:	ldr	r4, [lr, r4]
   16fa0:	str	ip, [sp]
   16fa4:	ldr	ip, [r4]
   16fa8:	str	ip, [sp, #4]
   16fac:	bl	16c4c <strspn@plt+0x5380>
   16fb0:	ldr	r2, [sp, #4]
   16fb4:	ldr	r3, [r4]
   16fb8:	cmp	r2, r3
   16fbc:	bne	16fd0 <strspn@plt+0x5704>
   16fc0:	add	sp, sp, #8
   16fc4:	pop	{r4, lr}
   16fc8:	add	sp, sp, #8
   16fcc:	bx	lr
   16fd0:	bl	115a8 <__stack_chk_fail@plt>
   16fd4:	andeq	r6, r1, r8, rrx
   16fd8:	andeq	r0, r0, r4, ror r1
   16fdc:	push	{r2, r3}
   16fe0:	push	{r4, r5, r6, r7, lr}
   16fe4:	sub	sp, sp, #12
   16fe8:	ldr	lr, [pc, #196]	; 170b4 <strspn@plt+0x57e8>
   16fec:	add	ip, sp, #36	; 0x24
   16ff0:	ldr	r5, [pc, #192]	; 170b8 <strspn@plt+0x57ec>
   16ff4:	mov	r4, r0
   16ff8:	add	lr, pc, lr
   16ffc:	mov	r3, ip
   17000:	ldr	r0, [pc, #180]	; 170bc <strspn@plt+0x57f0>
   17004:	mov	r7, r1
   17008:	ldr	r5, [lr, r5]
   1700c:	mov	r1, #1
   17010:	str	ip, [sp]
   17014:	add	r0, pc, r0
   17018:	ldr	r2, [sp, #32]
   1701c:	ldr	ip, [r5]
   17020:	str	ip, [sp, #4]
   17024:	bl	16c4c <strspn@plt+0x5380>
   17028:	mov	r1, r7
   1702c:	mov	r6, r0
   17030:	mov	r0, r4
   17034:	mov	r2, r6
   17038:	bl	11530 <fgets@plt>
   1703c:	cmp	r0, #0
   17040:	beq	17088 <strspn@plt+0x57bc>
   17044:	mov	r0, r6
   17048:	bl	117d0 <fclose@plt>
   1704c:	mov	r0, r4
   17050:	bl	116e0 <strlen@plt>
   17054:	ldr	r2, [sp, #4]
   17058:	sub	r0, r0, #1
   1705c:	ldrsb	r3, [r4, r0]
   17060:	cmp	r3, #10
   17064:	moveq	r3, #0
   17068:	strbeq	r3, [r4, r0]
   1706c:	ldr	r3, [r5]
   17070:	cmp	r2, r3
   17074:	bne	170b0 <strspn@plt+0x57e4>
   17078:	add	sp, sp, #12
   1707c:	pop	{r4, r5, r6, r7, lr}
   17080:	add	sp, sp, #8
   17084:	bx	lr
   17088:	ldr	r1, [pc, #48]	; 170c0 <strspn@plt+0x57f4>
   1708c:	mov	r2, #5
   17090:	add	r1, pc, r1
   17094:	bl	1159c <dcgettext@plt>
   17098:	ldr	r2, [pc, #36]	; 170c4 <strspn@plt+0x57f8>
   1709c:	add	r2, pc, r2
   170a0:	add	r2, r2, #4
   170a4:	mov	r1, r0
   170a8:	mov	r0, #1
   170ac:	bl	115d8 <err@plt>
   170b0:	bl	115a8 <__stack_chk_fail@plt>
   170b4:	andeq	r6, r1, r0
   170b8:	andeq	r0, r0, r4, ror r1
   170bc:	strdeq	r4, [r0], -ip
   170c0:	andeq	r4, r0, r8, asr #25
   170c4:	andeq	r6, r1, r0, lsl r1
   170c8:	push	{r0, r1, r2, r3}
   170cc:	mov	r1, #1
   170d0:	push	{r4, r5, lr}
   170d4:	sub	sp, sp, #20
   170d8:	ldr	lr, [pc, #216]	; 171b8 <strspn@plt+0x58ec>
   170dc:	add	ip, sp, #36	; 0x24
   170e0:	ldr	r4, [pc, #212]	; 171bc <strspn@plt+0x58f0>
   170e4:	add	lr, pc, lr
   170e8:	mov	r3, ip
   170ec:	ldr	r0, [pc, #204]	; 171c0 <strspn@plt+0x58f4>
   170f0:	ldr	r4, [lr, r4]
   170f4:	str	ip, [sp, #4]
   170f8:	add	r0, pc, r0
   170fc:	ldr	r2, [sp, #32]
   17100:	ldr	ip, [r4]
   17104:	str	ip, [sp, #12]
   17108:	bl	16c4c <strspn@plt+0x5380>
   1710c:	ldr	r1, [pc, #176]	; 171c4 <strspn@plt+0x58f8>
   17110:	add	r2, sp, #8
   17114:	add	r1, pc, r1
   17118:	mov	r5, r0
   1711c:	bl	11770 <fscanf@plt>
   17120:	cmp	r0, #1
   17124:	mov	r0, r5
   17128:	beq	1718c <strspn@plt+0x58c0>
   1712c:	bl	1153c <ferror@plt>
   17130:	cmp	r0, #0
   17134:	beq	17164 <strspn@plt+0x5898>
   17138:	ldr	r1, [pc, #136]	; 171c8 <strspn@plt+0x58fc>
   1713c:	mov	r2, #5
   17140:	mov	r0, #0
   17144:	add	r1, pc, r1
   17148:	bl	1159c <dcgettext@plt>
   1714c:	ldr	r2, [pc, #120]	; 171cc <strspn@plt+0x5900>
   17150:	add	r2, pc, r2
   17154:	add	r2, r2, #4
   17158:	mov	r1, r0
   1715c:	mov	r0, #1
   17160:	bl	115d8 <err@plt>
   17164:	ldr	r1, [pc, #100]	; 171d0 <strspn@plt+0x5904>
   17168:	mov	r2, #5
   1716c:	add	r1, pc, r1
   17170:	bl	1159c <dcgettext@plt>
   17174:	ldr	r2, [pc, #88]	; 171d4 <strspn@plt+0x5908>
   17178:	add	r2, pc, r2
   1717c:	add	r2, r2, #4
   17180:	mov	r1, r0
   17184:	mov	r0, #1
   17188:	bl	117e8 <errx@plt>
   1718c:	bl	117d0 <fclose@plt>
   17190:	ldr	r2, [sp, #12]
   17194:	ldr	r3, [r4]
   17198:	ldr	r0, [sp, #8]
   1719c:	cmp	r2, r3
   171a0:	bne	171b4 <strspn@plt+0x58e8>
   171a4:	add	sp, sp, #20
   171a8:	pop	{r4, r5, lr}
   171ac:	add	sp, sp, #16
   171b0:	bx	lr
   171b4:	bl	115a8 <__stack_chk_fail@plt>
   171b8:	andeq	r5, r1, r4, lsl pc
   171bc:	andeq	r0, r0, r4, ror r1
   171c0:	andeq	r4, r0, r8, lsl fp
   171c4:	andeq	r3, r0, ip, ror sp
   171c8:	andeq	r4, r0, r4, lsl ip
   171cc:	andeq	r6, r1, ip, asr r0
   171d0:	andeq	r4, r0, r8, lsr ip
   171d4:	andeq	r6, r1, r4, lsr r0
   171d8:	push	{r0, r1, r2, r3}
   171dc:	mov	r1, #1
   171e0:	push	{r4, r5, lr}
   171e4:	sub	sp, sp, #28
   171e8:	ldr	lr, [pc, #216]	; 172c8 <strspn@plt+0x59fc>
   171ec:	add	ip, sp, #44	; 0x2c
   171f0:	ldr	r4, [pc, #212]	; 172cc <strspn@plt+0x5a00>
   171f4:	add	lr, pc, lr
   171f8:	mov	r3, ip
   171fc:	ldr	r0, [pc, #204]	; 172d0 <strspn@plt+0x5a04>
   17200:	ldr	r4, [lr, r4]
   17204:	str	ip, [sp, #4]
   17208:	add	r0, pc, r0
   1720c:	ldr	r2, [sp, #40]	; 0x28
   17210:	ldr	ip, [r4]
   17214:	str	ip, [sp, #20]
   17218:	bl	16c4c <strspn@plt+0x5380>
   1721c:	ldr	r1, [pc, #176]	; 172d4 <strspn@plt+0x5a08>
   17220:	add	r2, sp, #8
   17224:	add	r1, pc, r1
   17228:	mov	r5, r0
   1722c:	bl	11770 <fscanf@plt>
   17230:	cmp	r0, #1
   17234:	mov	r0, r5
   17238:	beq	1729c <strspn@plt+0x59d0>
   1723c:	bl	1153c <ferror@plt>
   17240:	cmp	r0, #0
   17244:	beq	17274 <strspn@plt+0x59a8>
   17248:	ldr	r1, [pc, #136]	; 172d8 <strspn@plt+0x5a0c>
   1724c:	mov	r2, #5
   17250:	mov	r0, #0
   17254:	add	r1, pc, r1
   17258:	bl	1159c <dcgettext@plt>
   1725c:	ldr	r2, [pc, #120]	; 172dc <strspn@plt+0x5a10>
   17260:	add	r2, pc, r2
   17264:	add	r2, r2, #4
   17268:	mov	r1, r0
   1726c:	mov	r0, #1
   17270:	bl	115d8 <err@plt>
   17274:	ldr	r1, [pc, #100]	; 172e0 <strspn@plt+0x5a14>
   17278:	mov	r2, #5
   1727c:	add	r1, pc, r1
   17280:	bl	1159c <dcgettext@plt>
   17284:	ldr	r2, [pc, #88]	; 172e4 <strspn@plt+0x5a18>
   17288:	add	r2, pc, r2
   1728c:	add	r2, r2, #4
   17290:	mov	r1, r0
   17294:	mov	r0, #1
   17298:	bl	117e8 <errx@plt>
   1729c:	bl	117d0 <fclose@plt>
   172a0:	ldr	r2, [sp, #20]
   172a4:	ldr	r3, [r4]
   172a8:	ldrd	r0, [sp, #8]
   172ac:	cmp	r2, r3
   172b0:	bne	172c4 <strspn@plt+0x59f8>
   172b4:	add	sp, sp, #28
   172b8:	pop	{r4, r5, lr}
   172bc:	add	sp, sp, #16
   172c0:	bx	lr
   172c4:	bl	115a8 <__stack_chk_fail@plt>
   172c8:	andeq	r5, r1, r4, lsl #28
   172cc:	andeq	r0, r0, r4, ror r1
   172d0:	strdeq	r4, [r0], -r8
   172d4:	muleq	r0, r0, fp
   172d8:	andeq	r4, r0, r4, lsl #22
   172dc:	andeq	r5, r1, ip, asr #30
   172e0:	andeq	r4, r0, r8, lsr #22
   172e4:	andeq	r5, r1, r4, lsr #30
   172e8:	push	{r1, r2, r3}
   172ec:	ldr	r2, [pc, #292]	; 17418 <strspn@plt+0x5b4c>
   172f0:	ldr	ip, [pc, #292]	; 1741c <strspn@plt+0x5b50>
   172f4:	add	r2, pc, r2
   172f8:	push	{r4, r5, r6, r7, r8, r9, lr}
   172fc:	sub	sp, sp, #8
   17300:	ldr	r9, [r2, ip]
   17304:	add	r3, sp, #40	; 0x28
   17308:	str	r3, [sp]
   1730c:	mov	r6, r0
   17310:	mov	r1, r3
   17314:	ldr	r0, [sp, #36]	; 0x24
   17318:	ldr	r3, [r9]
   1731c:	str	r3, [sp, #4]
   17320:	bl	16bd4 <strspn@plt+0x5308>
   17324:	mov	r1, #1
   17328:	movt	r1, #8
   1732c:	mov	r4, r0
   17330:	bl	11650 <open64@plt>
   17334:	cmn	r0, #1
   17338:	mov	r7, r0
   1733c:	beq	173f0 <strspn@plt+0x5b24>
   17340:	mov	r0, r6
   17344:	bl	116e0 <strlen@plt>
   17348:	subs	r4, r0, #0
   1734c:	beq	173c0 <strspn@plt+0x5af4>
   17350:	bl	11704 <__errno_location@plt>
   17354:	mov	r8, #0
   17358:	mov	r5, r0
   1735c:	b	1737c <strspn@plt+0x5ab0>
   17360:	subs	r4, r4, r0
   17364:	ldr	r3, [r5]
   17368:	addne	r6, r6, r0
   1736c:	cmp	r3, #11
   17370:	beq	173b0 <strspn@plt+0x5ae4>
   17374:	cmp	r4, #0
   17378:	beq	173c0 <strspn@plt+0x5af4>
   1737c:	str	r8, [r5]
   17380:	mov	r0, r7
   17384:	mov	r1, r6
   17388:	mov	r2, r4
   1738c:	bl	117a0 <write@plt>
   17390:	cmp	r0, #0
   17394:	bgt	17360 <strspn@plt+0x5a94>
   17398:	ldr	r3, [r5]
   1739c:	cmp	r3, #11
   173a0:	cmpne	r3, #4
   173a4:	beq	1736c <strspn@plt+0x5aa0>
   173a8:	mvn	r4, #0
   173ac:	b	173c4 <strspn@plt+0x5af8>
   173b0:	movw	r0, #10000	; 0x2710
   173b4:	bl	11620 <usleep@plt>
   173b8:	cmp	r4, #0
   173bc:	bne	1737c <strspn@plt+0x5ab0>
   173c0:	mov	r4, #0
   173c4:	mov	r0, r7
   173c8:	bl	1189c <close@plt>
   173cc:	ldr	r2, [sp, #4]
   173d0:	ldr	r3, [r9]
   173d4:	mov	r0, r4
   173d8:	cmp	r2, r3
   173dc:	bne	17414 <strspn@plt+0x5b48>
   173e0:	add	sp, sp, #8
   173e4:	pop	{r4, r5, r6, r7, r8, r9, lr}
   173e8:	add	sp, sp, #12
   173ec:	bx	lr
   173f0:	ldr	r1, [pc, #40]	; 17420 <strspn@plt+0x5b54>
   173f4:	mov	r2, #5
   173f8:	mov	r0, #0
   173fc:	add	r1, pc, r1
   17400:	bl	1159c <dcgettext@plt>
   17404:	mov	r2, r4
   17408:	mov	r1, r0
   1740c:	mov	r0, #1
   17410:	bl	115d8 <err@plt>
   17414:	bl	115a8 <__stack_chk_fail@plt>
   17418:	andeq	r5, r1, r4, lsl #26
   1741c:	andeq	r0, r0, r4, ror r1
   17420:	andeq	r4, r0, ip, asr #18
   17424:	push	{r0, r1, r2, r3}
   17428:	ldr	r2, [pc, #96]	; 17490 <strspn@plt+0x5bc4>
   1742c:	ldr	ip, [pc, #96]	; 17494 <strspn@plt+0x5bc8>
   17430:	add	r2, pc, r2
   17434:	push	{r4, lr}
   17438:	sub	sp, sp, #8
   1743c:	ldr	r4, [r2, ip]
   17440:	add	r3, sp, #20
   17444:	str	r3, [sp]
   17448:	mov	r1, r3
   1744c:	ldr	r0, [sp, #16]
   17450:	ldr	r3, [r4]
   17454:	str	r3, [sp, #4]
   17458:	bl	16bd4 <strspn@plt+0x5308>
   1745c:	mov	r1, #0
   17460:	bl	117c4 <access@plt>
   17464:	ldr	r2, [sp, #4]
   17468:	ldr	r3, [r4]
   1746c:	rsbs	r0, r0, #1
   17470:	movcc	r0, #0
   17474:	cmp	r2, r3
   17478:	bne	1748c <strspn@plt+0x5bc0>
   1747c:	add	sp, sp, #8
   17480:	pop	{r4, lr}
   17484:	add	sp, sp, #16
   17488:	bx	lr
   1748c:	bl	115a8 <__stack_chk_fail@plt>
   17490:	andeq	r5, r1, r8, asr #23
   17494:	andeq	r0, r0, r4, ror r1
   17498:	push	{r1, r2, r3}
   1749c:	mov	r1, #0
   174a0:	push	{r4, lr}
   174a4:	sub	sp, sp, #12
   174a8:	ldr	lr, [pc, #72]	; 174f8 <strspn@plt+0x5c2c>
   174ac:	add	ip, sp, #24
   174b0:	ldr	r4, [pc, #68]	; 174fc <strspn@plt+0x5c30>
   174b4:	add	lr, pc, lr
   174b8:	mov	r3, ip
   174bc:	ldr	r2, [sp, #20]
   174c0:	ldr	r4, [lr, r4]
   174c4:	str	ip, [sp]
   174c8:	ldr	ip, [r4]
   174cc:	str	ip, [sp, #4]
   174d0:	bl	16cb0 <strspn@plt+0x53e4>
   174d4:	ldr	r2, [sp, #4]
   174d8:	ldr	r3, [r4]
   174dc:	cmp	r2, r3
   174e0:	bne	174f4 <strspn@plt+0x5c28>
   174e4:	add	sp, sp, #12
   174e8:	pop	{r4, lr}
   174ec:	add	sp, sp, #12
   174f0:	bx	lr
   174f4:	bl	115a8 <__stack_chk_fail@plt>
   174f8:	andeq	r5, r1, r4, asr #22
   174fc:	andeq	r0, r0, r4, ror r1
   17500:	push	{r1, r2, r3}
   17504:	mov	r1, #1
   17508:	push	{r4, lr}
   1750c:	sub	sp, sp, #12
   17510:	ldr	lr, [pc, #72]	; 17560 <strspn@plt+0x5c94>
   17514:	add	ip, sp, #24
   17518:	ldr	r4, [pc, #68]	; 17564 <strspn@plt+0x5c98>
   1751c:	add	lr, pc, lr
   17520:	mov	r3, ip
   17524:	ldr	r2, [sp, #20]
   17528:	ldr	r4, [lr, r4]
   1752c:	str	ip, [sp]
   17530:	ldr	ip, [r4]
   17534:	str	ip, [sp, #4]
   17538:	bl	16cb0 <strspn@plt+0x53e4>
   1753c:	ldr	r2, [sp, #4]
   17540:	ldr	r3, [r4]
   17544:	cmp	r2, r3
   17548:	bne	1755c <strspn@plt+0x5c90>
   1754c:	add	sp, sp, #12
   17550:	pop	{r4, lr}
   17554:	add	sp, sp, #12
   17558:	bx	lr
   1755c:	bl	115a8 <__stack_chk_fail@plt>
   17560:	ldrdeq	r5, [r1], -ip
   17564:	andeq	r0, r0, r4, ror r1
   17568:	cmp	r0, #0
   1756c:	mov	r3, #0
   17570:	str	r3, [r1]
   17574:	bxeq	lr
   17578:	ldrb	r2, [r0]
   1757c:	cmp	r2, #47	; 0x2f
   17580:	bne	175c8 <strspn@plt+0x5cfc>
   17584:	ldrsb	r3, [r0, #1]
   17588:	cmp	r3, #47	; 0x2f
   1758c:	bne	175d0 <strspn@plt+0x5d04>
   17590:	mov	r3, r0
   17594:	b	175b4 <strspn@plt+0x5ce8>
   17598:	ldrb	r2, [r3, #1]
   1759c:	mov	r3, r0
   175a0:	cmp	r2, #47	; 0x2f
   175a4:	bne	175c8 <strspn@plt+0x5cfc>
   175a8:	ldrsb	r2, [r0, #1]
   175ac:	cmp	r2, #47	; 0x2f
   175b0:	bne	175d0 <strspn@plt+0x5d04>
   175b4:	cmn	r3, #1
   175b8:	add	r0, r0, #1
   175bc:	bne	17598 <strspn@plt+0x5ccc>
   175c0:	mov	r0, #0
   175c4:	bx	lr
   175c8:	cmp	r2, #0
   175cc:	beq	175c0 <strspn@plt+0x5cf4>
   175d0:	mov	r3, #1
   175d4:	str	r3, [r1]
   175d8:	ldrsb	r3, [r0, #1]
   175dc:	cmp	r3, #47	; 0x2f
   175e0:	cmpne	r3, #0
   175e4:	bxeq	lr
   175e8:	mov	r3, #2
   175ec:	str	r3, [r1]
   175f0:	ldrb	r2, [r0, r3]
   175f4:	add	r3, r3, #1
   175f8:	cmp	r2, #47	; 0x2f
   175fc:	cmpne	r2, #0
   17600:	bne	175ec <strspn@plt+0x5d20>
   17604:	bx	lr
   17608:	push	{r3, r4, r5, r6, r7, lr}
   1760c:	mov	r7, r1
   17610:	ldrb	r3, [r0]
   17614:	cmp	r3, #0
   17618:	beq	17690 <strspn@plt+0x5dc4>
   1761c:	mov	r4, #0
   17620:	mov	r5, r0
   17624:	mov	r6, r4
   17628:	b	17658 <strspn@plt+0x5d8c>
   1762c:	cmp	r3, #92	; 0x5c
   17630:	mov	r0, r7
   17634:	mov	r1, r3
   17638:	beq	17680 <strspn@plt+0x5db4>
   1763c:	bl	116ec <strchr@plt>
   17640:	cmp	r0, #0
   17644:	bne	17688 <strspn@plt+0x5dbc>
   17648:	ldrb	r3, [r5, #1]!
   1764c:	add	r4, r4, #1
   17650:	cmp	r3, #0
   17654:	beq	17678 <strspn@plt+0x5dac>
   17658:	cmp	r6, #0
   1765c:	sxtb	r3, r3
   17660:	beq	1762c <strspn@plt+0x5d60>
   17664:	ldrb	r3, [r5, #1]!
   17668:	mov	r6, #0
   1766c:	add	r4, r4, #1
   17670:	cmp	r3, #0
   17674:	bne	17658 <strspn@plt+0x5d8c>
   17678:	rsb	r0, r6, r4
   1767c:	pop	{r3, r4, r5, r6, r7, pc}
   17680:	mov	r6, #1
   17684:	b	17648 <strspn@plt+0x5d7c>
   17688:	mov	r0, r4
   1768c:	pop	{r3, r4, r5, r6, r7, pc}
   17690:	mov	r0, r3
   17694:	pop	{r3, r4, r5, r6, r7, pc}
   17698:	ldr	r3, [pc, #224]	; 17780 <strspn@plt+0x5eb4>
   1769c:	push	{r4, r5, r6, r7, r8, r9, lr}
   176a0:	mov	r6, r0
   176a4:	ldr	r0, [pc, #216]	; 17784 <strspn@plt+0x5eb8>
   176a8:	add	r3, pc, r3
   176ac:	sub	sp, sp, #12
   176b0:	mov	r4, #0
   176b4:	mov	r9, r1
   176b8:	mov	r5, r2
   176bc:	ldr	r8, [r3, r0]
   176c0:	str	r4, [sp]
   176c4:	ldr	r3, [r8]
   176c8:	str	r3, [sp, #4]
   176cc:	bl	11704 <__errno_location@plt>
   176d0:	cmp	r6, r4
   176d4:	mov	r7, r0
   176d8:	str	r4, [r0]
   176dc:	beq	176ec <strspn@plt+0x5e20>
   176e0:	ldrsb	r3, [r6]
   176e4:	cmp	r3, r4
   176e8:	bne	17704 <strspn@plt+0x5e38>
   176ec:	ldr	r1, [pc, #148]	; 17788 <strspn@plt+0x5ebc>
   176f0:	mov	r2, r9
   176f4:	mov	r3, r6
   176f8:	mov	r0, #1
   176fc:	add	r1, pc, r1
   17700:	bl	117e8 <errx@plt>
   17704:	mov	r3, r4
   17708:	mov	r2, r5
   1770c:	mov	r0, r6
   17710:	mov	r1, sp
   17714:	bl	1156c <__strtoull_internal@plt>
   17718:	ldr	r3, [r7]
   1771c:	cmp	r3, r4
   17720:	bne	1775c <strspn@plt+0x5e90>
   17724:	ldr	r3, [sp]
   17728:	cmp	r6, r3
   1772c:	beq	176ec <strspn@plt+0x5e20>
   17730:	cmp	r3, r4
   17734:	beq	17744 <strspn@plt+0x5e78>
   17738:	ldrsb	r3, [r3]
   1773c:	cmp	r3, r4
   17740:	bne	176ec <strspn@plt+0x5e20>
   17744:	ldr	r2, [sp, #4]
   17748:	ldr	r3, [r8]
   1774c:	cmp	r2, r3
   17750:	bne	1777c <strspn@plt+0x5eb0>
   17754:	add	sp, sp, #12
   17758:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1775c:	cmp	r3, #34	; 0x22
   17760:	bne	176ec <strspn@plt+0x5e20>
   17764:	ldr	r1, [pc, #32]	; 1778c <strspn@plt+0x5ec0>
   17768:	mov	r2, r9
   1776c:	mov	r3, r6
   17770:	mov	r0, #1
   17774:	add	r1, pc, r1
   17778:	bl	115d8 <err@plt>
   1777c:	bl	115a8 <__stack_chk_fail@plt>
   17780:	andeq	r5, r1, r0, asr r9
   17784:	andeq	r0, r0, r4, ror r1
   17788:	andeq	r4, r0, r0, asr #13
   1778c:	andeq	r4, r0, r8, asr #12
   17790:	ldr	r3, [pc, #596]	; 179ec <strspn@plt+0x6120>
   17794:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17798:	add	r3, pc, r3
   1779c:	subs	r6, r0, #0
   177a0:	ldr	r0, [pc, #584]	; 179f0 <strspn@plt+0x6124>
   177a4:	mov	r8, r1
   177a8:	mov	r1, r3
   177ac:	sub	sp, sp, #20
   177b0:	mov	r9, r2
   177b4:	ldr	sl, [r1, r0]
   177b8:	mov	r2, #0
   177bc:	mov	r3, #0
   177c0:	ldr	r1, [sl]
   177c4:	strd	r2, [r8]
   177c8:	str	r1, [sp, #12]
   177cc:	beq	178b4 <strspn@plt+0x5fe8>
   177d0:	ldrb	r5, [r6]
   177d4:	cmp	r5, #0
   177d8:	beq	178b4 <strspn@plt+0x5fe8>
   177dc:	str	r6, [sp, #8]
   177e0:	bl	116b0 <__ctype_b_loc@plt>
   177e4:	mov	r3, r6
   177e8:	ldr	r1, [r0]
   177ec:	b	17800 <strspn@plt+0x5f34>
   177f0:	add	r2, r3, #1
   177f4:	str	r2, [sp, #8]
   177f8:	ldrb	r5, [r3, #1]
   177fc:	mov	r3, r2
   17800:	lsl	r2, r5, #1
   17804:	ldrh	r4, [r1, r2]
   17808:	and	r4, r4, #8192	; 0x2000
   1780c:	uxth	r4, r4
   17810:	cmp	r4, #0
   17814:	bne	177f0 <strspn@plt+0x5f24>
   17818:	cmp	r5, #45	; 0x2d
   1781c:	beq	178b4 <strspn@plt+0x5fe8>
   17820:	add	r5, sp, #16
   17824:	str	r4, [r5, #-8]!
   17828:	bl	11704 <__errno_location@plt>
   1782c:	mov	r2, r4
   17830:	mov	r1, r5
   17834:	mov	r3, r4
   17838:	mov	r7, r0
   1783c:	mov	r0, r6
   17840:	str	r4, [r7]
   17844:	bl	1156c <__strtoull_internal@plt>
   17848:	mov	r5, r1
   1784c:	ldr	r1, [sp, #8]
   17850:	mov	r4, r0
   17854:	cmp	r1, r6
   17858:	beq	178b4 <strspn@plt+0x5fe8>
   1785c:	ldr	r3, [r7]
   17860:	cmp	r3, #0
   17864:	bne	17898 <strspn@plt+0x5fcc>
   17868:	cmp	r1, #0
   1786c:	beq	1799c <strspn@plt+0x60d0>
   17870:	ldrb	r0, [r1]
   17874:	cmp	r0, #0
   17878:	bne	178bc <strspn@plt+0x5ff0>
   1787c:	strd	r4, [r8]
   17880:	ldr	r2, [sp, #12]
   17884:	ldr	r3, [sl]
   17888:	cmp	r2, r3
   1788c:	bne	179e8 <strspn@plt+0x611c>
   17890:	add	sp, sp, #20
   17894:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17898:	subs	r2, r4, #1
   1789c:	mvn	r6, #2
   178a0:	sbc	r3, r5, #0
   178a4:	mvn	r7, #0
   178a8:	cmp	r3, r7
   178ac:	cmpeq	r2, r6
   178b0:	bls	17868 <strspn@plt+0x5f9c>
   178b4:	mvn	r0, #0
   178b8:	b	17880 <strspn@plt+0x5fb4>
   178bc:	ldrb	r2, [r1, #1]
   178c0:	sxtb	r3, r2
   178c4:	cmp	r3, #105	; 0x69
   178c8:	beq	179a4 <strspn@plt+0x60d8>
   178cc:	cmp	r3, #66	; 0x42
   178d0:	beq	17980 <strspn@plt+0x60b4>
   178d4:	cmp	r2, #0
   178d8:	bne	178b4 <strspn@plt+0x5fe8>
   178dc:	mov	r6, #1024	; 0x400
   178e0:	ldr	r7, [pc, #268]	; 179f4 <strspn@plt+0x6128>
   178e4:	sxtb	r3, r0
   178e8:	str	r3, [sp, #4]
   178ec:	add	r7, pc, r7
   178f0:	mov	r1, r3
   178f4:	mov	r0, r7
   178f8:	bl	116ec <strchr@plt>
   178fc:	ldr	r3, [sp, #4]
   17900:	cmp	r0, #0
   17904:	rsbne	fp, r7, r0
   17908:	addne	fp, fp, #1
   1790c:	beq	179c0 <strspn@plt+0x60f4>
   17910:	cmp	fp, #0
   17914:	beq	17970 <strspn@plt+0x60a4>
   17918:	asr	r7, r6, #31
   1791c:	mvn	r0, #0
   17920:	mvn	r1, #0
   17924:	mov	r2, r6
   17928:	mov	r3, r7
   1792c:	bl	198dc <strspn@plt+0x8010>
   17930:	cmp	r1, r5
   17934:	cmpeq	r0, r4
   17938:	bcc	17994 <strspn@plt+0x60c8>
   1793c:	sub	ip, fp, #1
   17940:	mov	r3, #0
   17944:	b	17958 <strspn@plt+0x608c>
   17948:	cmp	r1, r5
   1794c:	cmpeq	r0, r4
   17950:	add	r3, r3, #1
   17954:	bcc	17994 <strspn@plt+0x60c8>
   17958:	mul	r2, r4, r7
   1795c:	cmp	r3, ip
   17960:	mla	r2, r6, r5, r2
   17964:	umull	r4, r5, r4, r6
   17968:	add	r5, r2, r5
   1796c:	bne	17948 <strspn@plt+0x607c>
   17970:	mov	r0, #0
   17974:	cmp	r9, #0
   17978:	strne	fp, [r9]
   1797c:	b	1787c <strspn@plt+0x5fb0>
   17980:	ldrsb	r3, [r1, #2]
   17984:	cmp	r3, #0
   17988:	bne	178b4 <strspn@plt+0x5fe8>
   1798c:	mov	r6, #1000	; 0x3e8
   17990:	b	178e0 <strspn@plt+0x6014>
   17994:	mvn	r0, #1
   17998:	b	17974 <strspn@plt+0x60a8>
   1799c:	mov	r0, r1
   179a0:	b	1787c <strspn@plt+0x5fb0>
   179a4:	ldrsb	r3, [r1, #2]
   179a8:	cmp	r3, #66	; 0x42
   179ac:	bne	178b4 <strspn@plt+0x5fe8>
   179b0:	ldrsb	r3, [r1, #3]
   179b4:	cmp	r3, #0
   179b8:	beq	178dc <strspn@plt+0x6010>
   179bc:	b	178b4 <strspn@plt+0x5fe8>
   179c0:	ldr	r7, [pc, #48]	; 179f8 <strspn@plt+0x612c>
   179c4:	mov	r1, r3
   179c8:	add	r7, pc, r7
   179cc:	mov	r0, r7
   179d0:	bl	116ec <strchr@plt>
   179d4:	cmp	r0, #0
   179d8:	beq	178b4 <strspn@plt+0x5fe8>
   179dc:	rsb	r7, r7, r0
   179e0:	add	fp, r7, #1
   179e4:	b	17910 <strspn@plt+0x6044>
   179e8:	bl	115a8 <__stack_chk_fail@plt>
   179ec:	andeq	r5, r1, r0, ror #16
   179f0:	andeq	r0, r0, r4, ror r1
   179f4:	ldrdeq	r4, [r0], -ip
   179f8:	andeq	r4, r0, ip, lsl #8
   179fc:	mov	r2, #0
   17a00:	b	17790 <strspn@plt+0x5ec4>
   17a04:	push	{r4, r5, r6, lr}
   17a08:	subs	r6, r0, #0
   17a0c:	beq	17a90 <strspn@plt+0x61c4>
   17a10:	ldrb	r4, [r6]
   17a14:	cmp	r4, #0
   17a18:	beq	17a98 <strspn@plt+0x61cc>
   17a1c:	bl	116b0 <__ctype_b_loc@plt>
   17a20:	mov	r3, r6
   17a24:	ldr	r5, [r0]
   17a28:	b	17a44 <strspn@plt+0x6178>
   17a2c:	cmn	r3, #1
   17a30:	beq	17a80 <strspn@plt+0x61b4>
   17a34:	ldrb	r4, [r3, #1]
   17a38:	mov	r3, r1
   17a3c:	cmp	r4, #0
   17a40:	beq	17a88 <strspn@plt+0x61bc>
   17a44:	lsl	r4, r4, #1
   17a48:	mov	ip, r3
   17a4c:	add	r1, r3, #1
   17a50:	ldrh	r2, [r5, r4]
   17a54:	tst	r2, #2048	; 0x800
   17a58:	bne	17a2c <strspn@plt+0x6160>
   17a5c:	cmp	ip, #0
   17a60:	cmpne	ip, r6
   17a64:	movls	r0, #0
   17a68:	movhi	r0, #1
   17a6c:	popls	{r4, r5, r6, pc}
   17a70:	ldrsb	r0, [ip]
   17a74:	rsbs	r0, r0, #1
   17a78:	movcc	r0, #0
   17a7c:	pop	{r4, r5, r6, pc}
   17a80:	mov	r0, #0
   17a84:	pop	{r4, r5, r6, pc}
   17a88:	mov	ip, r1
   17a8c:	b	17a5c <strspn@plt+0x6190>
   17a90:	mov	r0, r6
   17a94:	pop	{r4, r5, r6, pc}
   17a98:	mov	r0, r4
   17a9c:	pop	{r4, r5, r6, pc}
   17aa0:	cmp	r1, #0
   17aa4:	push	{r4, r5}
   17aa8:	sub	r4, r1, #1
   17aac:	beq	17b18 <strspn@plt+0x624c>
   17ab0:	ldrb	r1, [r0]
   17ab4:	cmp	r1, #0
   17ab8:	beq	17b18 <strspn@plt+0x624c>
   17abc:	sxtb	r1, r1
   17ac0:	sxtb	r2, r2
   17ac4:	cmp	r1, r2
   17ac8:	beq	17b04 <strspn@plt+0x6238>
   17acc:	add	r1, r0, #1
   17ad0:	mov	r3, #0
   17ad4:	b	17af0 <strspn@plt+0x6224>
   17ad8:	ldrb	r0, [r1], #1
   17adc:	cmp	r0, #0
   17ae0:	sxtb	ip, r0
   17ae4:	beq	17b04 <strspn@plt+0x6238>
   17ae8:	cmp	ip, r2
   17aec:	beq	17b0c <strspn@plt+0x6240>
   17af0:	cmp	r3, r4
   17af4:	mov	r5, r1
   17af8:	add	r3, r3, #1
   17afc:	bne	17ad8 <strspn@plt+0x620c>
   17b00:	mov	r0, #0
   17b04:	pop	{r4, r5}
   17b08:	bx	lr
   17b0c:	mov	r0, r5
   17b10:	pop	{r4, r5}
   17b14:	bx	lr
   17b18:	mov	r0, r1
   17b1c:	b	17b04 <strspn@plt+0x6238>
   17b20:	ldr	r3, [pc, #228]	; 17c0c <strspn@plt+0x6340>
   17b24:	ldr	r2, [pc, #228]	; 17c10 <strspn@plt+0x6344>
   17b28:	add	r3, pc, r3
   17b2c:	push	{r4, r6, r7, r8, r9, lr}
   17b30:	subs	r6, r0, #0
   17b34:	ldr	r7, [r3, r2]
   17b38:	mov	r0, r3
   17b3c:	sub	sp, sp, #8
   17b40:	mov	r4, #0
   17b44:	mov	r8, r1
   17b48:	ldr	r3, [r7]
   17b4c:	str	r4, [sp]
   17b50:	str	r3, [sp, #4]
   17b54:	beq	17b64 <strspn@plt+0x6298>
   17b58:	ldrsb	r3, [r6]
   17b5c:	cmp	r3, r4
   17b60:	bne	17b8c <strspn@plt+0x62c0>
   17b64:	bl	11704 <__errno_location@plt>
   17b68:	ldr	r3, [r0]
   17b6c:	cmp	r3, #0
   17b70:	bne	17bb8 <strspn@plt+0x62ec>
   17b74:	ldr	r1, [pc, #152]	; 17c14 <strspn@plt+0x6348>
   17b78:	mov	r2, r8
   17b7c:	mov	r3, r6
   17b80:	mov	r0, #1
   17b84:	add	r1, pc, r1
   17b88:	bl	117e8 <errx@plt>
   17b8c:	bl	11704 <__errno_location@plt>
   17b90:	mov	r3, r4
   17b94:	mov	r1, sp
   17b98:	mov	r2, #10
   17b9c:	mov	r9, r0
   17ba0:	str	r4, [r0]
   17ba4:	mov	r0, r6
   17ba8:	bl	1183c <__strtoll_internal@plt>
   17bac:	ldr	r3, [r9]
   17bb0:	cmp	r3, r4
   17bb4:	beq	17bd0 <strspn@plt+0x6304>
   17bb8:	ldr	r1, [pc, #88]	; 17c18 <strspn@plt+0x634c>
   17bbc:	mov	r2, r8
   17bc0:	mov	r3, r6
   17bc4:	mov	r0, #1
   17bc8:	add	r1, pc, r1
   17bcc:	bl	115d8 <err@plt>
   17bd0:	ldr	r3, [sp]
   17bd4:	cmp	r6, r3
   17bd8:	beq	17b74 <strspn@plt+0x62a8>
   17bdc:	cmp	r3, #0
   17be0:	beq	17bf0 <strspn@plt+0x6324>
   17be4:	ldrsb	r3, [r3]
   17be8:	cmp	r3, #0
   17bec:	bne	17b74 <strspn@plt+0x62a8>
   17bf0:	ldr	r2, [sp, #4]
   17bf4:	ldr	r3, [r7]
   17bf8:	cmp	r2, r3
   17bfc:	bne	17c08 <strspn@plt+0x633c>
   17c00:	add	sp, sp, #8
   17c04:	pop	{r4, r6, r7, r8, r9, pc}
   17c08:	bl	115a8 <__stack_chk_fail@plt>
   17c0c:	ldrdeq	r5, [r1], -r0
   17c10:	andeq	r0, r0, r4, ror r1
   17c14:	andeq	r4, r0, r8, lsr r2
   17c18:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   17c1c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   17c20:	mov	r8, r0
   17c24:	mov	r9, r1
   17c28:	bl	17b20 <strspn@plt+0x6254>
   17c2c:	mvn	r4, #0
   17c30:	mov	r5, #0
   17c34:	adds	r6, r0, #-2147483648	; 0x80000000
   17c38:	adc	r7, r1, #0
   17c3c:	cmp	r7, r5
   17c40:	cmpeq	r6, r4
   17c44:	popls	{r3, r4, r5, r6, r7, r8, r9, pc}
   17c48:	ldr	r1, [pc, #16]	; 17c60 <strspn@plt+0x6394>
   17c4c:	mov	r2, r9
   17c50:	mov	r3, r8
   17c54:	mov	r0, #1
   17c58:	add	r1, pc, r1
   17c5c:	bl	117e8 <errx@plt>
   17c60:	andeq	r4, r0, r4, ror #2
   17c64:	push	{r3, r4, r5, lr}
   17c68:	mov	r4, r0
   17c6c:	mov	r5, r1
   17c70:	bl	17c1c <strspn@plt+0x6350>
   17c74:	add	ip, r0, #32768	; 0x8000
   17c78:	cmp	ip, #65536	; 0x10000
   17c7c:	bcs	17c88 <strspn@plt+0x63bc>
   17c80:	sxth	r0, r0
   17c84:	pop	{r3, r4, r5, pc}
   17c88:	ldr	r1, [pc, #16]	; 17ca0 <strspn@plt+0x63d4>
   17c8c:	mov	r2, r5
   17c90:	mov	r3, r4
   17c94:	mov	r0, #1
   17c98:	add	r1, pc, r1
   17c9c:	bl	117e8 <errx@plt>
   17ca0:	andeq	r4, r0, r4, lsr #2
   17ca4:	mov	r2, #10
   17ca8:	b	17698 <strspn@plt+0x5dcc>
   17cac:	push	{r3, r4, r5, r6, r7, lr}
   17cb0:	mov	r6, r0
   17cb4:	mov	r7, r1
   17cb8:	bl	17ca4 <strspn@plt+0x63d8>
   17cbc:	mvn	r4, #0
   17cc0:	mov	r5, #0
   17cc4:	cmp	r1, r5
   17cc8:	cmpeq	r0, r4
   17ccc:	popls	{r3, r4, r5, r6, r7, pc}
   17cd0:	ldr	r1, [pc, #16]	; 17ce8 <strspn@plt+0x641c>
   17cd4:	mov	r2, r7
   17cd8:	mov	r3, r6
   17cdc:	mov	r0, #1
   17ce0:	add	r1, pc, r1
   17ce4:	bl	117e8 <errx@plt>
   17ce8:	ldrdeq	r4, [r0], -ip
   17cec:	push	{r3, r4, r5, lr}
   17cf0:	mov	r4, r0
   17cf4:	mov	r5, r1
   17cf8:	bl	17cac <strspn@plt+0x63e0>
   17cfc:	cmp	r0, #65536	; 0x10000
   17d00:	bcs	17d0c <strspn@plt+0x6440>
   17d04:	uxth	r0, r0
   17d08:	pop	{r3, r4, r5, pc}
   17d0c:	ldr	r1, [pc, #16]	; 17d24 <strspn@plt+0x6458>
   17d10:	mov	r2, r5
   17d14:	mov	r3, r4
   17d18:	mov	r0, #1
   17d1c:	add	r1, pc, r1
   17d20:	bl	117e8 <errx@plt>
   17d24:	andeq	r4, r0, r0, lsr #1
   17d28:	mov	r2, #16
   17d2c:	b	17698 <strspn@plt+0x5dcc>
   17d30:	ldr	r3, [pc, #216]	; 17e10 <strspn@plt+0x6544>
   17d34:	push	{r4, r5, r6, r7, r8, lr}
   17d38:	subs	r4, r0, #0
   17d3c:	ldr	r0, [pc, #208]	; 17e14 <strspn@plt+0x6548>
   17d40:	add	r3, pc, r3
   17d44:	sub	sp, sp, #8
   17d48:	mov	r5, #0
   17d4c:	mov	r7, r1
   17d50:	ldr	r6, [r3, r0]
   17d54:	str	r5, [sp]
   17d58:	ldr	r3, [r6]
   17d5c:	str	r3, [sp, #4]
   17d60:	beq	17d70 <strspn@plt+0x64a4>
   17d64:	ldrsb	r3, [r4]
   17d68:	cmp	r3, r5
   17d6c:	bne	17d98 <strspn@plt+0x64cc>
   17d70:	bl	11704 <__errno_location@plt>
   17d74:	ldr	r3, [r0]
   17d78:	cmp	r3, #0
   17d7c:	bne	17dbc <strspn@plt+0x64f0>
   17d80:	ldr	r1, [pc, #144]	; 17e18 <strspn@plt+0x654c>
   17d84:	mov	r2, r7
   17d88:	mov	r3, r4
   17d8c:	mov	r0, #1
   17d90:	add	r1, pc, r1
   17d94:	bl	117e8 <errx@plt>
   17d98:	bl	11704 <__errno_location@plt>
   17d9c:	mov	r1, sp
   17da0:	mov	r8, r0
   17da4:	str	r5, [r0]
   17da8:	mov	r0, r4
   17dac:	bl	11794 <strtod@plt>
   17db0:	ldr	r3, [r8]
   17db4:	cmp	r3, r5
   17db8:	beq	17dd4 <strspn@plt+0x6508>
   17dbc:	ldr	r1, [pc, #88]	; 17e1c <strspn@plt+0x6550>
   17dc0:	mov	r2, r7
   17dc4:	mov	r3, r4
   17dc8:	mov	r0, #1
   17dcc:	add	r1, pc, r1
   17dd0:	bl	115d8 <err@plt>
   17dd4:	ldr	r3, [sp]
   17dd8:	cmp	r4, r3
   17ddc:	beq	17d80 <strspn@plt+0x64b4>
   17de0:	cmp	r3, #0
   17de4:	beq	17df4 <strspn@plt+0x6528>
   17de8:	ldrsb	r3, [r3]
   17dec:	cmp	r3, #0
   17df0:	bne	17d80 <strspn@plt+0x64b4>
   17df4:	ldr	r2, [sp, #4]
   17df8:	ldr	r3, [r6]
   17dfc:	cmp	r2, r3
   17e00:	bne	17e0c <strspn@plt+0x6540>
   17e04:	add	sp, sp, #8
   17e08:	pop	{r4, r5, r6, r7, r8, pc}
   17e0c:	bl	115a8 <__stack_chk_fail@plt>
   17e10:			; <UNDEFINED> instruction: 0x000152b8
   17e14:	andeq	r0, r0, r4, ror r1
   17e18:	andeq	r4, r0, ip, lsr #32
   17e1c:	strdeq	r3, [r0], -r0
   17e20:	ldr	r3, [pc, #220]	; 17f04 <strspn@plt+0x6638>
   17e24:	push	{r4, r5, r6, r7, r8, lr}
   17e28:	subs	r4, r0, #0
   17e2c:	ldr	r0, [pc, #212]	; 17f08 <strspn@plt+0x663c>
   17e30:	add	r3, pc, r3
   17e34:	sub	sp, sp, #8
   17e38:	mov	r5, #0
   17e3c:	mov	r7, r1
   17e40:	ldr	r6, [r3, r0]
   17e44:	str	r5, [sp]
   17e48:	ldr	r3, [r6]
   17e4c:	str	r3, [sp, #4]
   17e50:	beq	17e60 <strspn@plt+0x6594>
   17e54:	ldrsb	r3, [r4]
   17e58:	cmp	r3, r5
   17e5c:	bne	17e88 <strspn@plt+0x65bc>
   17e60:	bl	11704 <__errno_location@plt>
   17e64:	ldr	r3, [r0]
   17e68:	cmp	r3, #0
   17e6c:	bne	17eb0 <strspn@plt+0x65e4>
   17e70:	ldr	r1, [pc, #148]	; 17f0c <strspn@plt+0x6640>
   17e74:	mov	r2, r7
   17e78:	mov	r3, r4
   17e7c:	mov	r0, #1
   17e80:	add	r1, pc, r1
   17e84:	bl	117e8 <errx@plt>
   17e88:	bl	11704 <__errno_location@plt>
   17e8c:	mov	r1, sp
   17e90:	mov	r2, #10
   17e94:	mov	r8, r0
   17e98:	str	r5, [r0]
   17e9c:	mov	r0, r4
   17ea0:	bl	114e8 <strtol@plt>
   17ea4:	ldr	r3, [r8]
   17ea8:	cmp	r3, r5
   17eac:	beq	17ec8 <strspn@plt+0x65fc>
   17eb0:	ldr	r1, [pc, #88]	; 17f10 <strspn@plt+0x6644>
   17eb4:	mov	r2, r7
   17eb8:	mov	r3, r4
   17ebc:	mov	r0, #1
   17ec0:	add	r1, pc, r1
   17ec4:	bl	115d8 <err@plt>
   17ec8:	ldr	r3, [sp]
   17ecc:	cmp	r4, r3
   17ed0:	beq	17e70 <strspn@plt+0x65a4>
   17ed4:	cmp	r3, #0
   17ed8:	beq	17ee8 <strspn@plt+0x661c>
   17edc:	ldrsb	r3, [r3]
   17ee0:	cmp	r3, #0
   17ee4:	bne	17e70 <strspn@plt+0x65a4>
   17ee8:	ldr	r2, [sp, #4]
   17eec:	ldr	r3, [r6]
   17ef0:	cmp	r2, r3
   17ef4:	bne	17f00 <strspn@plt+0x6634>
   17ef8:	add	sp, sp, #8
   17efc:	pop	{r4, r5, r6, r7, r8, pc}
   17f00:	bl	115a8 <__stack_chk_fail@plt>
   17f04:	andeq	r5, r1, r8, asr #3
   17f08:	andeq	r0, r0, r4, ror r1
   17f0c:	andeq	r3, r0, ip, lsr pc
   17f10:	strdeq	r3, [r0], -ip
   17f14:	ldr	r3, [pc, #220]	; 17ff8 <strspn@plt+0x672c>
   17f18:	push	{r4, r5, r6, r7, r8, lr}
   17f1c:	subs	r4, r0, #0
   17f20:	ldr	r0, [pc, #212]	; 17ffc <strspn@plt+0x6730>
   17f24:	add	r3, pc, r3
   17f28:	sub	sp, sp, #8
   17f2c:	mov	r5, #0
   17f30:	mov	r7, r1
   17f34:	ldr	r6, [r3, r0]
   17f38:	str	r5, [sp]
   17f3c:	ldr	r3, [r6]
   17f40:	str	r3, [sp, #4]
   17f44:	beq	17f54 <strspn@plt+0x6688>
   17f48:	ldrsb	r3, [r4]
   17f4c:	cmp	r3, r5
   17f50:	bne	17f7c <strspn@plt+0x66b0>
   17f54:	bl	11704 <__errno_location@plt>
   17f58:	ldr	r3, [r0]
   17f5c:	cmp	r3, #0
   17f60:	bne	17fa4 <strspn@plt+0x66d8>
   17f64:	ldr	r1, [pc, #148]	; 18000 <strspn@plt+0x6734>
   17f68:	mov	r2, r7
   17f6c:	mov	r3, r4
   17f70:	mov	r0, #1
   17f74:	add	r1, pc, r1
   17f78:	bl	117e8 <errx@plt>
   17f7c:	bl	11704 <__errno_location@plt>
   17f80:	mov	r1, sp
   17f84:	mov	r2, #10
   17f88:	mov	r8, r0
   17f8c:	str	r5, [r0]
   17f90:	mov	r0, r4
   17f94:	bl	116d4 <strtoul@plt>
   17f98:	ldr	r3, [r8]
   17f9c:	cmp	r3, r5
   17fa0:	beq	17fbc <strspn@plt+0x66f0>
   17fa4:	ldr	r1, [pc, #88]	; 18004 <strspn@plt+0x6738>
   17fa8:	mov	r2, r7
   17fac:	mov	r3, r4
   17fb0:	mov	r0, #1
   17fb4:	add	r1, pc, r1
   17fb8:	bl	115d8 <err@plt>
   17fbc:	ldr	r3, [sp]
   17fc0:	cmp	r4, r3
   17fc4:	beq	17f64 <strspn@plt+0x6698>
   17fc8:	cmp	r3, #0
   17fcc:	beq	17fdc <strspn@plt+0x6710>
   17fd0:	ldrsb	r3, [r3]
   17fd4:	cmp	r3, #0
   17fd8:	bne	17f64 <strspn@plt+0x6698>
   17fdc:	ldr	r2, [sp, #4]
   17fe0:	ldr	r3, [r6]
   17fe4:	cmp	r2, r3
   17fe8:	bne	17ff4 <strspn@plt+0x6728>
   17fec:	add	sp, sp, #8
   17ff0:	pop	{r4, r5, r6, r7, r8, pc}
   17ff4:	bl	115a8 <__stack_chk_fail@plt>
   17ff8:	ldrdeq	r5, [r1], -r4
   17ffc:	andeq	r0, r0, r4, ror r1
   18000:	andeq	r3, r0, r8, asr #28
   18004:	andeq	r3, r0, r8, lsl #28
   18008:	ldr	ip, [pc, #132]	; 18094 <strspn@plt+0x67c8>
   1800c:	push	{r4, r5, r6, lr}
   18010:	add	ip, pc, ip
   18014:	ldr	lr, [pc, #124]	; 18098 <strspn@plt+0x67cc>
   18018:	sub	sp, sp, #16
   1801c:	mov	r6, r1
   18020:	mov	r5, r0
   18024:	mov	r1, sp
   18028:	ldr	r4, [ip, lr]
   1802c:	ldr	ip, [r4]
   18030:	str	ip, [sp, #12]
   18034:	bl	179fc <strspn@plt+0x6130>
   18038:	cmp	r0, #0
   1803c:	bne	1805c <strspn@plt+0x6790>
   18040:	ldr	r2, [sp, #12]
   18044:	ldr	r3, [r4]
   18048:	ldrd	r0, [sp]
   1804c:	cmp	r2, r3
   18050:	bne	18090 <strspn@plt+0x67c4>
   18054:	add	sp, sp, #16
   18058:	pop	{r4, r5, r6, pc}
   1805c:	bl	11704 <__errno_location@plt>
   18060:	mov	r2, r6
   18064:	ldr	r3, [r0]
   18068:	mov	r0, #1
   1806c:	cmp	r3, #0
   18070:	mov	r3, r5
   18074:	beq	18084 <strspn@plt+0x67b8>
   18078:	ldr	r1, [pc, #28]	; 1809c <strspn@plt+0x67d0>
   1807c:	add	r1, pc, r1
   18080:	bl	115d8 <err@plt>
   18084:	ldr	r1, [pc, #20]	; 180a0 <strspn@plt+0x67d4>
   18088:	add	r1, pc, r1
   1808c:	bl	117e8 <errx@plt>
   18090:	bl	115a8 <__stack_chk_fail@plt>
   18094:	andeq	r4, r1, r8, ror #31
   18098:	andeq	r0, r0, r4, ror r1
   1809c:	andeq	r3, r0, r0, asr #26
   180a0:	andeq	r3, r0, r4, lsr sp
   180a4:	push	{r4, lr}
   180a8:	mov	r4, r1
   180ac:	mov	r1, r2
   180b0:	bl	17d30 <strspn@plt+0x6464>
   180b4:	vldr	d7, [pc, #28]	; 180d8 <strspn@plt+0x680c>
   180b8:	vcvt.s32.f64	s11, d0
   180bc:	vcvt.f64.s32	d6, s11
   180c0:	vstr	s11, [r4]
   180c4:	vsub.f64	d0, d0, d6
   180c8:	vmul.f64	d0, d0, d7
   180cc:	vcvt.s32.f64	s0, d0
   180d0:	vstr	s0, [r4, #4]
   180d4:	pop	{r4, pc}
   180d8:	andeq	r0, r0, r0
   180dc:	smlawbmi	lr, r0, r4, r8
   180e0:	and	r3, r0, #61440	; 0xf000
   180e4:	cmp	r3, #16384	; 0x4000
   180e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   180ec:	moveq	r3, #100	; 0x64
   180f0:	beq	18168 <strspn@plt+0x689c>
   180f4:	cmp	r3, #40960	; 0xa000
   180f8:	moveq	r3, #108	; 0x6c
   180fc:	beq	18168 <strspn@plt+0x689c>
   18100:	cmp	r3, #8192	; 0x2000
   18104:	moveq	r3, #99	; 0x63
   18108:	beq	18168 <strspn@plt+0x689c>
   1810c:	cmp	r3, #24576	; 0x6000
   18110:	moveq	r3, #98	; 0x62
   18114:	beq	18168 <strspn@plt+0x689c>
   18118:	cmp	r3, #49152	; 0xc000
   1811c:	moveq	r3, #115	; 0x73
   18120:	beq	18168 <strspn@plt+0x689c>
   18124:	cmp	r3, #4096	; 0x1000
   18128:	moveq	r3, #112	; 0x70
   1812c:	beq	18168 <strspn@plt+0x689c>
   18130:	cmp	r3, #32768	; 0x8000
   18134:	beq	18164 <strspn@plt+0x6898>
   18138:	mov	r4, #9
   1813c:	mov	r3, #8
   18140:	mov	r6, #7
   18144:	mov	r7, #6
   18148:	mov	r2, #5
   1814c:	mov	r8, #4
   18150:	mov	r9, #3
   18154:	mov	ip, #2
   18158:	mov	sl, #1
   1815c:	mov	fp, #0
   18160:	b	18194 <strspn@plt+0x68c8>
   18164:	mov	r3, #45	; 0x2d
   18168:	strb	r3, [r1]
   1816c:	mov	r4, #10
   18170:	mov	r3, #9
   18174:	mov	r6, #8
   18178:	mov	r7, #7
   1817c:	mov	r2, #6
   18180:	mov	r8, #5
   18184:	mov	r9, #4
   18188:	mov	ip, #3
   1818c:	mov	sl, #2
   18190:	mov	fp, #1
   18194:	tst	r0, #256	; 0x100
   18198:	add	ip, r1, ip
   1819c:	moveq	r5, #45	; 0x2d
   181a0:	movne	r5, #114	; 0x72
   181a4:	tst	r0, #128	; 0x80
   181a8:	strb	r5, [r1, fp]
   181ac:	moveq	r5, #45	; 0x2d
   181b0:	movne	r5, #119	; 0x77
   181b4:	tst	r0, #2048	; 0x800
   181b8:	strb	r5, [r1, sl]
   181bc:	beq	18258 <strspn@plt+0x698c>
   181c0:	tst	r0, #64	; 0x40
   181c4:	moveq	r5, #83	; 0x53
   181c8:	movne	r5, #115	; 0x73
   181cc:	tst	r0, #32
   181d0:	strb	r5, [ip]
   181d4:	add	r2, r1, r2
   181d8:	moveq	ip, #45	; 0x2d
   181dc:	movne	ip, #114	; 0x72
   181e0:	tst	r0, #16
   181e4:	strb	ip, [r1, r9]
   181e8:	moveq	ip, #45	; 0x2d
   181ec:	movne	ip, #119	; 0x77
   181f0:	tst	r0, #1024	; 0x400
   181f4:	strb	ip, [r1, r8]
   181f8:	beq	18278 <strspn@plt+0x69ac>
   181fc:	tst	r0, #8
   18200:	moveq	ip, #83	; 0x53
   18204:	movne	ip, #115	; 0x73
   18208:	tst	r0, #4
   1820c:	strb	ip, [r2]
   18210:	add	r3, r1, r3
   18214:	moveq	r2, #45	; 0x2d
   18218:	movne	r2, #114	; 0x72
   1821c:	tst	r0, #2
   18220:	strb	r2, [r1, r7]
   18224:	moveq	r2, #45	; 0x2d
   18228:	movne	r2, #119	; 0x77
   1822c:	tst	r0, #512	; 0x200
   18230:	strb	r2, [r1, r6]
   18234:	beq	18268 <strspn@plt+0x699c>
   18238:	tst	r0, #1
   1823c:	moveq	r2, #84	; 0x54
   18240:	movne	r2, #116	; 0x74
   18244:	strb	r2, [r3]
   18248:	mov	r3, #0
   1824c:	strb	r3, [r1, r4]
   18250:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   18254:	bx	lr
   18258:	tst	r0, #64	; 0x40
   1825c:	moveq	r5, #45	; 0x2d
   18260:	movne	r5, #120	; 0x78
   18264:	b	181cc <strspn@plt+0x6900>
   18268:	tst	r0, #1
   1826c:	moveq	r2, #45	; 0x2d
   18270:	movne	r2, #120	; 0x78
   18274:	b	18244 <strspn@plt+0x6978>
   18278:	tst	r0, #8
   1827c:	moveq	ip, #45	; 0x2d
   18280:	movne	ip, #120	; 0x78
   18284:	b	18208 <strspn@plt+0x693c>
   18288:	ldr	r1, [pc, #580]	; 184d4 <strspn@plt+0x6c08>
   1828c:	tst	r0, #2
   18290:	ldr	ip, [pc, #576]	; 184d8 <strspn@plt+0x6c0c>
   18294:	add	r1, pc, r1
   18298:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1829c:	sub	sp, sp, #100	; 0x64
   182a0:	ldr	r6, [r1, ip]
   182a4:	addeq	r7, sp, #52	; 0x34
   182a8:	addne	lr, sp, #53	; 0x35
   182ac:	addne	r7, sp, #52	; 0x34
   182b0:	moveq	lr, r7
   182b4:	mov	ip, #10
   182b8:	ldr	r1, [r6]
   182bc:	str	r1, [sp, #92]	; 0x5c
   182c0:	movne	r1, #32
   182c4:	strbne	r1, [sp, #52]	; 0x34
   182c8:	mov	r1, #1
   182cc:	sub	r9, ip, #32
   182d0:	rsb	r8, ip, #32
   182d4:	lsl	r5, r1, r9
   182d8:	lsl	r4, r1, ip
   182dc:	orr	r5, r5, r1, lsr r8
   182e0:	cmp	r3, r5
   182e4:	cmpeq	r2, r4
   182e8:	bcc	18454 <strspn@plt+0x6b88>
   182ec:	add	ip, ip, #10
   182f0:	cmp	ip, #70	; 0x46
   182f4:	bne	182cc <strspn@plt+0x6a00>
   182f8:	mov	r1, #60	; 0x3c
   182fc:	movw	r5, #26215	; 0x6667
   18300:	movt	r5, #26214	; 0x6666
   18304:	ldr	r8, [pc, #464]	; 184dc <strspn@plt+0x6c10>
   18308:	mov	fp, #1
   1830c:	smull	sl, r9, r5, r1
   18310:	add	r8, pc, r8
   18314:	str	r8, [sp, #36]	; 0x24
   18318:	sub	r8, r1, #32
   1831c:	asr	r4, r1, #31
   18320:	lsl	r5, fp, r8
   18324:	str	r4, [sp, #44]	; 0x2c
   18328:	lsl	r4, fp, r1
   1832c:	subs	r4, r4, #1
   18330:	str	r9, [sp, #40]	; 0x28
   18334:	rsb	r9, r1, #32
   18338:	ldr	sl, [sp, #40]	; 0x28
   1833c:	orr	r5, r5, fp, lsr r9
   18340:	ldr	fp, [sp, #44]	; 0x2c
   18344:	sbc	r5, r5, #0
   18348:	tst	r0, #1
   1834c:	lsr	r1, r2, r1
   18350:	rsb	fp, fp, sl, asr #2
   18354:	ldr	sl, [sp, #36]	; 0x24
   18358:	orr	r1, r1, r3, lsl r9
   1835c:	and	r5, r5, r3
   18360:	orr	r8, r1, r3, lsr r8
   18364:	and	r4, r4, r2
   18368:	ldrb	r0, [sl, fp]
   1836c:	add	r3, lr, #1
   18370:	strb	r0, [lr]
   18374:	bne	18438 <strspn@plt+0x6b6c>
   18378:	orrs	fp, r4, r5
   1837c:	mov	r2, #0
   18380:	strb	r2, [r3]
   18384:	beq	1846c <strspn@plt+0x6ba0>
   18388:	sub	lr, ip, #20
   1838c:	sub	ip, ip, #52	; 0x34
   18390:	rsb	r3, lr, #32
   18394:	lsr	r0, r4, lr
   18398:	orr	r0, r0, r5, lsl r3
   1839c:	lsr	r1, r5, lr
   183a0:	orr	r0, r0, r5, lsr ip
   183a4:	mov	r2, #100	; 0x64
   183a8:	adds	r0, r0, #50	; 0x32
   183ac:	mov	r3, #0
   183b0:	adc	r1, r1, #0
   183b4:	bl	198dc <strspn@plt+0x8010>
   183b8:	mov	r4, r0
   183bc:	mov	r5, r1
   183c0:	cmp	r5, #0
   183c4:	cmpeq	r4, #10
   183c8:	addeq	r8, r8, #1
   183cc:	beq	1846c <strspn@plt+0x6ba0>
   183d0:	orrs	r2, r4, r5
   183d4:	beq	1846c <strspn@plt+0x6ba0>
   183d8:	bl	11824 <localeconv@plt>
   183dc:	cmp	r0, #0
   183e0:	beq	184b8 <strspn@plt+0x6bec>
   183e4:	ldr	r3, [r0]
   183e8:	cmp	r3, #0
   183ec:	beq	184c8 <strspn@plt+0x6bfc>
   183f0:	ldrsb	r2, [r3]
   183f4:	cmp	r2, #0
   183f8:	ldreq	r3, [pc, #224]	; 184e0 <strspn@plt+0x6c14>
   183fc:	addeq	r3, pc, r3
   18400:	add	r9, sp, #60	; 0x3c
   18404:	ldr	ip, [pc, #216]	; 184e4 <strspn@plt+0x6c18>
   18408:	mov	r1, #32
   1840c:	str	r3, [sp, #8]
   18410:	add	ip, pc, ip
   18414:	str	r8, [sp, #4]
   18418:	mov	r0, r9
   1841c:	strd	r4, [sp, #16]
   18420:	mov	r3, r1
   18424:	str	r7, [sp, #24]
   18428:	mov	r2, #1
   1842c:	str	ip, [sp]
   18430:	bl	118b4 <__snprintf_chk@plt>
   18434:	b	18498 <strspn@plt+0x6bcc>
   18438:	cmp	r0, #66	; 0x42
   1843c:	addne	r3, lr, #3
   18440:	movne	r1, #105	; 0x69
   18444:	movne	r2, #66	; 0x42
   18448:	strbne	r1, [lr, #1]
   1844c:	strbne	r2, [lr, #2]
   18450:	b	18378 <strspn@plt+0x6aac>
   18454:	subs	r1, ip, #10
   18458:	strbeq	r1, [lr, #1]
   1845c:	moveq	r3, #66	; 0x42
   18460:	moveq	r8, r2
   18464:	strbeq	r3, [lr]
   18468:	bne	182fc <strspn@plt+0x6a30>
   1846c:	ldr	r3, [pc, #116]	; 184e8 <strspn@plt+0x6c1c>
   18470:	add	r9, sp, #60	; 0x3c
   18474:	mov	r1, #32
   18478:	str	r8, [sp, #4]
   1847c:	add	r3, pc, r3
   18480:	str	r7, [sp, #8]
   18484:	str	r3, [sp]
   18488:	mov	r0, r9
   1848c:	mov	r3, r1
   18490:	mov	r2, #1
   18494:	bl	118b4 <__snprintf_chk@plt>
   18498:	mov	r0, r9
   1849c:	bl	11740 <__strdup@plt>
   184a0:	ldr	r2, [sp, #92]	; 0x5c
   184a4:	ldr	r3, [r6]
   184a8:	cmp	r2, r3
   184ac:	bne	184c4 <strspn@plt+0x6bf8>
   184b0:	add	sp, sp, #100	; 0x64
   184b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   184b8:	ldr	r3, [pc, #44]	; 184ec <strspn@plt+0x6c20>
   184bc:	add	r3, pc, r3
   184c0:	b	18400 <strspn@plt+0x6b34>
   184c4:	bl	115a8 <__stack_chk_fail@plt>
   184c8:	ldr	r3, [pc, #32]	; 184f0 <strspn@plt+0x6c24>
   184cc:	add	r3, pc, r3
   184d0:	b	18400 <strspn@plt+0x6b34>
   184d4:	andeq	r4, r1, r4, ror #26
   184d8:	andeq	r0, r0, r4, ror r1
   184dc:	ldrdeq	r3, [r0], -r4
   184e0:	andeq	r3, r0, r4, ror #19
   184e4:	ldrdeq	r3, [r0], -ip
   184e8:	andeq	r3, r0, ip, ror r9
   184ec:	andeq	r3, r0, r4, lsr #18
   184f0:	andeq	r3, r0, r4, lsl r9
   184f4:	cmp	r0, #0
   184f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   184fc:	mov	r8, r1
   18500:	mov	sl, r2
   18504:	mov	r9, r3
   18508:	beq	185c4 <strspn@plt+0x6cf8>
   1850c:	ldrb	r5, [r0]
   18510:	cmp	r5, #0
   18514:	beq	185c4 <strspn@plt+0x6cf8>
   18518:	cmp	r2, #0
   1851c:	cmpne	r1, #0
   18520:	movne	ip, #0
   18524:	moveq	ip, #1
   18528:	beq	185c4 <strspn@plt+0x6cf8>
   1852c:	cmp	r3, #0
   18530:	movne	r4, r0
   18534:	movne	r6, ip
   18538:	bne	1854c <strspn@plt+0x6c80>
   1853c:	b	185c4 <strspn@plt+0x6cf8>
   18540:	ldrb	r5, [r4, #1]!
   18544:	cmp	r5, #0
   18548:	beq	185bc <strspn@plt+0x6cf0>
   1854c:	cmp	sl, r6
   18550:	bls	185cc <strspn@plt+0x6d00>
   18554:	cmp	ip, #0
   18558:	ldrsb	r7, [r4, #1]
   1855c:	moveq	ip, r4
   18560:	cmp	r5, #44	; 0x2c
   18564:	mov	r0, ip
   18568:	moveq	r5, r4
   1856c:	movne	r5, #0
   18570:	cmp	r7, #0
   18574:	addeq	r5, r4, #1
   18578:	cmp	r5, #0
   1857c:	rsb	r1, ip, r5
   18580:	beq	185b4 <strspn@plt+0x6ce8>
   18584:	cmp	ip, r5
   18588:	bcs	185c4 <strspn@plt+0x6cf8>
   1858c:	blx	r9
   18590:	mov	ip, #0
   18594:	add	r3, r6, #1
   18598:	cmn	r0, #1
   1859c:	beq	185c4 <strspn@plt+0x6cf8>
   185a0:	str	r0, [r8, r6, lsl #2]
   185a4:	mov	r6, r3
   185a8:	ldrsb	r2, [r5]
   185ac:	cmp	r2, ip
   185b0:	beq	185d4 <strspn@plt+0x6d08>
   185b4:	cmn	r4, #1
   185b8:	bne	18540 <strspn@plt+0x6c74>
   185bc:	mov	r0, r6
   185c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   185c4:	mvn	r0, #0
   185c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   185cc:	mvn	r0, #1
   185d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   185d4:	mov	r6, r3
   185d8:	b	185bc <strspn@plt+0x6cf0>
   185dc:	cmp	r0, #0
   185e0:	push	{r4, lr}
   185e4:	mov	r4, r3
   185e8:	beq	18660 <strspn@plt+0x6d94>
   185ec:	ldrb	ip, [r0]
   185f0:	cmp	ip, #0
   185f4:	beq	18660 <strspn@plt+0x6d94>
   185f8:	cmp	r3, #0
   185fc:	beq	18660 <strspn@plt+0x6d94>
   18600:	ldr	r3, [r3]
   18604:	cmp	r3, #0
   18608:	blt	18660 <strspn@plt+0x6d94>
   1860c:	cmp	r3, r2
   18610:	bhi	18660 <strspn@plt+0x6d94>
   18614:	cmp	ip, #43	; 0x2b
   18618:	lsleq	ip, r3, #2
   1861c:	addeq	r0, r0, #1
   18620:	movne	ip, #0
   18624:	strne	ip, [r4]
   18628:	movne	r3, ip
   1862c:	add	r1, r1, ip
   18630:	rsb	r2, r3, r2
   18634:	ldr	r3, [sp, #8]
   18638:	bl	184f4 <strspn@plt+0x6c28>
   1863c:	subs	r3, r0, #0
   18640:	ble	18658 <strspn@plt+0x6d8c>
   18644:	ldr	r2, [r4]
   18648:	mov	r0, r3
   1864c:	add	r3, r2, r3
   18650:	str	r3, [r4]
   18654:	pop	{r4, pc}
   18658:	mov	r0, r3
   1865c:	pop	{r4, pc}
   18660:	mvn	r0, #0
   18664:	pop	{r4, pc}
   18668:	cmp	r2, #0
   1866c:	cmpne	r0, #0
   18670:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   18674:	mov	r4, r0
   18678:	mov	r7, r2
   1867c:	movne	r3, #0
   18680:	moveq	r3, #1
   18684:	mov	r9, r1
   18688:	beq	18724 <strspn@plt+0x6e58>
   1868c:	cmp	r1, #0
   18690:	beq	18724 <strspn@plt+0x6e58>
   18694:	mov	r6, r0
   18698:	mov	r8, #1
   1869c:	ldrb	r5, [r6], #1
   186a0:	cmp	r5, #0
   186a4:	beq	18714 <strspn@plt+0x6e48>
   186a8:	cmp	r5, #44	; 0x2c
   186ac:	ldrsb	r0, [r4, #1]
   186b0:	moveq	r5, r4
   186b4:	movne	r5, #0
   186b8:	cmp	r3, #0
   186bc:	moveq	r3, r4
   186c0:	cmp	r0, #0
   186c4:	mov	r0, r3
   186c8:	moveq	r5, r6
   186cc:	cmp	r5, #0
   186d0:	rsb	r1, r3, r5
   186d4:	beq	1870c <strspn@plt+0x6e40>
   186d8:	cmp	r3, r5
   186dc:	bcs	1871c <strspn@plt+0x6e50>
   186e0:	blx	r7
   186e4:	mov	r3, #0
   186e8:	cmp	r0, #0
   186ec:	and	r2, r0, #7
   186f0:	poplt	{r3, r4, r5, r6, r7, r8, r9, pc}
   186f4:	ldrb	r1, [r9, r0, asr #3]
   186f8:	orr	r2, r1, r8, lsl r2
   186fc:	strb	r2, [r9, r0, asr #3]
   18700:	ldrsb	r2, [r5]
   18704:	cmp	r2, r3
   18708:	beq	18714 <strspn@plt+0x6e48>
   1870c:	adds	r4, r4, #1
   18710:	bne	1869c <strspn@plt+0x6dd0>
   18714:	mov	r0, #0
   18718:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1871c:	mvn	r0, #0
   18720:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   18724:	mvn	r0, #21
   18728:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1872c:	cmp	r2, #0
   18730:	cmpne	r0, #0
   18734:	push	{r4, r5, r6, r7, r8, lr}
   18738:	movne	r3, #0
   1873c:	moveq	r3, #1
   18740:	mov	r4, r0
   18744:	mov	r8, r2
   18748:	mov	r7, r1
   1874c:	beq	187e0 <strspn@plt+0x6f14>
   18750:	cmp	r1, #0
   18754:	beq	187e0 <strspn@plt+0x6f14>
   18758:	mov	r6, r0
   1875c:	ldrb	r5, [r6], #1
   18760:	cmp	r5, #0
   18764:	beq	187d0 <strspn@plt+0x6f04>
   18768:	cmp	r5, #44	; 0x2c
   1876c:	ldrsb	r0, [r4, #1]
   18770:	moveq	r5, r4
   18774:	movne	r5, #0
   18778:	cmp	r3, #0
   1877c:	moveq	r3, r4
   18780:	cmp	r0, #0
   18784:	mov	r0, r3
   18788:	moveq	r5, r6
   1878c:	cmp	r5, #0
   18790:	rsb	r1, r3, r5
   18794:	beq	187c8 <strspn@plt+0x6efc>
   18798:	cmp	r3, r5
   1879c:	bcs	187d8 <strspn@plt+0x6f0c>
   187a0:	blx	r8
   187a4:	mov	r3, #0
   187a8:	cmp	r0, #0
   187ac:	poplt	{r4, r5, r6, r7, r8, pc}
   187b0:	ldr	r2, [r7]
   187b4:	orr	r0, r2, r0
   187b8:	str	r0, [r7]
   187bc:	ldrsb	r2, [r5]
   187c0:	cmp	r2, r3
   187c4:	beq	187d0 <strspn@plt+0x6f04>
   187c8:	adds	r4, r4, #1
   187cc:	bne	1875c <strspn@plt+0x6e90>
   187d0:	mov	r0, #0
   187d4:	pop	{r4, r5, r6, r7, r8, pc}
   187d8:	mvn	r0, #0
   187dc:	pop	{r4, r5, r6, r7, r8, pc}
   187e0:	mvn	r0, #21
   187e4:	pop	{r4, r5, r6, r7, r8, pc}
   187e8:	ldr	ip, [pc, #380]	; 1896c <strspn@plt+0x70a0>
   187ec:	push	{r4, r5, r6, r7, r8, r9, lr}
   187f0:	subs	r4, r0, #0
   187f4:	ldr	r0, [pc, #372]	; 18970 <strspn@plt+0x70a4>
   187f8:	add	ip, pc, ip
   187fc:	mov	r6, r2
   18800:	sub	sp, sp, #12
   18804:	mov	r2, ip
   18808:	mov	r8, #0
   1880c:	ldr	r7, [ip, r0]
   18810:	mov	r9, r1
   18814:	str	r8, [sp]
   18818:	ldr	r2, [r7]
   1881c:	str	r2, [sp, #4]
   18820:	beq	18890 <strspn@plt+0x6fc4>
   18824:	str	r3, [r1]
   18828:	str	r3, [r6]
   1882c:	bl	11704 <__errno_location@plt>
   18830:	str	r8, [r0]
   18834:	mov	r5, r0
   18838:	ldrsb	r3, [r4]
   1883c:	cmp	r3, #58	; 0x3a
   18840:	beq	188ac <strspn@plt+0x6fe0>
   18844:	mov	r0, r4
   18848:	mov	r2, #10
   1884c:	mov	r1, sp
   18850:	bl	114e8 <strtol@plt>
   18854:	str	r0, [r9]
   18858:	str	r0, [r6]
   1885c:	ldr	r0, [r5]
   18860:	cmp	r0, #0
   18864:	bne	18960 <strspn@plt+0x7094>
   18868:	ldr	r3, [sp]
   1886c:	cmp	r3, #0
   18870:	beq	18960 <strspn@plt+0x7094>
   18874:	cmp	r4, r3
   18878:	beq	18960 <strspn@plt+0x7094>
   1887c:	ldrsb	r2, [r3]
   18880:	cmp	r2, #58	; 0x3a
   18884:	beq	188f8 <strspn@plt+0x702c>
   18888:	cmp	r2, #45	; 0x2d
   1888c:	beq	18908 <strspn@plt+0x703c>
   18890:	mov	r0, #0
   18894:	ldr	r2, [sp, #4]
   18898:	ldr	r3, [r7]
   1889c:	cmp	r2, r3
   188a0:	bne	18968 <strspn@plt+0x709c>
   188a4:	add	sp, sp, #12
   188a8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   188ac:	add	r4, r4, #1
   188b0:	mov	r1, sp
   188b4:	mov	r2, #10
   188b8:	mov	r0, r4
   188bc:	bl	114e8 <strtol@plt>
   188c0:	str	r0, [r6]
   188c4:	ldr	r3, [r5]
   188c8:	cmp	r3, #0
   188cc:	bne	18960 <strspn@plt+0x7094>
   188d0:	ldr	r3, [sp]
   188d4:	cmp	r3, #0
   188d8:	beq	18960 <strspn@plt+0x7094>
   188dc:	ldrsb	r2, [r3]
   188e0:	cmp	r2, #0
   188e4:	bne	18960 <strspn@plt+0x7094>
   188e8:	cmp	r4, r3
   188ec:	movne	r0, #0
   188f0:	mvneq	r0, #0
   188f4:	b	18894 <strspn@plt+0x6fc8>
   188f8:	ldrsb	r2, [r3, #1]
   188fc:	cmp	r2, #0
   18900:	streq	r0, [r6]
   18904:	beq	18894 <strspn@plt+0x6fc8>
   18908:	add	r4, r3, #1
   1890c:	mov	ip, #0
   18910:	mov	r1, sp
   18914:	mov	r2, #10
   18918:	mov	r0, r4
   1891c:	str	ip, [r5]
   18920:	str	ip, [sp]
   18924:	bl	114e8 <strtol@plt>
   18928:	str	r0, [r6]
   1892c:	ldr	r3, [r5]
   18930:	cmp	r3, #0
   18934:	bne	18960 <strspn@plt+0x7094>
   18938:	ldr	r2, [sp]
   1893c:	cmp	r2, #0
   18940:	beq	18960 <strspn@plt+0x7094>
   18944:	ldrsb	r3, [r2]
   18948:	cmp	r3, #0
   1894c:	bne	18960 <strspn@plt+0x7094>
   18950:	cmp	r4, r2
   18954:	movne	r0, #0
   18958:	mvneq	r0, #0
   1895c:	b	18894 <strspn@plt+0x6fc8>
   18960:	mvn	r0, #0
   18964:	b	18894 <strspn@plt+0x6fc8>
   18968:	bl	115a8 <__stack_chk_fail@plt>
   1896c:	andeq	r4, r1, r0, lsl #16
   18970:	andeq	r0, r0, r4, ror r1
   18974:	rsbs	r2, r0, #1
   18978:	push	{r4, r5, r6, lr}
   1897c:	movcc	r2, #0
   18980:	rsbs	r3, r1, #1
   18984:	mov	r5, r0
   18988:	mov	r4, r1
   1898c:	movcc	r3, #0
   18990:	ands	ip, r2, r3
   18994:	bne	18a00 <strspn@plt+0x7134>
   18998:	orrs	r3, r2, r3
   1899c:	bne	18a08 <strspn@plt+0x713c>
   189a0:	bl	114d0 <strcmp@plt>
   189a4:	cmp	r0, #0
   189a8:	beq	18a00 <strspn@plt+0x7134>
   189ac:	mov	r0, r5
   189b0:	bl	116e0 <strlen@plt>
   189b4:	mov	r6, r0
   189b8:	mov	r0, r4
   189bc:	bl	116e0 <strlen@plt>
   189c0:	cmp	r6, #0
   189c4:	beq	189d8 <strspn@plt+0x710c>
   189c8:	sub	r3, r6, #1
   189cc:	ldrsb	r2, [r5, r3]
   189d0:	cmp	r2, #47	; 0x2f
   189d4:	moveq	r6, r3
   189d8:	cmp	r0, #0
   189dc:	beq	189f0 <strspn@plt+0x7124>
   189e0:	sub	r3, r0, #1
   189e4:	ldrsb	r2, [r4, r3]
   189e8:	cmp	r2, #47	; 0x2f
   189ec:	moveq	r0, r3
   189f0:	cmp	r6, r0
   189f4:	beq	18a10 <strspn@plt+0x7144>
   189f8:	mov	r0, #0
   189fc:	pop	{r4, r5, r6, pc}
   18a00:	mov	r0, #1
   18a04:	pop	{r4, r5, r6, pc}
   18a08:	mov	r0, ip
   18a0c:	pop	{r4, r5, r6, pc}
   18a10:	mov	r0, r5
   18a14:	mov	r1, r4
   18a18:	mov	r2, r6
   18a1c:	bl	11884 <strncmp@plt>
   18a20:	rsbs	r0, r0, #1
   18a24:	movcc	r0, #0
   18a28:	pop	{r4, r5, r6, pc}
   18a2c:	ldr	r3, [pc, #248]	; 18b2c <strspn@plt+0x7260>
   18a30:	cmp	r0, #0
   18a34:	cmpne	r1, #0
   18a38:	ldr	r2, [pc, #240]	; 18b30 <strspn@plt+0x7264>
   18a3c:	add	r3, pc, r3
   18a40:	push	{r4, r5, r6, r7, r8, r9, lr}
   18a44:	sub	sp, sp, #20
   18a48:	ldr	r9, [r3, r2]
   18a4c:	mov	r6, r1
   18a50:	addne	r8, sp, #4
   18a54:	addne	r7, sp, #8
   18a58:	ldr	r3, [r9]
   18a5c:	str	r3, [sp, #12]
   18a60:	bne	18aa8 <strspn@plt+0x71dc>
   18a64:	b	18b20 <strspn@plt+0x7254>
   18a68:	cmp	r4, r3
   18a6c:	bne	18b20 <strspn@plt+0x7254>
   18a70:	mov	r0, r5
   18a74:	mov	r1, r6
   18a78:	mov	r2, r4
   18a7c:	bl	11884 <strncmp@plt>
   18a80:	cmp	r0, #0
   18a84:	bne	18b20 <strspn@plt+0x7254>
   18a88:	adds	r6, r6, r4
   18a8c:	moveq	r3, #0
   18a90:	movne	r3, #1
   18a94:	adds	r0, r5, r4
   18a98:	moveq	r3, #0
   18a9c:	andne	r3, r3, #1
   18aa0:	cmp	r3, #0
   18aa4:	beq	18b20 <strspn@plt+0x7254>
   18aa8:	mov	r1, r8
   18aac:	bl	17568 <strspn@plt+0x5c9c>
   18ab0:	mov	r1, r7
   18ab4:	mov	r5, r0
   18ab8:	mov	r0, r6
   18abc:	bl	17568 <strspn@plt+0x5c9c>
   18ac0:	ldr	r4, [sp, #4]
   18ac4:	ldr	r3, [sp, #8]
   18ac8:	mov	r6, r0
   18acc:	adds	r0, r3, r4
   18ad0:	beq	18b04 <strspn@plt+0x7238>
   18ad4:	cmp	r0, #1
   18ad8:	bne	18a68 <strspn@plt+0x719c>
   18adc:	cmp	r5, #0
   18ae0:	beq	18af0 <strspn@plt+0x7224>
   18ae4:	ldrsb	r2, [r5]
   18ae8:	cmp	r2, #47	; 0x2f
   18aec:	beq	18b08 <strspn@plt+0x723c>
   18af0:	cmp	r6, #0
   18af4:	beq	18a68 <strspn@plt+0x719c>
   18af8:	ldrsb	r2, [r6]
   18afc:	cmp	r2, #47	; 0x2f
   18b00:	bne	18a68 <strspn@plt+0x719c>
   18b04:	mov	r0, #1
   18b08:	ldr	r2, [sp, #12]
   18b0c:	ldr	r3, [r9]
   18b10:	cmp	r2, r3
   18b14:	bne	18b28 <strspn@plt+0x725c>
   18b18:	add	sp, sp, #20
   18b1c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   18b20:	mov	r0, #0
   18b24:	b	18b08 <strspn@plt+0x723c>
   18b28:	bl	115a8 <__stack_chk_fail@plt>
   18b2c:			; <UNDEFINED> instruction: 0x000145bc
   18b30:	andeq	r0, r0, r4, ror r1
   18b34:	rsbs	r3, r0, #1
   18b38:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18b3c:	movcc	r3, #0
   18b40:	rsbs	r4, r1, #1
   18b44:	mov	r7, r1
   18b48:	mov	r6, r2
   18b4c:	mov	sl, r0
   18b50:	movcc	r4, #0
   18b54:	tst	r3, r4
   18b58:	bne	18bbc <strspn@plt+0x72f0>
   18b5c:	cmp	r3, #0
   18b60:	bne	18bd4 <strspn@plt+0x7308>
   18b64:	cmp	r4, #0
   18b68:	bne	18be4 <strspn@plt+0x7318>
   18b6c:	bl	116e0 <strlen@plt>
   18b70:	mvn	r3, r0
   18b74:	cmp	r6, r3
   18b78:	mov	r5, r0
   18b7c:	bhi	18bcc <strspn@plt+0x7300>
   18b80:	add	r9, r0, r6
   18b84:	add	r0, r9, #1
   18b88:	bl	1165c <malloc@plt>
   18b8c:	subs	r8, r0, #0
   18b90:	beq	18bec <strspn@plt+0x7320>
   18b94:	mov	r1, sl
   18b98:	mov	r2, r5
   18b9c:	bl	11560 <memcpy@plt>
   18ba0:	add	r0, r8, r5
   18ba4:	mov	r1, r7
   18ba8:	mov	r2, r6
   18bac:	bl	11560 <memcpy@plt>
   18bb0:	strb	r4, [r8, r9]
   18bb4:	mov	r0, r8
   18bb8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18bbc:	mov	r0, #1
   18bc0:	mov	r1, r0
   18bc4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   18bc8:	b	114a0 <calloc@plt>
   18bcc:	mov	r0, r4
   18bd0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18bd4:	mov	r0, r1
   18bd8:	mov	r1, r2
   18bdc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   18be0:	b	115cc <__strndup@plt>
   18be4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   18be8:	b	11740 <__strdup@plt>
   18bec:	mov	r0, r8
   18bf0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18bf4:	push	{r3, r4, r5, lr}
   18bf8:	subs	r4, r1, #0
   18bfc:	mov	r5, r0
   18c00:	beq	18c20 <strspn@plt+0x7354>
   18c04:	mov	r0, r4
   18c08:	bl	116e0 <strlen@plt>
   18c0c:	mov	r1, r4
   18c10:	mov	r2, r0
   18c14:	mov	r0, r5
   18c18:	pop	{r3, r4, r5, lr}
   18c1c:	b	18b34 <strspn@plt+0x7268>
   18c20:	mov	r2, r4
   18c24:	mov	r0, r5
   18c28:	mov	r1, r4
   18c2c:	pop	{r3, r4, r5, lr}
   18c30:	b	18b34 <strspn@plt+0x7268>
   18c34:	push	{r1, r2, r3}
   18c38:	mov	r1, #1
   18c3c:	push	{r4, r5, lr}
   18c40:	sub	sp, sp, #16
   18c44:	ldr	lr, [pc, #124]	; 18cc8 <strspn@plt+0x73fc>
   18c48:	add	ip, sp, #32
   18c4c:	ldr	r4, [pc, #120]	; 18ccc <strspn@plt+0x7400>
   18c50:	mov	r5, r0
   18c54:	add	lr, pc, lr
   18c58:	mov	r3, ip
   18c5c:	ldr	r2, [sp, #28]
   18c60:	add	r0, sp, #8
   18c64:	ldr	r4, [lr, r4]
   18c68:	str	ip, [sp, #4]
   18c6c:	ldr	ip, [r4]
   18c70:	str	ip, [sp, #12]
   18c74:	bl	11734 <__vasprintf_chk@plt>
   18c78:	subs	r2, r0, #0
   18c7c:	blt	18cbc <strspn@plt+0x73f0>
   18c80:	mov	r0, r5
   18c84:	ldr	r1, [sp, #8]
   18c88:	bl	18b34 <strspn@plt+0x7268>
   18c8c:	mov	r5, r0
   18c90:	ldr	r0, [sp, #8]
   18c94:	bl	11524 <free@plt>
   18c98:	mov	r0, r5
   18c9c:	ldr	r2, [sp, #12]
   18ca0:	ldr	r3, [r4]
   18ca4:	cmp	r2, r3
   18ca8:	bne	18cc4 <strspn@plt+0x73f8>
   18cac:	add	sp, sp, #16
   18cb0:	pop	{r4, r5, lr}
   18cb4:	add	sp, sp, #12
   18cb8:	bx	lr
   18cbc:	mov	r0, #0
   18cc0:	b	18c9c <strspn@plt+0x73d0>
   18cc4:	bl	115a8 <__stack_chk_fail@plt>
   18cc8:	andeq	r4, r1, r4, lsr #7
   18ccc:	andeq	r0, r0, r4, ror r1
   18cd0:	ldr	ip, [pc, #372]	; 18e4c <strspn@plt+0x7580>
   18cd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18cd8:	mov	r6, r0
   18cdc:	ldr	r0, [pc, #364]	; 18e50 <strspn@plt+0x7584>
   18ce0:	add	ip, pc, ip
   18ce4:	ldr	r4, [r6]
   18ce8:	mov	r9, r3
   18cec:	sub	sp, sp, #12
   18cf0:	mov	r7, r1
   18cf4:	ldr	r5, [ip, r0]
   18cf8:	mov	r8, r2
   18cfc:	ldrsb	ip, [r4]
   18d00:	ldr	r3, [r5]
   18d04:	cmp	ip, #0
   18d08:	moveq	r0, ip
   18d0c:	str	r3, [sp, #4]
   18d10:	beq	18dc0 <strspn@plt+0x74f4>
   18d14:	mov	r0, r4
   18d18:	mov	r1, r2
   18d1c:	bl	118cc <strspn@plt>
   18d20:	ldrb	sl, [r4, r0]
   18d24:	add	r4, r4, r0
   18d28:	cmp	sl, #0
   18d2c:	beq	18e3c <strspn@plt+0x7570>
   18d30:	cmp	r9, #0
   18d34:	beq	18dd8 <strspn@plt+0x750c>
   18d38:	sxtb	r9, sl
   18d3c:	ldr	r0, [pc, #272]	; 18e54 <strspn@plt+0x7588>
   18d40:	mov	r1, r9
   18d44:	add	r0, pc, r0
   18d48:	bl	116ec <strchr@plt>
   18d4c:	cmp	r0, #0
   18d50:	beq	18dfc <strspn@plt+0x7530>
   18d54:	add	fp, r4, #1
   18d58:	mov	r1, sp
   18d5c:	mov	r3, #0
   18d60:	strb	sl, [sp]
   18d64:	mov	r0, fp
   18d68:	strb	r3, [sp, #1]
   18d6c:	bl	17608 <strspn@plt+0x5d3c>
   18d70:	add	r3, r4, r0
   18d74:	str	r0, [r7]
   18d78:	ldrb	r3, [r3, #1]
   18d7c:	cmp	r3, #0
   18d80:	beq	18e3c <strspn@plt+0x7570>
   18d84:	sxtb	r3, r3
   18d88:	cmp	r9, r3
   18d8c:	bne	18e3c <strspn@plt+0x7570>
   18d90:	add	r0, r0, #2
   18d94:	add	r7, r4, r0
   18d98:	ldrb	r1, [r4, r0]
   18d9c:	cmp	r1, #0
   18da0:	beq	18db8 <strspn@plt+0x74ec>
   18da4:	mov	r0, r8
   18da8:	sxtb	r1, r1
   18dac:	bl	116ec <strchr@plt>
   18db0:	cmp	r0, #0
   18db4:	beq	18e3c <strspn@plt+0x7570>
   18db8:	mov	r0, fp
   18dbc:	str	r7, [r6]
   18dc0:	ldr	r2, [sp, #4]
   18dc4:	ldr	r3, [r5]
   18dc8:	cmp	r2, r3
   18dcc:	bne	18e48 <strspn@plt+0x757c>
   18dd0:	add	sp, sp, #12
   18dd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18dd8:	mov	r0, r4
   18ddc:	mov	r1, r8
   18de0:	bl	114f4 <strcspn@plt>
   18de4:	mov	r3, r0
   18de8:	mov	r0, r4
   18dec:	add	r4, r4, r3
   18df0:	str	r3, [r7]
   18df4:	str	r4, [r6]
   18df8:	b	18dc0 <strspn@plt+0x74f4>
   18dfc:	mov	r1, r8
   18e00:	mov	r0, r4
   18e04:	bl	17608 <strspn@plt+0x5d3c>
   18e08:	str	r0, [r7]
   18e0c:	add	r7, r4, r0
   18e10:	ldrb	r1, [r4, r0]
   18e14:	cmp	r1, #0
   18e18:	beq	18e30 <strspn@plt+0x7564>
   18e1c:	mov	r0, r8
   18e20:	sxtb	r1, r1
   18e24:	bl	116ec <strchr@plt>
   18e28:	cmp	r0, #0
   18e2c:	beq	18df4 <strspn@plt+0x7528>
   18e30:	str	r7, [r6]
   18e34:	mov	r0, r4
   18e38:	b	18dc0 <strspn@plt+0x74f4>
   18e3c:	str	r4, [r6]
   18e40:	mov	r0, #0
   18e44:	b	18dc0 <strspn@plt+0x74f4>
   18e48:	bl	115a8 <__stack_chk_fail@plt>
   18e4c:	andeq	r4, r1, r8, lsl r3
   18e50:	andeq	r0, r0, r4, ror r1
   18e54:	strheq	r3, [r0], -ip
   18e58:	push	{r4, lr}
   18e5c:	mov	r4, r0
   18e60:	b	18e6c <strspn@plt+0x75a0>
   18e64:	cmp	r0, #10
   18e68:	beq	18e84 <strspn@plt+0x75b8>
   18e6c:	mov	r0, r4
   18e70:	bl	1177c <fgetc@plt>
   18e74:	cmn	r0, #1
   18e78:	bne	18e64 <strspn@plt+0x7598>
   18e7c:	mov	r0, #1
   18e80:	pop	{r4, pc}
   18e84:	mov	r0, #0
   18e88:	pop	{r4, pc}
   18e8c:	push	{r3, lr}
   18e90:	subs	r3, r0, #0
   18e94:	beq	18ea4 <strspn@plt+0x75d8>
   18e98:	bl	116ec <strchr@plt>
   18e9c:	subs	r3, r0, #0
   18ea0:	addne	r3, r3, #1
   18ea4:	mov	r0, r3
   18ea8:	pop	{r3, pc}
   18eac:	push	{r4, r5, r6, lr}
   18eb0:	mov	r4, r1
   18eb4:	mov	r5, r2
   18eb8:	mov	r6, r0
   18ebc:	bl	117ac <__sched_cpualloc@plt>
   18ec0:	cmp	r0, #0
   18ec4:	popeq	{r4, r5, r6, pc}
   18ec8:	cmp	r4, #0
   18ecc:	addne	r3, r6, #31
   18ed0:	lsrne	r3, r3, #5
   18ed4:	lslne	r3, r3, #2
   18ed8:	strne	r3, [r4]
   18edc:	cmp	r5, #0
   18ee0:	addne	r6, r6, #31
   18ee4:	bicne	r6, r6, #31
   18ee8:	strne	r6, [r5]
   18eec:	pop	{r4, r5, r6, pc}
   18ef0:	b	1174c <__sched_cpufree@plt>
   18ef4:	ldr	r3, [pc, #212]	; 18fd0 <strspn@plt+0x7704>
   18ef8:	mov	r0, #2048	; 0x800
   18efc:	ldr	ip, [pc, #208]	; 18fd4 <strspn@plt+0x7708>
   18f00:	mov	r2, #0
   18f04:	add	r3, pc, r3
   18f08:	push	{r4, r5, r6, r7, r8, r9, lr}
   18f0c:	sub	sp, sp, #12
   18f10:	ldr	r9, [r3, ip]
   18f14:	mov	r1, sp
   18f18:	ldr	r3, [r9]
   18f1c:	str	r3, [sp, #4]
   18f20:	bl	18eac <strspn@plt+0x75e0>
   18f24:	subs	r4, r0, #0
   18f28:	movne	r5, #10
   18f2c:	movne	r6, #2048	; 0x800
   18f30:	bne	18f74 <strspn@plt+0x76a8>
   18f34:	b	18fc4 <strspn@plt+0x76f8>
   18f38:	bl	11704 <__errno_location@plt>
   18f3c:	ldr	r3, [r0]
   18f40:	cmp	r3, #22
   18f44:	bne	18fa0 <strspn@plt+0x76d4>
   18f48:	subs	r5, r5, #1
   18f4c:	beq	18fa0 <strspn@plt+0x76d4>
   18f50:	lsl	r6, r6, #1
   18f54:	mov	r0, r4
   18f58:	bl	18ef0 <strspn@plt+0x7624>
   18f5c:	mov	r1, sp
   18f60:	mov	r0, r6
   18f64:	mov	r2, #0
   18f68:	bl	18eac <strspn@plt+0x75e0>
   18f6c:	subs	r4, r0, #0
   18f70:	beq	18fc4 <strspn@plt+0x76f8>
   18f74:	mov	r1, #0
   18f78:	ldr	r2, [sp]
   18f7c:	mov	r0, r4
   18f80:	bl	11758 <memset@plt>
   18f84:	mov	r0, #242	; 0xf2
   18f88:	mov	r1, #0
   18f8c:	ldr	r2, [sp]
   18f90:	mov	r3, r4
   18f94:	bl	116c8 <syscall@plt>
   18f98:	subs	r8, r0, #0
   18f9c:	blt	18f38 <strspn@plt+0x766c>
   18fa0:	mov	r0, r4
   18fa4:	bl	18ef0 <strspn@plt+0x7624>
   18fa8:	lsl	r0, r8, #3
   18fac:	ldr	r2, [sp, #4]
   18fb0:	ldr	r3, [r9]
   18fb4:	cmp	r2, r3
   18fb8:	bne	18fcc <strspn@plt+0x7700>
   18fbc:	add	sp, sp, #12
   18fc0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   18fc4:	mvn	r0, #0
   18fc8:	b	18fac <strspn@plt+0x76e0>
   18fcc:	bl	115a8 <__stack_chk_fail@plt>
   18fd0:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   18fd4:	andeq	r0, r0, r4, ror r1
   18fd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18fdc:	lsls	r5, r3, #3
   18fe0:	sub	sp, sp, #28
   18fe4:	mov	r7, r1
   18fe8:	mov	r6, r2
   18fec:	str	r0, [sp, #20]
   18ff0:	beq	1917c <strspn@plt+0x78b0>
   18ff4:	ldr	r9, [pc, #396]	; 19188 <strspn@plt+0x78bc>
   18ff8:	mov	r1, #0
   18ffc:	ldr	r8, [pc, #392]	; 1918c <strspn@plt+0x78c0>
   19000:	mov	r4, r1
   19004:	ldr	sl, [pc, #388]	; 19190 <strspn@plt+0x78c4>
   19008:	add	r9, pc, r9
   1900c:	add	r8, pc, r8
   19010:	mov	fp, r0
   19014:	add	sl, pc, sl
   19018:	b	19080 <strspn@plt+0x77b4>
   1901c:	str	r9, [sp]
   19020:	mov	r0, fp
   19024:	str	r4, [sp, #4]
   19028:	mov	r1, r7
   1902c:	mov	r2, #1
   19030:	mvn	r3, #0
   19034:	bl	118b4 <__snprintf_chk@plt>
   19038:	cmp	r0, #0
   1903c:	blt	19120 <strspn@plt+0x7854>
   19040:	add	r3, r0, #1
   19044:	cmp	r3, r7
   19048:	bhi	19120 <strspn@plt+0x7854>
   1904c:	cmp	r7, r0
   19050:	add	fp, fp, r0
   19054:	mov	r1, #1
   19058:	movls	r3, #0
   1905c:	movhi	r3, #1
   19060:	cmp	r0, #0
   19064:	movle	r3, #0
   19068:	cmp	r3, #0
   1906c:	rsbne	r7, r0, r7
   19070:	moveq	r7, r3
   19074:	add	r4, r4, #1
   19078:	cmp	r5, r4
   1907c:	bls	19164 <strspn@plt+0x7898>
   19080:	cmp	r5, r4
   19084:	bls	19074 <strspn@plt+0x77a8>
   19088:	lsr	r2, r4, #5
   1908c:	and	r3, r4, #31
   19090:	ldr	r2, [r6, r2, lsl #2]
   19094:	lsr	r3, r2, r3
   19098:	tst	r3, #1
   1909c:	beq	19074 <strspn@plt+0x77a8>
   190a0:	add	lr, r4, #1
   190a4:	cmp	r5, lr
   190a8:	bls	1901c <strspn@plt+0x7750>
   190ac:	lsr	r2, lr, #5
   190b0:	and	r3, lr, #31
   190b4:	ldr	r2, [r6, r2, lsl #2]
   190b8:	lsr	r3, r2, r3
   190bc:	tst	r3, #1
   190c0:	movne	r3, lr
   190c4:	beq	1901c <strspn@plt+0x7750>
   190c8:	rsb	r2, r4, r3
   190cc:	add	r3, r3, #1
   190d0:	cmp	r5, r3
   190d4:	and	r0, r3, #31
   190d8:	lsr	r1, r3, #5
   190dc:	bhi	1912c <strspn@plt+0x7860>
   190e0:	cmp	r2, #0
   190e4:	beq	1901c <strspn@plt+0x7750>
   190e8:	cmp	r2, #1
   190ec:	beq	19140 <strspn@plt+0x7874>
   190f0:	add	lr, r2, r4
   190f4:	str	r4, [sp, #4]
   190f8:	str	r8, [sp]
   190fc:	mov	r0, fp
   19100:	str	lr, [sp, #8]
   19104:	mov	r1, r7
   19108:	mov	r2, #1
   1910c:	mvn	r3, #0
   19110:	mov	r4, lr
   19114:	bl	118b4 <__snprintf_chk@plt>
   19118:	cmp	r0, #0
   1911c:	bge	19040 <strspn@plt+0x7774>
   19120:	mov	r0, #0
   19124:	add	sp, sp, #28
   19128:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1912c:	ldr	r1, [r6, r1, lsl #2]
   19130:	lsr	r1, r1, r0
   19134:	tst	r1, #1
   19138:	bne	190c8 <strspn@plt+0x77fc>
   1913c:	b	190e0 <strspn@plt+0x7814>
   19140:	str	r4, [sp, #4]
   19144:	mov	r0, fp
   19148:	str	sl, [sp]
   1914c:	mov	r1, r7
   19150:	str	lr, [sp, #8]
   19154:	mvn	r3, #0
   19158:	mov	r4, lr
   1915c:	bl	118b4 <__snprintf_chk@plt>
   19160:	b	19038 <strspn@plt+0x776c>
   19164:	rsb	r1, r1, #0
   19168:	ldr	r0, [sp, #20]
   1916c:	mov	r3, #0
   19170:	strb	r3, [fp, r1]
   19174:	add	sp, sp, #28
   19178:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1917c:	mov	r1, r5
   19180:	ldr	fp, [sp, #20]
   19184:	b	19168 <strspn@plt+0x789c>
   19188:	andeq	r2, r0, r0, lsl #28
   1918c:	andeq	r2, r0, r4, lsl #28
   19190:	strdeq	r2, [r0], -r0
   19194:	lsl	r3, r3, #3
   19198:	subs	ip, r3, #4
   1919c:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   191a0:	bmi	192b0 <strspn@plt+0x79e4>
   191a4:	cmp	r1, #0
   191a8:	mov	r9, r0
   191ac:	beq	192b0 <strspn@plt+0x79e4>
   191b0:	sub	r7, r3, #1
   191b4:	sub	r6, r3, #2
   191b8:	sub	r5, r3, #3
   191bc:	mov	r8, #0
   191c0:	b	191dc <strspn@plt+0x7910>
   191c4:	rsb	r4, r9, r0
   191c8:	sub	r7, r7, #4
   191cc:	cmp	r4, r1
   191d0:	sub	r6, r6, #4
   191d4:	sub	r5, r5, #4
   191d8:	beq	19294 <strspn@plt+0x79c8>
   191dc:	cmp	r3, ip
   191e0:	lsrhi	sl, ip, #5
   191e4:	andhi	r4, ip, #31
   191e8:	movls	r4, #0
   191ec:	ldrhi	sl, [r2, sl, lsl #2]
   191f0:	lsrhi	r4, sl, r4
   191f4:	andhi	r4, r4, #1
   191f8:	cmp	r3, r5
   191fc:	bls	19218 <strspn@plt+0x794c>
   19200:	lsr	fp, r5, #5
   19204:	and	sl, r5, #31
   19208:	ldr	fp, [r2, fp, lsl #2]
   1920c:	lsr	sl, fp, sl
   19210:	tst	sl, #1
   19214:	orrne	r4, r4, #2
   19218:	cmp	r6, r3
   1921c:	bcs	19238 <strspn@plt+0x796c>
   19220:	lsr	fp, r6, #5
   19224:	and	sl, r6, #31
   19228:	ldr	fp, [r2, fp, lsl #2]
   1922c:	lsr	sl, fp, sl
   19230:	tst	sl, #1
   19234:	orrne	r4, r4, #4
   19238:	cmp	r3, r7
   1923c:	bls	19258 <strspn@plt+0x798c>
   19240:	lsr	fp, r7, #5
   19244:	and	sl, r7, #31
   19248:	ldr	fp, [r2, fp, lsl #2]
   1924c:	lsr	sl, fp, sl
   19250:	tst	sl, #1
   19254:	orrne	r4, r4, #8
   19258:	sxtb	r4, r4
   1925c:	adds	sl, r4, #0
   19260:	movne	sl, #1
   19264:	cmp	r8, #0
   19268:	movne	sl, #0
   1926c:	cmp	sl, #0
   19270:	movne	r8, r0
   19274:	cmp	r4, #9
   19278:	addls	r4, r4, #48	; 0x30
   1927c:	addhi	r4, r4, #87	; 0x57
   19280:	add	r0, r0, #1
   19284:	subs	ip, ip, #4
   19288:	uxtb	r4, r4
   1928c:	strb	r4, [r0, #-1]
   19290:	bpl	191c4 <strspn@plt+0x78f8>
   19294:	cmp	r8, #0
   19298:	mov	r3, #0
   1929c:	strb	r3, [r0]
   192a0:	movne	r0, r8
   192a4:	beq	192b8 <strspn@plt+0x79ec>
   192a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   192ac:	bx	lr
   192b0:	mov	r3, #0
   192b4:	strb	r3, [r0]
   192b8:	sub	r0, r0, #1
   192bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   192c0:	bx	lr
   192c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   192c8:	sub	sp, sp, #12
   192cc:	mov	r9, r0
   192d0:	mov	r8, r1
   192d4:	mov	r5, r2
   192d8:	bl	116e0 <strlen@plt>
   192dc:	cmp	r0, #1
   192e0:	sub	r4, r0, #1
   192e4:	add	r4, r9, r4
   192e8:	ble	19308 <strspn@plt+0x7a3c>
   192ec:	ldr	r1, [pc, #364]	; 19460 <strspn@plt+0x7b94>
   192f0:	mov	r0, r9
   192f4:	mov	r2, #2
   192f8:	add	r1, pc, r1
   192fc:	bl	11584 <memcmp@plt>
   19300:	cmp	r0, #0
   19304:	addeq	r9, r9, #2
   19308:	mov	r0, r8
   1930c:	mov	r1, #0
   19310:	mov	r2, r5
   19314:	bl	11758 <memset@plt>
   19318:	cmp	r9, r4
   1931c:	bhi	19448 <strspn@plt+0x7b7c>
   19320:	bl	1168c <__ctype_tolower_loc@plt>
   19324:	mov	ip, #1
   19328:	lsl	r2, r5, #3
   1932c:	mov	r7, #2
   19330:	mov	r1, ip
   19334:	mov	r6, #3
   19338:	mov	r5, #0
   1933c:	ldr	sl, [r0]
   19340:	str	sl, [sp]
   19344:	ldrb	r0, [r4]
   19348:	ldr	sl, [sp]
   1934c:	sxtb	r3, r0
   19350:	cmp	r3, #44	; 0x2c
   19354:	ldrbeq	r0, [r4, #-1]
   19358:	subeq	r4, r4, #1
   1935c:	sxtbeq	r3, r0
   19360:	sxtb	r0, r0
   19364:	sub	r3, r3, #48	; 0x30
   19368:	sxth	r0, r0
   1936c:	cmp	r3, #9
   19370:	ldr	r0, [sl, r0, lsl #2]
   19374:	bls	19388 <strspn@plt+0x7abc>
   19378:	sub	r3, r0, #97	; 0x61
   1937c:	cmp	r3, #5
   19380:	bhi	19454 <strspn@plt+0x7b88>
   19384:	sub	r3, r0, #87	; 0x57
   19388:	sxtb	r0, r3
   1938c:	cmn	r0, #1
   19390:	beq	1944c <strspn@plt+0x7b80>
   19394:	tst	r3, #1
   19398:	beq	193bc <strspn@plt+0x7af0>
   1939c:	cmp	r5, r2
   193a0:	bcs	193bc <strspn@plt+0x7af0>
   193a4:	lsr	r0, r5, #5
   193a8:	and	fp, r5, #31
   193ac:	str	fp, [sp, #4]
   193b0:	ldr	sl, [r8, r0, lsl #2]
   193b4:	orr	sl, sl, r1, lsl fp
   193b8:	str	sl, [r8, r0, lsl #2]
   193bc:	tst	r3, #2
   193c0:	beq	193e4 <strspn@plt+0x7b18>
   193c4:	cmp	r2, ip
   193c8:	bls	193e4 <strspn@plt+0x7b18>
   193cc:	lsr	r0, ip, #5
   193d0:	and	sl, ip, #31
   193d4:	str	sl, [sp, #4]
   193d8:	ldr	fp, [r8, r0, lsl #2]
   193dc:	orr	fp, fp, r1, lsl sl
   193e0:	str	fp, [r8, r0, lsl #2]
   193e4:	tst	r3, #4
   193e8:	beq	1940c <strspn@plt+0x7b40>
   193ec:	cmp	r2, r7
   193f0:	bls	1940c <strspn@plt+0x7b40>
   193f4:	lsr	r0, r7, #5
   193f8:	and	fp, r7, #31
   193fc:	str	fp, [sp, #4]
   19400:	ldr	sl, [r8, r0, lsl #2]
   19404:	orr	sl, sl, r1, lsl fp
   19408:	str	sl, [r8, r0, lsl #2]
   1940c:	tst	r3, #8
   19410:	beq	1942c <strspn@plt+0x7b60>
   19414:	cmp	r2, r6
   19418:	lsrhi	r3, r6, #5
   1941c:	andhi	r0, r6, #31
   19420:	ldrhi	fp, [r8, r3, lsl #2]
   19424:	orrhi	r0, fp, r1, lsl r0
   19428:	strhi	r0, [r8, r3, lsl #2]
   1942c:	sub	r4, r4, #1
   19430:	add	r5, r5, #4
   19434:	cmp	r9, r4
   19438:	add	r6, r6, #4
   1943c:	add	r7, r7, #4
   19440:	add	ip, ip, #4
   19444:	bls	19344 <strspn@plt+0x7a78>
   19448:	mov	r0, #0
   1944c:	add	sp, sp, #12
   19450:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19454:	mvn	r0, #0
   19458:	add	sp, sp, #12
   1945c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19460:	andeq	r2, r0, r4, lsr #22
   19464:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19468:	sub	sp, sp, #52	; 0x34
   1946c:	ldr	lr, [pc, #540]	; 19690 <strspn@plt+0x7dc4>
   19470:	mov	r5, r3
   19474:	ldr	ip, [pc, #536]	; 19694 <strspn@plt+0x7dc8>
   19478:	mov	r4, r1
   1947c:	add	lr, pc, lr
   19480:	mov	r1, #0
   19484:	mov	r8, r0
   19488:	mov	r7, #1
   1948c:	ldr	ip, [lr, ip]
   19490:	mov	r3, lr
   19494:	mov	r0, r4
   19498:	lsl	r6, r2, #3
   1949c:	str	r1, [sp, #4]
   194a0:	add	sl, sp, #31
   194a4:	str	ip, [sp, #20]
   194a8:	ldr	ip, [pc, #488]	; 19698 <strspn@plt+0x7dcc>
   194ac:	add	ip, pc, ip
   194b0:	str	ip, [sp, #8]
   194b4:	add	ip, sp, #32
   194b8:	str	ip, [sp, #16]
   194bc:	ldr	ip, [sp, #20]
   194c0:	ldr	r3, [ip]
   194c4:	str	r3, [sp, #44]	; 0x2c
   194c8:	bl	11758 <memset@plt>
   194cc:	str	sl, [sp, #12]
   194d0:	mov	r0, r8
   194d4:	mov	r1, #44	; 0x2c
   194d8:	bl	18e8c <strspn@plt+0x75c0>
   194dc:	cmp	r8, #0
   194e0:	mov	fp, r0
   194e4:	beq	19678 <strspn@plt+0x7dac>
   194e8:	mov	r0, r8
   194ec:	ldr	r1, [sp, #8]
   194f0:	add	r2, sp, #32
   194f4:	ldr	r3, [sp, #12]
   194f8:	bl	11818 <sscanf@plt>
   194fc:	cmp	r0, #0
   19500:	str	r0, [sp, #4]
   19504:	ble	19634 <strspn@plt+0x7d68>
   19508:	ldr	sl, [sp, #32]
   1950c:	mov	r0, r8
   19510:	mov	r1, #45	; 0x2d
   19514:	str	r7, [sp, #40]	; 0x28
   19518:	str	sl, [sp, #36]	; 0x24
   1951c:	bl	18e8c <strspn@plt+0x75c0>
   19520:	mov	r1, #44	; 0x2c
   19524:	mov	r9, r0
   19528:	mov	r0, r8
   1952c:	bl	18e8c <strspn@plt+0x75c0>
   19530:	cmp	r9, #0
   19534:	mov	r8, r0
   19538:	beq	19558 <strspn@plt+0x7c8c>
   1953c:	rsbs	ip, r0, #1
   19540:	movcc	ip, #0
   19544:	cmp	r9, r0
   19548:	movcs	r2, ip
   1954c:	orrcc	r2, ip, #1
   19550:	cmp	r2, #0
   19554:	bne	195d4 <strspn@plt+0x7d08>
   19558:	mov	r1, sl
   1955c:	mov	r3, sl
   19560:	ldr	r0, [sp, #40]	; 0x28
   19564:	b	19590 <strspn@plt+0x7cc4>
   19568:	cmp	r6, r3
   1956c:	bls	195b4 <strspn@plt+0x7ce8>
   19570:	lsr	r2, r3, #5
   19574:	and	ip, r3, #31
   19578:	add	r3, r3, r0
   1957c:	ldr	r8, [r4, r2, lsl #2]
   19580:	cmp	r3, r1
   19584:	orr	ip, r8, r7, lsl ip
   19588:	str	ip, [r4, r2, lsl #2]
   1958c:	bhi	195ac <strspn@plt+0x7ce0>
   19590:	cmp	r5, #0
   19594:	bne	19568 <strspn@plt+0x7c9c>
   19598:	cmp	r6, r3
   1959c:	bhi	19570 <strspn@plt+0x7ca4>
   195a0:	add	r3, r3, r0
   195a4:	cmp	r3, r1
   195a8:	bls	19590 <strspn@plt+0x7cc4>
   195ac:	mov	r8, fp
   195b0:	b	194d0 <strspn@plt+0x7c04>
   195b4:	mov	r0, #2
   195b8:	ldr	ip, [sp, #20]
   195bc:	ldr	r2, [sp, #44]	; 0x2c
   195c0:	ldr	r3, [ip]
   195c4:	cmp	r2, r3
   195c8:	bne	1968c <strspn@plt+0x7dc0>
   195cc:	add	sp, sp, #52	; 0x34
   195d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   195d4:	mov	r0, r9
   195d8:	ldr	r1, [sp, #8]
   195dc:	add	r2, sp, #36	; 0x24
   195e0:	ldr	r3, [sp, #12]
   195e4:	str	ip, [sp]
   195e8:	bl	11818 <sscanf@plt>
   195ec:	cmp	r0, #0
   195f0:	str	r0, [sp, #4]
   195f4:	ble	19634 <strspn@plt+0x7d68>
   195f8:	mov	r0, r9
   195fc:	mov	r1, #58	; 0x3a
   19600:	bl	18e8c <strspn@plt+0x75c0>
   19604:	ldr	ip, [sp]
   19608:	subs	r3, r0, #0
   1960c:	beq	19624 <strspn@plt+0x7d58>
   19610:	cmp	r8, r3
   19614:	movls	r3, ip
   19618:	orrhi	r3, ip, #1
   1961c:	cmp	r3, #0
   19620:	bne	1963c <strspn@plt+0x7d70>
   19624:	ldr	r1, [sp, #36]	; 0x24
   19628:	ldr	r3, [sp, #32]
   1962c:	cmp	r3, r1
   19630:	bls	19560 <strspn@plt+0x7c94>
   19634:	mov	r0, #1
   19638:	b	195b8 <strspn@plt+0x7cec>
   1963c:	ldr	r1, [sp, #8]
   19640:	add	r2, sp, #40	; 0x28
   19644:	ldr	r3, [sp, #12]
   19648:	bl	11818 <sscanf@plt>
   1964c:	cmp	r0, #0
   19650:	str	r0, [sp, #4]
   19654:	ble	19634 <strspn@plt+0x7d68>
   19658:	ldr	r3, [sp, #40]	; 0x28
   1965c:	cmp	r3, #0
   19660:	beq	19634 <strspn@plt+0x7d68>
   19664:	ldr	r1, [sp, #36]	; 0x24
   19668:	ldr	r3, [sp, #32]
   1966c:	cmp	r3, r1
   19670:	bls	19560 <strspn@plt+0x7c94>
   19674:	b	19634 <strspn@plt+0x7d68>
   19678:	ldr	r3, [sp, #4]
   1967c:	subs	r3, r3, #2
   19680:	rsbs	r0, r3, #0
   19684:	adcs	r0, r0, r3
   19688:	b	195b8 <strspn@plt+0x7cec>
   1968c:	bl	115a8 <__stack_chk_fail@plt>
   19690:	andeq	r3, r1, ip, ror fp
   19694:	andeq	r0, r0, r4, ror r1
   19698:	andeq	r2, r0, r4, ror r9
   1969c:	cmp	r1, #0
   196a0:	beq	198ac <strspn@plt+0x7fe0>
   196a4:	eor	ip, r0, r1
   196a8:	rsbmi	r1, r1, #0
   196ac:	subs	r2, r1, #1
   196b0:	beq	19878 <strspn@plt+0x7fac>
   196b4:	movs	r3, r0
   196b8:	rsbmi	r3, r0, #0
   196bc:	cmp	r3, r1
   196c0:	bls	19884 <strspn@plt+0x7fb8>
   196c4:	tst	r1, r2
   196c8:	beq	19894 <strspn@plt+0x7fc8>
   196cc:	clz	r2, r3
   196d0:	clz	r0, r1
   196d4:	sub	r2, r0, r2
   196d8:	rsbs	r2, r2, #31
   196dc:	addne	r2, r2, r2, lsl #1
   196e0:	mov	r0, #0
   196e4:	addne	pc, pc, r2, lsl #2
   196e8:	nop	{0}
   196ec:	cmp	r3, r1, lsl #31
   196f0:	adc	r0, r0, r0
   196f4:	subcs	r3, r3, r1, lsl #31
   196f8:	cmp	r3, r1, lsl #30
   196fc:	adc	r0, r0, r0
   19700:	subcs	r3, r3, r1, lsl #30
   19704:	cmp	r3, r1, lsl #29
   19708:	adc	r0, r0, r0
   1970c:	subcs	r3, r3, r1, lsl #29
   19710:	cmp	r3, r1, lsl #28
   19714:	adc	r0, r0, r0
   19718:	subcs	r3, r3, r1, lsl #28
   1971c:	cmp	r3, r1, lsl #27
   19720:	adc	r0, r0, r0
   19724:	subcs	r3, r3, r1, lsl #27
   19728:	cmp	r3, r1, lsl #26
   1972c:	adc	r0, r0, r0
   19730:	subcs	r3, r3, r1, lsl #26
   19734:	cmp	r3, r1, lsl #25
   19738:	adc	r0, r0, r0
   1973c:	subcs	r3, r3, r1, lsl #25
   19740:	cmp	r3, r1, lsl #24
   19744:	adc	r0, r0, r0
   19748:	subcs	r3, r3, r1, lsl #24
   1974c:	cmp	r3, r1, lsl #23
   19750:	adc	r0, r0, r0
   19754:	subcs	r3, r3, r1, lsl #23
   19758:	cmp	r3, r1, lsl #22
   1975c:	adc	r0, r0, r0
   19760:	subcs	r3, r3, r1, lsl #22
   19764:	cmp	r3, r1, lsl #21
   19768:	adc	r0, r0, r0
   1976c:	subcs	r3, r3, r1, lsl #21
   19770:	cmp	r3, r1, lsl #20
   19774:	adc	r0, r0, r0
   19778:	subcs	r3, r3, r1, lsl #20
   1977c:	cmp	r3, r1, lsl #19
   19780:	adc	r0, r0, r0
   19784:	subcs	r3, r3, r1, lsl #19
   19788:	cmp	r3, r1, lsl #18
   1978c:	adc	r0, r0, r0
   19790:	subcs	r3, r3, r1, lsl #18
   19794:	cmp	r3, r1, lsl #17
   19798:	adc	r0, r0, r0
   1979c:	subcs	r3, r3, r1, lsl #17
   197a0:	cmp	r3, r1, lsl #16
   197a4:	adc	r0, r0, r0
   197a8:	subcs	r3, r3, r1, lsl #16
   197ac:	cmp	r3, r1, lsl #15
   197b0:	adc	r0, r0, r0
   197b4:	subcs	r3, r3, r1, lsl #15
   197b8:	cmp	r3, r1, lsl #14
   197bc:	adc	r0, r0, r0
   197c0:	subcs	r3, r3, r1, lsl #14
   197c4:	cmp	r3, r1, lsl #13
   197c8:	adc	r0, r0, r0
   197cc:	subcs	r3, r3, r1, lsl #13
   197d0:	cmp	r3, r1, lsl #12
   197d4:	adc	r0, r0, r0
   197d8:	subcs	r3, r3, r1, lsl #12
   197dc:	cmp	r3, r1, lsl #11
   197e0:	adc	r0, r0, r0
   197e4:	subcs	r3, r3, r1, lsl #11
   197e8:	cmp	r3, r1, lsl #10
   197ec:	adc	r0, r0, r0
   197f0:	subcs	r3, r3, r1, lsl #10
   197f4:	cmp	r3, r1, lsl #9
   197f8:	adc	r0, r0, r0
   197fc:	subcs	r3, r3, r1, lsl #9
   19800:	cmp	r3, r1, lsl #8
   19804:	adc	r0, r0, r0
   19808:	subcs	r3, r3, r1, lsl #8
   1980c:	cmp	r3, r1, lsl #7
   19810:	adc	r0, r0, r0
   19814:	subcs	r3, r3, r1, lsl #7
   19818:	cmp	r3, r1, lsl #6
   1981c:	adc	r0, r0, r0
   19820:	subcs	r3, r3, r1, lsl #6
   19824:	cmp	r3, r1, lsl #5
   19828:	adc	r0, r0, r0
   1982c:	subcs	r3, r3, r1, lsl #5
   19830:	cmp	r3, r1, lsl #4
   19834:	adc	r0, r0, r0
   19838:	subcs	r3, r3, r1, lsl #4
   1983c:	cmp	r3, r1, lsl #3
   19840:	adc	r0, r0, r0
   19844:	subcs	r3, r3, r1, lsl #3
   19848:	cmp	r3, r1, lsl #2
   1984c:	adc	r0, r0, r0
   19850:	subcs	r3, r3, r1, lsl #2
   19854:	cmp	r3, r1, lsl #1
   19858:	adc	r0, r0, r0
   1985c:	subcs	r3, r3, r1, lsl #1
   19860:	cmp	r3, r1
   19864:	adc	r0, r0, r0
   19868:	subcs	r3, r3, r1
   1986c:	cmp	ip, #0
   19870:	rsbmi	r0, r0, #0
   19874:	bx	lr
   19878:	teq	ip, r0
   1987c:	rsbmi	r0, r0, #0
   19880:	bx	lr
   19884:	movcc	r0, #0
   19888:	asreq	r0, ip, #31
   1988c:	orreq	r0, r0, #1
   19890:	bx	lr
   19894:	clz	r2, r1
   19898:	rsb	r2, r2, #31
   1989c:	cmp	ip, #0
   198a0:	lsr	r0, r3, r2
   198a4:	rsbmi	r0, r0, #0
   198a8:	bx	lr
   198ac:	cmp	r0, #0
   198b0:	mvngt	r0, #-2147483648	; 0x80000000
   198b4:	movlt	r0, #-2147483648	; 0x80000000
   198b8:	b	19918 <strspn@plt+0x804c>
   198bc:	cmp	r1, #0
   198c0:	beq	198ac <strspn@plt+0x7fe0>
   198c4:	push	{r0, r1, lr}
   198c8:	bl	196a4 <strspn@plt+0x7dd8>
   198cc:	pop	{r1, r2, lr}
   198d0:	mul	r3, r2, r0
   198d4:	sub	r1, r1, r3
   198d8:	bx	lr
   198dc:	cmp	r3, #0
   198e0:	cmpeq	r2, #0
   198e4:	bne	198fc <strspn@plt+0x8030>
   198e8:	cmp	r1, #0
   198ec:	cmpeq	r0, #0
   198f0:	mvnne	r1, #0
   198f4:	mvnne	r0, #0
   198f8:	b	19918 <strspn@plt+0x804c>
   198fc:	sub	sp, sp, #8
   19900:	push	{sp, lr}
   19904:	bl	19964 <strspn@plt+0x8098>
   19908:	ldr	lr, [sp, #4]
   1990c:	add	sp, sp, #8
   19910:	pop	{r2, r3}
   19914:	bx	lr
   19918:	push	{r1, lr}
   1991c:	mov	r0, #8
   19920:	bl	114b8 <raise@plt>
   19924:	pop	{r1, pc}
   19928:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1992c:	mov	r8, r2
   19930:	mov	r6, r0
   19934:	mov	r7, r1
   19938:	mov	sl, r3
   1993c:	ldr	r9, [sp, #32]
   19940:	bl	199a0 <strspn@plt+0x80d4>
   19944:	umull	r4, r5, r8, r0
   19948:	mul	r8, r8, r1
   1994c:	mla	r2, r0, sl, r8
   19950:	add	r5, r2, r5
   19954:	subs	r4, r6, r4
   19958:	sbc	r5, r7, r5
   1995c:	strd	r4, [r9]
   19960:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19964:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   19968:	mov	r8, r2
   1996c:	mov	r6, r0
   19970:	mov	r7, r1
   19974:	mov	r5, r3
   19978:	ldr	r9, [sp, #32]
   1997c:	bl	19e2c <strspn@plt+0x8560>
   19980:	mul	r3, r0, r5
   19984:	umull	r4, r5, r0, r8
   19988:	mla	r8, r8, r1, r3
   1998c:	add	r5, r8, r5
   19990:	subs	r4, r6, r4
   19994:	sbc	r5, r7, r5
   19998:	strd	r4, [r9]
   1999c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   199a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   199a4:	rsbs	r4, r0, #0
   199a8:	rsc	r5, r1, #0
   199ac:	cmp	r1, #0
   199b0:	mvn	r6, #0
   199b4:	sub	sp, sp, #12
   199b8:	movge	r4, r0
   199bc:	movge	r5, r1
   199c0:	movge	r6, #0
   199c4:	cmp	r3, #0
   199c8:	blt	19c00 <strspn@plt+0x8334>
   199cc:	cmp	r3, #0
   199d0:	mov	sl, r4
   199d4:	mov	ip, r5
   199d8:	mov	r0, r2
   199dc:	mov	r1, r3
   199e0:	mov	r8, r2
   199e4:	mov	r7, r4
   199e8:	mov	r9, r5
   199ec:	bne	19ae4 <strspn@plt+0x8218>
   199f0:	cmp	r2, r5
   199f4:	bls	19b20 <strspn@plt+0x8254>
   199f8:	clz	r3, r2
   199fc:	cmp	r3, #0
   19a00:	rsbne	r2, r3, #32
   19a04:	lslne	r8, r0, r3
   19a08:	lsrne	r2, r4, r2
   19a0c:	lslne	r7, r4, r3
   19a10:	orrne	r9, r2, r5, lsl r3
   19a14:	lsr	r4, r8, #16
   19a18:	uxth	sl, r8
   19a1c:	mov	r1, r4
   19a20:	mov	r0, r9
   19a24:	bl	1a25c <strspn@plt+0x8990>
   19a28:	mov	r1, r4
   19a2c:	mov	fp, r0
   19a30:	mov	r0, r9
   19a34:	bl	1a448 <strspn@plt+0x8b7c>
   19a38:	mul	r0, sl, fp
   19a3c:	lsr	r2, r7, #16
   19a40:	orr	r1, r2, r1, lsl #16
   19a44:	cmp	r0, r1
   19a48:	bls	19a6c <strspn@plt+0x81a0>
   19a4c:	adds	r1, r1, r8
   19a50:	sub	r3, fp, #1
   19a54:	bcs	19a68 <strspn@plt+0x819c>
   19a58:	cmp	r0, r1
   19a5c:	subhi	fp, fp, #2
   19a60:	addhi	r1, r1, r8
   19a64:	bhi	19a6c <strspn@plt+0x81a0>
   19a68:	mov	fp, r3
   19a6c:	rsb	r9, r0, r1
   19a70:	mov	r1, r4
   19a74:	uxth	r7, r7
   19a78:	mov	r0, r9
   19a7c:	bl	1a25c <strspn@plt+0x8990>
   19a80:	mov	r1, r4
   19a84:	mov	r5, r0
   19a88:	mov	r0, r9
   19a8c:	bl	1a448 <strspn@plt+0x8b7c>
   19a90:	mul	sl, sl, r5
   19a94:	orr	r1, r7, r1, lsl #16
   19a98:	cmp	sl, r1
   19a9c:	bls	19abc <strspn@plt+0x81f0>
   19aa0:	adds	r8, r1, r8
   19aa4:	sub	r3, r5, #1
   19aa8:	bcs	19ab8 <strspn@plt+0x81ec>
   19aac:	cmp	sl, r8
   19ab0:	subhi	r5, r5, #2
   19ab4:	bhi	19abc <strspn@plt+0x81f0>
   19ab8:	mov	r5, r3
   19abc:	orr	r3, r5, fp, lsl #16
   19ac0:	mov	r4, #0
   19ac4:	cmp	r6, #0
   19ac8:	mov	r0, r3
   19acc:	mov	r1, r4
   19ad0:	beq	19adc <strspn@plt+0x8210>
   19ad4:	rsbs	r0, r0, #0
   19ad8:	rsc	r1, r1, #0
   19adc:	add	sp, sp, #12
   19ae0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19ae4:	cmp	r3, r5
   19ae8:	movhi	r4, #0
   19aec:	movhi	r3, r4
   19af0:	bhi	19ac4 <strspn@plt+0x81f8>
   19af4:	clz	r5, r1
   19af8:	cmp	r5, #0
   19afc:	bne	19cec <strspn@plt+0x8420>
   19b00:	cmp	r1, ip
   19b04:	cmpcs	r2, sl
   19b08:	movhi	r4, #0
   19b0c:	movls	r4, #1
   19b10:	movls	r3, #1
   19b14:	movls	r4, r5
   19b18:	movhi	r3, r4
   19b1c:	b	19ac4 <strspn@plt+0x81f8>
   19b20:	cmp	r2, #0
   19b24:	bne	19b38 <strspn@plt+0x826c>
   19b28:	mov	r1, r2
   19b2c:	mov	r0, #1
   19b30:	bl	1a25c <strspn@plt+0x8990>
   19b34:	mov	r8, r0
   19b38:	clz	r3, r8
   19b3c:	cmp	r3, #0
   19b40:	bne	19c10 <strspn@plt+0x8344>
   19b44:	rsb	r9, r8, r9
   19b48:	lsr	r5, r8, #16
   19b4c:	uxth	sl, r8
   19b50:	mov	r4, #1
   19b54:	mov	r1, r5
   19b58:	mov	r0, r9
   19b5c:	bl	1a25c <strspn@plt+0x8990>
   19b60:	mov	r1, r5
   19b64:	mov	fp, r0
   19b68:	mov	r0, r9
   19b6c:	bl	1a448 <strspn@plt+0x8b7c>
   19b70:	mul	r0, sl, fp
   19b74:	lsr	r2, r7, #16
   19b78:	orr	r1, r2, r1, lsl #16
   19b7c:	cmp	r0, r1
   19b80:	bls	19ba0 <strspn@plt+0x82d4>
   19b84:	adds	r1, r1, r8
   19b88:	sub	r3, fp, #1
   19b8c:	bcs	19e0c <strspn@plt+0x8540>
   19b90:	cmp	r0, r1
   19b94:	subhi	fp, fp, #2
   19b98:	addhi	r1, r1, r8
   19b9c:	bls	19e0c <strspn@plt+0x8540>
   19ba0:	rsb	r2, r0, r1
   19ba4:	mov	r1, r5
   19ba8:	str	r2, [sp]
   19bac:	uxth	r7, r7
   19bb0:	mov	r0, r2
   19bb4:	bl	1a25c <strspn@plt+0x8990>
   19bb8:	ldr	r2, [sp]
   19bbc:	mov	r1, r5
   19bc0:	mov	r9, r0
   19bc4:	mov	r0, r2
   19bc8:	bl	1a448 <strspn@plt+0x8b7c>
   19bcc:	mul	sl, sl, r9
   19bd0:	orr	r1, r7, r1, lsl #16
   19bd4:	cmp	sl, r1
   19bd8:	bls	19bf8 <strspn@plt+0x832c>
   19bdc:	adds	r8, r1, r8
   19be0:	sub	r3, r9, #1
   19be4:	bcs	19bf4 <strspn@plt+0x8328>
   19be8:	cmp	sl, r8
   19bec:	subhi	r9, r9, #2
   19bf0:	bhi	19bf8 <strspn@plt+0x832c>
   19bf4:	mov	r9, r3
   19bf8:	orr	r3, r9, fp, lsl #16
   19bfc:	b	19ac4 <strspn@plt+0x81f8>
   19c00:	mvn	r6, r6
   19c04:	rsbs	r2, r2, #0
   19c08:	rsc	r3, r3, #0
   19c0c:	b	199cc <strspn@plt+0x8100>
   19c10:	lsl	r8, r8, r3
   19c14:	rsb	fp, r3, #32
   19c18:	lsr	r4, r9, fp
   19c1c:	lsr	fp, r7, fp
   19c20:	lsr	r5, r8, #16
   19c24:	orr	fp, fp, r9, lsl r3
   19c28:	mov	r0, r4
   19c2c:	lsl	r7, r7, r3
   19c30:	mov	r1, r5
   19c34:	uxth	sl, r8
   19c38:	bl	1a25c <strspn@plt+0x8990>
   19c3c:	mov	r1, r5
   19c40:	mov	r3, r0
   19c44:	mov	r0, r4
   19c48:	str	r3, [sp]
   19c4c:	bl	1a448 <strspn@plt+0x8b7c>
   19c50:	ldr	r3, [sp]
   19c54:	lsr	r2, fp, #16
   19c58:	mul	r0, sl, r3
   19c5c:	orr	r1, r2, r1, lsl #16
   19c60:	cmp	r0, r1
   19c64:	bls	19c84 <strspn@plt+0x83b8>
   19c68:	adds	r1, r1, r8
   19c6c:	sub	r2, r3, #1
   19c70:	bcs	19e24 <strspn@plt+0x8558>
   19c74:	cmp	r0, r1
   19c78:	subhi	r3, r3, #2
   19c7c:	addhi	r1, r1, r8
   19c80:	bls	19e24 <strspn@plt+0x8558>
   19c84:	rsb	r9, r0, r1
   19c88:	mov	r1, r5
   19c8c:	str	r3, [sp]
   19c90:	uxth	fp, fp
   19c94:	mov	r0, r9
   19c98:	bl	1a25c <strspn@plt+0x8990>
   19c9c:	mov	r1, r5
   19ca0:	mov	r4, r0
   19ca4:	mov	r0, r9
   19ca8:	bl	1a448 <strspn@plt+0x8b7c>
   19cac:	mul	r9, sl, r4
   19cb0:	ldr	r3, [sp]
   19cb4:	orr	r1, fp, r1, lsl #16
   19cb8:	cmp	r9, r1
   19cbc:	bls	19ce0 <strspn@plt+0x8414>
   19cc0:	adds	r1, r1, r8
   19cc4:	sub	r2, r4, #1
   19cc8:	bcs	19cdc <strspn@plt+0x8410>
   19ccc:	cmp	r9, r1
   19cd0:	subhi	r4, r4, #2
   19cd4:	addhi	r1, r1, r8
   19cd8:	bhi	19ce0 <strspn@plt+0x8414>
   19cdc:	mov	r4, r2
   19ce0:	rsb	r9, r9, r1
   19ce4:	orr	r4, r4, r3, lsl #16
   19ce8:	b	19b54 <strspn@plt+0x8288>
   19cec:	rsb	sl, r5, #32
   19cf0:	lsl	r3, r2, r5
   19cf4:	lsr	r0, r2, sl
   19cf8:	lsr	r2, ip, sl
   19cfc:	orr	r4, r0, r1, lsl r5
   19d00:	lsr	sl, r7, sl
   19d04:	mov	r0, r2
   19d08:	orr	sl, sl, ip, lsl r5
   19d0c:	lsr	r9, r4, #16
   19d10:	str	r3, [sp, #4]
   19d14:	str	r2, [sp]
   19d18:	uxth	fp, r4
   19d1c:	mov	r1, r9
   19d20:	bl	1a25c <strspn@plt+0x8990>
   19d24:	ldr	r2, [sp]
   19d28:	mov	r1, r9
   19d2c:	mov	r8, r0
   19d30:	mov	r0, r2
   19d34:	bl	1a448 <strspn@plt+0x8b7c>
   19d38:	mul	r0, fp, r8
   19d3c:	lsr	r2, sl, #16
   19d40:	orr	r1, r2, r1, lsl #16
   19d44:	cmp	r0, r1
   19d48:	bls	19d68 <strspn@plt+0x849c>
   19d4c:	adds	r1, r1, r4
   19d50:	sub	r2, r8, #1
   19d54:	bcs	19e1c <strspn@plt+0x8550>
   19d58:	cmp	r0, r1
   19d5c:	subhi	r8, r8, #2
   19d60:	addhi	r1, r1, r4
   19d64:	bls	19e1c <strspn@plt+0x8550>
   19d68:	rsb	ip, r0, r1
   19d6c:	mov	r1, r9
   19d70:	str	ip, [sp]
   19d74:	mov	r0, ip
   19d78:	bl	1a25c <strspn@plt+0x8990>
   19d7c:	ldr	ip, [sp]
   19d80:	mov	r1, r9
   19d84:	mov	r2, r0
   19d88:	mov	r0, ip
   19d8c:	str	r2, [sp]
   19d90:	bl	1a448 <strspn@plt+0x8b7c>
   19d94:	ldr	r2, [sp]
   19d98:	uxth	ip, sl
   19d9c:	mul	fp, fp, r2
   19da0:	orr	ip, ip, r1, lsl #16
   19da4:	cmp	fp, ip
   19da8:	bls	19dc8 <strspn@plt+0x84fc>
   19dac:	adds	ip, ip, r4
   19db0:	sub	r1, r2, #1
   19db4:	bcs	19e14 <strspn@plt+0x8548>
   19db8:	cmp	fp, ip
   19dbc:	subhi	r2, r2, #2
   19dc0:	addhi	ip, ip, r4
   19dc4:	bls	19e14 <strspn@plt+0x8548>
   19dc8:	ldr	r0, [sp, #4]
   19dcc:	orr	r1, r2, r8, lsl #16
   19dd0:	rsb	fp, fp, ip
   19dd4:	umull	r2, r3, r1, r0
   19dd8:	cmp	fp, r3
   19ddc:	bcc	19e00 <strspn@plt+0x8534>
   19de0:	movne	r4, #0
   19de4:	moveq	r4, #1
   19de8:	cmp	r2, r7, lsl r5
   19dec:	movls	r4, #0
   19df0:	andhi	r4, r4, #1
   19df4:	cmp	r4, #0
   19df8:	moveq	r3, r1
   19dfc:	beq	19ac4 <strspn@plt+0x81f8>
   19e00:	sub	r3, r1, #1
   19e04:	mov	r4, #0
   19e08:	b	19ac4 <strspn@plt+0x81f8>
   19e0c:	mov	fp, r3
   19e10:	b	19ba0 <strspn@plt+0x82d4>
   19e14:	mov	r2, r1
   19e18:	b	19dc8 <strspn@plt+0x84fc>
   19e1c:	mov	r8, r2
   19e20:	b	19d68 <strspn@plt+0x849c>
   19e24:	mov	r3, r2
   19e28:	b	19c84 <strspn@plt+0x83b8>
   19e2c:	cmp	r3, #0
   19e30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19e34:	mov	r6, r0
   19e38:	sub	sp, sp, #12
   19e3c:	mov	r5, r1
   19e40:	mov	r7, r0
   19e44:	mov	r4, r2
   19e48:	mov	r8, r1
   19e4c:	bne	19f2c <strspn@plt+0x8660>
   19e50:	cmp	r2, r1
   19e54:	bls	19f68 <strspn@plt+0x869c>
   19e58:	clz	r3, r2
   19e5c:	cmp	r3, #0
   19e60:	rsbne	r8, r3, #32
   19e64:	lslne	r4, r2, r3
   19e68:	lsrne	r8, r0, r8
   19e6c:	lslne	r7, r0, r3
   19e70:	orrne	r8, r8, r1, lsl r3
   19e74:	lsr	r5, r4, #16
   19e78:	uxth	sl, r4
   19e7c:	mov	r1, r5
   19e80:	mov	r0, r8
   19e84:	bl	1a25c <strspn@plt+0x8990>
   19e88:	mov	r1, r5
   19e8c:	mov	r9, r0
   19e90:	mov	r0, r8
   19e94:	bl	1a448 <strspn@plt+0x8b7c>
   19e98:	mul	r0, sl, r9
   19e9c:	lsr	r3, r7, #16
   19ea0:	orr	r1, r3, r1, lsl #16
   19ea4:	cmp	r0, r1
   19ea8:	bls	19ecc <strspn@plt+0x8600>
   19eac:	adds	r1, r1, r4
   19eb0:	sub	r2, r9, #1
   19eb4:	bcs	19ec8 <strspn@plt+0x85fc>
   19eb8:	cmp	r0, r1
   19ebc:	subhi	r9, r9, #2
   19ec0:	addhi	r1, r1, r4
   19ec4:	bhi	19ecc <strspn@plt+0x8600>
   19ec8:	mov	r9, r2
   19ecc:	rsb	r8, r0, r1
   19ed0:	mov	r1, r5
   19ed4:	uxth	r7, r7
   19ed8:	mov	r0, r8
   19edc:	bl	1a25c <strspn@plt+0x8990>
   19ee0:	mov	r1, r5
   19ee4:	mov	r6, r0
   19ee8:	mov	r0, r8
   19eec:	bl	1a448 <strspn@plt+0x8b7c>
   19ef0:	mul	sl, sl, r6
   19ef4:	orr	r1, r7, r1, lsl #16
   19ef8:	cmp	sl, r1
   19efc:	bls	19f18 <strspn@plt+0x864c>
   19f00:	adds	r4, r1, r4
   19f04:	sub	r3, r6, #1
   19f08:	bcs	1a214 <strspn@plt+0x8948>
   19f0c:	cmp	sl, r4
   19f10:	subhi	r6, r6, #2
   19f14:	bls	1a214 <strspn@plt+0x8948>
   19f18:	orr	r0, r6, r9, lsl #16
   19f1c:	mov	r6, #0
   19f20:	mov	r1, r6
   19f24:	add	sp, sp, #12
   19f28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19f2c:	cmp	r3, r1
   19f30:	movhi	r6, #0
   19f34:	movhi	r0, r6
   19f38:	bhi	19f20 <strspn@plt+0x8654>
   19f3c:	clz	r7, r3
   19f40:	cmp	r7, #0
   19f44:	bne	1a044 <strspn@plt+0x8778>
   19f48:	cmp	r3, r1
   19f4c:	cmpcs	r2, r6
   19f50:	movhi	r6, #0
   19f54:	movls	r6, #1
   19f58:	movls	r0, #1
   19f5c:	movls	r6, r7
   19f60:	movhi	r0, r6
   19f64:	b	19f20 <strspn@plt+0x8654>
   19f68:	cmp	r2, #0
   19f6c:	bne	19f80 <strspn@plt+0x86b4>
   19f70:	mov	r1, r2
   19f74:	mov	r0, #1
   19f78:	bl	1a25c <strspn@plt+0x8990>
   19f7c:	mov	r4, r0
   19f80:	clz	r3, r4
   19f84:	cmp	r3, #0
   19f88:	bne	1a140 <strspn@plt+0x8874>
   19f8c:	rsb	r5, r4, r5
   19f90:	lsr	r8, r4, #16
   19f94:	uxth	sl, r4
   19f98:	mov	r6, #1
   19f9c:	mov	r1, r8
   19fa0:	mov	r0, r5
   19fa4:	bl	1a25c <strspn@plt+0x8990>
   19fa8:	mov	r1, r8
   19fac:	mov	r9, r0
   19fb0:	mov	r0, r5
   19fb4:	bl	1a448 <strspn@plt+0x8b7c>
   19fb8:	mul	r0, sl, r9
   19fbc:	lsr	r3, r7, #16
   19fc0:	orr	r1, r3, r1, lsl #16
   19fc4:	cmp	r0, r1
   19fc8:	bls	19fe8 <strspn@plt+0x871c>
   19fcc:	adds	r1, r1, r4
   19fd0:	sub	r2, r9, #1
   19fd4:	bcs	1a21c <strspn@plt+0x8950>
   19fd8:	cmp	r0, r1
   19fdc:	subhi	r9, r9, #2
   19fe0:	addhi	r1, r1, r4
   19fe4:	bls	1a21c <strspn@plt+0x8950>
   19fe8:	rsb	fp, r0, r1
   19fec:	mov	r1, r8
   19ff0:	uxth	r7, r7
   19ff4:	mov	r0, fp
   19ff8:	bl	1a25c <strspn@plt+0x8990>
   19ffc:	mov	r1, r8
   1a000:	mov	r5, r0
   1a004:	mov	r0, fp
   1a008:	bl	1a448 <strspn@plt+0x8b7c>
   1a00c:	mul	sl, sl, r5
   1a010:	orr	r1, r7, r1, lsl #16
   1a014:	cmp	sl, r1
   1a018:	bls	1a034 <strspn@plt+0x8768>
   1a01c:	adds	r4, r1, r4
   1a020:	sub	r3, r5, #1
   1a024:	bcs	1a224 <strspn@plt+0x8958>
   1a028:	cmp	sl, r4
   1a02c:	subhi	r5, r5, #2
   1a030:	bls	1a224 <strspn@plt+0x8958>
   1a034:	orr	r0, r5, r9, lsl #16
   1a038:	mov	r1, r6
   1a03c:	add	sp, sp, #12
   1a040:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a044:	rsb	r1, r7, #32
   1a048:	lsl	r0, r2, r7
   1a04c:	lsr	r2, r2, r1
   1a050:	lsr	fp, r5, r1
   1a054:	orr	r8, r2, r3, lsl r7
   1a058:	lsr	r1, r6, r1
   1a05c:	str	r0, [sp, #4]
   1a060:	orr	r5, r1, r5, lsl r7
   1a064:	lsr	r9, r8, #16
   1a068:	mov	r0, fp
   1a06c:	uxth	sl, r8
   1a070:	mov	r1, r9
   1a074:	bl	1a25c <strspn@plt+0x8990>
   1a078:	mov	r1, r9
   1a07c:	mov	r4, r0
   1a080:	mov	r0, fp
   1a084:	bl	1a448 <strspn@plt+0x8b7c>
   1a088:	mul	r0, sl, r4
   1a08c:	lsr	ip, r5, #16
   1a090:	orr	r1, ip, r1, lsl #16
   1a094:	cmp	r0, r1
   1a098:	bls	1a0ac <strspn@plt+0x87e0>
   1a09c:	adds	r1, r1, r8
   1a0a0:	sub	r2, r4, #1
   1a0a4:	bcc	1a240 <strspn@plt+0x8974>
   1a0a8:	mov	r4, r2
   1a0ac:	rsb	ip, r0, r1
   1a0b0:	mov	r1, r9
   1a0b4:	str	ip, [sp]
   1a0b8:	uxth	r5, r5
   1a0bc:	mov	r0, ip
   1a0c0:	bl	1a25c <strspn@plt+0x8990>
   1a0c4:	ldr	ip, [sp]
   1a0c8:	mov	r1, r9
   1a0cc:	mov	fp, r0
   1a0d0:	mov	r0, ip
   1a0d4:	bl	1a448 <strspn@plt+0x8b7c>
   1a0d8:	mul	sl, sl, fp
   1a0dc:	orr	r1, r5, r1, lsl #16
   1a0e0:	cmp	sl, r1
   1a0e4:	bls	1a0f8 <strspn@plt+0x882c>
   1a0e8:	adds	r1, r1, r8
   1a0ec:	sub	r2, fp, #1
   1a0f0:	bcc	1a22c <strspn@plt+0x8960>
   1a0f4:	mov	fp, r2
   1a0f8:	ldr	r3, [sp, #4]
   1a0fc:	orr	r0, fp, r4, lsl #16
   1a100:	rsb	sl, sl, r1
   1a104:	umull	r4, r5, r0, r3
   1a108:	cmp	sl, r5
   1a10c:	bcc	1a12c <strspn@plt+0x8860>
   1a110:	movne	r3, #0
   1a114:	moveq	r3, #1
   1a118:	cmp	r4, r6, lsl r7
   1a11c:	movls	r6, #0
   1a120:	andhi	r6, r3, #1
   1a124:	cmp	r6, #0
   1a128:	beq	19f20 <strspn@plt+0x8654>
   1a12c:	mov	r6, #0
   1a130:	sub	r0, r0, #1
   1a134:	mov	r1, r6
   1a138:	add	sp, sp, #12
   1a13c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a140:	lsl	r4, r4, r3
   1a144:	rsb	r9, r3, #32
   1a148:	lsr	r2, r5, r9
   1a14c:	lsr	r9, r6, r9
   1a150:	lsr	r8, r4, #16
   1a154:	orr	r9, r9, r5, lsl r3
   1a158:	mov	r0, r2
   1a15c:	lsl	r7, r6, r3
   1a160:	mov	r1, r8
   1a164:	str	r2, [sp]
   1a168:	bl	1a25c <strspn@plt+0x8990>
   1a16c:	ldr	r2, [sp]
   1a170:	mov	r1, r8
   1a174:	uxth	sl, r4
   1a178:	mov	fp, r0
   1a17c:	mov	r0, r2
   1a180:	bl	1a448 <strspn@plt+0x8b7c>
   1a184:	mul	r0, sl, fp
   1a188:	lsr	r3, r9, #16
   1a18c:	orr	r1, r3, r1, lsl #16
   1a190:	cmp	r0, r1
   1a194:	bls	1a1b4 <strspn@plt+0x88e8>
   1a198:	adds	r1, r1, r4
   1a19c:	sub	r3, fp, #1
   1a1a0:	bcs	1a254 <strspn@plt+0x8988>
   1a1a4:	cmp	r0, r1
   1a1a8:	subhi	fp, fp, #2
   1a1ac:	addhi	r1, r1, r4
   1a1b0:	bls	1a254 <strspn@plt+0x8988>
   1a1b4:	rsb	r5, r0, r1
   1a1b8:	mov	r1, r8
   1a1bc:	uxth	r9, r9
   1a1c0:	mov	r0, r5
   1a1c4:	bl	1a25c <strspn@plt+0x8990>
   1a1c8:	mov	r1, r8
   1a1cc:	mov	r6, r0
   1a1d0:	mov	r0, r5
   1a1d4:	bl	1a448 <strspn@plt+0x8b7c>
   1a1d8:	mul	r5, sl, r6
   1a1dc:	orr	r1, r9, r1, lsl #16
   1a1e0:	cmp	r5, r1
   1a1e4:	bls	1a208 <strspn@plt+0x893c>
   1a1e8:	adds	r1, r1, r4
   1a1ec:	sub	r3, r6, #1
   1a1f0:	bcs	1a204 <strspn@plt+0x8938>
   1a1f4:	cmp	r5, r1
   1a1f8:	subhi	r6, r6, #2
   1a1fc:	addhi	r1, r1, r4
   1a200:	bhi	1a208 <strspn@plt+0x893c>
   1a204:	mov	r6, r3
   1a208:	rsb	r5, r5, r1
   1a20c:	orr	r6, r6, fp, lsl #16
   1a210:	b	19f9c <strspn@plt+0x86d0>
   1a214:	mov	r6, r3
   1a218:	b	19f18 <strspn@plt+0x864c>
   1a21c:	mov	r9, r2
   1a220:	b	19fe8 <strspn@plt+0x871c>
   1a224:	mov	r5, r3
   1a228:	b	1a034 <strspn@plt+0x8768>
   1a22c:	cmp	sl, r1
   1a230:	subhi	fp, fp, #2
   1a234:	addhi	r1, r1, r8
   1a238:	bhi	1a0f8 <strspn@plt+0x882c>
   1a23c:	b	1a0f4 <strspn@plt+0x8828>
   1a240:	cmp	r0, r1
   1a244:	subhi	r4, r4, #2
   1a248:	addhi	r1, r1, r8
   1a24c:	bhi	1a0ac <strspn@plt+0x87e0>
   1a250:	b	1a0a8 <strspn@plt+0x87dc>
   1a254:	mov	fp, r3
   1a258:	b	1a1b4 <strspn@plt+0x88e8>
   1a25c:	subs	r2, r1, #1
   1a260:	bxeq	lr
   1a264:	bcc	1a43c <strspn@plt+0x8b70>
   1a268:	cmp	r0, r1
   1a26c:	bls	1a420 <strspn@plt+0x8b54>
   1a270:	tst	r1, r2
   1a274:	beq	1a42c <strspn@plt+0x8b60>
   1a278:	clz	r3, r0
   1a27c:	clz	r2, r1
   1a280:	sub	r3, r2, r3
   1a284:	rsbs	r3, r3, #31
   1a288:	addne	r3, r3, r3, lsl #1
   1a28c:	mov	r2, #0
   1a290:	addne	pc, pc, r3, lsl #2
   1a294:	nop	{0}
   1a298:	cmp	r0, r1, lsl #31
   1a29c:	adc	r2, r2, r2
   1a2a0:	subcs	r0, r0, r1, lsl #31
   1a2a4:	cmp	r0, r1, lsl #30
   1a2a8:	adc	r2, r2, r2
   1a2ac:	subcs	r0, r0, r1, lsl #30
   1a2b0:	cmp	r0, r1, lsl #29
   1a2b4:	adc	r2, r2, r2
   1a2b8:	subcs	r0, r0, r1, lsl #29
   1a2bc:	cmp	r0, r1, lsl #28
   1a2c0:	adc	r2, r2, r2
   1a2c4:	subcs	r0, r0, r1, lsl #28
   1a2c8:	cmp	r0, r1, lsl #27
   1a2cc:	adc	r2, r2, r2
   1a2d0:	subcs	r0, r0, r1, lsl #27
   1a2d4:	cmp	r0, r1, lsl #26
   1a2d8:	adc	r2, r2, r2
   1a2dc:	subcs	r0, r0, r1, lsl #26
   1a2e0:	cmp	r0, r1, lsl #25
   1a2e4:	adc	r2, r2, r2
   1a2e8:	subcs	r0, r0, r1, lsl #25
   1a2ec:	cmp	r0, r1, lsl #24
   1a2f0:	adc	r2, r2, r2
   1a2f4:	subcs	r0, r0, r1, lsl #24
   1a2f8:	cmp	r0, r1, lsl #23
   1a2fc:	adc	r2, r2, r2
   1a300:	subcs	r0, r0, r1, lsl #23
   1a304:	cmp	r0, r1, lsl #22
   1a308:	adc	r2, r2, r2
   1a30c:	subcs	r0, r0, r1, lsl #22
   1a310:	cmp	r0, r1, lsl #21
   1a314:	adc	r2, r2, r2
   1a318:	subcs	r0, r0, r1, lsl #21
   1a31c:	cmp	r0, r1, lsl #20
   1a320:	adc	r2, r2, r2
   1a324:	subcs	r0, r0, r1, lsl #20
   1a328:	cmp	r0, r1, lsl #19
   1a32c:	adc	r2, r2, r2
   1a330:	subcs	r0, r0, r1, lsl #19
   1a334:	cmp	r0, r1, lsl #18
   1a338:	adc	r2, r2, r2
   1a33c:	subcs	r0, r0, r1, lsl #18
   1a340:	cmp	r0, r1, lsl #17
   1a344:	adc	r2, r2, r2
   1a348:	subcs	r0, r0, r1, lsl #17
   1a34c:	cmp	r0, r1, lsl #16
   1a350:	adc	r2, r2, r2
   1a354:	subcs	r0, r0, r1, lsl #16
   1a358:	cmp	r0, r1, lsl #15
   1a35c:	adc	r2, r2, r2
   1a360:	subcs	r0, r0, r1, lsl #15
   1a364:	cmp	r0, r1, lsl #14
   1a368:	adc	r2, r2, r2
   1a36c:	subcs	r0, r0, r1, lsl #14
   1a370:	cmp	r0, r1, lsl #13
   1a374:	adc	r2, r2, r2
   1a378:	subcs	r0, r0, r1, lsl #13
   1a37c:	cmp	r0, r1, lsl #12
   1a380:	adc	r2, r2, r2
   1a384:	subcs	r0, r0, r1, lsl #12
   1a388:	cmp	r0, r1, lsl #11
   1a38c:	adc	r2, r2, r2
   1a390:	subcs	r0, r0, r1, lsl #11
   1a394:	cmp	r0, r1, lsl #10
   1a398:	adc	r2, r2, r2
   1a39c:	subcs	r0, r0, r1, lsl #10
   1a3a0:	cmp	r0, r1, lsl #9
   1a3a4:	adc	r2, r2, r2
   1a3a8:	subcs	r0, r0, r1, lsl #9
   1a3ac:	cmp	r0, r1, lsl #8
   1a3b0:	adc	r2, r2, r2
   1a3b4:	subcs	r0, r0, r1, lsl #8
   1a3b8:	cmp	r0, r1, lsl #7
   1a3bc:	adc	r2, r2, r2
   1a3c0:	subcs	r0, r0, r1, lsl #7
   1a3c4:	cmp	r0, r1, lsl #6
   1a3c8:	adc	r2, r2, r2
   1a3cc:	subcs	r0, r0, r1, lsl #6
   1a3d0:	cmp	r0, r1, lsl #5
   1a3d4:	adc	r2, r2, r2
   1a3d8:	subcs	r0, r0, r1, lsl #5
   1a3dc:	cmp	r0, r1, lsl #4
   1a3e0:	adc	r2, r2, r2
   1a3e4:	subcs	r0, r0, r1, lsl #4
   1a3e8:	cmp	r0, r1, lsl #3
   1a3ec:	adc	r2, r2, r2
   1a3f0:	subcs	r0, r0, r1, lsl #3
   1a3f4:	cmp	r0, r1, lsl #2
   1a3f8:	adc	r2, r2, r2
   1a3fc:	subcs	r0, r0, r1, lsl #2
   1a400:	cmp	r0, r1, lsl #1
   1a404:	adc	r2, r2, r2
   1a408:	subcs	r0, r0, r1, lsl #1
   1a40c:	cmp	r0, r1
   1a410:	adc	r2, r2, r2
   1a414:	subcs	r0, r0, r1
   1a418:	mov	r0, r2
   1a41c:	bx	lr
   1a420:	moveq	r0, #1
   1a424:	movne	r0, #0
   1a428:	bx	lr
   1a42c:	clz	r2, r1
   1a430:	rsb	r2, r2, #31
   1a434:	lsr	r0, r0, r2
   1a438:	bx	lr
   1a43c:	cmp	r0, #0
   1a440:	mvnne	r0, #0
   1a444:	b	19918 <strspn@plt+0x804c>
   1a448:	cmp	r1, #0
   1a44c:	beq	1a43c <strspn@plt+0x8b70>
   1a450:	push	{r0, r1, lr}
   1a454:	bl	1a25c <strspn@plt+0x8990>
   1a458:	pop	{r1, r2, lr}
   1a45c:	mul	r3, r2, r0
   1a460:	sub	r1, r1, r3
   1a464:	bx	lr
   1a468:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1a46c:	mov	r7, r0
   1a470:	ldr	r6, [pc, #76]	; 1a4c4 <strspn@plt+0x8bf8>
   1a474:	mov	r8, r1
   1a478:	ldr	r5, [pc, #72]	; 1a4c8 <strspn@plt+0x8bfc>
   1a47c:	mov	r9, r2
   1a480:	add	r6, pc, r6
   1a484:	bl	11480 <calloc@plt-0x20>
   1a488:	add	r5, pc, r5
   1a48c:	rsb	r6, r5, r6
   1a490:	asrs	r6, r6, #2
   1a494:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1a498:	sub	r5, r5, #4
   1a49c:	mov	r4, #0
   1a4a0:	add	r4, r4, #1
   1a4a4:	ldr	r3, [r5, #4]!
   1a4a8:	mov	r0, r7
   1a4ac:	mov	r1, r8
   1a4b0:	mov	r2, r9
   1a4b4:	blx	r3
   1a4b8:	cmp	r4, r6
   1a4bc:	bne	1a4a0 <strspn@plt+0x8bd4>
   1a4c0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1a4c4:	andeq	r2, r1, r0, ror sl
   1a4c8:	andeq	r2, r1, r4, ror #20
   1a4cc:	bx	lr
   1a4d0:	ldr	r3, [pc, #28]	; 1a4f4 <strspn@plt+0x8c28>
   1a4d4:	mov	r1, #0
   1a4d8:	ldr	r2, [pc, #24]	; 1a4f8 <strspn@plt+0x8c2c>
   1a4dc:	add	r3, pc, r3
   1a4e0:	ldr	r3, [r3, r2]
   1a4e4:	cmp	r3, #0
   1a4e8:	ldrne	r2, [r3]
   1a4ec:	moveq	r2, r3
   1a4f0:	b	11728 <__cxa_atexit@plt>
   1a4f4:	andeq	r2, r1, ip, lsl fp
   1a4f8:	andeq	r0, r0, ip, ror r1

Disassembly of section .fini:

0001a4fc <.fini>:
   1a4fc:	push	{r3, lr}
   1a500:	pop	{r3, pc}
