{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "import re"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "content1 = \"00:00.0 Host bridge: Intel Corporation 440BX/ZX/DX - 82443BX/ZX/DX Host bridge (rev 01)\\n00:01.0 PCI bridge: Intel Corporation 440BX/ZX/DX - 82443BX/ZX/DX AGP bridge (rev 01)\\n00:07.0 ISA bridge: Intel Corporation 82371AB/EB/MB PIIX4 ISA (rev 08)\\n00:07.1 IDE interface: Intel Corporation 82371AB/EB/MB PIIX4 IDE (rev 01)\\n00:07.3 Bridge: Intel Corporation 82371AB/EB/MB PIIX4 ACPI (rev 08)\\n00:07.7 System peripheral: VMware Virtual Machine Communication Interface (rev 10)\\n00:0f.0 VGA compatible controller: VMware SVGA II Adapter\\n00:11.0 PCI bridge: VMware PCI bridge (rev 02)\\n00:15.0 PCI bridge: VMware PCI Express Root Port (rev 01)\\n00:18.5 PCI bridge: VMware PCI Express Root Port (rev 01)\\n00:18.6 PCI bridge: VMware PCI Express Root Port (rev 01)\\n00:18.7 PCI bridge: VMware PCI Express Root Port (rev 01)\\n02:01.0 SATA controller: VMware SATA AHCI controller\\n03:00.0 Serial Attached SCSI controller: VMware PVSCSI SCSI Controller (rev 02)\\n0b:00.0 Ethernet controller: VMware VMXNET3 Ethernet Controller (rev 01)\\n\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "content2 = \"7f:0f.5 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 0 Channel Target Address Decoder Registers (rev 04)\\n7f:10.0 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 1 Channel 0-3 Thermal Control 0 (rev 04)\\n7f:10.1 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 1 Channel 0-3 Thermal Control 1 (rev 04)\\n7f:10.2 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 1 Channel 0-3 ERROR Registers 0 (rev 04)\\n7f:10.3 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 1 Channel 0-3 ERROR Registers 1 (rev 04)\\n7f:10.4 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 1 Channel 0-3 Thermal Control 2 (rev 04)\\n7f:10.5 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 1 Channel 0-3 Thermal Control 3 (rev 04)\\n7f:10.6 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 1 Channel 0-3 ERROR Registers 2 (rev 04)\\n7f:10.7 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 1 Channel 0-3 ERROR Registers 3 (rev 04)\\n7f:13.0 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 R2PCIe (rev 04)\\n7f:13.1 Performance counters: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 R2PCIe (rev 04)\\n7f:13.4 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 QPI Ring Registers (rev 04)\\n7f:13.5 Performance counters: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 QPI Ring Performance Ring Monitoring (rev 04)\\n7f:16.0 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 System Address Decoder (rev 04)\\n7f:16.1 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Broadcast Registers (rev 04)\\n7f:16.2 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Broadcast Registers (rev 04)\\n80:01.0 PCI bridge: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 PCI Express Root Port 1a (rev 04)\\n80:03.0 PCI bridge: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 PCI Express Root Port 3a (rev 04)\\n80:05.0 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 VTd/Memory Map/Misc (rev 04)\\n80:05.2 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 IIO RAS (rev 04)\\n80:05.4 PIC: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 IOAPIC (rev 04)\\n82:00.0 RAID bus controller: LSI Logic / Symbios Logic MegaRAID SAS 2208 [Thunderbolt] (rev 05)\\nff:08.0 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 QPI Link 0 (rev 04)\\nff:09.0 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 QPI Link 1 (rev 04)\\nff:0a.0 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Power Control Unit 0 (rev 04)\\nff:0a.1 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Power Control Unit 1 (rev 04)\\nff:0a.2 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Power Control Unit 2 (rev 04)\\nff:0a.3 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Power Control Unit 3 (rev 04)\\nff:0b.0 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 UBOX Registers (rev 04)\\nff:0b.3 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 UBOX Registers (rev 04)\\nff:0c.0 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Unicast Registers (rev 04)\\nff:0c.1 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Unicast Registers (rev 04)\\nff:0c.2 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Unicast Registers (rev 04)\\nff:0c.3 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Unicast Registers (rev 04)\\nff:0c.4 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Unicast Registers (rev 04)\\nff:0d.0 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Unicast Registers (rev 04)\\nff:0d.1 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Unicast Registers (rev 04)\\nff:0d.2 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Unicast Registers (rev 04)\\nff:0d.3 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Unicast Registers (rev 04)\\nff:0d.4 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Unicast Registers (rev 04)\\nff:0e.0 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Home Agent 0 (rev 04)\\nff:0e.1 Performance counters: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Home Agent 0 (rev 04)\\nff:0f.0 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 0 Target Address/Thermal Registers (rev 04)\\nff:0f.1 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 0 RAS Registers (rev 04)\\nff:0f.2 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 0 Channel Target Address Decoder Registers (rev 04)\\nff:0f.3 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 0 Channel Target Address Decoder Registers (rev 04)\\nff:0f.4 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 0 Channel Target Address Decoder Registers (rev 04)\\nff:0f.5 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 0 Channel Target Address Decoder Registers (rev 04)\\nff:10.0 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 1 Channel 0-3 Thermal Control 0 (rev 04)\\nff:10.1 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 1 Channel 0-3 Thermal Control 1 (rev 04)\\nff:10.2 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 1 Channel 0-3 ERROR Registers 0 (rev 04)\\nff:10.3 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 1 Channel 0-3 ERROR Registers 1 (rev 04)\\nff:10.4 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 1 Channel 0-3 Thermal Control 2 (rev 04)\\nff:10.5 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 1 Channel 0-3 Thermal Control 3 (rev 04)\\nff:10.6 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 1 Channel 0-3 ERROR Registers 2 (rev 04)\\nff:10.7 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Integrated Memory Controller 1 Channel 0-3 ERROR Registers 3 (rev 04)\\nff:13.0 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 R2PCIe (rev 04)\\nff:13.1 Performance counters: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 R2PCIe (rev 04)\\nff:13.4 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 QPI Ring Registers (rev 04)\\nff:13.5 Performance counters: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 QPI Ring Performance Ring Monitoring (rev 04)\\nff:16.0 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 System Address Decoder (rev 04)\\nff:16.1 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Broadcast Registers (rev 04)\\nff:16.2 System peripheral: Intel Corporation Xeon E7 v2/Xeon E5 v2/Core i7 Broadcast Registers (rev 04)\\n\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "content3 = \"20:04.7 0880: 8086:0e27 (rev 04)\\n\\tSubsystem: 103c:18a8\\n\\tControl: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-\\n\\tStatus: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-\\n\\tLatency: 0, Cache Line Size: 64 bytes\\n\\tInterrupt: pin D routed to IRQ 10\\n\\tRegion 0: Memory at fbf80000 (64-bit, non-prefetchable) [size=16K]\\n\\tCapabilities: [80] MSI-X: Enable- Count=1 Masked-\\n\\t\\tVector table: BAR=0 offset=00002000\\n\\t\\tPBA: BAR=0 offset=00003000\\n\\tCapabilities: [90] Express (v2) Root Complex Integrated Endpoint, MSI 00\\n\\t\\tDevCap:\\tMaxPayload 128 bytes, PhantFunc 0, Latency L0s <64ns, L1 <1us\\n\\t\\t\\tExtTag- RBE+ FLReset-\\n\\t\\tDevCtl:\\tReport errors: Correctable- Non-Fatal- Fatal- Unsupported-\\n\\t\\t\\tRlxdOrd- ExtTag- PhantFunc- AuxPwr- NoSnoop+\\n\\t\\t\\tMaxPayload 128 bytes, MaxReadReq 128 bytes\\n\\t\\tDevSta:\\tCorrErr- UncorrErr- FatalErr- UnsuppReq- AuxPwr- TransPend-\\n\\t\\tLnkCap:\\tPort #0, Speed unknown, Width x0, ASPM unknown, Latency L0 <64ns, L1 <1us\\n\\t\\t\\tClockPM- Surprise- LLActRep- BwNot-\\n\\t\\tLnkCtl:\\tASPM Disabled; Disabled- Retrain- CommClk-\\n\\t\\t\\tExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-\\n\\t\\tLnkSta:\\tSpeed unknown, Width x0, TrErr- Train- SlotClk- DLActive- BWMgmt- ABWMgmt-\\n\\t\\tDevCap2: Completion Timeout: Not Supported, TimeoutDis+, LTR-, OBFF Not Supported\\n\\t\\tDevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis-, LTR-, OBFF Disabled\\n\\t\\tLnkCtl2: Target Link Speed: 2.5GT/s, EnterCompliance- SpeedDis-\\n\\t\\t\\t Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS-\\n\\t\\t\\t Compliance De-emphasis: -6dB\\n\\t\\tLnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete-, EqualizationPhase1-\\n\\t\\t\\t EqualizationPhase2-, EqualizationPhase3-, LinkEqualizationRequest-\\n\\tCapabilities: [e0] Power Management version 3\\n\\t\\tFlags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0-,D1-,D2-,D3hot-,D3cold-)\\n\\t\\tStatus: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME-\\n\\n20:05.0 0880: 8086:0e28 (rev 04)\\n\\tSubsystem: 103c:18a8\\n\\tControl: I/O- Mem- BusMaster- SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-\\n\\tStatus: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-\\n\\tCapabilities: [40] Express (v2) Root Complex Integrated Endpoint, MSI 00\\n\\t\\tDevCap:\\tMaxPayload 128 bytes, PhantFunc 0, Latency L0s <64ns, L1 <1us\\n\\t\\t\\tExtTag- RBE- FLReset-\\n\\t\\tDevCtl:\\tReport errors: Correctable- Non-Fatal- Fatal- Unsupported-\\n\\t\\t\\tRlxdOrd- ExtTag- PhantFunc- AuxPwr- NoSnoop-\\n\\t\\t\\tMaxPayload 128 bytes, MaxReadReq 128 bytes\\n\\t\\tDevSta:\\tCorrErr- UncorrErr- FatalErr- UnsuppReq- AuxPwr- TransPend-\\n\\t\\tLnkCap:\\tPort #0, Speed unknown, Width x0, ASPM unknown, Latency L0 <64ns, L1 <1us\\n\\t\\t\\tClockPM- Surprise- LLActRep- BwNot-\\n\\t\\tLnkCtl:\\tASPM Disabled; Disabled- Retrain- CommClk-\\n\\t\\t\\tExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-\\n\\t\\tLnkSta:\\tSpeed unknown, Width x0, TrErr- Train- SlotClk- DLActive- BWMgmt- ABWMgmt-\\n\\t\\tDevCap2: Completion Timeout: Not Supported, TimeoutDis-, LTR-, OBFF Not Supported\\n\\t\\tDevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis-, LTR-, OBFF Disabled\\n\\t\\tLnkCtl2: Target Link Speed: 2.5GT/s, EnterCompliance- SpeedDis-\\n\\t\\t\\t Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS-\\n\\t\\t\\t Compliance De-emphasis: -6dB\\n\\t\\tLnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete-, EqualizationPhase1-\\n\\t\\t\\t EqualizationPhase2-, EqualizationPhase3-, LinkEqualizationRequest-\\n\\n20:05.2 0880: 8086:0e2a (rev 04)\\n\\tSubsystem: 103c:18a8\\n\\tControl: I/O- Mem- BusMaster- SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-\\n\\tStatus: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-\\n\\tCapabilities: [40] Express (v2) Root Complex Integrated Endpoint, MSI 00\\n\\t\\tDevCap:\\tMaxPayload 128 bytes, PhantFunc 0, Latency L0s <64ns, L1 <1us\\n\\t\\t\\tExtTag- RBE- FLReset-\\n\\t\\tDevCtl:\\tReport errors: Correctable- Non-Fatal+ Fatal+ Unsupported-\\n\\t\\t\\tRlxdOrd- ExtTag- PhantFunc- AuxPwr- NoSnoop-\\n\\t\\t\\tMaxPayload 128 bytes, MaxReadReq 4096 bytes\\n\\t\\tDevSta:\\tCorrErr+ UncorrErr+ FatalErr+ UnsuppReq- AuxPwr- TransPend-\\n\\t\\tLnkCap:\\tPort #0, Speed unknown, Width x0, ASPM unknown, Latency L0 <64ns, L1 <1us\\n\\t\\t\\tClockPM- Surprise- LLActRep- BwNot-\\n\\t\\tLnkCtl:\\tASPM Disabled; Disabled- Retrain- CommClk-\\n\\t\\t\\tExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-\\n\\t\\tLnkSta:\\tSpeed unknown, Width x0, TrErr- Train- SlotClk- DLActive- BWMgmt- ABWMgmt-\\n\\t\\tDevCap2: Completion Timeout: Not Supported, TimeoutDis-, LTR-, OBFF Not Supported\\n\\t\\tDevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis-, LTR-, OBFF Disabled\\n\\t\\tLnkCtl2: Target Link Speed: 2.5GT/s, EnterCompliance- SpeedDis-\\n\\t\\t\\t Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS-\\n\\t\\t\\t Compliance De-emphasis: -6dB\\n\\t\\tLnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete-, EqualizationPhase1-\\n\\t\\t\\t EqualizationPhase2-, EqualizationPhase3-, LinkEqualizationRequest-\\n\\n20:05.4 0800: 8086:0e2c (rev 04) (prog-if 20 [IO(X)-APIC])\\n\\tSubsystem: 103c:18a8\\n\\tControl: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-\\n\\tStatus: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-\\n\\tLatency: 0, Cache Line Size: 64 bytes\\n\\tRegion 0: Memory at fbf70000 (32-bit, non-prefetchable) [size=4K]\\n\\tCapabilities: [44] Express (v1) Root Complex Integrated Endpoint, MSI 00\\n\\t\\tDevCap:\\tMaxPayload 128 bytes, PhantFunc 0, Latency L0s <64ns, L1 <1us\\n\\t\\t\\tExtTag- RBE- FLReset-\\n\\t\\tDevCtl:\\tReport errors: Correctable- Non-Fatal- Fatal- Unsupported-\\n\\t\\t\\tRlxdOrd- ExtTag- PhantFunc- AuxPwr- NoSnoop-\\n\\t\\t\\tMaxPayload 128 bytes, MaxReadReq 128 bytes\\n\\t\\tDevSta:\\tCorrErr- UncorrErr- FatalErr- UnsuppReq- AuxPwr- TransPend-\\n\\t\\tLnkCap:\\tPort #0, Speed unknown, Width x0, ASPM unknown, Latency L0 <64ns, L1 <1us\\n\\t\\t\\tClockPM- Surprise- LLActRep- BwNot-\\n\\t\\tLnkCtl:\\tASPM Disabled; Disabled- Retrain- CommClk-\\n\\t\\t\\tExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-\\n\\t\\tLnkSta:\\tSpeed unknown, Width x0, TrErr- Train- SlotClk- DLActive- BWMgmt- ABWMgmt-\\n\\tCapabilities: [e0] Power Management version 3\\n\\t\\tFlags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0-,D1-,D2-,D3hot-,D3cold-)\\n\\t\\tStatus: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME-\\n\\n\\nlspci -tv:\\n\\n-+-[0000:20]-+-00.0-[2b]--\\n |           +-01.0-[24]--\\n |           +-01.1-[25]--\\n |           +-02.0-[23]--\\n |           +-02.1-[26]--\\n |           +-02.2-[22]--\\n |           +-02.3-[27]--\\n |           +-03.0-[21]--\\n |           +-03.1-[28]--\\n |           +-03.2-[29]--\\n |           +-03.3-[2a]--\\n |           +-04.0  Intel Corporation Ivytown Crystal Beach DMA Channel 0\\n |           +-04.1  Intel Corporation Ivytown Crystal Beach DMA Channel 1\\n |           +-04.2  Intel Corporation Ivytown Crystal Beach DMA Channel 2\\n |           +-04.3  Intel Corporation Ivytown Crystal Beach DMA Channel 3\\n |           +-04.4  Intel Corporation Ivytown Crystal Beach DMA Channel 4\\n |           +-04.5  Intel Corporation Ivytown Crystal Beach DMA Channel 5\\n |           +-04.6  Intel Corporation Ivytown Crystal Beach DMA Channel 6\\n |           +-04.7  Intel Corporation Ivytown Crystal Beach DMA Channel 7\\n |           +-05.0  Intel Corporation Ivytown VTd/Memory Map/Misc\\n |           +-05.2  Intel Corporation Ivytown IIO RAS\\n |           \\\\-05.4  Intel Corporation Ivytown IOAPIC\\n \\\\-[0000:00]-+-00.0  Intel Corporation Ivytown DMI2\\n             +-01.0-[07]--+-00.0  QLogic Corp. ISP2532-based 8Gb Fibre Channel to PCI Express HBA\\n             |            \\\\-00.1  QLogic Corp. ISP2532-based 8Gb Fibre Channel to PCI Express HBA\\n             +-01.1-[13]--\\n             +-02.0-[03]--+-00.0  Broadcom Corporation NetXtreme BCM5719 Gigabit Ethernet PCIe\\n             |            +-00.1  Broadcom Corporation NetXtreme BCM5719 Gigabit Ethernet PCIe\\n             |            +-00.2  Broadcom Corporation NetXtreme BCM5719 Gigabit Ethernet PCIe\\n             |            \\\\-00.3  Broadcom Corporation NetXtreme BCM5719 Gigabit Ethernet PCIe\\n             +-02.1-[14]--\\n             +-02.2-[02]----00.0  Hewlett-Packard Company Smart Array Gen8 Controllers\\n             +-02.3-[15]--\\n             +-03.0-[04]--\\n             +-03.1-[16]--\\n             +-03.2-[17]--\\n             +-03.3-[18]--\\n             +-04.0  Intel Corporation Ivytown Crystal Beach DMA Channel 0\\n             +-04.1  Intel Corporation Ivytown Crystal Beach DMA Channel 1\\n             +-04.2  Intel Corporation Ivytown Crystal Beach DMA Channel 2\\n             +-04.3  Intel Corporation Ivytown Crystal Beach DMA Channel 3\\n             +-04.4  Intel Corporation Ivytown Crystal Beach DMA Channel 4\\n             +-04.5  Intel Corporation Ivytown Crystal Beach DMA Channel 5\\n             +-04.6  Intel Corporation Ivytown Crystal Beach DMA Channel 6\\n             +-04.7  Intel Corporation Ivytown Crystal Beach DMA Channel 7\\n             +-05.0  Intel Corporation Ivytown VTd/Memory Map/Misc\\n             +-05.2  Intel Corporation Ivytown IIO RAS\\n             +-05.4  Intel Corporation Ivytown IOAPIC\\n             +-11.0-[1a]--\\n             +-1a.0  Intel Corporation C600/X79 series chipset USB2 Enhanced Host Controller #2\\n             +-1c.0-[0a]--\\n             +-1c.7-[01]--+-00.0  Hewlett-Packard Company Integrated Lights-Out Standard Slave Instrumentation & System Support\\n             |            +-00.1  Matrox Electronics Systems Ltd. MGA G200EH\\n             |            +-00.2  Hewlett-Packard Company Integrated Lights-Out Standard Management Processor Support and Messaging\\n             |            \\\\-00.4  Hewlett-Packard Company Integrated Lights-Out Standard Virtual USB Controller\\n             +-1d.0  Intel Corporation C600/X79 series chipset USB2 Enhanced Host Controller #1\\n             +-1e.0-[19]--\\n             +-1f.0  Intel Corporation C600/X79 series chipset LPC Controller\\n             \\\\-1f.2  Intel Corporation C600/X79 series chipset 4-Port SATA IDE Controller\\n\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "content4 = \"lspic:\\n\\n00:00.0 Host bridge: Intel Corporation 440BX/ZX/DX - 82443BX/ZX/DX Host bridge (rev 01)\\n00:01.0 PCI bridge: Intel Corporation 440BX/ZX/DX - 82443BX/ZX/DX AGP bridge (rev 01)\\n00:07.0 ISA bridge: Intel Corporation 82371AB/EB/MB PIIX4 ISA (rev 08)\\n00:07.1 IDE interface: Intel Corporation 82371AB/EB/MB PIIX4 IDE (rev 01)\\n00:07.3 Bridge: Intel Corporation 82371AB/EB/MB PIIX4 ACPI (rev 08)\\n00:07.7 System peripheral: VMware Virtual Machine Communication Interface (rev 10)\\n00:0f.0 VGA compatible controller: VMware SVGA II Adapter\\n00:11.0 PCI bridge: VMware PCI bridge (rev 02)\\n00:15.0 PCI bridge: VMware PCI Express Root Port (rev 01)\\n00:18.5 PCI bridge: VMware PCI Express Root Port (rev 01)\\n00:18.6 PCI bridge: VMware PCI Express Root Port (rev 01)\\n00:18.7 PCI bridge: VMware PCI Express Root Port (rev 01)\\n02:01.0 SATA controller: VMware SATA AHCI controller\\n03:00.0 Serial Attached SCSI controller: VMware PVSCSI SCSI Controller (rev 02)\\n0b:00.0 Ethernet controller: VMware VMXNET3 Ethernet Controller (rev 01)\\n\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "content5 = \"20:04.7 0880: 8086:0e27 (rev 04)\\n\\tSubsystem: 103c:18a8\\n\\tControl: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-\\n\\tStatus: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-\\n\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "20:04.7 0880: 8086:0e27 (rev 04)\n",
      "\tSubsystem: 103c:18a8\n",
      "\tControl: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-\n",
      "\tStatus: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print content5"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ERROR: An unexpected error occurred while tokenizing input\n",
      "The following traceback may be corrupted or invalid\n",
      "The error message is: ('EOF in multi-line string', (1, 0))\n",
      "\n"
     ]
    },
    {
     "ename": "AssertionError",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mAssertionError\u001b[0m                            Traceback (most recent call last)",
      "\u001b[1;32m<ipython-input-16-87494e9cece3>\u001b[0m in \u001b[0;36m<module>\u001b[1;34m()\u001b[0m\n\u001b[0;32m      3\u001b[0m \u001b[0mControl\u001b[0m\u001b[1;33m:\u001b[0m \u001b[0mI\u001b[0m\u001b[1;33m/\u001b[0m\u001b[0mO\u001b[0m\u001b[1;33m-\u001b[0m \u001b[0mMem\u001b[0m\u001b[1;33m+\u001b[0m \u001b[0mBusMaster\u001b[0m\u001b[1;33m+\u001b[0m \u001b[0mSpecCycle\u001b[0m\u001b[1;33m-\u001b[0m \u001b[0mMemWINV\u001b[0m\u001b[1;33m-\u001b[0m \u001b[0mVGASnoop\u001b[0m\u001b[1;33m-\u001b[0m \u001b[0mParErr\u001b[0m\u001b[1;33m-\u001b[0m \u001b[0mStepping\u001b[0m\u001b[1;33m-\u001b[0m \u001b[0mSERR\u001b[0m\u001b[1;33m-\u001b[0m \u001b[0mFastB2B\u001b[0m\u001b[1;33m-\u001b[0m \u001b[0mDisINTx\u001b[0m\u001b[1;33m-\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m      4\u001b[0m \u001b[0mStatus\u001b[0m\u001b[1;33m:\u001b[0m \u001b[0mCap\u001b[0m\u001b[1;33m+\u001b[0m \u001b[1;36m66\u001b[0m\u001b[0mMHz\u001b[0m\u001b[1;33m-\u001b[0m \u001b[0mUDF\u001b[0m\u001b[1;33m-\u001b[0m \u001b[0mFastB2B\u001b[0m\u001b[1;33m-\u001b[0m \u001b[0mParErr\u001b[0m\u001b[1;33m-\u001b[0m \u001b[0mDEVSEL\u001b[0m\u001b[1;33m=\u001b[0m\u001b[0mfast\u001b[0m \u001b[1;33m>\u001b[0m\u001b[0mTAbort\u001b[0m\u001b[1;33m-\u001b[0m \u001b[1;33m<\u001b[0m\u001b[0mTAbort\u001b[0m\u001b[1;33m-\u001b[0m \u001b[1;33m<\u001b[0m\u001b[0mMAbort\u001b[0m\u001b[1;33m-\u001b[0m \u001b[1;33m>\u001b[0m\u001b[0mSERR\u001b[0m\u001b[1;33m-\u001b[0m \u001b[1;33m<\u001b[0m\u001b[0mPERR\u001b[0m\u001b[1;33m-\u001b[0m \u001b[0mINTx\u001b[0m\u001b[1;33m-\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m----> 5\u001b[1;33m \"\"\"\n\u001b[0m",
      "\u001b[1;31mAssertionError\u001b[0m: "
     ]
    }
   ],
   "source": [
    "assert content5 == \"\"\"20:04.7 0880: 8086:0e27 (rev 04)\n",
    "Subsystem: 103c:18a8\n",
    "Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-\n",
    "Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "BDF_REGEX = re.compile(r'^([0-9a-fA-F]{2}:[0-9a-fA-F]{2}.[0-7]) (.*)$')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "20:04.7 0880: 8086:0e27 (rev 04)\n",
      "\tSubsystem: 103c:18a8\n",
      "\tControl: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-\n",
      "\tStatus: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-\n",
      "\tLatency: 0, Cache Line Size: 64 bytes\n",
      "\tInterrupt: pin D routed to IRQ 10\n",
      "\tRegion 0: Memory at fbf80000 (64-bit, non-prefetchable) [size=16K]\n",
      "\tCapabilities: [80] MSI-X: Enable- Count=1 Masked-\n",
      "\t\tVector table: BAR=0 offset=00002000\n",
      "\t\tPBA: BAR=0 offset=00003000\n",
      "\tCapabilities: [90] Express (v2) Root Complex Integrated Endpoint, MSI 00\n",
      "\t\tDevCap:\tMaxPayload 128 bytes, PhantFunc 0, Latency L0s <64ns, L1 <1us\n",
      "\t\t\tExtTag- RBE+ FLReset-\n",
      "\t\tDevCtl:\tReport errors: Correctable- Non-Fatal- Fatal- Unsupported-\n",
      "\t\t\tRlxdOrd- ExtTag- PhantFunc- AuxPwr- NoSnoop+\n",
      "\t\t\tMaxPayload 128 bytes, MaxReadReq 128 bytes\n",
      "\t\tDevSta:\tCorrErr- UncorrErr- FatalErr- UnsuppReq- AuxPwr- TransPend-\n",
      "\t\tLnkCap:\tPort #0, Speed unknown, Width x0, ASPM unknown, Latency L0 <64ns, L1 <1us\n",
      "\t\t\tClockPM- Surprise- LLActRep- BwNot-\n",
      "\t\tLnkCtl:\tASPM Disabled; Disabled- Retrain- CommClk-\n",
      "\t\t\tExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-\n",
      "\t\tLnkSta:\tSpeed unknown, Width x0, TrErr- Train- SlotClk- DLActive- BWMgmt- ABWMgmt-\n",
      "\t\tDevCap2: Completion Timeout: Not Supported, TimeoutDis+, LTR-, OBFF Not Supported\n",
      "\t\tDevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis-, LTR-, OBFF Disabled\n",
      "\t\tLnkCtl2: Target Link Speed: 2.5GT/s, EnterCompliance- SpeedDis-\n",
      "\t\t\t Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS-\n",
      "\t\t\t Compliance De-emphasis: -6dB\n",
      "\t\tLnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete-, EqualizationPhase1-\n",
      "\t\t\t EqualizationPhase2-, EqualizationPhase3-, LinkEqualizationRequest-\n",
      "\tCapabilities: [e0] Power Management version 3\n",
      "\t\tFlags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0-,D1-,D2-,D3hot-,D3cold-)\n",
      "\t\tStatus: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME-\n",
      "\n",
      "20:05.0 0880: 8086:0e28 (rev 04)\n",
      "\tSubsystem: 103c:18a8\n",
      "\tControl: I/O- Mem- BusMaster- SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-\n",
      "\tStatus: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-\n",
      "\tCapabilities: [40] Express (v2) Root Complex Integrated Endpoint, MSI 00\n",
      "\t\tDevCap:\tMaxPayload 128 bytes, PhantFunc 0, Latency L0s <64ns, L1 <1us\n",
      "\t\t\tExtTag- RBE- FLReset-\n",
      "\t\tDevCtl:\tReport errors: Correctable- Non-Fatal- Fatal- Unsupported-\n",
      "\t\t\tRlxdOrd- ExtTag- PhantFunc- AuxPwr- NoSnoop-\n",
      "\t\t\tMaxPayload 128 bytes, MaxReadReq 128 bytes\n",
      "\t\tDevSta:\tCorrErr- UncorrErr- FatalErr- UnsuppReq- AuxPwr- TransPend-\n",
      "\t\tLnkCap:\tPort #0, Speed unknown, Width x0, ASPM unknown, Latency L0 <64ns, L1 <1us\n",
      "\t\t\tClockPM- Surprise- LLActRep- BwNot-\n",
      "\t\tLnkCtl:\tASPM Disabled; Disabled- Retrain- CommClk-\n",
      "\t\t\tExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-\n",
      "\t\tLnkSta:\tSpeed unknown, Width x0, TrErr- Train- SlotClk- DLActive- BWMgmt- ABWMgmt-\n",
      "\t\tDevCap2: Completion Timeout: Not Supported, TimeoutDis-, LTR-, OBFF Not Supported\n",
      "\t\tDevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis-, LTR-, OBFF Disabled\n",
      "\t\tLnkCtl2: Target Link Speed: 2.5GT/s, EnterCompliance- SpeedDis-\n",
      "\t\t\t Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS-\n",
      "\t\t\t Compliance De-emphasis: -6dB\n",
      "\t\tLnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete-, EqualizationPhase1-\n",
      "\t\t\t EqualizationPhase2-, EqualizationPhase3-, LinkEqualizationRequest-\n",
      "\n",
      "20:05.2 0880: 8086:0e2a (rev 04)\n",
      "\tSubsystem: 103c:18a8\n",
      "\tControl: I/O- Mem- BusMaster- SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-\n",
      "\tStatus: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-\n",
      "\tCapabilities: [40] Express (v2) Root Complex Integrated Endpoint, MSI 00\n",
      "\t\tDevCap:\tMaxPayload 128 bytes, PhantFunc 0, Latency L0s <64ns, L1 <1us\n",
      "\t\t\tExtTag- RBE- FLReset-\n",
      "\t\tDevCtl:\tReport errors: Correctable- Non-Fatal+ Fatal+ Unsupported-\n",
      "\t\t\tRlxdOrd- ExtTag- PhantFunc- AuxPwr- NoSnoop-\n",
      "\t\t\tMaxPayload 128 bytes, MaxReadReq 4096 bytes\n",
      "\t\tDevSta:\tCorrErr+ UncorrErr+ FatalErr+ UnsuppReq- AuxPwr- TransPend-\n",
      "\t\tLnkCap:\tPort #0, Speed unknown, Width x0, ASPM unknown, Latency L0 <64ns, L1 <1us\n",
      "\t\t\tClockPM- Surprise- LLActRep- BwNot-\n",
      "\t\tLnkCtl:\tASPM Disabled; Disabled- Retrain- CommClk-\n",
      "\t\t\tExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-\n",
      "\t\tLnkSta:\tSpeed unknown, Width x0, TrErr- Train- SlotClk- DLActive- BWMgmt- ABWMgmt-\n",
      "\t\tDevCap2: Completion Timeout: Not Supported, TimeoutDis-, LTR-, OBFF Not Supported\n",
      "\t\tDevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis-, LTR-, OBFF Disabled\n",
      "\t\tLnkCtl2: Target Link Speed: 2.5GT/s, EnterCompliance- SpeedDis-\n",
      "\t\t\t Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS-\n",
      "\t\t\t Compliance De-emphasis: -6dB\n",
      "\t\tLnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete-, EqualizationPhase1-\n",
      "\t\t\t EqualizationPhase2-, EqualizationPhase3-, LinkEqualizationRequest-\n",
      "\n",
      "20:05.4 0800: 8086:0e2c (rev 04) (prog-if 20 [IO(X)-APIC])\n",
      "\tSubsystem: 103c:18a8\n",
      "\tControl: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-\n",
      "\tStatus: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-\n",
      "\tLatency: 0, Cache Line Size: 64 bytes\n",
      "\tRegion 0: Memory at fbf70000 (32-bit, non-prefetchable) [size=4K]\n",
      "\tCapabilities: [44] Express (v1) Root Complex Integrated Endpoint, MSI 00\n",
      "\t\tDevCap:\tMaxPayload 128 bytes, PhantFunc 0, Latency L0s <64ns, L1 <1us\n",
      "\t\t\tExtTag- RBE- FLReset-\n",
      "\t\tDevCtl:\tReport errors: Correctable- Non-Fatal- Fatal- Unsupported-\n",
      "\t\t\tRlxdOrd- ExtTag- PhantFunc- AuxPwr- NoSnoop-\n",
      "\t\t\tMaxPayload 128 bytes, MaxReadReq 128 bytes\n",
      "\t\tDevSta:\tCorrErr- UncorrErr- FatalErr- UnsuppReq- AuxPwr- TransPend-\n",
      "\t\tLnkCap:\tPort #0, Speed unknown, Width x0, ASPM unknown, Latency L0 <64ns, L1 <1us\n",
      "\t\t\tClockPM- Surprise- LLActRep- BwNot-\n",
      "\t\tLnkCtl:\tASPM Disabled; Disabled- Retrain- CommClk-\n",
      "\t\t\tExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-\n",
      "\t\tLnkSta:\tSpeed unknown, Width x0, TrErr- Train- SlotClk- DLActive- BWMgmt- ABWMgmt-\n",
      "\tCapabilities: [e0] Power Management version 3\n",
      "\t\tFlags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0-,D1-,D2-,D3hot-,D3cold-)\n",
      "\t\tStatus: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME-\n",
      "\n",
      "\n",
      "lspci -tv:\n",
      "\n",
      "-+-[0000:20]-+-00.0-[2b]--\n",
      " |           +-01.0-[24]--\n",
      " |           +-01.1-[25]--\n",
      " |           +-02.0-[23]--\n",
      " |           +-02.1-[26]--\n",
      " |           +-02.2-[22]--\n",
      " |           +-02.3-[27]--\n",
      " |           +-03.0-[21]--\n",
      " |           +-03.1-[28]--\n",
      " |           +-03.2-[29]--\n",
      " |           +-03.3-[2a]--\n",
      " |           +-04.0  Intel Corporation Ivytown Crystal Beach DMA Channel 0\n",
      " |           +-04.1  Intel Corporation Ivytown Crystal Beach DMA Channel 1\n",
      " |           +-04.2  Intel Corporation Ivytown Crystal Beach DMA Channel 2\n",
      " |           +-04.3  Intel Corporation Ivytown Crystal Beach DMA Channel 3\n",
      " |           +-04.4  Intel Corporation Ivytown Crystal Beach DMA Channel 4\n",
      " |           +-04.5  Intel Corporation Ivytown Crystal Beach DMA Channel 5\n",
      " |           +-04.6  Intel Corporation Ivytown Crystal Beach DMA Channel 6\n",
      " |           +-04.7  Intel Corporation Ivytown Crystal Beach DMA Channel 7\n",
      " |           +-05.0  Intel Corporation Ivytown VTd/Memory Map/Misc\n",
      " |           +-05.2  Intel Corporation Ivytown IIO RAS\n",
      " |           \\-05.4  Intel Corporation Ivytown IOAPIC\n",
      " \\-[0000:00]-+-00.0  Intel Corporation Ivytown DMI2\n",
      "             +-01.0-[07]--+-00.0  QLogic Corp. ISP2532-based 8Gb Fibre Channel to PCI Express HBA\n",
      "             |            \\-00.1  QLogic Corp. ISP2532-based 8Gb Fibre Channel to PCI Express HBA\n",
      "             +-01.1-[13]--\n",
      "             +-02.0-[03]--+-00.0  Broadcom Corporation NetXtreme BCM5719 Gigabit Ethernet PCIe\n",
      "             |            +-00.1  Broadcom Corporation NetXtreme BCM5719 Gigabit Ethernet PCIe\n",
      "             |            +-00.2  Broadcom Corporation NetXtreme BCM5719 Gigabit Ethernet PCIe\n",
      "             |            \\-00.3  Broadcom Corporation NetXtreme BCM5719 Gigabit Ethernet PCIe\n",
      "             +-02.1-[14]--\n",
      "             +-02.2-[02]----00.0  Hewlett-Packard Company Smart Array Gen8 Controllers\n",
      "             +-02.3-[15]--\n",
      "             +-03.0-[04]--\n",
      "             +-03.1-[16]--\n",
      "             +-03.2-[17]--\n",
      "             +-03.3-[18]--\n",
      "             +-04.0  Intel Corporation Ivytown Crystal Beach DMA Channel 0\n",
      "             +-04.1  Intel Corporation Ivytown Crystal Beach DMA Channel 1\n",
      "             +-04.2  Intel Corporation Ivytown Crystal Beach DMA Channel 2\n",
      "             +-04.3  Intel Corporation Ivytown Crystal Beach DMA Channel 3\n",
      "             +-04.4  Intel Corporation Ivytown Crystal Beach DMA Channel 4\n",
      "             +-04.5  Intel Corporation Ivytown Crystal Beach DMA Channel 5\n",
      "             +-04.6  Intel Corporation Ivytown Crystal Beach DMA Channel 6\n",
      "             +-04.7  Intel Corporation Ivytown Crystal Beach DMA Channel 7\n",
      "             +-05.0  Intel Corporation Ivytown VTd/Memory Map/Misc\n",
      "             +-05.2  Intel Corporation Ivytown IIO RAS\n",
      "             +-05.4  Intel Corporation Ivytown IOAPIC\n",
      "             +-11.0-[1a]--\n",
      "             +-1a.0  Intel Corporation C600/X79 series chipset USB2 Enhanced Host Controller #2\n",
      "             +-1c.0-[0a]--\n",
      "             +-1c.7-[01]--+-00.0  Hewlett-Packard Company Integrated Lights-Out Standard Slave Instrumentation & System Support\n",
      "             |            +-00.1  Matrox Electronics Systems Ltd. MGA G200EH\n",
      "             |            +-00.2  Hewlett-Packard Company Integrated Lights-Out Standard Management Processor Support and Messaging\n",
      "             |            \\-00.4  Hewlett-Packard Company Integrated Lights-Out Standard Virtual USB Controller\n",
      "             +-1d.0  Intel Corporation C600/X79 series chipset USB2 Enhanced Host Controller #1\n",
      "             +-1e.0-[19]--\n",
      "             +-1f.0  Intel Corporation C600/X79 series chipset LPC Controller\n",
      "             \\-1f.2  Intel Corporation C600/X79 series chipset 4-Port SATA IDE Controller\n",
      "\n",
      "===================================================================================\n",
      "20:05.4\n",
      "0800: 8086:0e2c (rev 04) (prog-if 20 [IO(X)-APIC])\n",
      "Subsystem: 103c:18a8\n",
      "Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-\n",
      "Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-\n",
      "Latency: 0, Cache Line Size: 64 bytes\n",
      "Region 0: Memory at fbf70000 (32-bit, non-prefetchable) [size=4K]\n",
      "Capabilities: [44] Express (v1) Root Complex Integrated Endpoint, MSI 00\n",
      "DevCap:\tMaxPayload 128 bytes, PhantFunc 0, Latency L0s <64ns, L1 <1us\n",
      "ExtTag- RBE- FLReset-\n",
      "DevCtl:\tReport errors: Correctable- Non-Fatal- Fatal- Unsupported-\n",
      "RlxdOrd- ExtTag- PhantFunc- AuxPwr- NoSnoop-\n",
      "MaxPayload 128 bytes, MaxReadReq 128 bytes\n",
      "DevSta:\tCorrErr- UncorrErr- FatalErr- UnsuppReq- AuxPwr- TransPend-\n",
      "LnkCap:\tPort #0, Speed unknown, Width x0, ASPM unknown, Latency L0 <64ns, L1 <1us\n",
      "ClockPM- Surprise- LLActRep- BwNot-\n",
      "LnkCtl:\tASPM Disabled; Disabled- Retrain- CommClk-\n",
      "ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-\n",
      "LnkSta:\tSpeed unknown, Width x0, TrErr- Train- SlotClk- DLActive- BWMgmt- ABWMgmt-\n",
      "Capabilities: [e0] Power Management version 3\n",
      "Flags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0-,D1-,D2-,D3hot-,D3cold-)\n",
      "Status: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME-\n",
      "\n",
      "\n",
      "lspci -tv:\n",
      "\n",
      "-+-[0000:20]-+-00.0-[2b]--\n",
      "|           +-01.0-[24]--\n",
      "|           +-01.1-[25]--\n",
      "|           +-02.0-[23]--\n",
      "|           +-02.1-[26]--\n",
      "|           +-02.2-[22]--\n",
      "|           +-02.3-[27]--\n",
      "|           +-03.0-[21]--\n",
      "|           +-03.1-[28]--\n",
      "|           +-03.2-[29]--\n",
      "|           +-03.3-[2a]--\n",
      "|           +-04.0  Intel Corporation Ivytown Crystal Beach DMA Channel 0\n",
      "|           +-04.1  Intel Corporation Ivytown Crystal Beach DMA Channel 1\n",
      "|           +-04.2  Intel Corporation Ivytown Crystal Beach DMA Channel 2\n",
      "|           +-04.3  Intel Corporation Ivytown Crystal Beach DMA Channel 3\n",
      "|           +-04.4  Intel Corporation Ivytown Crystal Beach DMA Channel 4\n",
      "|           +-04.5  Intel Corporation Ivytown Crystal Beach DMA Channel 5\n",
      "|           +-04.6  Intel Corporation Ivytown Crystal Beach DMA Channel 6\n",
      "|           +-04.7  Intel Corporation Ivytown Crystal Beach DMA Channel 7\n",
      "|           +-05.0  Intel Corporation Ivytown VTd/Memory Map/Misc\n",
      "|           +-05.2  Intel Corporation Ivytown IIO RAS\n",
      "|           \\-05.4  Intel Corporation Ivytown IOAPIC\n",
      "\\-[0000:00]-+-00.0  Intel Corporation Ivytown DMI2\n",
      "+-01.0-[07]--+-00.0  QLogic Corp. ISP2532-based 8Gb Fibre Channel to PCI Express HBA\n",
      "|            \\-00.1  QLogic Corp. ISP2532-based 8Gb Fibre Channel to PCI Express HBA\n",
      "+-01.1-[13]--\n",
      "+-02.0-[03]--+-00.0  Broadcom Corporation NetXtreme BCM5719 Gigabit Ethernet PCIe\n",
      "|            +-00.1  Broadcom Corporation NetXtreme BCM5719 Gigabit Ethernet PCIe\n",
      "|            +-00.2  Broadcom Corporation NetXtreme BCM5719 Gigabit Ethernet PCIe\n",
      "|            \\-00.3  Broadcom Corporation NetXtreme BCM5719 Gigabit Ethernet PCIe\n",
      "+-02.1-[14]--\n",
      "+-02.2-[02]----00.0  Hewlett-Packard Company Smart Array Gen8 Controllers\n",
      "+-02.3-[15]--\n",
      "+-03.0-[04]--\n",
      "+-03.1-[16]--\n",
      "+-03.2-[17]--\n",
      "+-03.3-[18]--\n",
      "+-04.0  Intel Corporation Ivytown Crystal Beach DMA Channel 0\n",
      "+-04.1  Intel Corporation Ivytown Crystal Beach DMA Channel 1\n",
      "+-04.2  Intel Corporation Ivytown Crystal Beach DMA Channel 2\n",
      "+-04.3  Intel Corporation Ivytown Crystal Beach DMA Channel 3\n",
      "+-04.4  Intel Corporation Ivytown Crystal Beach DMA Channel 4\n",
      "+-04.5  Intel Corporation Ivytown Crystal Beach DMA Channel 5\n",
      "+-04.6  Intel Corporation Ivytown Crystal Beach DMA Channel 6\n",
      "+-04.7  Intel Corporation Ivytown Crystal Beach DMA Channel 7\n",
      "+-05.0  Intel Corporation Ivytown VTd/Memory Map/Misc\n",
      "+-05.2  Intel Corporation Ivytown IIO RAS\n",
      "+-05.4  Intel Corporation Ivytown IOAPIC\n",
      "+-11.0-[1a]--\n",
      "+-1a.0  Intel Corporation C600/X79 series chipset USB2 Enhanced Host Controller #2\n",
      "+-1c.0-[0a]--\n",
      "+-1c.7-[01]--+-00.0  Hewlett-Packard Company Integrated Lights-Out Standard Slave Instrumentation & System Support\n",
      "|            +-00.1  Matrox Electronics Systems Ltd. MGA G200EH\n",
      "|            +-00.2  Hewlett-Packard Company Integrated Lights-Out Standard Management Processor Support and Messaging\n",
      "|            \\-00.4  Hewlett-Packard Company Integrated Lights-Out Standard Virtual USB Controller\n",
      "+-1d.0  Intel Corporation C600/X79 series chipset USB2 Enhanced Host Controller #1\n",
      "+-1e.0-[19]--\n",
      "+-1f.0  Intel Corporation C600/X79 series chipset LPC Controller\n",
      "\\-1f.2  Intel Corporation C600/X79 series chipset 4-Port SATA IDE Controller\n",
      "\n",
      "********************************************************************************\n",
      "20:05.0\n",
      "0880: 8086:0e28 (rev 04)\n",
      "Subsystem: 103c:18a8\n",
      "Control: I/O- Mem- BusMaster- SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-\n",
      "Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-\n",
      "Capabilities: [40] Express (v2) Root Complex Integrated Endpoint, MSI 00\n",
      "DevCap:\tMaxPayload 128 bytes, PhantFunc 0, Latency L0s <64ns, L1 <1us\n",
      "ExtTag- RBE- FLReset-\n",
      "DevCtl:\tReport errors: Correctable- Non-Fatal- Fatal- Unsupported-\n",
      "RlxdOrd- ExtTag- PhantFunc- AuxPwr- NoSnoop-\n",
      "MaxPayload 128 bytes, MaxReadReq 128 bytes\n",
      "DevSta:\tCorrErr- UncorrErr- FatalErr- UnsuppReq- AuxPwr- TransPend-\n",
      "LnkCap:\tPort #0, Speed unknown, Width x0, ASPM unknown, Latency L0 <64ns, L1 <1us\n",
      "ClockPM- Surprise- LLActRep- BwNot-\n",
      "LnkCtl:\tASPM Disabled; Disabled- Retrain- CommClk-\n",
      "ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-\n",
      "LnkSta:\tSpeed unknown, Width x0, TrErr- Train- SlotClk- DLActive- BWMgmt- ABWMgmt-\n",
      "DevCap2: Completion Timeout: Not Supported, TimeoutDis-, LTR-, OBFF Not Supported\n",
      "DevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis-, LTR-, OBFF Disabled\n",
      "LnkCtl2: Target Link Speed: 2.5GT/s, EnterCompliance- SpeedDis-\n",
      "Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS-\n",
      "Compliance De-emphasis: -6dB\n",
      "LnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete-, EqualizationPhase1-\n",
      "EqualizationPhase2-, EqualizationPhase3-, LinkEqualizationRequest-\n",
      "\n",
      "********************************************************************************\n",
      "20:05.2\n",
      "0880: 8086:0e2a (rev 04)\n",
      "Subsystem: 103c:18a8\n",
      "Control: I/O- Mem- BusMaster- SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-\n",
      "Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-\n",
      "Capabilities: [40] Express (v2) Root Complex Integrated Endpoint, MSI 00\n",
      "DevCap:\tMaxPayload 128 bytes, PhantFunc 0, Latency L0s <64ns, L1 <1us\n",
      "ExtTag- RBE- FLReset-\n",
      "DevCtl:\tReport errors: Correctable- Non-Fatal+ Fatal+ Unsupported-\n",
      "RlxdOrd- ExtTag- PhantFunc- AuxPwr- NoSnoop-\n",
      "MaxPayload 128 bytes, MaxReadReq 4096 bytes\n",
      "DevSta:\tCorrErr+ UncorrErr+ FatalErr+ UnsuppReq- AuxPwr- TransPend-\n",
      "LnkCap:\tPort #0, Speed unknown, Width x0, ASPM unknown, Latency L0 <64ns, L1 <1us\n",
      "ClockPM- Surprise- LLActRep- BwNot-\n",
      "LnkCtl:\tASPM Disabled; Disabled- Retrain- CommClk-\n",
      "ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-\n",
      "LnkSta:\tSpeed unknown, Width x0, TrErr- Train- SlotClk- DLActive- BWMgmt- ABWMgmt-\n",
      "DevCap2: Completion Timeout: Not Supported, TimeoutDis-, LTR-, OBFF Not Supported\n",
      "DevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis-, LTR-, OBFF Disabled\n",
      "LnkCtl2: Target Link Speed: 2.5GT/s, EnterCompliance- SpeedDis-\n",
      "Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS-\n",
      "Compliance De-emphasis: -6dB\n",
      "LnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete-, EqualizationPhase1-\n",
      "EqualizationPhase2-, EqualizationPhase3-, LinkEqualizationRequest-\n",
      "\n",
      "********************************************************************************\n",
      "20:04.7\n",
      "0880: 8086:0e27 (rev 04)\n",
      "Subsystem: 103c:18a8\n",
      "Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-\n",
      "Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx-\n",
      "Latency: 0, Cache Line Size: 64 bytes\n",
      "Interrupt: pin D routed to IRQ 10\n",
      "Region 0: Memory at fbf80000 (64-bit, non-prefetchable) [size=16K]\n",
      "Capabilities: [80] MSI-X: Enable- Count=1 Masked-\n",
      "Vector table: BAR=0 offset=00002000\n",
      "PBA: BAR=0 offset=00003000\n",
      "Capabilities: [90] Express (v2) Root Complex Integrated Endpoint, MSI 00\n",
      "DevCap:\tMaxPayload 128 bytes, PhantFunc 0, Latency L0s <64ns, L1 <1us\n",
      "ExtTag- RBE+ FLReset-\n",
      "DevCtl:\tReport errors: Correctable- Non-Fatal- Fatal- Unsupported-\n",
      "RlxdOrd- ExtTag- PhantFunc- AuxPwr- NoSnoop+\n",
      "MaxPayload 128 bytes, MaxReadReq 128 bytes\n",
      "DevSta:\tCorrErr- UncorrErr- FatalErr- UnsuppReq- AuxPwr- TransPend-\n",
      "LnkCap:\tPort #0, Speed unknown, Width x0, ASPM unknown, Latency L0 <64ns, L1 <1us\n",
      "ClockPM- Surprise- LLActRep- BwNot-\n",
      "LnkCtl:\tASPM Disabled; Disabled- Retrain- CommClk-\n",
      "ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt-\n",
      "LnkSta:\tSpeed unknown, Width x0, TrErr- Train- SlotClk- DLActive- BWMgmt- ABWMgmt-\n",
      "DevCap2: Completion Timeout: Not Supported, TimeoutDis+, LTR-, OBFF Not Supported\n",
      "DevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis-, LTR-, OBFF Disabled\n",
      "LnkCtl2: Target Link Speed: 2.5GT/s, EnterCompliance- SpeedDis-\n",
      "Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS-\n",
      "Compliance De-emphasis: -6dB\n",
      "LnkSta2: Current De-emphasis Level: -6dB, EqualizationComplete-, EqualizationPhase1-\n",
      "EqualizationPhase2-, EqualizationPhase3-, LinkEqualizationRequest-\n",
      "Capabilities: [e0] Power Management version 3\n",
      "Flags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0-,D1-,D2-,D3hot-,D3cold-)\n",
      "Status: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME-\n",
      "\n",
      "********************************************************************************\n"
     ]
    }
   ],
   "source": [
    "result = {}                                                                  \n",
    "key = \"null\"                                                                 \n",
    "detail = \"\"       \n",
    "con1 = content1.split(\"\\n\")\n",
    "con2 = content2.split(\"\\n\")\n",
    "con3 = content3.split(\"\\n\")\n",
    "con4 = content4.split(\"\\n\")\n",
    "for line in con3:                                                 \n",
    "    print line\n",
    "    match = BDF_REGEX.match(line)                                            \n",
    "    if match:                                                                \n",
    "        if key != \"null\":                                                    \n",
    "            result[key] = detail                                             \n",
    "        key = match.group(1)                                                 \n",
    "        detail = match.group(2).strip()                                           \n",
    "    else:                                                                    \n",
    "        detail += \"\\n\"\n",
    "        detail += line.strip()\n",
    "if key != \"null\":\n",
    "    result[key] = detail\n",
    "      \n",
    "print \"===================================================================================\"\n",
    "for key in result:\n",
    "    print key\n",
    "    print result[key]\n",
    "    print \"********************************************************************************\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 2",
   "language": "python",
   "name": "python2"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 2
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython2",
   "version": "2.7.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 0
}
