
FreeRTOS_project_stm32f105.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c80  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08005e70  08005e70  00015e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fc0  08005fc0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005fc0  08005fc0  00015fc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005fc8  08005fc8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fc8  08005fc8  00015fc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005fcc  08005fcc  00015fcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005fd0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015e0  20000074  08006044  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001654  08006044  00021654  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000131c4  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003004  00000000  00000000  00033261  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001418  00000000  00000000  00036268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012d0  00000000  00000000  00037680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020e67  00000000  00000000  00038950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001587d  00000000  00000000  000597b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c1843  00000000  00000000  0006f034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00130877  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005870  00000000  00000000  001308c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000074 	.word	0x20000074
 800020c:	00000000 	.word	0x00000000
 8000210:	08005e58 	.word	0x08005e58

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000078 	.word	0x20000078
 800022c:	08005e58 	.word	0x08005e58

08000230 <__aeabi_frsub>:
 8000230:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__addsf3>
 8000236:	bf00      	nop

08000238 <__aeabi_fsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800023c <__addsf3>:
 800023c:	0042      	lsls	r2, r0, #1
 800023e:	bf1f      	itttt	ne
 8000240:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000244:	ea92 0f03 	teqne	r2, r3
 8000248:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800024c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000250:	d06a      	beq.n	8000328 <__addsf3+0xec>
 8000252:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000256:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800025a:	bfc1      	itttt	gt
 800025c:	18d2      	addgt	r2, r2, r3
 800025e:	4041      	eorgt	r1, r0
 8000260:	4048      	eorgt	r0, r1
 8000262:	4041      	eorgt	r1, r0
 8000264:	bfb8      	it	lt
 8000266:	425b      	neglt	r3, r3
 8000268:	2b19      	cmp	r3, #25
 800026a:	bf88      	it	hi
 800026c:	4770      	bxhi	lr
 800026e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000272:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000276:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800027a:	bf18      	it	ne
 800027c:	4240      	negne	r0, r0
 800027e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000282:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000286:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800028a:	bf18      	it	ne
 800028c:	4249      	negne	r1, r1
 800028e:	ea92 0f03 	teq	r2, r3
 8000292:	d03f      	beq.n	8000314 <__addsf3+0xd8>
 8000294:	f1a2 0201 	sub.w	r2, r2, #1
 8000298:	fa41 fc03 	asr.w	ip, r1, r3
 800029c:	eb10 000c 	adds.w	r0, r0, ip
 80002a0:	f1c3 0320 	rsb	r3, r3, #32
 80002a4:	fa01 f103 	lsl.w	r1, r1, r3
 80002a8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002ac:	d502      	bpl.n	80002b4 <__addsf3+0x78>
 80002ae:	4249      	negs	r1, r1
 80002b0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002b4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80002b8:	d313      	bcc.n	80002e2 <__addsf3+0xa6>
 80002ba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002be:	d306      	bcc.n	80002ce <__addsf3+0x92>
 80002c0:	0840      	lsrs	r0, r0, #1
 80002c2:	ea4f 0131 	mov.w	r1, r1, rrx
 80002c6:	f102 0201 	add.w	r2, r2, #1
 80002ca:	2afe      	cmp	r2, #254	; 0xfe
 80002cc:	d251      	bcs.n	8000372 <__addsf3+0x136>
 80002ce:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80002d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002d6:	bf08      	it	eq
 80002d8:	f020 0001 	biceq.w	r0, r0, #1
 80002dc:	ea40 0003 	orr.w	r0, r0, r3
 80002e0:	4770      	bx	lr
 80002e2:	0049      	lsls	r1, r1, #1
 80002e4:	eb40 0000 	adc.w	r0, r0, r0
 80002e8:	3a01      	subs	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80002f0:	d2ed      	bcs.n	80002ce <__addsf3+0x92>
 80002f2:	fab0 fc80 	clz	ip, r0
 80002f6:	f1ac 0c08 	sub.w	ip, ip, #8
 80002fa:	ebb2 020c 	subs.w	r2, r2, ip
 80002fe:	fa00 f00c 	lsl.w	r0, r0, ip
 8000302:	bfaa      	itet	ge
 8000304:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000308:	4252      	neglt	r2, r2
 800030a:	4318      	orrge	r0, r3
 800030c:	bfbc      	itt	lt
 800030e:	40d0      	lsrlt	r0, r2
 8000310:	4318      	orrlt	r0, r3
 8000312:	4770      	bx	lr
 8000314:	f092 0f00 	teq	r2, #0
 8000318:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800031c:	bf06      	itte	eq
 800031e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000322:	3201      	addeq	r2, #1
 8000324:	3b01      	subne	r3, #1
 8000326:	e7b5      	b.n	8000294 <__addsf3+0x58>
 8000328:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800032c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000330:	bf18      	it	ne
 8000332:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000336:	d021      	beq.n	800037c <__addsf3+0x140>
 8000338:	ea92 0f03 	teq	r2, r3
 800033c:	d004      	beq.n	8000348 <__addsf3+0x10c>
 800033e:	f092 0f00 	teq	r2, #0
 8000342:	bf08      	it	eq
 8000344:	4608      	moveq	r0, r1
 8000346:	4770      	bx	lr
 8000348:	ea90 0f01 	teq	r0, r1
 800034c:	bf1c      	itt	ne
 800034e:	2000      	movne	r0, #0
 8000350:	4770      	bxne	lr
 8000352:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000356:	d104      	bne.n	8000362 <__addsf3+0x126>
 8000358:	0040      	lsls	r0, r0, #1
 800035a:	bf28      	it	cs
 800035c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000360:	4770      	bx	lr
 8000362:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000366:	bf3c      	itt	cc
 8000368:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800036c:	4770      	bxcc	lr
 800036e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000372:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000376:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800037a:	4770      	bx	lr
 800037c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000380:	bf16      	itet	ne
 8000382:	4608      	movne	r0, r1
 8000384:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000388:	4601      	movne	r1, r0
 800038a:	0242      	lsls	r2, r0, #9
 800038c:	bf06      	itte	eq
 800038e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000392:	ea90 0f01 	teqeq	r0, r1
 8000396:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800039a:	4770      	bx	lr

0800039c <__aeabi_ui2f>:
 800039c:	f04f 0300 	mov.w	r3, #0
 80003a0:	e004      	b.n	80003ac <__aeabi_i2f+0x8>
 80003a2:	bf00      	nop

080003a4 <__aeabi_i2f>:
 80003a4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80003a8:	bf48      	it	mi
 80003aa:	4240      	negmi	r0, r0
 80003ac:	ea5f 0c00 	movs.w	ip, r0
 80003b0:	bf08      	it	eq
 80003b2:	4770      	bxeq	lr
 80003b4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80003b8:	4601      	mov	r1, r0
 80003ba:	f04f 0000 	mov.w	r0, #0
 80003be:	e01c      	b.n	80003fa <__aeabi_l2f+0x2a>

080003c0 <__aeabi_ul2f>:
 80003c0:	ea50 0201 	orrs.w	r2, r0, r1
 80003c4:	bf08      	it	eq
 80003c6:	4770      	bxeq	lr
 80003c8:	f04f 0300 	mov.w	r3, #0
 80003cc:	e00a      	b.n	80003e4 <__aeabi_l2f+0x14>
 80003ce:	bf00      	nop

080003d0 <__aeabi_l2f>:
 80003d0:	ea50 0201 	orrs.w	r2, r0, r1
 80003d4:	bf08      	it	eq
 80003d6:	4770      	bxeq	lr
 80003d8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80003dc:	d502      	bpl.n	80003e4 <__aeabi_l2f+0x14>
 80003de:	4240      	negs	r0, r0
 80003e0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003e4:	ea5f 0c01 	movs.w	ip, r1
 80003e8:	bf02      	ittt	eq
 80003ea:	4684      	moveq	ip, r0
 80003ec:	4601      	moveq	r1, r0
 80003ee:	2000      	moveq	r0, #0
 80003f0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80003f4:	bf08      	it	eq
 80003f6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80003fa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80003fe:	fabc f28c 	clz	r2, ip
 8000402:	3a08      	subs	r2, #8
 8000404:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000408:	db10      	blt.n	800042c <__aeabi_l2f+0x5c>
 800040a:	fa01 fc02 	lsl.w	ip, r1, r2
 800040e:	4463      	add	r3, ip
 8000410:	fa00 fc02 	lsl.w	ip, r0, r2
 8000414:	f1c2 0220 	rsb	r2, r2, #32
 8000418:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800041c:	fa20 f202 	lsr.w	r2, r0, r2
 8000420:	eb43 0002 	adc.w	r0, r3, r2
 8000424:	bf08      	it	eq
 8000426:	f020 0001 	biceq.w	r0, r0, #1
 800042a:	4770      	bx	lr
 800042c:	f102 0220 	add.w	r2, r2, #32
 8000430:	fa01 fc02 	lsl.w	ip, r1, r2
 8000434:	f1c2 0220 	rsb	r2, r2, #32
 8000438:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800043c:	fa21 f202 	lsr.w	r2, r1, r2
 8000440:	eb43 0002 	adc.w	r0, r3, r2
 8000444:	bf08      	it	eq
 8000446:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800044a:	4770      	bx	lr

0800044c <__aeabi_f2iz>:
 800044c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000450:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000454:	d30f      	bcc.n	8000476 <__aeabi_f2iz+0x2a>
 8000456:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800045a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800045e:	d90d      	bls.n	800047c <__aeabi_f2iz+0x30>
 8000460:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000464:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000468:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800046c:	fa23 f002 	lsr.w	r0, r3, r2
 8000470:	bf18      	it	ne
 8000472:	4240      	negne	r0, r0
 8000474:	4770      	bx	lr
 8000476:	f04f 0000 	mov.w	r0, #0
 800047a:	4770      	bx	lr
 800047c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000480:	d101      	bne.n	8000486 <__aeabi_f2iz+0x3a>
 8000482:	0242      	lsls	r2, r0, #9
 8000484:	d105      	bne.n	8000492 <__aeabi_f2iz+0x46>
 8000486:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800048a:	bf08      	it	eq
 800048c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000490:	4770      	bx	lr
 8000492:	f04f 0000 	mov.w	r0, #0
 8000496:	4770      	bx	lr

08000498 <__aeabi_uldivmod>:
 8000498:	b953      	cbnz	r3, 80004b0 <__aeabi_uldivmod+0x18>
 800049a:	b94a      	cbnz	r2, 80004b0 <__aeabi_uldivmod+0x18>
 800049c:	2900      	cmp	r1, #0
 800049e:	bf08      	it	eq
 80004a0:	2800      	cmpeq	r0, #0
 80004a2:	bf1c      	itt	ne
 80004a4:	f04f 31ff 	movne.w	r1, #4294967295
 80004a8:	f04f 30ff 	movne.w	r0, #4294967295
 80004ac:	f000 b976 	b.w	800079c <__aeabi_idiv0>
 80004b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80004b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80004b8:	f000 f806 	bl	80004c8 <__udivmoddi4>
 80004bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004c4:	b004      	add	sp, #16
 80004c6:	4770      	bx	lr

080004c8 <__udivmoddi4>:
 80004c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80004cc:	9e08      	ldr	r6, [sp, #32]
 80004ce:	460d      	mov	r5, r1
 80004d0:	4604      	mov	r4, r0
 80004d2:	4688      	mov	r8, r1
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d14d      	bne.n	8000574 <__udivmoddi4+0xac>
 80004d8:	428a      	cmp	r2, r1
 80004da:	4694      	mov	ip, r2
 80004dc:	d968      	bls.n	80005b0 <__udivmoddi4+0xe8>
 80004de:	fab2 f282 	clz	r2, r2
 80004e2:	b152      	cbz	r2, 80004fa <__udivmoddi4+0x32>
 80004e4:	fa01 f302 	lsl.w	r3, r1, r2
 80004e8:	f1c2 0120 	rsb	r1, r2, #32
 80004ec:	fa20 f101 	lsr.w	r1, r0, r1
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	ea41 0803 	orr.w	r8, r1, r3
 80004f8:	4094      	lsls	r4, r2
 80004fa:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80004fe:	fbb8 f7f1 	udiv	r7, r8, r1
 8000502:	fa1f fe8c 	uxth.w	lr, ip
 8000506:	fb01 8817 	mls	r8, r1, r7, r8
 800050a:	fb07 f00e 	mul.w	r0, r7, lr
 800050e:	0c23      	lsrs	r3, r4, #16
 8000510:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000514:	4298      	cmp	r0, r3
 8000516:	d90a      	bls.n	800052e <__udivmoddi4+0x66>
 8000518:	eb1c 0303 	adds.w	r3, ip, r3
 800051c:	f107 35ff 	add.w	r5, r7, #4294967295
 8000520:	f080 811e 	bcs.w	8000760 <__udivmoddi4+0x298>
 8000524:	4298      	cmp	r0, r3
 8000526:	f240 811b 	bls.w	8000760 <__udivmoddi4+0x298>
 800052a:	3f02      	subs	r7, #2
 800052c:	4463      	add	r3, ip
 800052e:	1a1b      	subs	r3, r3, r0
 8000530:	fbb3 f0f1 	udiv	r0, r3, r1
 8000534:	fb01 3310 	mls	r3, r1, r0, r3
 8000538:	fb00 fe0e 	mul.w	lr, r0, lr
 800053c:	b2a4      	uxth	r4, r4
 800053e:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000542:	45a6      	cmp	lr, r4
 8000544:	d90a      	bls.n	800055c <__udivmoddi4+0x94>
 8000546:	eb1c 0404 	adds.w	r4, ip, r4
 800054a:	f100 33ff 	add.w	r3, r0, #4294967295
 800054e:	f080 8109 	bcs.w	8000764 <__udivmoddi4+0x29c>
 8000552:	45a6      	cmp	lr, r4
 8000554:	f240 8106 	bls.w	8000764 <__udivmoddi4+0x29c>
 8000558:	4464      	add	r4, ip
 800055a:	3802      	subs	r0, #2
 800055c:	2100      	movs	r1, #0
 800055e:	eba4 040e 	sub.w	r4, r4, lr
 8000562:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000566:	b11e      	cbz	r6, 8000570 <__udivmoddi4+0xa8>
 8000568:	2300      	movs	r3, #0
 800056a:	40d4      	lsrs	r4, r2
 800056c:	e9c6 4300 	strd	r4, r3, [r6]
 8000570:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000574:	428b      	cmp	r3, r1
 8000576:	d908      	bls.n	800058a <__udivmoddi4+0xc2>
 8000578:	2e00      	cmp	r6, #0
 800057a:	f000 80ee 	beq.w	800075a <__udivmoddi4+0x292>
 800057e:	2100      	movs	r1, #0
 8000580:	e9c6 0500 	strd	r0, r5, [r6]
 8000584:	4608      	mov	r0, r1
 8000586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800058a:	fab3 f183 	clz	r1, r3
 800058e:	2900      	cmp	r1, #0
 8000590:	d14a      	bne.n	8000628 <__udivmoddi4+0x160>
 8000592:	42ab      	cmp	r3, r5
 8000594:	d302      	bcc.n	800059c <__udivmoddi4+0xd4>
 8000596:	4282      	cmp	r2, r0
 8000598:	f200 80fc 	bhi.w	8000794 <__udivmoddi4+0x2cc>
 800059c:	1a84      	subs	r4, r0, r2
 800059e:	eb65 0303 	sbc.w	r3, r5, r3
 80005a2:	2001      	movs	r0, #1
 80005a4:	4698      	mov	r8, r3
 80005a6:	2e00      	cmp	r6, #0
 80005a8:	d0e2      	beq.n	8000570 <__udivmoddi4+0xa8>
 80005aa:	e9c6 4800 	strd	r4, r8, [r6]
 80005ae:	e7df      	b.n	8000570 <__udivmoddi4+0xa8>
 80005b0:	b902      	cbnz	r2, 80005b4 <__udivmoddi4+0xec>
 80005b2:	deff      	udf	#255	; 0xff
 80005b4:	fab2 f282 	clz	r2, r2
 80005b8:	2a00      	cmp	r2, #0
 80005ba:	f040 8091 	bne.w	80006e0 <__udivmoddi4+0x218>
 80005be:	eba1 000c 	sub.w	r0, r1, ip
 80005c2:	2101      	movs	r1, #1
 80005c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005c8:	fa1f fe8c 	uxth.w	lr, ip
 80005cc:	fbb0 f3f7 	udiv	r3, r0, r7
 80005d0:	fb07 0013 	mls	r0, r7, r3, r0
 80005d4:	0c25      	lsrs	r5, r4, #16
 80005d6:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80005da:	fb0e f003 	mul.w	r0, lr, r3
 80005de:	42a8      	cmp	r0, r5
 80005e0:	d908      	bls.n	80005f4 <__udivmoddi4+0x12c>
 80005e2:	eb1c 0505 	adds.w	r5, ip, r5
 80005e6:	f103 38ff 	add.w	r8, r3, #4294967295
 80005ea:	d202      	bcs.n	80005f2 <__udivmoddi4+0x12a>
 80005ec:	42a8      	cmp	r0, r5
 80005ee:	f200 80ce 	bhi.w	800078e <__udivmoddi4+0x2c6>
 80005f2:	4643      	mov	r3, r8
 80005f4:	1a2d      	subs	r5, r5, r0
 80005f6:	fbb5 f0f7 	udiv	r0, r5, r7
 80005fa:	fb07 5510 	mls	r5, r7, r0, r5
 80005fe:	fb0e fe00 	mul.w	lr, lr, r0
 8000602:	b2a4      	uxth	r4, r4
 8000604:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000608:	45a6      	cmp	lr, r4
 800060a:	d908      	bls.n	800061e <__udivmoddi4+0x156>
 800060c:	eb1c 0404 	adds.w	r4, ip, r4
 8000610:	f100 35ff 	add.w	r5, r0, #4294967295
 8000614:	d202      	bcs.n	800061c <__udivmoddi4+0x154>
 8000616:	45a6      	cmp	lr, r4
 8000618:	f200 80b6 	bhi.w	8000788 <__udivmoddi4+0x2c0>
 800061c:	4628      	mov	r0, r5
 800061e:	eba4 040e 	sub.w	r4, r4, lr
 8000622:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000626:	e79e      	b.n	8000566 <__udivmoddi4+0x9e>
 8000628:	f1c1 0720 	rsb	r7, r1, #32
 800062c:	408b      	lsls	r3, r1
 800062e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000632:	ea4c 0c03 	orr.w	ip, ip, r3
 8000636:	fa25 fa07 	lsr.w	sl, r5, r7
 800063a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800063e:	fbba f8f9 	udiv	r8, sl, r9
 8000642:	fa20 f307 	lsr.w	r3, r0, r7
 8000646:	fb09 aa18 	mls	sl, r9, r8, sl
 800064a:	408d      	lsls	r5, r1
 800064c:	fa1f fe8c 	uxth.w	lr, ip
 8000650:	431d      	orrs	r5, r3
 8000652:	fa00 f301 	lsl.w	r3, r0, r1
 8000656:	fb08 f00e 	mul.w	r0, r8, lr
 800065a:	0c2c      	lsrs	r4, r5, #16
 800065c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000660:	42a0      	cmp	r0, r4
 8000662:	fa02 f201 	lsl.w	r2, r2, r1
 8000666:	d90b      	bls.n	8000680 <__udivmoddi4+0x1b8>
 8000668:	eb1c 0404 	adds.w	r4, ip, r4
 800066c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000670:	f080 8088 	bcs.w	8000784 <__udivmoddi4+0x2bc>
 8000674:	42a0      	cmp	r0, r4
 8000676:	f240 8085 	bls.w	8000784 <__udivmoddi4+0x2bc>
 800067a:	f1a8 0802 	sub.w	r8, r8, #2
 800067e:	4464      	add	r4, ip
 8000680:	1a24      	subs	r4, r4, r0
 8000682:	fbb4 f0f9 	udiv	r0, r4, r9
 8000686:	fb09 4410 	mls	r4, r9, r0, r4
 800068a:	fb00 fe0e 	mul.w	lr, r0, lr
 800068e:	b2ad      	uxth	r5, r5
 8000690:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000694:	45a6      	cmp	lr, r4
 8000696:	d908      	bls.n	80006aa <__udivmoddi4+0x1e2>
 8000698:	eb1c 0404 	adds.w	r4, ip, r4
 800069c:	f100 35ff 	add.w	r5, r0, #4294967295
 80006a0:	d26c      	bcs.n	800077c <__udivmoddi4+0x2b4>
 80006a2:	45a6      	cmp	lr, r4
 80006a4:	d96a      	bls.n	800077c <__udivmoddi4+0x2b4>
 80006a6:	3802      	subs	r0, #2
 80006a8:	4464      	add	r4, ip
 80006aa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80006ae:	fba0 9502 	umull	r9, r5, r0, r2
 80006b2:	eba4 040e 	sub.w	r4, r4, lr
 80006b6:	42ac      	cmp	r4, r5
 80006b8:	46c8      	mov	r8, r9
 80006ba:	46ae      	mov	lr, r5
 80006bc:	d356      	bcc.n	800076c <__udivmoddi4+0x2a4>
 80006be:	d053      	beq.n	8000768 <__udivmoddi4+0x2a0>
 80006c0:	2e00      	cmp	r6, #0
 80006c2:	d069      	beq.n	8000798 <__udivmoddi4+0x2d0>
 80006c4:	ebb3 0208 	subs.w	r2, r3, r8
 80006c8:	eb64 040e 	sbc.w	r4, r4, lr
 80006cc:	fa22 f301 	lsr.w	r3, r2, r1
 80006d0:	fa04 f707 	lsl.w	r7, r4, r7
 80006d4:	431f      	orrs	r7, r3
 80006d6:	40cc      	lsrs	r4, r1
 80006d8:	e9c6 7400 	strd	r7, r4, [r6]
 80006dc:	2100      	movs	r1, #0
 80006de:	e747      	b.n	8000570 <__udivmoddi4+0xa8>
 80006e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80006e4:	f1c2 0120 	rsb	r1, r2, #32
 80006e8:	fa25 f301 	lsr.w	r3, r5, r1
 80006ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006f0:	fa20 f101 	lsr.w	r1, r0, r1
 80006f4:	4095      	lsls	r5, r2
 80006f6:	430d      	orrs	r5, r1
 80006f8:	fbb3 f1f7 	udiv	r1, r3, r7
 80006fc:	fb07 3311 	mls	r3, r7, r1, r3
 8000700:	fa1f fe8c 	uxth.w	lr, ip
 8000704:	0c28      	lsrs	r0, r5, #16
 8000706:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800070a:	fb01 f30e 	mul.w	r3, r1, lr
 800070e:	4283      	cmp	r3, r0
 8000710:	fa04 f402 	lsl.w	r4, r4, r2
 8000714:	d908      	bls.n	8000728 <__udivmoddi4+0x260>
 8000716:	eb1c 0000 	adds.w	r0, ip, r0
 800071a:	f101 38ff 	add.w	r8, r1, #4294967295
 800071e:	d22f      	bcs.n	8000780 <__udivmoddi4+0x2b8>
 8000720:	4283      	cmp	r3, r0
 8000722:	d92d      	bls.n	8000780 <__udivmoddi4+0x2b8>
 8000724:	3902      	subs	r1, #2
 8000726:	4460      	add	r0, ip
 8000728:	1ac0      	subs	r0, r0, r3
 800072a:	fbb0 f3f7 	udiv	r3, r0, r7
 800072e:	fb07 0013 	mls	r0, r7, r3, r0
 8000732:	b2ad      	uxth	r5, r5
 8000734:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000738:	fb03 f00e 	mul.w	r0, r3, lr
 800073c:	42a8      	cmp	r0, r5
 800073e:	d908      	bls.n	8000752 <__udivmoddi4+0x28a>
 8000740:	eb1c 0505 	adds.w	r5, ip, r5
 8000744:	f103 38ff 	add.w	r8, r3, #4294967295
 8000748:	d216      	bcs.n	8000778 <__udivmoddi4+0x2b0>
 800074a:	42a8      	cmp	r0, r5
 800074c:	d914      	bls.n	8000778 <__udivmoddi4+0x2b0>
 800074e:	3b02      	subs	r3, #2
 8000750:	4465      	add	r5, ip
 8000752:	1a28      	subs	r0, r5, r0
 8000754:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000758:	e738      	b.n	80005cc <__udivmoddi4+0x104>
 800075a:	4631      	mov	r1, r6
 800075c:	4630      	mov	r0, r6
 800075e:	e707      	b.n	8000570 <__udivmoddi4+0xa8>
 8000760:	462f      	mov	r7, r5
 8000762:	e6e4      	b.n	800052e <__udivmoddi4+0x66>
 8000764:	4618      	mov	r0, r3
 8000766:	e6f9      	b.n	800055c <__udivmoddi4+0x94>
 8000768:	454b      	cmp	r3, r9
 800076a:	d2a9      	bcs.n	80006c0 <__udivmoddi4+0x1f8>
 800076c:	ebb9 0802 	subs.w	r8, r9, r2
 8000770:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000774:	3801      	subs	r0, #1
 8000776:	e7a3      	b.n	80006c0 <__udivmoddi4+0x1f8>
 8000778:	4643      	mov	r3, r8
 800077a:	e7ea      	b.n	8000752 <__udivmoddi4+0x28a>
 800077c:	4628      	mov	r0, r5
 800077e:	e794      	b.n	80006aa <__udivmoddi4+0x1e2>
 8000780:	4641      	mov	r1, r8
 8000782:	e7d1      	b.n	8000728 <__udivmoddi4+0x260>
 8000784:	46d0      	mov	r8, sl
 8000786:	e77b      	b.n	8000680 <__udivmoddi4+0x1b8>
 8000788:	4464      	add	r4, ip
 800078a:	3802      	subs	r0, #2
 800078c:	e747      	b.n	800061e <__udivmoddi4+0x156>
 800078e:	3b02      	subs	r3, #2
 8000790:	4465      	add	r5, ip
 8000792:	e72f      	b.n	80005f4 <__udivmoddi4+0x12c>
 8000794:	4608      	mov	r0, r1
 8000796:	e706      	b.n	80005a6 <__udivmoddi4+0xde>
 8000798:	4631      	mov	r1, r6
 800079a:	e6e9      	b.n	8000570 <__udivmoddi4+0xa8>

0800079c <__aeabi_idiv0>:
 800079c:	4770      	bx	lr
 800079e:	bf00      	nop

080007a0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80007a0:	b480      	push	{r7}
 80007a2:	b085      	sub	sp, #20
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	4a06      	ldr	r2, [pc, #24]	; (80007c8 <vApplicationGetIdleTaskMemory+0x28>)
 80007b0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80007b2:	68bb      	ldr	r3, [r7, #8]
 80007b4:	4a05      	ldr	r2, [pc, #20]	; (80007cc <vApplicationGetIdleTaskMemory+0x2c>)
 80007b6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	2280      	movs	r2, #128	; 0x80
 80007bc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80007be:	bf00      	nop
 80007c0:	3714      	adds	r7, #20
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bc80      	pop	{r7}
 80007c6:	4770      	bx	lr
 80007c8:	20000090 	.word	0x20000090
 80007cc:	200000e4 	.word	0x200000e4

080007d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007d0:	b5b0      	push	{r4, r5, r7, lr}
 80007d2:	b0a4      	sub	sp, #144	; 0x90
 80007d4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007d6:	f000 fe1d 	bl	8001414 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007da:	f000 f881 	bl	80008e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007de:	f000 f9d5 	bl	8000b8c <MX_GPIO_Init>
  MX_DMA_Init();
 80007e2:	f000 f9b5 	bl	8000b50 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80007e6:	f000 f989 	bl	8000afc <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80007ea:	f000 f91b 	bl	8000a24 <MX_SPI1_Init>
  MX_SPI3_Init();
 80007ee:	f000 f94f 	bl	8000a90 <MX_SPI3_Init>
  MX_ADC1_Init();
 80007f2:	f000 f8d9 	bl	80009a8 <MX_ADC1_Init>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80007f6:	4b30      	ldr	r3, [pc, #192]	; (80008b8 <main+0xe8>)
 80007f8:	f107 0474 	add.w	r4, r7, #116	; 0x74
 80007fc:	461d      	mov	r5, r3
 80007fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000800:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000802:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000806:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800080a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800080e:	2100      	movs	r1, #0
 8000810:	4618      	mov	r0, r3
 8000812:	f003 fcb7 	bl	8004184 <osThreadCreate>
 8000816:	4603      	mov	r3, r0
 8000818:	4a28      	ldr	r2, [pc, #160]	; (80008bc <main+0xec>)
 800081a:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task2 */
  osThreadDef(Task2, Task2_Init, osPriorityNormal, 0, 128);
 800081c:	4b28      	ldr	r3, [pc, #160]	; (80008c0 <main+0xf0>)
 800081e:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000822:	461d      	mov	r5, r3
 8000824:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000826:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000828:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800082c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task2Handle = osThreadCreate(osThread(Task2), NULL);
 8000830:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000834:	2100      	movs	r1, #0
 8000836:	4618      	mov	r0, r3
 8000838:	f003 fca4 	bl	8004184 <osThreadCreate>
 800083c:	4603      	mov	r3, r0
 800083e:	4a21      	ldr	r2, [pc, #132]	; (80008c4 <main+0xf4>)
 8000840:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task3 */
  osThreadDef(Task3, Task3_Init, osPriorityNormal, 0, 128);
 8000842:	4b21      	ldr	r3, [pc, #132]	; (80008c8 <main+0xf8>)
 8000844:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000848:	461d      	mov	r5, r3
 800084a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800084c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800084e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000852:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task3Handle = osThreadCreate(osThread(Task3), NULL);
 8000856:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800085a:	2100      	movs	r1, #0
 800085c:	4618      	mov	r0, r3
 800085e:	f003 fc91 	bl	8004184 <osThreadCreate>
 8000862:	4603      	mov	r3, r0
 8000864:	4a19      	ldr	r2, [pc, #100]	; (80008cc <main+0xfc>)
 8000866:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task4 */
  osThreadDef(Task4, Task4_Init, osPriorityNormal, 0, 128);
 8000868:	4b19      	ldr	r3, [pc, #100]	; (80008d0 <main+0x100>)
 800086a:	f107 0420 	add.w	r4, r7, #32
 800086e:	461d      	mov	r5, r3
 8000870:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000872:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000874:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000878:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task4Handle = osThreadCreate(osThread(Task4), NULL);
 800087c:	f107 0320 	add.w	r3, r7, #32
 8000880:	2100      	movs	r1, #0
 8000882:	4618      	mov	r0, r3
 8000884:	f003 fc7e 	bl	8004184 <osThreadCreate>
 8000888:	4603      	mov	r3, r0
 800088a:	4a12      	ldr	r2, [pc, #72]	; (80008d4 <main+0x104>)
 800088c:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task5 */
  osThreadDef(Task5, Task5_Init, osPriorityNormal, 0, 128);
 800088e:	4b12      	ldr	r3, [pc, #72]	; (80008d8 <main+0x108>)
 8000890:	1d3c      	adds	r4, r7, #4
 8000892:	461d      	mov	r5, r3
 8000894:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000896:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000898:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800089c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task5Handle = osThreadCreate(osThread(Task5), NULL);
 80008a0:	1d3b      	adds	r3, r7, #4
 80008a2:	2100      	movs	r1, #0
 80008a4:	4618      	mov	r0, r3
 80008a6:	f003 fc6d 	bl	8004184 <osThreadCreate>
 80008aa:	4603      	mov	r3, r0
 80008ac:	4a0b      	ldr	r2, [pc, #44]	; (80008dc <main+0x10c>)
 80008ae:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80008b0:	f003 fc61 	bl	8004176 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80008b4:	e7fe      	b.n	80008b4 <main+0xe4>
 80008b6:	bf00      	nop
 80008b8:	08005e9c 	.word	0x08005e9c
 80008bc:	20000494 	.word	0x20000494
 80008c0:	08005eb8 	.word	0x08005eb8
 80008c4:	20000498 	.word	0x20000498
 80008c8:	08005ed4 	.word	0x08005ed4
 80008cc:	2000049c 	.word	0x2000049c
 80008d0:	08005ef0 	.word	0x08005ef0
 80008d4:	200004a0 	.word	0x200004a0
 80008d8:	08005f0c 	.word	0x08005f0c
 80008dc:	200004a4 	.word	0x200004a4

080008e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b09c      	sub	sp, #112	; 0x70
 80008e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008e6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80008ea:	2238      	movs	r2, #56	; 0x38
 80008ec:	2100      	movs	r1, #0
 80008ee:	4618      	mov	r0, r3
 80008f0:	f004 fe3e 	bl	8005570 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008f8:	2200      	movs	r2, #0
 80008fa:	601a      	str	r2, [r3, #0]
 80008fc:	605a      	str	r2, [r3, #4]
 80008fe:	609a      	str	r2, [r3, #8]
 8000900:	60da      	str	r2, [r3, #12]
 8000902:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000904:	1d3b      	adds	r3, r7, #4
 8000906:	2220      	movs	r2, #32
 8000908:	2100      	movs	r1, #0
 800090a:	4618      	mov	r0, r3
 800090c:	f004 fe30 	bl	8005570 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000910:	2301      	movs	r3, #1
 8000912:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000914:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000918:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800091a:	2300      	movs	r3, #0
 800091c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800091e:	2301      	movs	r3, #1
 8000920:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 8000922:	2300      	movs	r3, #0
 8000924:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000926:	2302      	movs	r3, #2
 8000928:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800092a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800092e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000930:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000934:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8000936:	2300      	movs	r3, #0
 8000938:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800093a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800093e:	4618      	mov	r0, r3
 8000940:	f001 ff44 	bl	80027cc <HAL_RCC_OscConfig>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800094a:	f000 faef 	bl	8000f2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800094e:	230f      	movs	r3, #15
 8000950:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000952:	2302      	movs	r3, #2
 8000954:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000956:	2300      	movs	r3, #0
 8000958:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800095a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800095e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000960:	2300      	movs	r3, #0
 8000962:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000964:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000968:	2102      	movs	r1, #2
 800096a:	4618      	mov	r0, r3
 800096c:	f002 fa44 	bl	8002df8 <HAL_RCC_ClockConfig>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000976:	f000 fad9 	bl	8000f2c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800097a:	2302      	movs	r3, #2
 800097c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800097e:	2300      	movs	r3, #0
 8000980:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000982:	1d3b      	adds	r3, r7, #4
 8000984:	4618      	mov	r0, r3
 8000986:	f002 fcb3 	bl	80032f0 <HAL_RCCEx_PeriphCLKConfig>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000990:	f000 facc 	bl	8000f2c <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8000994:	4b03      	ldr	r3, [pc, #12]	; (80009a4 <SystemClock_Config+0xc4>)
 8000996:	2201      	movs	r2, #1
 8000998:	601a      	str	r2, [r3, #0]
}
 800099a:	bf00      	nop
 800099c:	3770      	adds	r7, #112	; 0x70
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	42420070 	.word	0x42420070

080009a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b084      	sub	sp, #16
 80009ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009ae:	1d3b      	adds	r3, r7, #4
 80009b0:	2200      	movs	r2, #0
 80009b2:	601a      	str	r2, [r3, #0]
 80009b4:	605a      	str	r2, [r3, #4]
 80009b6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80009b8:	4b18      	ldr	r3, [pc, #96]	; (8000a1c <MX_ADC1_Init+0x74>)
 80009ba:	4a19      	ldr	r2, [pc, #100]	; (8000a20 <MX_ADC1_Init+0x78>)
 80009bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009be:	4b17      	ldr	r3, [pc, #92]	; (8000a1c <MX_ADC1_Init+0x74>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80009c4:	4b15      	ldr	r3, [pc, #84]	; (8000a1c <MX_ADC1_Init+0x74>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009ca:	4b14      	ldr	r3, [pc, #80]	; (8000a1c <MX_ADC1_Init+0x74>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009d0:	4b12      	ldr	r3, [pc, #72]	; (8000a1c <MX_ADC1_Init+0x74>)
 80009d2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80009d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009d8:	4b10      	ldr	r3, [pc, #64]	; (8000a1c <MX_ADC1_Init+0x74>)
 80009da:	2200      	movs	r2, #0
 80009dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80009de:	4b0f      	ldr	r3, [pc, #60]	; (8000a1c <MX_ADC1_Init+0x74>)
 80009e0:	2201      	movs	r2, #1
 80009e2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009e4:	480d      	ldr	r0, [pc, #52]	; (8000a1c <MX_ADC1_Init+0x74>)
 80009e6:	f000 fd6b 	bl	80014c0 <HAL_ADC_Init>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80009f0:	f000 fa9c 	bl	8000f2c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80009f4:	230a      	movs	r3, #10
 80009f6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009f8:	2301      	movs	r3, #1
 80009fa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80009fc:	2305      	movs	r3, #5
 80009fe:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a00:	1d3b      	adds	r3, r7, #4
 8000a02:	4619      	mov	r1, r3
 8000a04:	4805      	ldr	r0, [pc, #20]	; (8000a1c <MX_ADC1_Init+0x74>)
 8000a06:	f001 f81f 	bl	8001a48 <HAL_ADC_ConfigChannel>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000a10:	f000 fa8c 	bl	8000f2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a14:	bf00      	nop
 8000a16:	3710      	adds	r7, #16
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	2000032c 	.word	0x2000032c
 8000a20:	40012400 	.word	0x40012400

08000a24 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000a28:	4b17      	ldr	r3, [pc, #92]	; (8000a88 <MX_SPI1_Init+0x64>)
 8000a2a:	4a18      	ldr	r2, [pc, #96]	; (8000a8c <MX_SPI1_Init+0x68>)
 8000a2c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a2e:	4b16      	ldr	r3, [pc, #88]	; (8000a88 <MX_SPI1_Init+0x64>)
 8000a30:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a34:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a36:	4b14      	ldr	r3, [pc, #80]	; (8000a88 <MX_SPI1_Init+0x64>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a3c:	4b12      	ldr	r3, [pc, #72]	; (8000a88 <MX_SPI1_Init+0x64>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a42:	4b11      	ldr	r3, [pc, #68]	; (8000a88 <MX_SPI1_Init+0x64>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000a48:	4b0f      	ldr	r3, [pc, #60]	; (8000a88 <MX_SPI1_Init+0x64>)
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a4e:	4b0e      	ldr	r3, [pc, #56]	; (8000a88 <MX_SPI1_Init+0x64>)
 8000a50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a54:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000a56:	4b0c      	ldr	r3, [pc, #48]	; (8000a88 <MX_SPI1_Init+0x64>)
 8000a58:	2218      	movs	r2, #24
 8000a5a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a5c:	4b0a      	ldr	r3, [pc, #40]	; (8000a88 <MX_SPI1_Init+0x64>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a62:	4b09      	ldr	r3, [pc, #36]	; (8000a88 <MX_SPI1_Init+0x64>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a68:	4b07      	ldr	r3, [pc, #28]	; (8000a88 <MX_SPI1_Init+0x64>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000a6e:	4b06      	ldr	r3, [pc, #24]	; (8000a88 <MX_SPI1_Init+0x64>)
 8000a70:	220a      	movs	r2, #10
 8000a72:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a74:	4804      	ldr	r0, [pc, #16]	; (8000a88 <MX_SPI1_Init+0x64>)
 8000a76:	f002 fecf 	bl	8003818 <HAL_SPI_Init>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000a80:	f000 fa54 	bl	8000f2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a84:	bf00      	nop
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	200003a0 	.word	0x200003a0
 8000a8c:	40013000 	.word	0x40013000

08000a90 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000a94:	4b17      	ldr	r3, [pc, #92]	; (8000af4 <MX_SPI3_Init+0x64>)
 8000a96:	4a18      	ldr	r2, [pc, #96]	; (8000af8 <MX_SPI3_Init+0x68>)
 8000a98:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000a9a:	4b16      	ldr	r3, [pc, #88]	; (8000af4 <MX_SPI3_Init+0x64>)
 8000a9c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000aa0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000aa2:	4b14      	ldr	r3, [pc, #80]	; (8000af4 <MX_SPI3_Init+0x64>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000aa8:	4b12      	ldr	r3, [pc, #72]	; (8000af4 <MX_SPI3_Init+0x64>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000aae:	4b11      	ldr	r3, [pc, #68]	; (8000af4 <MX_SPI3_Init+0x64>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000ab4:	4b0f      	ldr	r3, [pc, #60]	; (8000af4 <MX_SPI3_Init+0x64>)
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000aba:	4b0e      	ldr	r3, [pc, #56]	; (8000af4 <MX_SPI3_Init+0x64>)
 8000abc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ac0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000ac2:	4b0c      	ldr	r3, [pc, #48]	; (8000af4 <MX_SPI3_Init+0x64>)
 8000ac4:	2218      	movs	r2, #24
 8000ac6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ac8:	4b0a      	ldr	r3, [pc, #40]	; (8000af4 <MX_SPI3_Init+0x64>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ace:	4b09      	ldr	r3, [pc, #36]	; (8000af4 <MX_SPI3_Init+0x64>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ad4:	4b07      	ldr	r3, [pc, #28]	; (8000af4 <MX_SPI3_Init+0x64>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000ada:	4b06      	ldr	r3, [pc, #24]	; (8000af4 <MX_SPI3_Init+0x64>)
 8000adc:	220a      	movs	r2, #10
 8000ade:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000ae0:	4804      	ldr	r0, [pc, #16]	; (8000af4 <MX_SPI3_Init+0x64>)
 8000ae2:	f002 fe99 	bl	8003818 <HAL_SPI_Init>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8000aec:	f000 fa1e 	bl	8000f2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000af0:	bf00      	nop
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	200003f8 	.word	0x200003f8
 8000af8:	40003c00 	.word	0x40003c00

08000afc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b00:	4b11      	ldr	r3, [pc, #68]	; (8000b48 <MX_USART2_UART_Init+0x4c>)
 8000b02:	4a12      	ldr	r2, [pc, #72]	; (8000b4c <MX_USART2_UART_Init+0x50>)
 8000b04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b06:	4b10      	ldr	r3, [pc, #64]	; (8000b48 <MX_USART2_UART_Init+0x4c>)
 8000b08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b0e:	4b0e      	ldr	r3, [pc, #56]	; (8000b48 <MX_USART2_UART_Init+0x4c>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b14:	4b0c      	ldr	r3, [pc, #48]	; (8000b48 <MX_USART2_UART_Init+0x4c>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b1a:	4b0b      	ldr	r3, [pc, #44]	; (8000b48 <MX_USART2_UART_Init+0x4c>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b20:	4b09      	ldr	r3, [pc, #36]	; (8000b48 <MX_USART2_UART_Init+0x4c>)
 8000b22:	220c      	movs	r2, #12
 8000b24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b26:	4b08      	ldr	r3, [pc, #32]	; (8000b48 <MX_USART2_UART_Init+0x4c>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b2c:	4b06      	ldr	r3, [pc, #24]	; (8000b48 <MX_USART2_UART_Init+0x4c>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b32:	4805      	ldr	r0, [pc, #20]	; (8000b48 <MX_USART2_UART_Init+0x4c>)
 8000b34:	f003 f950 	bl	8003dd8 <HAL_UART_Init>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b3e:	f000 f9f5 	bl	8000f2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b42:	bf00      	nop
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	20000450 	.word	0x20000450
 8000b4c:	40004400 	.word	0x40004400

08000b50 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b56:	4b0c      	ldr	r3, [pc, #48]	; (8000b88 <MX_DMA_Init+0x38>)
 8000b58:	695b      	ldr	r3, [r3, #20]
 8000b5a:	4a0b      	ldr	r2, [pc, #44]	; (8000b88 <MX_DMA_Init+0x38>)
 8000b5c:	f043 0301 	orr.w	r3, r3, #1
 8000b60:	6153      	str	r3, [r2, #20]
 8000b62:	4b09      	ldr	r3, [pc, #36]	; (8000b88 <MX_DMA_Init+0x38>)
 8000b64:	695b      	ldr	r3, [r3, #20]
 8000b66:	f003 0301 	and.w	r3, r3, #1
 8000b6a:	607b      	str	r3, [r7, #4]
 8000b6c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2105      	movs	r1, #5
 8000b72:	200b      	movs	r0, #11
 8000b74:	f001 f9b1 	bl	8001eda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b78:	200b      	movs	r0, #11
 8000b7a:	f001 f9ca 	bl	8001f12 <HAL_NVIC_EnableIRQ>

}
 8000b7e:	bf00      	nop
 8000b80:	3708      	adds	r7, #8
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40021000 	.word	0x40021000

08000b8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b088      	sub	sp, #32
 8000b90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b92:	f107 0310 	add.w	r3, r7, #16
 8000b96:	2200      	movs	r2, #0
 8000b98:	601a      	str	r2, [r3, #0]
 8000b9a:	605a      	str	r2, [r3, #4]
 8000b9c:	609a      	str	r2, [r3, #8]
 8000b9e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ba0:	4b24      	ldr	r3, [pc, #144]	; (8000c34 <MX_GPIO_Init+0xa8>)
 8000ba2:	699b      	ldr	r3, [r3, #24]
 8000ba4:	4a23      	ldr	r2, [pc, #140]	; (8000c34 <MX_GPIO_Init+0xa8>)
 8000ba6:	f043 0320 	orr.w	r3, r3, #32
 8000baa:	6193      	str	r3, [r2, #24]
 8000bac:	4b21      	ldr	r3, [pc, #132]	; (8000c34 <MX_GPIO_Init+0xa8>)
 8000bae:	699b      	ldr	r3, [r3, #24]
 8000bb0:	f003 0320 	and.w	r3, r3, #32
 8000bb4:	60fb      	str	r3, [r7, #12]
 8000bb6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bb8:	4b1e      	ldr	r3, [pc, #120]	; (8000c34 <MX_GPIO_Init+0xa8>)
 8000bba:	699b      	ldr	r3, [r3, #24]
 8000bbc:	4a1d      	ldr	r2, [pc, #116]	; (8000c34 <MX_GPIO_Init+0xa8>)
 8000bbe:	f043 0310 	orr.w	r3, r3, #16
 8000bc2:	6193      	str	r3, [r2, #24]
 8000bc4:	4b1b      	ldr	r3, [pc, #108]	; (8000c34 <MX_GPIO_Init+0xa8>)
 8000bc6:	699b      	ldr	r3, [r3, #24]
 8000bc8:	f003 0310 	and.w	r3, r3, #16
 8000bcc:	60bb      	str	r3, [r7, #8]
 8000bce:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd0:	4b18      	ldr	r3, [pc, #96]	; (8000c34 <MX_GPIO_Init+0xa8>)
 8000bd2:	699b      	ldr	r3, [r3, #24]
 8000bd4:	4a17      	ldr	r2, [pc, #92]	; (8000c34 <MX_GPIO_Init+0xa8>)
 8000bd6:	f043 0304 	orr.w	r3, r3, #4
 8000bda:	6193      	str	r3, [r2, #24]
 8000bdc:	4b15      	ldr	r3, [pc, #84]	; (8000c34 <MX_GPIO_Init+0xa8>)
 8000bde:	699b      	ldr	r3, [r3, #24]
 8000be0:	f003 0304 	and.w	r3, r3, #4
 8000be4:	607b      	str	r3, [r7, #4]
 8000be6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8000be8:	2200      	movs	r2, #0
 8000bea:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
 8000bee:	4812      	ldr	r0, [pc, #72]	; (8000c38 <MX_GPIO_Init+0xac>)
 8000bf0:	f001 fdd4 	bl	800279c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI1_CS_Pin PA11 PA12 */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|GPIO_PIN_11|GPIO_PIN_12;
 8000bf4:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8000bf8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c02:	2302      	movs	r3, #2
 8000c04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c06:	f107 0310 	add.w	r3, r7, #16
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	480a      	ldr	r0, [pc, #40]	; (8000c38 <MX_GPIO_Init+0xac>)
 8000c0e:	f001 fc41 	bl	8002494 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CS1_Pin */
  GPIO_InitStruct.Pin = SPI3_CS1_Pin;
 8000c12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c18:	4b08      	ldr	r3, [pc, #32]	; (8000c3c <MX_GPIO_Init+0xb0>)
 8000c1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI3_CS1_GPIO_Port, &GPIO_InitStruct);
 8000c20:	f107 0310 	add.w	r3, r7, #16
 8000c24:	4619      	mov	r1, r3
 8000c26:	4804      	ldr	r0, [pc, #16]	; (8000c38 <MX_GPIO_Init+0xac>)
 8000c28:	f001 fc34 	bl	8002494 <HAL_GPIO_Init>

}
 8000c2c:	bf00      	nop
 8000c2e:	3720      	adds	r7, #32
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	40021000 	.word	0x40021000
 8000c38:	40010800 	.word	0x40010800
 8000c3c:	10110000 	.word	0x10110000

08000c40 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		i++;
 8000c48:	4b11      	ldr	r3, [pc, #68]	; (8000c90 <StartDefaultTask+0x50>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	4a10      	ldr	r2, [pc, #64]	; (8000c90 <StartDefaultTask+0x50>)
 8000c50:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8000c52:	2201      	movs	r2, #1
 8000c54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c58:	480e      	ldr	r0, [pc, #56]	; (8000c94 <StartDefaultTask+0x54>)
 8000c5a:	f001 fd9f 	bl	800279c <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8000c5e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c62:	f000 fc09 	bl	8001478 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8000c66:	2200      	movs	r2, #0
 8000c68:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c6c:	4809      	ldr	r0, [pc, #36]	; (8000c94 <StartDefaultTask+0x54>)
 8000c6e:	f001 fd95 	bl	800279c <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 8000c72:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c76:	f000 fbff 	bl	8001478 <HAL_Delay>
		if(i==3){
 8000c7a:	4b05      	ldr	r3, [pc, #20]	; (8000c90 <StartDefaultTask+0x50>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	2b03      	cmp	r3, #3
 8000c80:	d102      	bne.n	8000c88 <StartDefaultTask+0x48>
			task2=1;
 8000c82:	4b05      	ldr	r3, [pc, #20]	; (8000c98 <StartDefaultTask+0x58>)
 8000c84:	2201      	movs	r2, #1
 8000c86:	701a      	strb	r2, [r3, #0]
		}
		osDelay(1);
 8000c88:	2001      	movs	r0, #1
 8000c8a:	f003 fac7 	bl	800421c <osDelay>
		i++;
 8000c8e:	e7db      	b.n	8000c48 <StartDefaultTask+0x8>
 8000c90:	200002e8 	.word	0x200002e8
 8000c94:	40010800 	.word	0x40010800
 8000c98:	200002e4 	.word	0x200002e4

08000c9c <Task2_Init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Task2_Init */
void Task2_Init(void const * argument)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task2_Init */
	/* Infinite loop */
	for(;;)
	{
		if(task2==1){
 8000ca4:	4b0d      	ldr	r3, [pc, #52]	; (8000cdc <Task2_Init+0x40>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d013      	beq.n	8000cd4 <Task2_Init+0x38>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8000cac:	2201      	movs	r2, #1
 8000cae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cb2:	480b      	ldr	r0, [pc, #44]	; (8000ce0 <Task2_Init+0x44>)
 8000cb4:	f001 fd72 	bl	800279c <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 8000cb8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cbc:	f000 fbdc 	bl	8001478 <HAL_Delay>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cc6:	4806      	ldr	r0, [pc, #24]	; (8000ce0 <Task2_Init+0x44>)
 8000cc8:	f001 fd68 	bl	800279c <HAL_GPIO_WritePin>
			HAL_Delay(1000);}
 8000ccc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cd0:	f000 fbd2 	bl	8001478 <HAL_Delay>
		osDelay(1);
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	f003 faa1 	bl	800421c <osDelay>
		if(task2==1){
 8000cda:	e7e3      	b.n	8000ca4 <Task2_Init+0x8>
 8000cdc:	200002e4 	.word	0x200002e4
 8000ce0:	40010800 	.word	0x40010800

08000ce4 <Task3_Init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Task3_Init */
void Task3_Init(void const * argument)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b086      	sub	sp, #24
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task3_Init */
	/* Infinite loop */
	for(;;)
	{
		  ADC_ChannelConfTypeDef sConfig = {3};
 8000cec:	f107 030c 	add.w	r3, r7, #12
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
 8000cf4:	605a      	str	r2, [r3, #4]
 8000cf6:	609a      	str	r2, [r3, #8]
 8000cf8:	2303      	movs	r3, #3
 8000cfa:	60fb      	str	r3, [r7, #12]

		  sConfig.Channel = ADC_CHANNEL_10;
 8000cfc:	230a      	movs	r3, #10
 8000cfe:	60fb      	str	r3, [r7, #12]
		  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d00:	2301      	movs	r3, #1
 8000d02:	613b      	str	r3, [r7, #16]
		  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000d04:	2305      	movs	r3, #5
 8000d06:	617b      	str	r3, [r7, #20]
		  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d08:	f107 030c 	add.w	r3, r7, #12
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	486b      	ldr	r0, [pc, #428]	; (8000ebc <Task3_Init+0x1d8>)
 8000d10:	f000 fe9a 	bl	8001a48 <HAL_ADC_ConfigChannel>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <Task3_Init+0x3a>
		  {
		    Error_Handler();
 8000d1a:	f000 f907 	bl	8000f2c <Error_Handler>
		  }
		HAL_ADC_Start(&hadc1);
 8000d1e:	4867      	ldr	r0, [pc, #412]	; (8000ebc <Task3_Init+0x1d8>)
 8000d20:	f000 fca6 	bl	8001670 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1,100);
 8000d24:	2164      	movs	r1, #100	; 0x64
 8000d26:	4865      	ldr	r0, [pc, #404]	; (8000ebc <Task3_Init+0x1d8>)
 8000d28:	f000 fd7c 	bl	8001824 <HAL_ADC_PollForConversion>
		adc_val1=(float)HAL_ADC_GetValue(&hadc1);
 8000d2c:	4863      	ldr	r0, [pc, #396]	; (8000ebc <Task3_Init+0x1d8>)
 8000d2e:	f000 fe7f 	bl	8001a30 <HAL_ADC_GetValue>
 8000d32:	4603      	mov	r3, r0
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff fb31 	bl	800039c <__aeabi_ui2f>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff fb85 	bl	800044c <__aeabi_f2iz>
 8000d42:	4603      	mov	r3, r0
 8000d44:	4a5e      	ldr	r2, [pc, #376]	; (8000ec0 <Task3_Init+0x1dc>)
 8000d46:	6013      	str	r3, [r2, #0]
		HAL_ADC_Stop(&hadc1);
 8000d48:	485c      	ldr	r0, [pc, #368]	; (8000ebc <Task3_Init+0x1d8>)
 8000d4a:	f000 fd3f 	bl	80017cc <HAL_ADC_Stop>
		sprintf(str,"%d",adc_val1);
 8000d4e:	4b5c      	ldr	r3, [pc, #368]	; (8000ec0 <Task3_Init+0x1dc>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	461a      	mov	r2, r3
 8000d54:	495b      	ldr	r1, [pc, #364]	; (8000ec4 <Task3_Init+0x1e0>)
 8000d56:	485c      	ldr	r0, [pc, #368]	; (8000ec8 <Task3_Init+0x1e4>)
 8000d58:	f004 fc12 	bl	8005580 <siprintf>
		HAL_UART_Transmit(&huart2,str,sizeof(str),500);
 8000d5c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d60:	220a      	movs	r2, #10
 8000d62:	4959      	ldr	r1, [pc, #356]	; (8000ec8 <Task3_Init+0x1e4>)
 8000d64:	4859      	ldr	r0, [pc, #356]	; (8000ecc <Task3_Init+0x1e8>)
 8000d66:	f003 f884 	bl	8003e72 <HAL_UART_Transmit>
//		  ADC_ChannelConfTypeDef sConfig = {1};

		  sConfig.Channel = ADC_CHANNEL_11;
 8000d6a:	230b      	movs	r3, #11
 8000d6c:	60fb      	str	r3, [r7, #12]
		  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	613b      	str	r3, [r7, #16]
		  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000d72:	2305      	movs	r3, #5
 8000d74:	617b      	str	r3, [r7, #20]
		  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d76:	f107 030c 	add.w	r3, r7, #12
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	484f      	ldr	r0, [pc, #316]	; (8000ebc <Task3_Init+0x1d8>)
 8000d7e:	f000 fe63 	bl	8001a48 <HAL_ADC_ConfigChannel>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <Task3_Init+0xa8>
		  {
		    Error_Handler();
 8000d88:	f000 f8d0 	bl	8000f2c <Error_Handler>
		  }
		HAL_ADC_Start(&hadc1);
 8000d8c:	484b      	ldr	r0, [pc, #300]	; (8000ebc <Task3_Init+0x1d8>)
 8000d8e:	f000 fc6f 	bl	8001670 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1,100);
 8000d92:	2164      	movs	r1, #100	; 0x64
 8000d94:	4849      	ldr	r0, [pc, #292]	; (8000ebc <Task3_Init+0x1d8>)
 8000d96:	f000 fd45 	bl	8001824 <HAL_ADC_PollForConversion>
		adc_val2=(float)HAL_ADC_GetValue(&hadc1);
 8000d9a:	4848      	ldr	r0, [pc, #288]	; (8000ebc <Task3_Init+0x1d8>)
 8000d9c:	f000 fe48 	bl	8001a30 <HAL_ADC_GetValue>
 8000da0:	4603      	mov	r3, r0
 8000da2:	4618      	mov	r0, r3
 8000da4:	f7ff fafa 	bl	800039c <__aeabi_ui2f>
 8000da8:	4603      	mov	r3, r0
 8000daa:	4618      	mov	r0, r3
 8000dac:	f7ff fb4e 	bl	800044c <__aeabi_f2iz>
 8000db0:	4603      	mov	r3, r0
 8000db2:	4a47      	ldr	r2, [pc, #284]	; (8000ed0 <Task3_Init+0x1ec>)
 8000db4:	6013      	str	r3, [r2, #0]
		HAL_ADC_Stop(&hadc1);
 8000db6:	4841      	ldr	r0, [pc, #260]	; (8000ebc <Task3_Init+0x1d8>)
 8000db8:	f000 fd08 	bl	80017cc <HAL_ADC_Stop>
		sprintf(str2,"%d",adc_val2);
 8000dbc:	4b44      	ldr	r3, [pc, #272]	; (8000ed0 <Task3_Init+0x1ec>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	4940      	ldr	r1, [pc, #256]	; (8000ec4 <Task3_Init+0x1e0>)
 8000dc4:	4843      	ldr	r0, [pc, #268]	; (8000ed4 <Task3_Init+0x1f0>)
 8000dc6:	f004 fbdb 	bl	8005580 <siprintf>
		HAL_UART_Transmit(&huart2,str2,sizeof(str2),500);
 8000dca:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000dce:	220a      	movs	r2, #10
 8000dd0:	4940      	ldr	r1, [pc, #256]	; (8000ed4 <Task3_Init+0x1f0>)
 8000dd2:	483e      	ldr	r0, [pc, #248]	; (8000ecc <Task3_Init+0x1e8>)
 8000dd4:	f003 f84d 	bl	8003e72 <HAL_UART_Transmit>

		  sConfig.Channel = ADC_CHANNEL_12;
 8000dd8:	230c      	movs	r3, #12
 8000dda:	60fb      	str	r3, [r7, #12]
		  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ddc:	2301      	movs	r3, #1
 8000dde:	613b      	str	r3, [r7, #16]
		  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000de0:	2305      	movs	r3, #5
 8000de2:	617b      	str	r3, [r7, #20]
		  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000de4:	f107 030c 	add.w	r3, r7, #12
 8000de8:	4619      	mov	r1, r3
 8000dea:	4834      	ldr	r0, [pc, #208]	; (8000ebc <Task3_Init+0x1d8>)
 8000dec:	f000 fe2c 	bl	8001a48 <HAL_ADC_ConfigChannel>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <Task3_Init+0x116>
		  {
		    Error_Handler();
 8000df6:	f000 f899 	bl	8000f2c <Error_Handler>
		  }
		HAL_ADC_Start(&hadc1);
 8000dfa:	4830      	ldr	r0, [pc, #192]	; (8000ebc <Task3_Init+0x1d8>)
 8000dfc:	f000 fc38 	bl	8001670 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1,100);
 8000e00:	2164      	movs	r1, #100	; 0x64
 8000e02:	482e      	ldr	r0, [pc, #184]	; (8000ebc <Task3_Init+0x1d8>)
 8000e04:	f000 fd0e 	bl	8001824 <HAL_ADC_PollForConversion>
		adc_val3=(float)HAL_ADC_GetValue(&hadc1);
 8000e08:	482c      	ldr	r0, [pc, #176]	; (8000ebc <Task3_Init+0x1d8>)
 8000e0a:	f000 fe11 	bl	8001a30 <HAL_ADC_GetValue>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff fac3 	bl	800039c <__aeabi_ui2f>
 8000e16:	4603      	mov	r3, r0
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff fb17 	bl	800044c <__aeabi_f2iz>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	4a2d      	ldr	r2, [pc, #180]	; (8000ed8 <Task3_Init+0x1f4>)
 8000e22:	6013      	str	r3, [r2, #0]
		HAL_ADC_Stop(&hadc1);
 8000e24:	4825      	ldr	r0, [pc, #148]	; (8000ebc <Task3_Init+0x1d8>)
 8000e26:	f000 fcd1 	bl	80017cc <HAL_ADC_Stop>
		sprintf(str3,"%d",adc_val2);
 8000e2a:	4b29      	ldr	r3, [pc, #164]	; (8000ed0 <Task3_Init+0x1ec>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	461a      	mov	r2, r3
 8000e30:	4924      	ldr	r1, [pc, #144]	; (8000ec4 <Task3_Init+0x1e0>)
 8000e32:	482a      	ldr	r0, [pc, #168]	; (8000edc <Task3_Init+0x1f8>)
 8000e34:	f004 fba4 	bl	8005580 <siprintf>
		HAL_UART_Transmit(&huart2,str3,sizeof(str3),500);
 8000e38:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e3c:	220a      	movs	r2, #10
 8000e3e:	4927      	ldr	r1, [pc, #156]	; (8000edc <Task3_Init+0x1f8>)
 8000e40:	4822      	ldr	r0, [pc, #136]	; (8000ecc <Task3_Init+0x1e8>)
 8000e42:	f003 f816 	bl	8003e72 <HAL_UART_Transmit>

		  sConfig.Channel = ADC_CHANNEL_13;
 8000e46:	230d      	movs	r3, #13
 8000e48:	60fb      	str	r3, [r7, #12]
		  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	613b      	str	r3, [r7, #16]
		  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000e4e:	2305      	movs	r3, #5
 8000e50:	617b      	str	r3, [r7, #20]
		  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e52:	f107 030c 	add.w	r3, r7, #12
 8000e56:	4619      	mov	r1, r3
 8000e58:	4818      	ldr	r0, [pc, #96]	; (8000ebc <Task3_Init+0x1d8>)
 8000e5a:	f000 fdf5 	bl	8001a48 <HAL_ADC_ConfigChannel>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <Task3_Init+0x184>
		  {
		    Error_Handler();
 8000e64:	f000 f862 	bl	8000f2c <Error_Handler>
		  }
		HAL_ADC_Start(&hadc1);
 8000e68:	4814      	ldr	r0, [pc, #80]	; (8000ebc <Task3_Init+0x1d8>)
 8000e6a:	f000 fc01 	bl	8001670 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1,100);
 8000e6e:	2164      	movs	r1, #100	; 0x64
 8000e70:	4812      	ldr	r0, [pc, #72]	; (8000ebc <Task3_Init+0x1d8>)
 8000e72:	f000 fcd7 	bl	8001824 <HAL_ADC_PollForConversion>
		adc_val4=(float)HAL_ADC_GetValue(&hadc1);
 8000e76:	4811      	ldr	r0, [pc, #68]	; (8000ebc <Task3_Init+0x1d8>)
 8000e78:	f000 fdda 	bl	8001a30 <HAL_ADC_GetValue>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f7ff fa8c 	bl	800039c <__aeabi_ui2f>
 8000e84:	4603      	mov	r3, r0
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff fae0 	bl	800044c <__aeabi_f2iz>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	4a14      	ldr	r2, [pc, #80]	; (8000ee0 <Task3_Init+0x1fc>)
 8000e90:	6013      	str	r3, [r2, #0]
		HAL_ADC_Stop(&hadc1);
 8000e92:	480a      	ldr	r0, [pc, #40]	; (8000ebc <Task3_Init+0x1d8>)
 8000e94:	f000 fc9a 	bl	80017cc <HAL_ADC_Stop>
		sprintf(str4,"%d",adc_val4);
 8000e98:	4b11      	ldr	r3, [pc, #68]	; (8000ee0 <Task3_Init+0x1fc>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	4909      	ldr	r1, [pc, #36]	; (8000ec4 <Task3_Init+0x1e0>)
 8000ea0:	4810      	ldr	r0, [pc, #64]	; (8000ee4 <Task3_Init+0x200>)
 8000ea2:	f004 fb6d 	bl	8005580 <siprintf>
		HAL_UART_Transmit(&huart2,str4,sizeof(str4),500);
 8000ea6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000eaa:	220a      	movs	r2, #10
 8000eac:	490d      	ldr	r1, [pc, #52]	; (8000ee4 <Task3_Init+0x200>)
 8000eae:	4807      	ldr	r0, [pc, #28]	; (8000ecc <Task3_Init+0x1e8>)
 8000eb0:	f002 ffdf 	bl	8003e72 <HAL_UART_Transmit>

		osDelay(200);
 8000eb4:	20c8      	movs	r0, #200	; 0xc8
 8000eb6:	f003 f9b1 	bl	800421c <osDelay>
	{
 8000eba:	e717      	b.n	8000cec <Task3_Init+0x8>
 8000ebc:	2000032c 	.word	0x2000032c
 8000ec0:	200002ec 	.word	0x200002ec
 8000ec4:	08005f28 	.word	0x08005f28
 8000ec8:	200002f0 	.word	0x200002f0
 8000ecc:	20000450 	.word	0x20000450
 8000ed0:	200002fc 	.word	0x200002fc
 8000ed4:	20000300 	.word	0x20000300
 8000ed8:	2000030c 	.word	0x2000030c
 8000edc:	20000310 	.word	0x20000310
 8000ee0:	2000031c 	.word	0x2000031c
 8000ee4:	20000320 	.word	0x20000320

08000ee8 <Task4_Init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task4_Init */
void Task4_Init(void const * argument)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task4_Init */
  /* Infinite loop */
  for(;;)
  {

	osDelay(250);
 8000ef0:	20fa      	movs	r0, #250	; 0xfa
 8000ef2:	f003 f993 	bl	800421c <osDelay>
 8000ef6:	e7fb      	b.n	8000ef0 <Task4_Init+0x8>

08000ef8 <Task5_Init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task5_Init */
void Task5_Init(void const * argument)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task5_Init */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000f00:	2001      	movs	r0, #1
 8000f02:	f003 f98b 	bl	800421c <osDelay>
 8000f06:	e7fb      	b.n	8000f00 <Task5_Init+0x8>

08000f08 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a04      	ldr	r2, [pc, #16]	; (8000f28 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d101      	bne.n	8000f1e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000f1a:	f000 fa91 	bl	8001440 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f1e:	bf00      	nop
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40012c00 	.word	0x40012c00

08000f2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f30:	b672      	cpsid	i
}
 8000f32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000f34:	e7fe      	b.n	8000f34 <Error_Handler+0x8>
	...

08000f38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f3e:	4b11      	ldr	r3, [pc, #68]	; (8000f84 <HAL_MspInit+0x4c>)
 8000f40:	699b      	ldr	r3, [r3, #24]
 8000f42:	4a10      	ldr	r2, [pc, #64]	; (8000f84 <HAL_MspInit+0x4c>)
 8000f44:	f043 0301 	orr.w	r3, r3, #1
 8000f48:	6193      	str	r3, [r2, #24]
 8000f4a:	4b0e      	ldr	r3, [pc, #56]	; (8000f84 <HAL_MspInit+0x4c>)
 8000f4c:	699b      	ldr	r3, [r3, #24]
 8000f4e:	f003 0301 	and.w	r3, r3, #1
 8000f52:	607b      	str	r3, [r7, #4]
 8000f54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f56:	4b0b      	ldr	r3, [pc, #44]	; (8000f84 <HAL_MspInit+0x4c>)
 8000f58:	69db      	ldr	r3, [r3, #28]
 8000f5a:	4a0a      	ldr	r2, [pc, #40]	; (8000f84 <HAL_MspInit+0x4c>)
 8000f5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f60:	61d3      	str	r3, [r2, #28]
 8000f62:	4b08      	ldr	r3, [pc, #32]	; (8000f84 <HAL_MspInit+0x4c>)
 8000f64:	69db      	ldr	r3, [r3, #28]
 8000f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f6a:	603b      	str	r3, [r7, #0]
 8000f6c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f6e:	2200      	movs	r2, #0
 8000f70:	210f      	movs	r1, #15
 8000f72:	f06f 0001 	mvn.w	r0, #1
 8000f76:	f000 ffb0 	bl	8001eda <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f7a:	bf00      	nop
 8000f7c:	3708      	adds	r7, #8
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40021000 	.word	0x40021000

08000f88 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b088      	sub	sp, #32
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f90:	f107 0310 	add.w	r3, r7, #16
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	605a      	str	r2, [r3, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a28      	ldr	r2, [pc, #160]	; (8001044 <HAL_ADC_MspInit+0xbc>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d149      	bne.n	800103c <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fa8:	4b27      	ldr	r3, [pc, #156]	; (8001048 <HAL_ADC_MspInit+0xc0>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	4a26      	ldr	r2, [pc, #152]	; (8001048 <HAL_ADC_MspInit+0xc0>)
 8000fae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fb2:	6193      	str	r3, [r2, #24]
 8000fb4:	4b24      	ldr	r3, [pc, #144]	; (8001048 <HAL_ADC_MspInit+0xc0>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fc0:	4b21      	ldr	r3, [pc, #132]	; (8001048 <HAL_ADC_MspInit+0xc0>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	4a20      	ldr	r2, [pc, #128]	; (8001048 <HAL_ADC_MspInit+0xc0>)
 8000fc6:	f043 0310 	orr.w	r3, r3, #16
 8000fca:	6193      	str	r3, [r2, #24]
 8000fcc:	4b1e      	ldr	r3, [pc, #120]	; (8001048 <HAL_ADC_MspInit+0xc0>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	f003 0310 	and.w	r3, r3, #16
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000fd8:	230f      	movs	r3, #15
 8000fda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fdc:	2303      	movs	r3, #3
 8000fde:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fe0:	f107 0310 	add.w	r3, r7, #16
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4819      	ldr	r0, [pc, #100]	; (800104c <HAL_ADC_MspInit+0xc4>)
 8000fe8:	f001 fa54 	bl	8002494 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000fec:	4b18      	ldr	r3, [pc, #96]	; (8001050 <HAL_ADC_MspInit+0xc8>)
 8000fee:	4a19      	ldr	r2, [pc, #100]	; (8001054 <HAL_ADC_MspInit+0xcc>)
 8000ff0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ff2:	4b17      	ldr	r3, [pc, #92]	; (8001050 <HAL_ADC_MspInit+0xc8>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ff8:	4b15      	ldr	r3, [pc, #84]	; (8001050 <HAL_ADC_MspInit+0xc8>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ffe:	4b14      	ldr	r3, [pc, #80]	; (8001050 <HAL_ADC_MspInit+0xc8>)
 8001000:	2280      	movs	r2, #128	; 0x80
 8001002:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001004:	4b12      	ldr	r3, [pc, #72]	; (8001050 <HAL_ADC_MspInit+0xc8>)
 8001006:	f44f 7200 	mov.w	r2, #512	; 0x200
 800100a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800100c:	4b10      	ldr	r3, [pc, #64]	; (8001050 <HAL_ADC_MspInit+0xc8>)
 800100e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001012:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001014:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <HAL_ADC_MspInit+0xc8>)
 8001016:	2220      	movs	r2, #32
 8001018:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800101a:	4b0d      	ldr	r3, [pc, #52]	; (8001050 <HAL_ADC_MspInit+0xc8>)
 800101c:	2200      	movs	r2, #0
 800101e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001020:	480b      	ldr	r0, [pc, #44]	; (8001050 <HAL_ADC_MspInit+0xc8>)
 8001022:	f000 ff85 	bl	8001f30 <HAL_DMA_Init>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 800102c:	f7ff ff7e 	bl	8000f2c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	4a07      	ldr	r2, [pc, #28]	; (8001050 <HAL_ADC_MspInit+0xc8>)
 8001034:	621a      	str	r2, [r3, #32]
 8001036:	4a06      	ldr	r2, [pc, #24]	; (8001050 <HAL_ADC_MspInit+0xc8>)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800103c:	bf00      	nop
 800103e:	3720      	adds	r7, #32
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40012400 	.word	0x40012400
 8001048:	40021000 	.word	0x40021000
 800104c:	40011000 	.word	0x40011000
 8001050:	2000035c 	.word	0x2000035c
 8001054:	40020008 	.word	0x40020008

08001058 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08c      	sub	sp, #48	; 0x30
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001060:	f107 031c 	add.w	r3, r7, #28
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4a3e      	ldr	r2, [pc, #248]	; (800116c <HAL_SPI_MspInit+0x114>)
 8001074:	4293      	cmp	r3, r2
 8001076:	d130      	bne.n	80010da <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001078:	4b3d      	ldr	r3, [pc, #244]	; (8001170 <HAL_SPI_MspInit+0x118>)
 800107a:	699b      	ldr	r3, [r3, #24]
 800107c:	4a3c      	ldr	r2, [pc, #240]	; (8001170 <HAL_SPI_MspInit+0x118>)
 800107e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001082:	6193      	str	r3, [r2, #24]
 8001084:	4b3a      	ldr	r3, [pc, #232]	; (8001170 <HAL_SPI_MspInit+0x118>)
 8001086:	699b      	ldr	r3, [r3, #24]
 8001088:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800108c:	61bb      	str	r3, [r7, #24]
 800108e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001090:	4b37      	ldr	r3, [pc, #220]	; (8001170 <HAL_SPI_MspInit+0x118>)
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	4a36      	ldr	r2, [pc, #216]	; (8001170 <HAL_SPI_MspInit+0x118>)
 8001096:	f043 0304 	orr.w	r3, r3, #4
 800109a:	6193      	str	r3, [r2, #24]
 800109c:	4b34      	ldr	r3, [pc, #208]	; (8001170 <HAL_SPI_MspInit+0x118>)
 800109e:	699b      	ldr	r3, [r3, #24]
 80010a0:	f003 0304 	and.w	r3, r3, #4
 80010a4:	617b      	str	r3, [r7, #20]
 80010a6:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80010a8:	23a0      	movs	r3, #160	; 0xa0
 80010aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ac:	2302      	movs	r3, #2
 80010ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010b0:	2303      	movs	r3, #3
 80010b2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b4:	f107 031c 	add.w	r3, r7, #28
 80010b8:	4619      	mov	r1, r3
 80010ba:	482e      	ldr	r0, [pc, #184]	; (8001174 <HAL_SPI_MspInit+0x11c>)
 80010bc:	f001 f9ea 	bl	8002494 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80010c0:	2340      	movs	r3, #64	; 0x40
 80010c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010c4:	2300      	movs	r3, #0
 80010c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c8:	2300      	movs	r3, #0
 80010ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010cc:	f107 031c 	add.w	r3, r7, #28
 80010d0:	4619      	mov	r1, r3
 80010d2:	4828      	ldr	r0, [pc, #160]	; (8001174 <HAL_SPI_MspInit+0x11c>)
 80010d4:	f001 f9de 	bl	8002494 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80010d8:	e044      	b.n	8001164 <HAL_SPI_MspInit+0x10c>
  else if(hspi->Instance==SPI3)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4a26      	ldr	r2, [pc, #152]	; (8001178 <HAL_SPI_MspInit+0x120>)
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d13f      	bne.n	8001164 <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80010e4:	4b22      	ldr	r3, [pc, #136]	; (8001170 <HAL_SPI_MspInit+0x118>)
 80010e6:	69db      	ldr	r3, [r3, #28]
 80010e8:	4a21      	ldr	r2, [pc, #132]	; (8001170 <HAL_SPI_MspInit+0x118>)
 80010ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010ee:	61d3      	str	r3, [r2, #28]
 80010f0:	4b1f      	ldr	r3, [pc, #124]	; (8001170 <HAL_SPI_MspInit+0x118>)
 80010f2:	69db      	ldr	r3, [r3, #28]
 80010f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80010f8:	613b      	str	r3, [r7, #16]
 80010fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010fc:	4b1c      	ldr	r3, [pc, #112]	; (8001170 <HAL_SPI_MspInit+0x118>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	4a1b      	ldr	r2, [pc, #108]	; (8001170 <HAL_SPI_MspInit+0x118>)
 8001102:	f043 0310 	orr.w	r3, r3, #16
 8001106:	6193      	str	r3, [r2, #24]
 8001108:	4b19      	ldr	r3, [pc, #100]	; (8001170 <HAL_SPI_MspInit+0x118>)
 800110a:	699b      	ldr	r3, [r3, #24]
 800110c:	f003 0310 	and.w	r3, r3, #16
 8001110:	60fb      	str	r3, [r7, #12]
 8001112:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001114:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001118:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800111a:	2302      	movs	r3, #2
 800111c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800111e:	2303      	movs	r3, #3
 8001120:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001122:	f107 031c 	add.w	r3, r7, #28
 8001126:	4619      	mov	r1, r3
 8001128:	4814      	ldr	r0, [pc, #80]	; (800117c <HAL_SPI_MspInit+0x124>)
 800112a:	f001 f9b3 	bl	8002494 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800112e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001132:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001134:	2300      	movs	r3, #0
 8001136:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	2300      	movs	r3, #0
 800113a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800113c:	f107 031c 	add.w	r3, r7, #28
 8001140:	4619      	mov	r1, r3
 8001142:	480e      	ldr	r0, [pc, #56]	; (800117c <HAL_SPI_MspInit+0x124>)
 8001144:	f001 f9a6 	bl	8002494 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_SPI3_ENABLE();
 8001148:	4b0d      	ldr	r3, [pc, #52]	; (8001180 <HAL_SPI_MspInit+0x128>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800114e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001150:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001154:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001158:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800115c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800115e:	4a08      	ldr	r2, [pc, #32]	; (8001180 <HAL_SPI_MspInit+0x128>)
 8001160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001162:	6053      	str	r3, [r2, #4]
}
 8001164:	bf00      	nop
 8001166:	3730      	adds	r7, #48	; 0x30
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	40013000 	.word	0x40013000
 8001170:	40021000 	.word	0x40021000
 8001174:	40010800 	.word	0x40010800
 8001178:	40003c00 	.word	0x40003c00
 800117c:	40011000 	.word	0x40011000
 8001180:	40010000 	.word	0x40010000

08001184 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b088      	sub	sp, #32
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118c:	f107 0310 	add.w	r3, r7, #16
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	605a      	str	r2, [r3, #4]
 8001196:	609a      	str	r2, [r3, #8]
 8001198:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a1b      	ldr	r2, [pc, #108]	; (800120c <HAL_UART_MspInit+0x88>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d12f      	bne.n	8001204 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011a4:	4b1a      	ldr	r3, [pc, #104]	; (8001210 <HAL_UART_MspInit+0x8c>)
 80011a6:	69db      	ldr	r3, [r3, #28]
 80011a8:	4a19      	ldr	r2, [pc, #100]	; (8001210 <HAL_UART_MspInit+0x8c>)
 80011aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011ae:	61d3      	str	r3, [r2, #28]
 80011b0:	4b17      	ldr	r3, [pc, #92]	; (8001210 <HAL_UART_MspInit+0x8c>)
 80011b2:	69db      	ldr	r3, [r3, #28]
 80011b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011b8:	60fb      	str	r3, [r7, #12]
 80011ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011bc:	4b14      	ldr	r3, [pc, #80]	; (8001210 <HAL_UART_MspInit+0x8c>)
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	4a13      	ldr	r2, [pc, #76]	; (8001210 <HAL_UART_MspInit+0x8c>)
 80011c2:	f043 0304 	orr.w	r3, r3, #4
 80011c6:	6193      	str	r3, [r2, #24]
 80011c8:	4b11      	ldr	r3, [pc, #68]	; (8001210 <HAL_UART_MspInit+0x8c>)
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	f003 0304 	and.w	r3, r3, #4
 80011d0:	60bb      	str	r3, [r7, #8]
 80011d2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80011d4:	2304      	movs	r3, #4
 80011d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d8:	2302      	movs	r3, #2
 80011da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011dc:	2303      	movs	r3, #3
 80011de:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e0:	f107 0310 	add.w	r3, r7, #16
 80011e4:	4619      	mov	r1, r3
 80011e6:	480b      	ldr	r0, [pc, #44]	; (8001214 <HAL_UART_MspInit+0x90>)
 80011e8:	f001 f954 	bl	8002494 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80011ec:	2308      	movs	r3, #8
 80011ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f0:	2300      	movs	r3, #0
 80011f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f8:	f107 0310 	add.w	r3, r7, #16
 80011fc:	4619      	mov	r1, r3
 80011fe:	4805      	ldr	r0, [pc, #20]	; (8001214 <HAL_UART_MspInit+0x90>)
 8001200:	f001 f948 	bl	8002494 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001204:	bf00      	nop
 8001206:	3720      	adds	r7, #32
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40004400 	.word	0x40004400
 8001210:	40021000 	.word	0x40021000
 8001214:	40010800 	.word	0x40010800

08001218 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b08c      	sub	sp, #48	; 0x30
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001220:	2300      	movs	r3, #0
 8001222:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001224:	2300      	movs	r3, #0
 8001226:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001228:	2300      	movs	r3, #0
 800122a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800122e:	4b2e      	ldr	r3, [pc, #184]	; (80012e8 <HAL_InitTick+0xd0>)
 8001230:	699b      	ldr	r3, [r3, #24]
 8001232:	4a2d      	ldr	r2, [pc, #180]	; (80012e8 <HAL_InitTick+0xd0>)
 8001234:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001238:	6193      	str	r3, [r2, #24]
 800123a:	4b2b      	ldr	r3, [pc, #172]	; (80012e8 <HAL_InitTick+0xd0>)
 800123c:	699b      	ldr	r3, [r3, #24]
 800123e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001242:	60bb      	str	r3, [r7, #8]
 8001244:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001246:	f107 020c 	add.w	r2, r7, #12
 800124a:	f107 0310 	add.w	r3, r7, #16
 800124e:	4611      	mov	r1, r2
 8001250:	4618      	mov	r0, r3
 8001252:	f001 ffff 	bl	8003254 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001256:	f001 ffe9 	bl	800322c <HAL_RCC_GetPCLK2Freq>
 800125a:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800125c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800125e:	4a23      	ldr	r2, [pc, #140]	; (80012ec <HAL_InitTick+0xd4>)
 8001260:	fba2 2303 	umull	r2, r3, r2, r3
 8001264:	0c9b      	lsrs	r3, r3, #18
 8001266:	3b01      	subs	r3, #1
 8001268:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800126a:	4b21      	ldr	r3, [pc, #132]	; (80012f0 <HAL_InitTick+0xd8>)
 800126c:	4a21      	ldr	r2, [pc, #132]	; (80012f4 <HAL_InitTick+0xdc>)
 800126e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001270:	4b1f      	ldr	r3, [pc, #124]	; (80012f0 <HAL_InitTick+0xd8>)
 8001272:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001276:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001278:	4a1d      	ldr	r2, [pc, #116]	; (80012f0 <HAL_InitTick+0xd8>)
 800127a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800127c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800127e:	4b1c      	ldr	r3, [pc, #112]	; (80012f0 <HAL_InitTick+0xd8>)
 8001280:	2200      	movs	r2, #0
 8001282:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001284:	4b1a      	ldr	r3, [pc, #104]	; (80012f0 <HAL_InitTick+0xd8>)
 8001286:	2200      	movs	r2, #0
 8001288:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800128a:	4b19      	ldr	r3, [pc, #100]	; (80012f0 <HAL_InitTick+0xd8>)
 800128c:	2200      	movs	r2, #0
 800128e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001290:	4817      	ldr	r0, [pc, #92]	; (80012f0 <HAL_InitTick+0xd8>)
 8001292:	f002 fb45 	bl	8003920 <HAL_TIM_Base_Init>
 8001296:	4603      	mov	r3, r0
 8001298:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800129c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d11b      	bne.n	80012dc <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80012a4:	4812      	ldr	r0, [pc, #72]	; (80012f0 <HAL_InitTick+0xd8>)
 80012a6:	f002 fb93 	bl	80039d0 <HAL_TIM_Base_Start_IT>
 80012aa:	4603      	mov	r3, r0
 80012ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80012b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d111      	bne.n	80012dc <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80012b8:	2019      	movs	r0, #25
 80012ba:	f000 fe2a 	bl	8001f12 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2b0f      	cmp	r3, #15
 80012c2:	d808      	bhi.n	80012d6 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 80012c4:	2200      	movs	r2, #0
 80012c6:	6879      	ldr	r1, [r7, #4]
 80012c8:	2019      	movs	r0, #25
 80012ca:	f000 fe06 	bl	8001eda <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012ce:	4a0a      	ldr	r2, [pc, #40]	; (80012f8 <HAL_InitTick+0xe0>)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6013      	str	r3, [r2, #0]
 80012d4:	e002      	b.n	80012dc <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80012dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3730      	adds	r7, #48	; 0x30
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	40021000 	.word	0x40021000
 80012ec:	431bde83 	.word	0x431bde83
 80012f0:	200004a8 	.word	0x200004a8
 80012f4:	40012c00 	.word	0x40012c00
 80012f8:	20000004 	.word	0x20000004

080012fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001300:	e7fe      	b.n	8001300 <NMI_Handler+0x4>

08001302 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001302:	b480      	push	{r7}
 8001304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001306:	e7fe      	b.n	8001306 <HardFault_Handler+0x4>

08001308 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800130c:	e7fe      	b.n	800130c <MemManage_Handler+0x4>

0800130e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800130e:	b480      	push	{r7}
 8001310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001312:	e7fe      	b.n	8001312 <BusFault_Handler+0x4>

08001314 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001318:	e7fe      	b.n	8001318 <UsageFault_Handler+0x4>

0800131a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800131a:	b480      	push	{r7}
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800131e:	bf00      	nop
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr
	...

08001328 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800132c:	4802      	ldr	r0, [pc, #8]	; (8001338 <DMA1_Channel1_IRQHandler+0x10>)
 800132e:	f000 fe75 	bl	800201c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	2000035c 	.word	0x2000035c

0800133c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001340:	4802      	ldr	r0, [pc, #8]	; (800134c <TIM1_UP_IRQHandler+0x10>)
 8001342:	f002 fb9f 	bl	8003a84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	200004a8 	.word	0x200004a8

08001350 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b086      	sub	sp, #24
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001358:	4a14      	ldr	r2, [pc, #80]	; (80013ac <_sbrk+0x5c>)
 800135a:	4b15      	ldr	r3, [pc, #84]	; (80013b0 <_sbrk+0x60>)
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001364:	4b13      	ldr	r3, [pc, #76]	; (80013b4 <_sbrk+0x64>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d102      	bne.n	8001372 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800136c:	4b11      	ldr	r3, [pc, #68]	; (80013b4 <_sbrk+0x64>)
 800136e:	4a12      	ldr	r2, [pc, #72]	; (80013b8 <_sbrk+0x68>)
 8001370:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001372:	4b10      	ldr	r3, [pc, #64]	; (80013b4 <_sbrk+0x64>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4413      	add	r3, r2
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	429a      	cmp	r2, r3
 800137e:	d207      	bcs.n	8001390 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001380:	f004 f8be 	bl	8005500 <__errno>
 8001384:	4603      	mov	r3, r0
 8001386:	220c      	movs	r2, #12
 8001388:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800138a:	f04f 33ff 	mov.w	r3, #4294967295
 800138e:	e009      	b.n	80013a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001390:	4b08      	ldr	r3, [pc, #32]	; (80013b4 <_sbrk+0x64>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001396:	4b07      	ldr	r3, [pc, #28]	; (80013b4 <_sbrk+0x64>)
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4413      	add	r3, r2
 800139e:	4a05      	ldr	r2, [pc, #20]	; (80013b4 <_sbrk+0x64>)
 80013a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013a2:	68fb      	ldr	r3, [r7, #12]
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3718      	adds	r7, #24
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	20010000 	.word	0x20010000
 80013b0:	00000400 	.word	0x00000400
 80013b4:	200004f0 	.word	0x200004f0
 80013b8:	20001658 	.word	0x20001658

080013bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bc80      	pop	{r7}
 80013c6:	4770      	bx	lr

080013c8 <Reset_Handler>:
 80013c8:	480c      	ldr	r0, [pc, #48]	; (80013fc <LoopFillZerobss+0x12>)
 80013ca:	490d      	ldr	r1, [pc, #52]	; (8001400 <LoopFillZerobss+0x16>)
 80013cc:	4a0d      	ldr	r2, [pc, #52]	; (8001404 <LoopFillZerobss+0x1a>)
 80013ce:	2300      	movs	r3, #0
 80013d0:	e002      	b.n	80013d8 <LoopCopyDataInit>

080013d2 <CopyDataInit>:
 80013d2:	58d4      	ldr	r4, [r2, r3]
 80013d4:	50c4      	str	r4, [r0, r3]
 80013d6:	3304      	adds	r3, #4

080013d8 <LoopCopyDataInit>:
 80013d8:	18c4      	adds	r4, r0, r3
 80013da:	428c      	cmp	r4, r1
 80013dc:	d3f9      	bcc.n	80013d2 <CopyDataInit>
 80013de:	4a0a      	ldr	r2, [pc, #40]	; (8001408 <LoopFillZerobss+0x1e>)
 80013e0:	4c0a      	ldr	r4, [pc, #40]	; (800140c <LoopFillZerobss+0x22>)
 80013e2:	2300      	movs	r3, #0
 80013e4:	e001      	b.n	80013ea <LoopFillZerobss>

080013e6 <FillZerobss>:
 80013e6:	6013      	str	r3, [r2, #0]
 80013e8:	3204      	adds	r2, #4

080013ea <LoopFillZerobss>:
 80013ea:	42a2      	cmp	r2, r4
 80013ec:	d3fb      	bcc.n	80013e6 <FillZerobss>
 80013ee:	f7ff ffe5 	bl	80013bc <SystemInit>
 80013f2:	f004 f88b 	bl	800550c <__libc_init_array>
 80013f6:	f7ff f9eb 	bl	80007d0 <main>
 80013fa:	4770      	bx	lr
 80013fc:	20000000 	.word	0x20000000
 8001400:	20000074 	.word	0x20000074
 8001404:	08005fd0 	.word	0x08005fd0
 8001408:	20000074 	.word	0x20000074
 800140c:	20001654 	.word	0x20001654

08001410 <ADC1_2_IRQHandler>:
 8001410:	e7fe      	b.n	8001410 <ADC1_2_IRQHandler>
	...

08001414 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001418:	4b08      	ldr	r3, [pc, #32]	; (800143c <HAL_Init+0x28>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a07      	ldr	r2, [pc, #28]	; (800143c <HAL_Init+0x28>)
 800141e:	f043 0310 	orr.w	r3, r3, #16
 8001422:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001424:	2003      	movs	r0, #3
 8001426:	f000 fd4d 	bl	8001ec4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800142a:	200f      	movs	r0, #15
 800142c:	f7ff fef4 	bl	8001218 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001430:	f7ff fd82 	bl	8000f38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001434:	2300      	movs	r3, #0
}
 8001436:	4618      	mov	r0, r3
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40022000 	.word	0x40022000

08001440 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001444:	4b05      	ldr	r3, [pc, #20]	; (800145c <HAL_IncTick+0x1c>)
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	461a      	mov	r2, r3
 800144a:	4b05      	ldr	r3, [pc, #20]	; (8001460 <HAL_IncTick+0x20>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4413      	add	r3, r2
 8001450:	4a03      	ldr	r2, [pc, #12]	; (8001460 <HAL_IncTick+0x20>)
 8001452:	6013      	str	r3, [r2, #0]
}
 8001454:	bf00      	nop
 8001456:	46bd      	mov	sp, r7
 8001458:	bc80      	pop	{r7}
 800145a:	4770      	bx	lr
 800145c:	20000008 	.word	0x20000008
 8001460:	200004f4 	.word	0x200004f4

08001464 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  return uwTick;
 8001468:	4b02      	ldr	r3, [pc, #8]	; (8001474 <HAL_GetTick+0x10>)
 800146a:	681b      	ldr	r3, [r3, #0]
}
 800146c:	4618      	mov	r0, r3
 800146e:	46bd      	mov	sp, r7
 8001470:	bc80      	pop	{r7}
 8001472:	4770      	bx	lr
 8001474:	200004f4 	.word	0x200004f4

08001478 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001480:	f7ff fff0 	bl	8001464 <HAL_GetTick>
 8001484:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001490:	d005      	beq.n	800149e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001492:	4b0a      	ldr	r3, [pc, #40]	; (80014bc <HAL_Delay+0x44>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	461a      	mov	r2, r3
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	4413      	add	r3, r2
 800149c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800149e:	bf00      	nop
 80014a0:	f7ff ffe0 	bl	8001464 <HAL_GetTick>
 80014a4:	4602      	mov	r2, r0
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	1ad3      	subs	r3, r2, r3
 80014aa:	68fa      	ldr	r2, [r7, #12]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d8f7      	bhi.n	80014a0 <HAL_Delay+0x28>
  {
  }
}
 80014b0:	bf00      	nop
 80014b2:	bf00      	nop
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20000008 	.word	0x20000008

080014c0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014c8:	2300      	movs	r3, #0
 80014ca:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80014cc:	2300      	movs	r3, #0
 80014ce:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80014d0:	2300      	movs	r3, #0
 80014d2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80014d4:	2300      	movs	r3, #0
 80014d6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d101      	bne.n	80014e2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e0be      	b.n	8001660 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d109      	bne.n	8001504 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2200      	movs	r2, #0
 80014f4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2200      	movs	r2, #0
 80014fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	f7ff fd42 	bl	8000f88 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	f000 fbf1 	bl	8001cec <ADC_ConversionStop_Disable>
 800150a:	4603      	mov	r3, r0
 800150c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001512:	f003 0310 	and.w	r3, r3, #16
 8001516:	2b00      	cmp	r3, #0
 8001518:	f040 8099 	bne.w	800164e <HAL_ADC_Init+0x18e>
 800151c:	7dfb      	ldrb	r3, [r7, #23]
 800151e:	2b00      	cmp	r3, #0
 8001520:	f040 8095 	bne.w	800164e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001528:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800152c:	f023 0302 	bic.w	r3, r3, #2
 8001530:	f043 0202 	orr.w	r2, r3, #2
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001540:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	7b1b      	ldrb	r3, [r3, #12]
 8001546:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001548:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800154a:	68ba      	ldr	r2, [r7, #8]
 800154c:	4313      	orrs	r3, r2
 800154e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001558:	d003      	beq.n	8001562 <HAL_ADC_Init+0xa2>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	2b01      	cmp	r3, #1
 8001560:	d102      	bne.n	8001568 <HAL_ADC_Init+0xa8>
 8001562:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001566:	e000      	b.n	800156a <HAL_ADC_Init+0xaa>
 8001568:	2300      	movs	r3, #0
 800156a:	693a      	ldr	r2, [r7, #16]
 800156c:	4313      	orrs	r3, r2
 800156e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	7d1b      	ldrb	r3, [r3, #20]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d119      	bne.n	80015ac <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	7b1b      	ldrb	r3, [r3, #12]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d109      	bne.n	8001594 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	3b01      	subs	r3, #1
 8001586:	035a      	lsls	r2, r3, #13
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	4313      	orrs	r3, r2
 800158c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001590:	613b      	str	r3, [r7, #16]
 8001592:	e00b      	b.n	80015ac <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001598:	f043 0220 	orr.w	r2, r3, #32
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015a4:	f043 0201 	orr.w	r2, r3, #1
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	693a      	ldr	r2, [r7, #16]
 80015bc:	430a      	orrs	r2, r1
 80015be:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	689a      	ldr	r2, [r3, #8]
 80015c6:	4b28      	ldr	r3, [pc, #160]	; (8001668 <HAL_ADC_Init+0x1a8>)
 80015c8:	4013      	ands	r3, r2
 80015ca:	687a      	ldr	r2, [r7, #4]
 80015cc:	6812      	ldr	r2, [r2, #0]
 80015ce:	68b9      	ldr	r1, [r7, #8]
 80015d0:	430b      	orrs	r3, r1
 80015d2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015dc:	d003      	beq.n	80015e6 <HAL_ADC_Init+0x126>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d104      	bne.n	80015f0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	691b      	ldr	r3, [r3, #16]
 80015ea:	3b01      	subs	r3, #1
 80015ec:	051b      	lsls	r3, r3, #20
 80015ee:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015f6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	68fa      	ldr	r2, [r7, #12]
 8001600:	430a      	orrs	r2, r1
 8001602:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	689a      	ldr	r2, [r3, #8]
 800160a:	4b18      	ldr	r3, [pc, #96]	; (800166c <HAL_ADC_Init+0x1ac>)
 800160c:	4013      	ands	r3, r2
 800160e:	68ba      	ldr	r2, [r7, #8]
 8001610:	429a      	cmp	r2, r3
 8001612:	d10b      	bne.n	800162c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2200      	movs	r2, #0
 8001618:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800161e:	f023 0303 	bic.w	r3, r3, #3
 8001622:	f043 0201 	orr.w	r2, r3, #1
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800162a:	e018      	b.n	800165e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001630:	f023 0312 	bic.w	r3, r3, #18
 8001634:	f043 0210 	orr.w	r2, r3, #16
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001640:	f043 0201 	orr.w	r2, r3, #1
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800164c:	e007      	b.n	800165e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001652:	f043 0210 	orr.w	r2, r3, #16
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800165e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3718      	adds	r7, #24
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	ffe1f7fd 	.word	0xffe1f7fd
 800166c:	ff1f0efe 	.word	0xff1f0efe

08001670 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001678:	2300      	movs	r3, #0
 800167a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001682:	2b01      	cmp	r3, #1
 8001684:	d101      	bne.n	800168a <HAL_ADC_Start+0x1a>
 8001686:	2302      	movs	r3, #2
 8001688:	e098      	b.n	80017bc <HAL_ADC_Start+0x14c>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2201      	movs	r2, #1
 800168e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f000 fad0 	bl	8001c38 <ADC_Enable>
 8001698:	4603      	mov	r3, r0
 800169a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800169c:	7bfb      	ldrb	r3, [r7, #15]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	f040 8087 	bne.w	80017b2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016ac:	f023 0301 	bic.w	r3, r3, #1
 80016b0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a41      	ldr	r2, [pc, #260]	; (80017c4 <HAL_ADC_Start+0x154>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d105      	bne.n	80016ce <HAL_ADC_Start+0x5e>
 80016c2:	4b41      	ldr	r3, [pc, #260]	; (80017c8 <HAL_ADC_Start+0x158>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d115      	bne.n	80016fa <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d026      	beq.n	8001736 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80016f0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80016f8:	e01d      	b.n	8001736 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016fe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a2f      	ldr	r2, [pc, #188]	; (80017c8 <HAL_ADC_Start+0x158>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d004      	beq.n	800171a <HAL_ADC_Start+0xaa>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a2b      	ldr	r2, [pc, #172]	; (80017c4 <HAL_ADC_Start+0x154>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d10d      	bne.n	8001736 <HAL_ADC_Start+0xc6>
 800171a:	4b2b      	ldr	r3, [pc, #172]	; (80017c8 <HAL_ADC_Start+0x158>)
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001722:	2b00      	cmp	r3, #0
 8001724:	d007      	beq.n	8001736 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800172a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800172e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800173a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800173e:	2b00      	cmp	r3, #0
 8001740:	d006      	beq.n	8001750 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001746:	f023 0206 	bic.w	r2, r3, #6
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	62da      	str	r2, [r3, #44]	; 0x2c
 800174e:	e002      	b.n	8001756 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2200      	movs	r2, #0
 8001754:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2200      	movs	r2, #0
 800175a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f06f 0202 	mvn.w	r2, #2
 8001766:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001772:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001776:	d113      	bne.n	80017a0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800177c:	4a11      	ldr	r2, [pc, #68]	; (80017c4 <HAL_ADC_Start+0x154>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d105      	bne.n	800178e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001782:	4b11      	ldr	r3, [pc, #68]	; (80017c8 <HAL_ADC_Start+0x158>)
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800178a:	2b00      	cmp	r3, #0
 800178c:	d108      	bne.n	80017a0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800179c:	609a      	str	r2, [r3, #8]
 800179e:	e00c      	b.n	80017ba <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	689a      	ldr	r2, [r3, #8]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	e003      	b.n	80017ba <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80017ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3710      	adds	r7, #16
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	40012800 	.word	0x40012800
 80017c8:	40012400 	.word	0x40012400

080017cc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017d4:	2300      	movs	r3, #0
 80017d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d101      	bne.n	80017e6 <HAL_ADC_Stop+0x1a>
 80017e2:	2302      	movs	r3, #2
 80017e4:	e01a      	b.n	800181c <HAL_ADC_Stop+0x50>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2201      	movs	r2, #1
 80017ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f000 fa7c 	bl	8001cec <ADC_ConversionStop_Disable>
 80017f4:	4603      	mov	r3, r0
 80017f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80017f8:	7bfb      	ldrb	r3, [r7, #15]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d109      	bne.n	8001812 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001802:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001806:	f023 0301 	bic.w	r3, r3, #1
 800180a:	f043 0201 	orr.w	r2, r3, #1
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2200      	movs	r2, #0
 8001816:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800181a:	7bfb      	ldrb	r3, [r7, #15]
}
 800181c:	4618      	mov	r0, r3
 800181e:	3710      	adds	r7, #16
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}

08001824 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001824:	b590      	push	{r4, r7, lr}
 8001826:	b087      	sub	sp, #28
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800182e:	2300      	movs	r3, #0
 8001830:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001832:	2300      	movs	r3, #0
 8001834:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001836:	2300      	movs	r3, #0
 8001838:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800183a:	f7ff fe13 	bl	8001464 <HAL_GetTick>
 800183e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800184a:	2b00      	cmp	r3, #0
 800184c:	d00b      	beq.n	8001866 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001852:	f043 0220 	orr.w	r2, r3, #32
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2200      	movs	r2, #0
 800185e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e0d3      	b.n	8001a0e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001870:	2b00      	cmp	r3, #0
 8001872:	d131      	bne.n	80018d8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800187a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800187e:	2b00      	cmp	r3, #0
 8001880:	d12a      	bne.n	80018d8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001882:	e021      	b.n	80018c8 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800188a:	d01d      	beq.n	80018c8 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d007      	beq.n	80018a2 <HAL_ADC_PollForConversion+0x7e>
 8001892:	f7ff fde7 	bl	8001464 <HAL_GetTick>
 8001896:	4602      	mov	r2, r0
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	429a      	cmp	r2, r3
 80018a0:	d212      	bcs.n	80018c8 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f003 0302 	and.w	r3, r3, #2
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d10b      	bne.n	80018c8 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018b4:	f043 0204 	orr.w	r2, r3, #4
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2200      	movs	r2, #0
 80018c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 80018c4:	2303      	movs	r3, #3
 80018c6:	e0a2      	b.n	8001a0e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d0d6      	beq.n	8001884 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80018d6:	e070      	b.n	80019ba <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80018d8:	4b4f      	ldr	r3, [pc, #316]	; (8001a18 <HAL_ADC_PollForConversion+0x1f4>)
 80018da:	681c      	ldr	r4, [r3, #0]
 80018dc:	2002      	movs	r0, #2
 80018de:	f001 fe39 	bl	8003554 <HAL_RCCEx_GetPeriphCLKFreq>
 80018e2:	4603      	mov	r3, r0
 80018e4:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	6919      	ldr	r1, [r3, #16]
 80018ee:	4b4b      	ldr	r3, [pc, #300]	; (8001a1c <HAL_ADC_PollForConversion+0x1f8>)
 80018f0:	400b      	ands	r3, r1
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d118      	bne.n	8001928 <HAL_ADC_PollForConversion+0x104>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	68d9      	ldr	r1, [r3, #12]
 80018fc:	4b48      	ldr	r3, [pc, #288]	; (8001a20 <HAL_ADC_PollForConversion+0x1fc>)
 80018fe:	400b      	ands	r3, r1
 8001900:	2b00      	cmp	r3, #0
 8001902:	d111      	bne.n	8001928 <HAL_ADC_PollForConversion+0x104>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	6919      	ldr	r1, [r3, #16]
 800190a:	4b46      	ldr	r3, [pc, #280]	; (8001a24 <HAL_ADC_PollForConversion+0x200>)
 800190c:	400b      	ands	r3, r1
 800190e:	2b00      	cmp	r3, #0
 8001910:	d108      	bne.n	8001924 <HAL_ADC_PollForConversion+0x100>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	68d9      	ldr	r1, [r3, #12]
 8001918:	4b43      	ldr	r3, [pc, #268]	; (8001a28 <HAL_ADC_PollForConversion+0x204>)
 800191a:	400b      	ands	r3, r1
 800191c:	2b00      	cmp	r3, #0
 800191e:	d101      	bne.n	8001924 <HAL_ADC_PollForConversion+0x100>
 8001920:	2314      	movs	r3, #20
 8001922:	e020      	b.n	8001966 <HAL_ADC_PollForConversion+0x142>
 8001924:	2329      	movs	r3, #41	; 0x29
 8001926:	e01e      	b.n	8001966 <HAL_ADC_PollForConversion+0x142>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	6919      	ldr	r1, [r3, #16]
 800192e:	4b3d      	ldr	r3, [pc, #244]	; (8001a24 <HAL_ADC_PollForConversion+0x200>)
 8001930:	400b      	ands	r3, r1
 8001932:	2b00      	cmp	r3, #0
 8001934:	d106      	bne.n	8001944 <HAL_ADC_PollForConversion+0x120>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	68d9      	ldr	r1, [r3, #12]
 800193c:	4b3a      	ldr	r3, [pc, #232]	; (8001a28 <HAL_ADC_PollForConversion+0x204>)
 800193e:	400b      	ands	r3, r1
 8001940:	2b00      	cmp	r3, #0
 8001942:	d00d      	beq.n	8001960 <HAL_ADC_PollForConversion+0x13c>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	6919      	ldr	r1, [r3, #16]
 800194a:	4b38      	ldr	r3, [pc, #224]	; (8001a2c <HAL_ADC_PollForConversion+0x208>)
 800194c:	400b      	ands	r3, r1
 800194e:	2b00      	cmp	r3, #0
 8001950:	d108      	bne.n	8001964 <HAL_ADC_PollForConversion+0x140>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	68d9      	ldr	r1, [r3, #12]
 8001958:	4b34      	ldr	r3, [pc, #208]	; (8001a2c <HAL_ADC_PollForConversion+0x208>)
 800195a:	400b      	ands	r3, r1
 800195c:	2b00      	cmp	r3, #0
 800195e:	d101      	bne.n	8001964 <HAL_ADC_PollForConversion+0x140>
 8001960:	2354      	movs	r3, #84	; 0x54
 8001962:	e000      	b.n	8001966 <HAL_ADC_PollForConversion+0x142>
 8001964:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001966:	fb02 f303 	mul.w	r3, r2, r3
 800196a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800196c:	e021      	b.n	80019b2 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001974:	d01a      	beq.n	80019ac <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d007      	beq.n	800198c <HAL_ADC_PollForConversion+0x168>
 800197c:	f7ff fd72 	bl	8001464 <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	683a      	ldr	r2, [r7, #0]
 8001988:	429a      	cmp	r2, r3
 800198a:	d20f      	bcs.n	80019ac <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	429a      	cmp	r2, r3
 8001992:	d90b      	bls.n	80019ac <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001998:	f043 0204 	orr.w	r2, r3, #4
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2200      	movs	r2, #0
 80019a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e030      	b.n	8001a0e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	3301      	adds	r3, #1
 80019b0:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	693a      	ldr	r2, [r7, #16]
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d8d9      	bhi.n	800196e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f06f 0212 	mvn.w	r2, #18
 80019c2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80019da:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80019de:	d115      	bne.n	8001a0c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d111      	bne.n	8001a0c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d105      	bne.n	8001a0c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a04:	f043 0201 	orr.w	r2, r3, #1
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001a0c:	2300      	movs	r3, #0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	371c      	adds	r7, #28
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd90      	pop	{r4, r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000000 	.word	0x20000000
 8001a1c:	24924924 	.word	0x24924924
 8001a20:	00924924 	.word	0x00924924
 8001a24:	12492492 	.word	0x12492492
 8001a28:	00492492 	.word	0x00492492
 8001a2c:	00249249 	.word	0x00249249

08001a30 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	370c      	adds	r7, #12
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bc80      	pop	{r7}
 8001a46:	4770      	bx	lr

08001a48 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001a48:	b480      	push	{r7}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a52:	2300      	movs	r3, #0
 8001a54:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001a56:	2300      	movs	r3, #0
 8001a58:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d101      	bne.n	8001a68 <HAL_ADC_ConfigChannel+0x20>
 8001a64:	2302      	movs	r3, #2
 8001a66:	e0dc      	b.n	8001c22 <HAL_ADC_ConfigChannel+0x1da>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	2b06      	cmp	r3, #6
 8001a76:	d81c      	bhi.n	8001ab2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	685a      	ldr	r2, [r3, #4]
 8001a82:	4613      	mov	r3, r2
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	4413      	add	r3, r2
 8001a88:	3b05      	subs	r3, #5
 8001a8a:	221f      	movs	r2, #31
 8001a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a90:	43db      	mvns	r3, r3
 8001a92:	4019      	ands	r1, r3
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	6818      	ldr	r0, [r3, #0]
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685a      	ldr	r2, [r3, #4]
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	4413      	add	r3, r2
 8001aa2:	3b05      	subs	r3, #5
 8001aa4:	fa00 f203 	lsl.w	r2, r0, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	430a      	orrs	r2, r1
 8001aae:	635a      	str	r2, [r3, #52]	; 0x34
 8001ab0:	e03c      	b.n	8001b2c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	2b0c      	cmp	r3, #12
 8001ab8:	d81c      	bhi.n	8001af4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685a      	ldr	r2, [r3, #4]
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	4413      	add	r3, r2
 8001aca:	3b23      	subs	r3, #35	; 0x23
 8001acc:	221f      	movs	r2, #31
 8001ace:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad2:	43db      	mvns	r3, r3
 8001ad4:	4019      	ands	r1, r3
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	6818      	ldr	r0, [r3, #0]
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	685a      	ldr	r2, [r3, #4]
 8001ade:	4613      	mov	r3, r2
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	4413      	add	r3, r2
 8001ae4:	3b23      	subs	r3, #35	; 0x23
 8001ae6:	fa00 f203 	lsl.w	r2, r0, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	430a      	orrs	r2, r1
 8001af0:	631a      	str	r2, [r3, #48]	; 0x30
 8001af2:	e01b      	b.n	8001b2c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	685a      	ldr	r2, [r3, #4]
 8001afe:	4613      	mov	r3, r2
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	4413      	add	r3, r2
 8001b04:	3b41      	subs	r3, #65	; 0x41
 8001b06:	221f      	movs	r2, #31
 8001b08:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0c:	43db      	mvns	r3, r3
 8001b0e:	4019      	ands	r1, r3
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	6818      	ldr	r0, [r3, #0]
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	685a      	ldr	r2, [r3, #4]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	4413      	add	r3, r2
 8001b1e:	3b41      	subs	r3, #65	; 0x41
 8001b20:	fa00 f203 	lsl.w	r2, r0, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2b09      	cmp	r3, #9
 8001b32:	d91c      	bls.n	8001b6e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	68d9      	ldr	r1, [r3, #12]
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	4413      	add	r3, r2
 8001b44:	3b1e      	subs	r3, #30
 8001b46:	2207      	movs	r2, #7
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	4019      	ands	r1, r3
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	6898      	ldr	r0, [r3, #8]
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	4413      	add	r3, r2
 8001b5e:	3b1e      	subs	r3, #30
 8001b60:	fa00 f203 	lsl.w	r2, r0, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	430a      	orrs	r2, r1
 8001b6a:	60da      	str	r2, [r3, #12]
 8001b6c:	e019      	b.n	8001ba2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	6919      	ldr	r1, [r3, #16]
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	4613      	mov	r3, r2
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	4413      	add	r3, r2
 8001b7e:	2207      	movs	r2, #7
 8001b80:	fa02 f303 	lsl.w	r3, r2, r3
 8001b84:	43db      	mvns	r3, r3
 8001b86:	4019      	ands	r1, r3
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	6898      	ldr	r0, [r3, #8]
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	4613      	mov	r3, r2
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	4413      	add	r3, r2
 8001b96:	fa00 f203 	lsl.w	r2, r0, r3
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	430a      	orrs	r2, r1
 8001ba0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	2b10      	cmp	r3, #16
 8001ba8:	d003      	beq.n	8001bb2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001bae:	2b11      	cmp	r3, #17
 8001bb0:	d132      	bne.n	8001c18 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a1d      	ldr	r2, [pc, #116]	; (8001c2c <HAL_ADC_ConfigChannel+0x1e4>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d125      	bne.n	8001c08 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d126      	bne.n	8001c18 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	689a      	ldr	r2, [r3, #8]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001bd8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2b10      	cmp	r3, #16
 8001be0:	d11a      	bne.n	8001c18 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001be2:	4b13      	ldr	r3, [pc, #76]	; (8001c30 <HAL_ADC_ConfigChannel+0x1e8>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a13      	ldr	r2, [pc, #76]	; (8001c34 <HAL_ADC_ConfigChannel+0x1ec>)
 8001be8:	fba2 2303 	umull	r2, r3, r2, r3
 8001bec:	0c9a      	lsrs	r2, r3, #18
 8001bee:	4613      	mov	r3, r2
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	4413      	add	r3, r2
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001bf8:	e002      	b.n	8001c00 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	3b01      	subs	r3, #1
 8001bfe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d1f9      	bne.n	8001bfa <HAL_ADC_ConfigChannel+0x1b2>
 8001c06:	e007      	b.n	8001c18 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c0c:	f043 0220 	orr.w	r2, r3, #32
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3714      	adds	r7, #20
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bc80      	pop	{r7}
 8001c2a:	4770      	bx	lr
 8001c2c:	40012400 	.word	0x40012400
 8001c30:	20000000 	.word	0x20000000
 8001c34:	431bde83 	.word	0x431bde83

08001c38 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c40:	2300      	movs	r3, #0
 8001c42:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001c44:	2300      	movs	r3, #0
 8001c46:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d040      	beq.n	8001cd8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	689a      	ldr	r2, [r3, #8]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f042 0201 	orr.w	r2, r2, #1
 8001c64:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c66:	4b1f      	ldr	r3, [pc, #124]	; (8001ce4 <ADC_Enable+0xac>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a1f      	ldr	r2, [pc, #124]	; (8001ce8 <ADC_Enable+0xb0>)
 8001c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c70:	0c9b      	lsrs	r3, r3, #18
 8001c72:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001c74:	e002      	b.n	8001c7c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	3b01      	subs	r3, #1
 8001c7a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d1f9      	bne.n	8001c76 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001c82:	f7ff fbef 	bl	8001464 <HAL_GetTick>
 8001c86:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001c88:	e01f      	b.n	8001cca <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001c8a:	f7ff fbeb 	bl	8001464 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d918      	bls.n	8001cca <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d011      	beq.n	8001cca <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001caa:	f043 0210 	orr.w	r2, r3, #16
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cb6:	f043 0201 	orr.w	r2, r3, #1
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e007      	b.n	8001cda <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	f003 0301 	and.w	r3, r3, #1
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d1d8      	bne.n	8001c8a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20000000 	.word	0x20000000
 8001ce8:	431bde83 	.word	0x431bde83

08001cec <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	f003 0301 	and.w	r3, r3, #1
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d12e      	bne.n	8001d64 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	689a      	ldr	r2, [r3, #8]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f022 0201 	bic.w	r2, r2, #1
 8001d14:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d16:	f7ff fba5 	bl	8001464 <HAL_GetTick>
 8001d1a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001d1c:	e01b      	b.n	8001d56 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001d1e:	f7ff fba1 	bl	8001464 <HAL_GetTick>
 8001d22:	4602      	mov	r2, r0
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d914      	bls.n	8001d56 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d10d      	bne.n	8001d56 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d3e:	f043 0210 	orr.w	r2, r3, #16
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d4a:	f043 0201 	orr.w	r2, r3, #1
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e007      	b.n	8001d66 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f003 0301 	and.w	r3, r3, #1
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d0dc      	beq.n	8001d1e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
	...

08001d70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f003 0307 	and.w	r3, r3, #7
 8001d7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d80:	4b0c      	ldr	r3, [pc, #48]	; (8001db4 <__NVIC_SetPriorityGrouping+0x44>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d86:	68ba      	ldr	r2, [r7, #8]
 8001d88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001da0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001da2:	4a04      	ldr	r2, [pc, #16]	; (8001db4 <__NVIC_SetPriorityGrouping+0x44>)
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	60d3      	str	r3, [r2, #12]
}
 8001da8:	bf00      	nop
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bc80      	pop	{r7}
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dbc:	4b04      	ldr	r3, [pc, #16]	; (8001dd0 <__NVIC_GetPriorityGrouping+0x18>)
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	0a1b      	lsrs	r3, r3, #8
 8001dc2:	f003 0307 	and.w	r3, r3, #7
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bc80      	pop	{r7}
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	e000ed00 	.word	0xe000ed00

08001dd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	db0b      	blt.n	8001dfe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001de6:	79fb      	ldrb	r3, [r7, #7]
 8001de8:	f003 021f 	and.w	r2, r3, #31
 8001dec:	4906      	ldr	r1, [pc, #24]	; (8001e08 <__NVIC_EnableIRQ+0x34>)
 8001dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df2:	095b      	lsrs	r3, r3, #5
 8001df4:	2001      	movs	r0, #1
 8001df6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001dfe:	bf00      	nop
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bc80      	pop	{r7}
 8001e06:	4770      	bx	lr
 8001e08:	e000e100 	.word	0xe000e100

08001e0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	6039      	str	r1, [r7, #0]
 8001e16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	db0a      	blt.n	8001e36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	b2da      	uxtb	r2, r3
 8001e24:	490c      	ldr	r1, [pc, #48]	; (8001e58 <__NVIC_SetPriority+0x4c>)
 8001e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2a:	0112      	lsls	r2, r2, #4
 8001e2c:	b2d2      	uxtb	r2, r2
 8001e2e:	440b      	add	r3, r1
 8001e30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e34:	e00a      	b.n	8001e4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	b2da      	uxtb	r2, r3
 8001e3a:	4908      	ldr	r1, [pc, #32]	; (8001e5c <__NVIC_SetPriority+0x50>)
 8001e3c:	79fb      	ldrb	r3, [r7, #7]
 8001e3e:	f003 030f 	and.w	r3, r3, #15
 8001e42:	3b04      	subs	r3, #4
 8001e44:	0112      	lsls	r2, r2, #4
 8001e46:	b2d2      	uxtb	r2, r2
 8001e48:	440b      	add	r3, r1
 8001e4a:	761a      	strb	r2, [r3, #24]
}
 8001e4c:	bf00      	nop
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bc80      	pop	{r7}
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	e000e100 	.word	0xe000e100
 8001e5c:	e000ed00 	.word	0xe000ed00

08001e60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b089      	sub	sp, #36	; 0x24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	60f8      	str	r0, [r7, #12]
 8001e68:	60b9      	str	r1, [r7, #8]
 8001e6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f003 0307 	and.w	r3, r3, #7
 8001e72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	f1c3 0307 	rsb	r3, r3, #7
 8001e7a:	2b04      	cmp	r3, #4
 8001e7c:	bf28      	it	cs
 8001e7e:	2304      	movcs	r3, #4
 8001e80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	3304      	adds	r3, #4
 8001e86:	2b06      	cmp	r3, #6
 8001e88:	d902      	bls.n	8001e90 <NVIC_EncodePriority+0x30>
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	3b03      	subs	r3, #3
 8001e8e:	e000      	b.n	8001e92 <NVIC_EncodePriority+0x32>
 8001e90:	2300      	movs	r3, #0
 8001e92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e94:	f04f 32ff 	mov.w	r2, #4294967295
 8001e98:	69bb      	ldr	r3, [r7, #24]
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	43da      	mvns	r2, r3
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	401a      	ands	r2, r3
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ea8:	f04f 31ff 	mov.w	r1, #4294967295
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb2:	43d9      	mvns	r1, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eb8:	4313      	orrs	r3, r2
         );
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3724      	adds	r7, #36	; 0x24
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr

08001ec4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f7ff ff4f 	bl	8001d70 <__NVIC_SetPriorityGrouping>
}
 8001ed2:	bf00      	nop
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b086      	sub	sp, #24
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	60b9      	str	r1, [r7, #8]
 8001ee4:	607a      	str	r2, [r7, #4]
 8001ee6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001eec:	f7ff ff64 	bl	8001db8 <__NVIC_GetPriorityGrouping>
 8001ef0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	68b9      	ldr	r1, [r7, #8]
 8001ef6:	6978      	ldr	r0, [r7, #20]
 8001ef8:	f7ff ffb2 	bl	8001e60 <NVIC_EncodePriority>
 8001efc:	4602      	mov	r2, r0
 8001efe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f02:	4611      	mov	r1, r2
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff ff81 	bl	8001e0c <__NVIC_SetPriority>
}
 8001f0a:	bf00      	nop
 8001f0c:	3718      	adds	r7, #24
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b082      	sub	sp, #8
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	4603      	mov	r3, r0
 8001f1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff ff57 	bl	8001dd4 <__NVIC_EnableIRQ>
}
 8001f26:	bf00      	nop
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
	...

08001f30 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d101      	bne.n	8001f46 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e059      	b.n	8001ffa <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	4b2d      	ldr	r3, [pc, #180]	; (8002004 <HAL_DMA_Init+0xd4>)
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d80f      	bhi.n	8001f72 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	461a      	mov	r2, r3
 8001f58:	4b2b      	ldr	r3, [pc, #172]	; (8002008 <HAL_DMA_Init+0xd8>)
 8001f5a:	4413      	add	r3, r2
 8001f5c:	4a2b      	ldr	r2, [pc, #172]	; (800200c <HAL_DMA_Init+0xdc>)
 8001f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f62:	091b      	lsrs	r3, r3, #4
 8001f64:	009a      	lsls	r2, r3, #2
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4a28      	ldr	r2, [pc, #160]	; (8002010 <HAL_DMA_Init+0xe0>)
 8001f6e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001f70:	e00e      	b.n	8001f90 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	461a      	mov	r2, r3
 8001f78:	4b26      	ldr	r3, [pc, #152]	; (8002014 <HAL_DMA_Init+0xe4>)
 8001f7a:	4413      	add	r3, r2
 8001f7c:	4a23      	ldr	r2, [pc, #140]	; (800200c <HAL_DMA_Init+0xdc>)
 8001f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f82:	091b      	lsrs	r3, r3, #4
 8001f84:	009a      	lsls	r2, r3, #2
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a22      	ldr	r2, [pc, #136]	; (8002018 <HAL_DMA_Init+0xe8>)
 8001f8e:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2202      	movs	r2, #2
 8001f94:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001fa6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001faa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001fb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	695b      	ldr	r3, [r3, #20]
 8001fc6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fcc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	69db      	ldr	r3, [r3, #28]
 8001fd2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001fd4:	68fa      	ldr	r2, [r7, #12]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	68fa      	ldr	r2, [r7, #12]
 8001fe0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2201      	movs	r2, #1
 8001fec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3714      	adds	r7, #20
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bc80      	pop	{r7}
 8002002:	4770      	bx	lr
 8002004:	40020407 	.word	0x40020407
 8002008:	bffdfff8 	.word	0xbffdfff8
 800200c:	cccccccd 	.word	0xcccccccd
 8002010:	40020000 	.word	0x40020000
 8002014:	bffdfbf8 	.word	0xbffdfbf8
 8002018:	40020400 	.word	0x40020400

0800201c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002038:	2204      	movs	r2, #4
 800203a:	409a      	lsls	r2, r3
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	4013      	ands	r3, r2
 8002040:	2b00      	cmp	r3, #0
 8002042:	f000 80f1 	beq.w	8002228 <HAL_DMA_IRQHandler+0x20c>
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	f003 0304 	and.w	r3, r3, #4
 800204c:	2b00      	cmp	r3, #0
 800204e:	f000 80eb 	beq.w	8002228 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0320 	and.w	r3, r3, #32
 800205c:	2b00      	cmp	r3, #0
 800205e:	d107      	bne.n	8002070 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f022 0204 	bic.w	r2, r2, #4
 800206e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	461a      	mov	r2, r3
 8002076:	4b5f      	ldr	r3, [pc, #380]	; (80021f4 <HAL_DMA_IRQHandler+0x1d8>)
 8002078:	429a      	cmp	r2, r3
 800207a:	d958      	bls.n	800212e <HAL_DMA_IRQHandler+0x112>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a5d      	ldr	r2, [pc, #372]	; (80021f8 <HAL_DMA_IRQHandler+0x1dc>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d04f      	beq.n	8002126 <HAL_DMA_IRQHandler+0x10a>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a5c      	ldr	r2, [pc, #368]	; (80021fc <HAL_DMA_IRQHandler+0x1e0>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d048      	beq.n	8002122 <HAL_DMA_IRQHandler+0x106>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a5a      	ldr	r2, [pc, #360]	; (8002200 <HAL_DMA_IRQHandler+0x1e4>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d040      	beq.n	800211c <HAL_DMA_IRQHandler+0x100>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a59      	ldr	r2, [pc, #356]	; (8002204 <HAL_DMA_IRQHandler+0x1e8>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d038      	beq.n	8002116 <HAL_DMA_IRQHandler+0xfa>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a57      	ldr	r2, [pc, #348]	; (8002208 <HAL_DMA_IRQHandler+0x1ec>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d030      	beq.n	8002110 <HAL_DMA_IRQHandler+0xf4>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a56      	ldr	r2, [pc, #344]	; (800220c <HAL_DMA_IRQHandler+0x1f0>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d028      	beq.n	800210a <HAL_DMA_IRQHandler+0xee>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a4d      	ldr	r2, [pc, #308]	; (80021f4 <HAL_DMA_IRQHandler+0x1d8>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d020      	beq.n	8002104 <HAL_DMA_IRQHandler+0xe8>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a52      	ldr	r2, [pc, #328]	; (8002210 <HAL_DMA_IRQHandler+0x1f4>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d019      	beq.n	8002100 <HAL_DMA_IRQHandler+0xe4>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a50      	ldr	r2, [pc, #320]	; (8002214 <HAL_DMA_IRQHandler+0x1f8>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d012      	beq.n	80020fc <HAL_DMA_IRQHandler+0xe0>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a4f      	ldr	r2, [pc, #316]	; (8002218 <HAL_DMA_IRQHandler+0x1fc>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d00a      	beq.n	80020f6 <HAL_DMA_IRQHandler+0xda>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a4d      	ldr	r2, [pc, #308]	; (800221c <HAL_DMA_IRQHandler+0x200>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d102      	bne.n	80020f0 <HAL_DMA_IRQHandler+0xd4>
 80020ea:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80020ee:	e01b      	b.n	8002128 <HAL_DMA_IRQHandler+0x10c>
 80020f0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80020f4:	e018      	b.n	8002128 <HAL_DMA_IRQHandler+0x10c>
 80020f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020fa:	e015      	b.n	8002128 <HAL_DMA_IRQHandler+0x10c>
 80020fc:	2340      	movs	r3, #64	; 0x40
 80020fe:	e013      	b.n	8002128 <HAL_DMA_IRQHandler+0x10c>
 8002100:	2304      	movs	r3, #4
 8002102:	e011      	b.n	8002128 <HAL_DMA_IRQHandler+0x10c>
 8002104:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002108:	e00e      	b.n	8002128 <HAL_DMA_IRQHandler+0x10c>
 800210a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800210e:	e00b      	b.n	8002128 <HAL_DMA_IRQHandler+0x10c>
 8002110:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002114:	e008      	b.n	8002128 <HAL_DMA_IRQHandler+0x10c>
 8002116:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800211a:	e005      	b.n	8002128 <HAL_DMA_IRQHandler+0x10c>
 800211c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002120:	e002      	b.n	8002128 <HAL_DMA_IRQHandler+0x10c>
 8002122:	2340      	movs	r3, #64	; 0x40
 8002124:	e000      	b.n	8002128 <HAL_DMA_IRQHandler+0x10c>
 8002126:	2304      	movs	r3, #4
 8002128:	4a3d      	ldr	r2, [pc, #244]	; (8002220 <HAL_DMA_IRQHandler+0x204>)
 800212a:	6053      	str	r3, [r2, #4]
 800212c:	e057      	b.n	80021de <HAL_DMA_IRQHandler+0x1c2>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a31      	ldr	r2, [pc, #196]	; (80021f8 <HAL_DMA_IRQHandler+0x1dc>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d04f      	beq.n	80021d8 <HAL_DMA_IRQHandler+0x1bc>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a2f      	ldr	r2, [pc, #188]	; (80021fc <HAL_DMA_IRQHandler+0x1e0>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d048      	beq.n	80021d4 <HAL_DMA_IRQHandler+0x1b8>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a2e      	ldr	r2, [pc, #184]	; (8002200 <HAL_DMA_IRQHandler+0x1e4>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d040      	beq.n	80021ce <HAL_DMA_IRQHandler+0x1b2>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a2c      	ldr	r2, [pc, #176]	; (8002204 <HAL_DMA_IRQHandler+0x1e8>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d038      	beq.n	80021c8 <HAL_DMA_IRQHandler+0x1ac>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a2b      	ldr	r2, [pc, #172]	; (8002208 <HAL_DMA_IRQHandler+0x1ec>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d030      	beq.n	80021c2 <HAL_DMA_IRQHandler+0x1a6>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a29      	ldr	r2, [pc, #164]	; (800220c <HAL_DMA_IRQHandler+0x1f0>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d028      	beq.n	80021bc <HAL_DMA_IRQHandler+0x1a0>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a21      	ldr	r2, [pc, #132]	; (80021f4 <HAL_DMA_IRQHandler+0x1d8>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d020      	beq.n	80021b6 <HAL_DMA_IRQHandler+0x19a>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a25      	ldr	r2, [pc, #148]	; (8002210 <HAL_DMA_IRQHandler+0x1f4>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d019      	beq.n	80021b2 <HAL_DMA_IRQHandler+0x196>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a24      	ldr	r2, [pc, #144]	; (8002214 <HAL_DMA_IRQHandler+0x1f8>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d012      	beq.n	80021ae <HAL_DMA_IRQHandler+0x192>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a22      	ldr	r2, [pc, #136]	; (8002218 <HAL_DMA_IRQHandler+0x1fc>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d00a      	beq.n	80021a8 <HAL_DMA_IRQHandler+0x18c>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a21      	ldr	r2, [pc, #132]	; (800221c <HAL_DMA_IRQHandler+0x200>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d102      	bne.n	80021a2 <HAL_DMA_IRQHandler+0x186>
 800219c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80021a0:	e01b      	b.n	80021da <HAL_DMA_IRQHandler+0x1be>
 80021a2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80021a6:	e018      	b.n	80021da <HAL_DMA_IRQHandler+0x1be>
 80021a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021ac:	e015      	b.n	80021da <HAL_DMA_IRQHandler+0x1be>
 80021ae:	2340      	movs	r3, #64	; 0x40
 80021b0:	e013      	b.n	80021da <HAL_DMA_IRQHandler+0x1be>
 80021b2:	2304      	movs	r3, #4
 80021b4:	e011      	b.n	80021da <HAL_DMA_IRQHandler+0x1be>
 80021b6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80021ba:	e00e      	b.n	80021da <HAL_DMA_IRQHandler+0x1be>
 80021bc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80021c0:	e00b      	b.n	80021da <HAL_DMA_IRQHandler+0x1be>
 80021c2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80021c6:	e008      	b.n	80021da <HAL_DMA_IRQHandler+0x1be>
 80021c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80021cc:	e005      	b.n	80021da <HAL_DMA_IRQHandler+0x1be>
 80021ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021d2:	e002      	b.n	80021da <HAL_DMA_IRQHandler+0x1be>
 80021d4:	2340      	movs	r3, #64	; 0x40
 80021d6:	e000      	b.n	80021da <HAL_DMA_IRQHandler+0x1be>
 80021d8:	2304      	movs	r3, #4
 80021da:	4a12      	ldr	r2, [pc, #72]	; (8002224 <HAL_DMA_IRQHandler+0x208>)
 80021dc:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	f000 8136 	beq.w	8002454 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80021f0:	e130      	b.n	8002454 <HAL_DMA_IRQHandler+0x438>
 80021f2:	bf00      	nop
 80021f4:	40020080 	.word	0x40020080
 80021f8:	40020008 	.word	0x40020008
 80021fc:	4002001c 	.word	0x4002001c
 8002200:	40020030 	.word	0x40020030
 8002204:	40020044 	.word	0x40020044
 8002208:	40020058 	.word	0x40020058
 800220c:	4002006c 	.word	0x4002006c
 8002210:	40020408 	.word	0x40020408
 8002214:	4002041c 	.word	0x4002041c
 8002218:	40020430 	.word	0x40020430
 800221c:	40020444 	.word	0x40020444
 8002220:	40020400 	.word	0x40020400
 8002224:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222c:	2202      	movs	r2, #2
 800222e:	409a      	lsls	r2, r3
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	4013      	ands	r3, r2
 8002234:	2b00      	cmp	r3, #0
 8002236:	f000 80dd 	beq.w	80023f4 <HAL_DMA_IRQHandler+0x3d8>
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	f003 0302 	and.w	r3, r3, #2
 8002240:	2b00      	cmp	r3, #0
 8002242:	f000 80d7 	beq.w	80023f4 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0320 	and.w	r3, r3, #32
 8002250:	2b00      	cmp	r3, #0
 8002252:	d10b      	bne.n	800226c <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f022 020a 	bic.w	r2, r2, #10
 8002262:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	461a      	mov	r2, r3
 8002272:	4b7b      	ldr	r3, [pc, #492]	; (8002460 <HAL_DMA_IRQHandler+0x444>)
 8002274:	429a      	cmp	r2, r3
 8002276:	d958      	bls.n	800232a <HAL_DMA_IRQHandler+0x30e>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a79      	ldr	r2, [pc, #484]	; (8002464 <HAL_DMA_IRQHandler+0x448>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d04f      	beq.n	8002322 <HAL_DMA_IRQHandler+0x306>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a78      	ldr	r2, [pc, #480]	; (8002468 <HAL_DMA_IRQHandler+0x44c>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d048      	beq.n	800231e <HAL_DMA_IRQHandler+0x302>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a76      	ldr	r2, [pc, #472]	; (800246c <HAL_DMA_IRQHandler+0x450>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d040      	beq.n	8002318 <HAL_DMA_IRQHandler+0x2fc>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a75      	ldr	r2, [pc, #468]	; (8002470 <HAL_DMA_IRQHandler+0x454>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d038      	beq.n	8002312 <HAL_DMA_IRQHandler+0x2f6>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a73      	ldr	r2, [pc, #460]	; (8002474 <HAL_DMA_IRQHandler+0x458>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d030      	beq.n	800230c <HAL_DMA_IRQHandler+0x2f0>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a72      	ldr	r2, [pc, #456]	; (8002478 <HAL_DMA_IRQHandler+0x45c>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d028      	beq.n	8002306 <HAL_DMA_IRQHandler+0x2ea>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a69      	ldr	r2, [pc, #420]	; (8002460 <HAL_DMA_IRQHandler+0x444>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d020      	beq.n	8002300 <HAL_DMA_IRQHandler+0x2e4>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a6e      	ldr	r2, [pc, #440]	; (800247c <HAL_DMA_IRQHandler+0x460>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d019      	beq.n	80022fc <HAL_DMA_IRQHandler+0x2e0>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a6c      	ldr	r2, [pc, #432]	; (8002480 <HAL_DMA_IRQHandler+0x464>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d012      	beq.n	80022f8 <HAL_DMA_IRQHandler+0x2dc>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a6b      	ldr	r2, [pc, #428]	; (8002484 <HAL_DMA_IRQHandler+0x468>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d00a      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x2d6>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a69      	ldr	r2, [pc, #420]	; (8002488 <HAL_DMA_IRQHandler+0x46c>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d102      	bne.n	80022ec <HAL_DMA_IRQHandler+0x2d0>
 80022e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022ea:	e01b      	b.n	8002324 <HAL_DMA_IRQHandler+0x308>
 80022ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022f0:	e018      	b.n	8002324 <HAL_DMA_IRQHandler+0x308>
 80022f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022f6:	e015      	b.n	8002324 <HAL_DMA_IRQHandler+0x308>
 80022f8:	2320      	movs	r3, #32
 80022fa:	e013      	b.n	8002324 <HAL_DMA_IRQHandler+0x308>
 80022fc:	2302      	movs	r3, #2
 80022fe:	e011      	b.n	8002324 <HAL_DMA_IRQHandler+0x308>
 8002300:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002304:	e00e      	b.n	8002324 <HAL_DMA_IRQHandler+0x308>
 8002306:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800230a:	e00b      	b.n	8002324 <HAL_DMA_IRQHandler+0x308>
 800230c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002310:	e008      	b.n	8002324 <HAL_DMA_IRQHandler+0x308>
 8002312:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002316:	e005      	b.n	8002324 <HAL_DMA_IRQHandler+0x308>
 8002318:	f44f 7300 	mov.w	r3, #512	; 0x200
 800231c:	e002      	b.n	8002324 <HAL_DMA_IRQHandler+0x308>
 800231e:	2320      	movs	r3, #32
 8002320:	e000      	b.n	8002324 <HAL_DMA_IRQHandler+0x308>
 8002322:	2302      	movs	r3, #2
 8002324:	4a59      	ldr	r2, [pc, #356]	; (800248c <HAL_DMA_IRQHandler+0x470>)
 8002326:	6053      	str	r3, [r2, #4]
 8002328:	e057      	b.n	80023da <HAL_DMA_IRQHandler+0x3be>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a4d      	ldr	r2, [pc, #308]	; (8002464 <HAL_DMA_IRQHandler+0x448>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d04f      	beq.n	80023d4 <HAL_DMA_IRQHandler+0x3b8>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a4b      	ldr	r2, [pc, #300]	; (8002468 <HAL_DMA_IRQHandler+0x44c>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d048      	beq.n	80023d0 <HAL_DMA_IRQHandler+0x3b4>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a4a      	ldr	r2, [pc, #296]	; (800246c <HAL_DMA_IRQHandler+0x450>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d040      	beq.n	80023ca <HAL_DMA_IRQHandler+0x3ae>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a48      	ldr	r2, [pc, #288]	; (8002470 <HAL_DMA_IRQHandler+0x454>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d038      	beq.n	80023c4 <HAL_DMA_IRQHandler+0x3a8>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a47      	ldr	r2, [pc, #284]	; (8002474 <HAL_DMA_IRQHandler+0x458>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d030      	beq.n	80023be <HAL_DMA_IRQHandler+0x3a2>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a45      	ldr	r2, [pc, #276]	; (8002478 <HAL_DMA_IRQHandler+0x45c>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d028      	beq.n	80023b8 <HAL_DMA_IRQHandler+0x39c>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a3d      	ldr	r2, [pc, #244]	; (8002460 <HAL_DMA_IRQHandler+0x444>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d020      	beq.n	80023b2 <HAL_DMA_IRQHandler+0x396>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a41      	ldr	r2, [pc, #260]	; (800247c <HAL_DMA_IRQHandler+0x460>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d019      	beq.n	80023ae <HAL_DMA_IRQHandler+0x392>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a40      	ldr	r2, [pc, #256]	; (8002480 <HAL_DMA_IRQHandler+0x464>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d012      	beq.n	80023aa <HAL_DMA_IRQHandler+0x38e>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a3e      	ldr	r2, [pc, #248]	; (8002484 <HAL_DMA_IRQHandler+0x468>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d00a      	beq.n	80023a4 <HAL_DMA_IRQHandler+0x388>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a3d      	ldr	r2, [pc, #244]	; (8002488 <HAL_DMA_IRQHandler+0x46c>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d102      	bne.n	800239e <HAL_DMA_IRQHandler+0x382>
 8002398:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800239c:	e01b      	b.n	80023d6 <HAL_DMA_IRQHandler+0x3ba>
 800239e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023a2:	e018      	b.n	80023d6 <HAL_DMA_IRQHandler+0x3ba>
 80023a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023a8:	e015      	b.n	80023d6 <HAL_DMA_IRQHandler+0x3ba>
 80023aa:	2320      	movs	r3, #32
 80023ac:	e013      	b.n	80023d6 <HAL_DMA_IRQHandler+0x3ba>
 80023ae:	2302      	movs	r3, #2
 80023b0:	e011      	b.n	80023d6 <HAL_DMA_IRQHandler+0x3ba>
 80023b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023b6:	e00e      	b.n	80023d6 <HAL_DMA_IRQHandler+0x3ba>
 80023b8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80023bc:	e00b      	b.n	80023d6 <HAL_DMA_IRQHandler+0x3ba>
 80023be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023c2:	e008      	b.n	80023d6 <HAL_DMA_IRQHandler+0x3ba>
 80023c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023c8:	e005      	b.n	80023d6 <HAL_DMA_IRQHandler+0x3ba>
 80023ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023ce:	e002      	b.n	80023d6 <HAL_DMA_IRQHandler+0x3ba>
 80023d0:	2320      	movs	r3, #32
 80023d2:	e000      	b.n	80023d6 <HAL_DMA_IRQHandler+0x3ba>
 80023d4:	2302      	movs	r3, #2
 80023d6:	4a2e      	ldr	r2, [pc, #184]	; (8002490 <HAL_DMA_IRQHandler+0x474>)
 80023d8:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d034      	beq.n	8002454 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80023f2:	e02f      	b.n	8002454 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f8:	2208      	movs	r2, #8
 80023fa:	409a      	lsls	r2, r3
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	4013      	ands	r3, r2
 8002400:	2b00      	cmp	r3, #0
 8002402:	d028      	beq.n	8002456 <HAL_DMA_IRQHandler+0x43a>
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	f003 0308 	and.w	r3, r3, #8
 800240a:	2b00      	cmp	r3, #0
 800240c:	d023      	beq.n	8002456 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f022 020e 	bic.w	r2, r2, #14
 800241c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002426:	2101      	movs	r1, #1
 8002428:	fa01 f202 	lsl.w	r2, r1, r2
 800242c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2201      	movs	r2, #1
 8002432:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2201      	movs	r2, #1
 8002438:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002448:	2b00      	cmp	r3, #0
 800244a:	d004      	beq.n	8002456 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	4798      	blx	r3
    }
  }
  return;
 8002454:	bf00      	nop
 8002456:	bf00      	nop
}
 8002458:	3710      	adds	r7, #16
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	40020080 	.word	0x40020080
 8002464:	40020008 	.word	0x40020008
 8002468:	4002001c 	.word	0x4002001c
 800246c:	40020030 	.word	0x40020030
 8002470:	40020044 	.word	0x40020044
 8002474:	40020058 	.word	0x40020058
 8002478:	4002006c 	.word	0x4002006c
 800247c:	40020408 	.word	0x40020408
 8002480:	4002041c 	.word	0x4002041c
 8002484:	40020430 	.word	0x40020430
 8002488:	40020444 	.word	0x40020444
 800248c:	40020400 	.word	0x40020400
 8002490:	40020000 	.word	0x40020000

08002494 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002494:	b480      	push	{r7}
 8002496:	b08b      	sub	sp, #44	; 0x2c
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800249e:	2300      	movs	r3, #0
 80024a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80024a2:	2300      	movs	r3, #0
 80024a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024a6:	e169      	b.n	800277c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80024a8:	2201      	movs	r2, #1
 80024aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	69fa      	ldr	r2, [r7, #28]
 80024b8:	4013      	ands	r3, r2
 80024ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	f040 8158 	bne.w	8002776 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	4a9a      	ldr	r2, [pc, #616]	; (8002734 <HAL_GPIO_Init+0x2a0>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d05e      	beq.n	800258e <HAL_GPIO_Init+0xfa>
 80024d0:	4a98      	ldr	r2, [pc, #608]	; (8002734 <HAL_GPIO_Init+0x2a0>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d875      	bhi.n	80025c2 <HAL_GPIO_Init+0x12e>
 80024d6:	4a98      	ldr	r2, [pc, #608]	; (8002738 <HAL_GPIO_Init+0x2a4>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d058      	beq.n	800258e <HAL_GPIO_Init+0xfa>
 80024dc:	4a96      	ldr	r2, [pc, #600]	; (8002738 <HAL_GPIO_Init+0x2a4>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d86f      	bhi.n	80025c2 <HAL_GPIO_Init+0x12e>
 80024e2:	4a96      	ldr	r2, [pc, #600]	; (800273c <HAL_GPIO_Init+0x2a8>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d052      	beq.n	800258e <HAL_GPIO_Init+0xfa>
 80024e8:	4a94      	ldr	r2, [pc, #592]	; (800273c <HAL_GPIO_Init+0x2a8>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d869      	bhi.n	80025c2 <HAL_GPIO_Init+0x12e>
 80024ee:	4a94      	ldr	r2, [pc, #592]	; (8002740 <HAL_GPIO_Init+0x2ac>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d04c      	beq.n	800258e <HAL_GPIO_Init+0xfa>
 80024f4:	4a92      	ldr	r2, [pc, #584]	; (8002740 <HAL_GPIO_Init+0x2ac>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d863      	bhi.n	80025c2 <HAL_GPIO_Init+0x12e>
 80024fa:	4a92      	ldr	r2, [pc, #584]	; (8002744 <HAL_GPIO_Init+0x2b0>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d046      	beq.n	800258e <HAL_GPIO_Init+0xfa>
 8002500:	4a90      	ldr	r2, [pc, #576]	; (8002744 <HAL_GPIO_Init+0x2b0>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d85d      	bhi.n	80025c2 <HAL_GPIO_Init+0x12e>
 8002506:	2b12      	cmp	r3, #18
 8002508:	d82a      	bhi.n	8002560 <HAL_GPIO_Init+0xcc>
 800250a:	2b12      	cmp	r3, #18
 800250c:	d859      	bhi.n	80025c2 <HAL_GPIO_Init+0x12e>
 800250e:	a201      	add	r2, pc, #4	; (adr r2, 8002514 <HAL_GPIO_Init+0x80>)
 8002510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002514:	0800258f 	.word	0x0800258f
 8002518:	08002569 	.word	0x08002569
 800251c:	0800257b 	.word	0x0800257b
 8002520:	080025bd 	.word	0x080025bd
 8002524:	080025c3 	.word	0x080025c3
 8002528:	080025c3 	.word	0x080025c3
 800252c:	080025c3 	.word	0x080025c3
 8002530:	080025c3 	.word	0x080025c3
 8002534:	080025c3 	.word	0x080025c3
 8002538:	080025c3 	.word	0x080025c3
 800253c:	080025c3 	.word	0x080025c3
 8002540:	080025c3 	.word	0x080025c3
 8002544:	080025c3 	.word	0x080025c3
 8002548:	080025c3 	.word	0x080025c3
 800254c:	080025c3 	.word	0x080025c3
 8002550:	080025c3 	.word	0x080025c3
 8002554:	080025c3 	.word	0x080025c3
 8002558:	08002571 	.word	0x08002571
 800255c:	08002585 	.word	0x08002585
 8002560:	4a79      	ldr	r2, [pc, #484]	; (8002748 <HAL_GPIO_Init+0x2b4>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d013      	beq.n	800258e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002566:	e02c      	b.n	80025c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	623b      	str	r3, [r7, #32]
          break;
 800256e:	e029      	b.n	80025c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	3304      	adds	r3, #4
 8002576:	623b      	str	r3, [r7, #32]
          break;
 8002578:	e024      	b.n	80025c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	3308      	adds	r3, #8
 8002580:	623b      	str	r3, [r7, #32]
          break;
 8002582:	e01f      	b.n	80025c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	330c      	adds	r3, #12
 800258a:	623b      	str	r3, [r7, #32]
          break;
 800258c:	e01a      	b.n	80025c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d102      	bne.n	800259c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002596:	2304      	movs	r3, #4
 8002598:	623b      	str	r3, [r7, #32]
          break;
 800259a:	e013      	b.n	80025c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d105      	bne.n	80025b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025a4:	2308      	movs	r3, #8
 80025a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	69fa      	ldr	r2, [r7, #28]
 80025ac:	611a      	str	r2, [r3, #16]
          break;
 80025ae:	e009      	b.n	80025c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80025b0:	2308      	movs	r3, #8
 80025b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	69fa      	ldr	r2, [r7, #28]
 80025b8:	615a      	str	r2, [r3, #20]
          break;
 80025ba:	e003      	b.n	80025c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80025bc:	2300      	movs	r3, #0
 80025be:	623b      	str	r3, [r7, #32]
          break;
 80025c0:	e000      	b.n	80025c4 <HAL_GPIO_Init+0x130>
          break;
 80025c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	2bff      	cmp	r3, #255	; 0xff
 80025c8:	d801      	bhi.n	80025ce <HAL_GPIO_Init+0x13a>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	e001      	b.n	80025d2 <HAL_GPIO_Init+0x13e>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	3304      	adds	r3, #4
 80025d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	2bff      	cmp	r3, #255	; 0xff
 80025d8:	d802      	bhi.n	80025e0 <HAL_GPIO_Init+0x14c>
 80025da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	e002      	b.n	80025e6 <HAL_GPIO_Init+0x152>
 80025e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e2:	3b08      	subs	r3, #8
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	210f      	movs	r1, #15
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	fa01 f303 	lsl.w	r3, r1, r3
 80025f4:	43db      	mvns	r3, r3
 80025f6:	401a      	ands	r2, r3
 80025f8:	6a39      	ldr	r1, [r7, #32]
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002600:	431a      	orrs	r2, r3
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800260e:	2b00      	cmp	r3, #0
 8002610:	f000 80b1 	beq.w	8002776 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002614:	4b4d      	ldr	r3, [pc, #308]	; (800274c <HAL_GPIO_Init+0x2b8>)
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	4a4c      	ldr	r2, [pc, #304]	; (800274c <HAL_GPIO_Init+0x2b8>)
 800261a:	f043 0301 	orr.w	r3, r3, #1
 800261e:	6193      	str	r3, [r2, #24]
 8002620:	4b4a      	ldr	r3, [pc, #296]	; (800274c <HAL_GPIO_Init+0x2b8>)
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	f003 0301 	and.w	r3, r3, #1
 8002628:	60bb      	str	r3, [r7, #8]
 800262a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800262c:	4a48      	ldr	r2, [pc, #288]	; (8002750 <HAL_GPIO_Init+0x2bc>)
 800262e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002630:	089b      	lsrs	r3, r3, #2
 8002632:	3302      	adds	r3, #2
 8002634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002638:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800263a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800263c:	f003 0303 	and.w	r3, r3, #3
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	220f      	movs	r2, #15
 8002644:	fa02 f303 	lsl.w	r3, r2, r3
 8002648:	43db      	mvns	r3, r3
 800264a:	68fa      	ldr	r2, [r7, #12]
 800264c:	4013      	ands	r3, r2
 800264e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	4a40      	ldr	r2, [pc, #256]	; (8002754 <HAL_GPIO_Init+0x2c0>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d013      	beq.n	8002680 <HAL_GPIO_Init+0x1ec>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4a3f      	ldr	r2, [pc, #252]	; (8002758 <HAL_GPIO_Init+0x2c4>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d00d      	beq.n	800267c <HAL_GPIO_Init+0x1e8>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	4a3e      	ldr	r2, [pc, #248]	; (800275c <HAL_GPIO_Init+0x2c8>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d007      	beq.n	8002678 <HAL_GPIO_Init+0x1e4>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4a3d      	ldr	r2, [pc, #244]	; (8002760 <HAL_GPIO_Init+0x2cc>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d101      	bne.n	8002674 <HAL_GPIO_Init+0x1e0>
 8002670:	2303      	movs	r3, #3
 8002672:	e006      	b.n	8002682 <HAL_GPIO_Init+0x1ee>
 8002674:	2304      	movs	r3, #4
 8002676:	e004      	b.n	8002682 <HAL_GPIO_Init+0x1ee>
 8002678:	2302      	movs	r3, #2
 800267a:	e002      	b.n	8002682 <HAL_GPIO_Init+0x1ee>
 800267c:	2301      	movs	r3, #1
 800267e:	e000      	b.n	8002682 <HAL_GPIO_Init+0x1ee>
 8002680:	2300      	movs	r3, #0
 8002682:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002684:	f002 0203 	and.w	r2, r2, #3
 8002688:	0092      	lsls	r2, r2, #2
 800268a:	4093      	lsls	r3, r2
 800268c:	68fa      	ldr	r2, [r7, #12]
 800268e:	4313      	orrs	r3, r2
 8002690:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002692:	492f      	ldr	r1, [pc, #188]	; (8002750 <HAL_GPIO_Init+0x2bc>)
 8002694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002696:	089b      	lsrs	r3, r3, #2
 8002698:	3302      	adds	r3, #2
 800269a:	68fa      	ldr	r2, [r7, #12]
 800269c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d006      	beq.n	80026ba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026ac:	4b2d      	ldr	r3, [pc, #180]	; (8002764 <HAL_GPIO_Init+0x2d0>)
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	492c      	ldr	r1, [pc, #176]	; (8002764 <HAL_GPIO_Init+0x2d0>)
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	600b      	str	r3, [r1, #0]
 80026b8:	e006      	b.n	80026c8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80026ba:	4b2a      	ldr	r3, [pc, #168]	; (8002764 <HAL_GPIO_Init+0x2d0>)
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	43db      	mvns	r3, r3
 80026c2:	4928      	ldr	r1, [pc, #160]	; (8002764 <HAL_GPIO_Init+0x2d0>)
 80026c4:	4013      	ands	r3, r2
 80026c6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d006      	beq.n	80026e2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80026d4:	4b23      	ldr	r3, [pc, #140]	; (8002764 <HAL_GPIO_Init+0x2d0>)
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	4922      	ldr	r1, [pc, #136]	; (8002764 <HAL_GPIO_Init+0x2d0>)
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	4313      	orrs	r3, r2
 80026de:	604b      	str	r3, [r1, #4]
 80026e0:	e006      	b.n	80026f0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80026e2:	4b20      	ldr	r3, [pc, #128]	; (8002764 <HAL_GPIO_Init+0x2d0>)
 80026e4:	685a      	ldr	r2, [r3, #4]
 80026e6:	69bb      	ldr	r3, [r7, #24]
 80026e8:	43db      	mvns	r3, r3
 80026ea:	491e      	ldr	r1, [pc, #120]	; (8002764 <HAL_GPIO_Init+0x2d0>)
 80026ec:	4013      	ands	r3, r2
 80026ee:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d006      	beq.n	800270a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80026fc:	4b19      	ldr	r3, [pc, #100]	; (8002764 <HAL_GPIO_Init+0x2d0>)
 80026fe:	689a      	ldr	r2, [r3, #8]
 8002700:	4918      	ldr	r1, [pc, #96]	; (8002764 <HAL_GPIO_Init+0x2d0>)
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	4313      	orrs	r3, r2
 8002706:	608b      	str	r3, [r1, #8]
 8002708:	e006      	b.n	8002718 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800270a:	4b16      	ldr	r3, [pc, #88]	; (8002764 <HAL_GPIO_Init+0x2d0>)
 800270c:	689a      	ldr	r2, [r3, #8]
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	43db      	mvns	r3, r3
 8002712:	4914      	ldr	r1, [pc, #80]	; (8002764 <HAL_GPIO_Init+0x2d0>)
 8002714:	4013      	ands	r3, r2
 8002716:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d021      	beq.n	8002768 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002724:	4b0f      	ldr	r3, [pc, #60]	; (8002764 <HAL_GPIO_Init+0x2d0>)
 8002726:	68da      	ldr	r2, [r3, #12]
 8002728:	490e      	ldr	r1, [pc, #56]	; (8002764 <HAL_GPIO_Init+0x2d0>)
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	4313      	orrs	r3, r2
 800272e:	60cb      	str	r3, [r1, #12]
 8002730:	e021      	b.n	8002776 <HAL_GPIO_Init+0x2e2>
 8002732:	bf00      	nop
 8002734:	10320000 	.word	0x10320000
 8002738:	10310000 	.word	0x10310000
 800273c:	10220000 	.word	0x10220000
 8002740:	10210000 	.word	0x10210000
 8002744:	10120000 	.word	0x10120000
 8002748:	10110000 	.word	0x10110000
 800274c:	40021000 	.word	0x40021000
 8002750:	40010000 	.word	0x40010000
 8002754:	40010800 	.word	0x40010800
 8002758:	40010c00 	.word	0x40010c00
 800275c:	40011000 	.word	0x40011000
 8002760:	40011400 	.word	0x40011400
 8002764:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002768:	4b0b      	ldr	r3, [pc, #44]	; (8002798 <HAL_GPIO_Init+0x304>)
 800276a:	68da      	ldr	r2, [r3, #12]
 800276c:	69bb      	ldr	r3, [r7, #24]
 800276e:	43db      	mvns	r3, r3
 8002770:	4909      	ldr	r1, [pc, #36]	; (8002798 <HAL_GPIO_Init+0x304>)
 8002772:	4013      	ands	r3, r2
 8002774:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002778:	3301      	adds	r3, #1
 800277a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002782:	fa22 f303 	lsr.w	r3, r2, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	f47f ae8e 	bne.w	80024a8 <HAL_GPIO_Init+0x14>
  }
}
 800278c:	bf00      	nop
 800278e:	bf00      	nop
 8002790:	372c      	adds	r7, #44	; 0x2c
 8002792:	46bd      	mov	sp, r7
 8002794:	bc80      	pop	{r7}
 8002796:	4770      	bx	lr
 8002798:	40010400 	.word	0x40010400

0800279c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	460b      	mov	r3, r1
 80027a6:	807b      	strh	r3, [r7, #2]
 80027a8:	4613      	mov	r3, r2
 80027aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027ac:	787b      	ldrb	r3, [r7, #1]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d003      	beq.n	80027ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027b2:	887a      	ldrh	r2, [r7, #2]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80027b8:	e003      	b.n	80027c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80027ba:	887b      	ldrh	r3, [r7, #2]
 80027bc:	041a      	lsls	r2, r3, #16
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	611a      	str	r2, [r3, #16]
}
 80027c2:	bf00      	nop
 80027c4:	370c      	adds	r7, #12
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bc80      	pop	{r7}
 80027ca:	4770      	bx	lr

080027cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b086      	sub	sp, #24
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d101      	bne.n	80027de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e304      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0301 	and.w	r3, r3, #1
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	f000 8087 	beq.w	80028fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027ec:	4b92      	ldr	r3, [pc, #584]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f003 030c 	and.w	r3, r3, #12
 80027f4:	2b04      	cmp	r3, #4
 80027f6:	d00c      	beq.n	8002812 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027f8:	4b8f      	ldr	r3, [pc, #572]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f003 030c 	and.w	r3, r3, #12
 8002800:	2b08      	cmp	r3, #8
 8002802:	d112      	bne.n	800282a <HAL_RCC_OscConfig+0x5e>
 8002804:	4b8c      	ldr	r3, [pc, #560]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800280c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002810:	d10b      	bne.n	800282a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002812:	4b89      	ldr	r3, [pc, #548]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d06c      	beq.n	80028f8 <HAL_RCC_OscConfig+0x12c>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d168      	bne.n	80028f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e2de      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002832:	d106      	bne.n	8002842 <HAL_RCC_OscConfig+0x76>
 8002834:	4b80      	ldr	r3, [pc, #512]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a7f      	ldr	r2, [pc, #508]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 800283a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800283e:	6013      	str	r3, [r2, #0]
 8002840:	e02e      	b.n	80028a0 <HAL_RCC_OscConfig+0xd4>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d10c      	bne.n	8002864 <HAL_RCC_OscConfig+0x98>
 800284a:	4b7b      	ldr	r3, [pc, #492]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a7a      	ldr	r2, [pc, #488]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 8002850:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002854:	6013      	str	r3, [r2, #0]
 8002856:	4b78      	ldr	r3, [pc, #480]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a77      	ldr	r2, [pc, #476]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 800285c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002860:	6013      	str	r3, [r2, #0]
 8002862:	e01d      	b.n	80028a0 <HAL_RCC_OscConfig+0xd4>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800286c:	d10c      	bne.n	8002888 <HAL_RCC_OscConfig+0xbc>
 800286e:	4b72      	ldr	r3, [pc, #456]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a71      	ldr	r2, [pc, #452]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 8002874:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002878:	6013      	str	r3, [r2, #0]
 800287a:	4b6f      	ldr	r3, [pc, #444]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a6e      	ldr	r2, [pc, #440]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 8002880:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002884:	6013      	str	r3, [r2, #0]
 8002886:	e00b      	b.n	80028a0 <HAL_RCC_OscConfig+0xd4>
 8002888:	4b6b      	ldr	r3, [pc, #428]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a6a      	ldr	r2, [pc, #424]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 800288e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002892:	6013      	str	r3, [r2, #0]
 8002894:	4b68      	ldr	r3, [pc, #416]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a67      	ldr	r2, [pc, #412]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 800289a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800289e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d013      	beq.n	80028d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a8:	f7fe fddc 	bl	8001464 <HAL_GetTick>
 80028ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ae:	e008      	b.n	80028c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028b0:	f7fe fdd8 	bl	8001464 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b64      	cmp	r3, #100	; 0x64
 80028bc:	d901      	bls.n	80028c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e292      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028c2:	4b5d      	ldr	r3, [pc, #372]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d0f0      	beq.n	80028b0 <HAL_RCC_OscConfig+0xe4>
 80028ce:	e014      	b.n	80028fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d0:	f7fe fdc8 	bl	8001464 <HAL_GetTick>
 80028d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028d6:	e008      	b.n	80028ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028d8:	f7fe fdc4 	bl	8001464 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b64      	cmp	r3, #100	; 0x64
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e27e      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ea:	4b53      	ldr	r3, [pc, #332]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d1f0      	bne.n	80028d8 <HAL_RCC_OscConfig+0x10c>
 80028f6:	e000      	b.n	80028fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	2b00      	cmp	r3, #0
 8002904:	d063      	beq.n	80029ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002906:	4b4c      	ldr	r3, [pc, #304]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f003 030c 	and.w	r3, r3, #12
 800290e:	2b00      	cmp	r3, #0
 8002910:	d00b      	beq.n	800292a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002912:	4b49      	ldr	r3, [pc, #292]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f003 030c 	and.w	r3, r3, #12
 800291a:	2b08      	cmp	r3, #8
 800291c:	d11c      	bne.n	8002958 <HAL_RCC_OscConfig+0x18c>
 800291e:	4b46      	ldr	r3, [pc, #280]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d116      	bne.n	8002958 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800292a:	4b43      	ldr	r3, [pc, #268]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0302 	and.w	r3, r3, #2
 8002932:	2b00      	cmp	r3, #0
 8002934:	d005      	beq.n	8002942 <HAL_RCC_OscConfig+0x176>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	695b      	ldr	r3, [r3, #20]
 800293a:	2b01      	cmp	r3, #1
 800293c:	d001      	beq.n	8002942 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e252      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002942:	4b3d      	ldr	r3, [pc, #244]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	699b      	ldr	r3, [r3, #24]
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	4939      	ldr	r1, [pc, #228]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 8002952:	4313      	orrs	r3, r2
 8002954:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002956:	e03a      	b.n	80029ce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	695b      	ldr	r3, [r3, #20]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d020      	beq.n	80029a2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002960:	4b36      	ldr	r3, [pc, #216]	; (8002a3c <HAL_RCC_OscConfig+0x270>)
 8002962:	2201      	movs	r2, #1
 8002964:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002966:	f7fe fd7d 	bl	8001464 <HAL_GetTick>
 800296a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800296c:	e008      	b.n	8002980 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800296e:	f7fe fd79 	bl	8001464 <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b02      	cmp	r3, #2
 800297a:	d901      	bls.n	8002980 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e233      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002980:	4b2d      	ldr	r3, [pc, #180]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0302 	and.w	r3, r3, #2
 8002988:	2b00      	cmp	r3, #0
 800298a:	d0f0      	beq.n	800296e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800298c:	4b2a      	ldr	r3, [pc, #168]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	00db      	lsls	r3, r3, #3
 800299a:	4927      	ldr	r1, [pc, #156]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 800299c:	4313      	orrs	r3, r2
 800299e:	600b      	str	r3, [r1, #0]
 80029a0:	e015      	b.n	80029ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029a2:	4b26      	ldr	r3, [pc, #152]	; (8002a3c <HAL_RCC_OscConfig+0x270>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029a8:	f7fe fd5c 	bl	8001464 <HAL_GetTick>
 80029ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ae:	e008      	b.n	80029c2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029b0:	f7fe fd58 	bl	8001464 <HAL_GetTick>
 80029b4:	4602      	mov	r2, r0
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	1ad3      	subs	r3, r2, r3
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d901      	bls.n	80029c2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80029be:	2303      	movs	r3, #3
 80029c0:	e212      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029c2:	4b1d      	ldr	r3, [pc, #116]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d1f0      	bne.n	80029b0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0308 	and.w	r3, r3, #8
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d03a      	beq.n	8002a50 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	69db      	ldr	r3, [r3, #28]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d019      	beq.n	8002a16 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029e2:	4b17      	ldr	r3, [pc, #92]	; (8002a40 <HAL_RCC_OscConfig+0x274>)
 80029e4:	2201      	movs	r2, #1
 80029e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029e8:	f7fe fd3c 	bl	8001464 <HAL_GetTick>
 80029ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029ee:	e008      	b.n	8002a02 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029f0:	f7fe fd38 	bl	8001464 <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e1f2      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a02:	4b0d      	ldr	r3, [pc, #52]	; (8002a38 <HAL_RCC_OscConfig+0x26c>)
 8002a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d0f0      	beq.n	80029f0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a0e:	2001      	movs	r0, #1
 8002a10:	f000 fc50 	bl	80032b4 <RCC_Delay>
 8002a14:	e01c      	b.n	8002a50 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a16:	4b0a      	ldr	r3, [pc, #40]	; (8002a40 <HAL_RCC_OscConfig+0x274>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a1c:	f7fe fd22 	bl	8001464 <HAL_GetTick>
 8002a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a22:	e00f      	b.n	8002a44 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a24:	f7fe fd1e 	bl	8001464 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d908      	bls.n	8002a44 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e1d8      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
 8002a36:	bf00      	nop
 8002a38:	40021000 	.word	0x40021000
 8002a3c:	42420000 	.word	0x42420000
 8002a40:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a44:	4b9b      	ldr	r3, [pc, #620]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a48:	f003 0302 	and.w	r3, r3, #2
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d1e9      	bne.n	8002a24 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0304 	and.w	r3, r3, #4
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	f000 80a6 	beq.w	8002baa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a62:	4b94      	ldr	r3, [pc, #592]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002a64:	69db      	ldr	r3, [r3, #28]
 8002a66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d10d      	bne.n	8002a8a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a6e:	4b91      	ldr	r3, [pc, #580]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	4a90      	ldr	r2, [pc, #576]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002a74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a78:	61d3      	str	r3, [r2, #28]
 8002a7a:	4b8e      	ldr	r3, [pc, #568]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002a7c:	69db      	ldr	r3, [r3, #28]
 8002a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a82:	60bb      	str	r3, [r7, #8]
 8002a84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a86:	2301      	movs	r3, #1
 8002a88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a8a:	4b8b      	ldr	r3, [pc, #556]	; (8002cb8 <HAL_RCC_OscConfig+0x4ec>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d118      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a96:	4b88      	ldr	r3, [pc, #544]	; (8002cb8 <HAL_RCC_OscConfig+0x4ec>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a87      	ldr	r2, [pc, #540]	; (8002cb8 <HAL_RCC_OscConfig+0x4ec>)
 8002a9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002aa2:	f7fe fcdf 	bl	8001464 <HAL_GetTick>
 8002aa6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aa8:	e008      	b.n	8002abc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aaa:	f7fe fcdb 	bl	8001464 <HAL_GetTick>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	2b64      	cmp	r3, #100	; 0x64
 8002ab6:	d901      	bls.n	8002abc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002ab8:	2303      	movs	r3, #3
 8002aba:	e195      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002abc:	4b7e      	ldr	r3, [pc, #504]	; (8002cb8 <HAL_RCC_OscConfig+0x4ec>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d0f0      	beq.n	8002aaa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d106      	bne.n	8002ade <HAL_RCC_OscConfig+0x312>
 8002ad0:	4b78      	ldr	r3, [pc, #480]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002ad2:	6a1b      	ldr	r3, [r3, #32]
 8002ad4:	4a77      	ldr	r2, [pc, #476]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002ad6:	f043 0301 	orr.w	r3, r3, #1
 8002ada:	6213      	str	r3, [r2, #32]
 8002adc:	e02d      	b.n	8002b3a <HAL_RCC_OscConfig+0x36e>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	691b      	ldr	r3, [r3, #16]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d10c      	bne.n	8002b00 <HAL_RCC_OscConfig+0x334>
 8002ae6:	4b73      	ldr	r3, [pc, #460]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002ae8:	6a1b      	ldr	r3, [r3, #32]
 8002aea:	4a72      	ldr	r2, [pc, #456]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002aec:	f023 0301 	bic.w	r3, r3, #1
 8002af0:	6213      	str	r3, [r2, #32]
 8002af2:	4b70      	ldr	r3, [pc, #448]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002af4:	6a1b      	ldr	r3, [r3, #32]
 8002af6:	4a6f      	ldr	r2, [pc, #444]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002af8:	f023 0304 	bic.w	r3, r3, #4
 8002afc:	6213      	str	r3, [r2, #32]
 8002afe:	e01c      	b.n	8002b3a <HAL_RCC_OscConfig+0x36e>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	691b      	ldr	r3, [r3, #16]
 8002b04:	2b05      	cmp	r3, #5
 8002b06:	d10c      	bne.n	8002b22 <HAL_RCC_OscConfig+0x356>
 8002b08:	4b6a      	ldr	r3, [pc, #424]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002b0a:	6a1b      	ldr	r3, [r3, #32]
 8002b0c:	4a69      	ldr	r2, [pc, #420]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002b0e:	f043 0304 	orr.w	r3, r3, #4
 8002b12:	6213      	str	r3, [r2, #32]
 8002b14:	4b67      	ldr	r3, [pc, #412]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002b16:	6a1b      	ldr	r3, [r3, #32]
 8002b18:	4a66      	ldr	r2, [pc, #408]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002b1a:	f043 0301 	orr.w	r3, r3, #1
 8002b1e:	6213      	str	r3, [r2, #32]
 8002b20:	e00b      	b.n	8002b3a <HAL_RCC_OscConfig+0x36e>
 8002b22:	4b64      	ldr	r3, [pc, #400]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002b24:	6a1b      	ldr	r3, [r3, #32]
 8002b26:	4a63      	ldr	r2, [pc, #396]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002b28:	f023 0301 	bic.w	r3, r3, #1
 8002b2c:	6213      	str	r3, [r2, #32]
 8002b2e:	4b61      	ldr	r3, [pc, #388]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002b30:	6a1b      	ldr	r3, [r3, #32]
 8002b32:	4a60      	ldr	r2, [pc, #384]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002b34:	f023 0304 	bic.w	r3, r3, #4
 8002b38:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	691b      	ldr	r3, [r3, #16]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d015      	beq.n	8002b6e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b42:	f7fe fc8f 	bl	8001464 <HAL_GetTick>
 8002b46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b48:	e00a      	b.n	8002b60 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b4a:	f7fe fc8b 	bl	8001464 <HAL_GetTick>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d901      	bls.n	8002b60 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	e143      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b60:	4b54      	ldr	r3, [pc, #336]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002b62:	6a1b      	ldr	r3, [r3, #32]
 8002b64:	f003 0302 	and.w	r3, r3, #2
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d0ee      	beq.n	8002b4a <HAL_RCC_OscConfig+0x37e>
 8002b6c:	e014      	b.n	8002b98 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b6e:	f7fe fc79 	bl	8001464 <HAL_GetTick>
 8002b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b74:	e00a      	b.n	8002b8c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b76:	f7fe fc75 	bl	8001464 <HAL_GetTick>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d901      	bls.n	8002b8c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e12d      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b8c:	4b49      	ldr	r3, [pc, #292]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002b8e:	6a1b      	ldr	r3, [r3, #32]
 8002b90:	f003 0302 	and.w	r3, r3, #2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d1ee      	bne.n	8002b76 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b98:	7dfb      	ldrb	r3, [r7, #23]
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d105      	bne.n	8002baa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b9e:	4b45      	ldr	r3, [pc, #276]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002ba0:	69db      	ldr	r3, [r3, #28]
 8002ba2:	4a44      	ldr	r2, [pc, #272]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002ba4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ba8:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	f000 808c 	beq.w	8002ccc <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8002bb4:	4b3f      	ldr	r3, [pc, #252]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bc0:	d10e      	bne.n	8002be0 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8002bc2:	4b3c      	ldr	r3, [pc, #240]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8002bca:	2b08      	cmp	r3, #8
 8002bcc:	d108      	bne.n	8002be0 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8002bce:	4b39      	ldr	r3, [pc, #228]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8002bd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bda:	d101      	bne.n	8002be0 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e103      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d14e      	bne.n	8002c86 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8002be8:	4b32      	ldr	r3, [pc, #200]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d009      	beq.n	8002c08 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8002bf4:	4b2f      	ldr	r3, [pc, #188]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bf8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d001      	beq.n	8002c08 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e0ef      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8002c08:	4b2c      	ldr	r3, [pc, #176]	; (8002cbc <HAL_RCC_OscConfig+0x4f0>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c0e:	f7fe fc29 	bl	8001464 <HAL_GetTick>
 8002c12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8002c14:	e008      	b.n	8002c28 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002c16:	f7fe fc25 	bl	8001464 <HAL_GetTick>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	1ad3      	subs	r3, r2, r3
 8002c20:	2b64      	cmp	r3, #100	; 0x64
 8002c22:	d901      	bls.n	8002c28 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e0df      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8002c28:	4b22      	ldr	r3, [pc, #136]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d1f0      	bne.n	8002c16 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8002c34:	4b1f      	ldr	r3, [pc, #124]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c40:	491c      	ldr	r1, [pc, #112]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8002c46:	4b1b      	ldr	r3, [pc, #108]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c4a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c52:	4918      	ldr	r1, [pc, #96]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002c54:	4313      	orrs	r3, r2
 8002c56:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8002c58:	4b18      	ldr	r3, [pc, #96]	; (8002cbc <HAL_RCC_OscConfig+0x4f0>)
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c5e:	f7fe fc01 	bl	8001464 <HAL_GetTick>
 8002c62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8002c64:	e008      	b.n	8002c78 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002c66:	f7fe fbfd 	bl	8001464 <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	2b64      	cmp	r3, #100	; 0x64
 8002c72:	d901      	bls.n	8002c78 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e0b7      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8002c78:	4b0e      	ldr	r3, [pc, #56]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d0f0      	beq.n	8002c66 <HAL_RCC_OscConfig+0x49a>
 8002c84:	e022      	b.n	8002ccc <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8002c86:	4b0b      	ldr	r3, [pc, #44]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c8a:	4a0a      	ldr	r2, [pc, #40]	; (8002cb4 <HAL_RCC_OscConfig+0x4e8>)
 8002c8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c90:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8002c92:	4b0a      	ldr	r3, [pc, #40]	; (8002cbc <HAL_RCC_OscConfig+0x4f0>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c98:	f7fe fbe4 	bl	8001464 <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8002c9e:	e00f      	b.n	8002cc0 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002ca0:	f7fe fbe0 	bl	8001464 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b64      	cmp	r3, #100	; 0x64
 8002cac:	d908      	bls.n	8002cc0 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e09a      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
 8002cb2:	bf00      	nop
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	40007000 	.word	0x40007000
 8002cbc:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8002cc0:	4b4b      	ldr	r3, [pc, #300]	; (8002df0 <HAL_RCC_OscConfig+0x624>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d1e9      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a1b      	ldr	r3, [r3, #32]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	f000 8088 	beq.w	8002de6 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cd6:	4b46      	ldr	r3, [pc, #280]	; (8002df0 <HAL_RCC_OscConfig+0x624>)
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f003 030c 	and.w	r3, r3, #12
 8002cde:	2b08      	cmp	r3, #8
 8002ce0:	d068      	beq.n	8002db4 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a1b      	ldr	r3, [r3, #32]
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d14d      	bne.n	8002d86 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cea:	4b42      	ldr	r3, [pc, #264]	; (8002df4 <HAL_RCC_OscConfig+0x628>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cf0:	f7fe fbb8 	bl	8001464 <HAL_GetTick>
 8002cf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cf6:	e008      	b.n	8002d0a <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cf8:	f7fe fbb4 	bl	8001464 <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e06e      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d0a:	4b39      	ldr	r3, [pc, #228]	; (8002df0 <HAL_RCC_OscConfig+0x624>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d1f0      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d1e:	d10f      	bne.n	8002d40 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8002d20:	4b33      	ldr	r3, [pc, #204]	; (8002df0 <HAL_RCC_OscConfig+0x624>)
 8002d22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	4931      	ldr	r1, [pc, #196]	; (8002df0 <HAL_RCC_OscConfig+0x624>)
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002d2e:	4b30      	ldr	r3, [pc, #192]	; (8002df0 <HAL_RCC_OscConfig+0x624>)
 8002d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d32:	f023 020f 	bic.w	r2, r3, #15
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	492d      	ldr	r1, [pc, #180]	; (8002df0 <HAL_RCC_OscConfig+0x624>)
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d40:	4b2b      	ldr	r3, [pc, #172]	; (8002df0 <HAL_RCC_OscConfig+0x624>)
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d50:	430b      	orrs	r3, r1
 8002d52:	4927      	ldr	r1, [pc, #156]	; (8002df0 <HAL_RCC_OscConfig+0x624>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d58:	4b26      	ldr	r3, [pc, #152]	; (8002df4 <HAL_RCC_OscConfig+0x628>)
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d5e:	f7fe fb81 	bl	8001464 <HAL_GetTick>
 8002d62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d64:	e008      	b.n	8002d78 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d66:	f7fe fb7d 	bl	8001464 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d901      	bls.n	8002d78 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8002d74:	2303      	movs	r3, #3
 8002d76:	e037      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d78:	4b1d      	ldr	r3, [pc, #116]	; (8002df0 <HAL_RCC_OscConfig+0x624>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d0f0      	beq.n	8002d66 <HAL_RCC_OscConfig+0x59a>
 8002d84:	e02f      	b.n	8002de6 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d86:	4b1b      	ldr	r3, [pc, #108]	; (8002df4 <HAL_RCC_OscConfig+0x628>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d8c:	f7fe fb6a 	bl	8001464 <HAL_GetTick>
 8002d90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d92:	e008      	b.n	8002da6 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d94:	f7fe fb66 	bl	8001464 <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e020      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002da6:	4b12      	ldr	r3, [pc, #72]	; (8002df0 <HAL_RCC_OscConfig+0x624>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d1f0      	bne.n	8002d94 <HAL_RCC_OscConfig+0x5c8>
 8002db2:	e018      	b.n	8002de6 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6a1b      	ldr	r3, [r3, #32]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d101      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e013      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002dc0:	4b0b      	ldr	r3, [pc, #44]	; (8002df0 <HAL_RCC_OscConfig+0x624>)
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d106      	bne.n	8002de2 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d001      	beq.n	8002de6 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e000      	b.n	8002de8 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8002de6:	2300      	movs	r3, #0
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3718      	adds	r7, #24
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	40021000 	.word	0x40021000
 8002df4:	42420060 	.word	0x42420060

08002df8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d101      	bne.n	8002e0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e0d0      	b.n	8002fae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e0c:	4b6a      	ldr	r3, [pc, #424]	; (8002fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0307 	and.w	r3, r3, #7
 8002e14:	683a      	ldr	r2, [r7, #0]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d910      	bls.n	8002e3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e1a:	4b67      	ldr	r3, [pc, #412]	; (8002fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f023 0207 	bic.w	r2, r3, #7
 8002e22:	4965      	ldr	r1, [pc, #404]	; (8002fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e2a:	4b63      	ldr	r3, [pc, #396]	; (8002fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0307 	and.w	r3, r3, #7
 8002e32:	683a      	ldr	r2, [r7, #0]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d001      	beq.n	8002e3c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e0b8      	b.n	8002fae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d020      	beq.n	8002e8a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0304 	and.w	r3, r3, #4
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d005      	beq.n	8002e60 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e54:	4b59      	ldr	r3, [pc, #356]	; (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	4a58      	ldr	r2, [pc, #352]	; (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002e5a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002e5e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0308 	and.w	r3, r3, #8
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d005      	beq.n	8002e78 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e6c:	4b53      	ldr	r3, [pc, #332]	; (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	4a52      	ldr	r2, [pc, #328]	; (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002e72:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002e76:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e78:	4b50      	ldr	r3, [pc, #320]	; (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	494d      	ldr	r1, [pc, #308]	; (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002e86:	4313      	orrs	r3, r2
 8002e88:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d040      	beq.n	8002f18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d107      	bne.n	8002eae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e9e:	4b47      	ldr	r3, [pc, #284]	; (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d115      	bne.n	8002ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e07f      	b.n	8002fae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d107      	bne.n	8002ec6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eb6:	4b41      	ldr	r3, [pc, #260]	; (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d109      	bne.n	8002ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e073      	b.n	8002fae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ec6:	4b3d      	ldr	r3, [pc, #244]	; (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d101      	bne.n	8002ed6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e06b      	b.n	8002fae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ed6:	4b39      	ldr	r3, [pc, #228]	; (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f023 0203 	bic.w	r2, r3, #3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	4936      	ldr	r1, [pc, #216]	; (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ee8:	f7fe fabc 	bl	8001464 <HAL_GetTick>
 8002eec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eee:	e00a      	b.n	8002f06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ef0:	f7fe fab8 	bl	8001464 <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	f241 3288 	movw	r2, #5000	; 0x1388
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e053      	b.n	8002fae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f06:	4b2d      	ldr	r3, [pc, #180]	; (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	f003 020c 	and.w	r2, r3, #12
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d1eb      	bne.n	8002ef0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f18:	4b27      	ldr	r3, [pc, #156]	; (8002fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0307 	and.w	r3, r3, #7
 8002f20:	683a      	ldr	r2, [r7, #0]
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d210      	bcs.n	8002f48 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f26:	4b24      	ldr	r3, [pc, #144]	; (8002fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f023 0207 	bic.w	r2, r3, #7
 8002f2e:	4922      	ldr	r1, [pc, #136]	; (8002fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f36:	4b20      	ldr	r3, [pc, #128]	; (8002fb8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0307 	and.w	r3, r3, #7
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d001      	beq.n	8002f48 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e032      	b.n	8002fae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0304 	and.w	r3, r3, #4
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d008      	beq.n	8002f66 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f54:	4b19      	ldr	r3, [pc, #100]	; (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	4916      	ldr	r1, [pc, #88]	; (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0308 	and.w	r3, r3, #8
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d009      	beq.n	8002f86 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002f72:	4b12      	ldr	r3, [pc, #72]	; (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	00db      	lsls	r3, r3, #3
 8002f80:	490e      	ldr	r1, [pc, #56]	; (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f86:	f000 f821 	bl	8002fcc <HAL_RCC_GetSysClockFreq>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	4b0b      	ldr	r3, [pc, #44]	; (8002fbc <HAL_RCC_ClockConfig+0x1c4>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	091b      	lsrs	r3, r3, #4
 8002f92:	f003 030f 	and.w	r3, r3, #15
 8002f96:	490a      	ldr	r1, [pc, #40]	; (8002fc0 <HAL_RCC_ClockConfig+0x1c8>)
 8002f98:	5ccb      	ldrb	r3, [r1, r3]
 8002f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f9e:	4a09      	ldr	r2, [pc, #36]	; (8002fc4 <HAL_RCC_ClockConfig+0x1cc>)
 8002fa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002fa2:	4b09      	ldr	r3, [pc, #36]	; (8002fc8 <HAL_RCC_ClockConfig+0x1d0>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7fe f936 	bl	8001218 <HAL_InitTick>

  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	40022000 	.word	0x40022000
 8002fbc:	40021000 	.word	0x40021000
 8002fc0:	08005f74 	.word	0x08005f74
 8002fc4:	20000000 	.word	0x20000000
 8002fc8:	20000004 	.word	0x20000004

08002fcc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fd0:	b09d      	sub	sp, #116	; 0x74
 8002fd2:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8002fd4:	4b81      	ldr	r3, [pc, #516]	; (80031dc <HAL_RCC_GetSysClockFreq+0x210>)
 8002fd6:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8002fda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002fdc:	c407      	stmia	r4!, {r0, r1, r2}
 8002fde:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8002fe0:	4b7f      	ldr	r3, [pc, #508]	; (80031e0 <HAL_RCC_GetSysClockFreq+0x214>)
 8002fe2:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8002fe6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002fe8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002fec:	2300      	movs	r3, #0
 8002fee:	667b      	str	r3, [r7, #100]	; 0x64
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	663b      	str	r3, [r7, #96]	; 0x60
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	65fb      	str	r3, [r7, #92]	; 0x5c
  uint32_t sysclockfreq = 0U;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	66bb      	str	r3, [r7, #104]	; 0x68
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8003000:	2300      	movs	r3, #0
 8003002:	65bb      	str	r3, [r7, #88]	; 0x58
 8003004:	2300      	movs	r3, #0
 8003006:	657b      	str	r3, [r7, #84]	; 0x54
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003008:	4b76      	ldr	r3, [pc, #472]	; (80031e4 <HAL_RCC_GetSysClockFreq+0x218>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	667b      	str	r3, [r7, #100]	; 0x64

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800300e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003010:	f003 030c 	and.w	r3, r3, #12
 8003014:	2b04      	cmp	r3, #4
 8003016:	d002      	beq.n	800301e <HAL_RCC_GetSysClockFreq+0x52>
 8003018:	2b08      	cmp	r3, #8
 800301a:	d003      	beq.n	8003024 <HAL_RCC_GetSysClockFreq+0x58>
 800301c:	e0d4      	b.n	80031c8 <HAL_RCC_GetSysClockFreq+0x1fc>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800301e:	4b72      	ldr	r3, [pc, #456]	; (80031e8 <HAL_RCC_GetSysClockFreq+0x21c>)
 8003020:	66bb      	str	r3, [r7, #104]	; 0x68
      break;
 8003022:	e0d4      	b.n	80031ce <HAL_RCC_GetSysClockFreq+0x202>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003024:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003026:	0c9b      	lsrs	r3, r3, #18
 8003028:	f003 030f 	and.w	r3, r3, #15
 800302c:	3340      	adds	r3, #64	; 0x40
 800302e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003032:	4413      	add	r3, r2
 8003034:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8003038:	65fb      	str	r3, [r7, #92]	; 0x5c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800303a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800303c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003040:	2b00      	cmp	r3, #0
 8003042:	f000 80b9 	beq.w	80031b8 <HAL_RCC_GetSysClockFreq+0x1ec>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8003046:	4b67      	ldr	r3, [pc, #412]	; (80031e4 <HAL_RCC_GetSysClockFreq+0x218>)
 8003048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800304a:	f003 030f 	and.w	r3, r3, #15
 800304e:	3340      	adds	r3, #64	; 0x40
 8003050:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003054:	4413      	add	r3, r2
 8003056:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 800305a:	663b      	str	r3, [r7, #96]	; 0x60
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 800305c:	4b61      	ldr	r3, [pc, #388]	; (80031e4 <HAL_RCC_GetSysClockFreq+0x218>)
 800305e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003060:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003064:	2b00      	cmp	r3, #0
 8003066:	f000 8095 	beq.w	8003194 <HAL_RCC_GetSysClockFreq+0x1c8>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 800306a:	4b5e      	ldr	r3, [pc, #376]	; (80031e4 <HAL_RCC_GetSysClockFreq+0x218>)
 800306c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800306e:	091b      	lsrs	r3, r3, #4
 8003070:	f003 030f 	and.w	r3, r3, #15
 8003074:	3301      	adds	r3, #1
 8003076:	65bb      	str	r3, [r7, #88]	; 0x58
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8003078:	4b5a      	ldr	r3, [pc, #360]	; (80031e4 <HAL_RCC_GetSysClockFreq+0x218>)
 800307a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800307c:	0a1b      	lsrs	r3, r3, #8
 800307e:	f003 030f 	and.w	r3, r3, #15
 8003082:	3302      	adds	r3, #2
 8003084:	657b      	str	r3, [r7, #84]	; 0x54
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8003086:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003088:	2200      	movs	r2, #0
 800308a:	61bb      	str	r3, [r7, #24]
 800308c:	61fa      	str	r2, [r7, #28]
 800308e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003090:	2200      	movs	r2, #0
 8003092:	62bb      	str	r3, [r7, #40]	; 0x28
 8003094:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003096:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800309a:	4622      	mov	r2, r4
 800309c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80030a0:	4684      	mov	ip, r0
 80030a2:	fb0c f202 	mul.w	r2, ip, r2
 80030a6:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 80030aa:	468c      	mov	ip, r1
 80030ac:	4618      	mov	r0, r3
 80030ae:	4621      	mov	r1, r4
 80030b0:	4603      	mov	r3, r0
 80030b2:	fb03 f30c 	mul.w	r3, r3, ip
 80030b6:	4413      	add	r3, r2
 80030b8:	4602      	mov	r2, r0
 80030ba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80030bc:	fba2 8901 	umull	r8, r9, r2, r1
 80030c0:	444b      	add	r3, r9
 80030c2:	4699      	mov	r9, r3
 80030c4:	4642      	mov	r2, r8
 80030c6:	464b      	mov	r3, r9
 80030c8:	f04f 0000 	mov.w	r0, #0
 80030cc:	f04f 0100 	mov.w	r1, #0
 80030d0:	0159      	lsls	r1, r3, #5
 80030d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030d6:	0150      	lsls	r0, r2, #5
 80030d8:	4602      	mov	r2, r0
 80030da:	460b      	mov	r3, r1
 80030dc:	ebb2 0508 	subs.w	r5, r2, r8
 80030e0:	eb63 0609 	sbc.w	r6, r3, r9
 80030e4:	f04f 0200 	mov.w	r2, #0
 80030e8:	f04f 0300 	mov.w	r3, #0
 80030ec:	01b3      	lsls	r3, r6, #6
 80030ee:	ea43 6395 	orr.w	r3, r3, r5, lsr #26
 80030f2:	01aa      	lsls	r2, r5, #6
 80030f4:	ebb2 0a05 	subs.w	sl, r2, r5
 80030f8:	eb63 0b06 	sbc.w	fp, r3, r6
 80030fc:	f04f 0200 	mov.w	r2, #0
 8003100:	f04f 0300 	mov.w	r3, #0
 8003104:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003108:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800310c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003110:	4692      	mov	sl, r2
 8003112:	469b      	mov	fp, r3
 8003114:	eb1a 0308 	adds.w	r3, sl, r8
 8003118:	603b      	str	r3, [r7, #0]
 800311a:	eb4b 0309 	adc.w	r3, fp, r9
 800311e:	607b      	str	r3, [r7, #4]
 8003120:	f04f 0200 	mov.w	r2, #0
 8003124:	f04f 0300 	mov.w	r3, #0
 8003128:	e9d7 4500 	ldrd	r4, r5, [r7]
 800312c:	4629      	mov	r1, r5
 800312e:	024b      	lsls	r3, r1, #9
 8003130:	4620      	mov	r0, r4
 8003132:	4629      	mov	r1, r5
 8003134:	4604      	mov	r4, r0
 8003136:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 800313a:	4601      	mov	r1, r0
 800313c:	024a      	lsls	r2, r1, #9
 800313e:	4610      	mov	r0, r2
 8003140:	4619      	mov	r1, r3
 8003142:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003144:	2200      	movs	r2, #0
 8003146:	613b      	str	r3, [r7, #16]
 8003148:	617a      	str	r2, [r7, #20]
 800314a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800314c:	2200      	movs	r2, #0
 800314e:	60bb      	str	r3, [r7, #8]
 8003150:	60fa      	str	r2, [r7, #12]
 8003152:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003156:	4622      	mov	r2, r4
 8003158:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800315c:	4645      	mov	r5, r8
 800315e:	fb05 f202 	mul.w	r2, r5, r2
 8003162:	464e      	mov	r6, r9
 8003164:	4625      	mov	r5, r4
 8003166:	461c      	mov	r4, r3
 8003168:	4623      	mov	r3, r4
 800316a:	fb03 f306 	mul.w	r3, r3, r6
 800316e:	4413      	add	r3, r2
 8003170:	4622      	mov	r2, r4
 8003172:	4644      	mov	r4, r8
 8003174:	fba2 2404 	umull	r2, r4, r2, r4
 8003178:	627c      	str	r4, [r7, #36]	; 0x24
 800317a:	623a      	str	r2, [r7, #32]
 800317c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800317e:	4413      	add	r3, r2
 8003180:	627b      	str	r3, [r7, #36]	; 0x24
 8003182:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003186:	f7fd f987 	bl	8000498 <__aeabi_uldivmod>
 800318a:	4602      	mov	r2, r0
 800318c:	460b      	mov	r3, r1
 800318e:	4613      	mov	r3, r2
 8003190:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003192:	e007      	b.n	80031a4 <HAL_RCC_GetSysClockFreq+0x1d8>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8003194:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003196:	4a14      	ldr	r2, [pc, #80]	; (80031e8 <HAL_RCC_GetSysClockFreq+0x21c>)
 8003198:	fb03 f202 	mul.w	r2, r3, r2
 800319c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800319e:	fbb2 f3f3 	udiv	r3, r2, r3
 80031a2:	66fb      	str	r3, [r7, #108]	; 0x6c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 80031a4:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 80031a8:	461a      	mov	r2, r3
 80031aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d108      	bne.n	80031c2 <HAL_RCC_GetSysClockFreq+0x1f6>
        {
          pllclk = pllclk / 2;
 80031b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031b2:	085b      	lsrs	r3, r3, #1
 80031b4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80031b6:	e004      	b.n	80031c2 <HAL_RCC_GetSysClockFreq+0x1f6>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80031b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031ba:	4a0c      	ldr	r2, [pc, #48]	; (80031ec <HAL_RCC_GetSysClockFreq+0x220>)
 80031bc:	fb02 f303 	mul.w	r3, r2, r3
 80031c0:	66fb      	str	r3, [r7, #108]	; 0x6c
      }
      sysclockfreq = pllclk;
 80031c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031c4:	66bb      	str	r3, [r7, #104]	; 0x68
      break;
 80031c6:	e002      	b.n	80031ce <HAL_RCC_GetSysClockFreq+0x202>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80031c8:	4b07      	ldr	r3, [pc, #28]	; (80031e8 <HAL_RCC_GetSysClockFreq+0x21c>)
 80031ca:	66bb      	str	r3, [r7, #104]	; 0x68
      break;
 80031cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031ce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3774      	adds	r7, #116	; 0x74
 80031d4:	46bd      	mov	sp, r7
 80031d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031da:	bf00      	nop
 80031dc:	08005f2c 	.word	0x08005f2c
 80031e0:	08005f3c 	.word	0x08005f3c
 80031e4:	40021000 	.word	0x40021000
 80031e8:	007a1200 	.word	0x007a1200
 80031ec:	003d0900 	.word	0x003d0900

080031f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031f0:	b480      	push	{r7}
 80031f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031f4:	4b02      	ldr	r3, [pc, #8]	; (8003200 <HAL_RCC_GetHCLKFreq+0x10>)
 80031f6:	681b      	ldr	r3, [r3, #0]
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bc80      	pop	{r7}
 80031fe:	4770      	bx	lr
 8003200:	20000000 	.word	0x20000000

08003204 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003208:	f7ff fff2 	bl	80031f0 <HAL_RCC_GetHCLKFreq>
 800320c:	4602      	mov	r2, r0
 800320e:	4b05      	ldr	r3, [pc, #20]	; (8003224 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	0a1b      	lsrs	r3, r3, #8
 8003214:	f003 0307 	and.w	r3, r3, #7
 8003218:	4903      	ldr	r1, [pc, #12]	; (8003228 <HAL_RCC_GetPCLK1Freq+0x24>)
 800321a:	5ccb      	ldrb	r3, [r1, r3]
 800321c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003220:	4618      	mov	r0, r3
 8003222:	bd80      	pop	{r7, pc}
 8003224:	40021000 	.word	0x40021000
 8003228:	08005f84 	.word	0x08005f84

0800322c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003230:	f7ff ffde 	bl	80031f0 <HAL_RCC_GetHCLKFreq>
 8003234:	4602      	mov	r2, r0
 8003236:	4b05      	ldr	r3, [pc, #20]	; (800324c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	0adb      	lsrs	r3, r3, #11
 800323c:	f003 0307 	and.w	r3, r3, #7
 8003240:	4903      	ldr	r1, [pc, #12]	; (8003250 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003242:	5ccb      	ldrb	r3, [r1, r3]
 8003244:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003248:	4618      	mov	r0, r3
 800324a:	bd80      	pop	{r7, pc}
 800324c:	40021000 	.word	0x40021000
 8003250:	08005f84 	.word	0x08005f84

08003254 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003254:	b480      	push	{r7}
 8003256:	b083      	sub	sp, #12
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	220f      	movs	r2, #15
 8003262:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003264:	4b11      	ldr	r3, [pc, #68]	; (80032ac <HAL_RCC_GetClockConfig+0x58>)
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f003 0203 	and.w	r2, r3, #3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003270:	4b0e      	ldr	r3, [pc, #56]	; (80032ac <HAL_RCC_GetClockConfig+0x58>)
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800327c:	4b0b      	ldr	r3, [pc, #44]	; (80032ac <HAL_RCC_GetClockConfig+0x58>)
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003288:	4b08      	ldr	r3, [pc, #32]	; (80032ac <HAL_RCC_GetClockConfig+0x58>)
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	08db      	lsrs	r3, r3, #3
 800328e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003296:	4b06      	ldr	r3, [pc, #24]	; (80032b0 <HAL_RCC_GetClockConfig+0x5c>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0207 	and.w	r2, r3, #7
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80032a2:	bf00      	nop
 80032a4:	370c      	adds	r7, #12
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bc80      	pop	{r7}
 80032aa:	4770      	bx	lr
 80032ac:	40021000 	.word	0x40021000
 80032b0:	40022000 	.word	0x40022000

080032b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b085      	sub	sp, #20
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80032bc:	4b0a      	ldr	r3, [pc, #40]	; (80032e8 <RCC_Delay+0x34>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a0a      	ldr	r2, [pc, #40]	; (80032ec <RCC_Delay+0x38>)
 80032c2:	fba2 2303 	umull	r2, r3, r2, r3
 80032c6:	0a5b      	lsrs	r3, r3, #9
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	fb02 f303 	mul.w	r3, r2, r3
 80032ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80032d0:	bf00      	nop
  }
  while (Delay --);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	1e5a      	subs	r2, r3, #1
 80032d6:	60fa      	str	r2, [r7, #12]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d1f9      	bne.n	80032d0 <RCC_Delay+0x1c>
}
 80032dc:	bf00      	nop
 80032de:	bf00      	nop
 80032e0:	3714      	adds	r7, #20
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bc80      	pop	{r7}
 80032e6:	4770      	bx	lr
 80032e8:	20000000 	.word	0x20000000
 80032ec:	10624dd3 	.word	0x10624dd3

080032f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b088      	sub	sp, #32
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80032f8:	2300      	movs	r3, #0
 80032fa:	617b      	str	r3, [r7, #20]
 80032fc:	2300      	movs	r3, #0
 80032fe:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 8003300:	2300      	movs	r3, #0
 8003302:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0301 	and.w	r3, r3, #1
 800330c:	2b00      	cmp	r3, #0
 800330e:	d07d      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 8003310:	2300      	movs	r3, #0
 8003312:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003314:	4b8b      	ldr	r3, [pc, #556]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003316:	69db      	ldr	r3, [r3, #28]
 8003318:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d10d      	bne.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003320:	4b88      	ldr	r3, [pc, #544]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003322:	69db      	ldr	r3, [r3, #28]
 8003324:	4a87      	ldr	r2, [pc, #540]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003326:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800332a:	61d3      	str	r3, [r2, #28]
 800332c:	4b85      	ldr	r3, [pc, #532]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800332e:	69db      	ldr	r3, [r3, #28]
 8003330:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003334:	60fb      	str	r3, [r7, #12]
 8003336:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003338:	2301      	movs	r3, #1
 800333a:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800333c:	4b82      	ldr	r3, [pc, #520]	; (8003548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003344:	2b00      	cmp	r3, #0
 8003346:	d118      	bne.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003348:	4b7f      	ldr	r3, [pc, #508]	; (8003548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a7e      	ldr	r2, [pc, #504]	; (8003548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800334e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003352:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003354:	f7fe f886 	bl	8001464 <HAL_GetTick>
 8003358:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800335a:	e008      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800335c:	f7fe f882 	bl	8001464 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b64      	cmp	r3, #100	; 0x64
 8003368:	d901      	bls.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	e0e5      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800336e:	4b76      	ldr	r3, [pc, #472]	; (8003548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003376:	2b00      	cmp	r3, #0
 8003378:	d0f0      	beq.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800337a:	4b72      	ldr	r3, [pc, #456]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800337c:	6a1b      	ldr	r3, [r3, #32]
 800337e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003382:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d02e      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003392:	693a      	ldr	r2, [r7, #16]
 8003394:	429a      	cmp	r2, r3
 8003396:	d027      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003398:	4b6a      	ldr	r3, [pc, #424]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800339a:	6a1b      	ldr	r3, [r3, #32]
 800339c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033a0:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80033a2:	4b6a      	ldr	r3, [pc, #424]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80033a4:	2201      	movs	r2, #1
 80033a6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80033a8:	4b68      	ldr	r3, [pc, #416]	; (800354c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80033ae:	4a65      	ldr	r2, [pc, #404]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d014      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033be:	f7fe f851 	bl	8001464 <HAL_GetTick>
 80033c2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033c4:	e00a      	b.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033c6:	f7fe f84d 	bl	8001464 <HAL_GetTick>
 80033ca:	4602      	mov	r2, r0
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	1ad3      	subs	r3, r2, r3
 80033d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d901      	bls.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 80033d8:	2303      	movs	r3, #3
 80033da:	e0ae      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033dc:	4b59      	ldr	r3, [pc, #356]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80033de:	6a1b      	ldr	r3, [r3, #32]
 80033e0:	f003 0302 	and.w	r3, r3, #2
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d0ee      	beq.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033e8:	4b56      	ldr	r3, [pc, #344]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	4953      	ldr	r1, [pc, #332]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80033f6:	4313      	orrs	r3, r2
 80033f8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80033fa:	7efb      	ldrb	r3, [r7, #27]
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d105      	bne.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003400:	4b50      	ldr	r3, [pc, #320]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003402:	69db      	ldr	r3, [r3, #28]
 8003404:	4a4f      	ldr	r2, [pc, #316]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003406:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800340a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0302 	and.w	r3, r3, #2
 8003414:	2b00      	cmp	r3, #0
 8003416:	d008      	beq.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003418:	4b4a      	ldr	r3, [pc, #296]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	4947      	ldr	r1, [pc, #284]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003426:	4313      	orrs	r3, r2
 8003428:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0304 	and.w	r3, r3, #4
 8003432:	2b00      	cmp	r3, #0
 8003434:	d008      	beq.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003436:	4b43      	ldr	r3, [pc, #268]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800343a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	4940      	ldr	r1, [pc, #256]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003444:	4313      	orrs	r3, r2
 8003446:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0308 	and.w	r3, r3, #8
 8003450:	2b00      	cmp	r3, #0
 8003452:	d008      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8003454:	4b3b      	ldr	r3, [pc, #236]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003458:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	691b      	ldr	r3, [r3, #16]
 8003460:	4938      	ldr	r1, [pc, #224]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003462:	4313      	orrs	r3, r2
 8003464:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 8003466:	4b37      	ldr	r3, [pc, #220]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800346a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d105      	bne.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x18e>
 8003472:	4b34      	ldr	r3, [pc, #208]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003476:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d001      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 800347e:	2301      	movs	r3, #1
 8003480:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	2b01      	cmp	r3, #1
 8003486:	d148      	bne.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8003488:	4b2e      	ldr	r3, [pc, #184]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d138      	bne.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8003494:	4b2b      	ldr	r3, [pc, #172]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d009      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 80034a0:	4b28      	ldr	r3, [pc, #160]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80034a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d001      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e042      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 80034b4:	4b23      	ldr	r3, [pc, #140]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80034b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	699b      	ldr	r3, [r3, #24]
 80034c0:	4920      	ldr	r1, [pc, #128]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80034c2:	4313      	orrs	r3, r2
 80034c4:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 80034c6:	4b1f      	ldr	r3, [pc, #124]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80034c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ca:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	491c      	ldr	r1, [pc, #112]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 80034d8:	4b1d      	ldr	r3, [pc, #116]	; (8003550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034da:	2201      	movs	r2, #1
 80034dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034de:	f7fd ffc1 	bl	8001464 <HAL_GetTick>
 80034e2:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034e4:	e008      	b.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80034e6:	f7fd ffbd 	bl	8001464 <HAL_GetTick>
 80034ea:	4602      	mov	r2, r0
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	2b64      	cmp	r3, #100	; 0x64
 80034f2:	d901      	bls.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e020      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80034f8:	4b12      	ldr	r3, [pc, #72]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d0f0      	beq.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8003504:	e009      	b.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 8003506:	4b0f      	ldr	r3, [pc, #60]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800350a:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	695b      	ldr	r3, [r3, #20]
 8003512:	429a      	cmp	r2, r3
 8003514:	d001      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e00f      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0310 	and.w	r3, r3, #16
 8003522:	2b00      	cmp	r3, #0
 8003524:	d008      	beq.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003526:	4b07      	ldr	r3, [pc, #28]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	69db      	ldr	r3, [r3, #28]
 8003532:	4904      	ldr	r1, [pc, #16]	; (8003544 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003534:	4313      	orrs	r3, r2
 8003536:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003538:	2300      	movs	r3, #0
}
 800353a:	4618      	mov	r0, r3
 800353c:	3720      	adds	r7, #32
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	40021000 	.word	0x40021000
 8003548:	40007000 	.word	0x40007000
 800354c:	42420440 	.word	0x42420440
 8003550:	42420070 	.word	0x42420070

08003554 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003554:	b590      	push	{r4, r7, lr}
 8003556:	b093      	sub	sp, #76	; 0x4c
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
#if defined(STM32F105xC) || defined(STM32F107xC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 800355c:	4ba8      	ldr	r3, [pc, #672]	; (8003800 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>)
 800355e:	f107 0418 	add.w	r4, r7, #24
 8003562:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003564:	c407      	stmia	r4!, {r0, r1, r2}
 8003566:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8003568:	4ba6      	ldr	r3, [pc, #664]	; (8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800356a:	f107 0408 	add.w	r4, r7, #8
 800356e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003570:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003574:	2300      	movs	r3, #0
 8003576:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003578:	2300      	movs	r3, #0
 800357a:	647b      	str	r3, [r7, #68]	; 0x44
 800357c:	2300      	movs	r3, #0
 800357e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
 8003580:	2300      	movs	r3, #0
 8003582:	637b      	str	r3, [r7, #52]	; 0x34
 8003584:	2300      	movs	r3, #0
 8003586:	633b      	str	r3, [r7, #48]	; 0x30
 8003588:	2300      	movs	r3, #0
 800358a:	62fb      	str	r3, [r7, #44]	; 0x2c
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  const uint8_t aPredivFactorTable[2] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800358c:	2300      	movs	r3, #0
 800358e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003590:	2300      	movs	r3, #0
 8003592:	643b      	str	r3, [r7, #64]	; 0x40

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	3b01      	subs	r3, #1
 8003598:	2b0f      	cmp	r3, #15
 800359a:	f200 8122 	bhi.w	80037e2 <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
 800359e:	a201      	add	r2, pc, #4	; (adr r2, 80035a4 <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
 80035a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035a4:	08003761 	.word	0x08003761
 80035a8:	080037c7 	.word	0x080037c7
 80035ac:	080037e3 	.word	0x080037e3
 80035b0:	080036bf 	.word	0x080036bf
 80035b4:	080037e3 	.word	0x080037e3
 80035b8:	080037e3 	.word	0x080037e3
 80035bc:	080037e3 	.word	0x080037e3
 80035c0:	08003711 	.word	0x08003711
 80035c4:	080037e3 	.word	0x080037e3
 80035c8:	080037e3 	.word	0x080037e3
 80035cc:	080037e3 	.word	0x080037e3
 80035d0:	080037e3 	.word	0x080037e3
 80035d4:	080037e3 	.word	0x080037e3
 80035d8:	080037e3 	.word	0x080037e3
 80035dc:	080037e3 	.word	0x080037e3
 80035e0:	080035e5 	.word	0x080035e5
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80035e4:	4b88      	ldr	r3, [pc, #544]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80035ea:	4b87      	ldr	r3, [pc, #540]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f000 80f7 	beq.w	80037e6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035fa:	0c9b      	lsrs	r3, r3, #18
 80035fc:	f003 030f 	and.w	r3, r3, #15
 8003600:	3348      	adds	r3, #72	; 0x48
 8003602:	443b      	add	r3, r7
 8003604:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8003608:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800360a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800360c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d03d      	beq.n	8003690 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8003614:	4b7c      	ldr	r3, [pc, #496]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8003616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003618:	f003 030f 	and.w	r3, r3, #15
 800361c:	3348      	adds	r3, #72	; 0x48
 800361e:	443b      	add	r3, r7
 8003620:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 8003624:	63fb      	str	r3, [r7, #60]	; 0x3c
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */

#if defined(STM32F105xC) || defined(STM32F107xC)
          if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8003626:	4b78      	ldr	r3, [pc, #480]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8003628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800362a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d01c      	beq.n	800366c <HAL_RCCEx_GetPeriphCLKFreq+0x118>
          {
            /* PLL2 selected as Prediv1 source */
            /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
            prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8003632:	4b75      	ldr	r3, [pc, #468]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8003634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003636:	091b      	lsrs	r3, r3, #4
 8003638:	f003 030f 	and.w	r3, r3, #15
 800363c:	3301      	adds	r3, #1
 800363e:	62fb      	str	r3, [r7, #44]	; 0x2c
            pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8003640:	4b71      	ldr	r3, [pc, #452]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8003642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003644:	0a1b      	lsrs	r3, r3, #8
 8003646:	f003 030f 	and.w	r3, r3, #15
 800364a:	3302      	adds	r3, #2
 800364c:	637b      	str	r3, [r7, #52]	; 0x34
            pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv1) * pllmul);
 800364e:	4a6f      	ldr	r2, [pc, #444]	; (800380c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8003650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003652:	fbb2 f3f3 	udiv	r3, r2, r3
 8003656:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003658:	fb03 f202 	mul.w	r2, r3, r2
 800365c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800365e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003664:	fb02 f303 	mul.w	r3, r2, r3
 8003668:	647b      	str	r3, [r7, #68]	; 0x44
 800366a:	e007      	b.n	800367c <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }
          else
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800366c:	4a67      	ldr	r2, [pc, #412]	; (800380c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800366e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003670:	fbb2 f2f3 	udiv	r2, r2, r3
 8003674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003676:	fb02 f303 	mul.w	r3, r2, r3
 800367a:	647b      	str	r3, [r7, #68]	; 0x44
          }

          /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
          /* In this case need to divide pllclk by 2 */
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 800367c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003680:	461a      	mov	r2, r3
 8003682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003684:	4293      	cmp	r3, r2
 8003686:	d108      	bne.n	800369a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
          {
            pllclk = pllclk / 2;
 8003688:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800368a:	085b      	lsrs	r3, r3, #1
 800368c:	647b      	str	r3, [r7, #68]	; 0x44
 800368e:	e004      	b.n	800369a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003692:	4a5f      	ldr	r2, [pc, #380]	; (8003810 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8003694:	fb02 f303 	mul.w	r3, r2, r3
 8003698:	647b      	str	r3, [r7, #68]	; 0x44
        }

        /* Calcul of the USB frequency*/
#if defined(STM32F105xC) || defined(STM32F107xC)
        /* USBCLK = PLLVCO = (2 x PLLCLK) / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL_DIV2)
 800369a:	4b5b      	ldr	r3, [pc, #364]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036a6:	d102      	bne.n	80036ae <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
        {
          /* Prescaler of 2 selected for USB */
          frequency = pllclk;
 80036a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036aa:	643b      	str	r3, [r7, #64]	; 0x40
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 80036ac:	e09b      	b.n	80037e6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
          frequency = (2 * pllclk) / 3;
 80036ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036b0:	005b      	lsls	r3, r3, #1
 80036b2:	4a58      	ldr	r2, [pc, #352]	; (8003814 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80036b4:	fba2 2303 	umull	r2, r3, r2, r3
 80036b8:	085b      	lsrs	r3, r3, #1
 80036ba:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80036bc:	e093      	b.n	80037e6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S2_SOURCE() == RCC_I2S2CLKSOURCE_SYSCLK)
 80036be:	4b52      	ldr	r3, [pc, #328]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80036c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d103      	bne.n	80036d2 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
      {
        /* SYSCLK used as source clock for I2S2 */
        frequency = HAL_RCC_GetSysClockFreq();
 80036ca:	f7ff fc7f 	bl	8002fcc <HAL_RCC_GetSysClockFreq>
 80036ce:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80036d0:	e08b      	b.n	80037ea <HAL_RCCEx_GetPeriphCLKFreq+0x296>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 80036d2:	4b4d      	ldr	r3, [pc, #308]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f000 8085 	beq.w	80037ea <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80036e0:	4b49      	ldr	r3, [pc, #292]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80036e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036e4:	091b      	lsrs	r3, r3, #4
 80036e6:	f003 030f 	and.w	r3, r3, #15
 80036ea:	3301      	adds	r3, #1
 80036ec:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 80036ee:	4b46      	ldr	r3, [pc, #280]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80036f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036f2:	0b1b      	lsrs	r3, r3, #12
 80036f4:	f003 030f 	and.w	r3, r3, #15
 80036f8:	3302      	adds	r3, #2
 80036fa:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 80036fc:	4a43      	ldr	r2, [pc, #268]	; (800380c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80036fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003700:	fbb2 f3f3 	udiv	r3, r2, r3
 8003704:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003706:	fb02 f303 	mul.w	r3, r2, r3
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800370e:	e06c      	b.n	80037ea <HAL_RCCEx_GetPeriphCLKFreq+0x296>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S3_SOURCE() == RCC_I2S3CLKSOURCE_SYSCLK)
 8003710:	4b3d      	ldr	r3, [pc, #244]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8003712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003714:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d103      	bne.n	8003724 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
      {
        /* SYSCLK used as source clock for I2S3 */
        frequency = HAL_RCC_GetSysClockFreq();
 800371c:	f7ff fc56 	bl	8002fcc <HAL_RCC_GetSysClockFreq>
 8003720:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8003722:	e064      	b.n	80037ee <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 8003724:	4b38      	ldr	r3, [pc, #224]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d05e      	beq.n	80037ee <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8003730:	4b35      	ldr	r3, [pc, #212]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8003732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003734:	091b      	lsrs	r3, r3, #4
 8003736:	f003 030f 	and.w	r3, r3, #15
 800373a:	3301      	adds	r3, #1
 800373c:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 800373e:	4b32      	ldr	r3, [pc, #200]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8003740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003742:	0b1b      	lsrs	r3, r3, #12
 8003744:	f003 030f 	and.w	r3, r3, #15
 8003748:	3302      	adds	r3, #2
 800374a:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 800374c:	4a2f      	ldr	r2, [pc, #188]	; (800380c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800374e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003750:	fbb2 f3f3 	udiv	r3, r2, r3
 8003754:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003756:	fb02 f303 	mul.w	r3, r2, r3
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800375e:	e046      	b.n	80037ee <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8003760:	4b29      	ldr	r3, [pc, #164]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8003762:	6a1b      	ldr	r3, [r3, #32]
 8003764:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003768:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800376c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003770:	d108      	bne.n	8003784 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
 8003772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003774:	f003 0302 	and.w	r3, r3, #2
 8003778:	2b00      	cmp	r3, #0
 800377a:	d003      	beq.n	8003784 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
      {
        frequency = LSE_VALUE;
 800377c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003780:	643b      	str	r3, [r7, #64]	; 0x40
 8003782:	e01f      	b.n	80037c4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003786:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800378a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800378e:	d109      	bne.n	80037a4 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
 8003790:	4b1d      	ldr	r3, [pc, #116]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8003792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003794:	f003 0302 	and.w	r3, r3, #2
 8003798:	2b00      	cmp	r3, #0
 800379a:	d003      	beq.n	80037a4 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
      {
        frequency = LSI_VALUE;
 800379c:	f649 4340 	movw	r3, #40000	; 0x9c40
 80037a0:	643b      	str	r3, [r7, #64]	; 0x40
 80037a2:	e00f      	b.n	80037c4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80037a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037ae:	d120      	bne.n	80037f2 <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
 80037b0:	4b15      	ldr	r3, [pc, #84]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d01a      	beq.n	80037f2 <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
      {
        frequency = HSE_VALUE / 128U;
 80037bc:	f24f 4324 	movw	r3, #62500	; 0xf424
 80037c0:	643b      	str	r3, [r7, #64]	; 0x40
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 80037c2:	e016      	b.n	80037f2 <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
 80037c4:	e015      	b.n	80037f2 <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80037c6:	f7ff fd31 	bl	800322c <HAL_RCC_GetPCLK2Freq>
 80037ca:	4602      	mov	r2, r0
 80037cc:	4b0e      	ldr	r3, [pc, #56]	; (8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	0b9b      	lsrs	r3, r3, #14
 80037d2:	f003 0303 	and.w	r3, r3, #3
 80037d6:	3301      	adds	r3, #1
 80037d8:	005b      	lsls	r3, r3, #1
 80037da:	fbb2 f3f3 	udiv	r3, r2, r3
 80037de:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80037e0:	e008      	b.n	80037f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
    }
    default:
    {
      break;
 80037e2:	bf00      	nop
 80037e4:	e006      	b.n	80037f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
      break;
 80037e6:	bf00      	nop
 80037e8:	e004      	b.n	80037f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
      break;
 80037ea:	bf00      	nop
 80037ec:	e002      	b.n	80037f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
      break;
 80037ee:	bf00      	nop
 80037f0:	e000      	b.n	80037f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
      break;
 80037f2:	bf00      	nop
    }
  }
  return (frequency);
 80037f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	374c      	adds	r7, #76	; 0x4c
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd90      	pop	{r4, r7, pc}
 80037fe:	bf00      	nop
 8003800:	08005f4c 	.word	0x08005f4c
 8003804:	08005f5c 	.word	0x08005f5c
 8003808:	40021000 	.word	0x40021000
 800380c:	007a1200 	.word	0x007a1200
 8003810:	003d0900 	.word	0x003d0900
 8003814:	aaaaaaab 	.word	0xaaaaaaab

08003818 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b082      	sub	sp, #8
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d101      	bne.n	800382a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e076      	b.n	8003918 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382e:	2b00      	cmp	r3, #0
 8003830:	d108      	bne.n	8003844 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800383a:	d009      	beq.n	8003850 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	61da      	str	r2, [r3, #28]
 8003842:	e005      	b.n	8003850 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800385c:	b2db      	uxtb	r3, r3
 800385e:	2b00      	cmp	r3, #0
 8003860:	d106      	bne.n	8003870 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f7fd fbf4 	bl	8001058 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2202      	movs	r2, #2
 8003874:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003886:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003898:	431a      	orrs	r2, r3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038a2:	431a      	orrs	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	691b      	ldr	r3, [r3, #16]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	431a      	orrs	r2, r3
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	695b      	ldr	r3, [r3, #20]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	431a      	orrs	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038c0:	431a      	orrs	r2, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	69db      	ldr	r3, [r3, #28]
 80038c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80038ca:	431a      	orrs	r2, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6a1b      	ldr	r3, [r3, #32]
 80038d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038d4:	ea42 0103 	orr.w	r1, r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038dc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	430a      	orrs	r2, r1
 80038e6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	699b      	ldr	r3, [r3, #24]
 80038ec:	0c1a      	lsrs	r2, r3, #16
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f002 0204 	and.w	r2, r2, #4
 80038f6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	69da      	ldr	r2, [r3, #28]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003906:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2200      	movs	r2, #0
 800390c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3708      	adds	r7, #8
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d101      	bne.n	8003932 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e041      	b.n	80039b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003938:	b2db      	uxtb	r3, r3
 800393a:	2b00      	cmp	r3, #0
 800393c:	d106      	bne.n	800394c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f000 f839 	bl	80039be <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2202      	movs	r2, #2
 8003950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	3304      	adds	r3, #4
 800395c:	4619      	mov	r1, r3
 800395e:	4610      	mov	r0, r2
 8003960:	f000 f9bc 	bl	8003cdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2201      	movs	r2, #1
 8003968:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2201      	movs	r2, #1
 8003970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2201      	movs	r2, #1
 8003998:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3708      	adds	r7, #8
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}

080039be <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80039be:	b480      	push	{r7}
 80039c0:	b083      	sub	sp, #12
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80039c6:	bf00      	nop
 80039c8:	370c      	adds	r7, #12
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bc80      	pop	{r7}
 80039ce:	4770      	bx	lr

080039d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d001      	beq.n	80039e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e03f      	b.n	8003a68 <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2202      	movs	r2, #2
 80039ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	68da      	ldr	r2, [r3, #12]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f042 0201 	orr.w	r2, r2, #1
 80039fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a1b      	ldr	r2, [pc, #108]	; (8003a74 <HAL_TIM_Base_Start_IT+0xa4>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d013      	beq.n	8003a32 <HAL_TIM_Base_Start_IT+0x62>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a12:	d00e      	beq.n	8003a32 <HAL_TIM_Base_Start_IT+0x62>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a17      	ldr	r2, [pc, #92]	; (8003a78 <HAL_TIM_Base_Start_IT+0xa8>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d009      	beq.n	8003a32 <HAL_TIM_Base_Start_IT+0x62>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a16      	ldr	r2, [pc, #88]	; (8003a7c <HAL_TIM_Base_Start_IT+0xac>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d004      	beq.n	8003a32 <HAL_TIM_Base_Start_IT+0x62>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a14      	ldr	r2, [pc, #80]	; (8003a80 <HAL_TIM_Base_Start_IT+0xb0>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d111      	bne.n	8003a56 <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f003 0307 	and.w	r3, r3, #7
 8003a3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2b06      	cmp	r3, #6
 8003a42:	d010      	beq.n	8003a66 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f042 0201 	orr.w	r2, r2, #1
 8003a52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a54:	e007      	b.n	8003a66 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f042 0201 	orr.w	r2, r2, #1
 8003a64:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a66:	2300      	movs	r3, #0
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3714      	adds	r7, #20
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bc80      	pop	{r7}
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	40012c00 	.word	0x40012c00
 8003a78:	40000400 	.word	0x40000400
 8003a7c:	40000800 	.word	0x40000800
 8003a80:	40000c00 	.word	0x40000c00

08003a84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	691b      	ldr	r3, [r3, #16]
 8003a92:	f003 0302 	and.w	r3, r3, #2
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d122      	bne.n	8003ae0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	f003 0302 	and.w	r3, r3, #2
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d11b      	bne.n	8003ae0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f06f 0202 	mvn.w	r2, #2
 8003ab0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	699b      	ldr	r3, [r3, #24]
 8003abe:	f003 0303 	and.w	r3, r3, #3
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d003      	beq.n	8003ace <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f000 f8ed 	bl	8003ca6 <HAL_TIM_IC_CaptureCallback>
 8003acc:	e005      	b.n	8003ada <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f000 f8e0 	bl	8003c94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 f8ef 	bl	8003cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	f003 0304 	and.w	r3, r3, #4
 8003aea:	2b04      	cmp	r3, #4
 8003aec:	d122      	bne.n	8003b34 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	f003 0304 	and.w	r3, r3, #4
 8003af8:	2b04      	cmp	r3, #4
 8003afa:	d11b      	bne.n	8003b34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f06f 0204 	mvn.w	r2, #4
 8003b04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2202      	movs	r2, #2
 8003b0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	699b      	ldr	r3, [r3, #24]
 8003b12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d003      	beq.n	8003b22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 f8c3 	bl	8003ca6 <HAL_TIM_IC_CaptureCallback>
 8003b20:	e005      	b.n	8003b2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f000 f8b6 	bl	8003c94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f000 f8c5 	bl	8003cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	691b      	ldr	r3, [r3, #16]
 8003b3a:	f003 0308 	and.w	r3, r3, #8
 8003b3e:	2b08      	cmp	r3, #8
 8003b40:	d122      	bne.n	8003b88 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	f003 0308 	and.w	r3, r3, #8
 8003b4c:	2b08      	cmp	r3, #8
 8003b4e:	d11b      	bne.n	8003b88 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f06f 0208 	mvn.w	r2, #8
 8003b58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2204      	movs	r2, #4
 8003b5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	f003 0303 	and.w	r3, r3, #3
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d003      	beq.n	8003b76 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 f899 	bl	8003ca6 <HAL_TIM_IC_CaptureCallback>
 8003b74:	e005      	b.n	8003b82 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 f88c 	bl	8003c94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f000 f89b 	bl	8003cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	691b      	ldr	r3, [r3, #16]
 8003b8e:	f003 0310 	and.w	r3, r3, #16
 8003b92:	2b10      	cmp	r3, #16
 8003b94:	d122      	bne.n	8003bdc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	f003 0310 	and.w	r3, r3, #16
 8003ba0:	2b10      	cmp	r3, #16
 8003ba2:	d11b      	bne.n	8003bdc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f06f 0210 	mvn.w	r2, #16
 8003bac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2208      	movs	r2, #8
 8003bb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	69db      	ldr	r3, [r3, #28]
 8003bba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d003      	beq.n	8003bca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f000 f86f 	bl	8003ca6 <HAL_TIM_IC_CaptureCallback>
 8003bc8:	e005      	b.n	8003bd6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 f862 	bl	8003c94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f000 f871 	bl	8003cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	f003 0301 	and.w	r3, r3, #1
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d10e      	bne.n	8003c08 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	f003 0301 	and.w	r3, r3, #1
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d107      	bne.n	8003c08 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f06f 0201 	mvn.w	r2, #1
 8003c00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f7fd f980 	bl	8000f08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c12:	2b80      	cmp	r3, #128	; 0x80
 8003c14:	d10e      	bne.n	8003c34 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c20:	2b80      	cmp	r3, #128	; 0x80
 8003c22:	d107      	bne.n	8003c34 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f000 f8c9 	bl	8003dc6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c3e:	2b40      	cmp	r3, #64	; 0x40
 8003c40:	d10e      	bne.n	8003c60 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c4c:	2b40      	cmp	r3, #64	; 0x40
 8003c4e:	d107      	bne.n	8003c60 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003c58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 f835 	bl	8003cca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	f003 0320 	and.w	r3, r3, #32
 8003c6a:	2b20      	cmp	r3, #32
 8003c6c:	d10e      	bne.n	8003c8c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	f003 0320 	and.w	r3, r3, #32
 8003c78:	2b20      	cmp	r3, #32
 8003c7a:	d107      	bne.n	8003c8c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f06f 0220 	mvn.w	r2, #32
 8003c84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f000 f894 	bl	8003db4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c8c:	bf00      	nop
 8003c8e:	3708      	adds	r7, #8
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c9c:	bf00      	nop
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bc80      	pop	{r7}
 8003ca4:	4770      	bx	lr

08003ca6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ca6:	b480      	push	{r7}
 8003ca8:	b083      	sub	sp, #12
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003cae:	bf00      	nop
 8003cb0:	370c      	adds	r7, #12
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bc80      	pop	{r7}
 8003cb6:	4770      	bx	lr

08003cb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cc0:	bf00      	nop
 8003cc2:	370c      	adds	r7, #12
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bc80      	pop	{r7}
 8003cc8:	4770      	bx	lr

08003cca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003cca:	b480      	push	{r7}
 8003ccc:	b083      	sub	sp, #12
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003cd2:	bf00      	nop
 8003cd4:	370c      	adds	r7, #12
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bc80      	pop	{r7}
 8003cda:	4770      	bx	lr

08003cdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b085      	sub	sp, #20
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	4a2d      	ldr	r2, [pc, #180]	; (8003da4 <TIM_Base_SetConfig+0xc8>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d00f      	beq.n	8003d14 <TIM_Base_SetConfig+0x38>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cfa:	d00b      	beq.n	8003d14 <TIM_Base_SetConfig+0x38>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4a2a      	ldr	r2, [pc, #168]	; (8003da8 <TIM_Base_SetConfig+0xcc>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d007      	beq.n	8003d14 <TIM_Base_SetConfig+0x38>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	4a29      	ldr	r2, [pc, #164]	; (8003dac <TIM_Base_SetConfig+0xd0>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d003      	beq.n	8003d14 <TIM_Base_SetConfig+0x38>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a28      	ldr	r2, [pc, #160]	; (8003db0 <TIM_Base_SetConfig+0xd4>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d108      	bne.n	8003d26 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	68fa      	ldr	r2, [r7, #12]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4a1e      	ldr	r2, [pc, #120]	; (8003da4 <TIM_Base_SetConfig+0xc8>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d00f      	beq.n	8003d4e <TIM_Base_SetConfig+0x72>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d34:	d00b      	beq.n	8003d4e <TIM_Base_SetConfig+0x72>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a1b      	ldr	r2, [pc, #108]	; (8003da8 <TIM_Base_SetConfig+0xcc>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d007      	beq.n	8003d4e <TIM_Base_SetConfig+0x72>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a1a      	ldr	r2, [pc, #104]	; (8003dac <TIM_Base_SetConfig+0xd0>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d003      	beq.n	8003d4e <TIM_Base_SetConfig+0x72>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a19      	ldr	r2, [pc, #100]	; (8003db0 <TIM_Base_SetConfig+0xd4>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d108      	bne.n	8003d60 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	689a      	ldr	r2, [r3, #8]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4a07      	ldr	r2, [pc, #28]	; (8003da4 <TIM_Base_SetConfig+0xc8>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d103      	bne.n	8003d94 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	691a      	ldr	r2, [r3, #16]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	615a      	str	r2, [r3, #20]
}
 8003d9a:	bf00      	nop
 8003d9c:	3714      	adds	r7, #20
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bc80      	pop	{r7}
 8003da2:	4770      	bx	lr
 8003da4:	40012c00 	.word	0x40012c00
 8003da8:	40000400 	.word	0x40000400
 8003dac:	40000800 	.word	0x40000800
 8003db0:	40000c00 	.word	0x40000c00

08003db4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bc80      	pop	{r7}
 8003dc4:	4770      	bx	lr

08003dc6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	b083      	sub	sp, #12
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003dce:	bf00      	nop
 8003dd0:	370c      	adds	r7, #12
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bc80      	pop	{r7}
 8003dd6:	4770      	bx	lr

08003dd8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d101      	bne.n	8003dea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e03f      	b.n	8003e6a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d106      	bne.n	8003e04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f7fd f9c0 	bl	8001184 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2224      	movs	r2, #36	; 0x24
 8003e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	68da      	ldr	r2, [r3, #12]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f000 f905 	bl	800402c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	691a      	ldr	r2, [r3, #16]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	695a      	ldr	r2, [r3, #20]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68da      	ldr	r2, [r3, #12]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2220      	movs	r2, #32
 8003e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2220      	movs	r2, #32
 8003e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e68:	2300      	movs	r3, #0
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3708      	adds	r7, #8
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}

08003e72 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e72:	b580      	push	{r7, lr}
 8003e74:	b08a      	sub	sp, #40	; 0x28
 8003e76:	af02      	add	r7, sp, #8
 8003e78:	60f8      	str	r0, [r7, #12]
 8003e7a:	60b9      	str	r1, [r7, #8]
 8003e7c:	603b      	str	r3, [r7, #0]
 8003e7e:	4613      	mov	r3, r2
 8003e80:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003e82:	2300      	movs	r3, #0
 8003e84:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	2b20      	cmp	r3, #32
 8003e90:	d17c      	bne.n	8003f8c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d002      	beq.n	8003e9e <HAL_UART_Transmit+0x2c>
 8003e98:	88fb      	ldrh	r3, [r7, #6]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e075      	b.n	8003f8e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d101      	bne.n	8003eb0 <HAL_UART_Transmit+0x3e>
 8003eac:	2302      	movs	r3, #2
 8003eae:	e06e      	b.n	8003f8e <HAL_UART_Transmit+0x11c>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2221      	movs	r2, #33	; 0x21
 8003ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ec6:	f7fd facd 	bl	8001464 <HAL_GetTick>
 8003eca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	88fa      	ldrh	r2, [r7, #6]
 8003ed0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	88fa      	ldrh	r2, [r7, #6]
 8003ed6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ee0:	d108      	bne.n	8003ef4 <HAL_UART_Transmit+0x82>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d104      	bne.n	8003ef4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003eea:	2300      	movs	r3, #0
 8003eec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	61bb      	str	r3, [r7, #24]
 8003ef2:	e003      	b.n	8003efc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2200      	movs	r2, #0
 8003f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003f04:	e02a      	b.n	8003f5c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	9300      	str	r3, [sp, #0]
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	2180      	movs	r1, #128	; 0x80
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f000 f840 	bl	8003f96 <UART_WaitOnFlagUntilTimeout>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d001      	beq.n	8003f20 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e036      	b.n	8003f8e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d10b      	bne.n	8003f3e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f26:	69bb      	ldr	r3, [r7, #24]
 8003f28:	881b      	ldrh	r3, [r3, #0]
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f34:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	3302      	adds	r3, #2
 8003f3a:	61bb      	str	r3, [r7, #24]
 8003f3c:	e007      	b.n	8003f4e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	781a      	ldrb	r2, [r3, #0]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	3301      	adds	r3, #1
 8003f4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	3b01      	subs	r3, #1
 8003f56:	b29a      	uxth	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d1cf      	bne.n	8003f06 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	9300      	str	r3, [sp, #0]
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	2140      	movs	r1, #64	; 0x40
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	f000 f810 	bl	8003f96 <UART_WaitOnFlagUntilTimeout>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d001      	beq.n	8003f80 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	e006      	b.n	8003f8e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2220      	movs	r2, #32
 8003f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	e000      	b.n	8003f8e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003f8c:	2302      	movs	r3, #2
  }
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3720      	adds	r7, #32
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}

08003f96 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003f96:	b580      	push	{r7, lr}
 8003f98:	b084      	sub	sp, #16
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	60f8      	str	r0, [r7, #12]
 8003f9e:	60b9      	str	r1, [r7, #8]
 8003fa0:	603b      	str	r3, [r7, #0]
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fa6:	e02c      	b.n	8004002 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fa8:	69bb      	ldr	r3, [r7, #24]
 8003faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fae:	d028      	beq.n	8004002 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003fb0:	69bb      	ldr	r3, [r7, #24]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d007      	beq.n	8003fc6 <UART_WaitOnFlagUntilTimeout+0x30>
 8003fb6:	f7fd fa55 	bl	8001464 <HAL_GetTick>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	69ba      	ldr	r2, [r7, #24]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d21d      	bcs.n	8004002 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68da      	ldr	r2, [r3, #12]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003fd4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	695a      	ldr	r2, [r3, #20]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f022 0201 	bic.w	r2, r2, #1
 8003fe4:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2220      	movs	r2, #32
 8003fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2220      	movs	r2, #32
 8003ff2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e00f      	b.n	8004022 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	4013      	ands	r3, r2
 800400c:	68ba      	ldr	r2, [r7, #8]
 800400e:	429a      	cmp	r2, r3
 8004010:	bf0c      	ite	eq
 8004012:	2301      	moveq	r3, #1
 8004014:	2300      	movne	r3, #0
 8004016:	b2db      	uxtb	r3, r3
 8004018:	461a      	mov	r2, r3
 800401a:	79fb      	ldrb	r3, [r7, #7]
 800401c:	429a      	cmp	r2, r3
 800401e:	d0c3      	beq.n	8003fa8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	3710      	adds	r7, #16
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
	...

0800402c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	691b      	ldr	r3, [r3, #16]
 800403a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	68da      	ldr	r2, [r3, #12]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	430a      	orrs	r2, r1
 8004048:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	689a      	ldr	r2, [r3, #8]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	431a      	orrs	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	695b      	ldr	r3, [r3, #20]
 8004058:	4313      	orrs	r3, r2
 800405a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004066:	f023 030c 	bic.w	r3, r3, #12
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	6812      	ldr	r2, [r2, #0]
 800406e:	68b9      	ldr	r1, [r7, #8]
 8004070:	430b      	orrs	r3, r1
 8004072:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	695b      	ldr	r3, [r3, #20]
 800407a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	699a      	ldr	r2, [r3, #24]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	430a      	orrs	r2, r1
 8004088:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a2c      	ldr	r2, [pc, #176]	; (8004140 <UART_SetConfig+0x114>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d103      	bne.n	800409c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004094:	f7ff f8ca 	bl	800322c <HAL_RCC_GetPCLK2Freq>
 8004098:	60f8      	str	r0, [r7, #12]
 800409a:	e002      	b.n	80040a2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800409c:	f7ff f8b2 	bl	8003204 <HAL_RCC_GetPCLK1Freq>
 80040a0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040a2:	68fa      	ldr	r2, [r7, #12]
 80040a4:	4613      	mov	r3, r2
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	4413      	add	r3, r2
 80040aa:	009a      	lsls	r2, r3, #2
 80040ac:	441a      	add	r2, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b8:	4a22      	ldr	r2, [pc, #136]	; (8004144 <UART_SetConfig+0x118>)
 80040ba:	fba2 2303 	umull	r2, r3, r2, r3
 80040be:	095b      	lsrs	r3, r3, #5
 80040c0:	0119      	lsls	r1, r3, #4
 80040c2:	68fa      	ldr	r2, [r7, #12]
 80040c4:	4613      	mov	r3, r2
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4413      	add	r3, r2
 80040ca:	009a      	lsls	r2, r3, #2
 80040cc:	441a      	add	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80040d8:	4b1a      	ldr	r3, [pc, #104]	; (8004144 <UART_SetConfig+0x118>)
 80040da:	fba3 0302 	umull	r0, r3, r3, r2
 80040de:	095b      	lsrs	r3, r3, #5
 80040e0:	2064      	movs	r0, #100	; 0x64
 80040e2:	fb00 f303 	mul.w	r3, r0, r3
 80040e6:	1ad3      	subs	r3, r2, r3
 80040e8:	011b      	lsls	r3, r3, #4
 80040ea:	3332      	adds	r3, #50	; 0x32
 80040ec:	4a15      	ldr	r2, [pc, #84]	; (8004144 <UART_SetConfig+0x118>)
 80040ee:	fba2 2303 	umull	r2, r3, r2, r3
 80040f2:	095b      	lsrs	r3, r3, #5
 80040f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040f8:	4419      	add	r1, r3
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	4613      	mov	r3, r2
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	4413      	add	r3, r2
 8004102:	009a      	lsls	r2, r3, #2
 8004104:	441a      	add	r2, r3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004110:	4b0c      	ldr	r3, [pc, #48]	; (8004144 <UART_SetConfig+0x118>)
 8004112:	fba3 0302 	umull	r0, r3, r3, r2
 8004116:	095b      	lsrs	r3, r3, #5
 8004118:	2064      	movs	r0, #100	; 0x64
 800411a:	fb00 f303 	mul.w	r3, r0, r3
 800411e:	1ad3      	subs	r3, r2, r3
 8004120:	011b      	lsls	r3, r3, #4
 8004122:	3332      	adds	r3, #50	; 0x32
 8004124:	4a07      	ldr	r2, [pc, #28]	; (8004144 <UART_SetConfig+0x118>)
 8004126:	fba2 2303 	umull	r2, r3, r2, r3
 800412a:	095b      	lsrs	r3, r3, #5
 800412c:	f003 020f 	and.w	r2, r3, #15
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	440a      	add	r2, r1
 8004136:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004138:	bf00      	nop
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}
 8004140:	40013800 	.word	0x40013800
 8004144:	51eb851f 	.word	0x51eb851f

08004148 <makeFreeRtosPriority>:
 8004148:	b480      	push	{r7}
 800414a:	b085      	sub	sp, #20
 800414c:	af00      	add	r7, sp, #0
 800414e:	4603      	mov	r3, r0
 8004150:	80fb      	strh	r3, [r7, #6]
 8004152:	2300      	movs	r3, #0
 8004154:	60fb      	str	r3, [r7, #12]
 8004156:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800415a:	2b84      	cmp	r3, #132	; 0x84
 800415c:	d005      	beq.n	800416a <makeFreeRtosPriority+0x22>
 800415e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	4413      	add	r3, r2
 8004166:	3303      	adds	r3, #3
 8004168:	60fb      	str	r3, [r7, #12]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	4618      	mov	r0, r3
 800416e:	3714      	adds	r7, #20
 8004170:	46bd      	mov	sp, r7
 8004172:	bc80      	pop	{r7}
 8004174:	4770      	bx	lr

08004176 <osKernelStart>:
 8004176:	b580      	push	{r7, lr}
 8004178:	af00      	add	r7, sp, #0
 800417a:	f000 fad1 	bl	8004720 <vTaskStartScheduler>
 800417e:	2300      	movs	r3, #0
 8004180:	4618      	mov	r0, r3
 8004182:	bd80      	pop	{r7, pc}

08004184 <osThreadCreate>:
 8004184:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004186:	b089      	sub	sp, #36	; 0x24
 8004188:	af04      	add	r7, sp, #16
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	6039      	str	r1, [r7, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d020      	beq.n	80041d8 <osThreadCreate+0x54>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	699b      	ldr	r3, [r3, #24]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d01c      	beq.n	80041d8 <osThreadCreate+0x54>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	685c      	ldr	r4, [r3, #4]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681d      	ldr	r5, [r3, #0]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	691e      	ldr	r6, [r3, #16]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80041b0:	4618      	mov	r0, r3
 80041b2:	f7ff ffc9 	bl	8004148 <makeFreeRtosPriority>
 80041b6:	4601      	mov	r1, r0
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	695b      	ldr	r3, [r3, #20]
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	6992      	ldr	r2, [r2, #24]
 80041c0:	9202      	str	r2, [sp, #8]
 80041c2:	9301      	str	r3, [sp, #4]
 80041c4:	9100      	str	r1, [sp, #0]
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	4632      	mov	r2, r6
 80041ca:	4629      	mov	r1, r5
 80041cc:	4620      	mov	r0, r4
 80041ce:	f000 f8e8 	bl	80043a2 <xTaskCreateStatic>
 80041d2:	4603      	mov	r3, r0
 80041d4:	60fb      	str	r3, [r7, #12]
 80041d6:	e01c      	b.n	8004212 <osThreadCreate+0x8e>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	685c      	ldr	r4, [r3, #4]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681d      	ldr	r5, [r3, #0]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	691b      	ldr	r3, [r3, #16]
 80041e4:	b29e      	uxth	r6, r3
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80041ec:	4618      	mov	r0, r3
 80041ee:	f7ff ffab 	bl	8004148 <makeFreeRtosPriority>
 80041f2:	4602      	mov	r2, r0
 80041f4:	f107 030c 	add.w	r3, r7, #12
 80041f8:	9301      	str	r3, [sp, #4]
 80041fa:	9200      	str	r2, [sp, #0]
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	4632      	mov	r2, r6
 8004200:	4629      	mov	r1, r5
 8004202:	4620      	mov	r0, r4
 8004204:	f000 f929 	bl	800445a <xTaskCreate>
 8004208:	4603      	mov	r3, r0
 800420a:	2b01      	cmp	r3, #1
 800420c:	d001      	beq.n	8004212 <osThreadCreate+0x8e>
 800420e:	2300      	movs	r3, #0
 8004210:	e000      	b.n	8004214 <osThreadCreate+0x90>
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	4618      	mov	r0, r3
 8004216:	3714      	adds	r7, #20
 8004218:	46bd      	mov	sp, r7
 800421a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800421c <osDelay>:
 800421c:	b580      	push	{r7, lr}
 800421e:	b084      	sub	sp, #16
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	60fb      	str	r3, [r7, #12]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d001      	beq.n	8004232 <osDelay+0x16>
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	e000      	b.n	8004234 <osDelay+0x18>
 8004232:	2301      	movs	r3, #1
 8004234:	4618      	mov	r0, r3
 8004236:	f000 fa3f 	bl	80046b8 <vTaskDelay>
 800423a:	2300      	movs	r3, #0
 800423c:	4618      	mov	r0, r3
 800423e:	3710      	adds	r7, #16
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <vListInitialise>:
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f103 0208 	add.w	r2, r3, #8
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	605a      	str	r2, [r3, #4]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f04f 32ff 	mov.w	r2, #4294967295
 800425c:	609a      	str	r2, [r3, #8]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f103 0208 	add.w	r2, r3, #8
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	60da      	str	r2, [r3, #12]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f103 0208 	add.w	r2, r3, #8
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	611a      	str	r2, [r3, #16]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	601a      	str	r2, [r3, #0]
 8004278:	bf00      	nop
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	bc80      	pop	{r7}
 8004280:	4770      	bx	lr

08004282 <vListInitialiseItem>:
 8004282:	b480      	push	{r7}
 8004284:	b083      	sub	sp, #12
 8004286:	af00      	add	r7, sp, #0
 8004288:	6078      	str	r0, [r7, #4]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	611a      	str	r2, [r3, #16]
 8004290:	bf00      	nop
 8004292:	370c      	adds	r7, #12
 8004294:	46bd      	mov	sp, r7
 8004296:	bc80      	pop	{r7}
 8004298:	4770      	bx	lr

0800429a <vListInsertEnd>:
 800429a:	b480      	push	{r7}
 800429c:	b085      	sub	sp, #20
 800429e:	af00      	add	r7, sp, #0
 80042a0:	6078      	str	r0, [r7, #4]
 80042a2:	6039      	str	r1, [r7, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	60fb      	str	r3, [r7, #12]
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	68fa      	ldr	r2, [r7, #12]
 80042ae:	605a      	str	r2, [r3, #4]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	689a      	ldr	r2, [r3, #8]
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	609a      	str	r2, [r3, #8]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	683a      	ldr	r2, [r7, #0]
 80042be:	605a      	str	r2, [r3, #4]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	683a      	ldr	r2, [r7, #0]
 80042c4:	609a      	str	r2, [r3, #8]
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	687a      	ldr	r2, [r7, #4]
 80042ca:	611a      	str	r2, [r3, #16]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	1c5a      	adds	r2, r3, #1
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	601a      	str	r2, [r3, #0]
 80042d6:	bf00      	nop
 80042d8:	3714      	adds	r7, #20
 80042da:	46bd      	mov	sp, r7
 80042dc:	bc80      	pop	{r7}
 80042de:	4770      	bx	lr

080042e0 <vListInsert>:
 80042e0:	b480      	push	{r7}
 80042e2:	b085      	sub	sp, #20
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	6039      	str	r1, [r7, #0]
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	60bb      	str	r3, [r7, #8]
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f6:	d103      	bne.n	8004300 <vListInsert+0x20>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	691b      	ldr	r3, [r3, #16]
 80042fc:	60fb      	str	r3, [r7, #12]
 80042fe:	e00c      	b.n	800431a <vListInsert+0x3a>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	3308      	adds	r3, #8
 8004304:	60fb      	str	r3, [r7, #12]
 8004306:	e002      	b.n	800430e <vListInsert+0x2e>
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	60fb      	str	r3, [r7, #12]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68ba      	ldr	r2, [r7, #8]
 8004316:	429a      	cmp	r2, r3
 8004318:	d2f6      	bcs.n	8004308 <vListInsert+0x28>
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	685a      	ldr	r2, [r3, #4]
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	605a      	str	r2, [r3, #4]
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	683a      	ldr	r2, [r7, #0]
 8004328:	609a      	str	r2, [r3, #8]
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	68fa      	ldr	r2, [r7, #12]
 800432e:	609a      	str	r2, [r3, #8]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	683a      	ldr	r2, [r7, #0]
 8004334:	605a      	str	r2, [r3, #4]
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	611a      	str	r2, [r3, #16]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	1c5a      	adds	r2, r3, #1
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	601a      	str	r2, [r3, #0]
 8004346:	bf00      	nop
 8004348:	3714      	adds	r7, #20
 800434a:	46bd      	mov	sp, r7
 800434c:	bc80      	pop	{r7}
 800434e:	4770      	bx	lr

08004350 <uxListRemove>:
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	60fb      	str	r3, [r7, #12]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	6892      	ldr	r2, [r2, #8]
 8004366:	609a      	str	r2, [r3, #8]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	6852      	ldr	r2, [r2, #4]
 8004370:	605a      	str	r2, [r3, #4]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	429a      	cmp	r2, r3
 800437a:	d103      	bne.n	8004384 <uxListRemove+0x34>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	689a      	ldr	r2, [r3, #8]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	605a      	str	r2, [r3, #4]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	611a      	str	r2, [r3, #16]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	1e5a      	subs	r2, r3, #1
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	601a      	str	r2, [r3, #0]
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4618      	mov	r0, r3
 800439a:	3714      	adds	r7, #20
 800439c:	46bd      	mov	sp, r7
 800439e:	bc80      	pop	{r7}
 80043a0:	4770      	bx	lr

080043a2 <xTaskCreateStatic>:
 80043a2:	b580      	push	{r7, lr}
 80043a4:	b08e      	sub	sp, #56	; 0x38
 80043a6:	af04      	add	r7, sp, #16
 80043a8:	60f8      	str	r0, [r7, #12]
 80043aa:	60b9      	str	r1, [r7, #8]
 80043ac:	607a      	str	r2, [r7, #4]
 80043ae:	603b      	str	r3, [r7, #0]
 80043b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d10a      	bne.n	80043cc <xTaskCreateStatic+0x2a>
 80043b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ba:	f383 8811 	msr	BASEPRI, r3
 80043be:	f3bf 8f6f 	isb	sy
 80043c2:	f3bf 8f4f 	dsb	sy
 80043c6:	623b      	str	r3, [r7, #32]
 80043c8:	bf00      	nop
 80043ca:	e7fe      	b.n	80043ca <xTaskCreateStatic+0x28>
 80043cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d10a      	bne.n	80043e8 <xTaskCreateStatic+0x46>
 80043d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043d6:	f383 8811 	msr	BASEPRI, r3
 80043da:	f3bf 8f6f 	isb	sy
 80043de:	f3bf 8f4f 	dsb	sy
 80043e2:	61fb      	str	r3, [r7, #28]
 80043e4:	bf00      	nop
 80043e6:	e7fe      	b.n	80043e6 <xTaskCreateStatic+0x44>
 80043e8:	2354      	movs	r3, #84	; 0x54
 80043ea:	613b      	str	r3, [r7, #16]
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	2b54      	cmp	r3, #84	; 0x54
 80043f0:	d00a      	beq.n	8004408 <xTaskCreateStatic+0x66>
 80043f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043f6:	f383 8811 	msr	BASEPRI, r3
 80043fa:	f3bf 8f6f 	isb	sy
 80043fe:	f3bf 8f4f 	dsb	sy
 8004402:	61bb      	str	r3, [r7, #24]
 8004404:	bf00      	nop
 8004406:	e7fe      	b.n	8004406 <xTaskCreateStatic+0x64>
 8004408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800440a:	2b00      	cmp	r3, #0
 800440c:	d01e      	beq.n	800444c <xTaskCreateStatic+0xaa>
 800440e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004410:	2b00      	cmp	r3, #0
 8004412:	d01b      	beq.n	800444c <xTaskCreateStatic+0xaa>
 8004414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004416:	627b      	str	r3, [r7, #36]	; 0x24
 8004418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800441c:	631a      	str	r2, [r3, #48]	; 0x30
 800441e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004420:	2202      	movs	r2, #2
 8004422:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8004426:	2300      	movs	r3, #0
 8004428:	9303      	str	r3, [sp, #12]
 800442a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800442c:	9302      	str	r3, [sp, #8]
 800442e:	f107 0314 	add.w	r3, r7, #20
 8004432:	9301      	str	r3, [sp, #4]
 8004434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004436:	9300      	str	r3, [sp, #0]
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	68b9      	ldr	r1, [r7, #8]
 800443e:	68f8      	ldr	r0, [r7, #12]
 8004440:	f000 f850 	bl	80044e4 <prvInitialiseNewTask>
 8004444:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004446:	f000 f8cd 	bl	80045e4 <prvAddNewTaskToReadyList>
 800444a:	e001      	b.n	8004450 <xTaskCreateStatic+0xae>
 800444c:	2300      	movs	r3, #0
 800444e:	617b      	str	r3, [r7, #20]
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	4618      	mov	r0, r3
 8004454:	3728      	adds	r7, #40	; 0x28
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}

0800445a <xTaskCreate>:
 800445a:	b580      	push	{r7, lr}
 800445c:	b08c      	sub	sp, #48	; 0x30
 800445e:	af04      	add	r7, sp, #16
 8004460:	60f8      	str	r0, [r7, #12]
 8004462:	60b9      	str	r1, [r7, #8]
 8004464:	603b      	str	r3, [r7, #0]
 8004466:	4613      	mov	r3, r2
 8004468:	80fb      	strh	r3, [r7, #6]
 800446a:	88fb      	ldrh	r3, [r7, #6]
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	4618      	mov	r0, r3
 8004470:	f000 fe6e 	bl	8005150 <pvPortMalloc>
 8004474:	6178      	str	r0, [r7, #20]
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d00e      	beq.n	800449a <xTaskCreate+0x40>
 800447c:	2054      	movs	r0, #84	; 0x54
 800447e:	f000 fe67 	bl	8005150 <pvPortMalloc>
 8004482:	61f8      	str	r0, [r7, #28]
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d003      	beq.n	8004492 <xTaskCreate+0x38>
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	697a      	ldr	r2, [r7, #20]
 800448e:	631a      	str	r2, [r3, #48]	; 0x30
 8004490:	e005      	b.n	800449e <xTaskCreate+0x44>
 8004492:	6978      	ldr	r0, [r7, #20]
 8004494:	f000 ff20 	bl	80052d8 <vPortFree>
 8004498:	e001      	b.n	800449e <xTaskCreate+0x44>
 800449a:	2300      	movs	r3, #0
 800449c:	61fb      	str	r3, [r7, #28]
 800449e:	69fb      	ldr	r3, [r7, #28]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d017      	beq.n	80044d4 <xTaskCreate+0x7a>
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	2200      	movs	r2, #0
 80044a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80044ac:	88fa      	ldrh	r2, [r7, #6]
 80044ae:	2300      	movs	r3, #0
 80044b0:	9303      	str	r3, [sp, #12]
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	9302      	str	r3, [sp, #8]
 80044b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044b8:	9301      	str	r3, [sp, #4]
 80044ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044bc:	9300      	str	r3, [sp, #0]
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	68b9      	ldr	r1, [r7, #8]
 80044c2:	68f8      	ldr	r0, [r7, #12]
 80044c4:	f000 f80e 	bl	80044e4 <prvInitialiseNewTask>
 80044c8:	69f8      	ldr	r0, [r7, #28]
 80044ca:	f000 f88b 	bl	80045e4 <prvAddNewTaskToReadyList>
 80044ce:	2301      	movs	r3, #1
 80044d0:	61bb      	str	r3, [r7, #24]
 80044d2:	e002      	b.n	80044da <xTaskCreate+0x80>
 80044d4:	f04f 33ff 	mov.w	r3, #4294967295
 80044d8:	61bb      	str	r3, [r7, #24]
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	4618      	mov	r0, r3
 80044de:	3720      	adds	r7, #32
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <prvInitialiseNewTask>:
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b088      	sub	sp, #32
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	607a      	str	r2, [r7, #4]
 80044f0:	603b      	str	r3, [r7, #0]
 80044f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80044fc:	3b01      	subs	r3, #1
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	4413      	add	r3, r2
 8004502:	61bb      	str	r3, [r7, #24]
 8004504:	69bb      	ldr	r3, [r7, #24]
 8004506:	f023 0307 	bic.w	r3, r3, #7
 800450a:	61bb      	str	r3, [r7, #24]
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	f003 0307 	and.w	r3, r3, #7
 8004512:	2b00      	cmp	r3, #0
 8004514:	d00a      	beq.n	800452c <prvInitialiseNewTask+0x48>
 8004516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800451a:	f383 8811 	msr	BASEPRI, r3
 800451e:	f3bf 8f6f 	isb	sy
 8004522:	f3bf 8f4f 	dsb	sy
 8004526:	617b      	str	r3, [r7, #20]
 8004528:	bf00      	nop
 800452a:	e7fe      	b.n	800452a <prvInitialiseNewTask+0x46>
 800452c:	2300      	movs	r3, #0
 800452e:	61fb      	str	r3, [r7, #28]
 8004530:	e012      	b.n	8004558 <prvInitialiseNewTask+0x74>
 8004532:	68ba      	ldr	r2, [r7, #8]
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	4413      	add	r3, r2
 8004538:	7819      	ldrb	r1, [r3, #0]
 800453a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800453c:	69fb      	ldr	r3, [r7, #28]
 800453e:	4413      	add	r3, r2
 8004540:	3334      	adds	r3, #52	; 0x34
 8004542:	460a      	mov	r2, r1
 8004544:	701a      	strb	r2, [r3, #0]
 8004546:	68ba      	ldr	r2, [r7, #8]
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	4413      	add	r3, r2
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d006      	beq.n	8004560 <prvInitialiseNewTask+0x7c>
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	3301      	adds	r3, #1
 8004556:	61fb      	str	r3, [r7, #28]
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	2b0f      	cmp	r3, #15
 800455c:	d9e9      	bls.n	8004532 <prvInitialiseNewTask+0x4e>
 800455e:	e000      	b.n	8004562 <prvInitialiseNewTask+0x7e>
 8004560:	bf00      	nop
 8004562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004564:	2200      	movs	r2, #0
 8004566:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800456a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800456c:	2b06      	cmp	r3, #6
 800456e:	d901      	bls.n	8004574 <prvInitialiseNewTask+0x90>
 8004570:	2306      	movs	r3, #6
 8004572:	62bb      	str	r3, [r7, #40]	; 0x28
 8004574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004576:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004578:	62da      	str	r2, [r3, #44]	; 0x2c
 800457a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800457c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800457e:	645a      	str	r2, [r3, #68]	; 0x44
 8004580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004582:	2200      	movs	r2, #0
 8004584:	649a      	str	r2, [r3, #72]	; 0x48
 8004586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004588:	3304      	adds	r3, #4
 800458a:	4618      	mov	r0, r3
 800458c:	f7ff fe79 	bl	8004282 <vListInitialiseItem>
 8004590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004592:	3318      	adds	r3, #24
 8004594:	4618      	mov	r0, r3
 8004596:	f7ff fe74 	bl	8004282 <vListInitialiseItem>
 800459a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800459c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800459e:	611a      	str	r2, [r3, #16]
 80045a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045a2:	f1c3 0207 	rsb	r2, r3, #7
 80045a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045a8:	619a      	str	r2, [r3, #24]
 80045aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045ae:	625a      	str	r2, [r3, #36]	; 0x24
 80045b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045b2:	2200      	movs	r2, #0
 80045b4:	64da      	str	r2, [r3, #76]	; 0x4c
 80045b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80045be:	683a      	ldr	r2, [r7, #0]
 80045c0:	68f9      	ldr	r1, [r7, #12]
 80045c2:	69b8      	ldr	r0, [r7, #24]
 80045c4:	f000 fc0e 	bl	8004de4 <pxPortInitialiseStack>
 80045c8:	4602      	mov	r2, r0
 80045ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045cc:	601a      	str	r2, [r3, #0]
 80045ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d002      	beq.n	80045da <prvInitialiseNewTask+0xf6>
 80045d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045d8:	601a      	str	r2, [r3, #0]
 80045da:	bf00      	nop
 80045dc:	3720      	adds	r7, #32
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
	...

080045e4 <prvAddNewTaskToReadyList>:
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b082      	sub	sp, #8
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	f000 fcee 	bl	8004fcc <vPortEnterCritical>
 80045f0:	4b2a      	ldr	r3, [pc, #168]	; (800469c <prvAddNewTaskToReadyList+0xb8>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	3301      	adds	r3, #1
 80045f6:	4a29      	ldr	r2, [pc, #164]	; (800469c <prvAddNewTaskToReadyList+0xb8>)
 80045f8:	6013      	str	r3, [r2, #0]
 80045fa:	4b29      	ldr	r3, [pc, #164]	; (80046a0 <prvAddNewTaskToReadyList+0xbc>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d109      	bne.n	8004616 <prvAddNewTaskToReadyList+0x32>
 8004602:	4a27      	ldr	r2, [pc, #156]	; (80046a0 <prvAddNewTaskToReadyList+0xbc>)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6013      	str	r3, [r2, #0]
 8004608:	4b24      	ldr	r3, [pc, #144]	; (800469c <prvAddNewTaskToReadyList+0xb8>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	2b01      	cmp	r3, #1
 800460e:	d110      	bne.n	8004632 <prvAddNewTaskToReadyList+0x4e>
 8004610:	f000 fac0 	bl	8004b94 <prvInitialiseTaskLists>
 8004614:	e00d      	b.n	8004632 <prvAddNewTaskToReadyList+0x4e>
 8004616:	4b23      	ldr	r3, [pc, #140]	; (80046a4 <prvAddNewTaskToReadyList+0xc0>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d109      	bne.n	8004632 <prvAddNewTaskToReadyList+0x4e>
 800461e:	4b20      	ldr	r3, [pc, #128]	; (80046a0 <prvAddNewTaskToReadyList+0xbc>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004628:	429a      	cmp	r2, r3
 800462a:	d802      	bhi.n	8004632 <prvAddNewTaskToReadyList+0x4e>
 800462c:	4a1c      	ldr	r2, [pc, #112]	; (80046a0 <prvAddNewTaskToReadyList+0xbc>)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6013      	str	r3, [r2, #0]
 8004632:	4b1d      	ldr	r3, [pc, #116]	; (80046a8 <prvAddNewTaskToReadyList+0xc4>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	3301      	adds	r3, #1
 8004638:	4a1b      	ldr	r2, [pc, #108]	; (80046a8 <prvAddNewTaskToReadyList+0xc4>)
 800463a:	6013      	str	r3, [r2, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004640:	2201      	movs	r2, #1
 8004642:	409a      	lsls	r2, r3
 8004644:	4b19      	ldr	r3, [pc, #100]	; (80046ac <prvAddNewTaskToReadyList+0xc8>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4313      	orrs	r3, r2
 800464a:	4a18      	ldr	r2, [pc, #96]	; (80046ac <prvAddNewTaskToReadyList+0xc8>)
 800464c:	6013      	str	r3, [r2, #0]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004652:	4613      	mov	r3, r2
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	4413      	add	r3, r2
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	4a15      	ldr	r2, [pc, #84]	; (80046b0 <prvAddNewTaskToReadyList+0xcc>)
 800465c:	441a      	add	r2, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	3304      	adds	r3, #4
 8004662:	4619      	mov	r1, r3
 8004664:	4610      	mov	r0, r2
 8004666:	f7ff fe18 	bl	800429a <vListInsertEnd>
 800466a:	f000 fcdf 	bl	800502c <vPortExitCritical>
 800466e:	4b0d      	ldr	r3, [pc, #52]	; (80046a4 <prvAddNewTaskToReadyList+0xc0>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d00e      	beq.n	8004694 <prvAddNewTaskToReadyList+0xb0>
 8004676:	4b0a      	ldr	r3, [pc, #40]	; (80046a0 <prvAddNewTaskToReadyList+0xbc>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004680:	429a      	cmp	r2, r3
 8004682:	d207      	bcs.n	8004694 <prvAddNewTaskToReadyList+0xb0>
 8004684:	4b0b      	ldr	r3, [pc, #44]	; (80046b4 <prvAddNewTaskToReadyList+0xd0>)
 8004686:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800468a:	601a      	str	r2, [r3, #0]
 800468c:	f3bf 8f4f 	dsb	sy
 8004690:	f3bf 8f6f 	isb	sy
 8004694:	bf00      	nop
 8004696:	3708      	adds	r7, #8
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}
 800469c:	200005f8 	.word	0x200005f8
 80046a0:	200004f8 	.word	0x200004f8
 80046a4:	20000604 	.word	0x20000604
 80046a8:	20000614 	.word	0x20000614
 80046ac:	20000600 	.word	0x20000600
 80046b0:	200004fc 	.word	0x200004fc
 80046b4:	e000ed04 	.word	0xe000ed04

080046b8 <vTaskDelay>:
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b084      	sub	sp, #16
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	2300      	movs	r3, #0
 80046c2:	60fb      	str	r3, [r7, #12]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d017      	beq.n	80046fa <vTaskDelay+0x42>
 80046ca:	4b13      	ldr	r3, [pc, #76]	; (8004718 <vTaskDelay+0x60>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d00a      	beq.n	80046e8 <vTaskDelay+0x30>
 80046d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046d6:	f383 8811 	msr	BASEPRI, r3
 80046da:	f3bf 8f6f 	isb	sy
 80046de:	f3bf 8f4f 	dsb	sy
 80046e2:	60bb      	str	r3, [r7, #8]
 80046e4:	bf00      	nop
 80046e6:	e7fe      	b.n	80046e6 <vTaskDelay+0x2e>
 80046e8:	f000 f87a 	bl	80047e0 <vTaskSuspendAll>
 80046ec:	2100      	movs	r1, #0
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 fb12 	bl	8004d18 <prvAddCurrentTaskToDelayedList>
 80046f4:	f000 f882 	bl	80047fc <xTaskResumeAll>
 80046f8:	60f8      	str	r0, [r7, #12]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d107      	bne.n	8004710 <vTaskDelay+0x58>
 8004700:	4b06      	ldr	r3, [pc, #24]	; (800471c <vTaskDelay+0x64>)
 8004702:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004706:	601a      	str	r2, [r3, #0]
 8004708:	f3bf 8f4f 	dsb	sy
 800470c:	f3bf 8f6f 	isb	sy
 8004710:	bf00      	nop
 8004712:	3710      	adds	r7, #16
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}
 8004718:	20000620 	.word	0x20000620
 800471c:	e000ed04 	.word	0xe000ed04

08004720 <vTaskStartScheduler>:
 8004720:	b580      	push	{r7, lr}
 8004722:	b08a      	sub	sp, #40	; 0x28
 8004724:	af04      	add	r7, sp, #16
 8004726:	2300      	movs	r3, #0
 8004728:	60bb      	str	r3, [r7, #8]
 800472a:	2300      	movs	r3, #0
 800472c:	607b      	str	r3, [r7, #4]
 800472e:	463a      	mov	r2, r7
 8004730:	1d39      	adds	r1, r7, #4
 8004732:	f107 0308 	add.w	r3, r7, #8
 8004736:	4618      	mov	r0, r3
 8004738:	f7fc f832 	bl	80007a0 <vApplicationGetIdleTaskMemory>
 800473c:	6839      	ldr	r1, [r7, #0]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	68ba      	ldr	r2, [r7, #8]
 8004742:	9202      	str	r2, [sp, #8]
 8004744:	9301      	str	r3, [sp, #4]
 8004746:	2300      	movs	r3, #0
 8004748:	9300      	str	r3, [sp, #0]
 800474a:	2300      	movs	r3, #0
 800474c:	460a      	mov	r2, r1
 800474e:	491e      	ldr	r1, [pc, #120]	; (80047c8 <vTaskStartScheduler+0xa8>)
 8004750:	481e      	ldr	r0, [pc, #120]	; (80047cc <vTaskStartScheduler+0xac>)
 8004752:	f7ff fe26 	bl	80043a2 <xTaskCreateStatic>
 8004756:	4603      	mov	r3, r0
 8004758:	4a1d      	ldr	r2, [pc, #116]	; (80047d0 <vTaskStartScheduler+0xb0>)
 800475a:	6013      	str	r3, [r2, #0]
 800475c:	4b1c      	ldr	r3, [pc, #112]	; (80047d0 <vTaskStartScheduler+0xb0>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d002      	beq.n	800476a <vTaskStartScheduler+0x4a>
 8004764:	2301      	movs	r3, #1
 8004766:	617b      	str	r3, [r7, #20]
 8004768:	e001      	b.n	800476e <vTaskStartScheduler+0x4e>
 800476a:	2300      	movs	r3, #0
 800476c:	617b      	str	r3, [r7, #20]
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	2b01      	cmp	r3, #1
 8004772:	d116      	bne.n	80047a2 <vTaskStartScheduler+0x82>
 8004774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004778:	f383 8811 	msr	BASEPRI, r3
 800477c:	f3bf 8f6f 	isb	sy
 8004780:	f3bf 8f4f 	dsb	sy
 8004784:	613b      	str	r3, [r7, #16]
 8004786:	bf00      	nop
 8004788:	4b12      	ldr	r3, [pc, #72]	; (80047d4 <vTaskStartScheduler+0xb4>)
 800478a:	f04f 32ff 	mov.w	r2, #4294967295
 800478e:	601a      	str	r2, [r3, #0]
 8004790:	4b11      	ldr	r3, [pc, #68]	; (80047d8 <vTaskStartScheduler+0xb8>)
 8004792:	2201      	movs	r2, #1
 8004794:	601a      	str	r2, [r3, #0]
 8004796:	4b11      	ldr	r3, [pc, #68]	; (80047dc <vTaskStartScheduler+0xbc>)
 8004798:	2200      	movs	r2, #0
 800479a:	601a      	str	r2, [r3, #0]
 800479c:	f000 fba4 	bl	8004ee8 <xPortStartScheduler>
 80047a0:	e00e      	b.n	80047c0 <vTaskStartScheduler+0xa0>
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a8:	d10a      	bne.n	80047c0 <vTaskStartScheduler+0xa0>
 80047aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ae:	f383 8811 	msr	BASEPRI, r3
 80047b2:	f3bf 8f6f 	isb	sy
 80047b6:	f3bf 8f4f 	dsb	sy
 80047ba:	60fb      	str	r3, [r7, #12]
 80047bc:	bf00      	nop
 80047be:	e7fe      	b.n	80047be <vTaskStartScheduler+0x9e>
 80047c0:	bf00      	nop
 80047c2:	3718      	adds	r7, #24
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	08005f6c 	.word	0x08005f6c
 80047cc:	08004b65 	.word	0x08004b65
 80047d0:	2000061c 	.word	0x2000061c
 80047d4:	20000618 	.word	0x20000618
 80047d8:	20000604 	.word	0x20000604
 80047dc:	200005fc 	.word	0x200005fc

080047e0 <vTaskSuspendAll>:
 80047e0:	b480      	push	{r7}
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	4b04      	ldr	r3, [pc, #16]	; (80047f8 <vTaskSuspendAll+0x18>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	3301      	adds	r3, #1
 80047ea:	4a03      	ldr	r2, [pc, #12]	; (80047f8 <vTaskSuspendAll+0x18>)
 80047ec:	6013      	str	r3, [r2, #0]
 80047ee:	bf00      	nop
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bc80      	pop	{r7}
 80047f4:	4770      	bx	lr
 80047f6:	bf00      	nop
 80047f8:	20000620 	.word	0x20000620

080047fc <xTaskResumeAll>:
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	2300      	movs	r3, #0
 8004804:	60fb      	str	r3, [r7, #12]
 8004806:	2300      	movs	r3, #0
 8004808:	60bb      	str	r3, [r7, #8]
 800480a:	4b41      	ldr	r3, [pc, #260]	; (8004910 <xTaskResumeAll+0x114>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d10a      	bne.n	8004828 <xTaskResumeAll+0x2c>
 8004812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004816:	f383 8811 	msr	BASEPRI, r3
 800481a:	f3bf 8f6f 	isb	sy
 800481e:	f3bf 8f4f 	dsb	sy
 8004822:	603b      	str	r3, [r7, #0]
 8004824:	bf00      	nop
 8004826:	e7fe      	b.n	8004826 <xTaskResumeAll+0x2a>
 8004828:	f000 fbd0 	bl	8004fcc <vPortEnterCritical>
 800482c:	4b38      	ldr	r3, [pc, #224]	; (8004910 <xTaskResumeAll+0x114>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	3b01      	subs	r3, #1
 8004832:	4a37      	ldr	r2, [pc, #220]	; (8004910 <xTaskResumeAll+0x114>)
 8004834:	6013      	str	r3, [r2, #0]
 8004836:	4b36      	ldr	r3, [pc, #216]	; (8004910 <xTaskResumeAll+0x114>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d161      	bne.n	8004902 <xTaskResumeAll+0x106>
 800483e:	4b35      	ldr	r3, [pc, #212]	; (8004914 <xTaskResumeAll+0x118>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d05d      	beq.n	8004902 <xTaskResumeAll+0x106>
 8004846:	e02e      	b.n	80048a6 <xTaskResumeAll+0xaa>
 8004848:	4b33      	ldr	r3, [pc, #204]	; (8004918 <xTaskResumeAll+0x11c>)
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	60fb      	str	r3, [r7, #12]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	3318      	adds	r3, #24
 8004854:	4618      	mov	r0, r3
 8004856:	f7ff fd7b 	bl	8004350 <uxListRemove>
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	3304      	adds	r3, #4
 800485e:	4618      	mov	r0, r3
 8004860:	f7ff fd76 	bl	8004350 <uxListRemove>
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004868:	2201      	movs	r2, #1
 800486a:	409a      	lsls	r2, r3
 800486c:	4b2b      	ldr	r3, [pc, #172]	; (800491c <xTaskResumeAll+0x120>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4313      	orrs	r3, r2
 8004872:	4a2a      	ldr	r2, [pc, #168]	; (800491c <xTaskResumeAll+0x120>)
 8004874:	6013      	str	r3, [r2, #0]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800487a:	4613      	mov	r3, r2
 800487c:	009b      	lsls	r3, r3, #2
 800487e:	4413      	add	r3, r2
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	4a27      	ldr	r2, [pc, #156]	; (8004920 <xTaskResumeAll+0x124>)
 8004884:	441a      	add	r2, r3
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	3304      	adds	r3, #4
 800488a:	4619      	mov	r1, r3
 800488c:	4610      	mov	r0, r2
 800488e:	f7ff fd04 	bl	800429a <vListInsertEnd>
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004896:	4b23      	ldr	r3, [pc, #140]	; (8004924 <xTaskResumeAll+0x128>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800489c:	429a      	cmp	r2, r3
 800489e:	d302      	bcc.n	80048a6 <xTaskResumeAll+0xaa>
 80048a0:	4b21      	ldr	r3, [pc, #132]	; (8004928 <xTaskResumeAll+0x12c>)
 80048a2:	2201      	movs	r2, #1
 80048a4:	601a      	str	r2, [r3, #0]
 80048a6:	4b1c      	ldr	r3, [pc, #112]	; (8004918 <xTaskResumeAll+0x11c>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d1cc      	bne.n	8004848 <xTaskResumeAll+0x4c>
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d001      	beq.n	80048b8 <xTaskResumeAll+0xbc>
 80048b4:	f000 fa0c 	bl	8004cd0 <prvResetNextTaskUnblockTime>
 80048b8:	4b1c      	ldr	r3, [pc, #112]	; (800492c <xTaskResumeAll+0x130>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	607b      	str	r3, [r7, #4]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d010      	beq.n	80048e6 <xTaskResumeAll+0xea>
 80048c4:	f000 f836 	bl	8004934 <xTaskIncrementTick>
 80048c8:	4603      	mov	r3, r0
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d002      	beq.n	80048d4 <xTaskResumeAll+0xd8>
 80048ce:	4b16      	ldr	r3, [pc, #88]	; (8004928 <xTaskResumeAll+0x12c>)
 80048d0:	2201      	movs	r2, #1
 80048d2:	601a      	str	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	3b01      	subs	r3, #1
 80048d8:	607b      	str	r3, [r7, #4]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d1f1      	bne.n	80048c4 <xTaskResumeAll+0xc8>
 80048e0:	4b12      	ldr	r3, [pc, #72]	; (800492c <xTaskResumeAll+0x130>)
 80048e2:	2200      	movs	r2, #0
 80048e4:	601a      	str	r2, [r3, #0]
 80048e6:	4b10      	ldr	r3, [pc, #64]	; (8004928 <xTaskResumeAll+0x12c>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d009      	beq.n	8004902 <xTaskResumeAll+0x106>
 80048ee:	2301      	movs	r3, #1
 80048f0:	60bb      	str	r3, [r7, #8]
 80048f2:	4b0f      	ldr	r3, [pc, #60]	; (8004930 <xTaskResumeAll+0x134>)
 80048f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048f8:	601a      	str	r2, [r3, #0]
 80048fa:	f3bf 8f4f 	dsb	sy
 80048fe:	f3bf 8f6f 	isb	sy
 8004902:	f000 fb93 	bl	800502c <vPortExitCritical>
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	4618      	mov	r0, r3
 800490a:	3710      	adds	r7, #16
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}
 8004910:	20000620 	.word	0x20000620
 8004914:	200005f8 	.word	0x200005f8
 8004918:	200005b8 	.word	0x200005b8
 800491c:	20000600 	.word	0x20000600
 8004920:	200004fc 	.word	0x200004fc
 8004924:	200004f8 	.word	0x200004f8
 8004928:	2000060c 	.word	0x2000060c
 800492c:	20000608 	.word	0x20000608
 8004930:	e000ed04 	.word	0xe000ed04

08004934 <xTaskIncrementTick>:
 8004934:	b580      	push	{r7, lr}
 8004936:	b086      	sub	sp, #24
 8004938:	af00      	add	r7, sp, #0
 800493a:	2300      	movs	r3, #0
 800493c:	617b      	str	r3, [r7, #20]
 800493e:	4b51      	ldr	r3, [pc, #324]	; (8004a84 <xTaskIncrementTick+0x150>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	2b00      	cmp	r3, #0
 8004944:	f040 808d 	bne.w	8004a62 <xTaskIncrementTick+0x12e>
 8004948:	4b4f      	ldr	r3, [pc, #316]	; (8004a88 <xTaskIncrementTick+0x154>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	3301      	adds	r3, #1
 800494e:	613b      	str	r3, [r7, #16]
 8004950:	4a4d      	ldr	r2, [pc, #308]	; (8004a88 <xTaskIncrementTick+0x154>)
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	6013      	str	r3, [r2, #0]
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d120      	bne.n	800499e <xTaskIncrementTick+0x6a>
 800495c:	4b4b      	ldr	r3, [pc, #300]	; (8004a8c <xTaskIncrementTick+0x158>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00a      	beq.n	800497c <xTaskIncrementTick+0x48>
 8004966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800496a:	f383 8811 	msr	BASEPRI, r3
 800496e:	f3bf 8f6f 	isb	sy
 8004972:	f3bf 8f4f 	dsb	sy
 8004976:	603b      	str	r3, [r7, #0]
 8004978:	bf00      	nop
 800497a:	e7fe      	b.n	800497a <xTaskIncrementTick+0x46>
 800497c:	4b43      	ldr	r3, [pc, #268]	; (8004a8c <xTaskIncrementTick+0x158>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	60fb      	str	r3, [r7, #12]
 8004982:	4b43      	ldr	r3, [pc, #268]	; (8004a90 <xTaskIncrementTick+0x15c>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a41      	ldr	r2, [pc, #260]	; (8004a8c <xTaskIncrementTick+0x158>)
 8004988:	6013      	str	r3, [r2, #0]
 800498a:	4a41      	ldr	r2, [pc, #260]	; (8004a90 <xTaskIncrementTick+0x15c>)
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6013      	str	r3, [r2, #0]
 8004990:	4b40      	ldr	r3, [pc, #256]	; (8004a94 <xTaskIncrementTick+0x160>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	3301      	adds	r3, #1
 8004996:	4a3f      	ldr	r2, [pc, #252]	; (8004a94 <xTaskIncrementTick+0x160>)
 8004998:	6013      	str	r3, [r2, #0]
 800499a:	f000 f999 	bl	8004cd0 <prvResetNextTaskUnblockTime>
 800499e:	4b3e      	ldr	r3, [pc, #248]	; (8004a98 <xTaskIncrementTick+0x164>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	693a      	ldr	r2, [r7, #16]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d34d      	bcc.n	8004a44 <xTaskIncrementTick+0x110>
 80049a8:	4b38      	ldr	r3, [pc, #224]	; (8004a8c <xTaskIncrementTick+0x158>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d101      	bne.n	80049b6 <xTaskIncrementTick+0x82>
 80049b2:	2301      	movs	r3, #1
 80049b4:	e000      	b.n	80049b8 <xTaskIncrementTick+0x84>
 80049b6:	2300      	movs	r3, #0
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d004      	beq.n	80049c6 <xTaskIncrementTick+0x92>
 80049bc:	4b36      	ldr	r3, [pc, #216]	; (8004a98 <xTaskIncrementTick+0x164>)
 80049be:	f04f 32ff 	mov.w	r2, #4294967295
 80049c2:	601a      	str	r2, [r3, #0]
 80049c4:	e03e      	b.n	8004a44 <xTaskIncrementTick+0x110>
 80049c6:	4b31      	ldr	r3, [pc, #196]	; (8004a8c <xTaskIncrementTick+0x158>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	60bb      	str	r3, [r7, #8]
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	607b      	str	r3, [r7, #4]
 80049d6:	693a      	ldr	r2, [r7, #16]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	429a      	cmp	r2, r3
 80049dc:	d203      	bcs.n	80049e6 <xTaskIncrementTick+0xb2>
 80049de:	4a2e      	ldr	r2, [pc, #184]	; (8004a98 <xTaskIncrementTick+0x164>)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6013      	str	r3, [r2, #0]
 80049e4:	e02e      	b.n	8004a44 <xTaskIncrementTick+0x110>
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	3304      	adds	r3, #4
 80049ea:	4618      	mov	r0, r3
 80049ec:	f7ff fcb0 	bl	8004350 <uxListRemove>
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d004      	beq.n	8004a02 <xTaskIncrementTick+0xce>
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	3318      	adds	r3, #24
 80049fc:	4618      	mov	r0, r3
 80049fe:	f7ff fca7 	bl	8004350 <uxListRemove>
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a06:	2201      	movs	r2, #1
 8004a08:	409a      	lsls	r2, r3
 8004a0a:	4b24      	ldr	r3, [pc, #144]	; (8004a9c <xTaskIncrementTick+0x168>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	4a22      	ldr	r2, [pc, #136]	; (8004a9c <xTaskIncrementTick+0x168>)
 8004a12:	6013      	str	r3, [r2, #0]
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a18:	4613      	mov	r3, r2
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	4413      	add	r3, r2
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	4a1f      	ldr	r2, [pc, #124]	; (8004aa0 <xTaskIncrementTick+0x16c>)
 8004a22:	441a      	add	r2, r3
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	3304      	adds	r3, #4
 8004a28:	4619      	mov	r1, r3
 8004a2a:	4610      	mov	r0, r2
 8004a2c:	f7ff fc35 	bl	800429a <vListInsertEnd>
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a34:	4b1b      	ldr	r3, [pc, #108]	; (8004aa4 <xTaskIncrementTick+0x170>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d3b4      	bcc.n	80049a8 <xTaskIncrementTick+0x74>
 8004a3e:	2301      	movs	r3, #1
 8004a40:	617b      	str	r3, [r7, #20]
 8004a42:	e7b1      	b.n	80049a8 <xTaskIncrementTick+0x74>
 8004a44:	4b17      	ldr	r3, [pc, #92]	; (8004aa4 <xTaskIncrementTick+0x170>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a4a:	4915      	ldr	r1, [pc, #84]	; (8004aa0 <xTaskIncrementTick+0x16c>)
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	009b      	lsls	r3, r3, #2
 8004a50:	4413      	add	r3, r2
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	440b      	add	r3, r1
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d907      	bls.n	8004a6c <xTaskIncrementTick+0x138>
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	617b      	str	r3, [r7, #20]
 8004a60:	e004      	b.n	8004a6c <xTaskIncrementTick+0x138>
 8004a62:	4b11      	ldr	r3, [pc, #68]	; (8004aa8 <xTaskIncrementTick+0x174>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	3301      	adds	r3, #1
 8004a68:	4a0f      	ldr	r2, [pc, #60]	; (8004aa8 <xTaskIncrementTick+0x174>)
 8004a6a:	6013      	str	r3, [r2, #0]
 8004a6c:	4b0f      	ldr	r3, [pc, #60]	; (8004aac <xTaskIncrementTick+0x178>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d001      	beq.n	8004a78 <xTaskIncrementTick+0x144>
 8004a74:	2301      	movs	r3, #1
 8004a76:	617b      	str	r3, [r7, #20]
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3718      	adds	r7, #24
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	20000620 	.word	0x20000620
 8004a88:	200005fc 	.word	0x200005fc
 8004a8c:	200005b0 	.word	0x200005b0
 8004a90:	200005b4 	.word	0x200005b4
 8004a94:	20000610 	.word	0x20000610
 8004a98:	20000618 	.word	0x20000618
 8004a9c:	20000600 	.word	0x20000600
 8004aa0:	200004fc 	.word	0x200004fc
 8004aa4:	200004f8 	.word	0x200004f8
 8004aa8:	20000608 	.word	0x20000608
 8004aac:	2000060c 	.word	0x2000060c

08004ab0 <vTaskSwitchContext>:
 8004ab0:	b480      	push	{r7}
 8004ab2:	b087      	sub	sp, #28
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	4b26      	ldr	r3, [pc, #152]	; (8004b50 <vTaskSwitchContext+0xa0>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d003      	beq.n	8004ac6 <vTaskSwitchContext+0x16>
 8004abe:	4b25      	ldr	r3, [pc, #148]	; (8004b54 <vTaskSwitchContext+0xa4>)
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	601a      	str	r2, [r3, #0]
 8004ac4:	e03f      	b.n	8004b46 <vTaskSwitchContext+0x96>
 8004ac6:	4b23      	ldr	r3, [pc, #140]	; (8004b54 <vTaskSwitchContext+0xa4>)
 8004ac8:	2200      	movs	r2, #0
 8004aca:	601a      	str	r2, [r3, #0]
 8004acc:	4b22      	ldr	r3, [pc, #136]	; (8004b58 <vTaskSwitchContext+0xa8>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	60fb      	str	r3, [r7, #12]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	fab3 f383 	clz	r3, r3
 8004ad8:	72fb      	strb	r3, [r7, #11]
 8004ada:	7afb      	ldrb	r3, [r7, #11]
 8004adc:	f1c3 031f 	rsb	r3, r3, #31
 8004ae0:	617b      	str	r3, [r7, #20]
 8004ae2:	491e      	ldr	r1, [pc, #120]	; (8004b5c <vTaskSwitchContext+0xac>)
 8004ae4:	697a      	ldr	r2, [r7, #20]
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	4413      	add	r3, r2
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	440b      	add	r3, r1
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d10a      	bne.n	8004b0c <vTaskSwitchContext+0x5c>
 8004af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004afa:	f383 8811 	msr	BASEPRI, r3
 8004afe:	f3bf 8f6f 	isb	sy
 8004b02:	f3bf 8f4f 	dsb	sy
 8004b06:	607b      	str	r3, [r7, #4]
 8004b08:	bf00      	nop
 8004b0a:	e7fe      	b.n	8004b0a <vTaskSwitchContext+0x5a>
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	4613      	mov	r3, r2
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	4413      	add	r3, r2
 8004b14:	009b      	lsls	r3, r3, #2
 8004b16:	4a11      	ldr	r2, [pc, #68]	; (8004b5c <vTaskSwitchContext+0xac>)
 8004b18:	4413      	add	r3, r2
 8004b1a:	613b      	str	r3, [r7, #16]
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	685a      	ldr	r2, [r3, #4]
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	605a      	str	r2, [r3, #4]
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	685a      	ldr	r2, [r3, #4]
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	3308      	adds	r3, #8
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d104      	bne.n	8004b3c <vTaskSwitchContext+0x8c>
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	685a      	ldr	r2, [r3, #4]
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	605a      	str	r2, [r3, #4]
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	4a07      	ldr	r2, [pc, #28]	; (8004b60 <vTaskSwitchContext+0xb0>)
 8004b44:	6013      	str	r3, [r2, #0]
 8004b46:	bf00      	nop
 8004b48:	371c      	adds	r7, #28
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bc80      	pop	{r7}
 8004b4e:	4770      	bx	lr
 8004b50:	20000620 	.word	0x20000620
 8004b54:	2000060c 	.word	0x2000060c
 8004b58:	20000600 	.word	0x20000600
 8004b5c:	200004fc 	.word	0x200004fc
 8004b60:	200004f8 	.word	0x200004f8

08004b64 <prvIdleTask>:
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b082      	sub	sp, #8
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	f000 f852 	bl	8004c14 <prvCheckTasksWaitingTermination>
 8004b70:	4b06      	ldr	r3, [pc, #24]	; (8004b8c <prvIdleTask+0x28>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d9f9      	bls.n	8004b6c <prvIdleTask+0x8>
 8004b78:	4b05      	ldr	r3, [pc, #20]	; (8004b90 <prvIdleTask+0x2c>)
 8004b7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b7e:	601a      	str	r2, [r3, #0]
 8004b80:	f3bf 8f4f 	dsb	sy
 8004b84:	f3bf 8f6f 	isb	sy
 8004b88:	e7f0      	b.n	8004b6c <prvIdleTask+0x8>
 8004b8a:	bf00      	nop
 8004b8c:	200004fc 	.word	0x200004fc
 8004b90:	e000ed04 	.word	0xe000ed04

08004b94 <prvInitialiseTaskLists>:
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	607b      	str	r3, [r7, #4]
 8004b9e:	e00c      	b.n	8004bba <prvInitialiseTaskLists+0x26>
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	4413      	add	r3, r2
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	4a12      	ldr	r2, [pc, #72]	; (8004bf4 <prvInitialiseTaskLists+0x60>)
 8004bac:	4413      	add	r3, r2
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f7ff fb48 	bl	8004244 <vListInitialise>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	3301      	adds	r3, #1
 8004bb8:	607b      	str	r3, [r7, #4]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2b06      	cmp	r3, #6
 8004bbe:	d9ef      	bls.n	8004ba0 <prvInitialiseTaskLists+0xc>
 8004bc0:	480d      	ldr	r0, [pc, #52]	; (8004bf8 <prvInitialiseTaskLists+0x64>)
 8004bc2:	f7ff fb3f 	bl	8004244 <vListInitialise>
 8004bc6:	480d      	ldr	r0, [pc, #52]	; (8004bfc <prvInitialiseTaskLists+0x68>)
 8004bc8:	f7ff fb3c 	bl	8004244 <vListInitialise>
 8004bcc:	480c      	ldr	r0, [pc, #48]	; (8004c00 <prvInitialiseTaskLists+0x6c>)
 8004bce:	f7ff fb39 	bl	8004244 <vListInitialise>
 8004bd2:	480c      	ldr	r0, [pc, #48]	; (8004c04 <prvInitialiseTaskLists+0x70>)
 8004bd4:	f7ff fb36 	bl	8004244 <vListInitialise>
 8004bd8:	480b      	ldr	r0, [pc, #44]	; (8004c08 <prvInitialiseTaskLists+0x74>)
 8004bda:	f7ff fb33 	bl	8004244 <vListInitialise>
 8004bde:	4b0b      	ldr	r3, [pc, #44]	; (8004c0c <prvInitialiseTaskLists+0x78>)
 8004be0:	4a05      	ldr	r2, [pc, #20]	; (8004bf8 <prvInitialiseTaskLists+0x64>)
 8004be2:	601a      	str	r2, [r3, #0]
 8004be4:	4b0a      	ldr	r3, [pc, #40]	; (8004c10 <prvInitialiseTaskLists+0x7c>)
 8004be6:	4a05      	ldr	r2, [pc, #20]	; (8004bfc <prvInitialiseTaskLists+0x68>)
 8004be8:	601a      	str	r2, [r3, #0]
 8004bea:	bf00      	nop
 8004bec:	3708      	adds	r7, #8
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	200004fc 	.word	0x200004fc
 8004bf8:	20000588 	.word	0x20000588
 8004bfc:	2000059c 	.word	0x2000059c
 8004c00:	200005b8 	.word	0x200005b8
 8004c04:	200005cc 	.word	0x200005cc
 8004c08:	200005e4 	.word	0x200005e4
 8004c0c:	200005b0 	.word	0x200005b0
 8004c10:	200005b4 	.word	0x200005b4

08004c14 <prvCheckTasksWaitingTermination>:
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b082      	sub	sp, #8
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	e019      	b.n	8004c50 <prvCheckTasksWaitingTermination+0x3c>
 8004c1c:	f000 f9d6 	bl	8004fcc <vPortEnterCritical>
 8004c20:	4b10      	ldr	r3, [pc, #64]	; (8004c64 <prvCheckTasksWaitingTermination+0x50>)
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	607b      	str	r3, [r7, #4]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	3304      	adds	r3, #4
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f7ff fb8f 	bl	8004350 <uxListRemove>
 8004c32:	4b0d      	ldr	r3, [pc, #52]	; (8004c68 <prvCheckTasksWaitingTermination+0x54>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	3b01      	subs	r3, #1
 8004c38:	4a0b      	ldr	r2, [pc, #44]	; (8004c68 <prvCheckTasksWaitingTermination+0x54>)
 8004c3a:	6013      	str	r3, [r2, #0]
 8004c3c:	4b0b      	ldr	r3, [pc, #44]	; (8004c6c <prvCheckTasksWaitingTermination+0x58>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	3b01      	subs	r3, #1
 8004c42:	4a0a      	ldr	r2, [pc, #40]	; (8004c6c <prvCheckTasksWaitingTermination+0x58>)
 8004c44:	6013      	str	r3, [r2, #0]
 8004c46:	f000 f9f1 	bl	800502c <vPortExitCritical>
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 f810 	bl	8004c70 <prvDeleteTCB>
 8004c50:	4b06      	ldr	r3, [pc, #24]	; (8004c6c <prvCheckTasksWaitingTermination+0x58>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1e1      	bne.n	8004c1c <prvCheckTasksWaitingTermination+0x8>
 8004c58:	bf00      	nop
 8004c5a:	bf00      	nop
 8004c5c:	3708      	adds	r7, #8
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	200005cc 	.word	0x200005cc
 8004c68:	200005f8 	.word	0x200005f8
 8004c6c:	200005e0 	.word	0x200005e0

08004c70 <prvDeleteTCB>:
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d108      	bne.n	8004c94 <prvDeleteTCB+0x24>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c86:	4618      	mov	r0, r3
 8004c88:	f000 fb26 	bl	80052d8 <vPortFree>
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	f000 fb23 	bl	80052d8 <vPortFree>
 8004c92:	e018      	b.n	8004cc6 <prvDeleteTCB+0x56>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c9a:	2b01      	cmp	r3, #1
 8004c9c:	d103      	bne.n	8004ca6 <prvDeleteTCB+0x36>
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 fb1a 	bl	80052d8 <vPortFree>
 8004ca4:	e00f      	b.n	8004cc6 <prvDeleteTCB+0x56>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	d00a      	beq.n	8004cc6 <prvDeleteTCB+0x56>
 8004cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cb4:	f383 8811 	msr	BASEPRI, r3
 8004cb8:	f3bf 8f6f 	isb	sy
 8004cbc:	f3bf 8f4f 	dsb	sy
 8004cc0:	60fb      	str	r3, [r7, #12]
 8004cc2:	bf00      	nop
 8004cc4:	e7fe      	b.n	8004cc4 <prvDeleteTCB+0x54>
 8004cc6:	bf00      	nop
 8004cc8:	3710      	adds	r7, #16
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
	...

08004cd0 <prvResetNextTaskUnblockTime>:
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	4b0e      	ldr	r3, [pc, #56]	; (8004d10 <prvResetNextTaskUnblockTime+0x40>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d101      	bne.n	8004ce4 <prvResetNextTaskUnblockTime+0x14>
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e000      	b.n	8004ce6 <prvResetNextTaskUnblockTime+0x16>
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d004      	beq.n	8004cf4 <prvResetNextTaskUnblockTime+0x24>
 8004cea:	4b0a      	ldr	r3, [pc, #40]	; (8004d14 <prvResetNextTaskUnblockTime+0x44>)
 8004cec:	f04f 32ff 	mov.w	r2, #4294967295
 8004cf0:	601a      	str	r2, [r3, #0]
 8004cf2:	e008      	b.n	8004d06 <prvResetNextTaskUnblockTime+0x36>
 8004cf4:	4b06      	ldr	r3, [pc, #24]	; (8004d10 <prvResetNextTaskUnblockTime+0x40>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	607b      	str	r3, [r7, #4]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	4a04      	ldr	r2, [pc, #16]	; (8004d14 <prvResetNextTaskUnblockTime+0x44>)
 8004d04:	6013      	str	r3, [r2, #0]
 8004d06:	bf00      	nop
 8004d08:	370c      	adds	r7, #12
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bc80      	pop	{r7}
 8004d0e:	4770      	bx	lr
 8004d10:	200005b0 	.word	0x200005b0
 8004d14:	20000618 	.word	0x20000618

08004d18 <prvAddCurrentTaskToDelayedList>:
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
 8004d22:	4b29      	ldr	r3, [pc, #164]	; (8004dc8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	60fb      	str	r3, [r7, #12]
 8004d28:	4b28      	ldr	r3, [pc, #160]	; (8004dcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	3304      	adds	r3, #4
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f7ff fb0e 	bl	8004350 <uxListRemove>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d10b      	bne.n	8004d52 <prvAddCurrentTaskToDelayedList+0x3a>
 8004d3a:	4b24      	ldr	r3, [pc, #144]	; (8004dcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d40:	2201      	movs	r2, #1
 8004d42:	fa02 f303 	lsl.w	r3, r2, r3
 8004d46:	43da      	mvns	r2, r3
 8004d48:	4b21      	ldr	r3, [pc, #132]	; (8004dd0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	4a20      	ldr	r2, [pc, #128]	; (8004dd0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004d50:	6013      	str	r3, [r2, #0]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d58:	d10a      	bne.n	8004d70 <prvAddCurrentTaskToDelayedList+0x58>
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d007      	beq.n	8004d70 <prvAddCurrentTaskToDelayedList+0x58>
 8004d60:	4b1a      	ldr	r3, [pc, #104]	; (8004dcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	3304      	adds	r3, #4
 8004d66:	4619      	mov	r1, r3
 8004d68:	481a      	ldr	r0, [pc, #104]	; (8004dd4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004d6a:	f7ff fa96 	bl	800429a <vListInsertEnd>
 8004d6e:	e026      	b.n	8004dbe <prvAddCurrentTaskToDelayedList+0xa6>
 8004d70:	68fa      	ldr	r2, [r7, #12]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4413      	add	r3, r2
 8004d76:	60bb      	str	r3, [r7, #8]
 8004d78:	4b14      	ldr	r3, [pc, #80]	; (8004dcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	68ba      	ldr	r2, [r7, #8]
 8004d7e:	605a      	str	r2, [r3, #4]
 8004d80:	68ba      	ldr	r2, [r7, #8]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d209      	bcs.n	8004d9c <prvAddCurrentTaskToDelayedList+0x84>
 8004d88:	4b13      	ldr	r3, [pc, #76]	; (8004dd8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	4b0f      	ldr	r3, [pc, #60]	; (8004dcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	3304      	adds	r3, #4
 8004d92:	4619      	mov	r1, r3
 8004d94:	4610      	mov	r0, r2
 8004d96:	f7ff faa3 	bl	80042e0 <vListInsert>
 8004d9a:	e010      	b.n	8004dbe <prvAddCurrentTaskToDelayedList+0xa6>
 8004d9c:	4b0f      	ldr	r3, [pc, #60]	; (8004ddc <prvAddCurrentTaskToDelayedList+0xc4>)
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	4b0a      	ldr	r3, [pc, #40]	; (8004dcc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	3304      	adds	r3, #4
 8004da6:	4619      	mov	r1, r3
 8004da8:	4610      	mov	r0, r2
 8004daa:	f7ff fa99 	bl	80042e0 <vListInsert>
 8004dae:	4b0c      	ldr	r3, [pc, #48]	; (8004de0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	68ba      	ldr	r2, [r7, #8]
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d202      	bcs.n	8004dbe <prvAddCurrentTaskToDelayedList+0xa6>
 8004db8:	4a09      	ldr	r2, [pc, #36]	; (8004de0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	6013      	str	r3, [r2, #0]
 8004dbe:	bf00      	nop
 8004dc0:	3710      	adds	r7, #16
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	200005fc 	.word	0x200005fc
 8004dcc:	200004f8 	.word	0x200004f8
 8004dd0:	20000600 	.word	0x20000600
 8004dd4:	200005e4 	.word	0x200005e4
 8004dd8:	200005b4 	.word	0x200005b4
 8004ddc:	200005b0 	.word	0x200005b0
 8004de0:	20000618 	.word	0x20000618

08004de4 <pxPortInitialiseStack>:
 8004de4:	b480      	push	{r7}
 8004de6:	b085      	sub	sp, #20
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	60b9      	str	r1, [r7, #8]
 8004dee:	607a      	str	r2, [r7, #4]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	3b04      	subs	r3, #4
 8004df4:	60fb      	str	r3, [r7, #12]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004dfc:	601a      	str	r2, [r3, #0]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	3b04      	subs	r3, #4
 8004e02:	60fb      	str	r3, [r7, #12]
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	f023 0201 	bic.w	r2, r3, #1
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	601a      	str	r2, [r3, #0]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	3b04      	subs	r3, #4
 8004e12:	60fb      	str	r3, [r7, #12]
 8004e14:	4a08      	ldr	r2, [pc, #32]	; (8004e38 <pxPortInitialiseStack+0x54>)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	601a      	str	r2, [r3, #0]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	3b14      	subs	r3, #20
 8004e1e:	60fb      	str	r3, [r7, #12]
 8004e20:	687a      	ldr	r2, [r7, #4]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	601a      	str	r2, [r3, #0]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	3b20      	subs	r3, #32
 8004e2a:	60fb      	str	r3, [r7, #12]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3714      	adds	r7, #20
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bc80      	pop	{r7}
 8004e36:	4770      	bx	lr
 8004e38:	08004e3d 	.word	0x08004e3d

08004e3c <prvTaskExitError>:
 8004e3c:	b480      	push	{r7}
 8004e3e:	b085      	sub	sp, #20
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	2300      	movs	r3, #0
 8004e44:	607b      	str	r3, [r7, #4]
 8004e46:	4b12      	ldr	r3, [pc, #72]	; (8004e90 <prvTaskExitError+0x54>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e4e:	d00a      	beq.n	8004e66 <prvTaskExitError+0x2a>
 8004e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e54:	f383 8811 	msr	BASEPRI, r3
 8004e58:	f3bf 8f6f 	isb	sy
 8004e5c:	f3bf 8f4f 	dsb	sy
 8004e60:	60fb      	str	r3, [r7, #12]
 8004e62:	bf00      	nop
 8004e64:	e7fe      	b.n	8004e64 <prvTaskExitError+0x28>
 8004e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e6a:	f383 8811 	msr	BASEPRI, r3
 8004e6e:	f3bf 8f6f 	isb	sy
 8004e72:	f3bf 8f4f 	dsb	sy
 8004e76:	60bb      	str	r3, [r7, #8]
 8004e78:	bf00      	nop
 8004e7a:	bf00      	nop
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d0fc      	beq.n	8004e7c <prvTaskExitError+0x40>
 8004e82:	bf00      	nop
 8004e84:	bf00      	nop
 8004e86:	3714      	adds	r7, #20
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bc80      	pop	{r7}
 8004e8c:	4770      	bx	lr
 8004e8e:	bf00      	nop
 8004e90:	2000000c 	.word	0x2000000c
	...

08004ea0 <SVC_Handler>:
 8004ea0:	4b07      	ldr	r3, [pc, #28]	; (8004ec0 <pxCurrentTCBConst2>)
 8004ea2:	6819      	ldr	r1, [r3, #0]
 8004ea4:	6808      	ldr	r0, [r1, #0]
 8004ea6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004eaa:	f380 8809 	msr	PSP, r0
 8004eae:	f3bf 8f6f 	isb	sy
 8004eb2:	f04f 0000 	mov.w	r0, #0
 8004eb6:	f380 8811 	msr	BASEPRI, r0
 8004eba:	f04e 0e0d 	orr.w	lr, lr, #13
 8004ebe:	4770      	bx	lr

08004ec0 <pxCurrentTCBConst2>:
 8004ec0:	200004f8 	.word	0x200004f8
 8004ec4:	bf00      	nop
 8004ec6:	bf00      	nop

08004ec8 <prvPortStartFirstTask>:
 8004ec8:	4806      	ldr	r0, [pc, #24]	; (8004ee4 <prvPortStartFirstTask+0x1c>)
 8004eca:	6800      	ldr	r0, [r0, #0]
 8004ecc:	6800      	ldr	r0, [r0, #0]
 8004ece:	f380 8808 	msr	MSP, r0
 8004ed2:	b662      	cpsie	i
 8004ed4:	b661      	cpsie	f
 8004ed6:	f3bf 8f4f 	dsb	sy
 8004eda:	f3bf 8f6f 	isb	sy
 8004ede:	df00      	svc	0
 8004ee0:	bf00      	nop
 8004ee2:	bf00      	nop
 8004ee4:	e000ed08 	.word	0xe000ed08

08004ee8 <xPortStartScheduler>:
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b084      	sub	sp, #16
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	4b32      	ldr	r3, [pc, #200]	; (8004fb8 <xPortStartScheduler+0xd0>)
 8004ef0:	60fb      	str	r3, [r7, #12]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	781b      	ldrb	r3, [r3, #0]
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	607b      	str	r3, [r7, #4]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	22ff      	movs	r2, #255	; 0xff
 8004efe:	701a      	strb	r2, [r3, #0]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	781b      	ldrb	r3, [r3, #0]
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	70fb      	strb	r3, [r7, #3]
 8004f08:	78fb      	ldrb	r3, [r7, #3]
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004f10:	b2da      	uxtb	r2, r3
 8004f12:	4b2a      	ldr	r3, [pc, #168]	; (8004fbc <xPortStartScheduler+0xd4>)
 8004f14:	701a      	strb	r2, [r3, #0]
 8004f16:	4b2a      	ldr	r3, [pc, #168]	; (8004fc0 <xPortStartScheduler+0xd8>)
 8004f18:	2207      	movs	r2, #7
 8004f1a:	601a      	str	r2, [r3, #0]
 8004f1c:	e009      	b.n	8004f32 <xPortStartScheduler+0x4a>
 8004f1e:	4b28      	ldr	r3, [pc, #160]	; (8004fc0 <xPortStartScheduler+0xd8>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	3b01      	subs	r3, #1
 8004f24:	4a26      	ldr	r2, [pc, #152]	; (8004fc0 <xPortStartScheduler+0xd8>)
 8004f26:	6013      	str	r3, [r2, #0]
 8004f28:	78fb      	ldrb	r3, [r7, #3]
 8004f2a:	b2db      	uxtb	r3, r3
 8004f2c:	005b      	lsls	r3, r3, #1
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	70fb      	strb	r3, [r7, #3]
 8004f32:	78fb      	ldrb	r3, [r7, #3]
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f3a:	2b80      	cmp	r3, #128	; 0x80
 8004f3c:	d0ef      	beq.n	8004f1e <xPortStartScheduler+0x36>
 8004f3e:	4b20      	ldr	r3, [pc, #128]	; (8004fc0 <xPortStartScheduler+0xd8>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f1c3 0307 	rsb	r3, r3, #7
 8004f46:	2b04      	cmp	r3, #4
 8004f48:	d00a      	beq.n	8004f60 <xPortStartScheduler+0x78>
 8004f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f4e:	f383 8811 	msr	BASEPRI, r3
 8004f52:	f3bf 8f6f 	isb	sy
 8004f56:	f3bf 8f4f 	dsb	sy
 8004f5a:	60bb      	str	r3, [r7, #8]
 8004f5c:	bf00      	nop
 8004f5e:	e7fe      	b.n	8004f5e <xPortStartScheduler+0x76>
 8004f60:	4b17      	ldr	r3, [pc, #92]	; (8004fc0 <xPortStartScheduler+0xd8>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	021b      	lsls	r3, r3, #8
 8004f66:	4a16      	ldr	r2, [pc, #88]	; (8004fc0 <xPortStartScheduler+0xd8>)
 8004f68:	6013      	str	r3, [r2, #0]
 8004f6a:	4b15      	ldr	r3, [pc, #84]	; (8004fc0 <xPortStartScheduler+0xd8>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004f72:	4a13      	ldr	r2, [pc, #76]	; (8004fc0 <xPortStartScheduler+0xd8>)
 8004f74:	6013      	str	r3, [r2, #0]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	b2da      	uxtb	r2, r3
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	701a      	strb	r2, [r3, #0]
 8004f7e:	4b11      	ldr	r3, [pc, #68]	; (8004fc4 <xPortStartScheduler+0xdc>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a10      	ldr	r2, [pc, #64]	; (8004fc4 <xPortStartScheduler+0xdc>)
 8004f84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004f88:	6013      	str	r3, [r2, #0]
 8004f8a:	4b0e      	ldr	r3, [pc, #56]	; (8004fc4 <xPortStartScheduler+0xdc>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a0d      	ldr	r2, [pc, #52]	; (8004fc4 <xPortStartScheduler+0xdc>)
 8004f90:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004f94:	6013      	str	r3, [r2, #0]
 8004f96:	f000 f8b9 	bl	800510c <vPortSetupTimerInterrupt>
 8004f9a:	4b0b      	ldr	r3, [pc, #44]	; (8004fc8 <xPortStartScheduler+0xe0>)
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	601a      	str	r2, [r3, #0]
 8004fa0:	f7ff ff92 	bl	8004ec8 <prvPortStartFirstTask>
 8004fa4:	f7ff fd84 	bl	8004ab0 <vTaskSwitchContext>
 8004fa8:	f7ff ff48 	bl	8004e3c <prvTaskExitError>
 8004fac:	2300      	movs	r3, #0
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3710      	adds	r7, #16
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	e000e400 	.word	0xe000e400
 8004fbc:	20000624 	.word	0x20000624
 8004fc0:	20000628 	.word	0x20000628
 8004fc4:	e000ed20 	.word	0xe000ed20
 8004fc8:	2000000c 	.word	0x2000000c

08004fcc <vPortEnterCritical>:
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fd6:	f383 8811 	msr	BASEPRI, r3
 8004fda:	f3bf 8f6f 	isb	sy
 8004fde:	f3bf 8f4f 	dsb	sy
 8004fe2:	607b      	str	r3, [r7, #4]
 8004fe4:	bf00      	nop
 8004fe6:	4b0f      	ldr	r3, [pc, #60]	; (8005024 <vPortEnterCritical+0x58>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	3301      	adds	r3, #1
 8004fec:	4a0d      	ldr	r2, [pc, #52]	; (8005024 <vPortEnterCritical+0x58>)
 8004fee:	6013      	str	r3, [r2, #0]
 8004ff0:	4b0c      	ldr	r3, [pc, #48]	; (8005024 <vPortEnterCritical+0x58>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d10f      	bne.n	8005018 <vPortEnterCritical+0x4c>
 8004ff8:	4b0b      	ldr	r3, [pc, #44]	; (8005028 <vPortEnterCritical+0x5c>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00a      	beq.n	8005018 <vPortEnterCritical+0x4c>
 8005002:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005006:	f383 8811 	msr	BASEPRI, r3
 800500a:	f3bf 8f6f 	isb	sy
 800500e:	f3bf 8f4f 	dsb	sy
 8005012:	603b      	str	r3, [r7, #0]
 8005014:	bf00      	nop
 8005016:	e7fe      	b.n	8005016 <vPortEnterCritical+0x4a>
 8005018:	bf00      	nop
 800501a:	370c      	adds	r7, #12
 800501c:	46bd      	mov	sp, r7
 800501e:	bc80      	pop	{r7}
 8005020:	4770      	bx	lr
 8005022:	bf00      	nop
 8005024:	2000000c 	.word	0x2000000c
 8005028:	e000ed04 	.word	0xe000ed04

0800502c <vPortExitCritical>:
 800502c:	b480      	push	{r7}
 800502e:	b083      	sub	sp, #12
 8005030:	af00      	add	r7, sp, #0
 8005032:	4b11      	ldr	r3, [pc, #68]	; (8005078 <vPortExitCritical+0x4c>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d10a      	bne.n	8005050 <vPortExitCritical+0x24>
 800503a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800503e:	f383 8811 	msr	BASEPRI, r3
 8005042:	f3bf 8f6f 	isb	sy
 8005046:	f3bf 8f4f 	dsb	sy
 800504a:	607b      	str	r3, [r7, #4]
 800504c:	bf00      	nop
 800504e:	e7fe      	b.n	800504e <vPortExitCritical+0x22>
 8005050:	4b09      	ldr	r3, [pc, #36]	; (8005078 <vPortExitCritical+0x4c>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	3b01      	subs	r3, #1
 8005056:	4a08      	ldr	r2, [pc, #32]	; (8005078 <vPortExitCritical+0x4c>)
 8005058:	6013      	str	r3, [r2, #0]
 800505a:	4b07      	ldr	r3, [pc, #28]	; (8005078 <vPortExitCritical+0x4c>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d105      	bne.n	800506e <vPortExitCritical+0x42>
 8005062:	2300      	movs	r3, #0
 8005064:	603b      	str	r3, [r7, #0]
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	f383 8811 	msr	BASEPRI, r3
 800506c:	bf00      	nop
 800506e:	bf00      	nop
 8005070:	370c      	adds	r7, #12
 8005072:	46bd      	mov	sp, r7
 8005074:	bc80      	pop	{r7}
 8005076:	4770      	bx	lr
 8005078:	2000000c 	.word	0x2000000c
 800507c:	00000000 	.word	0x00000000

08005080 <PendSV_Handler>:
 8005080:	f3ef 8009 	mrs	r0, PSP
 8005084:	f3bf 8f6f 	isb	sy
 8005088:	4b0d      	ldr	r3, [pc, #52]	; (80050c0 <pxCurrentTCBConst>)
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005090:	6010      	str	r0, [r2, #0]
 8005092:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005096:	f04f 0050 	mov.w	r0, #80	; 0x50
 800509a:	f380 8811 	msr	BASEPRI, r0
 800509e:	f7ff fd07 	bl	8004ab0 <vTaskSwitchContext>
 80050a2:	f04f 0000 	mov.w	r0, #0
 80050a6:	f380 8811 	msr	BASEPRI, r0
 80050aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80050ae:	6819      	ldr	r1, [r3, #0]
 80050b0:	6808      	ldr	r0, [r1, #0]
 80050b2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80050b6:	f380 8809 	msr	PSP, r0
 80050ba:	f3bf 8f6f 	isb	sy
 80050be:	4770      	bx	lr

080050c0 <pxCurrentTCBConst>:
 80050c0:	200004f8 	.word	0x200004f8
 80050c4:	bf00      	nop
 80050c6:	bf00      	nop

080050c8 <SysTick_Handler>:
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050d2:	f383 8811 	msr	BASEPRI, r3
 80050d6:	f3bf 8f6f 	isb	sy
 80050da:	f3bf 8f4f 	dsb	sy
 80050de:	607b      	str	r3, [r7, #4]
 80050e0:	bf00      	nop
 80050e2:	f7ff fc27 	bl	8004934 <xTaskIncrementTick>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d003      	beq.n	80050f4 <SysTick_Handler+0x2c>
 80050ec:	4b06      	ldr	r3, [pc, #24]	; (8005108 <SysTick_Handler+0x40>)
 80050ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050f2:	601a      	str	r2, [r3, #0]
 80050f4:	2300      	movs	r3, #0
 80050f6:	603b      	str	r3, [r7, #0]
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	f383 8811 	msr	BASEPRI, r3
 80050fe:	bf00      	nop
 8005100:	bf00      	nop
 8005102:	3708      	adds	r7, #8
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}
 8005108:	e000ed04 	.word	0xe000ed04

0800510c <vPortSetupTimerInterrupt>:
 800510c:	b480      	push	{r7}
 800510e:	af00      	add	r7, sp, #0
 8005110:	4b0a      	ldr	r3, [pc, #40]	; (800513c <vPortSetupTimerInterrupt+0x30>)
 8005112:	2200      	movs	r2, #0
 8005114:	601a      	str	r2, [r3, #0]
 8005116:	4b0a      	ldr	r3, [pc, #40]	; (8005140 <vPortSetupTimerInterrupt+0x34>)
 8005118:	2200      	movs	r2, #0
 800511a:	601a      	str	r2, [r3, #0]
 800511c:	4b09      	ldr	r3, [pc, #36]	; (8005144 <vPortSetupTimerInterrupt+0x38>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a09      	ldr	r2, [pc, #36]	; (8005148 <vPortSetupTimerInterrupt+0x3c>)
 8005122:	fba2 2303 	umull	r2, r3, r2, r3
 8005126:	099b      	lsrs	r3, r3, #6
 8005128:	4a08      	ldr	r2, [pc, #32]	; (800514c <vPortSetupTimerInterrupt+0x40>)
 800512a:	3b01      	subs	r3, #1
 800512c:	6013      	str	r3, [r2, #0]
 800512e:	4b03      	ldr	r3, [pc, #12]	; (800513c <vPortSetupTimerInterrupt+0x30>)
 8005130:	2207      	movs	r2, #7
 8005132:	601a      	str	r2, [r3, #0]
 8005134:	bf00      	nop
 8005136:	46bd      	mov	sp, r7
 8005138:	bc80      	pop	{r7}
 800513a:	4770      	bx	lr
 800513c:	e000e010 	.word	0xe000e010
 8005140:	e000e018 	.word	0xe000e018
 8005144:	20000000 	.word	0x20000000
 8005148:	10624dd3 	.word	0x10624dd3
 800514c:	e000e014 	.word	0xe000e014

08005150 <pvPortMalloc>:
 8005150:	b580      	push	{r7, lr}
 8005152:	b08a      	sub	sp, #40	; 0x28
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	2300      	movs	r3, #0
 800515a:	61fb      	str	r3, [r7, #28]
 800515c:	f7ff fb40 	bl	80047e0 <vTaskSuspendAll>
 8005160:	4b58      	ldr	r3, [pc, #352]	; (80052c4 <pvPortMalloc+0x174>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d101      	bne.n	800516c <pvPortMalloc+0x1c>
 8005168:	f000 f910 	bl	800538c <prvHeapInit>
 800516c:	4b56      	ldr	r3, [pc, #344]	; (80052c8 <pvPortMalloc+0x178>)
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	4013      	ands	r3, r2
 8005174:	2b00      	cmp	r3, #0
 8005176:	f040 808e 	bne.w	8005296 <pvPortMalloc+0x146>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d01d      	beq.n	80051bc <pvPortMalloc+0x6c>
 8005180:	2208      	movs	r2, #8
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4413      	add	r3, r2
 8005186:	607b      	str	r3, [r7, #4]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f003 0307 	and.w	r3, r3, #7
 800518e:	2b00      	cmp	r3, #0
 8005190:	d014      	beq.n	80051bc <pvPortMalloc+0x6c>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f023 0307 	bic.w	r3, r3, #7
 8005198:	3308      	adds	r3, #8
 800519a:	607b      	str	r3, [r7, #4]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f003 0307 	and.w	r3, r3, #7
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00a      	beq.n	80051bc <pvPortMalloc+0x6c>
 80051a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051aa:	f383 8811 	msr	BASEPRI, r3
 80051ae:	f3bf 8f6f 	isb	sy
 80051b2:	f3bf 8f4f 	dsb	sy
 80051b6:	617b      	str	r3, [r7, #20]
 80051b8:	bf00      	nop
 80051ba:	e7fe      	b.n	80051ba <pvPortMalloc+0x6a>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d069      	beq.n	8005296 <pvPortMalloc+0x146>
 80051c2:	4b42      	ldr	r3, [pc, #264]	; (80052cc <pvPortMalloc+0x17c>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d864      	bhi.n	8005296 <pvPortMalloc+0x146>
 80051cc:	4b40      	ldr	r3, [pc, #256]	; (80052d0 <pvPortMalloc+0x180>)
 80051ce:	623b      	str	r3, [r7, #32]
 80051d0:	4b3f      	ldr	r3, [pc, #252]	; (80052d0 <pvPortMalloc+0x180>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	627b      	str	r3, [r7, #36]	; 0x24
 80051d6:	e004      	b.n	80051e2 <pvPortMalloc+0x92>
 80051d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051da:	623b      	str	r3, [r7, #32]
 80051dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	627b      	str	r3, [r7, #36]	; 0x24
 80051e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d903      	bls.n	80051f4 <pvPortMalloc+0xa4>
 80051ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d1f1      	bne.n	80051d8 <pvPortMalloc+0x88>
 80051f4:	4b33      	ldr	r3, [pc, #204]	; (80052c4 <pvPortMalloc+0x174>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d04b      	beq.n	8005296 <pvPortMalloc+0x146>
 80051fe:	6a3b      	ldr	r3, [r7, #32]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	2208      	movs	r2, #8
 8005204:	4413      	add	r3, r2
 8005206:	61fb      	str	r3, [r7, #28]
 8005208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	6a3b      	ldr	r3, [r7, #32]
 800520e:	601a      	str	r2, [r3, #0]
 8005210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005212:	685a      	ldr	r2, [r3, #4]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	1ad2      	subs	r2, r2, r3
 8005218:	2308      	movs	r3, #8
 800521a:	005b      	lsls	r3, r3, #1
 800521c:	429a      	cmp	r2, r3
 800521e:	d91f      	bls.n	8005260 <pvPortMalloc+0x110>
 8005220:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4413      	add	r3, r2
 8005226:	61bb      	str	r3, [r7, #24]
 8005228:	69bb      	ldr	r3, [r7, #24]
 800522a:	f003 0307 	and.w	r3, r3, #7
 800522e:	2b00      	cmp	r3, #0
 8005230:	d00a      	beq.n	8005248 <pvPortMalloc+0xf8>
 8005232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005236:	f383 8811 	msr	BASEPRI, r3
 800523a:	f3bf 8f6f 	isb	sy
 800523e:	f3bf 8f4f 	dsb	sy
 8005242:	613b      	str	r3, [r7, #16]
 8005244:	bf00      	nop
 8005246:	e7fe      	b.n	8005246 <pvPortMalloc+0xf6>
 8005248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800524a:	685a      	ldr	r2, [r3, #4]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	1ad2      	subs	r2, r2, r3
 8005250:	69bb      	ldr	r3, [r7, #24]
 8005252:	605a      	str	r2, [r3, #4]
 8005254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005256:	687a      	ldr	r2, [r7, #4]
 8005258:	605a      	str	r2, [r3, #4]
 800525a:	69b8      	ldr	r0, [r7, #24]
 800525c:	f000 f8f8 	bl	8005450 <prvInsertBlockIntoFreeList>
 8005260:	4b1a      	ldr	r3, [pc, #104]	; (80052cc <pvPortMalloc+0x17c>)
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	4a18      	ldr	r2, [pc, #96]	; (80052cc <pvPortMalloc+0x17c>)
 800526c:	6013      	str	r3, [r2, #0]
 800526e:	4b17      	ldr	r3, [pc, #92]	; (80052cc <pvPortMalloc+0x17c>)
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	4b18      	ldr	r3, [pc, #96]	; (80052d4 <pvPortMalloc+0x184>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	429a      	cmp	r2, r3
 8005278:	d203      	bcs.n	8005282 <pvPortMalloc+0x132>
 800527a:	4b14      	ldr	r3, [pc, #80]	; (80052cc <pvPortMalloc+0x17c>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a15      	ldr	r2, [pc, #84]	; (80052d4 <pvPortMalloc+0x184>)
 8005280:	6013      	str	r3, [r2, #0]
 8005282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005284:	685a      	ldr	r2, [r3, #4]
 8005286:	4b10      	ldr	r3, [pc, #64]	; (80052c8 <pvPortMalloc+0x178>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	431a      	orrs	r2, r3
 800528c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800528e:	605a      	str	r2, [r3, #4]
 8005290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005292:	2200      	movs	r2, #0
 8005294:	601a      	str	r2, [r3, #0]
 8005296:	f7ff fab1 	bl	80047fc <xTaskResumeAll>
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	f003 0307 	and.w	r3, r3, #7
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d00a      	beq.n	80052ba <pvPortMalloc+0x16a>
 80052a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052a8:	f383 8811 	msr	BASEPRI, r3
 80052ac:	f3bf 8f6f 	isb	sy
 80052b0:	f3bf 8f4f 	dsb	sy
 80052b4:	60fb      	str	r3, [r7, #12]
 80052b6:	bf00      	nop
 80052b8:	e7fe      	b.n	80052b8 <pvPortMalloc+0x168>
 80052ba:	69fb      	ldr	r3, [r7, #28]
 80052bc:	4618      	mov	r0, r3
 80052be:	3728      	adds	r7, #40	; 0x28
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}
 80052c4:	20001634 	.word	0x20001634
 80052c8:	20001640 	.word	0x20001640
 80052cc:	20001638 	.word	0x20001638
 80052d0:	2000162c 	.word	0x2000162c
 80052d4:	2000163c 	.word	0x2000163c

080052d8 <vPortFree>:
 80052d8:	b580      	push	{r7, lr}
 80052da:	b086      	sub	sp, #24
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	617b      	str	r3, [r7, #20]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d048      	beq.n	800537c <vPortFree+0xa4>
 80052ea:	2308      	movs	r3, #8
 80052ec:	425b      	negs	r3, r3
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	4413      	add	r3, r2
 80052f2:	617b      	str	r3, [r7, #20]
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	613b      	str	r3, [r7, #16]
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	685a      	ldr	r2, [r3, #4]
 80052fc:	4b21      	ldr	r3, [pc, #132]	; (8005384 <vPortFree+0xac>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4013      	ands	r3, r2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d10a      	bne.n	800531c <vPortFree+0x44>
 8005306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800530a:	f383 8811 	msr	BASEPRI, r3
 800530e:	f3bf 8f6f 	isb	sy
 8005312:	f3bf 8f4f 	dsb	sy
 8005316:	60fb      	str	r3, [r7, #12]
 8005318:	bf00      	nop
 800531a:	e7fe      	b.n	800531a <vPortFree+0x42>
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d00a      	beq.n	800533a <vPortFree+0x62>
 8005324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005328:	f383 8811 	msr	BASEPRI, r3
 800532c:	f3bf 8f6f 	isb	sy
 8005330:	f3bf 8f4f 	dsb	sy
 8005334:	60bb      	str	r3, [r7, #8]
 8005336:	bf00      	nop
 8005338:	e7fe      	b.n	8005338 <vPortFree+0x60>
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	685a      	ldr	r2, [r3, #4]
 800533e:	4b11      	ldr	r3, [pc, #68]	; (8005384 <vPortFree+0xac>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4013      	ands	r3, r2
 8005344:	2b00      	cmp	r3, #0
 8005346:	d019      	beq.n	800537c <vPortFree+0xa4>
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d115      	bne.n	800537c <vPortFree+0xa4>
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	685a      	ldr	r2, [r3, #4]
 8005354:	4b0b      	ldr	r3, [pc, #44]	; (8005384 <vPortFree+0xac>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	43db      	mvns	r3, r3
 800535a:	401a      	ands	r2, r3
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	605a      	str	r2, [r3, #4]
 8005360:	f7ff fa3e 	bl	80047e0 <vTaskSuspendAll>
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	685a      	ldr	r2, [r3, #4]
 8005368:	4b07      	ldr	r3, [pc, #28]	; (8005388 <vPortFree+0xb0>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4413      	add	r3, r2
 800536e:	4a06      	ldr	r2, [pc, #24]	; (8005388 <vPortFree+0xb0>)
 8005370:	6013      	str	r3, [r2, #0]
 8005372:	6938      	ldr	r0, [r7, #16]
 8005374:	f000 f86c 	bl	8005450 <prvInsertBlockIntoFreeList>
 8005378:	f7ff fa40 	bl	80047fc <xTaskResumeAll>
 800537c:	bf00      	nop
 800537e:	3718      	adds	r7, #24
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}
 8005384:	20001640 	.word	0x20001640
 8005388:	20001638 	.word	0x20001638

0800538c <prvHeapInit>:
 800538c:	b480      	push	{r7}
 800538e:	b085      	sub	sp, #20
 8005390:	af00      	add	r7, sp, #0
 8005392:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005396:	60bb      	str	r3, [r7, #8]
 8005398:	4b27      	ldr	r3, [pc, #156]	; (8005438 <prvHeapInit+0xac>)
 800539a:	60fb      	str	r3, [r7, #12]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f003 0307 	and.w	r3, r3, #7
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00c      	beq.n	80053c0 <prvHeapInit+0x34>
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	3307      	adds	r3, #7
 80053aa:	60fb      	str	r3, [r7, #12]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f023 0307 	bic.w	r3, r3, #7
 80053b2:	60fb      	str	r3, [r7, #12]
 80053b4:	68ba      	ldr	r2, [r7, #8]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	4a1f      	ldr	r2, [pc, #124]	; (8005438 <prvHeapInit+0xac>)
 80053bc:	4413      	add	r3, r2
 80053be:	60bb      	str	r3, [r7, #8]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	607b      	str	r3, [r7, #4]
 80053c4:	4a1d      	ldr	r2, [pc, #116]	; (800543c <prvHeapInit+0xb0>)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6013      	str	r3, [r2, #0]
 80053ca:	4b1c      	ldr	r3, [pc, #112]	; (800543c <prvHeapInit+0xb0>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	605a      	str	r2, [r3, #4]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	68ba      	ldr	r2, [r7, #8]
 80053d4:	4413      	add	r3, r2
 80053d6:	60fb      	str	r3, [r7, #12]
 80053d8:	2208      	movs	r2, #8
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	1a9b      	subs	r3, r3, r2
 80053de:	60fb      	str	r3, [r7, #12]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f023 0307 	bic.w	r3, r3, #7
 80053e6:	60fb      	str	r3, [r7, #12]
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	4a15      	ldr	r2, [pc, #84]	; (8005440 <prvHeapInit+0xb4>)
 80053ec:	6013      	str	r3, [r2, #0]
 80053ee:	4b14      	ldr	r3, [pc, #80]	; (8005440 <prvHeapInit+0xb4>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	2200      	movs	r2, #0
 80053f4:	605a      	str	r2, [r3, #4]
 80053f6:	4b12      	ldr	r3, [pc, #72]	; (8005440 <prvHeapInit+0xb4>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	2200      	movs	r2, #0
 80053fc:	601a      	str	r2, [r3, #0]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	603b      	str	r3, [r7, #0]
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	68fa      	ldr	r2, [r7, #12]
 8005406:	1ad2      	subs	r2, r2, r3
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	605a      	str	r2, [r3, #4]
 800540c:	4b0c      	ldr	r3, [pc, #48]	; (8005440 <prvHeapInit+0xb4>)
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	601a      	str	r2, [r3, #0]
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	4a0a      	ldr	r2, [pc, #40]	; (8005444 <prvHeapInit+0xb8>)
 800541a:	6013      	str	r3, [r2, #0]
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	4a09      	ldr	r2, [pc, #36]	; (8005448 <prvHeapInit+0xbc>)
 8005422:	6013      	str	r3, [r2, #0]
 8005424:	4b09      	ldr	r3, [pc, #36]	; (800544c <prvHeapInit+0xc0>)
 8005426:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800542a:	601a      	str	r2, [r3, #0]
 800542c:	bf00      	nop
 800542e:	3714      	adds	r7, #20
 8005430:	46bd      	mov	sp, r7
 8005432:	bc80      	pop	{r7}
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	2000062c 	.word	0x2000062c
 800543c:	2000162c 	.word	0x2000162c
 8005440:	20001634 	.word	0x20001634
 8005444:	2000163c 	.word	0x2000163c
 8005448:	20001638 	.word	0x20001638
 800544c:	20001640 	.word	0x20001640

08005450 <prvInsertBlockIntoFreeList>:
 8005450:	b480      	push	{r7}
 8005452:	b085      	sub	sp, #20
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	4b27      	ldr	r3, [pc, #156]	; (80054f8 <prvInsertBlockIntoFreeList+0xa8>)
 800545a:	60fb      	str	r3, [r7, #12]
 800545c:	e002      	b.n	8005464 <prvInsertBlockIntoFreeList+0x14>
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	60fb      	str	r3, [r7, #12]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	429a      	cmp	r2, r3
 800546c:	d8f7      	bhi.n	800545e <prvInsertBlockIntoFreeList+0xe>
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	60bb      	str	r3, [r7, #8]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	68ba      	ldr	r2, [r7, #8]
 8005478:	4413      	add	r3, r2
 800547a:	687a      	ldr	r2, [r7, #4]
 800547c:	429a      	cmp	r2, r3
 800547e:	d108      	bne.n	8005492 <prvInsertBlockIntoFreeList+0x42>
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	685a      	ldr	r2, [r3, #4]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	441a      	add	r2, r3
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	605a      	str	r2, [r3, #4]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	607b      	str	r3, [r7, #4]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	60bb      	str	r3, [r7, #8]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	68ba      	ldr	r2, [r7, #8]
 800549c:	441a      	add	r2, r3
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d118      	bne.n	80054d8 <prvInsertBlockIntoFreeList+0x88>
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	4b14      	ldr	r3, [pc, #80]	; (80054fc <prvInsertBlockIntoFreeList+0xac>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d00d      	beq.n	80054ce <prvInsertBlockIntoFreeList+0x7e>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	685a      	ldr	r2, [r3, #4]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	441a      	add	r2, r3
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	605a      	str	r2, [r3, #4]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	601a      	str	r2, [r3, #0]
 80054cc:	e008      	b.n	80054e0 <prvInsertBlockIntoFreeList+0x90>
 80054ce:	4b0b      	ldr	r3, [pc, #44]	; (80054fc <prvInsertBlockIntoFreeList+0xac>)
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	601a      	str	r2, [r3, #0]
 80054d6:	e003      	b.n	80054e0 <prvInsertBlockIntoFreeList+0x90>
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	601a      	str	r2, [r3, #0]
 80054e0:	68fa      	ldr	r2, [r7, #12]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d002      	beq.n	80054ee <prvInsertBlockIntoFreeList+0x9e>
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	601a      	str	r2, [r3, #0]
 80054ee:	bf00      	nop
 80054f0:	3714      	adds	r7, #20
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bc80      	pop	{r7}
 80054f6:	4770      	bx	lr
 80054f8:	2000162c 	.word	0x2000162c
 80054fc:	20001634 	.word	0x20001634

08005500 <__errno>:
 8005500:	4b01      	ldr	r3, [pc, #4]	; (8005508 <__errno+0x8>)
 8005502:	6818      	ldr	r0, [r3, #0]
 8005504:	4770      	bx	lr
 8005506:	bf00      	nop
 8005508:	20000010 	.word	0x20000010

0800550c <__libc_init_array>:
 800550c:	b570      	push	{r4, r5, r6, lr}
 800550e:	2600      	movs	r6, #0
 8005510:	4d0c      	ldr	r5, [pc, #48]	; (8005544 <__libc_init_array+0x38>)
 8005512:	4c0d      	ldr	r4, [pc, #52]	; (8005548 <__libc_init_array+0x3c>)
 8005514:	1b64      	subs	r4, r4, r5
 8005516:	10a4      	asrs	r4, r4, #2
 8005518:	42a6      	cmp	r6, r4
 800551a:	d109      	bne.n	8005530 <__libc_init_array+0x24>
 800551c:	f000 fc9c 	bl	8005e58 <_init>
 8005520:	2600      	movs	r6, #0
 8005522:	4d0a      	ldr	r5, [pc, #40]	; (800554c <__libc_init_array+0x40>)
 8005524:	4c0a      	ldr	r4, [pc, #40]	; (8005550 <__libc_init_array+0x44>)
 8005526:	1b64      	subs	r4, r4, r5
 8005528:	10a4      	asrs	r4, r4, #2
 800552a:	42a6      	cmp	r6, r4
 800552c:	d105      	bne.n	800553a <__libc_init_array+0x2e>
 800552e:	bd70      	pop	{r4, r5, r6, pc}
 8005530:	f855 3b04 	ldr.w	r3, [r5], #4
 8005534:	4798      	blx	r3
 8005536:	3601      	adds	r6, #1
 8005538:	e7ee      	b.n	8005518 <__libc_init_array+0xc>
 800553a:	f855 3b04 	ldr.w	r3, [r5], #4
 800553e:	4798      	blx	r3
 8005540:	3601      	adds	r6, #1
 8005542:	e7f2      	b.n	800552a <__libc_init_array+0x1e>
 8005544:	08005fc8 	.word	0x08005fc8
 8005548:	08005fc8 	.word	0x08005fc8
 800554c:	08005fc8 	.word	0x08005fc8
 8005550:	08005fcc 	.word	0x08005fcc

08005554 <memcpy>:
 8005554:	440a      	add	r2, r1
 8005556:	4291      	cmp	r1, r2
 8005558:	f100 33ff 	add.w	r3, r0, #4294967295
 800555c:	d100      	bne.n	8005560 <memcpy+0xc>
 800555e:	4770      	bx	lr
 8005560:	b510      	push	{r4, lr}
 8005562:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005566:	4291      	cmp	r1, r2
 8005568:	f803 4f01 	strb.w	r4, [r3, #1]!
 800556c:	d1f9      	bne.n	8005562 <memcpy+0xe>
 800556e:	bd10      	pop	{r4, pc}

08005570 <memset>:
 8005570:	4603      	mov	r3, r0
 8005572:	4402      	add	r2, r0
 8005574:	4293      	cmp	r3, r2
 8005576:	d100      	bne.n	800557a <memset+0xa>
 8005578:	4770      	bx	lr
 800557a:	f803 1b01 	strb.w	r1, [r3], #1
 800557e:	e7f9      	b.n	8005574 <memset+0x4>

08005580 <siprintf>:
 8005580:	b40e      	push	{r1, r2, r3}
 8005582:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005586:	b500      	push	{lr}
 8005588:	b09c      	sub	sp, #112	; 0x70
 800558a:	ab1d      	add	r3, sp, #116	; 0x74
 800558c:	9002      	str	r0, [sp, #8]
 800558e:	9006      	str	r0, [sp, #24]
 8005590:	9107      	str	r1, [sp, #28]
 8005592:	9104      	str	r1, [sp, #16]
 8005594:	4808      	ldr	r0, [pc, #32]	; (80055b8 <siprintf+0x38>)
 8005596:	4909      	ldr	r1, [pc, #36]	; (80055bc <siprintf+0x3c>)
 8005598:	f853 2b04 	ldr.w	r2, [r3], #4
 800559c:	9105      	str	r1, [sp, #20]
 800559e:	6800      	ldr	r0, [r0, #0]
 80055a0:	a902      	add	r1, sp, #8
 80055a2:	9301      	str	r3, [sp, #4]
 80055a4:	f000 f868 	bl	8005678 <_svfiprintf_r>
 80055a8:	2200      	movs	r2, #0
 80055aa:	9b02      	ldr	r3, [sp, #8]
 80055ac:	701a      	strb	r2, [r3, #0]
 80055ae:	b01c      	add	sp, #112	; 0x70
 80055b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80055b4:	b003      	add	sp, #12
 80055b6:	4770      	bx	lr
 80055b8:	20000010 	.word	0x20000010
 80055bc:	ffff0208 	.word	0xffff0208

080055c0 <__ssputs_r>:
 80055c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055c4:	688e      	ldr	r6, [r1, #8]
 80055c6:	4682      	mov	sl, r0
 80055c8:	429e      	cmp	r6, r3
 80055ca:	460c      	mov	r4, r1
 80055cc:	4690      	mov	r8, r2
 80055ce:	461f      	mov	r7, r3
 80055d0:	d838      	bhi.n	8005644 <__ssputs_r+0x84>
 80055d2:	898a      	ldrh	r2, [r1, #12]
 80055d4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80055d8:	d032      	beq.n	8005640 <__ssputs_r+0x80>
 80055da:	6825      	ldr	r5, [r4, #0]
 80055dc:	6909      	ldr	r1, [r1, #16]
 80055de:	3301      	adds	r3, #1
 80055e0:	eba5 0901 	sub.w	r9, r5, r1
 80055e4:	6965      	ldr	r5, [r4, #20]
 80055e6:	444b      	add	r3, r9
 80055e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80055ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80055f0:	106d      	asrs	r5, r5, #1
 80055f2:	429d      	cmp	r5, r3
 80055f4:	bf38      	it	cc
 80055f6:	461d      	movcc	r5, r3
 80055f8:	0553      	lsls	r3, r2, #21
 80055fa:	d531      	bpl.n	8005660 <__ssputs_r+0xa0>
 80055fc:	4629      	mov	r1, r5
 80055fe:	f000 fb61 	bl	8005cc4 <_malloc_r>
 8005602:	4606      	mov	r6, r0
 8005604:	b950      	cbnz	r0, 800561c <__ssputs_r+0x5c>
 8005606:	230c      	movs	r3, #12
 8005608:	f04f 30ff 	mov.w	r0, #4294967295
 800560c:	f8ca 3000 	str.w	r3, [sl]
 8005610:	89a3      	ldrh	r3, [r4, #12]
 8005612:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005616:	81a3      	strh	r3, [r4, #12]
 8005618:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800561c:	464a      	mov	r2, r9
 800561e:	6921      	ldr	r1, [r4, #16]
 8005620:	f7ff ff98 	bl	8005554 <memcpy>
 8005624:	89a3      	ldrh	r3, [r4, #12]
 8005626:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800562a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800562e:	81a3      	strh	r3, [r4, #12]
 8005630:	6126      	str	r6, [r4, #16]
 8005632:	444e      	add	r6, r9
 8005634:	6026      	str	r6, [r4, #0]
 8005636:	463e      	mov	r6, r7
 8005638:	6165      	str	r5, [r4, #20]
 800563a:	eba5 0509 	sub.w	r5, r5, r9
 800563e:	60a5      	str	r5, [r4, #8]
 8005640:	42be      	cmp	r6, r7
 8005642:	d900      	bls.n	8005646 <__ssputs_r+0x86>
 8005644:	463e      	mov	r6, r7
 8005646:	4632      	mov	r2, r6
 8005648:	4641      	mov	r1, r8
 800564a:	6820      	ldr	r0, [r4, #0]
 800564c:	f000 fab8 	bl	8005bc0 <memmove>
 8005650:	68a3      	ldr	r3, [r4, #8]
 8005652:	2000      	movs	r0, #0
 8005654:	1b9b      	subs	r3, r3, r6
 8005656:	60a3      	str	r3, [r4, #8]
 8005658:	6823      	ldr	r3, [r4, #0]
 800565a:	4433      	add	r3, r6
 800565c:	6023      	str	r3, [r4, #0]
 800565e:	e7db      	b.n	8005618 <__ssputs_r+0x58>
 8005660:	462a      	mov	r2, r5
 8005662:	f000 fba3 	bl	8005dac <_realloc_r>
 8005666:	4606      	mov	r6, r0
 8005668:	2800      	cmp	r0, #0
 800566a:	d1e1      	bne.n	8005630 <__ssputs_r+0x70>
 800566c:	4650      	mov	r0, sl
 800566e:	6921      	ldr	r1, [r4, #16]
 8005670:	f000 fac0 	bl	8005bf4 <_free_r>
 8005674:	e7c7      	b.n	8005606 <__ssputs_r+0x46>
	...

08005678 <_svfiprintf_r>:
 8005678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800567c:	4698      	mov	r8, r3
 800567e:	898b      	ldrh	r3, [r1, #12]
 8005680:	4607      	mov	r7, r0
 8005682:	061b      	lsls	r3, r3, #24
 8005684:	460d      	mov	r5, r1
 8005686:	4614      	mov	r4, r2
 8005688:	b09d      	sub	sp, #116	; 0x74
 800568a:	d50e      	bpl.n	80056aa <_svfiprintf_r+0x32>
 800568c:	690b      	ldr	r3, [r1, #16]
 800568e:	b963      	cbnz	r3, 80056aa <_svfiprintf_r+0x32>
 8005690:	2140      	movs	r1, #64	; 0x40
 8005692:	f000 fb17 	bl	8005cc4 <_malloc_r>
 8005696:	6028      	str	r0, [r5, #0]
 8005698:	6128      	str	r0, [r5, #16]
 800569a:	b920      	cbnz	r0, 80056a6 <_svfiprintf_r+0x2e>
 800569c:	230c      	movs	r3, #12
 800569e:	603b      	str	r3, [r7, #0]
 80056a0:	f04f 30ff 	mov.w	r0, #4294967295
 80056a4:	e0d1      	b.n	800584a <_svfiprintf_r+0x1d2>
 80056a6:	2340      	movs	r3, #64	; 0x40
 80056a8:	616b      	str	r3, [r5, #20]
 80056aa:	2300      	movs	r3, #0
 80056ac:	9309      	str	r3, [sp, #36]	; 0x24
 80056ae:	2320      	movs	r3, #32
 80056b0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80056b4:	2330      	movs	r3, #48	; 0x30
 80056b6:	f04f 0901 	mov.w	r9, #1
 80056ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80056be:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005864 <_svfiprintf_r+0x1ec>
 80056c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80056c6:	4623      	mov	r3, r4
 80056c8:	469a      	mov	sl, r3
 80056ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056ce:	b10a      	cbz	r2, 80056d4 <_svfiprintf_r+0x5c>
 80056d0:	2a25      	cmp	r2, #37	; 0x25
 80056d2:	d1f9      	bne.n	80056c8 <_svfiprintf_r+0x50>
 80056d4:	ebba 0b04 	subs.w	fp, sl, r4
 80056d8:	d00b      	beq.n	80056f2 <_svfiprintf_r+0x7a>
 80056da:	465b      	mov	r3, fp
 80056dc:	4622      	mov	r2, r4
 80056de:	4629      	mov	r1, r5
 80056e0:	4638      	mov	r0, r7
 80056e2:	f7ff ff6d 	bl	80055c0 <__ssputs_r>
 80056e6:	3001      	adds	r0, #1
 80056e8:	f000 80aa 	beq.w	8005840 <_svfiprintf_r+0x1c8>
 80056ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80056ee:	445a      	add	r2, fp
 80056f0:	9209      	str	r2, [sp, #36]	; 0x24
 80056f2:	f89a 3000 	ldrb.w	r3, [sl]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	f000 80a2 	beq.w	8005840 <_svfiprintf_r+0x1c8>
 80056fc:	2300      	movs	r3, #0
 80056fe:	f04f 32ff 	mov.w	r2, #4294967295
 8005702:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005706:	f10a 0a01 	add.w	sl, sl, #1
 800570a:	9304      	str	r3, [sp, #16]
 800570c:	9307      	str	r3, [sp, #28]
 800570e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005712:	931a      	str	r3, [sp, #104]	; 0x68
 8005714:	4654      	mov	r4, sl
 8005716:	2205      	movs	r2, #5
 8005718:	f814 1b01 	ldrb.w	r1, [r4], #1
 800571c:	4851      	ldr	r0, [pc, #324]	; (8005864 <_svfiprintf_r+0x1ec>)
 800571e:	f000 fa41 	bl	8005ba4 <memchr>
 8005722:	9a04      	ldr	r2, [sp, #16]
 8005724:	b9d8      	cbnz	r0, 800575e <_svfiprintf_r+0xe6>
 8005726:	06d0      	lsls	r0, r2, #27
 8005728:	bf44      	itt	mi
 800572a:	2320      	movmi	r3, #32
 800572c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005730:	0711      	lsls	r1, r2, #28
 8005732:	bf44      	itt	mi
 8005734:	232b      	movmi	r3, #43	; 0x2b
 8005736:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800573a:	f89a 3000 	ldrb.w	r3, [sl]
 800573e:	2b2a      	cmp	r3, #42	; 0x2a
 8005740:	d015      	beq.n	800576e <_svfiprintf_r+0xf6>
 8005742:	4654      	mov	r4, sl
 8005744:	2000      	movs	r0, #0
 8005746:	f04f 0c0a 	mov.w	ip, #10
 800574a:	9a07      	ldr	r2, [sp, #28]
 800574c:	4621      	mov	r1, r4
 800574e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005752:	3b30      	subs	r3, #48	; 0x30
 8005754:	2b09      	cmp	r3, #9
 8005756:	d94e      	bls.n	80057f6 <_svfiprintf_r+0x17e>
 8005758:	b1b0      	cbz	r0, 8005788 <_svfiprintf_r+0x110>
 800575a:	9207      	str	r2, [sp, #28]
 800575c:	e014      	b.n	8005788 <_svfiprintf_r+0x110>
 800575e:	eba0 0308 	sub.w	r3, r0, r8
 8005762:	fa09 f303 	lsl.w	r3, r9, r3
 8005766:	4313      	orrs	r3, r2
 8005768:	46a2      	mov	sl, r4
 800576a:	9304      	str	r3, [sp, #16]
 800576c:	e7d2      	b.n	8005714 <_svfiprintf_r+0x9c>
 800576e:	9b03      	ldr	r3, [sp, #12]
 8005770:	1d19      	adds	r1, r3, #4
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	9103      	str	r1, [sp, #12]
 8005776:	2b00      	cmp	r3, #0
 8005778:	bfbb      	ittet	lt
 800577a:	425b      	neglt	r3, r3
 800577c:	f042 0202 	orrlt.w	r2, r2, #2
 8005780:	9307      	strge	r3, [sp, #28]
 8005782:	9307      	strlt	r3, [sp, #28]
 8005784:	bfb8      	it	lt
 8005786:	9204      	strlt	r2, [sp, #16]
 8005788:	7823      	ldrb	r3, [r4, #0]
 800578a:	2b2e      	cmp	r3, #46	; 0x2e
 800578c:	d10c      	bne.n	80057a8 <_svfiprintf_r+0x130>
 800578e:	7863      	ldrb	r3, [r4, #1]
 8005790:	2b2a      	cmp	r3, #42	; 0x2a
 8005792:	d135      	bne.n	8005800 <_svfiprintf_r+0x188>
 8005794:	9b03      	ldr	r3, [sp, #12]
 8005796:	3402      	adds	r4, #2
 8005798:	1d1a      	adds	r2, r3, #4
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	9203      	str	r2, [sp, #12]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	bfb8      	it	lt
 80057a2:	f04f 33ff 	movlt.w	r3, #4294967295
 80057a6:	9305      	str	r3, [sp, #20]
 80057a8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005868 <_svfiprintf_r+0x1f0>
 80057ac:	2203      	movs	r2, #3
 80057ae:	4650      	mov	r0, sl
 80057b0:	7821      	ldrb	r1, [r4, #0]
 80057b2:	f000 f9f7 	bl	8005ba4 <memchr>
 80057b6:	b140      	cbz	r0, 80057ca <_svfiprintf_r+0x152>
 80057b8:	2340      	movs	r3, #64	; 0x40
 80057ba:	eba0 000a 	sub.w	r0, r0, sl
 80057be:	fa03 f000 	lsl.w	r0, r3, r0
 80057c2:	9b04      	ldr	r3, [sp, #16]
 80057c4:	3401      	adds	r4, #1
 80057c6:	4303      	orrs	r3, r0
 80057c8:	9304      	str	r3, [sp, #16]
 80057ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057ce:	2206      	movs	r2, #6
 80057d0:	4826      	ldr	r0, [pc, #152]	; (800586c <_svfiprintf_r+0x1f4>)
 80057d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80057d6:	f000 f9e5 	bl	8005ba4 <memchr>
 80057da:	2800      	cmp	r0, #0
 80057dc:	d038      	beq.n	8005850 <_svfiprintf_r+0x1d8>
 80057de:	4b24      	ldr	r3, [pc, #144]	; (8005870 <_svfiprintf_r+0x1f8>)
 80057e0:	bb1b      	cbnz	r3, 800582a <_svfiprintf_r+0x1b2>
 80057e2:	9b03      	ldr	r3, [sp, #12]
 80057e4:	3307      	adds	r3, #7
 80057e6:	f023 0307 	bic.w	r3, r3, #7
 80057ea:	3308      	adds	r3, #8
 80057ec:	9303      	str	r3, [sp, #12]
 80057ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057f0:	4433      	add	r3, r6
 80057f2:	9309      	str	r3, [sp, #36]	; 0x24
 80057f4:	e767      	b.n	80056c6 <_svfiprintf_r+0x4e>
 80057f6:	460c      	mov	r4, r1
 80057f8:	2001      	movs	r0, #1
 80057fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80057fe:	e7a5      	b.n	800574c <_svfiprintf_r+0xd4>
 8005800:	2300      	movs	r3, #0
 8005802:	f04f 0c0a 	mov.w	ip, #10
 8005806:	4619      	mov	r1, r3
 8005808:	3401      	adds	r4, #1
 800580a:	9305      	str	r3, [sp, #20]
 800580c:	4620      	mov	r0, r4
 800580e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005812:	3a30      	subs	r2, #48	; 0x30
 8005814:	2a09      	cmp	r2, #9
 8005816:	d903      	bls.n	8005820 <_svfiprintf_r+0x1a8>
 8005818:	2b00      	cmp	r3, #0
 800581a:	d0c5      	beq.n	80057a8 <_svfiprintf_r+0x130>
 800581c:	9105      	str	r1, [sp, #20]
 800581e:	e7c3      	b.n	80057a8 <_svfiprintf_r+0x130>
 8005820:	4604      	mov	r4, r0
 8005822:	2301      	movs	r3, #1
 8005824:	fb0c 2101 	mla	r1, ip, r1, r2
 8005828:	e7f0      	b.n	800580c <_svfiprintf_r+0x194>
 800582a:	ab03      	add	r3, sp, #12
 800582c:	9300      	str	r3, [sp, #0]
 800582e:	462a      	mov	r2, r5
 8005830:	4638      	mov	r0, r7
 8005832:	4b10      	ldr	r3, [pc, #64]	; (8005874 <_svfiprintf_r+0x1fc>)
 8005834:	a904      	add	r1, sp, #16
 8005836:	f3af 8000 	nop.w
 800583a:	1c42      	adds	r2, r0, #1
 800583c:	4606      	mov	r6, r0
 800583e:	d1d6      	bne.n	80057ee <_svfiprintf_r+0x176>
 8005840:	89ab      	ldrh	r3, [r5, #12]
 8005842:	065b      	lsls	r3, r3, #25
 8005844:	f53f af2c 	bmi.w	80056a0 <_svfiprintf_r+0x28>
 8005848:	9809      	ldr	r0, [sp, #36]	; 0x24
 800584a:	b01d      	add	sp, #116	; 0x74
 800584c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005850:	ab03      	add	r3, sp, #12
 8005852:	9300      	str	r3, [sp, #0]
 8005854:	462a      	mov	r2, r5
 8005856:	4638      	mov	r0, r7
 8005858:	4b06      	ldr	r3, [pc, #24]	; (8005874 <_svfiprintf_r+0x1fc>)
 800585a:	a904      	add	r1, sp, #16
 800585c:	f000 f87c 	bl	8005958 <_printf_i>
 8005860:	e7eb      	b.n	800583a <_svfiprintf_r+0x1c2>
 8005862:	bf00      	nop
 8005864:	08005f8c 	.word	0x08005f8c
 8005868:	08005f92 	.word	0x08005f92
 800586c:	08005f96 	.word	0x08005f96
 8005870:	00000000 	.word	0x00000000
 8005874:	080055c1 	.word	0x080055c1

08005878 <_printf_common>:
 8005878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800587c:	4616      	mov	r6, r2
 800587e:	4699      	mov	r9, r3
 8005880:	688a      	ldr	r2, [r1, #8]
 8005882:	690b      	ldr	r3, [r1, #16]
 8005884:	4607      	mov	r7, r0
 8005886:	4293      	cmp	r3, r2
 8005888:	bfb8      	it	lt
 800588a:	4613      	movlt	r3, r2
 800588c:	6033      	str	r3, [r6, #0]
 800588e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005892:	460c      	mov	r4, r1
 8005894:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005898:	b10a      	cbz	r2, 800589e <_printf_common+0x26>
 800589a:	3301      	adds	r3, #1
 800589c:	6033      	str	r3, [r6, #0]
 800589e:	6823      	ldr	r3, [r4, #0]
 80058a0:	0699      	lsls	r1, r3, #26
 80058a2:	bf42      	ittt	mi
 80058a4:	6833      	ldrmi	r3, [r6, #0]
 80058a6:	3302      	addmi	r3, #2
 80058a8:	6033      	strmi	r3, [r6, #0]
 80058aa:	6825      	ldr	r5, [r4, #0]
 80058ac:	f015 0506 	ands.w	r5, r5, #6
 80058b0:	d106      	bne.n	80058c0 <_printf_common+0x48>
 80058b2:	f104 0a19 	add.w	sl, r4, #25
 80058b6:	68e3      	ldr	r3, [r4, #12]
 80058b8:	6832      	ldr	r2, [r6, #0]
 80058ba:	1a9b      	subs	r3, r3, r2
 80058bc:	42ab      	cmp	r3, r5
 80058be:	dc28      	bgt.n	8005912 <_printf_common+0x9a>
 80058c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80058c4:	1e13      	subs	r3, r2, #0
 80058c6:	6822      	ldr	r2, [r4, #0]
 80058c8:	bf18      	it	ne
 80058ca:	2301      	movne	r3, #1
 80058cc:	0692      	lsls	r2, r2, #26
 80058ce:	d42d      	bmi.n	800592c <_printf_common+0xb4>
 80058d0:	4649      	mov	r1, r9
 80058d2:	4638      	mov	r0, r7
 80058d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80058d8:	47c0      	blx	r8
 80058da:	3001      	adds	r0, #1
 80058dc:	d020      	beq.n	8005920 <_printf_common+0xa8>
 80058de:	6823      	ldr	r3, [r4, #0]
 80058e0:	68e5      	ldr	r5, [r4, #12]
 80058e2:	f003 0306 	and.w	r3, r3, #6
 80058e6:	2b04      	cmp	r3, #4
 80058e8:	bf18      	it	ne
 80058ea:	2500      	movne	r5, #0
 80058ec:	6832      	ldr	r2, [r6, #0]
 80058ee:	f04f 0600 	mov.w	r6, #0
 80058f2:	68a3      	ldr	r3, [r4, #8]
 80058f4:	bf08      	it	eq
 80058f6:	1aad      	subeq	r5, r5, r2
 80058f8:	6922      	ldr	r2, [r4, #16]
 80058fa:	bf08      	it	eq
 80058fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005900:	4293      	cmp	r3, r2
 8005902:	bfc4      	itt	gt
 8005904:	1a9b      	subgt	r3, r3, r2
 8005906:	18ed      	addgt	r5, r5, r3
 8005908:	341a      	adds	r4, #26
 800590a:	42b5      	cmp	r5, r6
 800590c:	d11a      	bne.n	8005944 <_printf_common+0xcc>
 800590e:	2000      	movs	r0, #0
 8005910:	e008      	b.n	8005924 <_printf_common+0xac>
 8005912:	2301      	movs	r3, #1
 8005914:	4652      	mov	r2, sl
 8005916:	4649      	mov	r1, r9
 8005918:	4638      	mov	r0, r7
 800591a:	47c0      	blx	r8
 800591c:	3001      	adds	r0, #1
 800591e:	d103      	bne.n	8005928 <_printf_common+0xb0>
 8005920:	f04f 30ff 	mov.w	r0, #4294967295
 8005924:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005928:	3501      	adds	r5, #1
 800592a:	e7c4      	b.n	80058b6 <_printf_common+0x3e>
 800592c:	2030      	movs	r0, #48	; 0x30
 800592e:	18e1      	adds	r1, r4, r3
 8005930:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005934:	1c5a      	adds	r2, r3, #1
 8005936:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800593a:	4422      	add	r2, r4
 800593c:	3302      	adds	r3, #2
 800593e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005942:	e7c5      	b.n	80058d0 <_printf_common+0x58>
 8005944:	2301      	movs	r3, #1
 8005946:	4622      	mov	r2, r4
 8005948:	4649      	mov	r1, r9
 800594a:	4638      	mov	r0, r7
 800594c:	47c0      	blx	r8
 800594e:	3001      	adds	r0, #1
 8005950:	d0e6      	beq.n	8005920 <_printf_common+0xa8>
 8005952:	3601      	adds	r6, #1
 8005954:	e7d9      	b.n	800590a <_printf_common+0x92>
	...

08005958 <_printf_i>:
 8005958:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800595c:	7e0f      	ldrb	r7, [r1, #24]
 800595e:	4691      	mov	r9, r2
 8005960:	2f78      	cmp	r7, #120	; 0x78
 8005962:	4680      	mov	r8, r0
 8005964:	460c      	mov	r4, r1
 8005966:	469a      	mov	sl, r3
 8005968:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800596a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800596e:	d807      	bhi.n	8005980 <_printf_i+0x28>
 8005970:	2f62      	cmp	r7, #98	; 0x62
 8005972:	d80a      	bhi.n	800598a <_printf_i+0x32>
 8005974:	2f00      	cmp	r7, #0
 8005976:	f000 80d9 	beq.w	8005b2c <_printf_i+0x1d4>
 800597a:	2f58      	cmp	r7, #88	; 0x58
 800597c:	f000 80a4 	beq.w	8005ac8 <_printf_i+0x170>
 8005980:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005984:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005988:	e03a      	b.n	8005a00 <_printf_i+0xa8>
 800598a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800598e:	2b15      	cmp	r3, #21
 8005990:	d8f6      	bhi.n	8005980 <_printf_i+0x28>
 8005992:	a101      	add	r1, pc, #4	; (adr r1, 8005998 <_printf_i+0x40>)
 8005994:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005998:	080059f1 	.word	0x080059f1
 800599c:	08005a05 	.word	0x08005a05
 80059a0:	08005981 	.word	0x08005981
 80059a4:	08005981 	.word	0x08005981
 80059a8:	08005981 	.word	0x08005981
 80059ac:	08005981 	.word	0x08005981
 80059b0:	08005a05 	.word	0x08005a05
 80059b4:	08005981 	.word	0x08005981
 80059b8:	08005981 	.word	0x08005981
 80059bc:	08005981 	.word	0x08005981
 80059c0:	08005981 	.word	0x08005981
 80059c4:	08005b13 	.word	0x08005b13
 80059c8:	08005a35 	.word	0x08005a35
 80059cc:	08005af5 	.word	0x08005af5
 80059d0:	08005981 	.word	0x08005981
 80059d4:	08005981 	.word	0x08005981
 80059d8:	08005b35 	.word	0x08005b35
 80059dc:	08005981 	.word	0x08005981
 80059e0:	08005a35 	.word	0x08005a35
 80059e4:	08005981 	.word	0x08005981
 80059e8:	08005981 	.word	0x08005981
 80059ec:	08005afd 	.word	0x08005afd
 80059f0:	682b      	ldr	r3, [r5, #0]
 80059f2:	1d1a      	adds	r2, r3, #4
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	602a      	str	r2, [r5, #0]
 80059f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80059fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a00:	2301      	movs	r3, #1
 8005a02:	e0a4      	b.n	8005b4e <_printf_i+0x1f6>
 8005a04:	6820      	ldr	r0, [r4, #0]
 8005a06:	6829      	ldr	r1, [r5, #0]
 8005a08:	0606      	lsls	r6, r0, #24
 8005a0a:	f101 0304 	add.w	r3, r1, #4
 8005a0e:	d50a      	bpl.n	8005a26 <_printf_i+0xce>
 8005a10:	680e      	ldr	r6, [r1, #0]
 8005a12:	602b      	str	r3, [r5, #0]
 8005a14:	2e00      	cmp	r6, #0
 8005a16:	da03      	bge.n	8005a20 <_printf_i+0xc8>
 8005a18:	232d      	movs	r3, #45	; 0x2d
 8005a1a:	4276      	negs	r6, r6
 8005a1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a20:	230a      	movs	r3, #10
 8005a22:	485e      	ldr	r0, [pc, #376]	; (8005b9c <_printf_i+0x244>)
 8005a24:	e019      	b.n	8005a5a <_printf_i+0x102>
 8005a26:	680e      	ldr	r6, [r1, #0]
 8005a28:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005a2c:	602b      	str	r3, [r5, #0]
 8005a2e:	bf18      	it	ne
 8005a30:	b236      	sxthne	r6, r6
 8005a32:	e7ef      	b.n	8005a14 <_printf_i+0xbc>
 8005a34:	682b      	ldr	r3, [r5, #0]
 8005a36:	6820      	ldr	r0, [r4, #0]
 8005a38:	1d19      	adds	r1, r3, #4
 8005a3a:	6029      	str	r1, [r5, #0]
 8005a3c:	0601      	lsls	r1, r0, #24
 8005a3e:	d501      	bpl.n	8005a44 <_printf_i+0xec>
 8005a40:	681e      	ldr	r6, [r3, #0]
 8005a42:	e002      	b.n	8005a4a <_printf_i+0xf2>
 8005a44:	0646      	lsls	r6, r0, #25
 8005a46:	d5fb      	bpl.n	8005a40 <_printf_i+0xe8>
 8005a48:	881e      	ldrh	r6, [r3, #0]
 8005a4a:	2f6f      	cmp	r7, #111	; 0x6f
 8005a4c:	bf0c      	ite	eq
 8005a4e:	2308      	moveq	r3, #8
 8005a50:	230a      	movne	r3, #10
 8005a52:	4852      	ldr	r0, [pc, #328]	; (8005b9c <_printf_i+0x244>)
 8005a54:	2100      	movs	r1, #0
 8005a56:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005a5a:	6865      	ldr	r5, [r4, #4]
 8005a5c:	2d00      	cmp	r5, #0
 8005a5e:	bfa8      	it	ge
 8005a60:	6821      	ldrge	r1, [r4, #0]
 8005a62:	60a5      	str	r5, [r4, #8]
 8005a64:	bfa4      	itt	ge
 8005a66:	f021 0104 	bicge.w	r1, r1, #4
 8005a6a:	6021      	strge	r1, [r4, #0]
 8005a6c:	b90e      	cbnz	r6, 8005a72 <_printf_i+0x11a>
 8005a6e:	2d00      	cmp	r5, #0
 8005a70:	d04d      	beq.n	8005b0e <_printf_i+0x1b6>
 8005a72:	4615      	mov	r5, r2
 8005a74:	fbb6 f1f3 	udiv	r1, r6, r3
 8005a78:	fb03 6711 	mls	r7, r3, r1, r6
 8005a7c:	5dc7      	ldrb	r7, [r0, r7]
 8005a7e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005a82:	4637      	mov	r7, r6
 8005a84:	42bb      	cmp	r3, r7
 8005a86:	460e      	mov	r6, r1
 8005a88:	d9f4      	bls.n	8005a74 <_printf_i+0x11c>
 8005a8a:	2b08      	cmp	r3, #8
 8005a8c:	d10b      	bne.n	8005aa6 <_printf_i+0x14e>
 8005a8e:	6823      	ldr	r3, [r4, #0]
 8005a90:	07de      	lsls	r6, r3, #31
 8005a92:	d508      	bpl.n	8005aa6 <_printf_i+0x14e>
 8005a94:	6923      	ldr	r3, [r4, #16]
 8005a96:	6861      	ldr	r1, [r4, #4]
 8005a98:	4299      	cmp	r1, r3
 8005a9a:	bfde      	ittt	le
 8005a9c:	2330      	movle	r3, #48	; 0x30
 8005a9e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005aa2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005aa6:	1b52      	subs	r2, r2, r5
 8005aa8:	6122      	str	r2, [r4, #16]
 8005aaa:	464b      	mov	r3, r9
 8005aac:	4621      	mov	r1, r4
 8005aae:	4640      	mov	r0, r8
 8005ab0:	f8cd a000 	str.w	sl, [sp]
 8005ab4:	aa03      	add	r2, sp, #12
 8005ab6:	f7ff fedf 	bl	8005878 <_printf_common>
 8005aba:	3001      	adds	r0, #1
 8005abc:	d14c      	bne.n	8005b58 <_printf_i+0x200>
 8005abe:	f04f 30ff 	mov.w	r0, #4294967295
 8005ac2:	b004      	add	sp, #16
 8005ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ac8:	4834      	ldr	r0, [pc, #208]	; (8005b9c <_printf_i+0x244>)
 8005aca:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005ace:	6829      	ldr	r1, [r5, #0]
 8005ad0:	6823      	ldr	r3, [r4, #0]
 8005ad2:	f851 6b04 	ldr.w	r6, [r1], #4
 8005ad6:	6029      	str	r1, [r5, #0]
 8005ad8:	061d      	lsls	r5, r3, #24
 8005ada:	d514      	bpl.n	8005b06 <_printf_i+0x1ae>
 8005adc:	07df      	lsls	r7, r3, #31
 8005ade:	bf44      	itt	mi
 8005ae0:	f043 0320 	orrmi.w	r3, r3, #32
 8005ae4:	6023      	strmi	r3, [r4, #0]
 8005ae6:	b91e      	cbnz	r6, 8005af0 <_printf_i+0x198>
 8005ae8:	6823      	ldr	r3, [r4, #0]
 8005aea:	f023 0320 	bic.w	r3, r3, #32
 8005aee:	6023      	str	r3, [r4, #0]
 8005af0:	2310      	movs	r3, #16
 8005af2:	e7af      	b.n	8005a54 <_printf_i+0xfc>
 8005af4:	6823      	ldr	r3, [r4, #0]
 8005af6:	f043 0320 	orr.w	r3, r3, #32
 8005afa:	6023      	str	r3, [r4, #0]
 8005afc:	2378      	movs	r3, #120	; 0x78
 8005afe:	4828      	ldr	r0, [pc, #160]	; (8005ba0 <_printf_i+0x248>)
 8005b00:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005b04:	e7e3      	b.n	8005ace <_printf_i+0x176>
 8005b06:	0659      	lsls	r1, r3, #25
 8005b08:	bf48      	it	mi
 8005b0a:	b2b6      	uxthmi	r6, r6
 8005b0c:	e7e6      	b.n	8005adc <_printf_i+0x184>
 8005b0e:	4615      	mov	r5, r2
 8005b10:	e7bb      	b.n	8005a8a <_printf_i+0x132>
 8005b12:	682b      	ldr	r3, [r5, #0]
 8005b14:	6826      	ldr	r6, [r4, #0]
 8005b16:	1d18      	adds	r0, r3, #4
 8005b18:	6961      	ldr	r1, [r4, #20]
 8005b1a:	6028      	str	r0, [r5, #0]
 8005b1c:	0635      	lsls	r5, r6, #24
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	d501      	bpl.n	8005b26 <_printf_i+0x1ce>
 8005b22:	6019      	str	r1, [r3, #0]
 8005b24:	e002      	b.n	8005b2c <_printf_i+0x1d4>
 8005b26:	0670      	lsls	r0, r6, #25
 8005b28:	d5fb      	bpl.n	8005b22 <_printf_i+0x1ca>
 8005b2a:	8019      	strh	r1, [r3, #0]
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	4615      	mov	r5, r2
 8005b30:	6123      	str	r3, [r4, #16]
 8005b32:	e7ba      	b.n	8005aaa <_printf_i+0x152>
 8005b34:	682b      	ldr	r3, [r5, #0]
 8005b36:	2100      	movs	r1, #0
 8005b38:	1d1a      	adds	r2, r3, #4
 8005b3a:	602a      	str	r2, [r5, #0]
 8005b3c:	681d      	ldr	r5, [r3, #0]
 8005b3e:	6862      	ldr	r2, [r4, #4]
 8005b40:	4628      	mov	r0, r5
 8005b42:	f000 f82f 	bl	8005ba4 <memchr>
 8005b46:	b108      	cbz	r0, 8005b4c <_printf_i+0x1f4>
 8005b48:	1b40      	subs	r0, r0, r5
 8005b4a:	6060      	str	r0, [r4, #4]
 8005b4c:	6863      	ldr	r3, [r4, #4]
 8005b4e:	6123      	str	r3, [r4, #16]
 8005b50:	2300      	movs	r3, #0
 8005b52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b56:	e7a8      	b.n	8005aaa <_printf_i+0x152>
 8005b58:	462a      	mov	r2, r5
 8005b5a:	4649      	mov	r1, r9
 8005b5c:	4640      	mov	r0, r8
 8005b5e:	6923      	ldr	r3, [r4, #16]
 8005b60:	47d0      	blx	sl
 8005b62:	3001      	adds	r0, #1
 8005b64:	d0ab      	beq.n	8005abe <_printf_i+0x166>
 8005b66:	6823      	ldr	r3, [r4, #0]
 8005b68:	079b      	lsls	r3, r3, #30
 8005b6a:	d413      	bmi.n	8005b94 <_printf_i+0x23c>
 8005b6c:	68e0      	ldr	r0, [r4, #12]
 8005b6e:	9b03      	ldr	r3, [sp, #12]
 8005b70:	4298      	cmp	r0, r3
 8005b72:	bfb8      	it	lt
 8005b74:	4618      	movlt	r0, r3
 8005b76:	e7a4      	b.n	8005ac2 <_printf_i+0x16a>
 8005b78:	2301      	movs	r3, #1
 8005b7a:	4632      	mov	r2, r6
 8005b7c:	4649      	mov	r1, r9
 8005b7e:	4640      	mov	r0, r8
 8005b80:	47d0      	blx	sl
 8005b82:	3001      	adds	r0, #1
 8005b84:	d09b      	beq.n	8005abe <_printf_i+0x166>
 8005b86:	3501      	adds	r5, #1
 8005b88:	68e3      	ldr	r3, [r4, #12]
 8005b8a:	9903      	ldr	r1, [sp, #12]
 8005b8c:	1a5b      	subs	r3, r3, r1
 8005b8e:	42ab      	cmp	r3, r5
 8005b90:	dcf2      	bgt.n	8005b78 <_printf_i+0x220>
 8005b92:	e7eb      	b.n	8005b6c <_printf_i+0x214>
 8005b94:	2500      	movs	r5, #0
 8005b96:	f104 0619 	add.w	r6, r4, #25
 8005b9a:	e7f5      	b.n	8005b88 <_printf_i+0x230>
 8005b9c:	08005f9d 	.word	0x08005f9d
 8005ba0:	08005fae 	.word	0x08005fae

08005ba4 <memchr>:
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	b510      	push	{r4, lr}
 8005ba8:	b2c9      	uxtb	r1, r1
 8005baa:	4402      	add	r2, r0
 8005bac:	4293      	cmp	r3, r2
 8005bae:	4618      	mov	r0, r3
 8005bb0:	d101      	bne.n	8005bb6 <memchr+0x12>
 8005bb2:	2000      	movs	r0, #0
 8005bb4:	e003      	b.n	8005bbe <memchr+0x1a>
 8005bb6:	7804      	ldrb	r4, [r0, #0]
 8005bb8:	3301      	adds	r3, #1
 8005bba:	428c      	cmp	r4, r1
 8005bbc:	d1f6      	bne.n	8005bac <memchr+0x8>
 8005bbe:	bd10      	pop	{r4, pc}

08005bc0 <memmove>:
 8005bc0:	4288      	cmp	r0, r1
 8005bc2:	b510      	push	{r4, lr}
 8005bc4:	eb01 0402 	add.w	r4, r1, r2
 8005bc8:	d902      	bls.n	8005bd0 <memmove+0x10>
 8005bca:	4284      	cmp	r4, r0
 8005bcc:	4623      	mov	r3, r4
 8005bce:	d807      	bhi.n	8005be0 <memmove+0x20>
 8005bd0:	1e43      	subs	r3, r0, #1
 8005bd2:	42a1      	cmp	r1, r4
 8005bd4:	d008      	beq.n	8005be8 <memmove+0x28>
 8005bd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005bda:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005bde:	e7f8      	b.n	8005bd2 <memmove+0x12>
 8005be0:	4601      	mov	r1, r0
 8005be2:	4402      	add	r2, r0
 8005be4:	428a      	cmp	r2, r1
 8005be6:	d100      	bne.n	8005bea <memmove+0x2a>
 8005be8:	bd10      	pop	{r4, pc}
 8005bea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005bee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005bf2:	e7f7      	b.n	8005be4 <memmove+0x24>

08005bf4 <_free_r>:
 8005bf4:	b538      	push	{r3, r4, r5, lr}
 8005bf6:	4605      	mov	r5, r0
 8005bf8:	2900      	cmp	r1, #0
 8005bfa:	d040      	beq.n	8005c7e <_free_r+0x8a>
 8005bfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c00:	1f0c      	subs	r4, r1, #4
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	bfb8      	it	lt
 8005c06:	18e4      	addlt	r4, r4, r3
 8005c08:	f000 f910 	bl	8005e2c <__malloc_lock>
 8005c0c:	4a1c      	ldr	r2, [pc, #112]	; (8005c80 <_free_r+0x8c>)
 8005c0e:	6813      	ldr	r3, [r2, #0]
 8005c10:	b933      	cbnz	r3, 8005c20 <_free_r+0x2c>
 8005c12:	6063      	str	r3, [r4, #4]
 8005c14:	6014      	str	r4, [r2, #0]
 8005c16:	4628      	mov	r0, r5
 8005c18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c1c:	f000 b90c 	b.w	8005e38 <__malloc_unlock>
 8005c20:	42a3      	cmp	r3, r4
 8005c22:	d908      	bls.n	8005c36 <_free_r+0x42>
 8005c24:	6820      	ldr	r0, [r4, #0]
 8005c26:	1821      	adds	r1, r4, r0
 8005c28:	428b      	cmp	r3, r1
 8005c2a:	bf01      	itttt	eq
 8005c2c:	6819      	ldreq	r1, [r3, #0]
 8005c2e:	685b      	ldreq	r3, [r3, #4]
 8005c30:	1809      	addeq	r1, r1, r0
 8005c32:	6021      	streq	r1, [r4, #0]
 8005c34:	e7ed      	b.n	8005c12 <_free_r+0x1e>
 8005c36:	461a      	mov	r2, r3
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	b10b      	cbz	r3, 8005c40 <_free_r+0x4c>
 8005c3c:	42a3      	cmp	r3, r4
 8005c3e:	d9fa      	bls.n	8005c36 <_free_r+0x42>
 8005c40:	6811      	ldr	r1, [r2, #0]
 8005c42:	1850      	adds	r0, r2, r1
 8005c44:	42a0      	cmp	r0, r4
 8005c46:	d10b      	bne.n	8005c60 <_free_r+0x6c>
 8005c48:	6820      	ldr	r0, [r4, #0]
 8005c4a:	4401      	add	r1, r0
 8005c4c:	1850      	adds	r0, r2, r1
 8005c4e:	4283      	cmp	r3, r0
 8005c50:	6011      	str	r1, [r2, #0]
 8005c52:	d1e0      	bne.n	8005c16 <_free_r+0x22>
 8005c54:	6818      	ldr	r0, [r3, #0]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	4401      	add	r1, r0
 8005c5a:	6011      	str	r1, [r2, #0]
 8005c5c:	6053      	str	r3, [r2, #4]
 8005c5e:	e7da      	b.n	8005c16 <_free_r+0x22>
 8005c60:	d902      	bls.n	8005c68 <_free_r+0x74>
 8005c62:	230c      	movs	r3, #12
 8005c64:	602b      	str	r3, [r5, #0]
 8005c66:	e7d6      	b.n	8005c16 <_free_r+0x22>
 8005c68:	6820      	ldr	r0, [r4, #0]
 8005c6a:	1821      	adds	r1, r4, r0
 8005c6c:	428b      	cmp	r3, r1
 8005c6e:	bf01      	itttt	eq
 8005c70:	6819      	ldreq	r1, [r3, #0]
 8005c72:	685b      	ldreq	r3, [r3, #4]
 8005c74:	1809      	addeq	r1, r1, r0
 8005c76:	6021      	streq	r1, [r4, #0]
 8005c78:	6063      	str	r3, [r4, #4]
 8005c7a:	6054      	str	r4, [r2, #4]
 8005c7c:	e7cb      	b.n	8005c16 <_free_r+0x22>
 8005c7e:	bd38      	pop	{r3, r4, r5, pc}
 8005c80:	20001644 	.word	0x20001644

08005c84 <sbrk_aligned>:
 8005c84:	b570      	push	{r4, r5, r6, lr}
 8005c86:	4e0e      	ldr	r6, [pc, #56]	; (8005cc0 <sbrk_aligned+0x3c>)
 8005c88:	460c      	mov	r4, r1
 8005c8a:	6831      	ldr	r1, [r6, #0]
 8005c8c:	4605      	mov	r5, r0
 8005c8e:	b911      	cbnz	r1, 8005c96 <sbrk_aligned+0x12>
 8005c90:	f000 f8bc 	bl	8005e0c <_sbrk_r>
 8005c94:	6030      	str	r0, [r6, #0]
 8005c96:	4621      	mov	r1, r4
 8005c98:	4628      	mov	r0, r5
 8005c9a:	f000 f8b7 	bl	8005e0c <_sbrk_r>
 8005c9e:	1c43      	adds	r3, r0, #1
 8005ca0:	d00a      	beq.n	8005cb8 <sbrk_aligned+0x34>
 8005ca2:	1cc4      	adds	r4, r0, #3
 8005ca4:	f024 0403 	bic.w	r4, r4, #3
 8005ca8:	42a0      	cmp	r0, r4
 8005caa:	d007      	beq.n	8005cbc <sbrk_aligned+0x38>
 8005cac:	1a21      	subs	r1, r4, r0
 8005cae:	4628      	mov	r0, r5
 8005cb0:	f000 f8ac 	bl	8005e0c <_sbrk_r>
 8005cb4:	3001      	adds	r0, #1
 8005cb6:	d101      	bne.n	8005cbc <sbrk_aligned+0x38>
 8005cb8:	f04f 34ff 	mov.w	r4, #4294967295
 8005cbc:	4620      	mov	r0, r4
 8005cbe:	bd70      	pop	{r4, r5, r6, pc}
 8005cc0:	20001648 	.word	0x20001648

08005cc4 <_malloc_r>:
 8005cc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cc8:	1ccd      	adds	r5, r1, #3
 8005cca:	f025 0503 	bic.w	r5, r5, #3
 8005cce:	3508      	adds	r5, #8
 8005cd0:	2d0c      	cmp	r5, #12
 8005cd2:	bf38      	it	cc
 8005cd4:	250c      	movcc	r5, #12
 8005cd6:	2d00      	cmp	r5, #0
 8005cd8:	4607      	mov	r7, r0
 8005cda:	db01      	blt.n	8005ce0 <_malloc_r+0x1c>
 8005cdc:	42a9      	cmp	r1, r5
 8005cde:	d905      	bls.n	8005cec <_malloc_r+0x28>
 8005ce0:	230c      	movs	r3, #12
 8005ce2:	2600      	movs	r6, #0
 8005ce4:	603b      	str	r3, [r7, #0]
 8005ce6:	4630      	mov	r0, r6
 8005ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cec:	4e2e      	ldr	r6, [pc, #184]	; (8005da8 <_malloc_r+0xe4>)
 8005cee:	f000 f89d 	bl	8005e2c <__malloc_lock>
 8005cf2:	6833      	ldr	r3, [r6, #0]
 8005cf4:	461c      	mov	r4, r3
 8005cf6:	bb34      	cbnz	r4, 8005d46 <_malloc_r+0x82>
 8005cf8:	4629      	mov	r1, r5
 8005cfa:	4638      	mov	r0, r7
 8005cfc:	f7ff ffc2 	bl	8005c84 <sbrk_aligned>
 8005d00:	1c43      	adds	r3, r0, #1
 8005d02:	4604      	mov	r4, r0
 8005d04:	d14d      	bne.n	8005da2 <_malloc_r+0xde>
 8005d06:	6834      	ldr	r4, [r6, #0]
 8005d08:	4626      	mov	r6, r4
 8005d0a:	2e00      	cmp	r6, #0
 8005d0c:	d140      	bne.n	8005d90 <_malloc_r+0xcc>
 8005d0e:	6823      	ldr	r3, [r4, #0]
 8005d10:	4631      	mov	r1, r6
 8005d12:	4638      	mov	r0, r7
 8005d14:	eb04 0803 	add.w	r8, r4, r3
 8005d18:	f000 f878 	bl	8005e0c <_sbrk_r>
 8005d1c:	4580      	cmp	r8, r0
 8005d1e:	d13a      	bne.n	8005d96 <_malloc_r+0xd2>
 8005d20:	6821      	ldr	r1, [r4, #0]
 8005d22:	3503      	adds	r5, #3
 8005d24:	1a6d      	subs	r5, r5, r1
 8005d26:	f025 0503 	bic.w	r5, r5, #3
 8005d2a:	3508      	adds	r5, #8
 8005d2c:	2d0c      	cmp	r5, #12
 8005d2e:	bf38      	it	cc
 8005d30:	250c      	movcc	r5, #12
 8005d32:	4638      	mov	r0, r7
 8005d34:	4629      	mov	r1, r5
 8005d36:	f7ff ffa5 	bl	8005c84 <sbrk_aligned>
 8005d3a:	3001      	adds	r0, #1
 8005d3c:	d02b      	beq.n	8005d96 <_malloc_r+0xd2>
 8005d3e:	6823      	ldr	r3, [r4, #0]
 8005d40:	442b      	add	r3, r5
 8005d42:	6023      	str	r3, [r4, #0]
 8005d44:	e00e      	b.n	8005d64 <_malloc_r+0xa0>
 8005d46:	6822      	ldr	r2, [r4, #0]
 8005d48:	1b52      	subs	r2, r2, r5
 8005d4a:	d41e      	bmi.n	8005d8a <_malloc_r+0xc6>
 8005d4c:	2a0b      	cmp	r2, #11
 8005d4e:	d916      	bls.n	8005d7e <_malloc_r+0xba>
 8005d50:	1961      	adds	r1, r4, r5
 8005d52:	42a3      	cmp	r3, r4
 8005d54:	6025      	str	r5, [r4, #0]
 8005d56:	bf18      	it	ne
 8005d58:	6059      	strne	r1, [r3, #4]
 8005d5a:	6863      	ldr	r3, [r4, #4]
 8005d5c:	bf08      	it	eq
 8005d5e:	6031      	streq	r1, [r6, #0]
 8005d60:	5162      	str	r2, [r4, r5]
 8005d62:	604b      	str	r3, [r1, #4]
 8005d64:	4638      	mov	r0, r7
 8005d66:	f104 060b 	add.w	r6, r4, #11
 8005d6a:	f000 f865 	bl	8005e38 <__malloc_unlock>
 8005d6e:	f026 0607 	bic.w	r6, r6, #7
 8005d72:	1d23      	adds	r3, r4, #4
 8005d74:	1af2      	subs	r2, r6, r3
 8005d76:	d0b6      	beq.n	8005ce6 <_malloc_r+0x22>
 8005d78:	1b9b      	subs	r3, r3, r6
 8005d7a:	50a3      	str	r3, [r4, r2]
 8005d7c:	e7b3      	b.n	8005ce6 <_malloc_r+0x22>
 8005d7e:	6862      	ldr	r2, [r4, #4]
 8005d80:	42a3      	cmp	r3, r4
 8005d82:	bf0c      	ite	eq
 8005d84:	6032      	streq	r2, [r6, #0]
 8005d86:	605a      	strne	r2, [r3, #4]
 8005d88:	e7ec      	b.n	8005d64 <_malloc_r+0xa0>
 8005d8a:	4623      	mov	r3, r4
 8005d8c:	6864      	ldr	r4, [r4, #4]
 8005d8e:	e7b2      	b.n	8005cf6 <_malloc_r+0x32>
 8005d90:	4634      	mov	r4, r6
 8005d92:	6876      	ldr	r6, [r6, #4]
 8005d94:	e7b9      	b.n	8005d0a <_malloc_r+0x46>
 8005d96:	230c      	movs	r3, #12
 8005d98:	4638      	mov	r0, r7
 8005d9a:	603b      	str	r3, [r7, #0]
 8005d9c:	f000 f84c 	bl	8005e38 <__malloc_unlock>
 8005da0:	e7a1      	b.n	8005ce6 <_malloc_r+0x22>
 8005da2:	6025      	str	r5, [r4, #0]
 8005da4:	e7de      	b.n	8005d64 <_malloc_r+0xa0>
 8005da6:	bf00      	nop
 8005da8:	20001644 	.word	0x20001644

08005dac <_realloc_r>:
 8005dac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005db0:	4680      	mov	r8, r0
 8005db2:	4614      	mov	r4, r2
 8005db4:	460e      	mov	r6, r1
 8005db6:	b921      	cbnz	r1, 8005dc2 <_realloc_r+0x16>
 8005db8:	4611      	mov	r1, r2
 8005dba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005dbe:	f7ff bf81 	b.w	8005cc4 <_malloc_r>
 8005dc2:	b92a      	cbnz	r2, 8005dd0 <_realloc_r+0x24>
 8005dc4:	f7ff ff16 	bl	8005bf4 <_free_r>
 8005dc8:	4625      	mov	r5, r4
 8005dca:	4628      	mov	r0, r5
 8005dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005dd0:	f000 f838 	bl	8005e44 <_malloc_usable_size_r>
 8005dd4:	4284      	cmp	r4, r0
 8005dd6:	4607      	mov	r7, r0
 8005dd8:	d802      	bhi.n	8005de0 <_realloc_r+0x34>
 8005dda:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005dde:	d812      	bhi.n	8005e06 <_realloc_r+0x5a>
 8005de0:	4621      	mov	r1, r4
 8005de2:	4640      	mov	r0, r8
 8005de4:	f7ff ff6e 	bl	8005cc4 <_malloc_r>
 8005de8:	4605      	mov	r5, r0
 8005dea:	2800      	cmp	r0, #0
 8005dec:	d0ed      	beq.n	8005dca <_realloc_r+0x1e>
 8005dee:	42bc      	cmp	r4, r7
 8005df0:	4622      	mov	r2, r4
 8005df2:	4631      	mov	r1, r6
 8005df4:	bf28      	it	cs
 8005df6:	463a      	movcs	r2, r7
 8005df8:	f7ff fbac 	bl	8005554 <memcpy>
 8005dfc:	4631      	mov	r1, r6
 8005dfe:	4640      	mov	r0, r8
 8005e00:	f7ff fef8 	bl	8005bf4 <_free_r>
 8005e04:	e7e1      	b.n	8005dca <_realloc_r+0x1e>
 8005e06:	4635      	mov	r5, r6
 8005e08:	e7df      	b.n	8005dca <_realloc_r+0x1e>
	...

08005e0c <_sbrk_r>:
 8005e0c:	b538      	push	{r3, r4, r5, lr}
 8005e0e:	2300      	movs	r3, #0
 8005e10:	4d05      	ldr	r5, [pc, #20]	; (8005e28 <_sbrk_r+0x1c>)
 8005e12:	4604      	mov	r4, r0
 8005e14:	4608      	mov	r0, r1
 8005e16:	602b      	str	r3, [r5, #0]
 8005e18:	f7fb fa9a 	bl	8001350 <_sbrk>
 8005e1c:	1c43      	adds	r3, r0, #1
 8005e1e:	d102      	bne.n	8005e26 <_sbrk_r+0x1a>
 8005e20:	682b      	ldr	r3, [r5, #0]
 8005e22:	b103      	cbz	r3, 8005e26 <_sbrk_r+0x1a>
 8005e24:	6023      	str	r3, [r4, #0]
 8005e26:	bd38      	pop	{r3, r4, r5, pc}
 8005e28:	2000164c 	.word	0x2000164c

08005e2c <__malloc_lock>:
 8005e2c:	4801      	ldr	r0, [pc, #4]	; (8005e34 <__malloc_lock+0x8>)
 8005e2e:	f000 b811 	b.w	8005e54 <__retarget_lock_acquire_recursive>
 8005e32:	bf00      	nop
 8005e34:	20001650 	.word	0x20001650

08005e38 <__malloc_unlock>:
 8005e38:	4801      	ldr	r0, [pc, #4]	; (8005e40 <__malloc_unlock+0x8>)
 8005e3a:	f000 b80c 	b.w	8005e56 <__retarget_lock_release_recursive>
 8005e3e:	bf00      	nop
 8005e40:	20001650 	.word	0x20001650

08005e44 <_malloc_usable_size_r>:
 8005e44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e48:	1f18      	subs	r0, r3, #4
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	bfbc      	itt	lt
 8005e4e:	580b      	ldrlt	r3, [r1, r0]
 8005e50:	18c0      	addlt	r0, r0, r3
 8005e52:	4770      	bx	lr

08005e54 <__retarget_lock_acquire_recursive>:
 8005e54:	4770      	bx	lr

08005e56 <__retarget_lock_release_recursive>:
 8005e56:	4770      	bx	lr

08005e58 <_init>:
 8005e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e5a:	bf00      	nop
 8005e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e5e:	bc08      	pop	{r3}
 8005e60:	469e      	mov	lr, r3
 8005e62:	4770      	bx	lr

08005e64 <_fini>:
 8005e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e66:	bf00      	nop
 8005e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e6a:	bc08      	pop	{r3}
 8005e6c:	469e      	mov	lr, r3
 8005e6e:	4770      	bx	lr
