
*** Running vivado
    with args -log pipetop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipetop.tcl


****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pipetop.tcl -notrace
Command: synth_design -top pipetop -part xc7a100tcsg324-1 -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3534481
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2404.305 ; gain = 0.000 ; free physical = 5832 ; free virtual = 73986
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipetop' [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/pipetop.sv:7]
INFO: [Synth 8-6157] synthesizing module 'masterclock' [/media/engin/StorageA/FPGA/pipelined/pipelined.runs/synth_1/.Xil/Vivado-3534425-encilinux/realtime/masterclock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'masterclock' (1#1) [/media/engin/StorageA/FPGA/pipelined/pipelined.runs/synth_1/.Xil/Vivado-3534425-encilinux/realtime/masterclock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'async_transmitter' [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/uart.sv:12]
	Parameter ClkFrequency bound to: 10000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen' [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/uart.sv:154]
	Parameter ClkFrequency bound to: 10000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 1 - type: integer 
	Parameter AccWidth bound to: 15 - type: integer 
	Parameter ShiftLimiter bound to: 1 - type: integer 
	Parameter Inc bound to: 377 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen' (2#1) [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/uart.sv:154]
INFO: [Synth 8-6155] done synthesizing module 'async_transmitter' (3#1) [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/uart.sv:12]
INFO: [Synth 8-6157] synthesizing module 'uartfifo' [/media/engin/StorageA/FPGA/pipelined/pipelined.runs/synth_1/.Xil/Vivado-3534425-encilinux/realtime/uartfifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uartfifo' (4#1) [/media/engin/StorageA/FPGA/pipelined/pipelined.runs/synth_1/.Xil/Vivado-3534425-encilinux/realtime/uartfifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'async_receiver' [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/uart.sv:65]
	Parameter ClkFrequency bound to: 10000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter l2o bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen__parameterized0' [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/uart.sv:154]
	Parameter ClkFrequency bound to: 10000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter AccWidth bound to: 15 - type: integer 
	Parameter ShiftLimiter bound to: 4 - type: integer 
	Parameter Inc bound to: 3020 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen__parameterized0' (4#1) [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/uart.sv:154]
INFO: [Synth 8-6155] done synthesizing module 'async_receiver' (5#1) [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/uart.sv:65]
INFO: [Synth 8-638] synthesizing module 'iram' [/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/iram/synth/iram.vhd:76]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: iram.mif - type: string 
	Parameter C_INIT_FILE bound to: iram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/iram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/iram/synth/iram.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'iram' (16#1) [/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/iram/synth/iram.vhd:76]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/pipetop.sv:207]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/pipetop.sv:228]
INFO: [Synth 8-6157] synthesizing module 'rv32soc' [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/rv32soc.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fetchcontrol' [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/fetchcontrol.sv:5]
	Parameter FETCH_IDLE bound to: 2'b00 
	Parameter FETCH_WAITREAD bound to: 2'b01 
	Parameter FETCH_QUEUE bound to: 2'b10 
	Parameter FETCH_BRANCHSTALL bound to: 2'b11 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/fetchcontrol.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'fetchcontrol' (17#1) [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/fetchcontrol.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ififo' [/media/engin/StorageA/FPGA/pipelined/pipelined.runs/synth_1/.Xil/Vivado-3534425-encilinux/realtime/ififo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ififo' (18#1) [/media/engin/StorageA/FPGA/pipelined/pipelined.runs/synth_1/.Xil/Vivado-3534425-encilinux/realtime/ififo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'registerfile' [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/registerfile.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'registerfile' (19#1) [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/registerfile.sv:3]
INFO: [Synth 8-6157] synthesizing module 'instructiondispatch' [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/instructiondispatch.sv:5]
	Parameter STRM_IDLE bound to: 2'b00 
	Parameter STRM_READSTALL bound to: 2'b01 
	Parameter STRM_WAITEXEC bound to: 2'b10 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/instructiondispatch.sv:68]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/instructiondispatch.sv:148]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/instructiondispatch.sv:166]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/instructiondispatch.sv:205]
INFO: [Synth 8-6157] synthesizing module 'integeralu' [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/integeralu.sv:5]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/integeralu.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'integeralu' (20#1) [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/integeralu.sv:5]
INFO: [Synth 8-6157] synthesizing module 'branchalu' [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/branchalu.sv:5]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/branchalu.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'branchalu' (21#1) [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/branchalu.sv:5]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/instructiondispatch.sv:294]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/instructiondispatch.sv:297]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/instructiondispatch.sv:306]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/instructiondispatch.sv:390]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/instructiondispatch.sv:392]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/instructiondispatch.sv:400]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/instructiondispatch.sv:409]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/instructiondispatch.sv:417]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/instructiondispatch.sv:321]
INFO: [Synth 8-6155] done synthesizing module 'instructiondispatch' (22#1) [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/instructiondispatch.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'rv32soc' (23#1) [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/rv32soc.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pipetop' (24#1) [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/sources_1/new/pipetop.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2622.504 ; gain = 218.199 ; free physical = 5787 ; free virtual = 73938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2622.504 ; gain = 218.199 ; free physical = 5818 ; free virtual = 73969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2622.504 ; gain = 218.199 ; free physical = 5818 ; free virtual = 73969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2622.504 ; gain = 0.000 ; free physical = 5808 ; free virtual = 73959
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/masterclock/masterclock/masterclock_in_context.xdc] for cell 'systemclock'
Finished Parsing XDC File [/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/masterclock/masterclock/masterclock_in_context.xdc] for cell 'systemclock'
Parsing XDC File [/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/ififo/ififo/ififo_in_context.xdc] for cell 'nekoni/rv32instructionfifo'
Finished Parsing XDC File [/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/ififo/ififo/ififo_in_context.xdc] for cell 'nekoni/rv32instructionfifo'
Parsing XDC File [/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/uartfifo/uartfifo/uartfifo_in_context.xdc] for cell 'UART_out_fifo'
Finished Parsing XDC File [/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/uartfifo/uartfifo/uartfifo_in_context.xdc] for cell 'UART_out_fifo'
Parsing XDC File [/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/uartfifo/uartfifo/uartfifo_in_context.xdc] for cell 'UART_in_fifo'
Finished Parsing XDC File [/media/engin/StorageA/FPGA/pipelined/pipelined.gen/sources_1/ip/uartfifo/uartfifo/uartfifo_in_context.xdc] for cell 'UART_in_fifo'
Parsing XDC File [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/constrs_1/new/a7100t.xdc]
Finished Parsing XDC File [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/constrs_1/new/a7100t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/engin/StorageA/FPGA/pipelined/pipelined.srcs/constrs_1/new/a7100t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pipetop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pipetop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/engin/StorageA/FPGA/pipelined/pipelined.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/engin/StorageA/FPGA/pipelined/pipelined.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.348 ; gain = 0.000 ; free physical = 5718 ; free virtual = 73869
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.348 ; gain = 0.000 ; free physical = 5718 ; free virtual = 73869
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UART_in_fifo' at clock pin 'rd_clk' is different from the actual clock period '7.143', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'UART_out_fifo' at clock pin 'wr_clk' is different from the actual clock period '7.143', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'nekoni/rv32instructionfifo' at clock pin 'clk' is different from the actual clock period '7.143', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 2705.348 ; gain = 301.043 ; free physical = 5787 ; free virtual = 73941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 2705.348 ; gain = 301.043 ; free physical = 5795 ; free virtual = 73949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for rv32iram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for systemclock. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nekoni/rv32instructionfifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_in_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for UART_out_fifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 2705.348 ; gain = 301.043 ; free physical = 5796 ; free virtual = 73950
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'TxD_state_reg' in module 'async_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'RxD_state_reg' in module 'async_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'fetchmachinestate_reg' in module 'fetchcontrol'
INFO: [Synth 8-802] inferred FSM for state register 'readstate_reg' in module 'instructiondispatch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                     000000000001 |                             0000
                 iSTATE0 |                     000000000010 |                             0100
                 iSTATE8 |                     000000000100 |                             1000
                 iSTATE7 |                     000000001000 |                             1001
                 iSTATE5 |                     000000010000 |                             1010
                 iSTATE4 |                     000000100000 |                             1011
                 iSTATE3 |                     000001000000 |                             1100
                 iSTATE1 |                     000010000000 |                             1101
                iSTATE10 |                     000100000000 |                             1110
                 iSTATE9 |                     001000000000 |                             1111
                 iSTATE2 |                     010000000000 |                             0010
                  iSTATE |                     100000000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TxD_state_reg' using encoding 'one-hot' in module 'async_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                 iSTATE4 |                      00000000010 |                             0001
                 iSTATE7 |                      00000000100 |                             1000
                 iSTATE6 |                      00000001000 |                             1001
                 iSTATE3 |                      00000010000 |                             1010
                 iSTATE1 |                      00000100000 |                             1011
                 iSTATE2 |                      00001000000 |                             1100
                  iSTATE |                      00010000000 |                             1101
                 iSTATE9 |                      00100000000 |                             1110
                 iSTATE8 |                      01000000000 |                             1111
                 iSTATE0 |                      10000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RxD_state_reg' using encoding 'one-hot' in module 'async_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              FETCH_IDLE |                             0001 |                               00
          FETCH_WAITREAD |                             0010 |                               01
             FETCH_QUEUE |                             0100 |                               10
       FETCH_BRANCHSTALL |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fetchmachinestate_reg' using encoding 'one-hot' in module 'fetchcontrol'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STRM_IDLE |                             0001 |                               00
          STRM_READSTALL |                             0010 |                               01
           STRM_WAITEXEC |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'readstate_reg' using encoding 'one-hot' in module 'instructiondispatch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2705.348 ; gain = 301.043 ; free physical = 5794 ; free virtual = 73949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---RAMs : 
	              512 Bit	(16 X 32 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 7     
	   7 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   3 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 2     
	  10 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	  12 Input    2 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 40    
	  11 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2705.348 ; gain = 301.043 ; free physical = 5762 ; free virtual = 73924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------------------+-----------+----------------------+--------------+
|pipetop     | nekoni/rv32intregs/registers_reg | Implied   | 16 x 32              | RAM32M x 12	 | 
+------------+----------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 2705.348 ; gain = 301.043 ; free physical = 5645 ; free virtual = 73809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 2705.348 ; gain = 301.043 ; free physical = 5623 ; free virtual = 73785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+----------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------------------+-----------+----------------------+--------------+
|pipetop     | nekoni/rv32intregs/registers_reg | Implied   | 16 x 32              | RAM32M x 12	 | 
+------------+----------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 2705.348 ; gain = 301.043 ; free physical = 5624 ; free virtual = 73786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 2705.348 ; gain = 301.043 ; free physical = 5625 ; free virtual = 73787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 2705.348 ; gain = 301.043 ; free physical = 5625 ; free virtual = 73787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 2705.348 ; gain = 301.043 ; free physical = 5625 ; free virtual = 73787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 2705.348 ; gain = 301.043 ; free physical = 5625 ; free virtual = 73787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 2705.348 ; gain = 301.043 ; free physical = 5625 ; free virtual = 73787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 2705.348 ; gain = 301.043 ; free physical = 5625 ; free virtual = 73787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |masterclock   |         1|
|2     |uartfifo      |         2|
|3     |ififo         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |ififo       |     1|
|2     |masterclock |     1|
|3     |uartfifo    |     1|
|4     |uartfifo_   |     1|
|5     |CARRY4      |    82|
|6     |LUT1        |    16|
|7     |LUT2        |    93|
|8     |LUT3        |    79|
|9     |LUT4        |   309|
|10    |LUT5        |   170|
|11    |LUT6        |   549|
|12    |RAM32M      |    12|
|13    |RAMB36E1    |    16|
|18    |FDRE        |   445|
|19    |FDSE        |     8|
|20    |IBUF        |     3|
|21    |OBUF        |     1|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 2705.348 ; gain = 301.043 ; free physical = 5625 ; free virtual = 73787
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 2705.348 ; gain = 218.199 ; free physical = 5677 ; free virtual = 73839
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 2705.348 ; gain = 301.043 ; free physical = 5677 ; free virtual = 73839
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2705.348 ; gain = 0.000 ; free physical = 5763 ; free virtual = 73925
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.348 ; gain = 0.000 ; free physical = 5696 ; free virtual = 73859
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 2705.348 ; gain = 301.188 ; free physical = 5862 ; free virtual = 74025
INFO: [Common 17-1381] The checkpoint '/media/engin/StorageA/FPGA/pipelined/pipelined.runs/synth_1/pipetop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipetop_utilization_synth.rpt -pb pipetop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 16 09:50:32 2021...
