<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />
<import file="nv50_defs.xml" />
<import file="nv50_vm.xml" />
<import file="pci.xml" />

<group name="nv_pci">
	<use-group name="pci_config_head"/>
	<use-group name="pci_config_normal"/>
	<reg32 offset="0x40" name="SUBSYSTEM_ID_WR">
		<bitfield low="0" high="15" name="VENDOR"/>
		<bitfield low="16" high="31" name="SUBSYSTEM"/>
	</reg32>
	<stripe offset="0x44">
		<use-group name="pci_config_agp"/>
	</stripe>
	<reg32 offset="0x50" name="ROM_SHADOW_ENABLE"/>
	<reg32 offset="0x54" name="VGA_ENABLE"/>
	<stripe offset="0x60">
		<use-group name="pci_config_pm"/>
	</stripe>
	<stripe offset="0x68" variants="NV41-">
		<use-group name="pci_config_msi64_nomask"/>
	</stripe>
	<stripe offset="0x78" variants="NV41-">
		<use-group name="pci_config_exp_endpoint"/>
	</stripe>
	<reg32 offset="0x198" name="P2P_OUT_WRITE_SETUP_ADDR_LOW" stride="8" length="3" variants="NV50:NVC0"/>
	<reg32 offset="0x19c" name="P2P_OUT_WRITE_SETUP_ADDR_HIGH" stride="8" length="3" variants="NV50:NVC0"/>
	<reg32 offset="0x1b0" name="P2P_OUT_WRITE_WINDOW_ADDR_LOW" stride="8" length="3" variants="NV50:NVC0"/>
	<reg32 offset="0x1b4" name="P2P_OUT_WRITE_WINDOW_ADDR_HIGH" stride="8" length="3" variants="NV50:NVC0"/>
</group>

<domain name="NV_PCI" varset="chipset">
	<use-group name="nv_pci"/>
</domain>

<domain name="NV_MMIO" bare="yes" prefix="chipset">
	<array offset="0x1000" name="PBUS" stride="0x1000" length="1">
		<reg32 offset="0x084" name="DEBUG_1" variants="NV17:NV20 NV25-">
			<bitfield pos="11" name="PUNK021_READOUT_ENABLE" variants="NV50:NVC0"/>

		</reg32>
		<reg32 offset="0x098" name="DEBUG_6" variants="NV17:NV20 NV25-">
			<bitfield pos="3" name="HWSQ_MMIO_ENABLE" variants="NV41:NVC0"/>

			<!-- enables clock gating of various engings. Actual gaing must be enabled
			     on per engine basis, by setting its value in 1588/1590 to 1 -->
			<bitfield pos="5" name="CLOCK_GATING_1588" variants="NV50-"/>
			<bitfield pos="6" name="CLOCK_GATING_1590" variants="NV50-"/>

		</reg32>
		<reg32 offset="0x100" name="INTR">
			<bitfield pos="3" name="MMIO_FAULT" variants="NV41-"/>
			<bitfield pos="26" name="USER" variants="NV50-" />
			<bitfield pos="28" name="USER2" variants="NVC0-" />
		</reg32>
		<reg32 offset="0x140" name="INTR_EN"> <!-- affects PMC.INTR_HOST and PMC.INTR_DAEMON only -->
			<bitfield pos="3" name="MMIO_FAULT" variants="NV41-"/>
			<bitfield pos="26" name="USER" variants="NV50-" />
			<bitfield pos="28" name="USER2" variants="NVC0-" />
		</reg32>
		<reg32 offset="0x144" name="INTR_EN_UNK1" variants="NVC0-"> <!-- affects PMC.INTR_UNK1 only, conspiciously missing bit 28 [USER2] -->
			<bitfield pos="3" name="MMIO_FAULT" variants="NV41-"/>
			<bitfield pos="26" name="USER" variants="NV50-" />
		</reg32>
		<reg32 offset="0x150" name="INTR_USER_TRIGGER" variants="NV50-"/>
		<reg32 offset="0x154" name="INTR_USER_SCRATCH" length="4" variants="NV50-"/>
		<reg32 offset="0x170" name="INTR_USER2_TRIGGER" variants="NVC0-"/>
		<reg32 offset="0x174" name="INTR_USER2_SCRATCH" length="4" variants="NVC0-"/>

		<reg32 offset="0x200" name="ROM_TIMINGS" variants="NV04:NV10">
			<bitfield low="0" high="3" name="UNK0"/>
			<bitfield low="4" high="5" name="UNK1"/>
		</reg32>

		<reg32 offset="0x200" name="ROM_TIMINGS" variants="NV10:NV30">
			<bitfield low="0" high="5" name="UNK0"/>
			<bitfield low="6" high="7" name="UNK1"/>
		</reg32>
		<reg32 offset="0x200" name="ROM_TIMINGS" variants="NV30:NV50">
			<!-- ... -->
		</reg32>

		<stripe offset="0x300" name="HWSQ" variants="NV17:NV20 NV25:NVC0">
			<reg32 offset="0x004" name="ENTRY_POINT">
				<bitfield low="0" high="7" name="0"/>
				<bitfield low="8" high="15" name="1"/>
				<bitfield low="16" high="23" name="2"/>
				<bitfield low="24" high="31" name="3"/>
			</reg32>
			<bitset name="nv_pbus_hwsq_status" inline="yes">
				<bitfield low="0" high="7" name="IP"/>
				<bitfield pos="8" name="ACTIVE"/>
				<bitfield pos="9" name="ILLEGAL_OPCODE" variants="NV41:NV92"/> <!-- variants may be incorrect -->
				<bitfield pos="10" name="IP_HIGH" variants="NV92-"/>
			</bitset>
			<reg32 offset="0x008" name="STATUS">
				<bitfield low="0" high="15" name="A" type="nv_pbus_hwsq_status"/>
				<bitfield low="16" high="31" name="B" type="nv_pbus_hwsq_status" variants="NV17:NV92"/>
			</reg32>
			<reg32 offset="0x00c" name="TRIGGER">
				<bitfield pos="0" name="TYPE">
					<value value="0" name="ABORT"/>
					<value value="1" name="START"/>
				</bitfield>
				<bitfield pos="1" name="SELECT" variants="NV17:NV92">
					<value value="0" name="B"/>
					<value value="1" name="A"/>
				</bitfield>
				<bitfield low="2" high="3" name="ENTRY_POINT"/>
			</reg32>
			<reg32 offset="0x010" name="FLAG" length="2">
				<bitfield low="0" high="15" name="VALUE_MASK"/>
				<bitfield low="16" high="31" name="OVERRIDE_MASK"/>
			</reg32>
			<reg32 offset="0x018" name="ENTRY_POINT_HIGH" variants="NV92-">
				<bitfield pos="0" name="0"/>
				<bitfield pos="8" name="1"/>
				<bitfield pos="16" name="2"/>
				<bitfield pos="24" name="3"/>
			</reg32>
			<reg8 offset="0x100" name="CODE" length="0x40" variants="NV17:NV20 NV25:NV41"/>
			<reg8 offset="0x100" name="CODE" length="0x80" variants="NV41:NV50"/>
			<reg8 offset="0x100" name="CODE" length="0x100" variants="NV50:NVC0"/>
		</stripe>

		<reg32 offset="0x530" name="UNK530" variants="NV50-">
			<doc>This register is very related to clocks and it has
				lot of unknown stuff.
				Bit 7 makes the core and MP clocks to be divided
				by factor that depends on P of corresponding clock
				as long as card is idle.
				When its not clocks return to normal
				P=0,1 - factor of 16
				P=2,3 - factor of 4
				P=4   - factor of 2

				Note that this setting is indepedent from 1588/1590 gating
			</doc>
			<bitfield pos="7" name="DYNAMIC_CLOCK_GATING"/>
		</reg32>

		<reg32 offset="0x540" name="PGRAPH_UNITS" variants="NV50:NVC0">
			<doc>Enables PGRAPH engines that come in multiple copies.
			</doc>
			<bitfield high="15" low="0" name="TP_MASK">
				<doc>Selects which TPs are enabled</doc>
			</bitfield>
			<bitfield high="23" low="16" name="ROPC_MASK">
				<doc>Selects which ROP clusters are enabled</doc>
			</bitfield>
			<bitfield high="27" low="24" name="MP_MASK">
				<doc>Selects which MPs inside each TP are enabled</doc>
			</bitfield>
			<bitfield high="31" low="28" name="UNK_MASK">
				<doc>Unknown, always starts as 0b1111. Not setting
				bit 28 causes the card to die. Not setting bits
				29-31 has no obvious effects.
				</doc>
			</bitfield>
		</reg32>
		<reg32 offset="0x570" name="PEEPHOLE_ADDR" variants="NV30-NV50">
			<doc>Virtual address to poke.</doc>
		</reg32>
		<reg32 offset="0x574" name="PEEPHOLE_DATA" variants="NV30-NV50">
			<doc>Goes to the memory at address pointed to by ADDR.
			Auto-increments ADDR on each access.</doc>
		</reg32>
		<reg32 offset="0x588" name="CLOCK_GATING_2" variants="NV17:NVC0">
			<doc>Disable engines by stopping their clock.
			A pair of bit is affected to each stoppable engine.
			Both need to be set in order to disable the engine.
			</doc>
			<bitfield high="1" low="0" name="PGRAPH_MP"/> <!-- gates shader clock -->
			<bitfield high="5" low="4" name="VPE" variants="NV17:NV98 NVA0"/>
			<bitfield high="5" low="4" name="PPPP" variants="NV98 NVAA-"/>
			<bitfield high="9" low="8" name="PCRTC" variants="NV17:NV50"/>
			<bitfield high="11" low="10" name="PCRTC2" variants="NV17:NV50"/>
			<bitfield high="13" low="12" name="PVIDEO" variants="NV17:NV50"/>
		</reg32>
		<reg32 offset="0x590" name="CLOCK_GATING_4" variants="NV17:NVC0">
			<doc>Disable engines by stopping their clock.
			A pair of bit is affected to each stoppable engine.
			Both need to be set in order to disable the engine.
			</doc>
			<bitfield high="3" low="2" name="DISPLAY" variants="NV31:NV50">
				<doc>
					Controls clock gate for display related hw (all displays) on NV31+
					additionally controls both PTV and PVIDEO on NV40+
				</doc>
			</bitfield>
			<bitfield high="7" low="6" name="PCOPY" variants="NVA3-"/>
			<bitfield high="9" low="8" name="PVP" variants="NV84-">
				<doc>XXX: Does not work on NVAC Asus AT3IONT-I (Deluxe)?</doc>
			</bitfield>
			<bitfield high="11" low="10" name="PCRYPT" variants="NV84:NVA3"/>
			<bitfield high="13" low="12" name="PBSP" variants="NV84-">
				<doc>XXX: Does not work on NVAC Asus AT3IONT-I (Deluxe)?</doc>
			</bitfield>
		</reg32>
		<reg32 offset="0x700" name="PMEM_START" variants="NV50-">
			<doc>Selects the starting offset and target memory area
			that is accessible by the 1MB PMEM window at 0x700000.
			This is always unpaged and goes directly to VRAM / sysRAM.
			</doc>
			<bitfield high="23" low="0" shr="16" name="OFFSET"/>
			<bitfield high="25" low="24" name="TARGET" type="nv50_mem_target"/>
		</reg32>
		<reg32 offset="0x704" name="MEM_CHAN" variants="NV50:NVC0">
			<bitfield low="0" high="29" name="CHAN" type="nv50_channel"/>
			<bitfield pos="30" name="WHICH">
				<value value="0" name="PEEPHOLE"/>
				<value value="1" name="BAR"/>
			</bitfield>
		</reg32>
		<reg32 offset="0x708" name="BAR1_CTXDMA" variants="NV50:NVC0">
			<bitfield low="0" high="15" name="INST" shr="4"/>
			<bitfield pos="31" name="ENABLE"/>
		</reg32>
		<reg32 offset="0x70c" name="BAR3_CTXDMA" variants="NV50:NVC0">
			<bitfield low="0" high="15" name="INST" shr="4"/>
			<bitfield pos="31" name="ENABLE"/>
		</reg32>
		<reg32 offset="0x710" name="PEEPHOLE_CTXDMA" variants="NV50:NVC0">
			<bitfield low="0" high="15" name="INST" shr="4"/>
			<bitfield pos="31" name="ENABLE"/>
		</reg32>
		<reg32 offset="0x704" name="BAR1_CHAN" variants="NVC0-">
			<bitfield low="0" high="27" name="INST" shr="12"/>
			<bitfield pos="31" name="ENABLE"/>
		</reg32>
		<reg32 offset="0x714" name="BAR3_CHAN" variants="NVC0-">
			<bitfield low="0" high="27" name="INST" shr="12"/>
			<bitfield pos="31" name="ENABLE"/>
		</reg32>
		<reg32 offset="0x718" name="PEEPHOLE_CHAN" variants="NVC0-">
			<bitfield low="0" high="27" name="INST" shr="12"/>
			<bitfield pos="31" name="ENABLE"/>
		</reg32>
		<array offset="0x800" name="PCI" stride="0x100" length="1" variants="NV01:NV50">
			<use-group name="nv_pci"/>
		</array>
		<array offset="0x980" name="P2P" stride="0x80" length="1" variants="NV50:NVC0">
			<reg32 offset="0x00" name="WRITE_SETUP_0" stride="8" length="3">
				<bitfield low="16" high="31" name="ADDRESS" shr="16"/>
			</reg32>
			<reg32 offset="0x04" name="WRITE_SETUP_1" stride="8" length="3">
				<bitfield low="0" high="6" name="STORAGE_TYPE" type="NV50_STORAGE_TYPE"/>
				<bitfield low="7" high="21" name="UNK7"/>
			</reg32>
			<reg32 offset="0x20" name="UNK20_0" stride="8" length="3">
			</reg32>
			<reg32 offset="0x24" name="UNK20_1" stride="8" length="3">
			</reg32>
			<reg32 offset="0x60" name="WRITE_WINDOW" length="3">
				<bitfield pos="0" name="DISABLE"/>
				<bitfield low="16" high="31" name="OFFSET"/>
			</reg32>
		</array>
	</array>

	<array offset="0x60000" name="PPEEPHOLE" stride="0x10000" length="1" variants="NV84-">
		<doc>A small area that allows single peeks/pokes into the VRAM.
		The address is paged.</doc>
		<reg32 offset="0" name="UNK0000" variants="NV50:NVC0"/>
		<reg32 offset="4" name="UNK0004" variants="NV50:NVC0"/>
		<reg32 offset="0xc" name="ADDR_HIGH" variants="NVC0-"/>
		<reg32 offset="0x10" name="ADDR_LOW">
			<doc>Virtual address to poke.</doc>
		</reg32>
		<reg32 offset="0x14" name="DATA">
			<doc>Goes to the memory at address pointed to by ADDR.
			Auto-increments ADDR on each access.</doc>
		</reg32>
	</array>

	<reg8 offset="0x80000" name="PBUS_HWSQ_NEW_CODE" length="0x200" variants="NV92:NVC0"/>

	<array offset="0x88000" name="PPCI" stride="0x1000" length="1" variants="NV40-">
		<use-group name="nv_pci"/>
	</array>

	<array offset="0x8a000" name="PCODEC_PCI" stride="0x1000" length="1" variants="NVA3-">
		<use-group name="pci_config_head"/>
		<use-group name="pci_config_normal"/>
		<reg32 offset="0x40" name="SUBSYSTEM_ID_WR">
			<bitfield low="0" high="15" name="VENDOR"/>
			<bitfield low="16" high="31" name="SUBSYSTEM"/>
		</reg32>
		<stripe offset="0x60">
			<use-group name="pci_config_pm"/>
		</stripe>
		<stripe offset="0x68" variants="NV40-">
			<use-group name="pci_config_msi64_nomask"/>
		</stripe>
		<stripe offset="0x78" variants="NV40-">
			<use-group name="pci_config_exp_endpoint"/>
		</stripe>
	</array>

	<array offset="0x2ff000" name="PBRIDGE_PCI" stride="0x1000" length="1" variants="NVAA NVAC NVAF">
	</array>

</domain>

</database>
