

================================================================
== Vivado HLS Report for 'operator_int_div11'
================================================================
* Date:           Thu Aug  2 15:49:43 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_int_div
* Solution:       div11
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    28.424|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |                            |                 |  Latency  |  Interval | Pipeline|
        |          Instance          |      Module     | min | max | min | max |   Type  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_lut_div11_chunk_fu_92   |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div11_chunk_fu_99   |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div11_chunk_fu_105  |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div11_chunk_fu_111  |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div11_chunk_fu_117  |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div11_chunk_fu_123  |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div11_chunk_fu_129  |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div11_chunk_fu_135  |lut_div11_chunk  |    0|    0|    0|    0|   none  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 28.4>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_r) nounwind"   --->   Operation 3 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Result_13_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 30, i32 31) nounwind" [test.cpp:6379->test.cpp:6388->test.cpp:6393]   --->   Operation 4 'partselect' 'p_Result_13_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (3.55ns)   --->   "%call_ret_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_13_i_i, i4 0) nounwind" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 5 'call' 'call_ret_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%q_chunk_V_0_i_i = extractvalue { i2, i4 } %call_ret_i_i, 0" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 6 'extractvalue' 'q_chunk_V_0_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V_ret_i_i = extractvalue { i2, i4 } %call_ret_i_i, 1" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 7 'extractvalue' 'r_V_ret_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_13_1_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 28, i32 29) nounwind" [test.cpp:6379->test.cpp:6388->test.cpp:6393]   --->   Operation 8 'partselect' 'p_Result_13_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.55ns)   --->   "%call_ret_1_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_13_1_i_i, i4 %r_V_ret_i_i) nounwind" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 9 'call' 'call_ret_1_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%q_chunk_V_0_1_i_i = extractvalue { i2, i4 } %call_ret_1_i_i, 0" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 10 'extractvalue' 'q_chunk_V_0_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_V_ret_1_i_i = extractvalue { i2, i4 } %call_ret_1_i_i, 1" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 11 'extractvalue' 'r_V_ret_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_13_2_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 26, i32 27) nounwind" [test.cpp:6379->test.cpp:6388->test.cpp:6393]   --->   Operation 12 'partselect' 'p_Result_13_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.55ns)   --->   "%call_ret_2_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_13_2_i_i, i4 %r_V_ret_1_i_i) nounwind" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 13 'call' 'call_ret_2_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%q_chunk_V_0_2_i_i = extractvalue { i2, i4 } %call_ret_2_i_i, 0" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 14 'extractvalue' 'q_chunk_V_0_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_V_ret_2_i_i = extractvalue { i2, i4 } %call_ret_2_i_i, 1" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 15 'extractvalue' 'r_V_ret_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_13_3_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 24, i32 25) nounwind" [test.cpp:6379->test.cpp:6388->test.cpp:6393]   --->   Operation 16 'partselect' 'p_Result_13_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.55ns)   --->   "%call_ret_3_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_13_3_i_i, i4 %r_V_ret_2_i_i) nounwind" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 17 'call' 'call_ret_3_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%q_chunk_V_0_3_i_i = extractvalue { i2, i4 } %call_ret_3_i_i, 0" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 18 'extractvalue' 'q_chunk_V_0_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_V_ret_3_i_i = extractvalue { i2, i4 } %call_ret_3_i_i, 1" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 19 'extractvalue' 'r_V_ret_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_13_4_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 22, i32 23) nounwind" [test.cpp:6379->test.cpp:6388->test.cpp:6393]   --->   Operation 20 'partselect' 'p_Result_13_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.55ns)   --->   "%call_ret_4_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_13_4_i_i, i4 %r_V_ret_3_i_i) nounwind" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 21 'call' 'call_ret_4_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%q_chunk_V_0_4_i_i = extractvalue { i2, i4 } %call_ret_4_i_i, 0" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 22 'extractvalue' 'q_chunk_V_0_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_V_ret_4_i_i = extractvalue { i2, i4 } %call_ret_4_i_i, 1" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 23 'extractvalue' 'r_V_ret_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_13_5_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 20, i32 21) nounwind" [test.cpp:6379->test.cpp:6388->test.cpp:6393]   --->   Operation 24 'partselect' 'p_Result_13_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.55ns)   --->   "%call_ret_5_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_13_5_i_i, i4 %r_V_ret_4_i_i) nounwind" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 25 'call' 'call_ret_5_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%q_chunk_V_0_5_i_i = extractvalue { i2, i4 } %call_ret_5_i_i, 0" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 26 'extractvalue' 'q_chunk_V_0_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_ret_5_i_i = extractvalue { i2, i4 } %call_ret_5_i_i, 1" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 27 'extractvalue' 'r_V_ret_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_13_6_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 18, i32 19) nounwind" [test.cpp:6379->test.cpp:6388->test.cpp:6393]   --->   Operation 28 'partselect' 'p_Result_13_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.55ns)   --->   "%call_ret_6_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_13_6_i_i, i4 %r_V_ret_5_i_i) nounwind" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 29 'call' 'call_ret_6_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%q_chunk_V_0_6_i_i = extractvalue { i2, i4 } %call_ret_6_i_i, 0" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 30 'extractvalue' 'q_chunk_V_0_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%r_V_ret_6_i_i = extractvalue { i2, i4 } %call_ret_6_i_i, 1" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 31 'extractvalue' 'r_V_ret_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_13_7_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 16, i32 17) nounwind" [test.cpp:6379->test.cpp:6388->test.cpp:6393]   --->   Operation 32 'partselect' 'p_Result_13_7_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.55ns)   --->   "%call_ret_7_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_13_7_i_i, i4 %r_V_ret_6_i_i) nounwind" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 33 'call' 'call_ret_7_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%q_chunk_V_0_7_i_i = extractvalue { i2, i4 } %call_ret_7_i_i, 0" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 34 'extractvalue' 'q_chunk_V_0_7_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r_V_ret_7_i_i = extractvalue { i2, i4 } %call_ret_7_i_i, 1" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 35 'extractvalue' 'r_V_ret_7_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_13_8_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 14, i32 15) nounwind" [test.cpp:6379->test.cpp:6388->test.cpp:6393]   --->   Operation 36 'partselect' 'p_Result_13_8_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_13_9_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 12, i32 13) nounwind" [test.cpp:6379->test.cpp:6388->test.cpp:6393]   --->   Operation 37 'partselect' 'p_Result_13_9_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_13_i_i_4 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 10, i32 11) nounwind" [test.cpp:6379->test.cpp:6388->test.cpp:6393]   --->   Operation 38 'partselect' 'p_Result_13_i_i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_13_10_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 8, i32 9) nounwind" [test.cpp:6379->test.cpp:6388->test.cpp:6393]   --->   Operation 39 'partselect' 'p_Result_13_10_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_13_11_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 6, i32 7) nounwind" [test.cpp:6379->test.cpp:6388->test.cpp:6393]   --->   Operation 40 'partselect' 'p_Result_13_11_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_13_12_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 4, i32 5) nounwind" [test.cpp:6379->test.cpp:6388->test.cpp:6393]   --->   Operation 41 'partselect' 'p_Result_13_12_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_13_13_i_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 2, i32 3) nounwind" [test.cpp:6379->test.cpp:6388->test.cpp:6393]   --->   Operation 42 'partselect' 'p_Result_13_13_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %in_read to i2" [test.cpp:6379->test.cpp:6388->test.cpp:6393]   --->   Operation 43 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 28.4>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in_r) nounwind, !map !139"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !145"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @operator_int_div11_s) nounwind"   --->   Operation 46 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str1) nounwind" [test.cpp:6392]   --->   Operation 47 'speclatency' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.55ns)   --->   "%call_ret_8_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_13_8_i_i, i4 %r_V_ret_7_i_i) nounwind" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 48 'call' 'call_ret_8_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%q_chunk_V_0_8_i_i = extractvalue { i2, i4 } %call_ret_8_i_i, 0" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 49 'extractvalue' 'q_chunk_V_0_8_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%r_V_ret_8_i_i = extractvalue { i2, i4 } %call_ret_8_i_i, 1" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 50 'extractvalue' 'r_V_ret_8_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (3.55ns)   --->   "%call_ret_9_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_13_9_i_i, i4 %r_V_ret_8_i_i) nounwind" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 51 'call' 'call_ret_9_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%q_chunk_V_0_9_i_i = extractvalue { i2, i4 } %call_ret_9_i_i, 0" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 52 'extractvalue' 'q_chunk_V_0_9_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%r_V_ret_9_i_i = extractvalue { i2, i4 } %call_ret_9_i_i, 1" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 53 'extractvalue' 'r_V_ret_9_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.55ns)   --->   "%call_ret_i_i_5 = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_13_i_i_4, i4 %r_V_ret_9_i_i) nounwind" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 54 'call' 'call_ret_i_i_5' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%q_chunk_V_0_i_i_6 = extractvalue { i2, i4 } %call_ret_i_i_5, 0" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 55 'extractvalue' 'q_chunk_V_0_i_i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%r_V_ret_i_i_7 = extractvalue { i2, i4 } %call_ret_i_i_5, 1" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 56 'extractvalue' 'r_V_ret_i_i_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (3.55ns)   --->   "%call_ret_10_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_13_10_i_i, i4 %r_V_ret_i_i_7) nounwind" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 57 'call' 'call_ret_10_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%q_chunk_V_0_10_i_i = extractvalue { i2, i4 } %call_ret_10_i_i, 0" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 58 'extractvalue' 'q_chunk_V_0_10_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%r_V_ret_10_i_i = extractvalue { i2, i4 } %call_ret_10_i_i, 1" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 59 'extractvalue' 'r_V_ret_10_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (3.55ns)   --->   "%call_ret_11_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_13_11_i_i, i4 %r_V_ret_10_i_i) nounwind" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 60 'call' 'call_ret_11_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%q_chunk_V_0_11_i_i = extractvalue { i2, i4 } %call_ret_11_i_i, 0" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 61 'extractvalue' 'q_chunk_V_0_11_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%r_V_ret_11_i_i = extractvalue { i2, i4 } %call_ret_11_i_i, 1" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 62 'extractvalue' 'r_V_ret_11_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (3.55ns)   --->   "%call_ret_12_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_13_12_i_i, i4 %r_V_ret_11_i_i) nounwind" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 63 'call' 'call_ret_12_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%q_chunk_V_0_12_i_i = extractvalue { i2, i4 } %call_ret_12_i_i, 0" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 64 'extractvalue' 'q_chunk_V_0_12_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%r_V_ret_12_i_i = extractvalue { i2, i4 } %call_ret_12_i_i, 1" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 65 'extractvalue' 'r_V_ret_12_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (3.55ns)   --->   "%call_ret_13_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %p_Result_13_13_i_i, i4 %r_V_ret_12_i_i) nounwind" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 66 'call' 'call_ret_13_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%q_chunk_V_0_13_i_i = extractvalue { i2, i4 } %call_ret_13_i_i, 0" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 67 'extractvalue' 'q_chunk_V_0_13_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%r_V_ret_13_i_i = extractvalue { i2, i4 } %call_ret_13_i_i, 1" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 68 'extractvalue' 'r_V_ret_13_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (3.55ns)   --->   "%call_ret_14_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %tmp, i4 %r_V_ret_13_i_i) nounwind" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 69 'call' 'call_ret_14_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%q_chunk_V_0_14_i_i = extractvalue { i2, i4 } %call_ret_14_i_i, 0" [test.cpp:6380->test.cpp:6388->test.cpp:6393]   --->   Operation 70 'extractvalue' 'q_chunk_V_0_14_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%agg_result_V_0_i_i = call i32 @_ssdm_op_BitConcatenate.i32.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 %q_chunk_V_0_i_i, i2 %q_chunk_V_0_1_i_i, i2 %q_chunk_V_0_2_i_i, i2 %q_chunk_V_0_3_i_i, i2 %q_chunk_V_0_4_i_i, i2 %q_chunk_V_0_5_i_i, i2 %q_chunk_V_0_6_i_i, i2 %q_chunk_V_0_7_i_i, i2 %q_chunk_V_0_8_i_i, i2 %q_chunk_V_0_9_i_i, i2 %q_chunk_V_0_i_i_6, i2 %q_chunk_V_0_10_i_i, i2 %q_chunk_V_0_11_i_i, i2 %q_chunk_V_0_12_i_i, i2 %q_chunk_V_0_13_i_i, i2 %q_chunk_V_0_14_i_i) nounwind" [test.cpp:6381->test.cpp:6388->test.cpp:6393]   --->   Operation 71 'bitconcatenate' 'agg_result_V_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "ret i32 %agg_result_V_0_i_i" [test.cpp:6393]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read            (read          ) [ 000]
p_Result_13_i_i    (partselect    ) [ 000]
call_ret_i_i       (call          ) [ 000]
q_chunk_V_0_i_i    (extractvalue  ) [ 001]
r_V_ret_i_i        (extractvalue  ) [ 000]
p_Result_13_1_i_i  (partselect    ) [ 000]
call_ret_1_i_i     (call          ) [ 000]
q_chunk_V_0_1_i_i  (extractvalue  ) [ 001]
r_V_ret_1_i_i      (extractvalue  ) [ 000]
p_Result_13_2_i_i  (partselect    ) [ 000]
call_ret_2_i_i     (call          ) [ 000]
q_chunk_V_0_2_i_i  (extractvalue  ) [ 001]
r_V_ret_2_i_i      (extractvalue  ) [ 000]
p_Result_13_3_i_i  (partselect    ) [ 000]
call_ret_3_i_i     (call          ) [ 000]
q_chunk_V_0_3_i_i  (extractvalue  ) [ 001]
r_V_ret_3_i_i      (extractvalue  ) [ 000]
p_Result_13_4_i_i  (partselect    ) [ 000]
call_ret_4_i_i     (call          ) [ 000]
q_chunk_V_0_4_i_i  (extractvalue  ) [ 001]
r_V_ret_4_i_i      (extractvalue  ) [ 000]
p_Result_13_5_i_i  (partselect    ) [ 000]
call_ret_5_i_i     (call          ) [ 000]
q_chunk_V_0_5_i_i  (extractvalue  ) [ 001]
r_V_ret_5_i_i      (extractvalue  ) [ 000]
p_Result_13_6_i_i  (partselect    ) [ 000]
call_ret_6_i_i     (call          ) [ 000]
q_chunk_V_0_6_i_i  (extractvalue  ) [ 001]
r_V_ret_6_i_i      (extractvalue  ) [ 000]
p_Result_13_7_i_i  (partselect    ) [ 000]
call_ret_7_i_i     (call          ) [ 000]
q_chunk_V_0_7_i_i  (extractvalue  ) [ 001]
r_V_ret_7_i_i      (extractvalue  ) [ 001]
p_Result_13_8_i_i  (partselect    ) [ 001]
p_Result_13_9_i_i  (partselect    ) [ 001]
p_Result_13_i_i_4  (partselect    ) [ 001]
p_Result_13_10_i_i (partselect    ) [ 001]
p_Result_13_11_i_i (partselect    ) [ 001]
p_Result_13_12_i_i (partselect    ) [ 001]
p_Result_13_13_i_i (partselect    ) [ 001]
tmp                (trunc         ) [ 001]
StgValue_44        (specbitsmap   ) [ 000]
StgValue_45        (specbitsmap   ) [ 000]
StgValue_46        (spectopmodule ) [ 000]
StgValue_47        (speclatency   ) [ 000]
call_ret_8_i_i     (call          ) [ 000]
q_chunk_V_0_8_i_i  (extractvalue  ) [ 000]
r_V_ret_8_i_i      (extractvalue  ) [ 000]
call_ret_9_i_i     (call          ) [ 000]
q_chunk_V_0_9_i_i  (extractvalue  ) [ 000]
r_V_ret_9_i_i      (extractvalue  ) [ 000]
call_ret_i_i_5     (call          ) [ 000]
q_chunk_V_0_i_i_6  (extractvalue  ) [ 000]
r_V_ret_i_i_7      (extractvalue  ) [ 000]
call_ret_10_i_i    (call          ) [ 000]
q_chunk_V_0_10_i_i (extractvalue  ) [ 000]
r_V_ret_10_i_i     (extractvalue  ) [ 000]
call_ret_11_i_i    (call          ) [ 000]
q_chunk_V_0_11_i_i (extractvalue  ) [ 000]
r_V_ret_11_i_i     (extractvalue  ) [ 000]
call_ret_12_i_i    (call          ) [ 000]
q_chunk_V_0_12_i_i (extractvalue  ) [ 000]
r_V_ret_12_i_i     (extractvalue  ) [ 000]
call_ret_13_i_i    (call          ) [ 000]
q_chunk_V_0_13_i_i (extractvalue  ) [ 000]
r_V_ret_13_i_i     (extractvalue  ) [ 000]
call_ret_14_i_i    (call          ) [ 000]
q_chunk_V_0_14_i_i (extractvalue  ) [ 000]
agg_result_V_0_i_i (bitconcatenate) [ 000]
StgValue_72        (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div11_chunk"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_int_div11_s"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="in_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_lut_div11_chunk_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="2" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i/1 call_ret_8_i_i/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_lut_div11_chunk_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="0" index="1" bw="2" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_1_i_i/1 call_ret_9_i_i/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_lut_div11_chunk_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="2" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_2_i_i/1 call_ret_i_i_5/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_lut_div11_chunk_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="0"/>
<pin id="113" dir="0" index="1" bw="2" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_3_i_i/1 call_ret_10_i_i/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_lut_div11_chunk_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="2" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_4_i_i/1 call_ret_11_i_i/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_lut_div11_chunk_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="0" index="1" bw="2" slack="0"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_5_i_i/1 call_ret_12_i_i/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_lut_div11_chunk_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="2" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_6_i_i/1 call_ret_13_i_i/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_lut_div11_chunk_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="2" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_7_i_i/1 call_ret_14_i_i/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_i_i/1 q_chunk_V_0_8_i_i/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_i_i/1 r_V_ret_8_i_i/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_1_i_i/1 q_chunk_V_0_9_i_i/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_1_i_i/1 r_V_ret_9_i_i/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_2_i_i/1 q_chunk_V_0_i_i_6/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="0"/>
<pin id="165" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_2_i_i/1 r_V_ret_i_i_7/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_3_i_i/1 q_chunk_V_0_10_i_i/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_3_i_i/1 r_V_ret_10_i_i/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_4_i_i/1 q_chunk_V_0_11_i_i/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_4_i_i/1 r_V_ret_11_i_i/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_5_i_i/1 q_chunk_V_0_12_i_i/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_5_i_i/1 r_V_ret_12_i_i/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_6_i_i/1 q_chunk_V_0_13_i_i/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_6_i_i/1 r_V_ret_13_i_i/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_7_i_i/1 q_chunk_V_0_14_i_i/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_Result_13_i_i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="0" index="3" bw="6" slack="0"/>
<pin id="213" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_i_i/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_Result_13_1_i_i_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="0" index="3" bw="6" slack="0"/>
<pin id="224" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_1_i_i/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_Result_13_2_i_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="6" slack="0"/>
<pin id="234" dir="0" index="3" bw="6" slack="0"/>
<pin id="235" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_2_i_i/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_Result_13_3_i_i_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="6" slack="0"/>
<pin id="245" dir="0" index="3" bw="6" slack="0"/>
<pin id="246" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_3_i_i/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_Result_13_4_i_i_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="0" index="3" bw="6" slack="0"/>
<pin id="257" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_4_i_i/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Result_13_5_i_i_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="0" index="3" bw="6" slack="0"/>
<pin id="268" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_5_i_i/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Result_13_6_i_i_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="0" index="3" bw="6" slack="0"/>
<pin id="279" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_6_i_i/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_Result_13_7_i_i_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="2" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="0" index="3" bw="6" slack="0"/>
<pin id="290" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_7_i_i/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="r_V_ret_7_i_i_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_7_i_i/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_Result_13_8_i_i_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="5" slack="0"/>
<pin id="304" dir="0" index="3" bw="5" slack="0"/>
<pin id="305" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_8_i_i/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_Result_13_9_i_i_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="0" index="3" bw="5" slack="0"/>
<pin id="315" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_9_i_i/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_Result_13_i_i_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="5" slack="0"/>
<pin id="324" dir="0" index="3" bw="5" slack="0"/>
<pin id="325" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_i_i_4/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Result_13_10_i_i_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="5" slack="0"/>
<pin id="334" dir="0" index="3" bw="5" slack="0"/>
<pin id="335" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_10_i_i/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_Result_13_11_i_i_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="4" slack="0"/>
<pin id="344" dir="0" index="3" bw="4" slack="0"/>
<pin id="345" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_11_i_i/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_Result_13_12_i_i_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="4" slack="0"/>
<pin id="354" dir="0" index="3" bw="4" slack="0"/>
<pin id="355" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_12_i_i/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Result_13_13_i_i_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="3" slack="0"/>
<pin id="364" dir="0" index="3" bw="3" slack="0"/>
<pin id="365" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_13_i_i/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="agg_result_V_0_i_i_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="2" slack="1"/>
<pin id="377" dir="0" index="2" bw="2" slack="1"/>
<pin id="378" dir="0" index="3" bw="2" slack="1"/>
<pin id="379" dir="0" index="4" bw="2" slack="1"/>
<pin id="380" dir="0" index="5" bw="2" slack="1"/>
<pin id="381" dir="0" index="6" bw="2" slack="1"/>
<pin id="382" dir="0" index="7" bw="2" slack="1"/>
<pin id="383" dir="0" index="8" bw="2" slack="1"/>
<pin id="384" dir="0" index="9" bw="2" slack="0"/>
<pin id="385" dir="0" index="10" bw="2" slack="0"/>
<pin id="386" dir="0" index="11" bw="2" slack="0"/>
<pin id="387" dir="0" index="12" bw="2" slack="0"/>
<pin id="388" dir="0" index="13" bw="2" slack="0"/>
<pin id="389" dir="0" index="14" bw="2" slack="0"/>
<pin id="390" dir="0" index="15" bw="2" slack="0"/>
<pin id="391" dir="0" index="16" bw="2" slack="0"/>
<pin id="392" dir="1" index="17" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_i_i/2 "/>
</bind>
</comp>

<comp id="402" class="1005" name="q_chunk_V_0_i_i_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="1"/>
<pin id="404" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_i_i "/>
</bind>
</comp>

<comp id="407" class="1005" name="q_chunk_V_0_1_i_i_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="1"/>
<pin id="409" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_1_i_i "/>
</bind>
</comp>

<comp id="412" class="1005" name="q_chunk_V_0_2_i_i_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="1"/>
<pin id="414" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_2_i_i "/>
</bind>
</comp>

<comp id="417" class="1005" name="q_chunk_V_0_3_i_i_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="1"/>
<pin id="419" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_3_i_i "/>
</bind>
</comp>

<comp id="422" class="1005" name="q_chunk_V_0_4_i_i_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="1"/>
<pin id="424" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_4_i_i "/>
</bind>
</comp>

<comp id="427" class="1005" name="q_chunk_V_0_5_i_i_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="1"/>
<pin id="429" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_5_i_i "/>
</bind>
</comp>

<comp id="432" class="1005" name="q_chunk_V_0_6_i_i_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="1"/>
<pin id="434" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_6_i_i "/>
</bind>
</comp>

<comp id="437" class="1005" name="q_chunk_V_0_7_i_i_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="1"/>
<pin id="439" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_7_i_i "/>
</bind>
</comp>

<comp id="442" class="1005" name="r_V_ret_7_i_i_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="1"/>
<pin id="444" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_V_ret_7_i_i "/>
</bind>
</comp>

<comp id="447" class="1005" name="p_Result_13_8_i_i_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="1"/>
<pin id="449" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_8_i_i "/>
</bind>
</comp>

<comp id="452" class="1005" name="p_Result_13_9_i_i_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="1"/>
<pin id="454" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_9_i_i "/>
</bind>
</comp>

<comp id="457" class="1005" name="p_Result_13_i_i_4_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="1"/>
<pin id="459" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_i_i_4 "/>
</bind>
</comp>

<comp id="462" class="1005" name="p_Result_13_10_i_i_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="1"/>
<pin id="464" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_10_i_i "/>
</bind>
</comp>

<comp id="467" class="1005" name="p_Result_13_11_i_i_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="1"/>
<pin id="469" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_11_i_i "/>
</bind>
</comp>

<comp id="472" class="1005" name="p_Result_13_12_i_i_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="1"/>
<pin id="474" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_12_i_i "/>
</bind>
</comp>

<comp id="477" class="1005" name="p_Result_13_13_i_i_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="1"/>
<pin id="479" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_13_i_i "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="1"/>
<pin id="484" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="92" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="92" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="153"><net_src comp="99" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="99" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="162"><net_src comp="105" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="105" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="171"><net_src comp="111" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="111" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="180"><net_src comp="117" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="117" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="189"><net_src comp="123" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="123" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="198"><net_src comp="129" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="129" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="207"><net_src comp="135" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="86" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="218"><net_src comp="208" pin="4"/><net_sink comp="92" pin=1"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="86" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="229"><net_src comp="219" pin="4"/><net_sink comp="99" pin=1"/></net>

<net id="236"><net_src comp="4" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="86" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="240"><net_src comp="230" pin="4"/><net_sink comp="105" pin=1"/></net>

<net id="247"><net_src comp="4" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="86" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="251"><net_src comp="241" pin="4"/><net_sink comp="111" pin=1"/></net>

<net id="258"><net_src comp="4" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="86" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="262"><net_src comp="252" pin="4"/><net_sink comp="117" pin=1"/></net>

<net id="269"><net_src comp="4" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="86" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="32" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="273"><net_src comp="263" pin="4"/><net_sink comp="123" pin=1"/></net>

<net id="280"><net_src comp="4" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="86" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="284"><net_src comp="274" pin="4"/><net_sink comp="129" pin=1"/></net>

<net id="291"><net_src comp="4" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="86" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="295"><net_src comp="285" pin="4"/><net_sink comp="135" pin=1"/></net>

<net id="299"><net_src comp="135" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="4" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="86" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="44" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="316"><net_src comp="4" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="86" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="46" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="326"><net_src comp="4" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="86" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="336"><net_src comp="4" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="86" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="54" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="56" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="346"><net_src comp="4" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="86" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="58" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="60" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="356"><net_src comp="4" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="86" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="64" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="366"><net_src comp="4" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="86" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="66" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="68" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="373"><net_src comp="86" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="393"><net_src comp="84" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="394"><net_src comp="141" pin="1"/><net_sink comp="374" pin=9"/></net>

<net id="395"><net_src comp="150" pin="1"/><net_sink comp="374" pin=10"/></net>

<net id="396"><net_src comp="159" pin="1"/><net_sink comp="374" pin=11"/></net>

<net id="397"><net_src comp="168" pin="1"/><net_sink comp="374" pin=12"/></net>

<net id="398"><net_src comp="177" pin="1"/><net_sink comp="374" pin=13"/></net>

<net id="399"><net_src comp="186" pin="1"/><net_sink comp="374" pin=14"/></net>

<net id="400"><net_src comp="195" pin="1"/><net_sink comp="374" pin=15"/></net>

<net id="401"><net_src comp="204" pin="1"/><net_sink comp="374" pin=16"/></net>

<net id="405"><net_src comp="141" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="410"><net_src comp="150" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="415"><net_src comp="159" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="374" pin=3"/></net>

<net id="420"><net_src comp="168" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="374" pin=4"/></net>

<net id="425"><net_src comp="177" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="374" pin=5"/></net>

<net id="430"><net_src comp="186" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="374" pin=6"/></net>

<net id="435"><net_src comp="195" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="374" pin=7"/></net>

<net id="440"><net_src comp="204" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="374" pin=8"/></net>

<net id="445"><net_src comp="296" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="450"><net_src comp="300" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="455"><net_src comp="310" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="460"><net_src comp="320" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="465"><net_src comp="330" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="470"><net_src comp="340" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="475"><net_src comp="350" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="480"><net_src comp="360" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="485"><net_src comp="370" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="135" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_int_div11 : in_r | {1 }
  - Chain level:
	State 1
		call_ret_i_i : 1
		q_chunk_V_0_i_i : 2
		r_V_ret_i_i : 2
		call_ret_1_i_i : 3
		q_chunk_V_0_1_i_i : 4
		r_V_ret_1_i_i : 4
		call_ret_2_i_i : 5
		q_chunk_V_0_2_i_i : 6
		r_V_ret_2_i_i : 6
		call_ret_3_i_i : 7
		q_chunk_V_0_3_i_i : 8
		r_V_ret_3_i_i : 8
		call_ret_4_i_i : 9
		q_chunk_V_0_4_i_i : 10
		r_V_ret_4_i_i : 10
		call_ret_5_i_i : 11
		q_chunk_V_0_5_i_i : 12
		r_V_ret_5_i_i : 12
		call_ret_6_i_i : 13
		q_chunk_V_0_6_i_i : 14
		r_V_ret_6_i_i : 14
		call_ret_7_i_i : 15
		q_chunk_V_0_7_i_i : 16
		r_V_ret_7_i_i : 16
	State 2
		q_chunk_V_0_8_i_i : 1
		r_V_ret_8_i_i : 1
		call_ret_9_i_i : 2
		q_chunk_V_0_9_i_i : 3
		r_V_ret_9_i_i : 3
		call_ret_i_i_5 : 4
		q_chunk_V_0_i_i_6 : 5
		r_V_ret_i_i_7 : 5
		call_ret_10_i_i : 6
		q_chunk_V_0_10_i_i : 7
		r_V_ret_10_i_i : 7
		call_ret_11_i_i : 8
		q_chunk_V_0_11_i_i : 9
		r_V_ret_11_i_i : 9
		call_ret_12_i_i : 10
		q_chunk_V_0_12_i_i : 11
		r_V_ret_12_i_i : 11
		call_ret_13_i_i : 12
		q_chunk_V_0_13_i_i : 13
		r_V_ret_13_i_i : 13
		call_ret_14_i_i : 14
		q_chunk_V_0_14_i_i : 15
		agg_result_V_0_i_i : 16
		StgValue_72 : 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |  grp_lut_div11_chunk_fu_92 |    0    |   1638  |
|          |  grp_lut_div11_chunk_fu_99 |    0    |   1638  |
|          | grp_lut_div11_chunk_fu_105 |    0    |   1638  |
|   call   | grp_lut_div11_chunk_fu_111 |    0    |   1638  |
|          | grp_lut_div11_chunk_fu_117 |    0    |   1638  |
|          | grp_lut_div11_chunk_fu_123 |    0    |   1638  |
|          | grp_lut_div11_chunk_fu_129 |    0    |   1638  |
|          | grp_lut_div11_chunk_fu_135 |    0    |   1638  |
|----------|----------------------------|---------|---------|
|   read   |     in_read_read_fu_86     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         grp_fu_141         |    0    |    0    |
|          |         grp_fu_145         |    0    |    0    |
|          |         grp_fu_150         |    0    |    0    |
|          |         grp_fu_154         |    0    |    0    |
|          |         grp_fu_159         |    0    |    0    |
|          |         grp_fu_163         |    0    |    0    |
|          |         grp_fu_168         |    0    |    0    |
|extractvalue|         grp_fu_172         |    0    |    0    |
|          |         grp_fu_177         |    0    |    0    |
|          |         grp_fu_181         |    0    |    0    |
|          |         grp_fu_186         |    0    |    0    |
|          |         grp_fu_190         |    0    |    0    |
|          |         grp_fu_195         |    0    |    0    |
|          |         grp_fu_199         |    0    |    0    |
|          |         grp_fu_204         |    0    |    0    |
|          |    r_V_ret_7_i_i_fu_296    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   p_Result_13_i_i_fu_208   |    0    |    0    |
|          |  p_Result_13_1_i_i_fu_219  |    0    |    0    |
|          |  p_Result_13_2_i_i_fu_230  |    0    |    0    |
|          |  p_Result_13_3_i_i_fu_241  |    0    |    0    |
|          |  p_Result_13_4_i_i_fu_252  |    0    |    0    |
|          |  p_Result_13_5_i_i_fu_263  |    0    |    0    |
|          |  p_Result_13_6_i_i_fu_274  |    0    |    0    |
|partselect|  p_Result_13_7_i_i_fu_285  |    0    |    0    |
|          |  p_Result_13_8_i_i_fu_300  |    0    |    0    |
|          |  p_Result_13_9_i_i_fu_310  |    0    |    0    |
|          |  p_Result_13_i_i_4_fu_320  |    0    |    0    |
|          |  p_Result_13_10_i_i_fu_330 |    0    |    0    |
|          |  p_Result_13_11_i_i_fu_340 |    0    |    0    |
|          |  p_Result_13_12_i_i_fu_350 |    0    |    0    |
|          |  p_Result_13_13_i_i_fu_360 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |         tmp_fu_370         |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|  agg_result_V_0_i_i_fu_374 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |  13104  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|p_Result_13_10_i_i_reg_462|    2   |
|p_Result_13_11_i_i_reg_467|    2   |
|p_Result_13_12_i_i_reg_472|    2   |
|p_Result_13_13_i_i_reg_477|    2   |
| p_Result_13_8_i_i_reg_447|    2   |
| p_Result_13_9_i_i_reg_452|    2   |
| p_Result_13_i_i_4_reg_457|    2   |
| q_chunk_V_0_1_i_i_reg_407|    2   |
| q_chunk_V_0_2_i_i_reg_412|    2   |
| q_chunk_V_0_3_i_i_reg_417|    2   |
| q_chunk_V_0_4_i_i_reg_422|    2   |
| q_chunk_V_0_5_i_i_reg_427|    2   |
| q_chunk_V_0_6_i_i_reg_432|    2   |
| q_chunk_V_0_7_i_i_reg_437|    2   |
|  q_chunk_V_0_i_i_reg_402 |    2   |
|   r_V_ret_7_i_i_reg_442  |    4   |
|        tmp_reg_482       |    2   |
+--------------------------+--------+
|           Total          |   36   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|  grp_lut_div11_chunk_fu_92 |  p1  |   2  |   2  |    4   ||    9    |
|  grp_lut_div11_chunk_fu_92 |  p2  |   2  |   4  |    8   ||    9    |
|  grp_lut_div11_chunk_fu_99 |  p1  |   2  |   2  |    4   ||    9    |
| grp_lut_div11_chunk_fu_105 |  p1  |   2  |   2  |    4   ||    9    |
| grp_lut_div11_chunk_fu_111 |  p1  |   2  |   2  |    4   ||    9    |
| grp_lut_div11_chunk_fu_117 |  p1  |   2  |   2  |    4   ||    9    |
| grp_lut_div11_chunk_fu_123 |  p1  |   2  |   2  |    4   ||    9    |
| grp_lut_div11_chunk_fu_129 |  p1  |   2  |   2  |    4   ||    9    |
| grp_lut_div11_chunk_fu_135 |  p1  |   2  |   2  |    4   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   40   ||  9.549  ||    81   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  13104 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   81   |
|  Register |    -   |   36   |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   36   |  13185 |
+-----------+--------+--------+--------+
