Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Apr 17 06:12:29 2020
| Host         : DESKTOP-DC9NKE6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              79 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------+------------------+------------------+----------------+
|       Clock Signal      |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+----------------------------+------------------+------------------+----------------+
|  U_CG/value_reg[0]      | U_sw/Udc1/value[3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  U_CG/value_reg[0]      | U_OP/value_reg[3]          | rst_IBUF         |                1 |              4 |
|  U_CG/in_trig_delay_reg |                            | rst_IBUF         |                4 |              8 |
|  clk_IBUF_BUFG          |                            | rst_IBUF         |               18 |             71 |
+-------------------------+----------------------------+------------------+------------------+----------------+


