# Lab 3: Inverters

## Table of Contents
- [Lab Description](#lab-description)
- [Inverter 1](#inveter-1)
  - [Inverter 1 Schematic](#inveter-1-schematic)
- [Inverter 1 Simulation](#inveter-1-simulation)
  - [Inverter 1 Layout](#inveter-1-layout)
- [Inverter 2](#inveter-1)
  - [Inverter 2 Schematic](#inveter-2-schematic)
  - [Inverter 2 Simulation](#inveter-2-simulation)
  - [Inverter 2 Layout](#inveter-2-layout)
- [Simulation with Load](simulation-with-load)


## Lab Description
Design two inverters with size 12u/6u (PMOS) 6u/6u (NMOS), and 
48u/6u (PMOS) 24u/6u (NMOS).

## Inverter 1

### Inverter 1 Schematic
For the first inverter schenmmatic use a PMOS transistor of 12u/6u, and a NMOS transistor of 6u/6u.
Make sure to add the spice model in order to simulate the inverter. Add an icon and exports for input/outputs.

[!image](https://github.com/KevinF-DU/ENCE_3501_VLSI_Class2023/blob/main/Lab4/images/inverter_1_sch.png)


### Inverter 1 Layout


### Inverter 1 Simulation

## Inverter 2


### Inverter 2 Schematic


### Inverter 2 Layout


### Inverter 2 Simulation

## Simulation with Load


