// Seed: 1148249501
`timescale 1 ps / 1 ps
module module_0 #(
    parameter id_3 = 32'd26
) (
    output id_1
    , id_2,
    output _id_3,
    output reg id_4
);
  reg id_5;
  type_9(
      1'b0, id_2, id_4[id_3]
  );
  assign id_1 = id_4;
  reg id_6 = 1;
  initial begin
    id_4 <= 1'd0;
    id_5 <= id_1;
    id_2 <= 1;
    id_6 <= 'b0;
  end
endmodule
