

================================================================
== Vivado HLS Report for 'axi_interfaces'
================================================================
* Date:           Sat Aug 08 16:37:25 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        axi_interfaces_prj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.65|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+-------------+
    |  Latency  |  Interval |   Pipeline  |
    | min | max | min | max |     Type    |
    +-----+-----+-----+-----+-------------+
    |    3|    4|    4|    4| loop rewind |
    +-----+-----+-----+-----+-------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |    3|    3|         1|          1|          1|     4|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+---------+--------------+-------------+
|        RTL Ports       | Dir | Bits| Protocol| Source Object|    C Type   |
+------------------------+-----+-----+---------+--------------+-------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|  s_axi  |   AXILiteS   | return void |
|s_axi_AXILiteS_AWREADY  | out |    1|  s_axi  |   AXILiteS   | return void |
|s_axi_AXILiteS_AWADDR   |  in |    5|  s_axi  |   AXILiteS   | return void |
|s_axi_AXILiteS_WVALID   |  in |    1|  s_axi  |   AXILiteS   | return void |
|s_axi_AXILiteS_WREADY   | out |    1|  s_axi  |   AXILiteS   | return void |
|s_axi_AXILiteS_WDATA    |  in |   32|  s_axi  |   AXILiteS   | return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|  s_axi  |   AXILiteS   | return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|  s_axi  |   AXILiteS   | return void |
|s_axi_AXILiteS_ARREADY  | out |    1|  s_axi  |   AXILiteS   | return void |
|s_axi_AXILiteS_ARADDR   |  in |    5|  s_axi  |   AXILiteS   | return void |
|s_axi_AXILiteS_RVALID   | out |    1|  s_axi  |   AXILiteS   | return void |
|s_axi_AXILiteS_RREADY   |  in |    1|  s_axi  |   AXILiteS   | return void |
|s_axi_AXILiteS_RDATA    | out |   32|  s_axi  |   AXILiteS   | return void |
|s_axi_AXILiteS_RRESP    | out |    2|  s_axi  |   AXILiteS   | return void |
|s_axi_AXILiteS_BVALID   | out |    1|  s_axi  |   AXILiteS   | return void |
|s_axi_AXILiteS_BREADY   |  in |    1|  s_axi  |   AXILiteS   | return void |
|s_axi_AXILiteS_BRESP    | out |    2|  s_axi  |   AXILiteS   | return void |
+------------------------+-----+-----+---------+--------------+-------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.09ns
ST_1: stg_3 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_4 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_0, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_5 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_1, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_6 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_2, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_7 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_3, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_8 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_4, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_9 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_5, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_10 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_6, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_11 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_7, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_12 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_0, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_13 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_1, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_14 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_2, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_15 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_3, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_16 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_4, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_17 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_5, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_18 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_6, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_19 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_7, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_20 [1/1] 1.09ns
:17  br label %rewind_header


 <State 2>: 2.65ns
ST_2: do_init [1/1] 0.00ns
rewind_header:0  %do_init = phi i1 [ true, %0 ], [ false, %1 ], [ true, %2 ]

ST_2: i1 [1/1] 0.00ns
rewind_header:1  %i1 = phi i5 [ 0, %0 ], [ %tmp_11, %1 ], [ 0, %2 ]

ST_2: stg_23 [1/1] 0.00ns
rewind_header:2  br i1 %do_init, label %rewind_init, label %1

ST_2: stg_24 [1/1] 0.00ns
rewind_init:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_7), !map !0

ST_2: stg_25 [1/1] 0.00ns
rewind_init:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_6), !map !6

ST_2: stg_26 [1/1] 0.00ns
rewind_init:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_5), !map !12

ST_2: stg_27 [1/1] 0.00ns
rewind_init:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_4), !map !18

ST_2: stg_28 [1/1] 0.00ns
rewind_init:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_3), !map !24

ST_2: stg_29 [1/1] 0.00ns
rewind_init:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_2), !map !30

ST_2: stg_30 [1/1] 0.00ns
rewind_init:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_1), !map !36

ST_2: stg_31 [1/1] 0.00ns
rewind_init:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_0), !map !42

ST_2: stg_32 [1/1] 0.00ns
rewind_init:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_7), !map !48

ST_2: stg_33 [1/1] 0.00ns
rewind_init:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_6), !map !52

ST_2: stg_34 [1/1] 0.00ns
rewind_init:10  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_5), !map !56

ST_2: stg_35 [1/1] 0.00ns
rewind_init:11  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_4), !map !60

ST_2: stg_36 [1/1] 0.00ns
rewind_init:12  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_3), !map !64

ST_2: stg_37 [1/1] 0.00ns
rewind_init:13  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_2), !map !68

ST_2: stg_38 [1/1] 0.00ns
rewind_init:14  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_1), !map !72

ST_2: stg_39 [1/1] 0.00ns
rewind_init:15  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_0), !map !76

ST_2: stg_40 [1/1] 0.00ns
rewind_init:16  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @axi_interfaces_str) nounwind

ST_2: stg_41 [1/1] 0.00ns
rewind_init:17  br label %1

ST_2: i1_cast [1/1] 0.00ns
:0  %i1_cast = zext i5 %i1 to i6

ST_2: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_2: stg_44 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind

ST_2: tmp [1/1] 0.00ns
:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind

ST_2: stg_46 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: acc_0_load [1/1] 0.00ns
:5  %acc_0_load = load i32* @acc_0, align 16

ST_2: d_i_0_read [1/1] 0.00ns
:6  %d_i_0_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_0)

ST_2: tmp_2 [1/1] 0.00ns
:7  %tmp_2 = sext i16 %d_i_0_read to i32

ST_2: tmp_3 [1/1] 1.70ns
:8  %tmp_3 = add nsw i32 %tmp_2, %acc_0_load

ST_2: stg_51 [1/1] 0.00ns
:9  store i32 %tmp_3, i32* @acc_0, align 16

ST_2: tmp_1 [1/1] 0.00ns
:10  %tmp_1 = trunc i32 %tmp_3 to i16

ST_2: stg_53 [1/1] 0.00ns
:11  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_0, i16 %tmp_1)

ST_2: empty_2 [1/1] 0.00ns
:12  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp) nounwind

ST_2: acc_1_load [1/1] 0.00ns
:13  %acc_1_load = load i32* @acc_1, align 4

ST_2: d_i_1_read [1/1] 0.00ns
:14  %d_i_1_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_1)

ST_2: tmp_2_1 [1/1] 0.00ns
:15  %tmp_2_1 = sext i16 %d_i_1_read to i32

ST_2: tmp_3_1 [1/1] 1.70ns
:16  %tmp_3_1 = add nsw i32 %tmp_2_1, %acc_1_load

ST_2: stg_59 [1/1] 0.00ns
:17  store i32 %tmp_3_1, i32* @acc_1, align 4

ST_2: tmp_4 [1/1] 0.00ns
:18  %tmp_4 = trunc i32 %tmp_3_1 to i16

ST_2: stg_61 [1/1] 0.00ns
:19  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_1, i16 %tmp_4)

ST_2: acc_2_load [1/1] 0.00ns
:20  %acc_2_load = load i32* @acc_2, align 8

ST_2: d_i_2_read [1/1] 0.00ns
:21  %d_i_2_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_2)

ST_2: tmp_2_2 [1/1] 0.00ns
:22  %tmp_2_2 = sext i16 %d_i_2_read to i32

ST_2: tmp_3_2 [1/1] 1.70ns
:23  %tmp_3_2 = add nsw i32 %tmp_2_2, %acc_2_load

ST_2: stg_66 [1/1] 0.00ns
:24  store i32 %tmp_3_2, i32* @acc_2, align 8

ST_2: tmp_5 [1/1] 0.00ns
:25  %tmp_5 = trunc i32 %tmp_3_2 to i16

ST_2: stg_68 [1/1] 0.00ns
:26  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_2, i16 %tmp_5)

ST_2: acc_3_load [1/1] 0.00ns
:27  %acc_3_load = load i32* @acc_3, align 4

ST_2: d_i_3_read [1/1] 0.00ns
:28  %d_i_3_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_3)

ST_2: tmp_2_3 [1/1] 0.00ns
:29  %tmp_2_3 = sext i16 %d_i_3_read to i32

ST_2: tmp_3_3 [1/1] 1.70ns
:30  %tmp_3_3 = add nsw i32 %tmp_2_3, %acc_3_load

ST_2: stg_73 [1/1] 0.00ns
:31  store i32 %tmp_3_3, i32* @acc_3, align 4

ST_2: tmp_6 [1/1] 0.00ns
:32  %tmp_6 = trunc i32 %tmp_3_3 to i16

ST_2: stg_75 [1/1] 0.00ns
:33  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_3, i16 %tmp_6)

ST_2: acc_4_load [1/1] 0.00ns
:34  %acc_4_load = load i32* @acc_4, align 16

ST_2: d_i_4_read [1/1] 0.00ns
:35  %d_i_4_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_4)

ST_2: tmp_2_4 [1/1] 0.00ns
:36  %tmp_2_4 = sext i16 %d_i_4_read to i32

ST_2: tmp_3_4 [1/1] 1.70ns
:37  %tmp_3_4 = add nsw i32 %tmp_2_4, %acc_4_load

ST_2: stg_80 [1/1] 0.00ns
:38  store i32 %tmp_3_4, i32* @acc_4, align 16

ST_2: tmp_7 [1/1] 0.00ns
:39  %tmp_7 = trunc i32 %tmp_3_4 to i16

ST_2: stg_82 [1/1] 0.00ns
:40  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_4, i16 %tmp_7)

ST_2: acc_5_load [1/1] 0.00ns
:41  %acc_5_load = load i32* @acc_5, align 4

ST_2: d_i_5_read [1/1] 0.00ns
:42  %d_i_5_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_5)

ST_2: tmp_2_5 [1/1] 0.00ns
:43  %tmp_2_5 = sext i16 %d_i_5_read to i32

ST_2: tmp_3_5 [1/1] 1.70ns
:44  %tmp_3_5 = add nsw i32 %tmp_2_5, %acc_5_load

ST_2: stg_87 [1/1] 0.00ns
:45  store i32 %tmp_3_5, i32* @acc_5, align 4

ST_2: tmp_8 [1/1] 0.00ns
:46  %tmp_8 = trunc i32 %tmp_3_5 to i16

ST_2: stg_89 [1/1] 0.00ns
:47  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_5, i16 %tmp_8)

ST_2: acc_6_load [1/1] 0.00ns
:48  %acc_6_load = load i32* @acc_6, align 8

ST_2: d_i_6_read [1/1] 0.00ns
:49  %d_i_6_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_6)

ST_2: tmp_2_6 [1/1] 0.00ns
:50  %tmp_2_6 = sext i16 %d_i_6_read to i32

ST_2: tmp_3_6 [1/1] 1.70ns
:51  %tmp_3_6 = add nsw i32 %tmp_2_6, %acc_6_load

ST_2: stg_94 [1/1] 0.00ns
:52  store i32 %tmp_3_6, i32* @acc_6, align 8

ST_2: tmp_9 [1/1] 0.00ns
:53  %tmp_9 = trunc i32 %tmp_3_6 to i16

ST_2: stg_96 [1/1] 0.00ns
:54  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_6, i16 %tmp_9)

ST_2: acc_7_load [1/1] 0.00ns
:55  %acc_7_load = load i32* @acc_7, align 4

ST_2: d_i_7_read [1/1] 0.00ns
:56  %d_i_7_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_7)

ST_2: tmp_2_7 [1/1] 0.00ns
:57  %tmp_2_7 = sext i16 %d_i_7_read to i32

ST_2: tmp_3_7 [1/1] 1.70ns
:58  %tmp_3_7 = add nsw i32 %tmp_2_7, %acc_7_load

ST_2: stg_101 [1/1] 0.00ns
:59  store i32 %tmp_3_7, i32* @acc_7, align 4

ST_2: tmp_10 [1/1] 0.00ns
:60  %tmp_10 = trunc i32 %tmp_3_7 to i16

ST_2: stg_103 [1/1] 0.00ns
:61  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_7, i16 %tmp_10)

ST_2: i_1_7 [1/1] 1.34ns
:62  %i_1_7 = add i6 8, %i1_cast

ST_2: tmp_11 [1/1] 0.00ns
:63  %tmp_11 = trunc i6 %i_1_7 to i5

ST_2: exitcond [1/1] 1.31ns
:64  %exitcond = icmp eq i6 %i_1_7, -32

ST_2: stg_107 [1/1] 0.00ns
:65  br i1 %exitcond, label %2, label %rewind_header

ST_2: stg_108 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Return()

ST_2: stg_109 [1/1] 0.00ns
:1  br label %rewind_header



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_o_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x6a2788ffc0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x6a27890050; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x6a2788fbd0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x6a2788e8b0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x6a2788ef70; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x6a2788fcf0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x6a2788f000; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x6a2788f090; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x6a2788fea0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x6a2788f120; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x6a2788f1b0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x6a2788f240; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x6a2788f2d0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x6a2788f360; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x6a2a98b980; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x6a2a98bfb0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ acc_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x6a2a98d120; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x6a2a98c310; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x6a2a98c040; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x6a2a98cdc0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x6a2a98b620; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x6a2a98b6b0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x6a2a98be00; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x6a2a98bb30; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_3      (specinterface    ) [ 000]
stg_4      (specinterface    ) [ 000]
stg_5      (specinterface    ) [ 000]
stg_6      (specinterface    ) [ 000]
stg_7      (specinterface    ) [ 000]
stg_8      (specinterface    ) [ 000]
stg_9      (specinterface    ) [ 000]
stg_10     (specinterface    ) [ 000]
stg_11     (specinterface    ) [ 000]
stg_12     (specinterface    ) [ 000]
stg_13     (specinterface    ) [ 000]
stg_14     (specinterface    ) [ 000]
stg_15     (specinterface    ) [ 000]
stg_16     (specinterface    ) [ 000]
stg_17     (specinterface    ) [ 000]
stg_18     (specinterface    ) [ 000]
stg_19     (specinterface    ) [ 000]
stg_20     (br               ) [ 011]
do_init    (phi              ) [ 001]
i1         (phi              ) [ 001]
stg_23     (br               ) [ 000]
stg_24     (specbitsmap      ) [ 000]
stg_25     (specbitsmap      ) [ 000]
stg_26     (specbitsmap      ) [ 000]
stg_27     (specbitsmap      ) [ 000]
stg_28     (specbitsmap      ) [ 000]
stg_29     (specbitsmap      ) [ 000]
stg_30     (specbitsmap      ) [ 000]
stg_31     (specbitsmap      ) [ 000]
stg_32     (specbitsmap      ) [ 000]
stg_33     (specbitsmap      ) [ 000]
stg_34     (specbitsmap      ) [ 000]
stg_35     (specbitsmap      ) [ 000]
stg_36     (specbitsmap      ) [ 000]
stg_37     (specbitsmap      ) [ 000]
stg_38     (specbitsmap      ) [ 000]
stg_39     (specbitsmap      ) [ 000]
stg_40     (spectopmodule    ) [ 000]
stg_41     (br               ) [ 000]
i1_cast    (zext             ) [ 000]
empty      (speclooptripcount) [ 000]
stg_44     (specloopname     ) [ 000]
tmp        (specregionbegin  ) [ 000]
stg_46     (specpipeline     ) [ 000]
acc_0_load (load             ) [ 000]
d_i_0_read (read             ) [ 000]
tmp_2      (sext             ) [ 000]
tmp_3      (add              ) [ 000]
stg_51     (store            ) [ 000]
tmp_1      (trunc            ) [ 000]
stg_53     (write            ) [ 000]
empty_2    (specregionend    ) [ 000]
acc_1_load (load             ) [ 000]
d_i_1_read (read             ) [ 000]
tmp_2_1    (sext             ) [ 000]
tmp_3_1    (add              ) [ 000]
stg_59     (store            ) [ 000]
tmp_4      (trunc            ) [ 000]
stg_61     (write            ) [ 000]
acc_2_load (load             ) [ 000]
d_i_2_read (read             ) [ 000]
tmp_2_2    (sext             ) [ 000]
tmp_3_2    (add              ) [ 000]
stg_66     (store            ) [ 000]
tmp_5      (trunc            ) [ 000]
stg_68     (write            ) [ 000]
acc_3_load (load             ) [ 000]
d_i_3_read (read             ) [ 000]
tmp_2_3    (sext             ) [ 000]
tmp_3_3    (add              ) [ 000]
stg_73     (store            ) [ 000]
tmp_6      (trunc            ) [ 000]
stg_75     (write            ) [ 000]
acc_4_load (load             ) [ 000]
d_i_4_read (read             ) [ 000]
tmp_2_4    (sext             ) [ 000]
tmp_3_4    (add              ) [ 000]
stg_80     (store            ) [ 000]
tmp_7      (trunc            ) [ 000]
stg_82     (write            ) [ 000]
acc_5_load (load             ) [ 000]
d_i_5_read (read             ) [ 000]
tmp_2_5    (sext             ) [ 000]
tmp_3_5    (add              ) [ 000]
stg_87     (store            ) [ 000]
tmp_8      (trunc            ) [ 000]
stg_89     (write            ) [ 000]
acc_6_load (load             ) [ 000]
d_i_6_read (read             ) [ 000]
tmp_2_6    (sext             ) [ 000]
tmp_3_6    (add              ) [ 000]
stg_94     (store            ) [ 000]
tmp_9      (trunc            ) [ 000]
stg_96     (write            ) [ 000]
acc_7_load (load             ) [ 000]
d_i_7_read (read             ) [ 000]
tmp_2_7    (sext             ) [ 000]
tmp_3_7    (add              ) [ 000]
stg_101    (store            ) [ 000]
tmp_10     (trunc            ) [ 000]
stg_103    (write            ) [ 000]
i_1_7      (add              ) [ 000]
tmp_11     (trunc            ) [ 011]
exitcond   (icmp             ) [ 001]
stg_107    (br               ) [ 011]
stg_108    (return           ) [ 000]
stg_109    (br               ) [ 011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_o_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_o_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_o_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_o_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_o_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d_o_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d_o_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d_o_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_i_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="d_i_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="d_i_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="d_i_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="d_i_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="d_i_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="d_i_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="d_i_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="acc_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="acc_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="acc_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="acc_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="acc_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="acc_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="acc_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="acc_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_interfaces_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="d_i_0_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_0_read/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="stg_53_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="0" index="2" bw="16" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_53/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="d_i_1_read_read_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="0"/>
<pin id="110" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_1_read/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="stg_61_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="0"/>
<pin id="116" dir="0" index="2" bw="16" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_61/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="d_i_2_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_2_read/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="stg_68_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="0" index="2" bw="16" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_68/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="d_i_3_read_read_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_3_read/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="stg_75_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="0" index="2" bw="16" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_75/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="d_i_4_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_4_read/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="stg_82_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="16" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_82/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="d_i_5_read_read_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_5_read/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="stg_89_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="0" index="2" bw="16" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_89/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="d_i_6_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_6_read/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="stg_96_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="0" index="2" bw="16" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_96/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="d_i_7_read_read_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="16" slack="0"/>
<pin id="188" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_7_read/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="stg_103_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="0"/>
<pin id="194" dir="0" index="2" bw="16" slack="0"/>
<pin id="195" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_103/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="do_init_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="do_init_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="4" bw="1" slack="0"/>
<pin id="208" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="i1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="1"/>
<pin id="215" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="i1_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="4" bw="1" slack="0"/>
<pin id="223" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i1_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="acc_0_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_load/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="stg_51_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_51/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="acc_1_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_load/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_2_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_3_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="stg_59_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_59/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_4_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="acc_2_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_load/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_2_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_2/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_3_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_2/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="stg_66_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_66/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_5_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="acc_3_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_3_load/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_2_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_3/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_3_3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_3/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="stg_73_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_73/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_6_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="acc_4_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_4_load/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_2_4_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_4/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_3_4_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_4/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="stg_80_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_80/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_7_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="acc_5_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_5_load/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_2_5_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_5/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_3_5_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_5/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="stg_87_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_87/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_8_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="acc_6_load_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_6_load/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_2_6_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_6/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_3_6_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_6/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="stg_94_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_94/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_9_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="acc_7_load_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_7_load/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_2_7_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_7/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_3_7_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_7/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="stg_101_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_101/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_10_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="i_1_7_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="0" index="1" bw="5" slack="0"/>
<pin id="434" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1_7/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_11_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="exitcond_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="0"/>
<pin id="443" dir="0" index="1" bw="6" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="stg_108_fu_447">
<pin_list>
<pin id="448" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="stg_108/2 "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp_11_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="84" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="86" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="84" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="86" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="84" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="86" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="84" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="86" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="84" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="86" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="84" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="86" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="84" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="86" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="84" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="86" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="58" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="216"><net_src comp="62" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="62" pin="0"/><net_sink comp="217" pin=4"/></net>

<net id="230"><net_src comp="217" pin="6"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="94" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="231" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="239" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="107" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="256" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="264" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="120" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="281" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="289" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="133" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="306" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="314" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="146" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="331" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="339" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="359"><net_src comp="42" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="159" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="356" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="42" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="364" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="384"><net_src comp="44" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="172" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="381" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="44" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="389" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="409"><net_src comp="46" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="185" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="406" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="46" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="414" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="435"><net_src comp="90" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="227" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="431" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="92" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="437" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="217" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_o_0 | {2 }
	Port: d_o_1 | {2 }
	Port: d_o_2 | {2 }
	Port: d_o_3 | {2 }
	Port: d_o_4 | {2 }
	Port: d_o_5 | {2 }
	Port: d_o_6 | {2 }
	Port: d_o_7 | {2 }
  - Chain level:
	State 1
	State 2
		stg_23 : 1
		i1_cast : 1
		tmp_3 : 1
		stg_51 : 2
		tmp_1 : 2
		stg_53 : 3
		empty_2 : 1
		tmp_3_1 : 1
		stg_59 : 2
		tmp_4 : 2
		stg_61 : 3
		tmp_3_2 : 1
		stg_66 : 2
		tmp_5 : 2
		stg_68 : 3
		tmp_3_3 : 1
		stg_73 : 2
		tmp_6 : 2
		stg_75 : 3
		tmp_3_4 : 1
		stg_80 : 2
		tmp_7 : 2
		stg_82 : 3
		tmp_3_5 : 1
		stg_87 : 2
		tmp_8 : 2
		stg_89 : 3
		tmp_3_6 : 1
		stg_94 : 2
		tmp_9 : 2
		stg_96 : 3
		tmp_3_7 : 1
		stg_101 : 2
		tmp_10 : 2
		stg_103 : 3
		i_1_7 : 2
		tmp_11 : 3
		exitcond : 3
		stg_107 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |      tmp_3_fu_239      |    0    |    32   |
|          |     tmp_3_1_fu_264     |    0    |    32   |
|          |     tmp_3_2_fu_289     |    0    |    32   |
|          |     tmp_3_3_fu_314     |    0    |    32   |
|    add   |     tmp_3_4_fu_339     |    0    |    32   |
|          |     tmp_3_5_fu_364     |    0    |    32   |
|          |     tmp_3_6_fu_389     |    0    |    32   |
|          |     tmp_3_7_fu_414     |    0    |    32   |
|          |      i_1_7_fu_431      |    0    |    5    |
|----------|------------------------|---------|---------|
|   icmp   |     exitcond_fu_441    |    0    |    3    |
|----------|------------------------|---------|---------|
|          |  d_i_0_read_read_fu_94 |    0    |    0    |
|          | d_i_1_read_read_fu_107 |    0    |    0    |
|          | d_i_2_read_read_fu_120 |    0    |    0    |
|   read   | d_i_3_read_read_fu_133 |    0    |    0    |
|          | d_i_4_read_read_fu_146 |    0    |    0    |
|          | d_i_5_read_read_fu_159 |    0    |    0    |
|          | d_i_6_read_read_fu_172 |    0    |    0    |
|          | d_i_7_read_read_fu_185 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   stg_53_write_fu_100  |    0    |    0    |
|          |   stg_61_write_fu_113  |    0    |    0    |
|          |   stg_68_write_fu_126  |    0    |    0    |
|   write  |   stg_75_write_fu_139  |    0    |    0    |
|          |   stg_82_write_fu_152  |    0    |    0    |
|          |   stg_89_write_fu_165  |    0    |    0    |
|          |   stg_96_write_fu_178  |    0    |    0    |
|          |  stg_103_write_fu_191  |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |     i1_cast_fu_227     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_2_fu_235      |    0    |    0    |
|          |     tmp_2_1_fu_260     |    0    |    0    |
|          |     tmp_2_2_fu_285     |    0    |    0    |
|   sext   |     tmp_2_3_fu_310     |    0    |    0    |
|          |     tmp_2_4_fu_335     |    0    |    0    |
|          |     tmp_2_5_fu_360     |    0    |    0    |
|          |     tmp_2_6_fu_385     |    0    |    0    |
|          |     tmp_2_7_fu_410     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_1_fu_251      |    0    |    0    |
|          |      tmp_4_fu_276      |    0    |    0    |
|          |      tmp_5_fu_301      |    0    |    0    |
|          |      tmp_6_fu_326      |    0    |    0    |
|   trunc  |      tmp_7_fu_351      |    0    |    0    |
|          |      tmp_8_fu_376      |    0    |    0    |
|          |      tmp_9_fu_401      |    0    |    0    |
|          |      tmp_10_fu_426     |    0    |    0    |
|          |      tmp_11_fu_437     |    0    |    0    |
|----------|------------------------|---------|---------|
|  return  |     stg_108_fu_447     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   264   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|do_init_reg_198|    1   |
|   i1_reg_213  |    5   |
| tmp_11_reg_449|    5   |
+---------------+--------+
|     Total     |   11   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   264  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   11   |    -   |
+-----------+--------+--------+
|   Total   |   11   |   264  |
+-----------+--------+--------+
