OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/furkan/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/project2/runs/RUN_2025.05.04_23.06.35/tmp/routing/23-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   project2
Die area:                 ( 0 0 ) ( 100000 100000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     813
Number of terminals:      29
Number of snets:          2
Number of nets:           167

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 107.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 6987.
[INFO DRT-0033] mcon shape region query size = 6216.
[INFO DRT-0033] met1 shape region query size = 1776.
[INFO DRT-0033] via shape region query size = 600.
[INFO DRT-0033] met2 shape region query size = 374.
[INFO DRT-0033] via2 shape region query size = 480.
[INFO DRT-0033] met3 shape region query size = 373.
[INFO DRT-0033] via3 shape region query size = 480.
[INFO DRT-0033] met4 shape region query size = 168.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 336 pins.
[INFO DRT-0081]   Complete 89 unique inst patterns.
[INFO DRT-0084]   Complete 95 groups.
#scanned instances     = 813
#unique  instances     = 107
#stdCellGenAp          = 2466
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2016
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 528
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 122.25 (MB), peak = 122.25 (MB)

Number of guides:     1000

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 382.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 272.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 133.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 13.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 515 vertical wires in 1 frboxes and 285 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 47 vertical wires in 1 frboxes and 85 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 125.75 (MB), peak = 127.47 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 125.75 (MB), peak = 127.47 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 130.33 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 131.93 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 133.85 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:01, memory = 135.57 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer         li1   met1   met2
Metal Spacing        1     12      2
Recheck              0     15      2
Short                0     19      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 487.45 (MB), peak = 487.45 (MB)
Total wire length = 2962 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1523 um.
Total wire length on LAYER met2 = 1330 um.
Total wire length on LAYER met3 = 108 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1027.
Up-via summary (total 1027):

-----------------------
 FR_MASTERSLICE       0
            li1     530
           met1     484
           met2      13
           met3       0
           met4       0
-----------------------
                   1027


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 487.45 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 487.45 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 487.45 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:00, memory = 487.45 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:00, memory = 490.34 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:00, memory = 490.34 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:00, memory = 490.34 (MB).
    Completing 80% with 51 violations.
    elapsed time = 00:00:00, memory = 490.34 (MB).
    Completing 90% with 46 violations.
    elapsed time = 00:00:02, memory = 506.88 (MB).
    Completing 100% with 13 violations.
    elapsed time = 00:00:02, memory = 506.88 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1   met2
Metal Spacing        4      3
Short                6      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 506.88 (MB), peak = 524.10 (MB)
Total wire length = 2882 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1472 um.
Total wire length on LAYER met2 = 1301 um.
Total wire length on LAYER met3 = 108 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1014.
Up-via summary (total 1014):

-----------------------
 FR_MASTERSLICE       0
            li1     529
           met1     472
           met2      13
           met3       0
           met4       0
-----------------------
                   1014


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 506.88 (MB).
    Completing 20% with 13 violations.
    elapsed time = 00:00:00, memory = 506.88 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 506.88 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 506.88 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 506.88 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 512.48 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 512.48 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 512.48 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:01, memory = 512.48 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:01, memory = 512.48 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1   met2
Metal Spacing        2      1
Short               14      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 512.48 (MB), peak = 524.10 (MB)
Total wire length = 2868 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1458 um.
Total wire length on LAYER met2 = 1301 um.
Total wire length on LAYER met3 = 108 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1006.
Up-via summary (total 1006):

-----------------------
 FR_MASTERSLICE       0
            li1     529
           met1     464
           met2      13
           met3       0
           met4       0
-----------------------
                   1006


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 512.48 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 512.48 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 512.48 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 512.48 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 512.48 (MB), peak = 524.10 (MB)
Total wire length = 2866 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1453 um.
Total wire length on LAYER met2 = 1304 um.
Total wire length on LAYER met3 = 108 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1011.
Up-via summary (total 1011):

-----------------------
 FR_MASTERSLICE       0
            li1     529
           met1     469
           met2      13
           met3       0
           met4       0
-----------------------
                   1011


[INFO DRT-0198] Complete detail routing.
Total wire length = 2866 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1453 um.
Total wire length on LAYER met2 = 1304 um.
Total wire length on LAYER met3 = 108 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1011.
Up-via summary (total 1011):

-----------------------
 FR_MASTERSLICE       0
            li1     529
           met1     469
           met2      13
           met3       0
           met4       0
-----------------------
                   1011


[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:05, memory = 512.48 (MB), peak = 524.10 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/project2/runs/RUN_2025.05.04_23.06.35/results/routing/project2.odb'…
Writing netlist to '/openlane/designs/project2/runs/RUN_2025.05.04_23.06.35/results/routing/project2.nl.v'…
Writing powered netlist to '/openlane/designs/project2/runs/RUN_2025.05.04_23.06.35/results/routing/project2.pnl.v'…
Writing layout to '/openlane/designs/project2/runs/RUN_2025.05.04_23.06.35/results/routing/project2.def'…
