git clone --depth 1 --no-tags https://github.com/JackyPro/2022-IC-Design-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482964913
git clone --depth 1 --no-tags https://github.com/damianzim/bincnt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484215394
git clone --depth 1 --no-tags https://github.com/shreerakshas09/01FE19BEC114__.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484440647
git clone --depth 1 --no-tags https://github.com/toanphan2k/verilog-hdl-hcmut-212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484194570
git clone --depth 1 --no-tags https://github.com/EvgenyEletskikh/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484141507
git clone --depth 1 --no-tags https://github.com/wufei-png/VLSI_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486264597
git clone --depth 1 --no-tags https://github.com/SaraSaraC/SimpleGameWithFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486198584
git clone --depth 1 --no-tags https://github.com/AntiDisbalanS/pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482303749
git clone --depth 1 --no-tags https://github.com/Yen-Jen-Lo/VScode_votefourinone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482195280
git clone --depth 1 --no-tags https://github.com/CHINTHA-AKHIL/Single-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481857186
git clone --depth 1 --no-tags https://github.com/ris27hav/CS220_Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482837417
git clone --depth 1 --no-tags https://github.com/nhnghia0712/VBTech.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482772147
git clone --depth 1 --no-tags https://github.com/pence-axe/handshakes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486985609
git clone --depth 1 --no-tags https://github.com/shengzhelyu65/Hexadecimal_Editor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485072529
git clone --depth 1 --no-tags https://github.com/qiwu575757/MIPS-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485436217
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/5-stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485334754
git clone --depth 1 --no-tags https://github.com/Mitraaaaa/Computer-Architectures-and-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484840551
git clone --depth 1 --no-tags https://github.com/teogi/CO_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486079863
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/seven_seg_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486009464
git clone --depth 1 --no-tags https://github.com/0x504B0304/FPGA_Cymometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487620193
git clone --depth 1 --no-tags https://github.com/roman3017/caravel_mpw6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487376450
git clone --depth 1 --no-tags https://github.com/537Cheese/LAB9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486813421
git clone --depth 1 --no-tags https://github.com/Dualock/IE0421-Laboratorios-de-circuitos-digitales-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486058655
git clone --depth 1 --no-tags https://github.com/Stygian84/FPGA-Group-14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482459206
git clone --depth 1 --no-tags https://github.com/01fe20bec415/snake-game-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484405512
git clone --depth 1 --no-tags https://github.com/Sherrysama/stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485044122
git clone --depth 1 --no-tags https://github.com/mawetpiv/new_CPU_4funzies.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484576154
git clone --depth 1 --no-tags https://github.com/Kalaimani02/ANN_in_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482344021
git clone --depth 1 --no-tags https://github.com/hani-2020/carry_look_ahead_adder_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483007632
git clone --depth 1 --no-tags https://github.com/xwt981211/vga-design-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481936881
git clone --depth 1 --no-tags https://github.com/01fe20bec426/canny-edge-detection-course-project-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482158033
git clone --depth 1 --no-tags https://github.com/unicorn-yh/Verilog-for-Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482156952
git clone --depth 1 --no-tags https://github.com/01fe20bec404/ping_pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482491587
git clone --depth 1 --no-tags https://github.com/Guo749/Tetris-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482257969
git clone --depth 1 --no-tags https://github.com/DesSlayer/0417HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482333277
git clone --depth 1 --no-tags https://github.com/qqo60710/voter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482446790
git clone --depth 1 --no-tags https://github.com/ChengHanYeh/hw3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482279188
git clone --depth 1 --no-tags https://github.com/SafaKucukkomurler/rv32im_single_cycle_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486216880
git clone --depth 1 --no-tags https://github.com/joshuanieh/special-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483606769
git clone --depth 1 --no-tags https://github.com/06bejaia/MYTH-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485222379
git clone --depth 1 --no-tags https://github.com/cplonski20/385final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486462398
git clone --depth 1 --no-tags https://github.com/Daniel-Wakeham/ece6770-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487135327
git clone --depth 1 --no-tags https://github.com/maurerf/garbled-inference.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486954482
git clone --depth 1 --no-tags https://github.com/Grupo-7-Projeto-SD/Projeto-Forno-Microondas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484550690
git clone --depth 1 --no-tags https://github.com/carles7360/spi_top.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484128554
git clone --depth 1 --no-tags https://github.com/ManjunathKalmath/SKY130RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485882887
git clone --depth 1 --no-tags https://github.com/OscarBj/st-pp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485677639
git clone --depth 1 --no-tags https://github.com/nans1208/Hardware_fuzzing_of_picorv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485510666
git clone --depth 1 --no-tags https://github.com/hbiucewfg4o/bus_hand.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487502511
git clone --depth 1 --no-tags https://github.com/Namu-Lee/comorg_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487523010
git clone --depth 1 --no-tags https://github.com/shiyuanyuanwin/handshake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487561975
git clone --depth 1 --no-tags https://github.com/CHINTHA-AKHIL/Dual-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481860961
git clone --depth 1 --no-tags https://github.com/chzyoyoyo/2017_Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483259558
git clone --depth 1 --no-tags https://github.com/YanYuTu/Voter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482470729
git clone --depth 1 --no-tags https://github.com/DerickToth/risc-v-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482971288
git clone --depth 1 --no-tags https://github.com/yangyang1120/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482464269
git clone --depth 1 --no-tags https://github.com/01fe20bec408/CANNY-EDGE-DETECTION-Course-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482494846
git clone --depth 1 --no-tags https://github.com/Jarron-Ng/pandamonium.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482585210
git clone --depth 1 --no-tags https://github.com/cuixuyang615/camera_ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482774766
git clone --depth 1 --no-tags https://github.com/dereklee0310/dd_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483573283
git clone --depth 1 --no-tags https://github.com/BigNixon/AS019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483918843
git clone --depth 1 --no-tags https://github.com/justinqualley/ECE337_CDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483793848
git clone --depth 1 --no-tags https://github.com/Sharon-uoftece/Road_to_Heaven.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486709797
git clone --depth 1 --no-tags https://github.com/Gaveroid/ECE09243-Lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486804583
git clone --depth 1 --no-tags https://github.com/aturley/fpga-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485552392
git clone --depth 1 --no-tags https://github.com/danielp96/byter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484799296
git clone --depth 1 --no-tags https://github.com/lakshbalani/Y86-64-Bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486303067
git clone --depth 1 --no-tags https://github.com/alex-grandson/functional-circuitry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486344099
git clone --depth 1 --no-tags https://github.com/apahm/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486176216
git clone --depth 1 --no-tags https://github.com/nghiaqh1997/final-thesis-Battle-Tanks-Game-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485457063
git clone --depth 1 --no-tags https://github.com/antibunching/xem7001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485458463
git clone --depth 1 --no-tags https://github.com/Ramdoo/git_conflic_bak.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487435676
git clone --depth 1 --no-tags https://github.com/yanghu44/KIT-Praktikum-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482026463
git clone --depth 1 --no-tags https://github.com/ChenxiLiao/Four-person-voting-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482291089
git clone --depth 1 --no-tags https://github.com/Jayanth-sharma/RTL-design-synthesis-using-sky130--vsd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485891780
git clone --depth 1 --no-tags https://github.com/Midorante/4-input-voting-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484700057
git clone --depth 1 --no-tags https://github.com/jddj42840/20220425.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485212722
git clone --depth 1 --no-tags https://github.com/krunalbadlani/cordiccodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487354276
git clone --depth 1 --no-tags https://github.com/Matthew-jyn666/Yingnan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487512485
git clone --depth 1 --no-tags https://github.com/ardavast/hello6502_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487479924
git clone --depth 1 --no-tags https://github.com/z246wang/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487368624
git clone --depth 1 --no-tags https://github.com/Anh-tp-do/Digital-counters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485462020
git clone --depth 1 --no-tags https://github.com/souryankit/Verilog_Programs_DLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485295380
git clone --depth 1 --no-tags https://github.com/DucNghia1808/clock_with_day_verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486805840
git clone --depth 1 --no-tags https://github.com/thedrippster/Lab8-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486714933
git clone --depth 1 --no-tags https://github.com/Sidney0210/handshake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486879827
git clone --depth 1 --no-tags https://github.com/charan8095181918/charan8095181918-Verilog-Code-for-16-bit-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484442231
git clone --depth 1 --no-tags https://github.com/Q-2/POLYTRIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483822789
git clone --depth 1 --no-tags https://github.com/dvbuiilds/vedic-multiplier-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482472188
git clone --depth 1 --no-tags https://github.com/cmerino01/FPGA_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483455057
git clone --depth 1 --no-tags https://github.com/DPipes/USB_MIDI_AUDIO_SYNTH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481869877
git clone --depth 1 --no-tags https://github.com/BRV64/FPGA_01_Compuertas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483112344
git clone --depth 1 --no-tags https://github.com/Mukesh1010/Basic-Calculator-using-Artix-7-nexys-4-fpga-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486170253
git clone --depth 1 --no-tags https://github.com/yurihueee/HuLin-CPU8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485076232
git clone --depth 1 --no-tags https://github.com/sicajc/FPGA_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486144146
git clone --depth 1 --no-tags https://github.com/cannotilever/2029finalproj-srcs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487082250
git clone --depth 1 --no-tags https://github.com/Midorante/BCD_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487480092
