URL: ftp://ftp.cs.utexas.edu/pub/boyer/cli-reports/079.ps
Refering-URL: ftp://ftp.cs.utexas.edu/pub/boyer/cli-reports/index.html
Root-URL: http://www.cs.utexas.edu
Title: Manipulating logical organization with system factorizations. In Hardware Specification, Verification and Synthesis: Mathematical Aspects., Common
Author: Steven D. Johnson. Guy L. Steele Jr. [] Warren A. Hunt Jr. [] Warren A. Hunt Jr. [] Warren A. Hunt Jr. and Bishop C. Brock. 
Date: December 1985.  May 1991.  
Address: Austin,  
Affiliation: University of Texas at  
Note: 17 [11]  volume 408 of Lecture Notes in Computer Science, pages 259-280. Springer Verlag, 1989. [12]  FM8501: A Verified Microprocessor. PhD thesis,  Mathematical Aspects., Lecture Notes in Computer Science, pages 281-305. Springer Verlag, 1989. [16] Matt Kaufmann. A hardware reset lemma and its proof. Internal Note 230, Computational Logic, Inc.,  
Abstract: A Formal HDL and its use in the FM9001 Verification Technical Report #79 [17] J S. Moore. Mechanically verified hardware implementing an 8-bit parallel io byzantine agreement processor. Technical Report NASA CR-189588, NASA, 1992. [18] Mary Sheeran. -FP-An algebraic VLSI design language. Technical Report PRG-39, Oxford University Computing Laboratory, September 1984. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> Graham Birtwistle, Brian Graham, Todd Simpson, Konrad Slind, Mark Williams, and Simon Williams. </author> <title> Verifying an secd chip in hol. </title> <booktitle> In Proceedings of the IFIP TC10/WG10.2/WG10.5 Workshop on Applied Formal Methods for Correct VLSI Design. </booktitle> <publisher> Elsevier Science Publishers, </publisher> <address> Amsterdam, </address> <year> 1990. </year>
Reference: [2] <author> R.S. Boyer and J S. Moore. </author> <title> A Computational Logic Handbook. </title> <publisher> Academic Press, </publisher> <address> Boston, </address> <year> 1988. </year>
Reference: [3] <author> Geoffrey M. Brown and Miriam E. Leeser. </author> <title> From programs to transistors: Verifying hardware synthesis tools. In Workshop on Hardware Specification, Verification and Synthesis: </title> <booktitle> Mathematical Aspects., volume 408 of Lecture Notes in Computer Science, </booktitle> <pages> pages 128-150. </pages> <publisher> Springer Verlag, </publisher> <year> 1989. </year>
Reference: [4] <author> R.E. Bryant. </author> <title> Verification of synchronous circuits by symbolic logic simulation. In Hardware Specification, Verification and Synthesis: </title> <booktitle> Mathematical Aspects., volume 408 of Lecture Notes in Computer Science, </booktitle> <pages> pages 14-24. </pages> <publisher> Springer Verlag, </publisher> <year> 1989. </year>
Reference: [5] <author> Avra Cohn. </author> <title> A proof of correctness of the viper microprocessor: The first level. </title> <editor> In G. Birtwistle and P.A. Subrahmanyam, editors, </editor> <booktitle> VLSI Specification, Verification and Synthesis, </booktitle> <pages> pages 27-71. </pages> <publisher> Kluwer Academic Publishers, </publisher> <address> Boston, MA, </address> <year> 1988. </year>
Reference: [6] <author> W.J. Cullyer. </author> <title> Implementing safety critical systems: The viper microprocessor. </title> <note> Divisional Memo (CC2) 411-87, </note> <institution> Royal Signals and Radar Establishment, Malvern, </institution> <address> Worcestershire (United Kingdom), </address> <month> August </month> <year> 1987. </year>
Reference: [7] <author> Simon Finn, Michael P. Fourman, Michael Francis, and Robert Harris. </author> <title> Formal system design interactive synthesis based on computer-assisted formal reasoning. </title> <booktitle> In Proceedings of the IFIP TC10/WG10.2/WG10.5 Workshop on Applied Formal Methods for Correct VLSI Design. </booktitle> <publisher> Elsevier Science Publishers, </publisher> <address> Amsterdam, </address> <year> 1990. </year>
Reference: [8] <author> Donald I. </author> <title> Good. Mathematical forecasting. </title> <editor> In Christine Anderson and Mer-lin Dorfman, editors, </editor> <booktitle> Aerospace Software Engineering. American Institute of Aeronautics and Astronautics, </booktitle> <publisher> Inc., </publisher> <year> 1991. </year>
Reference: [9] <author> M. Gordon. </author> <title> HOL: A proof generating system for higher-order logic. </title> <type> Technical Report 103, </type> <institution> University of Cambridge, Computer Laboratory, </institution> <year> 1987. </year>
Reference: [10] <author> M.J.C. Gordon. </author> <title> Why higher-order logic is a good formalism for specifying and verifying hardware. </title> <type> Technical Report 77, </type> <institution> University of Cambridge, Computer Laboratory, </institution> <month> September </month> <year> 1985. </year>
References-found: 10

