# SPDX-License-Identifier: MIT
# Copyright (C) 2024-2026, Advanced Micro Devices, Inc. All rights reserved.

"""FlyDSL MOE kernel management: naming, compilation, and high-level API."""

import functools
import os
import re

import torch

from aiter.ops.flydsl.kernels.tensor_shim import (
    _run_compiled as _dispatch_compiled,
)
from aiter.ops.flydsl.kernels.tensor_shim import (
    ptr_arg,
)

_KERNEL_PARAMS: dict[str, dict] = {}

# HIP limits grid.y/grid.z to 65535.
_HIP_MAX_GRID_DIM_Y = 65535


@functools.lru_cache(maxsize=256)
def _warn_tile_override(axis: str, inter_dim: int, requested: int, resolved: int):
    """Emit a one-time (deduped) warning when a requested tile is force-changed.

    Deduped by (axis, inter_dim, requested, resolved) so it fires once per shape
    during tuning/serving instead of every launch.
    """
    from aiter import logger

    logger.warning(
        "FlyDSL MoE: %s=%d does not divide inter_dim=%d (not 256-aligned); "
        "forcing %s=%d. tile=%d is NOT usable/tunable for this shape -- any tuned "
        "config naming tile=%d here actually runs %d.",
        axis,
        requested,
        inter_dim,
        axis,
        resolved,
        requested,
        requested,
        resolved,
    )


_SUFFIX_RE = re.compile(
    r"(?:_kw(?P<kw>\d+))?(?P<fp4>_fp4)?(?P<fp8>_fp8)?(?:_sbm(?P<sbm>\d+))?$"
)


def flydsl_kernel_name(
    stage: int,
    a_dtype: str,
    b_dtype: str,
    out_dtype: str,
    tile_m: int,
    tile_n: int,
    tile_k: int,
    mode: str = "",
    sort_block_m: int = 0,
) -> str:
    """Construct kernel name: ``flydsl_moe{stage}_a{a}_w{b}_{out}_t{M}x{N}x{K}[_{mode}][_sbm{S}]``."""
    name = f"flydsl_moe{stage}_a{a_dtype}_w{b_dtype}_{out_dtype}_t{tile_m}x{tile_n}x{tile_k}"
    if mode:
        name += f"_{mode}"
    if sort_block_m > 0 and sort_block_m != tile_m:
        name += f"_sbm{sort_block_m}"
    return name


def pick_flydsl_stage2_tile_k(inter_dim: int) -> int:
    """Heuristic stage2 K-tile size for FlyDSL mxfp4/mxfp8 MoE.

    ``inter_dim % 256 != 0`` (e.g. DSV4 TP8 ``inter=640``) must use
    ``tile_k=128``; ``tile_k=256`` only tiles cleanly when K is 256-aligned.
    Matches ``fused_moe.get_2stage_cfgs`` FlyDSL fallback (``_s2_tk``).
    """
    inter_dim = int(inter_dim)
    return 256 if (inter_dim % 256 == 0) else 128


def pick_flydsl_stage1_tile_n(inter_dim: int) -> int:
    """Heuristic stage1 N-tile size for FlyDSL a16w4/mxfp4 MoE.

    ``inter_dim % 256 != 0`` must use ``tile_n=128``; ``tile_n=256`` only
    tiles cleanly on the N (gate/up) axis when ``inter_dim`` is 256-aligned.
    """
    inter_dim = int(inter_dim)
    return 256 if (inter_dim % 256 == 0) else 128


def resolve_flydsl_grid_y_persist_m(
    num_m_blocks: int, requested_persist_m: int = 0
) -> int:
    """Increase persist_m as needed to keep grid.y within HIP's limit."""
    num_m_blocks = max(int(num_m_blocks), 0)
    requested_persist_m = max(int(requested_persist_m), 1)
    required_persist_m = max(
        1, (num_m_blocks + _HIP_MAX_GRID_DIM_Y - 1) // _HIP_MAX_GRID_DIM_Y
    )
    return max(requested_persist_m, required_persist_m)


def requires_flydsl_stage2_reduce(
    token_num: int, model_dim: int, element_size: int
) -> bool:
    """Return whether stage2 atomic output exceeds 32-bit byte offsets."""
    return int(token_num) * int(model_dim) * int(element_size) > 0xFFFFFFFF


def resolve_flydsl_stage2_tile_k(inter_dim: int, tile_k: int) -> int:
    """Return a ``tile_k`` that divides ``inter_dim``, preferring the caller value.

    For non-256-aligned ``inter_dim`` (e.g. DSV4 ``inter=640``) the stage2 K axis
    cannot be tiled with ``tile_k=256`` (OOB reads), so this forces the largest
    legal tile (``pick_flydsl_stage2_tile_k`` -> 128). The downgrade is silent by
    default but logs a one-time warning, because it means ``tile_k=256`` is NOT
    tunable for such shapes: a tuned config that names a 256 kernel here actually
    runs 128. Tuners should not offer 256 candidates for non-256 ``inter_dim``.
    """
    inter_dim = int(inter_dim)
    tile_k = int(tile_k)
    if inter_dim % tile_k == 0:
        return tile_k
    auto = pick_flydsl_stage2_tile_k(inter_dim)
    if inter_dim % auto == 0:
        _warn_tile_override("tile_k", inter_dim, tile_k, auto)
        return auto
    return tile_k


def resolve_flydsl_stage1_tile_n(inter_dim: int, tile_n: int) -> int:
    """Return a ``tile_n`` that divides ``inter_dim``, preferring the caller value.

    For non-256-aligned ``inter_dim`` (e.g. MiniMax TP4 ``inter=384``) the stage1
    gate/up (N) axis cannot be tiled with ``tile_n=256`` (OOB reads -> wrong output
    or memfault), so this forces the largest legal tile
    (``pick_flydsl_stage1_tile_n`` -> 128). The downgrade is silent by default but
    logs a one-time warning, because it means ``tile_n=256`` is NOT tunable for
    such shapes: a tuned config that names a 256 kernel here actually runs 128.
    Tuners should not offer 256 candidates for non-256 ``inter_dim``.
    """
    inter_dim = int(inter_dim)
    tile_n = int(tile_n)
    if inter_dim % tile_n == 0:
        return tile_n
    auto = pick_flydsl_stage1_tile_n(inter_dim)
    if inter_dim % auto == 0:
        _warn_tile_override("tile_n", inter_dim, tile_n, auto)
        return auto
    return tile_n


def get_flydsl_kernel_params(name: str) -> dict | None:
    """Lookup kernel params by name.

    Strips ``_kw{N}`` / ``_fp4`` / ``_fp8`` / ``_sbm{N}`` suffixes transparently.
    """
    params = _KERNEL_PARAMS.get(name)
    if params is not None:
        return params
    m = _SUFFIX_RE.search(name)
    if m and m.group(0):
        base_name = name[: m.start()]
        params = _KERNEL_PARAMS.get(base_name)
        if params is not None:
            extra: dict = {}
            if m.group("kw") is not None:
                extra["k_wave"] = int(m.group("kw"))
            if m.group("fp4"):
                extra["out_dtype"] = "fp4"
            if m.group("fp8"):
                extra["out_dtype"] = "fp8"
            if m.group("sbm") is not None:
                extra["sort_block_m"] = int(m.group("sbm"))
            return {**params, **extra}
    return None


def get_flydsl_stage1_kernels(
    a_dtype: str, b_dtype: str, out_dtype: str
) -> dict[str, dict]:
    """Return {kernelName: params} for all supported stage1 configs."""
    kernels = {}
    is_fp4_a = a_dtype == "fp4"
    is_fp4_b = b_dtype == "fp4"
    # a16w4 (bf16 A x MXFP4 W) gemm1 is fully CSV/registry-driven: register the
    # extra tile_k=128 and xcd_swizzle=1 variants its tuned kernelNames name
    # (t32x{64,128,192,256}x128 / _xcd1), which the other dtypes don't use.
    is_a16w4 = a_dtype == "bf16" and is_fp4_b

    tile_ns = [32, 64, 128] if is_fp4_b else [128]
    tile_ks = [128, 256] if is_a16w4 else [256]
    # tile_m=16 halves the M quantum: 1.18-1.35x at E=896 inter=384, token<=512 only.
    tile_ms = (
        [16, 32, 64, 128]
        if (is_fp4_b and (a_dtype == "fp8" or is_a16w4))
        else [32, 64, 128]
    )

    waves_per_eus = [1, 2, 3, 4]
    k_batches = [1, 2, 4, 7, 14]
    b_nts = [0, 2]
    xcd_swizzles = [0, 1, 4] if is_a16w4 else [0, 4]

    for tm in tile_ms:
        # tile_m=16 shares tile_m=32's N-tile set: m_repeat<=2 either way.
        if tm == 32 or (tm == 16 and is_a16w4):
            # 192|384, 256|512 exactly; a16w4-only (that port takes tile_n as given).
            tile_ns = [32, 64, 128, 192, 256] if is_a16w4 else [32, 64, 128]
        else:
            tile_ns = [64, 128] if is_fp4_a else [128, 256]
        for tn in tile_ns:
            for tk in tile_ks:
                for wpe in waves_per_eus:
                    for kb in k_batches if wpe == 3 and tm == 32 and is_fp4_a else [1]:
                        for bnt in b_nts:
                            gate_onlys = (
                                [False, True] if kb > 1 and is_fp4_a else [False]
                            )
                            for go in gate_onlys:
                                for xcd in xcd_swizzles:
                                    base = flydsl_kernel_name(
                                        1, a_dtype, b_dtype, out_dtype, tm, tn, tk
                                    )
                                    if wpe != 1:
                                        base += f"_w{wpe}"
                                    if kb != 1:
                                        base += f"_kb{kb}"
                                    if bnt != 2:
                                        base += f"_bnt{bnt}"
                                    if go:
                                        base += "_go"
                                    if a_dtype == "fp8":
                                        base += "_gui"
                                    if xcd > 0:
                                        base += f"_xcd{xcd}"
                                    # k_wave (intra-block K-slice): only for the
                                    # small-M tiles (tile_m==32, plus 16 on a16w4 only),
                                    # and capped to <=8 total waves (<=512 threads).
                                    num_n_waves = min(4, tn // 32)
                                    _small_m = tm == 32 or (tm == 16 and is_a16w4)
                                    k_waves = (
                                        [1, 2, 4]
                                        if (_small_m and kb == 1 and not go)
                                        else [1]
                                    )
                                    for kw in k_waves:
                                        if num_n_waves * kw > 8:
                                            continue
                                        if kw > 1 and 4 * tn > tk:
                                            continue
                                        if (
                                            kw > 1
                                            and a_dtype == "fp8"
                                            and num_n_waves < 2
                                        ):
                                            continue
                                        name = base + (f"_kw{kw}" if kw > 1 else "")
                                        kernels[name] = {
                                            "stage": 1,
                                            "a_dtype": a_dtype,
                                            "b_dtype": b_dtype,
                                            "out_dtype": out_dtype,
                                            "tile_m": tm,
                                            "tile_n": tn,
                                            "tile_k": tk,
                                            "MPerBlock": tm,
                                            "waves_per_eu": wpe,
                                            "k_batch": kb,
                                            "b_nt": bnt,
                                            "gate_mode": (
                                                "mock_gate_only"
                                                if go
                                                else (
                                                    "interleave"
                                                    if a_dtype == "fp8"
                                                    else "separated"
                                                )
                                            ),
                                            "xcd_swizzle": xcd,
                                            "k_wave": kw,
                                        }
    return kernels


def get_flydsl_stage2_kernels(
    a_dtype: str, b_dtype: str, out_dtype: str
) -> dict[str, dict]:
    """Return {kernelName: params} for all supported stage2 configs."""
    kernels = {}
    is_fp4 = b_dtype == "fp4"
    is_fp8 = b_dtype == "fp8"
    tile_ns = [128, 256] if is_fp4 else [128]
    # fp4 stage2 supports tile_k=128 (pack_K=1 scale sub-group shift path) as
    # well as 256.  tile_k=128 cleanly tiles K=inter_dim for TP-sharded shapes
    # whose inter_dim is a multiple of 128 but not 256 (e.g. MiniMax TP4=384).
    tile_ks = [128, 256] if (is_fp4 or is_fp8) else [128]
    tile_ms = [16, 32, 64, 128] if is_fp4 else [32, 64, 128]
    modes = ["atomic", "reduce"]

    b_nts = [0, 2]

    xcd_swizzles = [0, 4]

    for tm in tile_ms:
        for tn in tile_ns:
            for tk in tile_ks:
                for mode in modes:
                    for bnt in b_nts:
                        for xcd in xcd_swizzles:
                            base_name = flydsl_kernel_name(
                                2, a_dtype, b_dtype, out_dtype, tm, tn, tk, mode
                            )
                            if bnt != 0:
                                base_name += f"_bnt{bnt}"
                            if xcd > 0:
                                base_name += f"_xcd{xcd}"
                            base_params = {
                                "stage": 2,
                                "a_dtype": a_dtype,
                                "b_dtype": b_dtype,
                                "out_dtype": out_dtype,
                                "tile_m": tm,
                                "tile_n": tn,
                                "tile_k": tk,
                                "mode": mode,
                                "MPerBlock": tm,
                                "b_nt": bnt,
                                "xcd_swizzle": xcd,
                            }
                            kernels[base_name] = base_params
                            kernels[base_name + "_persist"] = {
                                **base_params,
                                "persist": True,
                            }
    _register_production_variants_stage2(kernels, a_dtype, b_dtype, out_dtype)
    return kernels


def build_flydslv2_gemm2_name(
    a_dtype,
    b_dtype,
    out_dtype,
    *,
    tm,
    epilog,
    persist,
    use_nt,
    sbm=0,
    tn=256,
    tk=256,
):
    """Build a v2 layout GEMM2 name matching ``_FLYDSL_V2_GEMM2_RE``."""
    name = (
        f"flydsl_moe2_layout_a{a_dtype}_w{b_dtype}_{out_dtype}_t{tm}x{tn}x{tk}_{epilog}"
    )
    if persist:
        name += "_persist"
    if use_nt:
        name += "_nt"
    if sbm:
        name += f"_sbm{sbm}"
    return name


def get_flydsl_stage2_v2_kernels(
    a_dtype,
    b_dtype,
    out_dtype,
    block_m,
    model_dim=None,
    inter_dim=None,
):
    """Return v2 layout GEMM2 candidates, optionally filtered for a shape."""
    kernels = {}
    valid_pairs = {("fp4", "fp4"), ("fp8", "fp4"), ("fp8", "fp8")}
    if (a_dtype, b_dtype) not in valid_pairs:
        return kernels
    if a_dtype == "fp8" and b_dtype == "fp8" and block_m == 16:
        return kernels
    # tile_m=16 requires the native SBM16 layout: its A-scale chunks are only
    # valid when the sort block (sbm=block_m) is also 16, so re-tiling a larger
    # sort block down to 16 is excluded.
    bms = [
        b
        for b in (16, 32, 64, 128)
        if b <= block_m and block_m % b == 0 and (b != 16 or block_m == 16)
    ]
    tile_ns = [tn for tn in (128, 256) if model_dim is None or model_dim % tn == 0]
    tile_ks = [tk for tk in (128, 256) if inter_dim is None or inter_dim % tk == 0]
    persists = [False, True] if a_dtype == "fp4" else [False]
    for tm in bms:
        for tn in tile_ns:
            for tk in tile_ks:
                for epilog in ("atomic", "reduce"):
                    for use_nt in (True, False):
                        for persist in persists:
                            name = build_flydslv2_gemm2_name(
                                a_dtype,
                                b_dtype,
                                out_dtype,
                                tm=tm,
                                tn=tn,
                                tk=tk,
                                epilog=epilog,
                                persist=persist,
                                use_nt=use_nt,
                                sbm=block_m,
                            )
                            kernels[name] = {
                                "stage": 2,
                                "a_dtype": a_dtype,
                                "b_dtype": b_dtype,
                                "out_dtype": out_dtype,
                                "tile_m": tm,
                                "tile_n": tn,
                                "tile_k": tk,
                                "epilog": epilog,
                                "use_nt": use_nt,
                                "persist": persist,
                                "sort_block_m": block_m,
                                "v2": True,
                            }
    return kernels


def _register_production_variants_stage2(
    kernels: dict[str, dict], a_dtype: str, b_dtype: str, out_dtype: str
) -> None:
    """Append hand-tuned stage2 variants to ``kernels`` in-place."""
    # (a, b, out, tile_m, tile_n, tile_k, mode, suffix, overrides)
    PRODUCTION_VARIANTS = (
        (
            "fp4",
            "fp4",
            "bf16",
            64,
            128,
            256,
            "atomic",
            "_persist_async_w4_cumul3",
            {
                "persist": True,
                "use_async_copy": True,
                "waves_per_eu": 4,
                "cu_num_mul": 3,
            },
        ),
    )
    for pa, pb, pout, ptm, ptn, ptk, pmode, psuffix, povr in PRODUCTION_VARIANTS:
        if (pa, pb, pout) != (a_dtype, b_dtype, out_dtype):
            continue
        _base = flydsl_kernel_name(2, pa, pb, pout, ptm, ptn, ptk, pmode)
        if _base not in kernels:
            continue
        kernels[_base + psuffix] = {**kernels[_base], **povr}


# gfx950 LDS budget per workgroup. A registered name whose LDS request exceeds this
# is not merely slow, it fails to build ("local memory (N) exceeds limit"), so the
# tuner never times it and the AOT precompile silently drops the config.
_MAX_LDS_BYTES = 160 * 1024


def _gemm1_lds_bytes(tile_m: int, tile_n: int, tile_k: int, k_wave: int) -> int:
    """LDS bytes ``compile_gemm1_a16w4_port`` allocates for this tile config.

    Mirrors the ``lds_bytes`` computation in :mod:`kernels.moe_2stage_a16wmix.gemm1`:
    a per-k-wave double-buffered ``BM x TILE_K`` bf16 A tile, and (``k_wave>1``) a
    slice-K reduce scratch that overlays it. ``K`` is not known here, so the A tile
    assumes the 2-stage (pipelined) case -- true for every real ``model_dim``.
    """
    a_lds = k_wave * 2 * tile_m * tile_k * 2
    if k_wave == 1:
        return a_lds
    num_acc_n = (tile_n // (4 // k_wave)) // 16
    reduce_bytes = 4 * (num_acc_n * (tile_m // 16)) * 64 * 4 * 4
    return max(a_lds, reduce_bytes)


def get_flydsl_stage1_kernels_int4_bf16(out_dtype: str) -> dict[str, dict]:
    """Return {kernelName: params} for all supported int4_bf16 (a16wi4) stage1 configs.

    a16wi4 is served by the shared FlyDSL a16w-mix port (moe_2stage_a16wmix,
    w_dtype="int4"), which has NO grid split-K -- it uses intra-block ``k_wave``
    instead. So no ``_kb{n}`` name is registered: the deleted kernel's split-K names
    describe a capability this one does not have, and a stale CSV row naming one must
    fail loudly ("Invalid FlyDSL kernel name") rather than silently run without the
    split-K its tuned timing assumed. Retune such rows onto ``_kw{n}``.
    """
    kernels = {}
    a_dtype = "bf16"
    b_dtype = "int4"
    tile_ks = [128, 256]
    tile_ms = [16, 32, 64, 128]
    # A narrow tile_n (paired with k_wave) is the decode config: it maximizes the
    # N-tile grid, which is the port's answer to the wave starvation the old kernel
    # solved with grid split-K.
    tile_ns = [16, 32, 64, 128]

    def _emit(tm, tn, tk, *, kw=1, bnt=2):
        name = flydsl_kernel_name(1, a_dtype, b_dtype, out_dtype, tm, tn, tk)
        if bnt != 2:
            name += f"_bnt{bnt}"
        if kw != 1:
            name += f"_kw{kw}"
        kernels[name] = {
            "stage": 1,
            "a_dtype": a_dtype,
            "b_dtype": b_dtype,
            "out_dtype": out_dtype,
            "tile_m": tm,
            "tile_n": tn,
            "tile_k": tk,
            "MPerBlock": tm,
            "in_dtype": "int4_bf16",
            "b_nt": bnt,
            "k_wave": kw,
        }

    for tm in tile_ms:
        for tn in tile_ns:
            for tk in tile_ks:
                # The kernel splits the 4 waves into (4/kw) N-waves x kw K-waves, so
                # each N-wave covers tn/(4/kw) cols and needs >= 16 for the 16x16 MMA
                # (kw=1 therefore requires tn % 64 == 0); kw > 1 additionally needs
                # 4*tn <= tk so the K-slice fits the tile. b_nt=0 (L2-cached W loads)
                # is registered alongside the default nt/streaming b_nt=2: large-M
                # weight reuse wants cached, decode wants streamed.
                for kw in (1, 2, 4):
                    num_n_waves = 4 // kw
                    if tn % num_n_waves or (tn // num_n_waves) % 16:
                        continue
                    if kw > 1 and 4 * tn > tk:
                        continue
                    if _gemm1_lds_bytes(tm, tn, tk, kw) > _MAX_LDS_BYTES:
                        continue
                    for bnt in (0, 2):
                        _emit(tm, tn, tk, kw=kw, bnt=bnt)
    return kernels


def get_flydsl_stage2_kernels_int4_bf16(out_dtype: str) -> dict[str, dict]:
    """Return {kernelName: params} for all supported int4_bf16 (a16wi4) stage2 configs.

    ``b_nt`` is registered explicitly (as ``get_flydsl_stage2_kernels`` does for fp4).
    This registry is the only thing the runtime wrapper and the AOT precompile share,
    so a key it omits is one the two sides default independently -- and ``b_nt`` is
    baked into the gemm2 kernel name, so disagreeing there is a run-only cache miss.

    No ``_persist`` name is registered: ``_flydsl_moe_stage2_impl``'s a16w branch does
    not forward ``persist`` to the port, so such a name would silently run non-persist.
    """
    kernels = {}
    a_dtype = "bf16"
    b_dtype = "int4"
    tile_ks = [128, 256]
    tile_ms = [16, 32, 64, 128]
    tile_ns = [128]
    modes = ["atomic", "reduce"]

    for tm in tile_ms:
        for tn in tile_ns:
            for tk in tile_ks:
                for mode in modes:
                    base_name = flydsl_kernel_name(
                        2, a_dtype, b_dtype, out_dtype, tm, tn, tk, mode
                    )
                    kernels[base_name] = {
                        "stage": 2,
                        "a_dtype": a_dtype,
                        "b_dtype": b_dtype,
                        "out_dtype": out_dtype,
                        "tile_m": tm,
                        "tile_n": tn,
                        "tile_k": tk,
                        "mode": mode,
                        "MPerBlock": tm,
                        "in_dtype": "int4_bf16",
                        "b_nt": 0,
                    }
    return kernels


def _register_all_configs():
    """Pre-populate _KERNEL_PARAMS with all supported configs at import time."""
    for a in ("fp8", "fp4", "fp16", "bf16"):
        for b in ("fp4",):
            for out in ("bf16", "f16"):
                _KERNEL_PARAMS.update(get_flydsl_stage1_kernels(a, b, out))
                _KERNEL_PARAMS.update(get_flydsl_stage2_kernels(a, b, out))
    # mxfp8 (a8w8): fp8 activation + fp8 weight, per-1x32 e8m0 microscale.
    for out in ("bf16", "f16"):
        _KERNEL_PARAMS.update(get_flydsl_stage1_kernels("fp8", "fp8", out))
        _KERNEL_PARAMS.update(get_flydsl_stage2_kernels("fp8", "fp8", out))
    # int4_bf16 (a16wi4) configs
    for out in ("bf16", "f16"):
        _KERNEL_PARAMS.update(get_flydsl_stage1_kernels_int4_bf16(out))
        _KERNEL_PARAMS.update(get_flydsl_stage2_kernels_int4_bf16(out))


_register_all_configs()


def compile_flydsl_moe_stage1(
    model_dim: int,
    inter_dim: int,
    experts: int,
    topk: int,
    tile_m: int,
    tile_n: int,
    tile_k: int,
    doweight_stage1: bool,
    a_dtype: str,
    b_dtype: str,
    out_dtype: str,
    act: str = "silu",
    persist_m: int = 1,
    use_async_copy: bool = False,
    k_batch: int = 1,
    waves_per_eu: int = 3,
    b_nt: int = 2,
    gate_mode: str = "separated",
    model_dim_pad: int = 0,
    inter_dim_pad: int = 0,
    enable_bias: bool = False,
    a_scale_one: bool = False,
    xcd_swizzle: int = 0,
    k_wave: int = 1,
    v2_output_layout: bool = False,
):
    """Compile stage1 kernel (cached via underlying lru_cache)."""
    # a16w-mix (bf16 A x {fp4 mxfp4, int4} W): build the ported gemm1
    # (moe_2stage_a16wmix), consuming the standard GGUU W1+scale layout
    # (w_layout="standard"), matching main. a16wi4 shares this compile entry so AOT
    # builds the same kernel the runtime early-return launches; its W1 is the
    # OLD-kernel int4 prep (pack_int8_to_packed_int4(shuffle_weight(w,(16,16)))) +
    # (E,G//2,N,2) bf16 scale.
    if a_dtype == "bf16" and b_dtype in ("fp4", "int4"):
        from flydsl.runtime.device import get_rocm_arch

        from .kernels.moe_2stage_a16wmix.gemm1 import compile_gemm1_a16w4_port

        return compile_gemm1_a16w4_port(
            BM=tile_m,
            D_HIDDEN=model_dim,
            D_INTER=inter_dim,
            NE=experts,
            TOPK=topk,
            TILE_N=tile_n,
            TILE_K=tile_k,
            act=act,
            b_cache_mod=b_nt,
            xcd_swizzle=xcd_swizzle,
            waves_per_eu=waves_per_eu,
            w_dtype=b_dtype,
            w_layout="standard",
            k_wave=k_wave,
            # gfx942 lacks K=32 bf16 MFMA + v_cvt_pk_bf16_f32 -> K=16 fallback.
            use_k16="gfx95" not in str(get_rocm_arch()),
        )
    if b_dtype in ("fp4", "fp8"):
        from .kernels.mixed_moe_gemm_2stage import GateMode, compile_mixed_moe_gemm1

        return compile_mixed_moe_gemm1(
            model_dim=model_dim,
            inter_dim=inter_dim,
            experts=experts,
            topk=topk,
            tile_m=tile_m,
            tile_n=tile_n,
            tile_k=tile_k,
            doweight_stage1=doweight_stage1,
            a_dtype=a_dtype,
            b_dtype=b_dtype,
            out_dtype=out_dtype,
            act=act,
            persist_m=persist_m,
            use_async_copy=use_async_copy,
            k_batch=k_batch,
            waves_per_eu=waves_per_eu,
            b_nt=b_nt,
            gate_mode=GateMode(gate_mode),
            model_dim_pad=model_dim_pad,
            inter_dim_pad=inter_dim_pad,
            enable_bias=enable_bias,
            a_scale_one=a_scale_one,
            xcd_swizzle=xcd_swizzle,
            k_wave=k_wave,
            v2_output_layout=v2_output_layout,
        )
    else:
        raise ValueError(
            f"Unsupported stage1 dtype combination: a_dtype={a_dtype}, b_dtype={b_dtype}"
        )


def compile_flydsl_moe_stage2(
    model_dim: int,
    inter_dim: int,
    experts: int,
    topk: int,
    tile_m: int,
    tile_n: int,
    tile_k: int,
    doweight_stage2: bool,
    a_dtype: str,
    b_dtype: str,
    out_dtype: str,
    accumulate: bool = True,
    persist_m: int = 1,
    sort_block_m: int = 0,
    waves_per_eu: int | None = None,
    use_async_copy: bool = False,
    cu_num_mul: int = 1,
    b_nt: int = 0,
    model_dim_pad: int = 0,
    inter_dim_pad: int = 0,
    xcd_swizzle: int = 0,
    enable_bias: bool = False,
    mode: str = "atomic",
):
    """Compile stage2 kernel (cached via underlying lru_cache)."""
    # a16w-mix (bf16 A x {fp4 mxfp4, int4} W) down-proj: build the ported gemm2
    # (moe_2stage_a16wmix); its gate_up=False W2+scale layout matches the standard
    # shuffle_weight/e8m0 (a16wi4: pack_int8_to_packed_int4(shuffle_weight) + bf16 scale).
    if a_dtype == "bf16" and b_dtype in ("fp4", "int4"):
        from flydsl.runtime.device import get_rocm_arch

        from .kernels.moe_2stage_a16wmix.gemm2 import compile_gemm2_a16w4_port

        return compile_gemm2_a16w4_port(
            BM=tile_m,
            NE=experts,
            N_OUT=model_dim,
            D_INTER=inter_dim,
            TILE_N=tile_n,
            TILE_K=tile_k,
            xcd_swizzle=xcd_swizzle,
            b_cache_mod=b_nt,
            waves_per_eu=waves_per_eu,
            w_dtype=b_dtype,
            # gfx942 lacks K=32 bf16 MFMA + v_cvt_pk_bf16_f32 -> K=16 fallback.
            use_k16="gfx95" not in str(get_rocm_arch()),
            epilog=("reduce" if b_dtype == "int4" and mode == "reduce" else "atomic"),
            topk=topk,
        )
    if b_dtype in ("fp4", "fp8"):
        from .kernels.mixed_moe_gemm_2stage import compile_mixed_moe_gemm2

        return compile_mixed_moe_gemm2(
            model_dim=model_dim,
            inter_dim=inter_dim,
            experts=experts,
            topk=topk,
            tile_m=tile_m,
            tile_n=tile_n,
            tile_k=tile_k,
            doweight_stage2=doweight_stage2,
            a_dtype=a_dtype,
            b_dtype=b_dtype,
            out_dtype=out_dtype,
            accumulate=accumulate,
            persist_m=persist_m,
            sort_block_m=sort_block_m,
            waves_per_eu=waves_per_eu,
            use_async_copy=use_async_copy,
            cu_num_mul=cu_num_mul,
            # API parity (reviewer #3): forward `b_nt` and `xcd_swizzle`
            # from the kernel-name parser. They are accepted as ignored
            # kwargs on the fp4xfp4 path so callers parsing the
            # `_bnt{N}` / `_xcd{N}` registry suffixes don't need
            # per-dtype special cases.
            b_nt=b_nt,
            xcd_swizzle=xcd_swizzle,
            model_dim_pad=model_dim_pad,
            inter_dim_pad=inter_dim_pad,
            enable_bias=enable_bias,
        )
    else:
        raise ValueError(
            f"Unsupported stage2 dtype combination: a_dtype={a_dtype}, b_dtype={b_dtype}"
        )


# Private helpers


_DLPACK_SAFE = (torch.uint8, torch.float16, torch.bfloat16, torch.float32)


def _view_safe(t: torch.Tensor) -> torch.Tensor:
    """View as uint8 if dtype is not dlpack-safe, otherwise return as-is."""
    return (
        t.view(torch.uint8)
        if t is not None and t.numel() > 0 and t.dtype not in _DLPACK_SAFE
        else t
    )


def runtime_swiglu_limit(swiglu_limit: float | None, act: str) -> float:
    """Normalize swiglu_limit into the runtime f32 clamp bound passed to kernels.

    The kernels always clamp using this value, so "no clamp" is encoded as +inf:
      - swiglu: defaults to 7.0 when unset (matches the reference ``swiglu()``).
      - silu:   clamps only when a positive limit is configured, else +inf
                (matches the reference's ``if swiglu_limit:`` truthiness).
    """
    if act == "swiglu":
        return float(swiglu_limit) if swiglu_limit else 7.0
    return float(swiglu_limit) if swiglu_limit else float("inf")


def _s1_args_fp4(
    out,
    a,
    w,
    a_scale,
    w_scale,
    sorted_ids,
    sorted_expert_ids,
    sorted_weights,
    num_valid_ids,
    out_scale_sorted,
    token_num,
    n_in,
    k_in,
    size_expert_ids_in,
    dev,
    bias=None,
    stream=None,
    swiglu_limit=float("inf"),
    situ_beta=1.0,
    situ_linear_beta=1.0,
    pass_swiglu_limit: bool = True,
):
    empty_f32 = torch.empty(0, device=dev, dtype=torch.float32)
    _bias = bias if bias is not None else empty_f32
    if stream is None:
        stream = torch.cuda.current_stream()
    args = (
        ptr_arg(out),
        ptr_arg(a),
        ptr_arg(w),
        ptr_arg(a_scale),
        ptr_arg(w_scale),
        ptr_arg(sorted_ids),
        ptr_arg(sorted_expert_ids),
        ptr_arg(sorted_weights),
        ptr_arg(num_valid_ids),
        ptr_arg(_bias),
        ptr_arg(out_scale_sorted),
        token_num,
        n_in,
        k_in,
        size_expert_ids_in,
    )
    if pass_swiglu_limit:
        beta = float(situ_beta)
        linear_beta = float(situ_linear_beta)
        return args + (
            beta,
            1.0 / beta,
            linear_beta,
            1.0 / linear_beta,
            float(swiglu_limit),
            stream,
        )
    return args + (stream,)


def _s1_args_std(
    out,
    a,
    w,
    a_scale,
    w_scale,
    sorted_ids,
    sorted_expert_ids,
    sorted_weights,
    num_valid_ids,
    token_num,
    n_in,
    k_in,
    size_expert_ids_in,
    stream=None,
):
    if stream is None:
        stream = torch.cuda.current_stream()
    return (
        ptr_arg(out),
        ptr_arg(a),
        ptr_arg(w),
        ptr_arg(a_scale),
        ptr_arg(w_scale),
        ptr_arg(sorted_ids),
        ptr_arg(sorted_expert_ids),
        ptr_arg(sorted_weights),
        ptr_arg(num_valid_ids),
        token_num,
        n_in,
        k_in,
        size_expert_ids_in,
        stream,
    )


def _s2_args_fp4(
    target,
    a,
    w,
    a_scale,
    w_scale,
    sorted_ids,
    sorted_expert_ids,
    sorted_weights,
    num_valid_ids,
    token_num,
    x_rows,
    n_in,
    k_in,
    blocks,
    dev,
    bias=None,
    stream=None,
):
    _bias = (
        bias.view(-1)
        if bias is not None
        else torch.empty(0, device=dev, dtype=torch.float32)
    )
    if stream is None:
        stream = torch.cuda.current_stream()
    return (
        ptr_arg(target),
        ptr_arg(a),
        ptr_arg(w),
        ptr_arg(a_scale),
        ptr_arg(w_scale),
        ptr_arg(sorted_ids),
        ptr_arg(sorted_expert_ids),
        ptr_arg(sorted_weights),
        ptr_arg(num_valid_ids),
        ptr_arg(_bias),
        token_num,
        x_rows,
        n_in,
        k_in,
        blocks,
        stream,
    )


def _s2_args_std(
    target,
    a,
    w,
    a_scale,
    w_scale,
    sorted_ids,
    sorted_expert_ids,
    sorted_weights,
    num_valid_ids,
    token_num,
    n_in,
    k_in,
    blocks,
    stream=None,
):
    if stream is None:
        stream = torch.cuda.current_stream()
    return (
        ptr_arg(target),
        ptr_arg(a),
        ptr_arg(w),
        ptr_arg(a_scale),
        ptr_arg(w_scale),
        ptr_arg(sorted_ids),
        ptr_arg(sorted_expert_ids),
        ptr_arg(sorted_weights),
        ptr_arg(num_valid_ids),
        token_num,
        n_in,
        k_in,
        blocks,
        stream,
    )


def _run_compiled(exe, args):
    """Tuple-argument adapter for the existing MoE and AOT launch callers."""
    return _dispatch_compiled(exe, *args)


_S2_LEGACY_FP8_SCALE_BLK = 8
_S2_LEGACY_FP8_PITCH_ALIGN = 0


def _run_moe_reduction(
    target,
    out,
    token_num,
    topk,
    model_dim,
    expert_mask=None,
    topk_ids=None,
    stream=None,
    is_fp8=False,
    topk_weights=None,
    fp8_scale_blk=None,
    fp8_pitch_align=None,
):
    """Topk reduction epilogue for stage2 reduce mode."""
    use_mask = expert_mask is not None
    if use_mask and topk_ids is None:
        raise ValueError(
            "topk_ids is required when expert_mask is provided for reduce mode"
        )
    # Map torch dtype -> compile_moe_reduction dtype_str
    if out.dtype == torch.float16:
        _reduce_dtype_str = "f16"
    elif out.dtype == torch.bfloat16:
        _reduce_dtype_str = "bf16"
    elif out.dtype == torch.float32:
        _reduce_dtype_str = "f32"
    else:
        _reduce_dtype_str = None

    if _reduce_dtype_str is None:
        # Unsupported dtype for the masked kernel -- fall back to torch.sum.
        # This drops the EP mask, so only valid for non-EP runs.
        if use_mask:
            raise NotImplementedError(
                f"Masked moe reduction not supported for dtype {out.dtype}"
            )
        torch.sum(target.view(token_num, topk, model_dim), dim=1, out=out)
        return

    from .kernels.moe_reduce import compile_moe_reduction

    # fp8 route-out: X is a flat uint8 [rows, model_dim + model_dim/8] buffer,
    # reduced (fp8 * e8m0) -> out.dtype. Dense dtypes reduce the contiguous
    # X[tokens, topk, model_dim]. out_dtype_str is only used by the fp8 path.
    out_dtype_str = _reduce_dtype_str
    if is_fp8:
        from .kernels.mxfp4_gemm_common import FP8OUT_PITCH_ALIGN, fp8out_scale_blk

        _reduce_dtype_str = "fp8"
        out_dtype_str = "bf16" if out.dtype == torch.bfloat16 else "f16"
        X = target
        fp8_scale_blk = (
            fp8out_scale_blk(model_dim) if fp8_scale_blk is None else int(fp8_scale_blk)
        )
        fp8_pitch_align = (
            FP8OUT_PITCH_ALIGN if fp8_pitch_align is None else int(fp8_pitch_align)
        )
    else:
        X = target.view(token_num, topk, model_dim)
    if use_mask:
        em = expert_mask.to(torch.int32).contiguous()
        tk = topk_ids.to(torch.int32).contiguous()
    else:
        # Placeholders; kernel ignores them when use_mask=False (and for fp8).
        em = torch.empty(0, device=out.device, dtype=torch.int32)
        tk = torch.empty(0, device=out.device, dtype=torch.int32)
    # Set when stage2 deferred the route-weight multiply to this reduction.
    use_weight = topk_weights is not None
    tw = (
        topk_weights.to(torch.float32).contiguous()
        if use_weight
        else torch.empty(0, device=out.device, dtype=torch.float32)
    )
    if stream is None:
        stream = torch.cuda.current_stream()
    # expert_mask is sized by the global expert count (!= w2.shape[0] under EP).
    num_experts = int(expert_mask.numel()) if use_mask else 0
    reduce_exe = compile_moe_reduction(
        topk=topk,
        model_dim=model_dim,
        dtype_str=_reduce_dtype_str,
        use_mask=use_mask,
        num_experts=num_experts,
        out_dtype_str=out_dtype_str,
        use_weight=use_weight,
        scale_blk=fp8_scale_blk if is_fp8 else None,
        pitch_align=fp8_pitch_align if is_fp8 else None,
    )
    _run_compiled(
        reduce_exe,
        (
            ptr_arg(X),
            ptr_arg(out),
            ptr_arg(em),
            ptr_arg(tk),
            ptr_arg(tw),
            token_num,
            stream,
        ),
    )


# ---------------------------------------------------------------------------
# gfx1250 MXScale shape-alignment helpers
#
# The FlyDSL mxscale MoE kernels hard-require K (the GEMM contraction dim,
# stage1: model_dim, stage2: inter_dim) be divisible by tile_k (itself a
# multiple of WMMA_K=128), and tile_n to divide N (stage1: 2*inter_dim with
# the stage1 wrapper also requiring inter_dim % tile_n == 0; stage2:
# model_dim). Model shapes like GPT-OSS (2880) break both constraints with
# default tile_n=128 / tile_k=128.
#
# The helpers below let the gfx1250 stage1/stage2 wrappers (a) pick the
# largest legal tile_n that divides the required N dims, and (b) zero-pad
# activations, weights and scales on the K dim to the next multiple of
# tile_k. Zero padding is algebraically safe for mx-quantized GEMM (the
# extra K-slice contributes 0 * anything = 0), and is cheap relative to the
# kernel cost (~2% for 2944 vs 2880).
# ---------------------------------------------------------------------------

_MXSCALE_FORMAT_PACK = {
    # in_dtype: (pack_a, pack_b, weight_is_preshuffled)
    "fp4": (2, 2, False),
    "fp8": (1, 1, True),
    "a8w4": (1, 2, True),
}


# Cache padded weight / scale tensors keyed on storage pointer so that
# repeated fused_moe calls with the same W / W_scale don't re-pad +
# re-memcpy ~100MB per invocation. This is the dominant cost for shapes
# whose model_dim is not natively tile_k-aligned (e.g. GPT-OSS 2880 ->
# padded to 2944).
#
# Key:   (data_ptr, numel, element_size, delta_bytes, pad_value, preshuffled)
# Value: padded tensor (strong ref keeps the entry alive).
# Policy: FIFO eviction bounded by _MXSCALE_PAD_CACHE_MAX_BYTES total VRAM
# occupancy (default 512MB) to avoid OOM'ing on multi-GB weight tensors.
# Disable via AITER_GFX1250_DISABLE_PAD_CACHE=1 if memory-constrained.
_MXSCALE_PAD_CACHE: dict = {}
_MXSCALE_PAD_CACHE_BYTES: int = 0
_MXSCALE_PAD_CACHE_MAX_BYTES: int = int(
    os.environ.get("AITER_GFX1250_PAD_CACHE_MAX_BYTES", str(512 * 1024 * 1024))
)
_MXSCALE_PAD_CACHE_ENABLED: bool = not bool(
    int(os.environ.get("AITER_GFX1250_DISABLE_PAD_CACHE", "0"))
)


def _mxscale_pad_cache_key(t: torch.Tensor, delta: int, value: int, preshuffled: bool):
    return (
        int(t.data_ptr()),
        int(t.numel()),
        int(t.element_size()),
        int(delta),
        int(value),
        bool(preshuffled),
    )


def _mxscale_pad_cache_get(key):
    if not _MXSCALE_PAD_CACHE_ENABLED:
        return None
    return _MXSCALE_PAD_CACHE.get(key)


def _mxscale_pad_cache_put(key, value):
    global _MXSCALE_PAD_CACHE_BYTES
    if not _MXSCALE_PAD_CACHE_ENABLED:
        return
    # nbytes of the padded tensor we would cache
    nbytes = int(value.numel()) * int(value.element_size())
    if nbytes > _MXSCALE_PAD_CACHE_MAX_BYTES:
        # Too big to cache without blowing the budget; skip entirely.
        return
    # Evict oldest entries (FIFO) until the new one fits within the byte budget.
    while (
        _MXSCALE_PAD_CACHE_BYTES + nbytes
    ) > _MXSCALE_PAD_CACHE_MAX_BYTES and _MXSCALE_PAD_CACHE:
        oldest_key = next(iter(_MXSCALE_PAD_CACHE))
        evicted = _MXSCALE_PAD_CACHE.pop(oldest_key)
        _MXSCALE_PAD_CACHE_BYTES -= int(evicted.numel()) * int(evicted.element_size())
    _MXSCALE_PAD_CACHE[key] = value
    _MXSCALE_PAD_CACHE_BYTES += nbytes


def _mxscale_align_up(x: int, align: int) -> int:
    return ((int(x) + int(align) - 1) // int(align)) * int(align)


def _mxscale_pick_tile_n(
    default_tile_n: int, *required_divisors: int, in_dtype: str = "fp8", align: int = 16
) -> int:
    """Largest tile_n <= default_tile_n that divides every N dim in
    ``required_divisors`` and is a multiple of ``align`` (bumped to 32 for
    fp4, which uses WMMA_N_EFF=32).

    Matches FlyDSL's own ``bench_resolve_tiles`` heuristic (largest multiple
    of align that divides the N dim). The downstream launch-shape picker
    (`_pick_fp16_single_launch_shape`) will adapt m_warp/n_warp to whatever
    tile_n we pick, falling back to degenerate shapes such as n_warp=1 when
    needed (e.g. tile_n=240 for GPT-OSS fp8).
    """
    if in_dtype == "fp4":
        align = max(align, 32)
    tn = int(default_tile_n)
    while tn >= align:
        if all((int(d) % tn) == 0 for d in required_divisors):
            return tn
        tn -= align
    return align


def _mxscale_zero_pad_last(
    t: torch.Tensor, delta: int, value: int = 0, cache: bool = False
) -> torch.Tensor:
    """Append ``delta`` elements of ``value`` along the last dim (default 0).

    ``torch.nn.functional.pad`` does not implement some 1-byte float dtypes
    (e.g. Float8_e8m0fnu / Float8_e4m3fn / Float4_e2m1fn_x2); operate through
    a uint8 view in that case, then restore the original dtype.

    ``value`` is interpreted as the raw byte/element value (e.g. 0x7F for
    E8M0 = 1.0, 0x00 for E8M0 = 2^-127 / fp8 zero).

    When ``cache=True`` (typical for static weight/scale tensors), the result
    is memoized by the input's storage pointer so repeated calls with the
    same tensor avoid redoing the ~100MB memcpy.
    """
    if int(delta) <= 0:
        return t
    if cache:
        key = _mxscale_pad_cache_key(t, int(delta), int(value), False)
        cached = _mxscale_pad_cache_get(key)
        if cached is not None:
            return cached
    if t.element_size() == 1 and t.dtype not in (torch.uint8, torch.int8):
        orig_dtype = t.dtype
        u8 = t.contiguous().view(torch.uint8)
        padded = torch.nn.functional.pad(u8, (0, int(delta)), value=int(value))
        padded = padded.view(orig_dtype)
    else:
        padded = torch.nn.functional.pad(t.contiguous(), (0, int(delta)), value=value)
    if cache:
        _mxscale_pad_cache_put(key, padded)
    return padded


def _mxscale_pad_weight_k(
    w: torch.Tensor, delta_bytes: int, weight_is_preshuffled: bool, cache: bool = True
) -> torch.Tensor:
    """Zero-pad a weight tensor of shape ``(E, N, K/pack_b)`` on the K-byte
    (last) dim.

    When the caller has already preshuffled the weight
    (fp8 / a8w4 path), a raw ``F.pad`` on the last dim would insert zero
    bytes *inside* each 16-wide shuffled column group, not at the end of
    the virtual K axis. Instead reshape into the underlying 16x16 tile grid
    and append whole zero tiles, which preserves the invariant
    ``preshuffle(pad(W)) == pad_shuffled(preshuffle(W))``.
    """
    if int(delta_bytes) <= 0:
        return w
    if not weight_is_preshuffled:
        return _mxscale_zero_pad_last(w, int(delta_bytes), cache=cache)

    if cache:
        key = _mxscale_pad_cache_key(w, int(delta_bytes), 0, True)
        cached = _mxscale_pad_cache_get(key)
        if cached is not None:
            return cached

    if int(delta_bytes) % 16 != 0:
        raise ValueError(
            f"preshuffled K-pad delta must be a multiple of 16 bytes, got {delta_bytes}"
        )
    E, N, K_old = w.shape
    if N % 16 != 0 or K_old % 16 != 0:
        raise ValueError(
            f"preshuffled weight must have N and K/pack_b divisible by 16, got N={N}, K={K_old}"
        )

    orig_dtype = w.dtype
    w_u8 = w.contiguous()
    if w.element_size() == 1 and w.dtype not in (torch.uint8, torch.int8):
        w_u8 = w_u8.view(torch.uint8)

    # Tile view: (E, N/16, K/16, 16, 16). Append delta_bytes/16 zero
    # tile-columns along the K-tile dim (dim 2).
    tile_view = w_u8.view(E, N // 16, K_old // 16, 16, 16)
    delta_tiles = int(delta_bytes) // 16
    padded = torch.nn.functional.pad(tile_view, (0, 0, 0, 0, 0, delta_tiles))
    padded = padded.contiguous().view(E, N, K_old + int(delta_bytes))
    if padded.dtype != orig_dtype:
        padded = padded.view(orig_dtype)
    if cache:
        _mxscale_pad_cache_put(key, padded)
    return padded


@functools.cache
def _get_compiled_silu_fused(
    inter_dim: int,
    topk: int,
    quant_mode: str = "fp4",
    gui_layout: bool = False,
    act: str = "silu",
    enable_bias: bool = False,
):
    """Compile and cache the fused gate activation + quant + scale-sort kernel."""
    from aiter.ops.flydsl.kernels.silu_and_mul_fq import build_silu_and_mul_fq_module

    return build_silu_and_mul_fq_module(
        inter_dim,
        topk,
        quant_mode,
        gui_layout,
        act=act,
        enable_bias=enable_bias,
    )


@functools.cache
def _get_compiled_swiglu(inter_dim: int):
    """Compile and cache the fused swiglu_and_mul kernel (interleaved input)."""
    from aiter.ops.flydsl.kernels.swiglu_and_mul import build_swiglu_and_mul_module

    return build_swiglu_and_mul_module(inter_dim)


def flydsl_swiglu_and_mul_interleaved(
    input: torch.Tensor,
    out: torch.Tensor,
) -> None:
    """Fused swiglu activation for interleaved (gate/up block-interleaved) layout.

    input: (rows, inter_dim*2) bf16, interleaved layout.
    out:   (rows, inter_dim) bf16.
    """
    inter_dim = out.shape[-1]
    num_rows = input.shape[0]
    _swiglu_fn = _get_compiled_swiglu(inter_dim)
    _run_compiled(
        _swiglu_fn,
        (
            ptr_arg(input),
            ptr_arg(out),
            num_rows,
            torch.cuda.current_stream(),
        ),
    )


def flydsl_silu_and_mul_interleaved(
    input: torch.Tensor,
    out: torch.Tensor,
    sorted_token_ids: torch.Tensor,
    num_valid_ids: torch.Tensor,
    token_num: int,
    topk: int,
    quant_mode: str = "none",
    gui_layout: bool = True,
) -> None:
    """Fused silu activation for interleaved (gate/up block-interleaved) layout.

    input: (rows, inter_dim*2) bf16, interleaved layout.
    out:   (rows, inter_dim) bf16.
    """
    inter_dim = out.shape[-1]
    num_sorted_rows = sorted_token_ids.shape[0]
    _silu_fn = _get_compiled_silu_fused(
        inter_dim,
        topk,
        quant_mode=quant_mode,
        gui_layout=gui_layout,
        act="silu",
    )
    empty_scale = torch.empty(0, dtype=torch.uint8, device=out.device)
    empty_i32 = torch.empty(0, dtype=torch.int32, device=out.device)
    empty_f32 = torch.empty(0, dtype=torch.float32, device=out.device)
    _run_compiled(
        _silu_fn,
        (
            ptr_arg(input),
            ptr_arg(out),
            ptr_arg(empty_scale),
            ptr_arg(sorted_token_ids),
            ptr_arg(num_valid_ids),
            ptr_arg(empty_i32),
            ptr_arg(empty_f32),
            token_num,
            num_sorted_rows,
            1.0,
            1.0,
            1.0,
            1.0,
            float("inf"),
            torch.cuda.current_stream(),
        ),
    )


# Public API


def _flydsl_moe_stage1_impl(
    a: torch.Tensor,
    w1: torch.Tensor,
    sorted_token_ids: torch.Tensor,
    sorted_expert_ids: torch.Tensor,
    num_valid_ids: torch.Tensor,
    out: torch.Tensor | None = None,
    topk: int = 1,
    *,
    tile_m: int = 32,
    tile_n: int = 256,
    tile_k: int = 256,
    a_dtype: str = "fp8",
    b_dtype: str = "fp4",
    out_dtype: str = "bf16",
    act: str = "silu",
    situ_beta: float = 1.0,
    situ_linear_beta: float = 1.0,
    w1_scale: torch.Tensor | None = None,
    a1_scale: torch.Tensor | None = None,
    sorted_weights: torch.Tensor | None = None,
    persist_m: int = 0,
    use_async_copy: bool = False,
    k_batch: int = 1,
    k_batch_intra_block: int | None = None,
    waves_per_eu: int = 3,
    b_nt: int = 0,
    gate_mode: str = "separated",
    model_dim_pad: int = 0,
    inter_dim_pad: int = 0,
    bias: torch.Tensor | None = None,
    topk_ids: torch.Tensor | None = None,
    a_scale_one: bool = False,
    xcd_swizzle: int = 0,
    swiglu_limit: float | None = None,
    k_wave: int = 1,
    v2_output_layout: bool = False,
    w_layout: str = "standard",
    _compile_kernel=compile_flydsl_moe_stage1,
    _build_mx_args=_s1_args_fp4,
):
    """Fused gate+up GEMM (MOE stage1).

    a: (token_num, model_dim), w1: (E, 2*inter_dim, model_dim) pre-shuffled.
    model_dim and inter_dim INCLUDE padding (model_dim_pad, inter_dim_pad).
    bias: optional (E, 2*inter_dim) f32 bias added before activation.
    For fp4 stage1, `w1`/`w1_scale` must use the same preshuffle layout as
    `shuffle_weight_a16w4(w1, 16, True)` and `shuffle_scale_a16w4(w1_scale, E, True)`.

    When fuse_quant=True, the kernel fuses quantization (fp4/fp8, inferred from
    out_dtype) and writes e8m0 scales in sorted tiled layout directly.

    When k_batch>1 (split-K), the kernel outputs gate/up partials via atomic
    add into a zeroed buffer, then silu_and_mul fuses activation + reduction.

    gate_mode controls the gate/up computation strategy (see GateMode enum).

    `_compile_kernel` and `_build_mx_args` are injectable so the heterogeneous
    shared-expert path can reuse this launcher with its own kernel builders.

    Returns:
        Basic:                      out
        fuse_quant:                 (out, out_scale_sorted)
    """
    if k_batch_intra_block is not None:
        k_batch = k_batch_intra_block

    token_num = a.shape[0]
    E = w1.shape[0]
    inter_dim = w1.shape[1] // 2
    model_dim = a.shape[1]

    if a_dtype == "fp4":
        model_dim = model_dim * 2

    _need_fp4 = out_dtype == "fp4"
    _need_fp8 = out_dtype == "fp8"
    _fuse_any_quant = _need_fp4 or _need_fp8
    _base_out_dtype = "bf16" if _fuse_any_quant else out_dtype
    from aiter.utility import dtypes

    if _need_fp4:
        torch_out_dtype = dtypes.fp4x2
    elif _need_fp8:
        torch_out_dtype = dtypes.fp8
    else:
        torch_out_dtype = dtypes.bf16 if out_dtype == "bf16" else dtypes.fp16
    _is_splitk = k_batch > 1
    gate_up_interleave = gate_mode == "interleave"

    _v2_output_layout = _fuse_any_quant and not _is_splitk and v2_output_layout

    dev = a.device
    # a16w-mix ported gemm1: bf16 A x {mxfp4 (a16w4), int4 (a16wi4)} W -> bf16 sorted
    # intermediate, threaded to stage2 unchanged. Tiles from the CSV kernelName.
    # mxfp4 W1 is GGUU (`w_layout="standard"`) or GUGU (`"guinterleave"`, Silu
    # INTERLEAVE). a16wi4 W1 is the OLD-kernel int4 prep
    # (pack_int8_to_packed_int4(shuffle_weight(w,(16,16)))) + (E,G//2,N,2) bf16 scale.
    # wpe=1 (a no-_w name) must map to None: waves_per_eu=1 is a real occupancy cap.
    _g1_waves_per_eu = (
        waves_per_eu if (waves_per_eu is not None and int(waves_per_eu) > 1) else None
    )
    _is_a16w_port = a_dtype == "bf16" and b_dtype in ("fp4", "int4")
    if _is_a16w_port:
        from aiter.ops.flydsl.kernels.moe_2stage_a16wmix import flydsl_a16w4_gemm1

        _act = "situv2" if act in ("situv2", "situ") else act
        sorted_size = int(sorted_expert_ids.shape[0]) * int(tile_m)
        _alloc = torch.zeros if inter_dim_pad > 0 else torch.empty
        inter_sorted = _alloc(sorted_size, inter_dim, dtype=torch.bfloat16, device=dev)
        flydsl_a16w4_gemm1(
            a_bf16=a.to(torch.bfloat16).contiguous(),
            w1_u8=w1.view(torch.uint8).contiguous(),
            w1_scale_u8=(
                w1_scale.view(torch.uint8).contiguous().view(-1)
                if w1_scale is not None
                else torch.empty(0, dtype=torch.uint8, device=dev)
            ),
            sorted_expert_ids=sorted_expert_ids,
            cumsum_tensor=num_valid_ids.to(torch.int32).contiguous(),
            m_indices=sorted_token_ids.to(torch.int32).contiguous(),
            inter_sorted_bf16=inter_sorted,
            n_tokens=token_num,
            NE=E,
            D_HIDDEN=model_dim,
            D_INTER=inter_dim,
            topk=topk,
            tile_m=int(tile_m),
            tile_n=tile_n,
            tile_k=tile_k,
            k_wave=k_wave,
            # Forwarded so the port's k_batch != 1 guard actually fires: the port has
            # no grid split-K, and dropping the request here would silently run a
            # non-split-K kernel under a name whose tuned timing assumed one.
            k_batch=k_batch,
            b_nt=b_nt,
            xcd_swizzle=xcd_swizzle,
            waves_per_eu=_g1_waves_per_eu,
            act=_act,
            situ_beta=situ_beta,
            situ_linear_beta=situ_linear_beta,
            swiglu_limit=runtime_swiglu_limit(swiglu_limit, _act),
            w_dtype=b_dtype,
            w_layout=(
                "guinterleave"
                if (b_dtype == "fp4" and w_layout == "guinterleave")
                else "standard"
            ),
        )
        return inter_sorted
    # The gate/up (N) axis tile must divide inter_dim; for non-256-aligned
    # inter_dim, tile_n=256 over-reads/writes the N axis (OOB -> wrong output
    # or memfault). Downgrade to a divisor (128). Applies to both a16w4
    # (bf16 x mxfp4) and a8w4 (fp8 x mxfp4); a4w4 is unaffected.
    if b_dtype == "fp4" and a_dtype in ("bf16", "fp8"):
        tile_n = resolve_flydsl_stage1_tile_n(inter_dim, tile_n)
    _splitk_fp4 = _is_splitk and _need_fp4
    _gui_sk = gate_up_interleave and _is_splitk
    _gui_sk_fused = _gui_sk and _fuse_any_quant

    if out is None:
        if _v2_output_layout:
            _sorted_rows = max(
                sorted_token_ids.shape[0], sorted_expert_ids.shape[0] * tile_m
            )
            if _need_fp4:
                out = torch.empty(
                    (_sorted_rows, inter_dim // 2), dtype=dtypes.fp4x2, device=dev
                )
            else:
                out = torch.empty(
                    (_sorted_rows, inter_dim), dtype=dtypes.fp8, device=dev
                )
        elif _need_fp4 or (_gui_sk_fused and _need_fp4):
            out = torch.empty(
                (token_num, topk, inter_dim // 2), dtype=dtypes.fp4x2, device=dev
            )
        elif _need_fp8 or (_gui_sk_fused and _need_fp8):
            out = torch.empty(
                (token_num, topk, inter_dim), dtype=dtypes.fp8, device=dev
            )
        else:
            out = torch.empty(
                (token_num, topk, inter_dim), dtype=torch_out_dtype, device=dev
            )

    if _is_splitk:
        torch_tmp_out_dtype = dtypes.bf16 if _base_out_dtype == "bf16" else dtypes.fp16
        tmp_out = torch.zeros(
            (token_num, topk, inter_dim * 2), dtype=torch_tmp_out_dtype, device=dev
        )
    else:
        tmp_out = None

    flat_a_scale = (
        a1_scale.view(-1) if a1_scale is not None else torch.empty(0, device=dev)
    )
    flat_w_scale = (
        w1_scale.view(-1) if w1_scale is not None else torch.empty(0, device=dev)
    )
    sw = (
        sorted_weights
        if sorted_weights is not None
        else torch.empty(0, device=dev, dtype=torch.float32)
    )

    _need_quant = _fuse_any_quant or _splitk_fp4 or _gui_sk_fused
    _need_sort = _need_quant

    _sort_block_m = tile_m
    _all_blks = sorted_expert_ids.shape[0]
    _dense_blks = (
        min(token_num * topk * _sort_block_m, sorted_token_ids.shape[0])
        // _sort_block_m
    )
    _grid_y = min(_dense_blks, _all_blks)

    _persist_m = resolve_flydsl_grid_y_persist_m(_grid_y, persist_m)

    # Allocate sorted-scale buffer with padding for tiled layout
    scale_cols = inter_dim // 32
    sorted_size = max(
        sorted_token_ids.shape[0], sorted_expert_ids.shape[0] * _sort_block_m
    )
    padded_rows = (sorted_size + 255) // 256 * 256
    padded_cols = (scale_cols + 7) // 8 * 8
    out_scale_sorted_flat = (
        torch.empty(padded_rows * padded_cols, dtype=torch.uint8, device=dev)
        if _need_sort
        else torch.empty(0, dtype=torch.uint8, device=dev)
    )

    # split-K GEMM kernel does not fuse quant; the fused silu_and_mul_fq kernel
    # handles activation + quant + scale-sort after the GEMM completes.
    _gemm_out_dtype = _base_out_dtype if _is_splitk else out_dtype

    if bias is not None and bias.dtype != torch.float32:
        bias = bias.to(torch.float32)
    _kernel_out = tmp_out if _is_splitk else out
    kernel_bias = None if _is_splitk else bias
    # fp4 and fp8 weights both use the MX gemm kernel (bias/out_scale arg builder).
    use_mx_gemm = b_dtype in ("fp4", "fp8")
    _n_in = inter_dim * 2 if use_mx_gemm else inter_dim
    _k_in = model_dim
    _swiglu_limit_val = runtime_swiglu_limit(swiglu_limit, act)
    _situ_beta_val = float(situ_beta)
    _situ_linear_beta_val = float(situ_linear_beta)
    if _situ_beta_val <= 0.0 or _situ_linear_beta_val <= 0.0:
        raise ValueError(
            "situ_beta/situ_linear_beta must be > 0, got "
            f"{_situ_beta_val!r}/{_situ_linear_beta_val!r}"
        )

    if use_mx_gemm:
        args = _build_mx_args(
            _kernel_out.view(-1),
            a.view(-1),
            w1.view(-1),
            flat_a_scale,
            flat_w_scale,
            sorted_token_ids,
            sorted_expert_ids,
            sw,
            num_valid_ids,
            out_scale_sorted_flat.view(-1),
            token_num,
            _n_in,
            _k_in,
            _grid_y,
            dev,
            bias=(
                kernel_bias.view(-1)
                if kernel_bias is not None
                else torch.empty(0, device=dev)
            ),
            swiglu_limit=_swiglu_limit_val,
            situ_beta=_situ_beta_val,
            situ_linear_beta=_situ_linear_beta_val,
        )
    else:
        args = _s1_args_std(
            _kernel_out.view(-1),
            a.view(-1),
            w1.view(-1),
            flat_a_scale,
            flat_w_scale,
            sorted_token_ids,
            sorted_expert_ids,
            sw,
            num_valid_ids,
            token_num,
            _n_in,
            _k_in,
            _grid_y,
        )

    compile_kwargs = {
        "model_dim": model_dim,
        "inter_dim": inter_dim,
        "experts": E,
        "topk": topk,
        "tile_m": tile_m,
        "tile_n": tile_n,
        "tile_k": tile_k,
        "doweight_stage1": sorted_weights is not None,
        "a_dtype": a_dtype,
        "b_dtype": b_dtype,
        "out_dtype": _gemm_out_dtype,
        "act": act,
        "persist_m": _persist_m,
        "use_async_copy": use_async_copy,
        "k_batch": k_batch,
        "waves_per_eu": waves_per_eu,
        "b_nt": b_nt,
        "gate_mode": gate_mode,
        "model_dim_pad": model_dim_pad,
        "inter_dim_pad": inter_dim_pad,
        "enable_bias": kernel_bias is not None,
        "a_scale_one": a_scale_one,
        "xcd_swizzle": xcd_swizzle,
        "k_wave": k_wave,
    }
    # The injected FHMoE compiler does not implement the v2 sorted-row layout.
    if _v2_output_layout:
        compile_kwargs["v2_output_layout"] = True
    exe = _compile_kernel(**compile_kwargs)
    _run_compiled(exe, args)

    num_sorted_rows = sorted_token_ids.shape[0]
    use_splitk_bias = _is_splitk and bias is not None
    if use_splitk_bias and topk_ids is None:
        raise ValueError("topk_ids are required for split-K FlyDSL stage1 bias")
    # sorted_token_ids only gives (token_id, slot_id). Bias is stored per expert,
    # so the post-activation kernel needs topk_ids[token_id * topk + slot_id].
    topk_ids_arg = (
        topk_ids.to(torch.int32).contiguous().view(-1)
        if use_splitk_bias
        else sorted_token_ids.view(-1)
    )
    bias_arg = (
        bias.contiguous().view(-1)
        if use_splitk_bias
        else (
            bias.contiguous().view(-1)[:0]
            if bias is not None
            else torch.empty(0, device=sorted_token_ids.device, dtype=torch.float32)
        )
    )
    if _gui_sk_fused:
        _quant_mode = "fp4" if _need_fp4 else "fp8"
        _silu_fused_k = _get_compiled_silu_fused(
            inter_dim,
            topk,
            _quant_mode,
            gui_layout=True,
            act=act,
            enable_bias=use_splitk_bias,
        )
        _run_compiled(
            _silu_fused_k,
            (
                ptr_arg(tmp_out.view(-1, inter_dim * 2)),
                ptr_arg(out.view(-1).view(torch.uint8)),
                ptr_arg(out_scale_sorted_flat),
                ptr_arg(sorted_token_ids),
                ptr_arg(num_valid_ids),
                ptr_arg(topk_ids_arg),
                ptr_arg(bias_arg),
                token_num,
                num_sorted_rows,
                _situ_beta_val,
                1.0 / _situ_beta_val,
                _situ_linear_beta_val,
                1.0 / _situ_linear_beta_val,
                _swiglu_limit_val,
                torch.cuda.current_stream(),
            ),
        )
    elif _gui_sk:
        _silu_fused_k = _get_compiled_silu_fused(
            inter_dim,
            topk,
            "none",
            gui_layout=True,
            act=act,
            enable_bias=use_splitk_bias,
        )
        _run_compiled(
            _silu_fused_k,
            (
                ptr_arg(tmp_out.view(-1, inter_dim * 2)),
                ptr_arg(out.view(-1).view(torch.uint8)),
                ptr_arg(out_scale_sorted_flat),
                ptr_arg(sorted_token_ids),
                ptr_arg(num_valid_ids),
                ptr_arg(topk_ids_arg),
                ptr_arg(bias_arg),
                token_num,
                num_sorted_rows,
                _situ_beta_val,
                1.0 / _situ_beta_val,
                _situ_linear_beta_val,
                1.0 / _situ_linear_beta_val,
                _swiglu_limit_val,
                torch.cuda.current_stream(),
            ),
        )
    elif _splitk_fp4:
        _silu_fused_k = _get_compiled_silu_fused(
            inter_dim,
            topk,
            act=act,
            enable_bias=use_splitk_bias,
        )
        _run_compiled(
            _silu_fused_k,
            (
                ptr_arg(tmp_out.view(-1, inter_dim * 2)),
                ptr_arg(out.view(-1).view(torch.uint8)),
                ptr_arg(out_scale_sorted_flat),
                ptr_arg(sorted_token_ids),
                ptr_arg(num_valid_ids),
                ptr_arg(topk_ids_arg),
                ptr_arg(bias_arg),
                token_num,
                num_sorted_rows,
                _situ_beta_val,
                1.0 / _situ_beta_val,
                _situ_linear_beta_val,
                1.0 / _situ_linear_beta_val,
                _swiglu_limit_val,
                torch.cuda.current_stream(),
            ),
        )
    elif _is_splitk:
        from aiter.ops.activation import (
            silu_and_mul,
            silu_and_mul_bias,
            swiglu_and_mul,
            swiglu_and_mul_bias,
        )

        post_input = tmp_out.view(-1, inter_dim * 2)
        post_out = out.view(-1, inter_dim)
        post_bias = bias.contiguous() if bias is not None else None
        if bias is not None and act == "swiglu":
            swiglu_and_mul_bias(post_out, post_input, topk_ids_arg, post_bias)
        elif bias is not None and act == "silu":
            silu_and_mul_bias(post_out, post_input, topk_ids_arg, post_bias)
        elif act == "swiglu":
            swiglu_and_mul(post_out, post_input)
        else:
            if bias is not None:
                post_input = post_input + bias[topk_ids.to(torch.long)].view(
                    -1, inter_dim * 2
                )
            silu_and_mul(post_out, post_input)

    if _fuse_any_quant and _need_sort:
        from aiter.utility.dtypes import fp8_e8m0

        out_scale_sorted = out_scale_sorted_flat.view(fp8_e8m0).view(
            padded_rows, padded_cols
        )
        return out, out_scale_sorted

    return out


def flydsl_moe_stage1(
    a: torch.Tensor,
    w1: torch.Tensor,
    sorted_token_ids: torch.Tensor,
    sorted_expert_ids: torch.Tensor,
    num_valid_ids: torch.Tensor,
    out: torch.Tensor | None = None,
    topk: int = 1,
    *,
    tile_m: int = 32,
    tile_n: int = 256,
    tile_k: int = 256,
    a_dtype: str = "fp8",
    b_dtype: str = "fp4",
    out_dtype: str = "bf16",
    act: str = "silu",
    situ_beta: float = 1.0,
    situ_linear_beta: float = 1.0,
    w1_scale: torch.Tensor | None = None,
    a1_scale: torch.Tensor | None = None,
    sorted_weights: torch.Tensor | None = None,
    persist_m: int = 0,
    use_async_copy: bool = False,
    k_batch: int = 1,
    k_batch_intra_block: int | None = None,
    waves_per_eu: int = 3,
    b_nt: int = 0,
    gate_mode: str = "separated",
    model_dim_pad: int = 0,
    inter_dim_pad: int = 0,
    bias: torch.Tensor | None = None,
    topk_ids: torch.Tensor | None = None,
    a_scale_one: bool = False,
    xcd_swizzle: int = 0,
    swiglu_limit: float | None = None,
    k_wave: int = 1,
    v2_output_layout: bool = False,
    w_layout: str = "standard",
):
    """Fused gate+up GEMM (MOE stage1).

    a: (token_num, model_dim), w1: (E, 2*inter_dim, model_dim) pre-shuffled.
    model_dim and inter_dim INCLUDE padding (model_dim_pad, inter_dim_pad).
    bias: optional (E, 2*inter_dim) f32 bias added before activation.
    For fp4 stage1, `w1`/`w1_scale` must use the same preshuffle layout as
    `shuffle_weight_a16w4(w1, 16, True)` and `shuffle_scale_a16w4(w1_scale, E, True)`.

    When fuse_quant=True, the kernel fuses quantization (fp4/fp8, inferred from
    out_dtype) and writes e8m0 scales in sorted tiled layout directly.

    When k_batch>1 (split-K), the kernel outputs gate/up partials via atomic
    add into a zeroed buffer, then silu_and_mul fuses activation + reduction.

    gate_mode controls the gate/up computation strategy (see GateMode enum).

    Returns:
        Basic:                      out
        fuse_quant:                 (out, out_scale_sorted)
    """
    return _flydsl_moe_stage1_impl(
        a=a,
        w1=w1,
        sorted_token_ids=sorted_token_ids,
        sorted_expert_ids=sorted_expert_ids,
        num_valid_ids=num_valid_ids,
        out=out,
        topk=topk,
        tile_m=tile_m,
        tile_n=tile_n,
        tile_k=tile_k,
        a_dtype=a_dtype,
        b_dtype=b_dtype,
        out_dtype=out_dtype,
        act=act,
        situ_beta=situ_beta,
        situ_linear_beta=situ_linear_beta,
        w1_scale=w1_scale,
        a1_scale=a1_scale,
        sorted_weights=sorted_weights,
        persist_m=persist_m,
        use_async_copy=use_async_copy,
        k_batch=k_batch,
        k_batch_intra_block=k_batch_intra_block,
        waves_per_eu=waves_per_eu,
        b_nt=b_nt,
        gate_mode=gate_mode,
        model_dim_pad=model_dim_pad,
        inter_dim_pad=inter_dim_pad,
        bias=bias,
        topk_ids=topk_ids,
        a_scale_one=a_scale_one,
        xcd_swizzle=xcd_swizzle,
        swiglu_limit=swiglu_limit,
        k_wave=k_wave,
        v2_output_layout=v2_output_layout,
        w_layout=w_layout,
    )


def _flydsl_moe_stage2_impl(
    inter_states: torch.Tensor,
    w2: torch.Tensor,
    sorted_token_ids: torch.Tensor,
    sorted_expert_ids: torch.Tensor,
    num_valid_ids: torch.Tensor,
    out: torch.Tensor | None = None,
    topk: int = 1,
    *,
    tile_m: int = 32,
    tile_n: int = 128,
    tile_k: int = 256,
    a_dtype: str = "fp8",
    b_dtype: str = "fp4",
    out_dtype: str = "bf16",
    mode: str = "atomic",
    w2_scale: torch.Tensor | None = None,
    a2_scale: torch.Tensor | None = None,
    sorted_weights: torch.Tensor | None = None,
    sort_block_m: int = 0,
    persist: bool | None = None,
    waves_per_eu: int | None = None,
    use_async_copy: bool = False,
    cu_num_mul: int = 1,
    b_nt: int = 0,
    model_dim_pad: int = 0,
    inter_dim_pad: int = 0,
    xcd_swizzle: int = 0,
    bias: torch.Tensor | None = None,
    return_per_slot: bool = False,
    expert_mask: torch.Tensor | None = None,
    topk_ids: torch.Tensor | None = None,
    _compile_kernel=compile_flydsl_moe_stage2,
    _build_mx_args=_s2_args_fp4,
) -> torch.Tensor:
    """Run stage2 with injectable compiler and launch-argument builders."""

    if a_dtype == "bf16" and b_dtype in ("fp4", "int4"):
        # a16w-mix down-proj (a16w4 mxfp4 / a16wi4 int4). Default atomic-scatters
        # into the caller's moe_sorting-zeroed `out`. a16wi4 mode=reduce writes
        # unique [M*topk,H] rows then moe_reduce. Tiles from the kernelName (like
        # a4w4/a8w4). a16wi4 W2 uses the OLD-kernel int4 layout
        # (pack_int8_to_packed_int4(shuffle_weight(w,(16,16)))) + (E,G//2,N,2) bf16 scale.
        from aiter.ops.flydsl.kernels.moe_2stage_a16wmix import flydsl_a16w4_gemm2

        E = w2.shape[0]
        model_dim = w2.shape[1]
        inter_dim = inter_states.shape[1]
        assert out is not None, "a16w4 stage2 requires a caller-provided output buffer"
        M_logical = int(out.shape[0])
        max_sorted = int(inter_states.shape[0])

        g2_tile_n = tile_n
        if model_dim % g2_tile_n != 0:
            g2_tile_n = 256 if model_dim % 256 == 0 else 128
        g2_tile_k = tile_k
        if inter_dim % g2_tile_k != 0:
            g2_tile_k = 128 if inter_dim % 128 == 0 else 64

        _sw = (
            sorted_weights
            if sorted_weights is not None
            else torch.empty(
                sorted_token_ids.shape,
                dtype=torch.float32,
                device=inter_states.device,
            )
        )
        _epilog = "atomic"
        gemm2_out = out
        if b_dtype == "int4" and mode == "reduce":
            _epilog = "reduce"
            gemm2_out = torch.empty(
                (M_logical * int(topk), model_dim),
                dtype=out.dtype,
                device=out.device,
            )
            if expert_mask is not None:
                gemm2_out.zero_()
        flydsl_a16w4_gemm2(
            inter_sorted_bf16=inter_states,
            w2_u8=w2.view(torch.uint8).contiguous(),
            w2_scale_u8=(
                w2_scale.view(torch.uint8).contiguous().view(-1)
                if w2_scale is not None
                else torch.empty(0, dtype=torch.uint8, device=inter_states.device)
            ),
            sorted_expert_ids=sorted_expert_ids,
            cumsum_tensor=num_valid_ids.to(torch.int32).contiguous(),
            sorted_token_ids=sorted_token_ids,
            sorted_weights=_sw,
            flat_out=gemm2_out.view(-1),
            M_logical=M_logical,
            max_sorted=max_sorted,
            NE=E,
            D_HIDDEN=model_dim,
            D_INTER=inter_dim,
            topk=topk,
            tile_m=int(tile_m),
            tile_n=g2_tile_n,
            tile_k=g2_tile_k,
            b_nt=b_nt,
            waves_per_eu=waves_per_eu,
            xcd_swizzle=xcd_swizzle,
            w_dtype=b_dtype,
            epilog=_epilog,
        )
        if _epilog == "reduce":
            _run_moe_reduction(
                gemm2_out,
                out,
                M_logical,
                int(topk),
                model_dim,
                expert_mask,
                topk_ids,
            )
        return out

    if inter_states.ndim != 3:
        raise ValueError(
            "stage2 intermediate must be 3D "
            f"[token_num, topk, inter_dim], got shape={tuple(inter_states.shape)}"
        )
    token_num = inter_states.shape[0]
    x_rows = inter_states.shape[0] * inter_states.shape[1]
    E = w2.shape[0]
    model_dim = w2.shape[1]
    inter_dim = inter_states.shape[2]

    # Debug: force stage2 to use the masked reduce epilogue instead of atomic
    # accumulate. Enabled by default; set AITER_FLYDSL_FORCE_REDUCE=0 to opt out.
    if os.environ.get("AITER_FLYDSL_FORCE_REDUCE", "0") == "1":
        mode = "reduce"
    elif (
        mode != "reduce"
        and not return_per_slot
        and requires_flydsl_stage2_reduce(token_num, model_dim, 2)
    ):
        # Buffer atomics use 32-bit offsets; reduce outputs larger than 4 GiB.
        mode = "reduce"

    accumulate = mode != "reduce" and not return_per_slot

    if a_dtype == "fp4":
        inter_dim = inter_dim * 2

    tile_k = resolve_flydsl_stage2_tile_k(inter_dim, tile_k)

    torch_out_dtype = torch.bfloat16 if out_dtype == "bf16" else torch.float16

    if out is None:
        if return_per_slot:
            out = torch.empty(
                (token_num, topk, model_dim),
                dtype=torch_out_dtype,
                device=inter_states.device,
            )
        else:
            alloc_fn = torch.zeros if accumulate else torch.empty
            out = alloc_fn(
                (token_num, model_dim),
                dtype=torch_out_dtype,
                device=inter_states.device,
            )
    # NOTE: when ``accumulate=True`` (atomic mode), the caller is responsible
    # for ensuring ``out`` is zero-initialized. In the standard ``fused_moe``
    # dispatch path this is handled by ``moe_sorting_*_fwd`` which already
    # zeros ``moe_buf`` via ``moe_buf_set_zero_kernel_2d``, so an extra
    # ``out.fill_(0)`` here would be a redundant ~``token_num * model_dim``
    # HBM write (~130us per call at MI355X HBM bw on EP4 prefill shape).

    dev = inter_states.device
    flat_a_scale = (
        a2_scale.view(-1) if a2_scale is not None else torch.empty(0, device=dev)
    )
    flat_w_scale = (
        w2_scale.view(-1) if w2_scale is not None else torch.empty(0, device=dev)
    )
    sw = (
        sorted_weights
        if sorted_weights is not None
        else torch.empty(sorted_token_ids.shape, dtype=torch.float32, device=dev)
    )

    _sbm = sort_block_m if sort_block_m > 0 else tile_m
    if _sbm == tile_m:
        m_blocks = min(sorted_expert_ids.shape[0], token_num * topk)
    else:
        total_sorted = sorted_expert_ids.shape[0] * _sbm
        m_blocks = (total_sorted + tile_m - 1) // tile_m
    if persist is True:
        _persist_m = -1
    elif persist is False:
        _persist_m = 4 if m_blocks > 256 else 1
    else:
        _persist_m = -1 if m_blocks > 256 else 1

    if a_dtype == "fp8":
        # FP8 uses non-persistent scheduling, so cap grid.y via persist_m.
        _persist_m = resolve_flydsl_grid_y_persist_m(m_blocks)

    if bias is not None and bias.dtype != torch.float32:
        bias = bias.to(torch.float32)
    # fp4 and fp8 weights both use the MX gemm kernel (bias arg builder).
    use_mx_gemm = b_dtype in ("fp4", "fp8")
    _n_in = model_dim
    _k_in = inter_dim

    target = out
    _s2_fp8_inter = (
        (not accumulate)
        and (not return_per_slot)
        and use_mx_gemm
        and os.environ.get("AITER_FLYDSL_STAGE2_FP8", "0") == "1"
    )
    _s2_gemm_out_dtype = "fp8" if _s2_fp8_inter else out_dtype

    if not accumulate:
        if return_per_slot:
            target = out.view(-1)
        else:
            # fp8 route-out stores uint8 rows: N value bytes + N/8 e8m0 scale bytes.
            from aiter.ops.flydsl.kernels.mxfp4_gemm_common import fp8out_row_bytes

            target = torch.empty(
                (
                    (
                        token_num * topk,
                        fp8out_row_bytes(
                            model_dim,
                            scale_blk=_S2_LEGACY_FP8_SCALE_BLK,
                            pitch_align=_S2_LEGACY_FP8_PITCH_ALIGN,
                        ),
                    )
                    if _s2_fp8_inter
                    else (token_num * topk * model_dim,)
                ),
                device=out.device,
                dtype=torch.uint8 if _s2_fp8_inter else out.dtype,
            )

    if use_mx_gemm:
        args = _build_mx_args(
            target,
            inter_states,
            w2,
            flat_a_scale,
            flat_w_scale,
            sorted_token_ids,
            sorted_expert_ids,
            sw,
            num_valid_ids,
            token_num,
            x_rows,
            _n_in,
            _k_in,
            m_blocks,
            dev,
            bias=bias,
        )
    else:
        args = _s2_args_std(
            target,
            inter_states,
            w2,
            flat_a_scale,
            flat_w_scale,
            sorted_token_ids,
            sorted_expert_ids,
            sw,
            num_valid_ids,
            token_num,
            _n_in,
            _k_in,
            m_blocks,
        )

    exe = _compile_kernel(
        model_dim=model_dim,
        inter_dim=inter_dim,
        experts=E,
        topk=topk,
        tile_m=tile_m,
        tile_n=tile_n,
        tile_k=tile_k,
        doweight_stage2=(sorted_weights is not None),
        a_dtype=a_dtype,
        b_dtype=b_dtype,
        out_dtype=_s2_gemm_out_dtype,
        accumulate=accumulate,
        persist_m=_persist_m,
        sort_block_m=sort_block_m,
        waves_per_eu=waves_per_eu,
        use_async_copy=use_async_copy,
        cu_num_mul=cu_num_mul,
        b_nt=b_nt,
        model_dim_pad=model_dim_pad,
        inter_dim_pad=inter_dim_pad,
        xcd_swizzle=xcd_swizzle,
        enable_bias=(bias is not None),
    )
    _run_compiled(exe, args)

    if not accumulate:
        use_mask = expert_mask is not None
        if use_mask and topk_ids is None:
            raise ValueError(
                "topk_ids is required when expert_mask is provided for reduce mode"
            )
    if not accumulate and not return_per_slot:
        _run_moe_reduction(
            target,
            out,
            token_num,
            topk,
            model_dim,
            expert_mask=expert_mask,
            topk_ids=topk_ids,
            is_fp8=_s2_fp8_inter,
            fp8_scale_blk=_S2_LEGACY_FP8_SCALE_BLK,
            fp8_pitch_align=_S2_LEGACY_FP8_PITCH_ALIGN,
        )
    return out


def flydsl_moe_stage2(
    inter_states: torch.Tensor,
    w2: torch.Tensor,
    sorted_token_ids: torch.Tensor,
    sorted_expert_ids: torch.Tensor,
    num_valid_ids: torch.Tensor,
    out: torch.Tensor | None = None,
    topk: int = 1,
    *,
    tile_m: int = 32,
    tile_n: int = 128,
    tile_k: int = 256,
    a_dtype: str = "fp8",
    b_dtype: str = "fp4",
    out_dtype: str = "bf16",
    mode: str = "atomic",
    w2_scale: torch.Tensor | None = None,
    a2_scale: torch.Tensor | None = None,
    sorted_weights: torch.Tensor | None = None,
    sort_block_m: int = 0,
    persist: bool | None = None,
    waves_per_eu: int | None = None,
    use_async_copy: bool = False,
    cu_num_mul: int = 1,
    b_nt: int = 0,
    model_dim_pad: int = 0,
    inter_dim_pad: int = 0,
    xcd_swizzle: int = 0,
    bias: torch.Tensor | None = None,
    return_per_slot: bool = False,
    expert_mask: torch.Tensor | None = None,
    topk_ids: torch.Tensor | None = None,
) -> torch.Tensor:
    """Down-projection GEMM (MOE stage2). Supports atomic/reduce modes.

    a: (token_num, topk, inter_dim), w1: (E, model_dim, inter_dim) pre-shuffled.
    Returns (token_num, model_dim) by default.
    bias: optional (E, model_dim) f32 bias added after GEMM.

    sort_block_m: block_size used by moe_sorting / stage1. When 0 (default),
        assumed equal to tile_m. When set, stage2 can use a different tile_m
        from sorting/stage1.
    persist: if True, use persistent round-robin mode (grid_y=cu_num);
        if False, use legacy persist_m mode; if None, auto-select.

    return_per_slot: when True, return the raw per-(token, slot) output as a
        contiguous (token_num, topk, model_dim) tensor without applying the
        topk reduction.

    expert_mask, topk_ids: when both are provided and mode="reduce", the
        post-GEMM reduction fuses the EP validity gather
        ``valid = expert_mask[topk_ids[t, k]] != 0`` and only sums valid
        slots. expert_mask is [num_experts] i32, topk_ids is [token_num, topk] i32.
    """
    return _flydsl_moe_stage2_impl(
        inter_states=inter_states,
        w2=w2,
        sorted_token_ids=sorted_token_ids,
        sorted_expert_ids=sorted_expert_ids,
        num_valid_ids=num_valid_ids,
        out=out,
        topk=topk,
        tile_m=tile_m,
        tile_n=tile_n,
        tile_k=tile_k,
        a_dtype=a_dtype,
        b_dtype=b_dtype,
        out_dtype=out_dtype,
        mode=mode,
        w2_scale=w2_scale,
        a2_scale=a2_scale,
        sorted_weights=sorted_weights,
        sort_block_m=sort_block_m,
        persist=persist,
        waves_per_eu=waves_per_eu,
        use_async_copy=use_async_copy,
        cu_num_mul=cu_num_mul,
        b_nt=b_nt,
        model_dim_pad=model_dim_pad,
        inter_dim_pad=inter_dim_pad,
        xcd_swizzle=xcd_swizzle,
        bias=bias,
        return_per_slot=return_per_slot,
        expert_mask=expert_mask,
        topk_ids=topk_ids,
    )


# Fused route-map + MX quant + scatter-copy + scale-preshuffle kernels


@functools.cache
def _get_compiled_fused_route_quant_scatter(
    model_dim: int,
    topk: int,
    wmma_rep: int,
    quant_mode: str = "fp4",
    use_expert_row_base: bool = True,
    max_m: int = 0,
    use_g2l: bool = False,
    weight_dtype: str = "bf16",
):
    """Compile and cache the fused route+quant+scatter+preshuffle kernel."""
    from aiter.ops.flydsl.kernels.moe_fused_route_quant_scatter import (
        build_moe_fused_route_quant_scatter_module,
    )

    return build_moe_fused_route_quant_scatter_module(
        model_dim=model_dim,
        topk=topk,
        wmma_rep=wmma_rep,
        quant_mode=quant_mode,
        use_expert_row_base=use_expert_row_base,
        max_m=max_m,
        use_g2l=use_g2l,
        weight_dtype=weight_dtype,
    )


@functools.cache
def _get_compiled_fused_route_quant_scatter_st_ksplit(
    model_dim: int,
    topk: int,
    wmma_rep: int,
    quant_mode: str = "fp4",
    use_expert_row_base: bool = True,
    max_m: int = 0,
):
    from aiter.ops.flydsl.kernels.moe_fused_route_quant_scatter import (
        build_moe_fused_route_quant_scatter_st_ksplit_module,
    )

    return build_moe_fused_route_quant_scatter_st_ksplit_module(
        model_dim=model_dim,
        topk=topk,
        wmma_rep=wmma_rep,
        quant_mode=quant_mode,
        use_expert_row_base=use_expert_row_base,
        max_m=max_m,
    )


@functools.cache
def _get_compiled_topids_to_rows():
    from aiter.ops.flydsl.kernels.moe_route_maps import build_moe_topids_to_rows_module

    return build_moe_topids_to_rows_module()


@functools.cache
def _get_compiled_topids_to_rows_g2l(weight_dtype: str):
    from aiter.ops.flydsl.kernels.moe_route_maps import (
        build_moe_topids_to_rows_g2l_module,
    )

    return build_moe_topids_to_rows_g2l_module(weight_dtype)


@functools.cache
def _get_compiled_route_g2l_fused(weight_dtype: str):
    from aiter.ops.flydsl.kernels.moe_route_maps import (
        build_moe_route_g2l_fused_module,
    )

    return build_moe_route_g2l_fused_module(weight_dtype)


@functools.cache
def _get_compiled_route_g2l_lds(weight_dtype: str):
    from aiter.ops.flydsl.kernels.moe_route_maps import (
        build_moe_route_g2l_lds_module,
    )

    return build_moe_route_g2l_lds_module(weight_dtype)


def flydsl_moe_topids_to_rows(
    topk_ids: torch.Tensor,
    E: int,
    max_m: int,
    *,
    g2l_lut: torch.Tensor | None = None,
    expert_mask: torch.Tensor | None = None,
    gather_w: torch.Tensor | None = None,
    weight_in: torch.Tensor | None = None,
    counter: torch.Tensor | None = None,
    num_local_tokens: torch.Tensor | None = None,
    num_valid_routes: torch.Tensor | None = None,
) -> tuple[torch.Tensor, torch.Tensor]:
    """Build masked-layout route rows and per-expert counts.

    When ``g2l_lut`` is given, ``topk_ids`` are treated as GLOBAL expert ids and
    remapped to local buckets on-device (EP fusion): ``g2l_lut[global] -> local``
    in [0, E), or the sentinel ``E`` for dropped routes. Dropped routes claim no
    slot and get ``moe_route_maps.DROPPED_ROUTE_ROW`` as their row, so the returned
    counts (== ``masked_m``) cover only the routes whose expert is local to this
    rank -- everything downstream (psum, contiguous row count, the grouped GEMM's
    M) shrinks with them, and every consumer of the row map must skip the sentinel.
    The kernel casts the f32 ``weight_in`` route weights into ``gather_w``
    (``weight_dtype``, out) in the same pass -- kept -> cast, dropped -> 0 --
    folding the host ``topk_weight.to(bf16)`` copy + dropped-weight masked_fill.

    ``counter`` is the ``(E,)`` per-expert atomic slot counter; when a pre-zeroed
    buffer is passed (the g2l-LUT kernel zeroes it as a side output) the host
    ``torch.zeros(E)`` launch is skipped, otherwise it is allocated here.

    When ``expert_mask`` is given (instead of ``g2l_lut``), the single-block fused
    kernel builds the LUT in LDS and zeros the counter itself -- collapsing the
    ``moe_g2l_lut`` + ``moe_route_g2l`` pair into one launch (no global LUT buffer).
    """
    device = topk_ids.device
    token_num, topk = topk_ids.shape
    numel = token_num * topk
    topids_to_rows = torch.empty(numel, dtype=torch.int32, device=device)

    # Dynamic EP token count (capture-safe): the dispatch buffer is padded to a
    # static token_num but only the first ``num_local_tokens`` (= total_recv) rows
    # are valid. Build a (1,) int32 DEVICE scalar num_valid_routes = total_recv*topk
    # (no host sync); the route kernel treats routes >= this as dropped. When
    # truncation is disabled we pass ``numel`` so every route stays valid.
    #
    # The caller can pass a precomputed ``num_valid_routes`` (the grouped path
    # already builds ``_ep_nvr = total_recv*topk`` for the psum-remap / quant
    # kernels); reusing it skips a redundant ``* topk`` elementwise launch here.
    if num_valid_routes is not None:
        num_valid_routes = num_valid_routes.reshape(-1)[:1].to(
            device=device, dtype=torch.int32
        )
    elif num_local_tokens is not None:
        num_valid_routes = (
            num_local_tokens.reshape(-1)[:1].to(device=device, dtype=torch.int32)
            * int(topk)
        ).contiguous()
    else:
        # Null pointer (0-element tensor -> data_ptr() == 0); the kernels read
        # null as "no truncation".
        num_valid_routes = torch.empty(0, dtype=torch.int32, device=device)

    if expert_mask is not None:
        # Fused single-block path: build LUT + zero counter + route in one kernel.
        assert gather_w is not None, "expert_mask fused path requires gather_w (out)"
        assert weight_in is not None, "expert_mask fused path requires weight_in (f32)"
        wdt = "f16" if gather_w.dtype == torch.float16 else "bf16"
        counter = torch.empty(E, dtype=torch.int32, device=device)
        mask_i32 = expert_mask.to(torch.int32).reshape(-1)
        _get_compiled_route_g2l_fused(wdt)(
            ptr_arg(mask_i32),
            ptr_arg(topk_ids.to(torch.int32).reshape(-1)),
            ptr_arg(weight_in.to(torch.float32).reshape(-1)),
            ptr_arg(counter),
            ptr_arg(topids_to_rows),
            ptr_arg(gather_w.reshape(-1)),
            ptr_arg(num_valid_routes),
            int(mask_i32.numel()),
            numel,
            int(max_m),
            int(E),
            stream=torch.cuda.current_stream(),
        )
        return counter, topids_to_rows.view(token_num, topk)

    if counter is None or counter.numel() != E:
        counter = torch.zeros(E, dtype=torch.int32, device=device)

    route_grid = (numel + 255) // 256
    if g2l_lut is not None:
        assert gather_w is not None, "g2l_lut requires gather_w (out)"
        assert weight_in is not None, "g2l_lut requires weight_in (f32 route weights)"
        wdt = "f16" if gather_w.dtype == torch.float16 else "bf16"
        # Two-level (LDS -> global) atomic reduction when the bucket count fits
        # the LDS counter: collapses the per-route device atomics (which serialize
        # on bucket 0 under EP drops) into one device atomic per non-empty bucket
        # per block. Falls back to the plain device-atomic kernel for large E.
        from aiter.ops.flydsl.kernels.moe_route_maps import MAX_ROUTE_BUCKETS

        _use_lds_reduce = (
            os.environ.get("AITER_FLYDSL_ROUTE_G2L_LDS", "1") in ("1", "true", "True")
            and int(E) <= MAX_ROUTE_BUCKETS
        )
        if _use_lds_reduce:
            topids_to_rows_kernel = _get_compiled_route_g2l_lds(wdt)
        else:
            topids_to_rows_kernel = _get_compiled_topids_to_rows_g2l(wdt)
        topids_to_rows_kernel(
            ptr_arg(topk_ids.to(torch.int32).reshape(-1)),
            ptr_arg(g2l_lut),
            ptr_arg(counter),
            ptr_arg(topids_to_rows),
            ptr_arg(weight_in.to(torch.float32).reshape(-1)),
            ptr_arg(gather_w.reshape(-1)),
            ptr_arg(num_valid_routes),
            numel,
            int(max_m),
            int(E),
            route_grid,
            stream=torch.cuda.current_stream(),
        )
    else:
        topids_to_rows_kernel = _get_compiled_topids_to_rows()
        topids_to_rows_kernel(
            ptr_arg(topk_ids.to(torch.int32).reshape(-1)),
            ptr_arg(counter),
            ptr_arg(topids_to_rows),
            numel,
            int(max_m),
            route_grid,
            stream=torch.cuda.current_stream(),
        )
    return counter, topids_to_rows.view(token_num, topk)


def flydsl_moe_fused_route_quant_scatter(
    hidden_states: torch.Tensor,  # (token_num, model_dim) bf16
    topk_ids: torch.Tensor,  # (token_num, topk) int32 local expert ids
    E: int,
    max_m: int,
    *,
    wmma_rep: int,
    quant_mode: str = "fp4",
    expert_row_base: torch.Tensor | None = None,  # (E,) int32 dst row base
    out_E: int | None = None,
    out_max_m: int | None = None,
    grouped_a1: torch.Tensor | None = None,  # (out_E, out_max_m, Pb) uint8 out
    grouped_a1_scale: (
        torch.Tensor | None
    ) = None,  # (out_E, out_max_m//wmma_rep, (model_dim//32)*wmma_rep) uint8 out
    g2l_lut: torch.Tensor | None = None,  # (E_global,) int32 global->local
    gather_w: torch.Tensor | None = None,  # (token_num, topk) out; kept->cast,drop->0
    weight_in: torch.Tensor | None = None,  # (token_num, topk) f32 route weights in
    counter: torch.Tensor | None = None,  # (E,) int32 pre-zeroed slot counter
):
    """Fused route+MX-quant+scatter+preshuffle in one pass.

    Returns (grouped_a1, grouped_a1_scale, masked_m, topids_to_rows).

    When ``g2l_lut`` is given (EP fusion), ``topk_ids`` are GLOBAL expert ids and
    the kernel remaps them to local buckets in [0, E) on-device (sentinel ``E``
    for dropped routes). A dropped route claims no slot, is tagged with
    ``moe_route_maps.DROPPED_ROUTE_ROW``, has its ``gather_w`` entry zeroed and is
    not quantized/scattered, so ``masked_m`` counts local routes only.

    ``counter`` is the ``(E,)`` per-expert atomic slot counter; a pre-zeroed
    buffer (from the g2l-LUT kernel) skips the host ``torch.zeros(E)`` launch.
    """
    if quant_mode not in ("fp4", "fp8"):
        raise NotImplementedError(
            f"flydsl_moe_fused_route_quant_scatter: quant_mode={quant_mode!r} "
            "unsupported (expected 'fp4' or 'fp8')."
        )
    assert hidden_states.dtype == torch.bfloat16, (
        "fused route+quant kernel currently requires bf16 hidden_states "
        f"(got {hidden_states.dtype})"
    )
    device = hidden_states.device
    token_num, topk = topk_ids.shape
    numel = token_num * topk
    model_dim = hidden_states.shape[-1]
    rows_per_tile = wmma_rep * 16
    assert (
        max_m % rows_per_tile == 0
    ), f"max_m ({max_m}) must be a multiple of wmma_rep*16 ({rows_per_tile})"

    out_E = E if out_E is None else int(out_E)
    out_max_m = max_m if out_max_m is None else int(out_max_m)
    assert (
        out_max_m % rows_per_tile == 0
    ), f"out_max_m ({out_max_m}) must be a multiple of wmma_rep*16 ({rows_per_tile})"

    payload_bytes_per_row = model_dim if quant_mode == "fp8" else model_dim // 2
    scale_bytes_per_row = model_dim // 32

    use_expert_row_base = expert_row_base is not None
    if use_expert_row_base:
        expert_row_base = expert_row_base.to(device=device, dtype=torch.int32)

    use_g2l = g2l_lut is not None
    if use_g2l:
        assert gather_w is not None, "g2l_lut requires gather_w (in/out)"
        weight_dtype = "f16" if gather_w.dtype == torch.float16 else "bf16"

    use_routeks_stage1 = (
        token_num > 1
        and topk > 1
        and quant_mode == "fp4"
        and not use_expert_row_base
        # EP g2l fusion is only implemented on the generic fused_route_quant_scatter
        # path; route EP through it (assert message: "use the generic path").
        and not use_g2l
    )
    route_grid = (numel + 255) // 256
    if counter is None or counter.numel() != E:
        counter = torch.zeros(E, dtype=torch.int32, device=device)
    topids_to_rows = torch.empty(numel, dtype=torch.int32, device=device)
    if grouped_a1 is None:
        grouped_a1 = torch.empty(
            (out_E, out_max_m, payload_bytes_per_row),
            dtype=torch.uint8,
            device=device,
        )
    if grouped_a1_scale is None:
        grouped_a1_scale = torch.empty(
            (out_E, out_max_m // wmma_rep, scale_bytes_per_row * wmma_rep),
            dtype=torch.uint8,
            device=device,
        )

    from aiter.ops.flydsl.kernels.kernels_common import get_warp_size

    wave_size = get_warp_size()
    warps_per_block = 256 // wave_size
    grid_blocks = (numel + warps_per_block - 1) // warps_per_block

    hidden_flat = hidden_states.contiguous().view(-1)
    topk_ids_i32 = topk_ids.to(torch.int32).reshape(-1)
    expert_row_base_arg = (
        expert_row_base.reshape(-1) if use_expert_row_base else counter
    )

    if use_routeks_stage1:
        assert (
            not use_g2l
        ), "EP g2l fusion is not implemented on the routeks stage1 path"
        topids_to_rows_kernel = _get_compiled_topids_to_rows()
        topids_to_rows_kernel(
            ptr_arg(topk_ids_i32),
            ptr_arg(counter),
            ptr_arg(topids_to_rows),
            numel,
            max_m,
            route_grid,
            stream=torch.cuda.current_stream(),
        )
        use_ksplit_s1 = grid_blocks < _ROUTEKS_KSPLIT_GRID_THRESHOLD
        launch_routeks = _get_compiled_fused_quant_preshuffle_route_ksplit(
            feat_dim=model_dim,
            wmma_rep=wmma_rep,
            quant_mode=quant_mode,
            source_topk=topk,
            ksplit=use_ksplit_s1,
        )
        _null_i32 = torch.empty(0, dtype=torch.int32, device=device)
        assert _null_i32.data_ptr() == 0, "expected a null data_ptr"
        launch_routeks(
            ptr_arg(hidden_flat),
            ptr_arg(grouped_a1.view(-1)),
            ptr_arg(grouped_a1_scale.view(-1)),
            ptr_arg(topids_to_rows),
            ptr_arg(counter),  # dummy row_starts; unused because remap_rows=False
            1,
            numel,
            # Pre-existing omission, not fallout of the prequantized change: this
            # branch never passed num_valid_routes. A 0-element tensor has a null
            # data_ptr, which the kernel tests for before dereferencing.
            ptr_arg(_null_i32),
            # src_scale: read only by the prequantized build, which this is not.
            ptr_arg(grouped_a1_scale.view(-1)),
            grid_blocks,
            stream=torch.cuda.current_stream(),
        )
        return (
            grouped_a1,
            grouped_a1_scale,
            counter,
            topids_to_rows.view(token_num, topk),
        )

    use_st_ksplit = (
        token_num == 1 and topk > 0 and (topk & (topk - 1)) == 0 and not use_g2l
    )
    if use_st_ksplit:
        assert not use_g2l, (
            "EP g2l fusion is not implemented on the st_ksplit path "
            "(single-token pow2-topk); use the generic path"
        )
        launch = _get_compiled_fused_route_quant_scatter_st_ksplit(
            model_dim=model_dim,
            topk=topk,
            wmma_rep=wmma_rep,
            quant_mode=quant_mode,
            use_expert_row_base=use_expert_row_base,
            max_m=max_m,
        )
        # st_ksplit keeps the original ABI (no g2l params).
        launch(
            ptr_arg(topk_ids_i32),
            ptr_arg(counter),
            ptr_arg(topids_to_rows),
            ptr_arg(hidden_flat),
            ptr_arg(grouped_a1.view(-1)),
            ptr_arg(grouped_a1_scale.view(-1)),
            ptr_arg(expert_row_base_arg),
            numel,
            grid_blocks,
            stream=torch.cuda.current_stream(),
        )
    else:
        launch = _get_compiled_fused_route_quant_scatter(
            model_dim=model_dim,
            topk=topk,
            wmma_rep=wmma_rep,
            quant_mode=quant_mode,
            use_expert_row_base=use_expert_row_base,
            max_m=max_m,
            use_g2l=use_g2l,
            weight_dtype=weight_dtype if use_g2l else "bf16",
        )
        # When g2l is disabled the kernel never reads these (const_expr-gated),
        # so a dummy valid pointer + n_buckets=0 keeps the ABI uniform.
        if use_g2l:
            assert weight_in is not None, "g2l fusion requires weight_in (f32 weights)"
        g2l_arg = g2l_lut if use_g2l else counter
        wi_arg = weight_in.to(torch.float32).reshape(-1) if use_g2l else counter
        gw_arg = gather_w.reshape(-1) if use_g2l else counter
        n_buckets_arg = int(E) if use_g2l else 0
        launch(
            ptr_arg(topk_ids_i32),
            ptr_arg(counter),
            ptr_arg(topids_to_rows),
            ptr_arg(hidden_flat),
            ptr_arg(grouped_a1.view(-1)),
            ptr_arg(grouped_a1_scale.view(-1)),
            ptr_arg(expert_row_base_arg),
            numel,
            ptr_arg(g2l_arg),
            ptr_arg(wi_arg),
            ptr_arg(gw_arg),
            n_buckets_arg,
            grid_blocks,
            stream=torch.cuda.current_stream(),
        )
    return (
        grouped_a1,
        grouped_a1_scale,
        counter,
        topids_to_rows.view(token_num, topk),
    )


@functools.cache
def _get_compiled_fused_route_psum_quant_scatter(
    model_dim: int,
    topk: int,
    wmma_rep: int,
    quant_mode: str = "fp4",
):
    """Compile and cache the fully-fused route+psum+quant+scatter kernel."""
    from aiter.ops.flydsl.kernels.moe_fused_route_quant_scatter import (
        build_moe_fused_route_psum_quant_scatter_module,
    )

    return build_moe_fused_route_psum_quant_scatter_module(
        model_dim=model_dim,
        topk=topk,
        wmma_rep=wmma_rep,
        quant_mode=quant_mode,
    )


def flydsl_moe_fused_route_psum_quant_scatter(
    hidden_states: torch.Tensor,  # (token_num, model_dim) bf16
    topk_ids: torch.Tensor,  # (token_num, topk) int32 local expert ids
    E: int,
    tile_m: int,
    contiguous_m: int,
    *,
    wmma_rep: int,
    quant_mode: str = "fp4",
):
    """Fully-fused route+psum+quant+scatter for DeepGEMM contiguous-M layout.

    Returns (grouped_a1, grouped_a1_scale, masked_m, topids_to_rows, starts, psum).
    """
    if quant_mode not in ("fp4", "fp8"):
        raise NotImplementedError(
            f"flydsl_moe_fused_route_psum_quant_scatter: quant_mode={quant_mode!r} "
            "unsupported (expected 'fp4' or 'fp8')."
        )
    assert hidden_states.dtype == torch.bfloat16, (
        "fused route+psum+quant kernel currently requires bf16 hidden_states "
        f"(got {hidden_states.dtype})"
    )
    device = hidden_states.device
    token_num, topk = topk_ids.shape
    numel = token_num * topk
    model_dim = hidden_states.shape[-1]
    rows_per_tile = wmma_rep * 16
    contiguous_m = int(contiguous_m)
    assert contiguous_m % rows_per_tile == 0, (
        f"contiguous_m ({contiguous_m}) must be a multiple of wmma_rep*16 "
        f"({rows_per_tile})"
    )
    assert int(tile_m) % rows_per_tile == 0, (
        f"tile_m ({tile_m}) must be a multiple of wmma_rep*16 ({rows_per_tile}) "
        "so tile-aligned starts stay preshuffle-consistent"
    )

    payload_bytes_per_row = model_dim if quant_mode == "fp8" else model_dim // 2
    scale_bytes_per_row = model_dim // 32

    count = torch.zeros(E, dtype=torch.int32, device=device)
    slot_counter = torch.zeros(E, dtype=torch.int32, device=device)
    # Zero-init defensively; in-kernel prefix sum writes these.
    starts = torch.zeros(E, dtype=torch.int32, device=device)
    psum = torch.zeros(E, dtype=torch.int32, device=device)
    barrier = torch.zeros(2, dtype=torch.int32, device=device)
    topids_to_rows = torch.empty(numel, dtype=torch.int32, device=device)

    grouped_a1 = torch.empty(
        (1, contiguous_m, payload_bytes_per_row),
        dtype=torch.uint8,
        device=device,
    )
    grouped_a1_scale = torch.empty(
        (1, contiguous_m // wmma_rep, scale_bytes_per_row * wmma_rep),
        dtype=torch.uint8,
        device=device,
    )

    from aiter.jit.utils.chip_info import get_cu_num

    num_workers = int(get_cu_num())

    hidden_flat = hidden_states.contiguous().view(-1)
    topk_ids_i32 = topk_ids.to(torch.int32).reshape(-1)

    launch = _get_compiled_fused_route_psum_quant_scatter(
        model_dim=model_dim,
        topk=topk,
        wmma_rep=wmma_rep,
        quant_mode=quant_mode,
    )
    launch(
        ptr_arg(topk_ids_i32),
        ptr_arg(count),
        ptr_arg(slot_counter),
        ptr_arg(starts),
        ptr_arg(psum),
        ptr_arg(barrier),
        ptr_arg(topids_to_rows),
        ptr_arg(hidden_flat),
        ptr_arg(grouped_a1.view(-1)),
        ptr_arg(grouped_a1_scale.view(-1)),
        numel,
        int(E),
        int(tile_m),
        num_workers,
        num_workers,
        stream=torch.cuda.current_stream(),
    )
    return (
        grouped_a1,
        grouped_a1_scale,
        count,
        topids_to_rows.view(token_num, topk),
        starts,
        psum,
    )


# Fused grouped MX quant + scale-preshuffle (stage2 input prep)


@functools.cache
def _get_compiled_fused_quant_preshuffle(
    feat_dim: int,
    wmma_rep: int,
    quant_mode: str = "fp4",
    skip_padding: bool = False,
):
    from aiter.ops.flydsl.kernels.moe_fused_route_quant_scatter import (
        build_moe_fused_quant_preshuffle_module,
    )

    return build_moe_fused_quant_preshuffle_module(
        feat_dim=feat_dim,
        wmma_rep=wmma_rep,
        quant_mode=quant_mode,
        skip_padding=skip_padding,
    )


_ROUTEKS_KSPLIT_GRID_THRESHOLD = 512
# Below this the route-ksplit kernel wins: both split along K, but one warp per
# token cannot fill a grid out of a handful of tokens whatever the split, while
# one warp per route starts with topk times as many.
_TOKEN_MULTIDEST_MIN_TOKENS = 64
# Every destination costs a buffer descriptor held live across the store pass,
# so the saving stops being free once they crowd the register budget.
_TOKEN_MULTIDEST_MAX_TOPK = 8


@functools.cache
def _get_compiled_token_multidest_quant(
    feat_dim: int,
    wmma_rep: int,
    topk: int,
    quant_mode: str,
    row_major_scale: bool = False,
    tdm_hidden_chunks: int = 4,
    ksplit: int = 1,
):
    from aiter.ops.flydsl.kernels.moe_fused_route_quant_scatter import (
        build_moe_token_multidest_quant_module,
    )

    return build_moe_token_multidest_quant_module(
        feat_dim=feat_dim,
        wmma_rep=wmma_rep,
        topk=topk,
        quant_mode=quant_mode,
        row_major_scale=row_major_scale,
        tdm_hidden_chunks=tdm_hidden_chunks,
        ksplit=ksplit,
    )


@functools.cache
def _get_compiled_fused_quant_preshuffle_route_ksplit(
    feat_dim: int,
    wmma_rep: int,
    quant_mode: str = "fp4",
    source_topk: int = 0,
    remap_rows: bool = False,
    ksplit: bool = True,
    prequantized: bool = False,
    src_scale_bytes_per_row: int = 0,
):
    from aiter.ops.flydsl.kernels.moe_fused_route_quant_scatter import (
        build_moe_fused_quant_preshuffle_route_ksplit_module,
    )

    return build_moe_fused_quant_preshuffle_route_ksplit_module(
        feat_dim=feat_dim,
        wmma_rep=wmma_rep,
        quant_mode=quant_mode,
        source_topk=source_topk,
        remap_rows=remap_rows,
        ksplit=ksplit,
        prequantized=prequantized,
        src_scale_bytes_per_row=src_scale_bytes_per_row,
    )


def flydsl_moe_fused_quant_preshuffle(
    grouped_in: torch.Tensor,  # (E, max_m, feat_dim) or (E*max_m, feat_dim) bf16
    E: int,
    max_m: int,
    *,
    wmma_rep: int,
    quant_mode: str = "fp4",
    masked_m: torch.Tensor | None = None,  # (E,) int32 valid rows per expert
    topids_to_rows: torch.Tensor | None = None,  # route -> global row
    source_topk: int = 0,  # when >0, routeks reads source row = route // source_topk
    row_starts: torch.Tensor | None = None,  # remap masked rows to starts[e]+slot
    route_max_m: int = 0,
    out_payload: torch.Tensor | None = None,  # (E, max_m, Pb) uint8
    out_scale: torch.Tensor | None = None,  # (E, max_m//wmma_rep, Ws*wmma_rep)
    # (1,) int32; route-branch only: skip routes >= this (EP dead-tail)
    num_valid_routes: torch.Tensor | None = None,
    # (tokens, Ws) uint8 e8m0. When given, grouped_in IS the MX payload for
    # ``quant_mode``: the sender already quantized, so the kernel only scatters
    # + preshuffles.
    prequantized_scale: torch.Tensor | None = None,
    # When True, write the e8m0 scale as (row, feat_dim//32) instead of the
    # 16-row-interleaved WMMA form. The consuming GEMM must be built with
    # row_major_ascale so it does the interleave on its LDS->register read.
    row_major_scale: bool = False,
):
    """Fused grouped quant + e8m0 scale-preshuffle in one kernel pass.

    Returns (payload, scale_preshuffle). Pass masked_m to skip padding rows.
    """
    if quant_mode not in ("fp4", "fp8"):
        raise NotImplementedError(
            f"flydsl_moe_fused_quant_preshuffle: quant_mode={quant_mode!r} "
            "unsupported (expected 'fp4' or 'fp8')."
        )
    # A quantizing EP dispatch (fp8 or fp4) already put the payload and its e8m0
    # row on the wire: nothing left to convert, only scatter + preshuffle.
    prequantized = prequantized_scale is not None
    if prequantized:
        # torch dtypes, not aiter.dtypes: this module deliberately imports only
        # torch and the tensor shim.
        _packed = tuple(
            d
            for d in (
                torch.float8_e4m3fn,
                torch.float8_e4m3fnuz,
                torch.uint8,
                getattr(torch, "float4_e2m1fn_x2", None),
            )
            if d is not None
        )
        assert grouped_in.dtype in _packed, (
            "prequantized payload must be packed MX bytes " f"(got {grouped_in.dtype})"
        )
        assert (
            topids_to_rows is not None
        ), "prequantized mode exists only on the route-indexed branch"
        assert (
            prequantized_scale.dtype == torch.uint8
            and prequantized_scale.is_contiguous()
        ), "prequantized scale must be a contiguous uint8 (tokens, Ws) tensor"
    else:
        assert grouped_in.dtype == torch.bfloat16, (
            "fused grouped quant+preshuffle requires bf16 input "
            f"(got {grouped_in.dtype})"
        )
    device = grouped_in.device
    # feat_dim is the FEATURE count, and a prequantized fp4 row carries two
    # features per byte -- taking shape[-1] there would halve every derived
    # geometry (Pb, Ws, the module name) without tripping a single assert.
    feat_dim = grouped_in.shape[-1]
    if prequantized and quant_mode == "fp4":
        feat_dim *= 2
    rows_per_tile = wmma_rep * 16
    assert (
        max_m % rows_per_tile == 0
    ), f"max_m ({max_m}) must be a multiple of wmma_rep*16 ({rows_per_tile})"

    n_rows = E * max_m
    Pb = feat_dim if quant_mode == "fp8" else feat_dim // 2
    Ws = feat_dim // 32
    if out_payload is None:
        out_payload = torch.empty((E, max_m, Pb), dtype=torch.uint8, device=device)
    if out_scale is None:
        out_scale = torch.empty(
            (E, max_m // wmma_rep, Ws * wmma_rep), dtype=torch.uint8, device=device
        )

    skip_padding = masked_m is not None
    if skip_padding:
        masked_m = masked_m.to(device=device, dtype=torch.int32).reshape(-1)
    else:
        # Unused by the kernel (skip_padding=False); a tiny dummy keeps the launch
        # signature uniform without allocating per-row scratch.
        masked_m = torch.empty(max(E, 1), dtype=torch.int32, device=device)

    from aiter.ops.flydsl.kernels.kernels_common import get_warp_size

    wave_size = get_warp_size()
    warps_per_block = 256 // wave_size
    if topids_to_rows is not None:
        topids_to_rows_i32 = topids_to_rows.to(
            device=device, dtype=torch.int32
        ).reshape(-1)
        numel = int(topids_to_rows_i32.numel())
        grid_blocks = (numel + warps_per_block - 1) // warps_per_block
        remap_rows = row_starts is not None
        if remap_rows:
            row_starts_i32 = row_starts.to(device=device, dtype=torch.int32).reshape(-1)
            route_max_m_arg = int(route_max_m)
            if route_max_m_arg <= 0:
                raise ValueError(
                    "route_max_m must be positive when row_starts is provided"
                )
        else:
            row_starts_i32 = masked_m
            route_max_m_arg = 1
        token_num = numel // int(source_topk) if source_topk > 0 else 0
        use_token_multidest = (
            not prequantized
            and not remap_rows
            and num_valid_routes is None
            and 1 < int(source_topk) <= _TOKEN_MULTIDEST_MAX_TOPK
            and token_num >= _TOKEN_MULTIDEST_MIN_TOKENS
            and os.environ.get("AITER_FLYDSL_TOKEN_MULTIDEST_QUANT", "1")
            in ("1", "true", "True")
        )
        if row_major_scale and not use_token_multidest:
            raise ValueError(
                "row_major_scale is only implemented on the token-multidest "
                "quant path"
            )
        if use_token_multidest:
            from aiter.ops.flydsl.kernels.moe_fused_route_quant_scatter import (
                token_multidest_ksplit,
                token_multidest_tdm_chunks,
            )

            md_ksplit = token_multidest_ksplit(
                feat_dim, wmma_rep, quant_mode, token_num
            )
            launch = _get_compiled_token_multidest_quant(
                feat_dim=feat_dim,
                wmma_rep=wmma_rep,
                topk=int(source_topk),
                quant_mode=quant_mode,
                row_major_scale=bool(row_major_scale),
                tdm_hidden_chunks=token_multidest_tdm_chunks(
                    feat_dim, wmma_rep, quant_mode, md_ksplit
                ),
                ksplit=md_ksplit,
            )
            token_grid = (token_num + warps_per_block - 1) // warps_per_block
            launch(
                ptr_arg(grouped_in.contiguous().view(-1)),
                ptr_arg(out_payload.view(-1)),
                ptr_arg(out_scale.view(-1)),
                ptr_arg(topids_to_rows_i32),
                token_num,
                token_grid,
                stream=torch.cuda.current_stream(),
            )
            return out_payload, out_scale
        use_ksplit = grid_blocks < _ROUTEKS_KSPLIT_GRID_THRESHOLD
        launch = _get_compiled_fused_quant_preshuffle_route_ksplit(
            feat_dim=feat_dim,
            wmma_rep=wmma_rep,
            quant_mode=quant_mode,
            source_topk=source_topk,
            remap_rows=remap_rows,
            ksplit=use_ksplit,
            prequantized=prequantized,
            src_scale_bytes_per_row=(
                int(prequantized_scale.shape[-1]) if prequantized else 0
            ),
        )
        # Dead-tail skip (EP dynamic token count): routes >= num_valid_routes are
        # padding rows of the dispatch buffer and are not gathered/quantized. When
        # not provided, pass a null pointer (0-element tensor -> data_ptr() == 0).
        if num_valid_routes is None:
            num_valid_routes_i32 = torch.empty(0, dtype=torch.int32, device=device)
            assert num_valid_routes_i32.data_ptr() == 0, "expected a null data_ptr"
        else:
            num_valid_routes_i32 = (
                num_valid_routes.reshape(-1)[:1].to(device=device, dtype=torch.int32)
            ).contiguous()
        launch(
            ptr_arg(grouped_in.contiguous().view(-1)),
            ptr_arg(out_payload.view(-1)),
            ptr_arg(out_scale.view(-1)),
            ptr_arg(topids_to_rows_i32),
            ptr_arg(row_starts_i32),
            route_max_m_arg,
            numel,
            ptr_arg(num_valid_routes_i32),
            # Read only when prequantized; the quant path must still pass a valid
            # pointer, so hand it the output scale, which the kernel never loads.
            ptr_arg(
                prequantized_scale.view(-1) if prequantized else out_scale.view(-1)
            ),
            grid_blocks,
            stream=torch.cuda.current_stream(),
        )
        return out_payload, out_scale

    grid_blocks = (n_rows + warps_per_block - 1) // warps_per_block

    launch = _get_compiled_fused_quant_preshuffle(
        feat_dim=feat_dim,
        wmma_rep=wmma_rep,
        quant_mode=quant_mode,
        skip_padding=skip_padding,
    )
    launch(
        ptr_arg(grouped_in.contiguous().view(-1)),
        ptr_arg(out_payload.view(-1)),
        ptr_arg(out_scale.view(-1)),
        ptr_arg(masked_m),
        n_rows,
        max_m,
        grid_blocks,
        stream=torch.cuda.current_stream(),
    )
    return out_payload, out_scale
