xrun: 19.09-s003: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun	19.09-s003: Started on Oct 29, 2020 at 16:24:22 CET
xrun
	-f tb.f
		mtm_Alu.vp
		mtm_Alu_tb.sv
	-linedebug
	-debug
	-gui
xrun: *W,BADPRF: The -linedebug option may have an adverse performance impact.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
Recompiling... reason: file './mtm_Alu_tb.sv' is newer than expected.
	expected: Thu Oct 29 16:20:03 2020
	actual:   Thu Oct 29 16:24:10 2020
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xmvlog: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
file: mtm_Alu_tb.sv
	module worklib.mtm_Alu_tb:sv
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xmelab: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		mtm_Alu_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
INCLUDE $PDK_DIR/cds/cds.lib
|
xmvlog_cg: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
		worklib.mtm_Alu_tb:sv <0x2054a47f>
			streams:  20, words: 25163
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 5       5
		Registers:              72      72
		Scalar wires:            7       -
		Vectored wires:          2       -
		Always blocks:          12      12
		Initial blocks:          7       7
		Pseudo assignments:      3       3
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.mtm_Alu_tb:sv
INCLUDE $PDK_DIR/cds/cds.lib
|
xmsim: *W,DLCVAR (/home/student/mwygrzywalski/cds.lib,1): cds.lib Invalid environment variable ''.
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /cad/XCELIUM1909/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm mtm_Alu_tb.DUT.clk mtm_Alu_tb.DUT.error_core mtm_Alu_tb.DUT.output_valid_core mtm_Alu_tb.DUT.output_valid_des mtm_Alu_tb.DUT.pout_core mtm_Alu_tb.DUT.pout_des mtm_Alu_tb.DUT.rst_n mtm_Alu_tb.DUT.sin mtm_Alu_tb.DUT.sout
Created probe 1
xcelium> run
Simulation complete via $finish(1) at time 9380 NS + 0
./mtm_Alu_tb.sv:157         $finish;		
xcelium> TOOL:	xrun	19.09-s003: Exiting on Oct 29, 2020 at 16:24:54 CET  (total: 00:00:32)
