{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "final_tcp_hw.qsys final_tcp_hw.BAK.qsys " "Backing up file \"final_tcp_hw.qsys\" to \"final_tcp_hw.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1587673733325 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "final_tcp_hw/synthesis/final_tcp_hw.v final_tcp_hw.BAK.v " "Backing up file \"final_tcp_hw/synthesis/final_tcp_hw.v\" to \"final_tcp_hw.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1587673733341 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys final_tcp_hw.qsys " "Started upgrading IP component Qsys with file \"final_tcp_hw.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1587673733341 ""}
{ "Info" "" "" "2020.04.23.13:29:02 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2020.04.23.13:29:02 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1587673742141 ""}
{ "Info" "" "" "2020.04.23.13:29:02 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2020.04.23.13:29:02 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1587673742148 ""}
{ "Info" "final_tcp_hw_generation.rpt" "" "2020.04.23.13:29:10 Info: Saving generation log to C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw" {  } {  } 0 0 "2020.04.23.13:29:10 Info: Saving generation log to C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw" 0 0 "Shell" 0 -1 1587673750766 ""}
{ "Info" "" "" "2020.04.23.13:29:10 Info: Starting: Create simulation model" {  } {  } 0 0 "2020.04.23.13:29:10 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1587673750767 ""}
{ "Info" "" "" "2020.04.23.13:29:10 Info: qsys-generate C:\\Users\\tucke\\Documents\\GitHub\\tcp-ip\\final_tcp_hw.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\tucke\\Documents\\GitHub\\tcp-ip\\final_tcp_hw\\simulation --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" {  } {  } 0 0 "2020.04.23.13:29:10 Info: qsys-generate C:\\Users\\tucke\\Documents\\GitHub\\tcp-ip\\final_tcp_hw.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\tucke\\Documents\\GitHub\\tcp-ip\\final_tcp_hw\\simulation --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" 0 0 "Shell" 0 -1 1587673750772 ""}
{ "Info" "final_tcp_hw.qsys" "" "2020.04.23.13:29:10 Info: Loading tcp-ip" {  } {  } 0 0 "2020.04.23.13:29:10 Info: Loading tcp-ip" 0 0 "Shell" 0 -1 1587673750795 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Reading input file" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Reading input file" 0 0 "Shell" 0 -1 1587673751559 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Adding descriptor_memory \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Adding descriptor_memory \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1587673751561 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Parameterizing module descriptor_memory" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Parameterizing module descriptor_memory" 0 0 "Shell" 0 -1 1587673751562 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1587673751562 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1587673751563 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Adding led \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Adding led \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1587673751564 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Parameterizing module led" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Parameterizing module led" 0 0 "Shell" 0 -1 1587673751564 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Adding main_memory \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Adding main_memory \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1587673751564 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Parameterizing module main_memory" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Parameterizing module main_memory" 0 0 "Shell" 0 -1 1587673751564 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Adding nios2 \[altera_nios2_gen2 17.1\]" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Adding nios2 \[altera_nios2_gen2 17.1\]" 0 0 "Shell" 0 -1 1587673751565 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Parameterizing module nios2" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Parameterizing module nios2" 0 0 "Shell" 0 -1 1587673751565 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Adding sgdma_rx \[altera_avalon_sgdma 17.1\]" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Adding sgdma_rx \[altera_avalon_sgdma 17.1\]" 0 0 "Shell" 0 -1 1587673751567 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Parameterizing module sgdma_rx" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Parameterizing module sgdma_rx" 0 0 "Shell" 0 -1 1587673751567 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Adding sgdma_tx \[altera_avalon_sgdma 17.1\]" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Adding sgdma_tx \[altera_avalon_sgdma 17.1\]" 0 0 "Shell" 0 -1 1587673751568 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Parameterizing module sgdma_tx" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Parameterizing module sgdma_tx" 0 0 "Shell" 0 -1 1587673751568 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Adding switch \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Adding switch \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1587673751569 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Parameterizing module switch" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Parameterizing module switch" 0 0 "Shell" 0 -1 1587673751569 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Adding sys_clk \[clock_source 17.1\]" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Adding sys_clk \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1587673751569 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Parameterizing module sys_clk" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Parameterizing module sys_clk" 0 0 "Shell" 0 -1 1587673751570 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Adding timer \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Adding timer \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1587673751570 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Parameterizing module timer" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1587673751570 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Adding tse \[altera_eth_tse 17.1\]" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Adding tse \[altera_eth_tse 17.1\]" 0 0 "Shell" 0 -1 1587673751571 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Parameterizing module tse" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Parameterizing module tse" 0 0 "Shell" 0 -1 1587673751571 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Building connections" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Building connections" 0 0 "Shell" 0 -1 1587673751572 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Parameterizing connections" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1587673751574 ""}
{ "Info" "" "" "2020.04.23.13:29:11 Info: Validating" {  } {  } 0 0 "2020.04.23.13:29:11 Info: Validating" 0 0 "Shell" 0 -1 1587673751575 ""}
{ "Info" "" "" "2020.04.23.13:29:13 Info: Done reading input file" {  } {  } 0 0 "2020.04.23.13:29:13 Info: Done reading input file" 0 0 "Shell" 0 -1 1587673753297 ""}
{ "Info" "" "" "2020.04.23.13:29:15 Info: final_tcp_hw.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.04.23.13:29:15 Info: final_tcp_hw.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1587673755890 ""}
{ "Info" "" "" "2020.04.23.13:29:15 Info: final_tcp_hw.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2020.04.23.13:29:15 Info: final_tcp_hw.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1587673755890 ""}
{ "Info" "" "" "2020.04.23.13:29:15 Info: final_tcp_hw.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2020.04.23.13:29:15 Info: final_tcp_hw.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1587673755891 ""}
{ "Info" "" "" "2020.04.23.13:29:15 Info: final_tcp_hw.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.04.23.13:29:15 Info: final_tcp_hw.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1587673755891 ""}
{ "Info" "sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted.." "" "2020.04.23.13:29:15 Info: final_tcp_hw.tse.receive" {  } {  } 0 0 "2020.04.23.13:29:15 Info: final_tcp_hw.tse.receive" 0 0 "Shell" 0 -1 1587673755891 ""}
{ "Warning" "" "" "2020.04.23.13:29:15 Warning: final_tcp_hw.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.04.23.13:29:15 Warning: final_tcp_hw.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1587673755893 ""}
{ "Info" "" "" "2020.04.23.13:29:16 Info: final_tcp_hw: Generating final_tcp_hw \"final_tcp_hw\" for SIM_VERILOG" {  } {  } 0 0 "2020.04.23.13:29:16 Info: final_tcp_hw: Generating final_tcp_hw \"final_tcp_hw\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1587673756157 ""}
{ "Info" "" "" "2020.04.23.13:29:23 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 0 "2020.04.23.13:29:23 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" 0 0 "Shell" 0 -1 1587673763086 ""}
{ "Info" "" "" "2020.04.23.13:29:28 Info: descriptor_memory: Starting RTL generation for module 'final_tcp_hw_descriptor_memory'" {  } {  } 0 0 "2020.04.23.13:29:28 Info: descriptor_memory: Starting RTL generation for module 'final_tcp_hw_descriptor_memory'" 0 0 "Shell" 0 -1 1587673768377 ""}
{ "Info" "  ]" "" "2020.04.23.13:29:28 Info: descriptor_memory:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_descriptor_memory --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0002_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0002_descriptor_memory_gen//final_tcp_hw_descriptor_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0002_descriptor_memory_gen" {  } {  } 0 0 "2020.04.23.13:29:28 Info: descriptor_memory:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_descriptor_memory --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0002_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0002_descriptor_memory_gen//final_tcp_hw_descriptor_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0002_descriptor_memory_gen" 0 0 "Shell" 0 -1 1587673768377 ""}
{ "Info" "" "" "2020.04.23.13:29:28 Info: descriptor_memory: Done RTL generation for module 'final_tcp_hw_descriptor_memory'" {  } {  } 0 0 "2020.04.23.13:29:28 Info: descriptor_memory: Done RTL generation for module 'final_tcp_hw_descriptor_memory'" 0 0 "Shell" 0 -1 1587673768577 ""}
{ "Info" "" "" "2020.04.23.13:29:28 Info: descriptor_memory: \"final_tcp_hw\" instantiated altera_avalon_onchip_memory2 \"descriptor_memory\"" {  } {  } 0 0 "2020.04.23.13:29:28 Info: descriptor_memory: \"final_tcp_hw\" instantiated altera_avalon_onchip_memory2 \"descriptor_memory\"" 0 0 "Shell" 0 -1 1587673768593 ""}
{ "Info" "" "" "2020.04.23.13:29:28 Info: jtag_uart: Starting RTL generation for module 'final_tcp_hw_jtag_uart'" {  } {  } 0 0 "2020.04.23.13:29:28 Info: jtag_uart: Starting RTL generation for module 'final_tcp_hw_jtag_uart'" 0 0 "Shell" 0 -1 1587673768597 ""}
{ "Info" "  ]" "" "2020.04.23.13:29:28 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_tcp_hw_jtag_uart --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0003_jtag_uart_gen//final_tcp_hw_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0003_jtag_uart_gen" {  } {  } 0 0 "2020.04.23.13:29:28 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_tcp_hw_jtag_uart --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0003_jtag_uart_gen//final_tcp_hw_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0003_jtag_uart_gen" 0 0 "Shell" 0 -1 1587673768597 ""}
{ "Info" "" "" "2020.04.23.13:29:28 Info: jtag_uart: Done RTL generation for module 'final_tcp_hw_jtag_uart'" {  } {  } 0 0 "2020.04.23.13:29:28 Info: jtag_uart: Done RTL generation for module 'final_tcp_hw_jtag_uart'" 0 0 "Shell" 0 -1 1587673768844 ""}
{ "Info" "" "" "2020.04.23.13:29:28 Info: jtag_uart: \"final_tcp_hw\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2020.04.23.13:29:28 Info: jtag_uart: \"final_tcp_hw\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1587673768853 ""}
{ "Info" "" "" "2020.04.23.13:29:28 Info: led: Starting RTL generation for module 'final_tcp_hw_led'" {  } {  } 0 0 "2020.04.23.13:29:28 Info: led: Starting RTL generation for module 'final_tcp_hw_led'" 0 0 "Shell" 0 -1 1587673768856 ""}
{ "Info" "  ]" "" "2020.04.23.13:29:28 Info: led:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_led --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0004_led_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0004_led_gen//final_tcp_hw_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0004_led_gen" {  } {  } 0 0 "2020.04.23.13:29:28 Info: led:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_led --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0004_led_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0004_led_gen//final_tcp_hw_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0004_led_gen" 0 0 "Shell" 0 -1 1587673768857 ""}
{ "Info" "" "" "2020.04.23.13:29:29 Info: led: Done RTL generation for module 'final_tcp_hw_led'" {  } {  } 0 0 "2020.04.23.13:29:29 Info: led: Done RTL generation for module 'final_tcp_hw_led'" 0 0 "Shell" 0 -1 1587673769027 ""}
{ "Info" "" "" "2020.04.23.13:29:29 Info: led: \"final_tcp_hw\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 0 "2020.04.23.13:29:29 Info: led: \"final_tcp_hw\" instantiated altera_avalon_pio \"led\"" 0 0 "Shell" 0 -1 1587673769034 ""}
{ "Info" "" "" "2020.04.23.13:29:29 Info: main_memory: Starting RTL generation for module 'final_tcp_hw_main_memory'" {  } {  } 0 0 "2020.04.23.13:29:29 Info: main_memory: Starting RTL generation for module 'final_tcp_hw_main_memory'" 0 0 "Shell" 0 -1 1587673769038 ""}
{ "Info" "  ]" "" "2020.04.23.13:29:29 Info: main_memory:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_main_memory --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0005_main_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0005_main_memory_gen//final_tcp_hw_main_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0005_main_memory_gen" {  } {  } 0 0 "2020.04.23.13:29:29 Info: main_memory:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_main_memory --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0005_main_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0005_main_memory_gen//final_tcp_hw_main_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0005_main_memory_gen" 0 0 "Shell" 0 -1 1587673769038 ""}
{ "Info" "" "" "2020.04.23.13:29:30 Info: main_memory: Done RTL generation for module 'final_tcp_hw_main_memory'" {  } {  } 0 0 "2020.04.23.13:29:30 Info: main_memory: Done RTL generation for module 'final_tcp_hw_main_memory'" 0 0 "Shell" 0 -1 1587673770230 ""}
{ "Info" "" "" "2020.04.23.13:29:30 Info: main_memory: \"final_tcp_hw\" instantiated altera_avalon_onchip_memory2 \"main_memory\"" {  } {  } 0 0 "2020.04.23.13:29:30 Info: main_memory: \"final_tcp_hw\" instantiated altera_avalon_onchip_memory2 \"main_memory\"" 0 0 "Shell" 0 -1 1587673770250 ""}
{ "Info" "" "" "2020.04.23.13:29:31 Info: nios2: \"final_tcp_hw\" instantiated altera_nios2_gen2 \"nios2\"" {  } {  } 0 0 "2020.04.23.13:29:31 Info: nios2: \"final_tcp_hw\" instantiated altera_nios2_gen2 \"nios2\"" 0 0 "Shell" 0 -1 1587673771796 ""}
{ "Info" "" "" "2020.04.23.13:29:31 Info: sgdma_rx: Starting RTL generation for module 'final_tcp_hw_sgdma_rx'" {  } {  } 0 0 "2020.04.23.13:29:31 Info: sgdma_rx: Starting RTL generation for module 'final_tcp_hw_sgdma_rx'" 0 0 "Shell" 0 -1 1587673771800 ""}
{ "Info" "  ]" "" "2020.04.23.13:29:31 Info: sgdma_rx:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_rx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0006_sgdma_rx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0006_sgdma_rx_gen//final_tcp_hw_sgdma_rx_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0006_sgdma_rx_gen" {  } {  } 0 0 "2020.04.23.13:29:31 Info: sgdma_rx:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_rx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0006_sgdma_rx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0006_sgdma_rx_gen//final_tcp_hw_sgdma_rx_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0006_sgdma_rx_gen" 0 0 "Shell" 0 -1 1587673771801 ""}
{ "Info" "" "" "2020.04.23.13:29:32 Info: sgdma_rx: Done RTL generation for module 'final_tcp_hw_sgdma_rx'" {  } {  } 0 0 "2020.04.23.13:29:32 Info: sgdma_rx: Done RTL generation for module 'final_tcp_hw_sgdma_rx'" 0 0 "Shell" 0 -1 1587673772357 ""}
{ "Info" "" "" "2020.04.23.13:29:32 Info: sgdma_rx: \"final_tcp_hw\" instantiated altera_avalon_sgdma \"sgdma_rx\"" {  } {  } 0 0 "2020.04.23.13:29:32 Info: sgdma_rx: \"final_tcp_hw\" instantiated altera_avalon_sgdma \"sgdma_rx\"" 0 0 "Shell" 0 -1 1587673772371 ""}
{ "Info" "" "" "2020.04.23.13:29:32 Info: sgdma_tx: Starting RTL generation for module 'final_tcp_hw_sgdma_tx'" {  } {  } 0 0 "2020.04.23.13:29:32 Info: sgdma_tx: Starting RTL generation for module 'final_tcp_hw_sgdma_tx'" 0 0 "Shell" 0 -1 1587673772374 ""}
{ "Info" "  ]" "" "2020.04.23.13:29:32 Info: sgdma_tx:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_tx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0007_sgdma_tx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0007_sgdma_tx_gen//final_tcp_hw_sgdma_tx_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0007_sgdma_tx_gen" {  } {  } 0 0 "2020.04.23.13:29:32 Info: sgdma_tx:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_tx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0007_sgdma_tx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0007_sgdma_tx_gen//final_tcp_hw_sgdma_tx_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0007_sgdma_tx_gen" 0 0 "Shell" 0 -1 1587673772374 ""}
{ "Info" "" "" "2020.04.23.13:29:32 Info: sgdma_tx: Done RTL generation for module 'final_tcp_hw_sgdma_tx'" {  } {  } 0 0 "2020.04.23.13:29:32 Info: sgdma_tx: Done RTL generation for module 'final_tcp_hw_sgdma_tx'" 0 0 "Shell" 0 -1 1587673772950 ""}
{ "Info" "" "" "2020.04.23.13:29:32 Info: sgdma_tx: \"final_tcp_hw\" instantiated altera_avalon_sgdma \"sgdma_tx\"" {  } {  } 0 0 "2020.04.23.13:29:32 Info: sgdma_tx: \"final_tcp_hw\" instantiated altera_avalon_sgdma \"sgdma_tx\"" 0 0 "Shell" 0 -1 1587673772963 ""}
{ "Info" "" "" "2020.04.23.13:29:32 Info: switch: Starting RTL generation for module 'final_tcp_hw_switch'" {  } {  } 0 0 "2020.04.23.13:29:32 Info: switch: Starting RTL generation for module 'final_tcp_hw_switch'" 0 0 "Shell" 0 -1 1587673772967 ""}
{ "Info" "  ]" "" "2020.04.23.13:29:32 Info: switch:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_switch --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0008_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0008_switch_gen//final_tcp_hw_switch_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0008_switch_gen" {  } {  } 0 0 "2020.04.23.13:29:32 Info: switch:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_switch --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0008_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0008_switch_gen//final_tcp_hw_switch_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0008_switch_gen" 0 0 "Shell" 0 -1 1587673772967 ""}
{ "Info" "" "" "2020.04.23.13:29:33 Info: switch: Done RTL generation for module 'final_tcp_hw_switch'" {  } {  } 0 0 "2020.04.23.13:29:33 Info: switch: Done RTL generation for module 'final_tcp_hw_switch'" 0 0 "Shell" 0 -1 1587673773140 ""}
{ "Info" "" "" "2020.04.23.13:29:33 Info: switch: \"final_tcp_hw\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 0 "2020.04.23.13:29:33 Info: switch: \"final_tcp_hw\" instantiated altera_avalon_pio \"switch\"" 0 0 "Shell" 0 -1 1587673773147 ""}
{ "Info" "" "" "2020.04.23.13:29:33 Info: timer: Starting RTL generation for module 'final_tcp_hw_timer'" {  } {  } 0 0 "2020.04.23.13:29:33 Info: timer: Starting RTL generation for module 'final_tcp_hw_timer'" 0 0 "Shell" 0 -1 1587673773156 ""}
{ "Info" "  ]" "" "2020.04.23.13:29:33 Info: timer:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=final_tcp_hw_timer --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0009_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0009_timer_gen//final_tcp_hw_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0009_timer_gen" {  } {  } 0 0 "2020.04.23.13:29:33 Info: timer:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=final_tcp_hw_timer --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0009_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0009_timer_gen//final_tcp_hw_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0009_timer_gen" 0 0 "Shell" 0 -1 1587673773157 ""}
{ "Info" "" "" "2020.04.23.13:29:33 Info: timer: Done RTL generation for module 'final_tcp_hw_timer'" {  } {  } 0 0 "2020.04.23.13:29:33 Info: timer: Done RTL generation for module 'final_tcp_hw_timer'" 0 0 "Shell" 0 -1 1587673773368 ""}
{ "Info" "" "" "2020.04.23.13:29:33 Info: timer: \"final_tcp_hw\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 0 "2020.04.23.13:29:33 Info: timer: \"final_tcp_hw\" instantiated altera_avalon_timer \"timer\"" 0 0 "Shell" 0 -1 1587673773377 ""}
{ "Info" "" "" "2020.04.23.13:29:34 Info: tse: \"final_tcp_hw\" instantiated altera_eth_tse \"tse\"" {  } {  } 0 0 "2020.04.23.13:29:34 Info: tse: \"final_tcp_hw\" instantiated altera_eth_tse \"tse\"" 0 0 "Shell" 0 -1 1587673774912 ""}
{ "Info" "" "" "2020.04.23.13:29:50 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:29:50 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673790991 ""}
{ "Info" "" "" "2020.04.23.13:29:51 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:29:51 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673791787 ""}
{ "Info" "" "" "2020.04.23.13:29:52 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:29:52 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673792574 ""}
{ "Info" "" "" "2020.04.23.13:29:53 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:29:53 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673793359 ""}
{ "Info" "" "" "2020.04.23.13:29:54 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:29:54 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673794144 ""}
{ "Info" "" "" "2020.04.23.13:29:54 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:29:54 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673794931 ""}
{ "Info" "" "" "2020.04.23.13:29:55 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:29:55 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673795722 ""}
{ "Info" "" "" "2020.04.23.13:29:56 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:29:56 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673796509 ""}
{ "Info" "" "" "2020.04.23.13:29:57 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:29:57 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673797308 ""}
{ "Info" "" "" "2020.04.23.13:29:58 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:29:58 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673798090 ""}
{ "Info" "" "" "2020.04.23.13:30:07 Info: mm_interconnect_0: \"final_tcp_hw\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.04.23.13:30:07 Info: mm_interconnect_0: \"final_tcp_hw\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1587673807006 ""}
{ "Info" "" "" "2020.04.23.13:30:07 Info: irq_mapper: \"final_tcp_hw\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.04.23.13:30:07 Info: irq_mapper: \"final_tcp_hw\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1587673807012 ""}
{ "Info" "" "" "2020.04.23.13:30:08 Info: avalon_st_adapter: \"final_tcp_hw\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.04.23.13:30:08 Info: avalon_st_adapter: \"final_tcp_hw\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1587673808549 ""}
{ "Info" "" "" "2020.04.23.13:30:08 Info: rst_controller: \"final_tcp_hw\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.04.23.13:30:08 Info: rst_controller: \"final_tcp_hw\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1587673808552 ""}
{ "Info" "" "" "2020.04.23.13:30:08 Info: cpu: Starting RTL generation for module 'final_tcp_hw_nios2_cpu'" {  } {  } 0 0 "2020.04.23.13:30:08 Info: cpu: Starting RTL generation for module 'final_tcp_hw_nios2_cpu'" 0 0 "Shell" 0 -1 1587673808566 ""}
{ "Info" "  ]" "" "2020.04.23.13:30:08 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_tcp_hw_nios2_cpu --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0012_cpu_gen//final_tcp_hw_nios2_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0012_cpu_gen" {  } {  } 0 0 "2020.04.23.13:30:08 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_tcp_hw_nios2_cpu --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0012_cpu_gen//final_tcp_hw_nios2_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0012_cpu_gen" 0 0 "Shell" 0 -1 1587673808566 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:08 (*) Starting Nios II generation" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:08 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1587673827825 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Checking for plaintext license." {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1587673827825 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" 0 0 "Shell" 0 -1 1587673827825 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1587673827825 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1587673827826 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Plaintext license not found." {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1587673827826 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1587673827826 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" 0 0 "Shell" 0 -1 1587673827826 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1587673827827 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1587673827827 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1587673827827 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1587673827827 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Creating all objects for CPU" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1587673827827 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)     Testbench" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:09 (*)     Testbench" 0 0 "Shell" 0 -1 1587673827828 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)     Instruction decoding" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1587673827828 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)       Instruction fields" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)       Instruction fields" 0 0 "Shell" 0 -1 1587673827828 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)       Instruction decodes" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1587673827828 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1587673827828 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)       Instruction controls" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)       Instruction controls" 0 0 "Shell" 0 -1 1587673827829 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)     Pipeline frontend" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1587673827829 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)     Pipeline backend" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:10 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1587673827829 ""}
{ "Info" "final_tcp_hw_nios2_cpu_nios2_waves.do'" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:12 (*)   Creating 'C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0012_cpu_gen/" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:12 (*)   Creating 'C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0012_cpu_gen/" 0 0 "Shell" 0 -1 1587673827829 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:12 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:12 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1587673827829 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:13 (*)   Creating encrypted RTL" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:13 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1587673827830 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:13 (*)   Creating IP functional simulation model" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:13 (*)   Creating IP functional simulation model" 0 0 "Shell" 0 -1 1587673827830 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:27 (*) Done Nios II generation" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: # 2020.04.23 13:30:27 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1587673827830 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: Done RTL generation for module 'final_tcp_hw_nios2_cpu'" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: Done RTL generation for module 'final_tcp_hw_nios2_cpu'" 0 0 "Shell" 0 -1 1587673827830 ""}
{ "Info" "" "" "2020.04.23.13:30:27 Info: cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2020.04.23.13:30:27 Info: cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1587673827850 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: i_tse_mac: \"tse\" instantiated altera_eth_tse_mac \"i_tse_mac\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: i_tse_mac: \"tse\" instantiated altera_eth_tse_mac \"i_tse_mac\"" 0 0 "Shell" 0 -1 1587673829053 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" 0 0 "Shell" 0 -1 1587673829136 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1587673829138 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" 0 0 "Shell" 0 -1 1587673829139 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1587673829142 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1587673829144 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1587673829159 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1587673829174 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1587673829189 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1587673829202 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" 0 0 "Shell" 0 -1 1587673829217 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\"" 0 0 "Shell" 0 -1 1587673829231 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" 0 0 "Shell" 0 -1 1587673829246 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\"" 0 0 "Shell" 0 -1 1587673829260 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: nios2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_data_master_limiter\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: nios2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_data_master_limiter\"" 0 0 "Shell" 0 -1 1587673829263 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules" {  } {  } 0 0 "2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules" 0 0 "Shell" 0 -1 1587673829273 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1587673829277 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1587673829281 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: cmd_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_005\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: cmd_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_005\"" 0 0 "Shell" 0 -1 1587673829284 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1587673829294 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" 0 0 "Shell" 0 -1 1587673829319 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules" {  } {  } 0 0 "2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules" 0 0 "Shell" 0 -1 1587673829329 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" 0 0 "Shell" 0 -1 1587673829340 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules" {  } {  } 0 0 "2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules" 0 0 "Shell" 0 -1 1587673829341 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: cmd_mux_006: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_006\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: cmd_mux_006: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_006\"" 0 0 "Shell" 0 -1 1587673829351 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules" {  } {  } 0 0 "2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules" 0 0 "Shell" 0 -1 1587673829353 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1587673829356 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" 0 0 "Shell" 0 -1 1587673829360 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: rsp_demux_006: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_006\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: rsp_demux_006: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_006\"" 0 0 "Shell" 0 -1 1587673829365 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1587673829376 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules" {  } {  } 0 0 "2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules" 0 0 "Shell" 0 -1 1587673829376 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1587673829386 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules" {  } {  } 0 0 "2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules" 0 0 "Shell" 0 -1 1587673829388 ""}
{ "Info" "" "" "2020.04.23.13:30:29 Info: rsp_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_005\"" {  } {  } 0 0 "2020.04.23.13:30:29 Info: rsp_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_005\"" 0 0 "Shell" 0 -1 1587673829397 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules" {  } {  } 0 0 "2020.04.23.13:30:29 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation/submodules" 0 0 "Shell" 0 -1 1587673829399 ""}
{ "Info" "" "" "2020.04.23.13:30:30 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.04.23.13:30:30 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1587673830963 ""}
{ "Info" "" "" "2020.04.23.13:30:30 Info: timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 0 "2020.04.23.13:30:30 Info: timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" 0 0 "Shell" 0 -1 1587673830971 ""}
{ "Info" "" "" "2020.04.23.13:30:30 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.04.23.13:30:30 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1587673830975 ""}
{ "Info" "" "" "2020.04.23.13:30:30 Info: final_tcp_hw: Done \"final_tcp_hw\" with 47 modules, 305 files" {  } {  } 0 0 "2020.04.23.13:30:30 Info: final_tcp_hw: Done \"final_tcp_hw\" with 47 modules, 305 files" 0 0 "Shell" 0 -1 1587673830975 ""}
{ "Info" "" "" "2020.04.23.13:30:31 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.04.23.13:30:31 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1587673831014 ""}
{ "Info" "" "" "2020.04.23.13:30:31 Info: Finished: Create simulation model" {  } {  } 0 0 "2020.04.23.13:30:31 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1587673831014 ""}
{ "Info" "" "" "2020.04.23.13:30:31 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2020.04.23.13:30:31 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1587673831014 ""}
{ "Info" " --use-relative-paths=true" "" "2020.04.23.13:30:31 Info: sim-script-gen --spd=C:\\Users\\tucke\\Documents\\GitHub\\tcp-ip\\final_tcp_hw\\final_tcp_hw.spd --output-directory=C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation" {  } {  } 0 0 "2020.04.23.13:30:31 Info: sim-script-gen --spd=C:\\Users\\tucke\\Documents\\GitHub\\tcp-ip\\final_tcp_hw\\final_tcp_hw.spd --output-directory=C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation" 0 0 "Shell" 0 -1 1587673831014 ""}
{ "Info" " --use-relative-paths=true" "" "2020.04.23.13:30:31 Info: Doing: ip-make-simscript --spd=C:\\Users\\tucke\\Documents\\GitHub\\tcp-ip\\final_tcp_hw\\final_tcp_hw.spd --output-directory=C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation" {  } {  } 0 0 "2020.04.23.13:30:31 Info: Doing: ip-make-simscript --spd=C:\\Users\\tucke\\Documents\\GitHub\\tcp-ip\\final_tcp_hw\\final_tcp_hw.spd --output-directory=C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation" 0 0 "Shell" 0 -1 1587673831017 ""}
{ "Info" " directory:" "" "2020.04.23.13:30:31 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation" {  } {  } 0 0 "2020.04.23.13:30:31 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation" 0 0 "Shell" 0 -1 1587673831768 ""}
{ "Info" "msim_setup.tcl" "" "2020.04.23.13:30:31 Info:     mentor" {  } {  } 0 0 "2020.04.23.13:30:31 Info:     mentor" 0 0 "Shell" 0 -1 1587673831769 ""}
{ "Info" " directory:" "" "2020.04.23.13:30:31 Info: Generating the following file(s) for VCS simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation" {  } {  } 0 0 "2020.04.23.13:30:31 Info: Generating the following file(s) for VCS simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation" 0 0 "Shell" 0 -1 1587673831774 ""}
{ "Info" "vcs_setup.sh" "" "2020.04.23.13:30:31 Info:     synopsys/vcs" {  } {  } 0 0 "2020.04.23.13:30:31 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1587673831776 ""}
{ "Info" " directory:" "" "2020.04.23.13:30:31 Info: Generating the following file(s) for VCSMX simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation" {  } {  } 0 0 "2020.04.23.13:30:31 Info: Generating the following file(s) for VCSMX simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation" 0 0 "Shell" 0 -1 1587673831779 ""}
{ "Info" "synopsys_sim.setup" "" "2020.04.23.13:30:31 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.04.23.13:30:31 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1587673831779 ""}
{ "Info" "vcsmx_setup.sh" "" "2020.04.23.13:30:31 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.04.23.13:30:31 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1587673831781 ""}
{ "Info" " directory:" "" "2020.04.23.13:30:31 Info: Generating the following file(s) for NCSIM simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation" {  } {  } 0 0 "2020.04.23.13:30:31 Info: Generating the following file(s) for NCSIM simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation" 0 0 "Shell" 0 -1 1587673831790 ""}
{ "Info" "cds.lib" "" "2020.04.23.13:30:31 Info:     cadence" {  } {  } 0 0 "2020.04.23.13:30:31 Info:     cadence" 0 0 "Shell" 0 -1 1587673831791 ""}
{ "Info" "hdl.var" "" "2020.04.23.13:30:31 Info:     cadence" {  } {  } 0 0 "2020.04.23.13:30:31 Info:     cadence" 0 0 "Shell" 0 -1 1587673831808 ""}
{ "Info" "ncsim_setup.sh" "" "2020.04.23.13:30:31 Info:     cadence" {  } {  } 0 0 "2020.04.23.13:30:31 Info:     cadence" 0 0 "Shell" 0 -1 1587673831809 ""}
{ "Info" " directory" "" "2020.04.23.13:30:31 Info:     45 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2020.04.23.13:30:31 Info:     45 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1587673831809 ""}
{ "Info" " directory:" "" "2020.04.23.13:30:31 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation" {  } {  } 0 0 "2020.04.23.13:30:31 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation" 0 0 "Shell" 0 -1 1587673831815 ""}
{ "Info" "rivierapro_setup.tcl" "" "2020.04.23.13:30:31 Info:     aldec" {  } {  } 0 0 "2020.04.23.13:30:31 Info:     aldec" 0 0 "Shell" 0 -1 1587673831816 ""}
{ "Info" "." "" "2020.04.23.13:30:31 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation" {  } {  } 0 0 "2020.04.23.13:30:31 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/simulation" 0 0 "Shell" 0 -1 1587673831816 ""}
{ "Info" "" "" "2020.04.23.13:30:31 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2020.04.23.13:30:31 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1587673831816 ""}
{ "Info" "" "" "2020.04.23.13:30:31 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2020.04.23.13:30:31 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1587673831816 ""}
{ "Info" "" "" "2020.04.23.13:30:31 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.04.23.13:30:31 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1587673831816 ""}
{ "Info" "" "" "2020.04.23.13:30:31 Info: qsys-generate C:\\Users\\tucke\\Documents\\GitHub\\tcp-ip\\final_tcp_hw.qsys --block-symbol-file --output-directory=C:\\Users\\tucke\\Documents\\GitHub\\tcp-ip\\final_tcp_hw --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" {  } {  } 0 0 "2020.04.23.13:30:31 Info: qsys-generate C:\\Users\\tucke\\Documents\\GitHub\\tcp-ip\\final_tcp_hw.qsys --block-symbol-file --output-directory=C:\\Users\\tucke\\Documents\\GitHub\\tcp-ip\\final_tcp_hw --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" 0 0 "Shell" 0 -1 1587673831817 ""}
{ "Info" "final_tcp_hw.qsys" "" "2020.04.23.13:30:31 Info: Loading tcp-ip" {  } {  } 0 0 "2020.04.23.13:30:31 Info: Loading tcp-ip" 0 0 "Shell" 0 -1 1587673831819 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Reading input file" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Reading input file" 0 0 "Shell" 0 -1 1587673832598 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Adding descriptor_memory \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Adding descriptor_memory \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1587673832600 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Parameterizing module descriptor_memory" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Parameterizing module descriptor_memory" 0 0 "Shell" 0 -1 1587673832600 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1587673832600 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1587673832600 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Adding led \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Adding led \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1587673832600 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Parameterizing module led" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Parameterizing module led" 0 0 "Shell" 0 -1 1587673832600 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Adding main_memory \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Adding main_memory \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1587673832600 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Parameterizing module main_memory" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Parameterizing module main_memory" 0 0 "Shell" 0 -1 1587673832601 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Adding nios2 \[altera_nios2_gen2 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Adding nios2 \[altera_nios2_gen2 17.1\]" 0 0 "Shell" 0 -1 1587673832601 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Parameterizing module nios2" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Parameterizing module nios2" 0 0 "Shell" 0 -1 1587673832601 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Adding sgdma_rx \[altera_avalon_sgdma 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Adding sgdma_rx \[altera_avalon_sgdma 17.1\]" 0 0 "Shell" 0 -1 1587673832602 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Parameterizing module sgdma_rx" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Parameterizing module sgdma_rx" 0 0 "Shell" 0 -1 1587673832603 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Adding sgdma_tx \[altera_avalon_sgdma 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Adding sgdma_tx \[altera_avalon_sgdma 17.1\]" 0 0 "Shell" 0 -1 1587673832603 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Parameterizing module sgdma_tx" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Parameterizing module sgdma_tx" 0 0 "Shell" 0 -1 1587673832603 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Adding switch \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Adding switch \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1587673832603 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Parameterizing module switch" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Parameterizing module switch" 0 0 "Shell" 0 -1 1587673832603 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Adding sys_clk \[clock_source 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Adding sys_clk \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1587673832604 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Parameterizing module sys_clk" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Parameterizing module sys_clk" 0 0 "Shell" 0 -1 1587673832604 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Adding timer \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Adding timer \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1587673832604 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Parameterizing module timer" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1587673832605 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Adding tse \[altera_eth_tse 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Adding tse \[altera_eth_tse 17.1\]" 0 0 "Shell" 0 -1 1587673832605 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Parameterizing module tse" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Parameterizing module tse" 0 0 "Shell" 0 -1 1587673832605 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Building connections" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Building connections" 0 0 "Shell" 0 -1 1587673832605 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Parameterizing connections" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1587673832607 ""}
{ "Info" "" "" "2020.04.23.13:30:32 Info: Validating" {  } {  } 0 0 "2020.04.23.13:30:32 Info: Validating" 0 0 "Shell" 0 -1 1587673832607 ""}
{ "Info" "" "" "2020.04.23.13:30:34 Info: Done reading input file" {  } {  } 0 0 "2020.04.23.13:30:34 Info: Done reading input file" 0 0 "Shell" 0 -1 1587673834242 ""}
{ "Info" "" "" "2020.04.23.13:30:36 Info: final_tcp_hw.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.04.23.13:30:36 Info: final_tcp_hw.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1587673836744 ""}
{ "Info" "" "" "2020.04.23.13:30:36 Info: final_tcp_hw.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2020.04.23.13:30:36 Info: final_tcp_hw.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1587673836744 ""}
{ "Info" "" "" "2020.04.23.13:30:36 Info: final_tcp_hw.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2020.04.23.13:30:36 Info: final_tcp_hw.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1587673836744 ""}
{ "Info" "" "" "2020.04.23.13:30:36 Info: final_tcp_hw.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.04.23.13:30:36 Info: final_tcp_hw.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1587673836744 ""}
{ "Info" "sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted.." "" "2020.04.23.13:30:36 Info: final_tcp_hw.tse.receive" {  } {  } 0 0 "2020.04.23.13:30:36 Info: final_tcp_hw.tse.receive" 0 0 "Shell" 0 -1 1587673836744 ""}
{ "Warning" "" "" "2020.04.23.13:30:36 Warning: final_tcp_hw.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.04.23.13:30:36 Warning: final_tcp_hw.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1587673836745 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.04.23.13:30:37 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1587673837019 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1587673837019 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info:" {  } {  } 0 0 "2020.04.23.13:30:37 Info:" 0 0 "Shell" 0 -1 1587673837019 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1587673837019 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: qsys-generate C:\\Users\\tucke\\Documents\\GitHub\\tcp-ip\\final_tcp_hw.qsys --synthesis=VERILOG --output-directory=C:\\Users\\tucke\\Documents\\GitHub\\tcp-ip\\final_tcp_hw\\synthesis --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" {  } {  } 0 0 "2020.04.23.13:30:37 Info: qsys-generate C:\\Users\\tucke\\Documents\\GitHub\\tcp-ip\\final_tcp_hw.qsys --synthesis=VERILOG --output-directory=C:\\Users\\tucke\\Documents\\GitHub\\tcp-ip\\final_tcp_hw\\synthesis --family=\"Cyclone IV GX\" --part=EP4CGX150DF31C7" 0 0 "Shell" 0 -1 1587673837020 ""}
{ "Info" "final_tcp_hw.qsys" "" "2020.04.23.13:30:37 Info: Loading tcp-ip" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Loading tcp-ip" 0 0 "Shell" 0 -1 1587673837022 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Reading input file" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Reading input file" 0 0 "Shell" 0 -1 1587673837790 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Adding descriptor_memory \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Adding descriptor_memory \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1587673837790 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Parameterizing module descriptor_memory" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Parameterizing module descriptor_memory" 0 0 "Shell" 0 -1 1587673837791 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1587673837791 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1587673837791 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Adding led \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Adding led \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1587673837791 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Parameterizing module led" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Parameterizing module led" 0 0 "Shell" 0 -1 1587673837791 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Adding main_memory \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Adding main_memory \[altera_avalon_onchip_memory2 17.1\]" 0 0 "Shell" 0 -1 1587673837791 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Parameterizing module main_memory" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Parameterizing module main_memory" 0 0 "Shell" 0 -1 1587673837791 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Adding nios2 \[altera_nios2_gen2 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Adding nios2 \[altera_nios2_gen2 17.1\]" 0 0 "Shell" 0 -1 1587673837792 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Parameterizing module nios2" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Parameterizing module nios2" 0 0 "Shell" 0 -1 1587673837792 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Adding sgdma_rx \[altera_avalon_sgdma 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Adding sgdma_rx \[altera_avalon_sgdma 17.1\]" 0 0 "Shell" 0 -1 1587673837793 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Parameterizing module sgdma_rx" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Parameterizing module sgdma_rx" 0 0 "Shell" 0 -1 1587673837793 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Adding sgdma_tx \[altera_avalon_sgdma 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Adding sgdma_tx \[altera_avalon_sgdma 17.1\]" 0 0 "Shell" 0 -1 1587673837793 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Parameterizing module sgdma_tx" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Parameterizing module sgdma_tx" 0 0 "Shell" 0 -1 1587673837793 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Adding switch \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Adding switch \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1587673837793 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Parameterizing module switch" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Parameterizing module switch" 0 0 "Shell" 0 -1 1587673837793 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Adding sys_clk \[clock_source 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Adding sys_clk \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1587673837793 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Parameterizing module sys_clk" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Parameterizing module sys_clk" 0 0 "Shell" 0 -1 1587673837794 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Adding timer \[altera_avalon_timer 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Adding timer \[altera_avalon_timer 17.1\]" 0 0 "Shell" 0 -1 1587673837794 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Parameterizing module timer" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Parameterizing module timer" 0 0 "Shell" 0 -1 1587673837794 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Adding tse \[altera_eth_tse 17.1\]" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Adding tse \[altera_eth_tse 17.1\]" 0 0 "Shell" 0 -1 1587673837794 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Parameterizing module tse" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Parameterizing module tse" 0 0 "Shell" 0 -1 1587673837794 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Building connections" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Building connections" 0 0 "Shell" 0 -1 1587673837794 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Parameterizing connections" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1587673837796 ""}
{ "Info" "" "" "2020.04.23.13:30:37 Info: Validating" {  } {  } 0 0 "2020.04.23.13:30:37 Info: Validating" 0 0 "Shell" 0 -1 1587673837796 ""}
{ "Info" "" "" "2020.04.23.13:30:39 Info: Done reading input file" {  } {  } 0 0 "2020.04.23.13:30:39 Info: Done reading input file" 0 0 "Shell" 0 -1 1587673839456 ""}
{ "Info" "" "" "2020.04.23.13:30:41 Info: final_tcp_hw.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.04.23.13:30:41 Info: final_tcp_hw.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1587673841961 ""}
{ "Info" "" "" "2020.04.23.13:30:41 Info: final_tcp_hw.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2020.04.23.13:30:41 Info: final_tcp_hw.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1587673841961 ""}
{ "Info" "" "" "2020.04.23.13:30:41 Info: final_tcp_hw.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2020.04.23.13:30:41 Info: final_tcp_hw.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1587673841961 ""}
{ "Info" "" "" "2020.04.23.13:30:41 Info: final_tcp_hw.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.04.23.13:30:41 Info: final_tcp_hw.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1587673841961 ""}
{ "Info" "sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted.." "" "2020.04.23.13:30:41 Info: final_tcp_hw.tse.receive" {  } {  } 0 0 "2020.04.23.13:30:41 Info: final_tcp_hw.tse.receive" 0 0 "Shell" 0 -1 1587673841962 ""}
{ "Warning" "" "" "2020.04.23.13:30:41 Warning: final_tcp_hw.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit." {  } {  } 0 0 "2020.04.23.13:30:41 Warning: final_tcp_hw.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1587673841962 ""}
{ "Info" "" "" "2020.04.23.13:30:42 Info: final_tcp_hw: Generating final_tcp_hw \"final_tcp_hw\" for QUARTUS_SYNTH" {  } {  } 0 0 "2020.04.23.13:30:42 Info: final_tcp_hw: Generating final_tcp_hw \"final_tcp_hw\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1587673842137 ""}
{ "Info" "" "" "2020.04.23.13:30:48 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 0 "2020.04.23.13:30:48 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" 0 0 "Shell" 0 -1 1587673848133 ""}
{ "Info" "" "" "2020.04.23.13:30:52 Info: descriptor_memory: Starting RTL generation for module 'final_tcp_hw_descriptor_memory'" {  } {  } 0 0 "2020.04.23.13:30:52 Info: descriptor_memory: Starting RTL generation for module 'final_tcp_hw_descriptor_memory'" 0 0 "Shell" 0 -1 1587673852913 ""}
{ "Info" "final_tcp_hw_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]" "" "2020.04.23.13:30:52 Info: descriptor_memory:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_descriptor_memory --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0044_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0044_descriptor_memory_gen/" {  } {  } 0 0 "2020.04.23.13:30:52 Info: descriptor_memory:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_descriptor_memory --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0044_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0044_descriptor_memory_gen/" 0 0 "Shell" 0 -1 1587673852913 ""}
{ "Info" "" "" "2020.04.23.13:30:53 Info: descriptor_memory: Done RTL generation for module 'final_tcp_hw_descriptor_memory'" {  } {  } 0 0 "2020.04.23.13:30:53 Info: descriptor_memory: Done RTL generation for module 'final_tcp_hw_descriptor_memory'" 0 0 "Shell" 0 -1 1587673853101 ""}
{ "Info" "" "" "2020.04.23.13:30:53 Info: descriptor_memory: \"final_tcp_hw\" instantiated altera_avalon_onchip_memory2 \"descriptor_memory\"" {  } {  } 0 0 "2020.04.23.13:30:53 Info: descriptor_memory: \"final_tcp_hw\" instantiated altera_avalon_onchip_memory2 \"descriptor_memory\"" 0 0 "Shell" 0 -1 1587673853109 ""}
{ "Info" "" "" "2020.04.23.13:30:53 Info: jtag_uart: Starting RTL generation for module 'final_tcp_hw_jtag_uart'" {  } {  } 0 0 "2020.04.23.13:30:53 Info: jtag_uart: Starting RTL generation for module 'final_tcp_hw_jtag_uart'" 0 0 "Shell" 0 -1 1587673853112 ""}
{ "Info" "final_tcp_hw_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2020.04.23.13:30:53 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_tcp_hw_jtag_uart --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0045_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0045_jtag_uart_gen/" {  } {  } 0 0 "2020.04.23.13:30:53 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_tcp_hw_jtag_uart --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0045_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0045_jtag_uart_gen/" 0 0 "Shell" 0 -1 1587673853112 ""}
{ "Info" "" "" "2020.04.23.13:30:53 Info: jtag_uart: Done RTL generation for module 'final_tcp_hw_jtag_uart'" {  } {  } 0 0 "2020.04.23.13:30:53 Info: jtag_uart: Done RTL generation for module 'final_tcp_hw_jtag_uart'" 0 0 "Shell" 0 -1 1587673853351 ""}
{ "Info" "" "" "2020.04.23.13:30:53 Info: jtag_uart: \"final_tcp_hw\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2020.04.23.13:30:53 Info: jtag_uart: \"final_tcp_hw\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1587673853359 ""}
{ "Info" "" "" "2020.04.23.13:30:53 Info: led: Starting RTL generation for module 'final_tcp_hw_led'" {  } {  } 0 0 "2020.04.23.13:30:53 Info: led: Starting RTL generation for module 'final_tcp_hw_led'" 0 0 "Shell" 0 -1 1587673853362 ""}
{ "Info" "final_tcp_hw_led_component_configuration.pl  --do_build_sim=0  ]" "" "2020.04.23.13:30:53 Info: led:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_led --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0046_led_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0046_led_gen/" {  } {  } 0 0 "2020.04.23.13:30:53 Info: led:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_led --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0046_led_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0046_led_gen/" 0 0 "Shell" 0 -1 1587673853362 ""}
{ "Info" "" "" "2020.04.23.13:30:53 Info: led: Done RTL generation for module 'final_tcp_hw_led'" {  } {  } 0 0 "2020.04.23.13:30:53 Info: led: Done RTL generation for module 'final_tcp_hw_led'" 0 0 "Shell" 0 -1 1587673853530 ""}
{ "Info" "" "" "2020.04.23.13:30:53 Info: led: \"final_tcp_hw\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 0 "2020.04.23.13:30:53 Info: led: \"final_tcp_hw\" instantiated altera_avalon_pio \"led\"" 0 0 "Shell" 0 -1 1587673853533 ""}
{ "Info" "" "" "2020.04.23.13:30:53 Info: main_memory: Starting RTL generation for module 'final_tcp_hw_main_memory'" {  } {  } 0 0 "2020.04.23.13:30:53 Info: main_memory: Starting RTL generation for module 'final_tcp_hw_main_memory'" 0 0 "Shell" 0 -1 1587673853537 ""}
{ "Info" "final_tcp_hw_main_memory_component_configuration.pl  --do_build_sim=0  ]" "" "2020.04.23.13:30:53 Info: main_memory:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_main_memory --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0047_main_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0047_main_memory_gen/" {  } {  } 0 0 "2020.04.23.13:30:53 Info: main_memory:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_main_memory --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0047_main_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0047_main_memory_gen/" 0 0 "Shell" 0 -1 1587673853537 ""}
{ "Info" "" "" "2020.04.23.13:30:54 Info: main_memory: Done RTL generation for module 'final_tcp_hw_main_memory'" {  } {  } 0 0 "2020.04.23.13:30:54 Info: main_memory: Done RTL generation for module 'final_tcp_hw_main_memory'" 0 0 "Shell" 0 -1 1587673854716 ""}
{ "Info" "" "" "2020.04.23.13:30:54 Info: main_memory: \"final_tcp_hw\" instantiated altera_avalon_onchip_memory2 \"main_memory\"" {  } {  } 0 0 "2020.04.23.13:30:54 Info: main_memory: \"final_tcp_hw\" instantiated altera_avalon_onchip_memory2 \"main_memory\"" 0 0 "Shell" 0 -1 1587673854732 ""}
{ "Info" "" "" "2020.04.23.13:30:56 Info: nios2: \"final_tcp_hw\" instantiated altera_nios2_gen2 \"nios2\"" {  } {  } 0 0 "2020.04.23.13:30:56 Info: nios2: \"final_tcp_hw\" instantiated altera_nios2_gen2 \"nios2\"" 0 0 "Shell" 0 -1 1587673856276 ""}
{ "Info" "" "" "2020.04.23.13:30:56 Info: sgdma_rx: Starting RTL generation for module 'final_tcp_hw_sgdma_rx'" {  } {  } 0 0 "2020.04.23.13:30:56 Info: sgdma_rx: Starting RTL generation for module 'final_tcp_hw_sgdma_rx'" 0 0 "Shell" 0 -1 1587673856279 ""}
{ "Info" "final_tcp_hw_sgdma_rx_component_configuration.pl  --do_build_sim=0  ]" "" "2020.04.23.13:30:56 Info: sgdma_rx:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_rx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0048_sgdma_rx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0048_sgdma_rx_gen/" {  } {  } 0 0 "2020.04.23.13:30:56 Info: sgdma_rx:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_rx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0048_sgdma_rx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0048_sgdma_rx_gen/" 0 0 "Shell" 0 -1 1587673856279 ""}
{ "Info" "" "" "2020.04.23.13:30:56 Info: sgdma_rx: Done RTL generation for module 'final_tcp_hw_sgdma_rx'" {  } {  } 0 0 "2020.04.23.13:30:56 Info: sgdma_rx: Done RTL generation for module 'final_tcp_hw_sgdma_rx'" 0 0 "Shell" 0 -1 1587673856839 ""}
{ "Info" "" "" "2020.04.23.13:30:56 Info: sgdma_rx: \"final_tcp_hw\" instantiated altera_avalon_sgdma \"sgdma_rx\"" {  } {  } 0 0 "2020.04.23.13:30:56 Info: sgdma_rx: \"final_tcp_hw\" instantiated altera_avalon_sgdma \"sgdma_rx\"" 0 0 "Shell" 0 -1 1587673856852 ""}
{ "Info" "" "" "2020.04.23.13:30:56 Info: sgdma_tx: Starting RTL generation for module 'final_tcp_hw_sgdma_tx'" {  } {  } 0 0 "2020.04.23.13:30:56 Info: sgdma_tx: Starting RTL generation for module 'final_tcp_hw_sgdma_tx'" 0 0 "Shell" 0 -1 1587673856855 ""}
{ "Info" "final_tcp_hw_sgdma_tx_component_configuration.pl  --do_build_sim=0  ]" "" "2020.04.23.13:30:56 Info: sgdma_tx:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_tx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0049_sgdma_tx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0049_sgdma_tx_gen/" {  } {  } 0 0 "2020.04.23.13:30:56 Info: sgdma_tx:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_tx --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0049_sgdma_tx_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0049_sgdma_tx_gen/" 0 0 "Shell" 0 -1 1587673856855 ""}
{ "Info" "" "" "2020.04.23.13:30:57 Info: sgdma_tx: Done RTL generation for module 'final_tcp_hw_sgdma_tx'" {  } {  } 0 0 "2020.04.23.13:30:57 Info: sgdma_tx: Done RTL generation for module 'final_tcp_hw_sgdma_tx'" 0 0 "Shell" 0 -1 1587673857423 ""}
{ "Info" "" "" "2020.04.23.13:30:57 Info: sgdma_tx: \"final_tcp_hw\" instantiated altera_avalon_sgdma \"sgdma_tx\"" {  } {  } 0 0 "2020.04.23.13:30:57 Info: sgdma_tx: \"final_tcp_hw\" instantiated altera_avalon_sgdma \"sgdma_tx\"" 0 0 "Shell" 0 -1 1587673857434 ""}
{ "Info" "" "" "2020.04.23.13:30:57 Info: switch: Starting RTL generation for module 'final_tcp_hw_switch'" {  } {  } 0 0 "2020.04.23.13:30:57 Info: switch: Starting RTL generation for module 'final_tcp_hw_switch'" 0 0 "Shell" 0 -1 1587673857438 ""}
{ "Info" "final_tcp_hw_switch_component_configuration.pl  --do_build_sim=0  ]" "" "2020.04.23.13:30:57 Info: switch:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_switch --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0050_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0050_switch_gen/" {  } {  } 0 0 "2020.04.23.13:30:57 Info: switch:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_switch --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0050_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0050_switch_gen/" 0 0 "Shell" 0 -1 1587673857438 ""}
{ "Info" "" "" "2020.04.23.13:30:57 Info: switch: Done RTL generation for module 'final_tcp_hw_switch'" {  } {  } 0 0 "2020.04.23.13:30:57 Info: switch: Done RTL generation for module 'final_tcp_hw_switch'" 0 0 "Shell" 0 -1 1587673857603 ""}
{ "Info" "" "" "2020.04.23.13:30:57 Info: switch: \"final_tcp_hw\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 0 "2020.04.23.13:30:57 Info: switch: \"final_tcp_hw\" instantiated altera_avalon_pio \"switch\"" 0 0 "Shell" 0 -1 1587673857606 ""}
{ "Info" "" "" "2020.04.23.13:30:57 Info: timer: Starting RTL generation for module 'final_tcp_hw_timer'" {  } {  } 0 0 "2020.04.23.13:30:57 Info: timer: Starting RTL generation for module 'final_tcp_hw_timer'" 0 0 "Shell" 0 -1 1587673857609 ""}
{ "Info" "final_tcp_hw_timer_component_configuration.pl  --do_build_sim=0  ]" "" "2020.04.23.13:30:57 Info: timer:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=final_tcp_hw_timer --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0051_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0051_timer_gen/" {  } {  } 0 0 "2020.04.23.13:30:57 Info: timer:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=final_tcp_hw_timer --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0051_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0051_timer_gen/" 0 0 "Shell" 0 -1 1587673857609 ""}
{ "Info" "" "" "2020.04.23.13:30:57 Info: timer: Done RTL generation for module 'final_tcp_hw_timer'" {  } {  } 0 0 "2020.04.23.13:30:57 Info: timer: Done RTL generation for module 'final_tcp_hw_timer'" 0 0 "Shell" 0 -1 1587673857817 ""}
{ "Info" "" "" "2020.04.23.13:30:57 Info: timer: \"final_tcp_hw\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 0 "2020.04.23.13:30:57 Info: timer: \"final_tcp_hw\" instantiated altera_avalon_timer \"timer\"" 0 0 "Shell" 0 -1 1587673857820 ""}
{ "Info" "" "" "2020.04.23.13:30:59 Info: tse: \"final_tcp_hw\" instantiated altera_eth_tse \"tse\"" {  } {  } 0 0 "2020.04.23.13:30:59 Info: tse: \"final_tcp_hw\" instantiated altera_eth_tse \"tse\"" 0 0 "Shell" 0 -1 1587673859354 ""}
{ "Info" "" "" "2020.04.23.13:31:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:31:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673875420 ""}
{ "Info" "" "" "2020.04.23.13:31:16 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:31:16 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673876204 ""}
{ "Info" "" "" "2020.04.23.13:31:16 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:31:16 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673876985 ""}
{ "Info" "" "" "2020.04.23.13:31:17 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:31:17 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673877772 ""}
{ "Info" "" "" "2020.04.23.13:31:18 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:31:18 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673878553 ""}
{ "Info" "" "" "2020.04.23.13:31:19 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:31:19 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673879350 ""}
{ "Info" "" "" "2020.04.23.13:31:20 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:31:20 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673880135 ""}
{ "Info" "" "" "2020.04.23.13:31:20 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:31:20 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673880920 ""}
{ "Info" "" "" "2020.04.23.13:31:21 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:31:21 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673881704 ""}
{ "Info" "" "" "2020.04.23.13:31:22 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.04.23.13:31:22 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1587673882482 ""}
{ "Info" "" "" "2020.04.23.13:31:31 Info: mm_interconnect_0: \"final_tcp_hw\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.04.23.13:31:31 Info: mm_interconnect_0: \"final_tcp_hw\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1587673891451 ""}
{ "Info" "" "" "2020.04.23.13:31:31 Info: irq_mapper: \"final_tcp_hw\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.04.23.13:31:31 Info: irq_mapper: \"final_tcp_hw\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1587673891453 ""}
{ "Info" "" "" "2020.04.23.13:31:32 Info: avalon_st_adapter: \"final_tcp_hw\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.04.23.13:31:32 Info: avalon_st_adapter: \"final_tcp_hw\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1587673892973 ""}
{ "Info" "" "" "2020.04.23.13:31:32 Info: rst_controller: \"final_tcp_hw\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.04.23.13:31:32 Info: rst_controller: \"final_tcp_hw\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1587673892976 ""}
{ "Info" "" "" "2020.04.23.13:31:32 Info: cpu: Starting RTL generation for module 'final_tcp_hw_nios2_cpu'" {  } {  } 0 0 "2020.04.23.13:31:32 Info: cpu: Starting RTL generation for module 'final_tcp_hw_nios2_cpu'" 0 0 "Shell" 0 -1 1587673892987 ""}
{ "Info" "final_tcp_hw_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2020.04.23.13:31:32 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_tcp_hw_nios2_cpu --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0054_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0054_cpu_gen/" {  } {  } 0 0 "2020.04.23.13:31:32 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_tcp_hw_nios2_cpu --dir=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0054_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/tucke/AppData/Local/Temp/alt8375_1138819921577734410.dir/0054_cpu_gen/" 0 0 "Shell" 0 -1 1587673892987 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*) Starting Nios II generation" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1587673899043 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   Checking for plaintext license." {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1587673899044 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" 0 0 "Shell" 0 -1 1587673899044 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1587673899044 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1587673899044 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   Plaintext license not found." {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1587673899044 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:33 (*)   Checking for encrypted license (non-evaluation)." 0 0 "Shell" 0 -1 1587673899044 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64" 0 0 "Shell" 0 -1 1587673899045 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1587673899045 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1587673899045 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" 0 0 "Shell" 0 -1 1587673899045 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1587673899046 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   Creating all objects for CPU" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1587673899046 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)     Testbench" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)     Testbench" 0 0 "Shell" 0 -1 1587673899046 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)     Instruction decoding" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)     Instruction decoding" 0 0 "Shell" 0 -1 1587673899046 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)       Instruction fields" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)       Instruction fields" 0 0 "Shell" 0 -1 1587673899046 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)       Instruction decodes" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:34 (*)       Instruction decodes" 0 0 "Shell" 0 -1 1587673899047 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:35 (*)       Signals for RTL simulation waveforms" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:35 (*)       Signals for RTL simulation waveforms" 0 0 "Shell" 0 -1 1587673899047 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:35 (*)       Instruction controls" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:35 (*)       Instruction controls" 0 0 "Shell" 0 -1 1587673899047 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:35 (*)     Pipeline frontend" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:35 (*)     Pipeline frontend" 0 0 "Shell" 0 -1 1587673899047 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:35 (*)     Pipeline backend" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:35 (*)     Pipeline backend" 0 0 "Shell" 0 -1 1587673899047 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:37 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:37 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1587673899047 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:38 (*)   Creating encrypted RTL" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:38 (*)   Creating encrypted RTL" 0 0 "Shell" 0 -1 1587673899048 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:39 (*) Done Nios II generation" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: # 2020.04.23 13:31:39 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1587673899048 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: Done RTL generation for module 'final_tcp_hw_nios2_cpu'" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: Done RTL generation for module 'final_tcp_hw_nios2_cpu'" 0 0 "Shell" 0 -1 1587673899048 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1587673899060 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: i_tse_mac: \"tse\" instantiated altera_eth_tse_mac \"i_tse_mac\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: i_tse_mac: \"tse\" instantiated altera_eth_tse_mac \"i_tse_mac\"" 0 0 "Shell" 0 -1 1587673899119 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" 0 0 "Shell" 0 -1 1587673899149 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1587673899151 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" 0 0 "Shell" 0 -1 1587673899152 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1587673899154 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1587673899156 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1587673899171 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1587673899180 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1587673899193 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1587673899203 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" 0 0 "Shell" 0 -1 1587673899211 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: router_012: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_012\"" 0 0 "Shell" 0 -1 1587673899220 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" 0 0 "Shell" 0 -1 1587673899234 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: router_014: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_014\"" 0 0 "Shell" 0 -1 1587673899248 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: nios2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_data_master_limiter\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: nios2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_data_master_limiter\"" 0 0 "Shell" 0 -1 1587673899251 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules" {  } {  } 0 0 "2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules" 0 0 "Shell" 0 -1 1587673899260 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1587673899263 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1587673899267 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cmd_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_005\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cmd_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_005\"" 0 0 "Shell" 0 -1 1587673899270 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1587673899277 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" 0 0 "Shell" 0 -1 1587673899298 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules" {  } {  } 0 0 "2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules" 0 0 "Shell" 0 -1 1587673899304 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" 0 0 "Shell" 0 -1 1587673899311 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules" {  } {  } 0 0 "2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules" 0 0 "Shell" 0 -1 1587673899312 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: cmd_mux_006: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_006\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: cmd_mux_006: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_006\"" 0 0 "Shell" 0 -1 1587673899321 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules" {  } {  } 0 0 "2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules" 0 0 "Shell" 0 -1 1587673899321 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1587673899324 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" 0 0 "Shell" 0 -1 1587673899327 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: rsp_demux_006: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_006\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: rsp_demux_006: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_006\"" 0 0 "Shell" 0 -1 1587673899331 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1587673899340 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules" {  } {  } 0 0 "2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules" 0 0 "Shell" 0 -1 1587673899341 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1587673899347 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules" {  } {  } 0 0 "2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules" 0 0 "Shell" 0 -1 1587673899348 ""}
{ "Info" "" "" "2020.04.23.13:31:39 Info: rsp_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_005\"" {  } {  } 0 0 "2020.04.23.13:31:39 Info: rsp_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_005\"" 0 0 "Shell" 0 -1 1587673899355 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules" {  } {  } 0 0 "2020.04.23.13:31:39 Info: Reusing file C:/Users/tucke/Documents/GitHub/tcp-ip/final_tcp_hw/synthesis/submodules" 0 0 "Shell" 0 -1 1587673899356 ""}
{ "Info" "" "" "2020.04.23.13:31:40 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.04.23.13:31:40 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1587673900909 ""}
{ "Info" "" "" "2020.04.23.13:31:40 Info: timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 0 "2020.04.23.13:31:40 Info: timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" 0 0 "Shell" 0 -1 1587673900916 ""}
{ "Info" "" "" "2020.04.23.13:31:40 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.04.23.13:31:40 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1587673900919 ""}
{ "Info" "" "" "2020.04.23.13:31:40 Info: final_tcp_hw: Done \"final_tcp_hw\" with 47 modules, 184 files" {  } {  } 0 0 "2020.04.23.13:31:40 Info: final_tcp_hw: Done \"final_tcp_hw\" with 47 modules, 184 files" 0 0 "Shell" 0 -1 1587673900920 ""}
{ "Info" "" "" "2020.04.23.13:31:41 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.04.23.13:31:41 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1587673901166 ""}
{ "Info" "" "" "2020.04.23.13:31:41 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2020.04.23.13:31:41 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1587673901166 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "my_pll.v my_pll.BAK.v " "Backing up file \"my_pll.v\" to \"my_pll.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1587673901519 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL my_pll.v " "Started upgrading IP component ALTPLL with file \"my_pll.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1587673901519 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "my_pll_90.v my_pll_90.BAK.v " "Backing up file \"my_pll_90.v\" to \"my_pll_90.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1587673902781 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL my_pll_90.v " "Started upgrading IP component ALTPLL with file \"my_pll_90.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1587673902782 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "my_ddio_out.v my_ddio_out.BAK.v " "Backing up file \"my_ddio_out.v\" to \"my_ddio_out.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1587673903931 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTDDIO_OUT my_ddio_out.v " "Started upgrading IP component ALTDDIO_OUT with file \"my_ddio_out.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1587673903932 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys final_tcp_hw.qsys " "Completed upgrading IP component Qsys with file \"final_tcp_hw.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1587673909300 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL my_pll.v " "Completed upgrading IP component ALTPLL with file \"my_pll.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1587673909301 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL my_pll_90.v " "Completed upgrading IP component ALTPLL with file \"my_pll_90.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1587673909301 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTDDIO_OUT my_ddio_out.v " "Completed upgrading IP component ALTDDIO_OUT with file \"my_ddio_out.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1587673909301 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1587673909712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587673909712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 23 13:31:49 2020 " "Processing ended: Thu Apr 23 13:31:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587673909712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:05 " "Elapsed time: 00:03:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587673909712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:38 " "Total CPU time (on all processors): 00:02:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587673909712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1587673909712 ""}
