$date
	Thu Nov 14 18:15:09 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bcdToGray_tb $end
$var wire 4 ! g [3:0] $end
$var reg 4 " b [3:0] $end
$scope module uut $end
$var wire 4 # b [3:0] $end
$var wire 4 $ g [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b1 #
b1 "
b1 !
$end
#10
b111 !
b111 $
b101 "
b101 #
#20
b1101 !
b1101 $
b1001 "
b1001 #
#30
