<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.3.469
Sun Feb 07 01:51:38 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LCMXO3LF-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'dac_clk_p_c' 72.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 2.176ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534">o_dac_a_9__I_0/modulation/qtr_inst/index_i_i1</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560">o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_i6</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:              11.563ns  (32.7% logic, 67.3% route), 8 logic levels.

 Constraint Details:

     11.563ns physical path delay o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.176ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R12C18A.CLK,R12C18A.Q1,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534:ROUTE, 1.890,R12C18A.Q1,R5C15D.A1,o_dac_a_9__I_0/modulation/qtr_inst/index_i_1:CTOF_DEL, 0.452,R5C15D.A1,R5C15D.F1,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1641:ROUTE, 1.962,R5C15D.F1,R4C13A.A1,o_dac_a_9__I_0/modulation/qtr_inst/n27372:CTOF_DEL, 0.452,R4C13A.A1,R4C13A.F1,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1440:ROUTE, 0.544,R4C13A.F1,R4C13A.D0,o_dac_a_9__I_0/modulation/qtr_inst/n27073:CTOF_DEL, 0.452,R4C13A.D0,R4C13A.F0,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1440:ROUTE, 0.544,R4C13A.F0,R4C13D.D0,o_dac_a_9__I_0/modulation/qtr_inst/n955:CTOOFX_DEL, 0.661,R4C13D.D0,R4C13D.OFX0,o_dac_a_9__I_0/modulation/qtr_inst/i21400/SLICE_854:ROUTE, 0.904,R4C13D.OFX0,R6C13A.B1,o_dac_a_9__I_0/modulation/qtr_inst/n23774:CTOF_DEL, 0.452,R6C13A.B1,R6C13A.F1,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666:ROUTE, 0.544,R6C13A.F1,R6C13A.D0,o_dac_a_9__I_0/modulation/qtr_inst/n23778:CTOF_DEL, 0.452,R6C13A.D0,R6C13A.F0,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666:ROUTE, 1.393,R6C13A.F0,R9C9C.D0,o_dac_a_9__I_0/modulation/qtr_inst/n23780:CTOF_DEL, 0.452,R9C9C.D0,R9C9C.F0,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:ROUTE, 0.000,R9C9C.F0,R9C9C.DI0,o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6">Data path</A> o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C18A.CLK to     R12C18A.Q1 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE       345     1.890<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/index_i_1:R12C18A.Q1:R5C15D.A1:1.890">     R12C18A.Q1 to R5C15D.A1     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/index_i_1">o_dac_a_9__I_0/modulation/qtr_inst/index_i_1</A>
CTOF_DEL    ---     0.452      R5C15D.A1 to      R5C15D.F1 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1641">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1641</A>
ROUTE        16     1.962<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n27372:R5C15D.F1:R4C13A.A1:1.962">      R5C15D.F1 to R4C13A.A1     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n27372">o_dac_a_9__I_0/modulation/qtr_inst/n27372</A>
CTOF_DEL    ---     0.452      R4C13A.A1 to      R4C13A.F1 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1440">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1440</A>
ROUTE         1     0.544<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n27073:R4C13A.F1:R4C13A.D0:0.544">      R4C13A.F1 to R4C13A.D0     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n27073">o_dac_a_9__I_0/modulation/qtr_inst/n27073</A>
CTOF_DEL    ---     0.452      R4C13A.D0 to      R4C13A.F0 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1440">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1440</A>
ROUTE         1     0.544<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n955:R4C13A.F0:R4C13D.D0:0.544">      R4C13A.F0 to R4C13D.D0     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n955">o_dac_a_9__I_0/modulation/qtr_inst/n955</A>
CTOOFX_DEL  ---     0.661      R4C13D.D0 to    R4C13D.OFX0 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/i21400/SLICE_854">o_dac_a_9__I_0/modulation/qtr_inst/i21400/SLICE_854</A>
ROUTE         1     0.904<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23774:R4C13D.OFX0:R6C13A.B1:0.904">    R4C13D.OFX0 to R6C13A.B1     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23774">o_dac_a_9__I_0/modulation/qtr_inst/n23774</A>
CTOF_DEL    ---     0.452      R6C13A.B1 to      R6C13A.F1 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666</A>
ROUTE         1     0.544<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23778:R6C13A.F1:R6C13A.D0:0.544">      R6C13A.F1 to R6C13A.D0     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23778">o_dac_a_9__I_0/modulation/qtr_inst/n23778</A>
CTOF_DEL    ---     0.452      R6C13A.D0 to      R6C13A.F0 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666</A>
ROUTE         1     1.393<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23780:R6C13A.F0:R9C9C.D0:1.393">      R6C13A.F0 to R9C9C.D0      </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23780">o_dac_a_9__I_0/modulation/qtr_inst/n23780</A>
CTOF_DEL    ---     0.452       R9C9C.D0 to       R9C9C.F0 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560</A>
ROUTE         1     0.000<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6:R9C9C.F0:R9C9C.DI0:0.000">       R9C9C.F0 to R9C9C.DI0     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6">o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                   11.563   (32.7% logic, 67.3% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R12C18A.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R12C18A.CLK:1.711">     LPLL.CLKOP to R12C18A.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R9C9C.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R9C9C.CLK:1.711">     LPLL.CLKOP to R9C9C.CLK     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.371ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434">o_dac_a_9__I_0/carrier/qtr_inst/index_q_i1</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478">o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_i7</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:              11.368ns  (31.1% logic, 68.9% route), 7 logic levels.

 Constraint Details:

     11.368ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.371ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R12C25B.CLK,R12C25B.Q1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434:ROUTE, 2.274,R12C25B.Q1,R10C35A.B0,o_dac_a_9__I_0/carrier/qtr_inst/index_q_1:CTOF_DEL, 0.452,R10C35A.B0,R10C35A.F0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1495:ROUTE, 2.072,R10C35A.F0,R7C24C.C0,o_dac_a_9__I_0/carrier/qtr_inst/n14_adj_2290:CTOF_DEL, 0.452,R7C24C.C0,R7C24C.F0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1968:ROUTE, 0.851,R7C24C.F0,R6C24A.A0,o_dac_a_9__I_0/carrier/qtr_inst/n22000:CTOOFX_DEL, 0.661,R6C24A.A0,R6C24A.OFX0,o_dac_a_9__I_0/carrier/qtr_inst/mux_230_Mux_7_i190/SLICE_1321:ROUTE, 0.851,R6C24A.OFX0,R5C24C.A0,o_dac_a_9__I_0/carrier/qtr_inst/n190:CTOF_DEL, 0.452,R5C24C.A0,R5C24C.F0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2209:ROUTE, 0.839,R5C24C.F0,R5C27C.D0,o_dac_a_9__I_0/carrier/qtr_inst/n23052:CTOOFX_DEL, 0.661,R5C27C.D0,R5C27C.OFX0,o_dac_a_9__I_0/carrier/qtr_inst/i20689/SLICE_1034:ROUTE, 0.942,R5C27C.OFX0,R7C29B.D1,o_dac_a_9__I_0/carrier/qtr_inst/n23063:CTOF_DEL, 0.452,R7C29B.D1,R7C29B.F1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:ROUTE, 0.000,R7C29B.F1,R7C29B.DI1,o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2160_7">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C25B.CLK to     R12C25B.Q1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE       348     2.274<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/index_q_1:R12C25B.Q1:R10C35A.B0:2.274">     R12C25B.Q1 to R10C35A.B0    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/index_q_1">o_dac_a_9__I_0/carrier/qtr_inst/index_q_1</A>
CTOF_DEL    ---     0.452     R10C35A.B0 to     R10C35A.F0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1495">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1495</A>
ROUTE        12     2.072<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n14_adj_2290:R10C35A.F0:R7C24C.C0:2.072">     R10C35A.F0 to R7C24C.C0     </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n14_adj_2290">o_dac_a_9__I_0/carrier/qtr_inst/n14_adj_2290</A>
CTOF_DEL    ---     0.452      R7C24C.C0 to      R7C24C.F0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1968">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1968</A>
ROUTE         1     0.851<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22000:R7C24C.F0:R6C24A.A0:0.851">      R7C24C.F0 to R6C24A.A0     </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22000">o_dac_a_9__I_0/carrier/qtr_inst/n22000</A>
CTOOFX_DEL  ---     0.661      R6C24A.A0 to    R6C24A.OFX0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/mux_230_Mux_7_i190/SLICE_1321">o_dac_a_9__I_0/carrier/qtr_inst/mux_230_Mux_7_i190/SLICE_1321</A>
ROUTE         1     0.851<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n190:R6C24A.OFX0:R5C24C.A0:0.851">    R6C24A.OFX0 to R5C24C.A0     </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n190">o_dac_a_9__I_0/carrier/qtr_inst/n190</A>
CTOF_DEL    ---     0.452      R5C24C.A0 to      R5C24C.F0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2209">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2209</A>
ROUTE         1     0.839<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n23052:R5C24C.F0:R5C27C.D0:0.839">      R5C24C.F0 to R5C27C.D0     </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n23052">o_dac_a_9__I_0/carrier/qtr_inst/n23052</A>
CTOOFX_DEL  ---     0.661      R5C27C.D0 to    R5C27C.OFX0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/i20689/SLICE_1034">o_dac_a_9__I_0/carrier/qtr_inst/i20689/SLICE_1034</A>
ROUTE         1     0.942<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n23063:R5C27C.OFX0:R7C29B.D1:0.942">    R5C27C.OFX0 to R7C29B.D1     </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n23063">o_dac_a_9__I_0/carrier/qtr_inst/n23063</A>
CTOF_DEL    ---     0.452      R7C29B.D1 to      R7C29B.F1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478</A>
ROUTE         1     0.000<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2160_7:R7C29B.F1:R7C29B.DI1:0.000">      R7C29B.F1 to R7C29B.DI1    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2160_7">o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2160_7</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                   11.368   (31.1% logic, 68.9% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R12C25B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R12C25B.CLK:1.711">     LPLL.CLKOP to R12C25B.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R7C29B.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R7C29B.CLK:1.711">     LPLL.CLKOP to R7C29B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.472ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:genbus/wbexec/SLICE_9">genbus/wbexec/o_wb_addr_598__i11</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    EFB        Port           <A href="#@comp:wb_lo_data_7__I_0/EFBInst_0">wb_lo_data_7__I_0/EFBInst_0</A>(ASIC)  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:               9.133ns  (29.2% logic, 70.8% route), 6 logic levels.

 Constraint Details:

      9.133ns physical path delay genbus/wbexec/SLICE_9 to wb_lo_data_7__I_0/EFBInst_0 meets
     13.889ns delay constraint less
     -0.189ns skew and
      2.473ns WBSTBI_SET requirement (totaling 11.605ns) by 2.472ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R24C3C.CLK,R24C3C.Q1,genbus/wbexec/SLICE_9:ROUTE, 1.804,R24C3C.Q1,R21C7D.A0,wb_addr_11:CTOF_DEL, 0.452,R21C7D.A0,R21C7D.F0,SLICE_2006:ROUTE, 0.904,R21C7D.F0,R23C7A.B1,n21186:CTOF_DEL, 0.452,R23C7A.B1,R23C7A.F1,SLICE_1564:ROUTE, 0.284,R23C7A.F1,R23C7B.D1,n38:CTOF_DEL, 0.452,R23C7B.D1,R23C7B.F1,SLICE_2007:ROUTE, 0.555,R23C7B.F1,R22C7C.D1,n21248:CTOF_DEL, 0.452,R22C7C.D1,R22C7C.F1,SLICE_1563:ROUTE, 0.392,R22C7C.F1,R22C7C.C0,wb_lo_sel_N_312:CTOF_DEL, 0.452,R22C7C.C0,R22C7C.F0,SLICE_1563:ROUTE, 2.525,R22C7C.F0,EFB.WBSTBI,wb_lo_data_7__N_96">Data path</A> genbus/wbexec/SLICE_9 to wb_lo_data_7__I_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R24C3C.CLK to      R24C3C.Q1 <A href="#@comp:genbus/wbexec/SLICE_9">genbus/wbexec/SLICE_9</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         4     1.804<A href="#@net:wb_addr_11:R24C3C.Q1:R21C7D.A0:1.804">      R24C3C.Q1 to R21C7D.A0     </A> <A href="#@net:wb_addr_11">wb_addr_11</A>
CTOF_DEL    ---     0.452      R21C7D.A0 to      R21C7D.F0 <A href="#@comp:SLICE_2006">SLICE_2006</A>
ROUTE         1     0.904<A href="#@net:n21186:R21C7D.F0:R23C7A.B1:0.904">      R21C7D.F0 to R23C7A.B1     </A> <A href="#@net:n21186">n21186</A>
CTOF_DEL    ---     0.452      R23C7A.B1 to      R23C7A.F1 <A href="#@comp:SLICE_1564">SLICE_1564</A>
ROUTE         6     0.284<A href="#@net:n38:R23C7A.F1:R23C7B.D1:0.284">      R23C7A.F1 to R23C7B.D1     </A> <A href="#@net:n38">n38</A>
CTOF_DEL    ---     0.452      R23C7B.D1 to      R23C7B.F1 <A href="#@comp:SLICE_2007">SLICE_2007</A>
ROUTE         2     0.555<A href="#@net:n21248:R23C7B.F1:R22C7C.D1:0.555">      R23C7B.F1 to R22C7C.D1     </A> <A href="#@net:n21248">n21248</A>
CTOF_DEL    ---     0.452      R22C7C.D1 to      R22C7C.F1 <A href="#@comp:SLICE_1563">SLICE_1563</A>
ROUTE         2     0.392<A href="#@net:wb_lo_sel_N_312:R22C7C.F1:R22C7C.C0:0.392">      R22C7C.F1 to R22C7C.C0     </A> <A href="#@net:wb_lo_sel_N_312">wb_lo_sel_N_312</A>
CTOF_DEL    ---     0.452      R22C7C.C0 to      R22C7C.F0 <A href="#@comp:SLICE_1563">SLICE_1563</A>
ROUTE         1     2.525<A href="#@net:wb_lo_data_7__N_96:R22C7C.F0:EFB.WBSTBI:2.525">      R22C7C.F0 to EFB.WBSTBI    </A> <A href="#@net:wb_lo_data_7__N_96">wb_lo_data_7__N_96</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                    9.133   (29.2% logic, 70.8% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.675,LPLL.CLKOP,R24C3C.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to genbus/wbexec/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R24C3C.CLK:1.675">     LPLL.CLKOP to R24C3C.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.864,LPLL.CLKOP,EFB.WBCLKI,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to wb_lo_data_7__I_0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.864<A href="#@net:dac_clk_p_c:LPLL.CLKOP:EFB.WBCLKI:1.864">     LPLL.CLKOP to EFB.WBCLKI    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.864   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.478ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_430">o_dac_a_9__I_0/carrier/qtr_inst/index_i_i2</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463">o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_i5</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:              11.297ns  (31.3% logic, 68.7% route), 7 logic levels.

 Constraint Details:

     11.297ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_430 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463 meets
     13.889ns delay constraint less
     -0.036ns skew and
      0.150ns DIN_SET requirement (totaling 13.775ns) by 2.478ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R21C28B.CLK,R21C28B.Q0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_430:ROUTE, 2.516,R21C28B.Q0,R16C30D.B1,o_dac_a_9__I_0/carrier/qtr_inst/index_i_2:CTOF_DEL, 0.452,R16C30D.B1,R16C30D.F1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1714:ROUTE, 1.870,R16C30D.F1,R18C31B.C1,o_dac_a_9__I_0/carrier/qtr_inst/n27381:CTOF_DEL, 0.452,R18C31B.C1,R18C31B.F1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1983:ROUTE, 1.057,R18C31B.F1,R19C33B.C0,o_dac_a_9__I_0/carrier/qtr_inst/n21720:CTOOFX_DEL, 0.661,R19C33B.C0,R19C33B.OFX0,o_dac_a_9__I_0/carrier/qtr_inst/i20501/SLICE_1317:ROUTE, 0.854,R19C33B.OFX0,R19C33A.A0,o_dac_a_9__I_0/carrier/qtr_inst/n22875:CTOF_DEL, 0.452,R19C33A.A0,R19C33A.F0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1719:ROUTE, 0.579,R19C33A.F0,R19C33A.A1,o_dac_a_9__I_0/carrier/qtr_inst/n22886:CTOF_DEL, 0.452,R19C33A.A1,R19C33A.F1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1719:ROUTE, 0.882,R19C33A.F1,R18C33D.B1,o_dac_a_9__I_0/carrier/qtr_inst/n22891:CTOOFX_DEL, 0.661,R18C33D.B1,R18C33D.OFX0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463:ROUTE, 0.000,R18C33D.OFX0,R18C33D.DI0,o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2145_5">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_430 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C28B.CLK to     R21C28B.Q0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_430">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_430</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE       364     2.516<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/index_i_2:R21C28B.Q0:R16C30D.B1:2.516">     R21C28B.Q0 to R16C30D.B1    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/index_i_2">o_dac_a_9__I_0/carrier/qtr_inst/index_i_2</A>
CTOF_DEL    ---     0.452     R16C30D.B1 to     R16C30D.F1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1714">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1714</A>
ROUTE        15     1.870<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n27381:R16C30D.F1:R18C31B.C1:1.870">     R16C30D.F1 to R18C31B.C1    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n27381">o_dac_a_9__I_0/carrier/qtr_inst/n27381</A>
CTOF_DEL    ---     0.452     R18C31B.C1 to     R18C31B.F1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1983">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1983</A>
ROUTE         1     1.057<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n21720:R18C31B.F1:R19C33B.C0:1.057">     R18C31B.F1 to R19C33B.C0    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n21720">o_dac_a_9__I_0/carrier/qtr_inst/n21720</A>
CTOOFX_DEL  ---     0.661     R19C33B.C0 to   R19C33B.OFX0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/i20501/SLICE_1317">o_dac_a_9__I_0/carrier/qtr_inst/i20501/SLICE_1317</A>
ROUTE         1     0.854<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22875:R19C33B.OFX0:R19C33A.A0:0.854">   R19C33B.OFX0 to R19C33A.A0    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22875">o_dac_a_9__I_0/carrier/qtr_inst/n22875</A>
CTOF_DEL    ---     0.452     R19C33A.A0 to     R19C33A.F0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1719">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1719</A>
ROUTE         1     0.579<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22886:R19C33A.F0:R19C33A.A1:0.579">     R19C33A.F0 to R19C33A.A1    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22886">o_dac_a_9__I_0/carrier/qtr_inst/n22886</A>
CTOF_DEL    ---     0.452     R19C33A.A1 to     R19C33A.F1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1719">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1719</A>
ROUTE         1     0.882<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22891:R19C33A.F1:R18C33D.B1:0.882">     R19C33A.F1 to R18C33D.B1    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22891">o_dac_a_9__I_0/carrier/qtr_inst/n22891</A>
CTOOFX_DEL  ---     0.661     R18C33D.B1 to   R18C33D.OFX0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463</A>
ROUTE         1     0.000<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2145_5:R18C33D.OFX0:R18C33D.DI0:0.000">   R18C33D.OFX0 to R18C33D.DI0   </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2145_5">o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2145_5</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                   11.297   (31.3% logic, 68.7% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.675,LPLL.CLKOP,R21C28B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_430:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R21C28B.CLK:1.675">     LPLL.CLKOP to R21C28B.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R18C33D.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R18C33D.CLK:1.711">     LPLL.CLKOP to R18C33D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.484ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534">o_dac_a_9__I_0/modulation/qtr_inst/index_i_i1</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560">o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_i6</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:              11.255ns  (31.6% logic, 68.4% route), 8 logic levels.

 Constraint Details:

     11.255ns physical path delay o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.484ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R12C18A.CLK,R12C18A.Q1,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534:ROUTE, 2.394,R12C18A.Q1,R3C14C.B1,o_dac_a_9__I_0/modulation/qtr_inst/index_i_1:CTOF_DEL, 0.452,R3C14C.B1,R3C14C.F1,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1449:ROUTE, 1.417,R3C14C.F1,R6C8C.D1,o_dac_a_9__I_0/modulation/qtr_inst/n27412:CTOF_DEL, 0.452,R6C8C.D1,R6C8C.F1,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_772:ROUTE, 1.298,R6C8C.F1,R6C14A.D1,o_dac_a_9__I_0/modulation/qtr_inst/n78:CTOOFX_DEL, 0.661,R6C14A.D1,R6C14A.OFX0,o_dac_a_9__I_0/modulation/qtr_inst/i21390/SLICE_969:ROUTE, 0.000,R6C14A.OFX0,R6C14A.FXB,o_dac_a_9__I_0/modulation/qtr_inst/n23764:FXTOOFX_DEL, 0.223,R6C14A.FXB,R6C14A.OFX1,o_dac_a_9__I_0/modulation/qtr_inst/i21390/SLICE_969:ROUTE, 0.656,R6C14A.OFX1,R6C13A.C1,o_dac_a_9__I_0/modulation/qtr_inst/n23773:CTOF_DEL, 0.452,R6C13A.C1,R6C13A.F1,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666:ROUTE, 0.544,R6C13A.F1,R6C13A.D0,o_dac_a_9__I_0/modulation/qtr_inst/n23778:CTOF_DEL, 0.452,R6C13A.D0,R6C13A.F0,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666:ROUTE, 1.393,R6C13A.F0,R9C9C.D0,o_dac_a_9__I_0/modulation/qtr_inst/n23780:CTOF_DEL, 0.452,R9C9C.D0,R9C9C.F0,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:ROUTE, 0.000,R9C9C.F0,R9C9C.DI0,o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6">Data path</A> o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C18A.CLK to     R12C18A.Q1 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE       345     2.394<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/index_i_1:R12C18A.Q1:R3C14C.B1:2.394">     R12C18A.Q1 to R3C14C.B1     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/index_i_1">o_dac_a_9__I_0/modulation/qtr_inst/index_i_1</A>
CTOF_DEL    ---     0.452      R3C14C.B1 to      R3C14C.F1 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1449">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1449</A>
ROUTE         6     1.417<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n27412:R3C14C.F1:R6C8C.D1:1.417">      R3C14C.F1 to R6C8C.D1      </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n27412">o_dac_a_9__I_0/modulation/qtr_inst/n27412</A>
CTOF_DEL    ---     0.452       R6C8C.D1 to       R6C8C.F1 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_772">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_772</A>
ROUTE         3     1.298<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n78:R6C8C.F1:R6C14A.D1:1.298">       R6C8C.F1 to R6C14A.D1     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n78">o_dac_a_9__I_0/modulation/qtr_inst/n78</A>
CTOOFX_DEL  ---     0.661      R6C14A.D1 to    R6C14A.OFX0 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/i21390/SLICE_969">o_dac_a_9__I_0/modulation/qtr_inst/i21390/SLICE_969</A>
ROUTE         1     0.000<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23764:R6C14A.OFX0:R6C14A.FXB:0.000">    R6C14A.OFX0 to R6C14A.FXB    </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23764">o_dac_a_9__I_0/modulation/qtr_inst/n23764</A>
FXTOOFX_DE  ---     0.223     R6C14A.FXB to    R6C14A.OFX1 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/i21390/SLICE_969">o_dac_a_9__I_0/modulation/qtr_inst/i21390/SLICE_969</A>
ROUTE         1     0.656<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23773:R6C14A.OFX1:R6C13A.C1:0.656">    R6C14A.OFX1 to R6C13A.C1     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23773">o_dac_a_9__I_0/modulation/qtr_inst/n23773</A>
CTOF_DEL    ---     0.452      R6C13A.C1 to      R6C13A.F1 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666</A>
ROUTE         1     0.544<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23778:R6C13A.F1:R6C13A.D0:0.544">      R6C13A.F1 to R6C13A.D0     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23778">o_dac_a_9__I_0/modulation/qtr_inst/n23778</A>
CTOF_DEL    ---     0.452      R6C13A.D0 to      R6C13A.F0 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666</A>
ROUTE         1     1.393<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23780:R6C13A.F0:R9C9C.D0:1.393">      R6C13A.F0 to R9C9C.D0      </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23780">o_dac_a_9__I_0/modulation/qtr_inst/n23780</A>
CTOF_DEL    ---     0.452       R9C9C.D0 to       R9C9C.F0 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560</A>
ROUTE         1     0.000<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6:R9C9C.F0:R9C9C.DI0:0.000">       R9C9C.F0 to R9C9C.DI0     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6">o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                   11.255   (31.6% logic, 68.4% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R12C18A.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R12C18A.CLK:1.711">     LPLL.CLKOP to R12C18A.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R9C9C.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R9C9C.CLK:1.711">     LPLL.CLKOP to R9C9C.CLK     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.593ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_435">o_dac_a_9__I_0/carrier/qtr_inst/index_q_i2</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478">o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_i7</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:              11.146ns  (31.8% logic, 68.2% route), 7 logic levels.

 Constraint Details:

     11.146ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_435 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.593ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R12C28B.CLK,R12C28B.Q0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_435:ROUTE, 2.052,R12C28B.Q0,R10C35A.C0,o_dac_a_9__I_0/carrier/qtr_inst/index_q_2:CTOF_DEL, 0.452,R10C35A.C0,R10C35A.F0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1495:ROUTE, 2.072,R10C35A.F0,R7C24C.C0,o_dac_a_9__I_0/carrier/qtr_inst/n14_adj_2290:CTOF_DEL, 0.452,R7C24C.C0,R7C24C.F0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1968:ROUTE, 0.851,R7C24C.F0,R6C24A.A0,o_dac_a_9__I_0/carrier/qtr_inst/n22000:CTOOFX_DEL, 0.661,R6C24A.A0,R6C24A.OFX0,o_dac_a_9__I_0/carrier/qtr_inst/mux_230_Mux_7_i190/SLICE_1321:ROUTE, 0.851,R6C24A.OFX0,R5C24C.A0,o_dac_a_9__I_0/carrier/qtr_inst/n190:CTOF_DEL, 0.452,R5C24C.A0,R5C24C.F0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2209:ROUTE, 0.839,R5C24C.F0,R5C27C.D0,o_dac_a_9__I_0/carrier/qtr_inst/n23052:CTOOFX_DEL, 0.661,R5C27C.D0,R5C27C.OFX0,o_dac_a_9__I_0/carrier/qtr_inst/i20689/SLICE_1034:ROUTE, 0.942,R5C27C.OFX0,R7C29B.D1,o_dac_a_9__I_0/carrier/qtr_inst/n23063:CTOF_DEL, 0.452,R7C29B.D1,R7C29B.F1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:ROUTE, 0.000,R7C29B.F1,R7C29B.DI1,o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2160_7">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_435 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C28B.CLK to     R12C28B.Q0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_435">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_435</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE       367     2.052<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/index_q_2:R12C28B.Q0:R10C35A.C0:2.052">     R12C28B.Q0 to R10C35A.C0    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/index_q_2">o_dac_a_9__I_0/carrier/qtr_inst/index_q_2</A>
CTOF_DEL    ---     0.452     R10C35A.C0 to     R10C35A.F0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1495">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1495</A>
ROUTE        12     2.072<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n14_adj_2290:R10C35A.F0:R7C24C.C0:2.072">     R10C35A.F0 to R7C24C.C0     </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n14_adj_2290">o_dac_a_9__I_0/carrier/qtr_inst/n14_adj_2290</A>
CTOF_DEL    ---     0.452      R7C24C.C0 to      R7C24C.F0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1968">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1968</A>
ROUTE         1     0.851<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22000:R7C24C.F0:R6C24A.A0:0.851">      R7C24C.F0 to R6C24A.A0     </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22000">o_dac_a_9__I_0/carrier/qtr_inst/n22000</A>
CTOOFX_DEL  ---     0.661      R6C24A.A0 to    R6C24A.OFX0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/mux_230_Mux_7_i190/SLICE_1321">o_dac_a_9__I_0/carrier/qtr_inst/mux_230_Mux_7_i190/SLICE_1321</A>
ROUTE         1     0.851<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n190:R6C24A.OFX0:R5C24C.A0:0.851">    R6C24A.OFX0 to R5C24C.A0     </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n190">o_dac_a_9__I_0/carrier/qtr_inst/n190</A>
CTOF_DEL    ---     0.452      R5C24C.A0 to      R5C24C.F0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2209">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2209</A>
ROUTE         1     0.839<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n23052:R5C24C.F0:R5C27C.D0:0.839">      R5C24C.F0 to R5C27C.D0     </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n23052">o_dac_a_9__I_0/carrier/qtr_inst/n23052</A>
CTOOFX_DEL  ---     0.661      R5C27C.D0 to    R5C27C.OFX0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/i20689/SLICE_1034">o_dac_a_9__I_0/carrier/qtr_inst/i20689/SLICE_1034</A>
ROUTE         1     0.942<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n23063:R5C27C.OFX0:R7C29B.D1:0.942">    R5C27C.OFX0 to R7C29B.D1     </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n23063">o_dac_a_9__I_0/carrier/qtr_inst/n23063</A>
CTOF_DEL    ---     0.452      R7C29B.D1 to      R7C29B.F1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478</A>
ROUTE         1     0.000<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2160_7:R7C29B.F1:R7C29B.DI1:0.000">      R7C29B.F1 to R7C29B.DI1    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2160_7">o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_q_15_N_2160_7</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                   11.146   (31.8% logic, 68.2% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R12C28B.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R12C28B.CLK:1.711">     LPLL.CLKOP to R12C28B.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R7C29B.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_478:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R7C29B.CLK:1.711">     LPLL.CLKOP to R7C29B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.610ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429">o_dac_a_9__I_0/carrier/qtr_inst/index_i_i1</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463">o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_i5</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:              11.165ns  (31.7% logic, 68.3% route), 7 logic levels.

 Constraint Details:

     11.165ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463 meets
     13.889ns delay constraint less
     -0.036ns skew and
      0.150ns DIN_SET requirement (totaling 13.775ns) by 2.610ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R21C25A.CLK,R21C25A.Q1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429:ROUTE, 2.384,R21C25A.Q1,R16C30D.A1,o_dac_a_9__I_0/carrier/qtr_inst/index_i_1:CTOF_DEL, 0.452,R16C30D.A1,R16C30D.F1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1714:ROUTE, 1.870,R16C30D.F1,R18C31B.C1,o_dac_a_9__I_0/carrier/qtr_inst/n27381:CTOF_DEL, 0.452,R18C31B.C1,R18C31B.F1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1983:ROUTE, 1.057,R18C31B.F1,R19C33B.C0,o_dac_a_9__I_0/carrier/qtr_inst/n21720:CTOOFX_DEL, 0.661,R19C33B.C0,R19C33B.OFX0,o_dac_a_9__I_0/carrier/qtr_inst/i20501/SLICE_1317:ROUTE, 0.854,R19C33B.OFX0,R19C33A.A0,o_dac_a_9__I_0/carrier/qtr_inst/n22875:CTOF_DEL, 0.452,R19C33A.A0,R19C33A.F0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1719:ROUTE, 0.579,R19C33A.F0,R19C33A.A1,o_dac_a_9__I_0/carrier/qtr_inst/n22886:CTOF_DEL, 0.452,R19C33A.A1,R19C33A.F1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1719:ROUTE, 0.882,R19C33A.F1,R18C33D.B1,o_dac_a_9__I_0/carrier/qtr_inst/n22891:CTOOFX_DEL, 0.661,R18C33D.B1,R18C33D.OFX0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463:ROUTE, 0.000,R18C33D.OFX0,R18C33D.DI0,o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2145_5">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25A.CLK to     R21C25A.Q1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE       344     2.384<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/index_i_1:R21C25A.Q1:R16C30D.A1:2.384">     R21C25A.Q1 to R16C30D.A1    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/index_i_1">o_dac_a_9__I_0/carrier/qtr_inst/index_i_1</A>
CTOF_DEL    ---     0.452     R16C30D.A1 to     R16C30D.F1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1714">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1714</A>
ROUTE        15     1.870<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n27381:R16C30D.F1:R18C31B.C1:1.870">     R16C30D.F1 to R18C31B.C1    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n27381">o_dac_a_9__I_0/carrier/qtr_inst/n27381</A>
CTOF_DEL    ---     0.452     R18C31B.C1 to     R18C31B.F1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1983">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1983</A>
ROUTE         1     1.057<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n21720:R18C31B.F1:R19C33B.C0:1.057">     R18C31B.F1 to R19C33B.C0    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n21720">o_dac_a_9__I_0/carrier/qtr_inst/n21720</A>
CTOOFX_DEL  ---     0.661     R19C33B.C0 to   R19C33B.OFX0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/i20501/SLICE_1317">o_dac_a_9__I_0/carrier/qtr_inst/i20501/SLICE_1317</A>
ROUTE         1     0.854<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22875:R19C33B.OFX0:R19C33A.A0:0.854">   R19C33B.OFX0 to R19C33A.A0    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22875">o_dac_a_9__I_0/carrier/qtr_inst/n22875</A>
CTOF_DEL    ---     0.452     R19C33A.A0 to     R19C33A.F0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1719">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1719</A>
ROUTE         1     0.579<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22886:R19C33A.F0:R19C33A.A1:0.579">     R19C33A.F0 to R19C33A.A1    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22886">o_dac_a_9__I_0/carrier/qtr_inst/n22886</A>
CTOF_DEL    ---     0.452     R19C33A.A1 to     R19C33A.F1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1719">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1719</A>
ROUTE         1     0.882<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22891:R19C33A.F1:R18C33D.B1:0.882">     R19C33A.F1 to R18C33D.B1    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22891">o_dac_a_9__I_0/carrier/qtr_inst/n22891</A>
CTOOFX_DEL  ---     0.661     R18C33D.B1 to   R18C33D.OFX0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463</A>
ROUTE         1     0.000<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2145_5:R18C33D.OFX0:R18C33D.DI0:0.000">   R18C33D.OFX0 to R18C33D.DI0   </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2145_5">o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2145_5</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                   11.165   (31.7% logic, 68.3% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.675,LPLL.CLKOP,R21C25A.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R21C25A.CLK:1.675">     LPLL.CLKOP to R21C25A.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R18C33D.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R18C33D.CLK:1.711">     LPLL.CLKOP to R18C33D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.618ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_535">o_dac_a_9__I_0/modulation/qtr_inst/index_i_i2</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560">o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_i6</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:              11.121ns  (34.0% logic, 66.0% route), 8 logic levels.

 Constraint Details:

     11.121ns physical path delay o_dac_a_9__I_0/modulation/qtr_inst/SLICE_535 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.618ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R12C17A.CLK,R12C17A.Q0,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_535:ROUTE, 1.448,R12C17A.Q0,R5C15D.D1,o_dac_a_9__I_0/modulation/qtr_inst/index_i_2:CTOF_DEL, 0.452,R5C15D.D1,R5C15D.F1,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1641:ROUTE, 1.962,R5C15D.F1,R4C13A.A1,o_dac_a_9__I_0/modulation/qtr_inst/n27372:CTOF_DEL, 0.452,R4C13A.A1,R4C13A.F1,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1440:ROUTE, 0.544,R4C13A.F1,R4C13A.D0,o_dac_a_9__I_0/modulation/qtr_inst/n27073:CTOF_DEL, 0.452,R4C13A.D0,R4C13A.F0,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1440:ROUTE, 0.544,R4C13A.F0,R4C13D.D0,o_dac_a_9__I_0/modulation/qtr_inst/n955:CTOOFX_DEL, 0.661,R4C13D.D0,R4C13D.OFX0,o_dac_a_9__I_0/modulation/qtr_inst/i21400/SLICE_854:ROUTE, 0.904,R4C13D.OFX0,R6C13A.B1,o_dac_a_9__I_0/modulation/qtr_inst/n23774:CTOF_DEL, 0.452,R6C13A.B1,R6C13A.F1,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666:ROUTE, 0.544,R6C13A.F1,R6C13A.D0,o_dac_a_9__I_0/modulation/qtr_inst/n23778:CTOF_DEL, 0.452,R6C13A.D0,R6C13A.F0,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666:ROUTE, 1.393,R6C13A.F0,R9C9C.D0,o_dac_a_9__I_0/modulation/qtr_inst/n23780:CTOF_DEL, 0.452,R9C9C.D0,R9C9C.F0,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:ROUTE, 0.000,R9C9C.F0,R9C9C.DI0,o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6">Data path</A> o_dac_a_9__I_0/modulation/qtr_inst/SLICE_535 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q0 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_535">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_535</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE       368     1.448<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/index_i_2:R12C17A.Q0:R5C15D.D1:1.448">     R12C17A.Q0 to R5C15D.D1     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/index_i_2">o_dac_a_9__I_0/modulation/qtr_inst/index_i_2</A>
CTOF_DEL    ---     0.452      R5C15D.D1 to      R5C15D.F1 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1641">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1641</A>
ROUTE        16     1.962<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n27372:R5C15D.F1:R4C13A.A1:1.962">      R5C15D.F1 to R4C13A.A1     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n27372">o_dac_a_9__I_0/modulation/qtr_inst/n27372</A>
CTOF_DEL    ---     0.452      R4C13A.A1 to      R4C13A.F1 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1440">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1440</A>
ROUTE         1     0.544<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n27073:R4C13A.F1:R4C13A.D0:0.544">      R4C13A.F1 to R4C13A.D0     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n27073">o_dac_a_9__I_0/modulation/qtr_inst/n27073</A>
CTOF_DEL    ---     0.452      R4C13A.D0 to      R4C13A.F0 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1440">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1440</A>
ROUTE         1     0.544<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n955:R4C13A.F0:R4C13D.D0:0.544">      R4C13A.F0 to R4C13D.D0     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n955">o_dac_a_9__I_0/modulation/qtr_inst/n955</A>
CTOOFX_DEL  ---     0.661      R4C13D.D0 to    R4C13D.OFX0 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/i21400/SLICE_854">o_dac_a_9__I_0/modulation/qtr_inst/i21400/SLICE_854</A>
ROUTE         1     0.904<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23774:R4C13D.OFX0:R6C13A.B1:0.904">    R4C13D.OFX0 to R6C13A.B1     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23774">o_dac_a_9__I_0/modulation/qtr_inst/n23774</A>
CTOF_DEL    ---     0.452      R6C13A.B1 to      R6C13A.F1 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666</A>
ROUTE         1     0.544<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23778:R6C13A.F1:R6C13A.D0:0.544">      R6C13A.F1 to R6C13A.D0     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23778">o_dac_a_9__I_0/modulation/qtr_inst/n23778</A>
CTOF_DEL    ---     0.452      R6C13A.D0 to      R6C13A.F0 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666</A>
ROUTE         1     1.393<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23780:R6C13A.F0:R9C9C.D0:1.393">      R6C13A.F0 to R9C9C.D0      </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23780">o_dac_a_9__I_0/modulation/qtr_inst/n23780</A>
CTOF_DEL    ---     0.452       R9C9C.D0 to       R9C9C.F0 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560</A>
ROUTE         1     0.000<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6:R9C9C.F0:R9C9C.DI0:0.000">       R9C9C.F0 to R9C9C.DI0     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6">o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                   11.121   (34.0% logic, 66.0% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R12C17A.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_535:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R12C17A.CLK:1.711">     LPLL.CLKOP to R12C17A.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R9C9C.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R9C9C.CLK:1.711">     LPLL.CLKOP to R9C9C.CLK     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.697ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429">o_dac_a_9__I_0/carrier/qtr_inst/index_i_i1</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464">o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_i6</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:              11.078ns  (32.1% logic, 67.9% route), 8 logic levels.

 Constraint Details:

     11.078ns physical path delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464 meets
     13.889ns delay constraint less
     -0.036ns skew and
      0.150ns DIN_SET requirement (totaling 13.775ns) by 2.697ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R21C25A.CLK,R21C25A.Q1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429:ROUTE, 2.420,R21C25A.Q1,R25C32A.D1,o_dac_a_9__I_0/carrier/qtr_inst/index_i_1:CTOF_DEL, 0.452,R25C32A.D1,R25C32A.F1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1981:ROUTE, 1.628,R25C32A.F1,R21C34C.A1,o_dac_a_9__I_0/carrier/qtr_inst/n27347:CTOF_DEL, 0.452,R21C34C.A1,R21C34C.F1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1473:ROUTE, 0.392,R21C34C.F1,R21C34C.C0,o_dac_a_9__I_0/carrier/qtr_inst/n251:CTOF_DEL, 0.452,R21C34C.C0,R21C34C.F0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1473:ROUTE, 0.659,R21C34C.F0,R21C34A.C0,o_dac_a_9__I_0/carrier/qtr_inst/n26451:CTOF_DEL, 0.452,R21C34A.C0,R21C34A.F0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2219:ROUTE, 1.283,R21C34A.F0,R22C32B.B1,o_dac_a_9__I_0/carrier/qtr_inst/n26455:CTOOFX_DEL, 0.661,R22C32B.B1,R22C32B.OFX0,o_dac_a_9__I_0/carrier/qtr_inst/i20469/SLICE_1046:ROUTE, 0.000,R22C32B.OFX0,R22C32A.FXA,o_dac_a_9__I_0/carrier/qtr_inst/n22843:FXTOOFX_DEL, 0.223,R22C32A.FXA,R22C32A.OFX1,o_dac_a_9__I_0/carrier/qtr_inst/i20470/SLICE_1048:ROUTE, 1.143,R22C32A.OFX1,R17C32B.C0,o_dac_a_9__I_0/carrier/qtr_inst/n22847:CTOF_DEL, 0.452,R17C32B.C0,R17C32B.F0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464:ROUTE, 0.000,R17C32B.F0,R17C32B.DI0,o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C25A.CLK to     R21C25A.Q1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE       344     2.420<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/index_i_1:R21C25A.Q1:R25C32A.D1:2.420">     R21C25A.Q1 to R25C32A.D1    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/index_i_1">o_dac_a_9__I_0/carrier/qtr_inst/index_i_1</A>
CTOF_DEL    ---     0.452     R25C32A.D1 to     R25C32A.F1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1981">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1981</A>
ROUTE         4     1.628<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n27347:R25C32A.F1:R21C34C.A1:1.628">     R25C32A.F1 to R21C34C.A1    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n27347">o_dac_a_9__I_0/carrier/qtr_inst/n27347</A>
CTOF_DEL    ---     0.452     R21C34C.A1 to     R21C34C.F1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1473">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1473</A>
ROUTE         2     0.392<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n251:R21C34C.F1:R21C34C.C0:0.392">     R21C34C.F1 to R21C34C.C0    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n251">o_dac_a_9__I_0/carrier/qtr_inst/n251</A>
CTOF_DEL    ---     0.452     R21C34C.C0 to     R21C34C.F0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1473">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_1473</A>
ROUTE         1     0.659<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n26451:R21C34C.F0:R21C34A.C0:0.659">     R21C34C.F0 to R21C34A.C0    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n26451">o_dac_a_9__I_0/carrier/qtr_inst/n26451</A>
CTOF_DEL    ---     0.452     R21C34A.C0 to     R21C34A.F0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2219">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_2219</A>
ROUTE         1     1.283<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n26455:R21C34A.F0:R22C32B.B1:1.283">     R21C34A.F0 to R22C32B.B1    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n26455">o_dac_a_9__I_0/carrier/qtr_inst/n26455</A>
CTOOFX_DEL  ---     0.661     R22C32B.B1 to   R22C32B.OFX0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/i20469/SLICE_1046">o_dac_a_9__I_0/carrier/qtr_inst/i20469/SLICE_1046</A>
ROUTE         1     0.000<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22843:R22C32B.OFX0:R22C32A.FXA:0.000">   R22C32B.OFX0 to R22C32A.FXA   </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22843">o_dac_a_9__I_0/carrier/qtr_inst/n22843</A>
FXTOOFX_DE  ---     0.223    R22C32A.FXA to   R22C32A.OFX1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/i20470/SLICE_1048">o_dac_a_9__I_0/carrier/qtr_inst/i20470/SLICE_1048</A>
ROUTE         1     1.143<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22847:R22C32A.OFX1:R17C32B.C0:1.143">   R22C32A.OFX1 to R17C32B.C0    </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/n22847">o_dac_a_9__I_0/carrier/qtr_inst/n22847</A>
CTOF_DEL    ---     0.452     R17C32B.C0 to     R17C32B.F0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464</A>
ROUTE         1     0.000<A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6:R17C32B.F0:R17C32B.DI0:0.000">     R17C32B.F0 to R17C32B.DI0   </A> <A href="#@net:o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6">o_dac_a_9__I_0/carrier/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                   11.078   (32.1% logic, 67.9% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.675,LPLL.CLKOP,R21C25A.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_429:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R21C25A.CLK:1.675">     LPLL.CLKOP to R21C25A.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R17C32B.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R17C32B.CLK:1.711">     LPLL.CLKOP to R17C32B.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.714ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534">o_dac_a_9__I_0/modulation/qtr_inst/index_i_i0</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560">o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_i6</A>  (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)

   Delay:              11.025ns  (32.2% logic, 67.8% route), 8 logic levels.

 Constraint Details:

     11.025ns physical path delay o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560 meets
     13.889ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.739ns) by 2.714ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:REG_DEL, 0.409,R12C18A.CLK,R12C18A.Q0,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534:ROUTE, 2.164,R12C18A.Q0,R3C14C.C1,o_dac_a_9__I_0/modulation/qtr_inst/index_i_0:CTOF_DEL, 0.452,R3C14C.C1,R3C14C.F1,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1449:ROUTE, 1.417,R3C14C.F1,R6C8C.D1,o_dac_a_9__I_0/modulation/qtr_inst/n27412:CTOF_DEL, 0.452,R6C8C.D1,R6C8C.F1,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_772:ROUTE, 1.298,R6C8C.F1,R6C14A.D1,o_dac_a_9__I_0/modulation/qtr_inst/n78:CTOOFX_DEL, 0.661,R6C14A.D1,R6C14A.OFX0,o_dac_a_9__I_0/modulation/qtr_inst/i21390/SLICE_969:ROUTE, 0.000,R6C14A.OFX0,R6C14A.FXB,o_dac_a_9__I_0/modulation/qtr_inst/n23764:FXTOOFX_DEL, 0.223,R6C14A.FXB,R6C14A.OFX1,o_dac_a_9__I_0/modulation/qtr_inst/i21390/SLICE_969:ROUTE, 0.656,R6C14A.OFX1,R6C13A.C1,o_dac_a_9__I_0/modulation/qtr_inst/n23773:CTOF_DEL, 0.452,R6C13A.C1,R6C13A.F1,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666:ROUTE, 0.544,R6C13A.F1,R6C13A.D0,o_dac_a_9__I_0/modulation/qtr_inst/n23778:CTOF_DEL, 0.452,R6C13A.D0,R6C13A.F0,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666:ROUTE, 1.393,R6C13A.F0,R9C9C.D0,o_dac_a_9__I_0/modulation/qtr_inst/n23780:CTOF_DEL, 0.452,R9C9C.D0,R9C9C.F0,o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:ROUTE, 0.000,R9C9C.F0,R9C9C.DI0,o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6">Data path</A> o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C18A.CLK to     R12C18A.Q0 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE       331     2.164<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/index_i_0:R12C18A.Q0:R3C14C.C1:2.164">     R12C18A.Q0 to R3C14C.C1     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/index_i_0">o_dac_a_9__I_0/modulation/qtr_inst/index_i_0</A>
CTOF_DEL    ---     0.452      R3C14C.C1 to      R3C14C.F1 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1449">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1449</A>
ROUTE         6     1.417<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n27412:R3C14C.F1:R6C8C.D1:1.417">      R3C14C.F1 to R6C8C.D1      </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n27412">o_dac_a_9__I_0/modulation/qtr_inst/n27412</A>
CTOF_DEL    ---     0.452       R6C8C.D1 to       R6C8C.F1 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_772">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_772</A>
ROUTE         3     1.298<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n78:R6C8C.F1:R6C14A.D1:1.298">       R6C8C.F1 to R6C14A.D1     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n78">o_dac_a_9__I_0/modulation/qtr_inst/n78</A>
CTOOFX_DEL  ---     0.661      R6C14A.D1 to    R6C14A.OFX0 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/i21390/SLICE_969">o_dac_a_9__I_0/modulation/qtr_inst/i21390/SLICE_969</A>
ROUTE         1     0.000<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23764:R6C14A.OFX0:R6C14A.FXB:0.000">    R6C14A.OFX0 to R6C14A.FXB    </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23764">o_dac_a_9__I_0/modulation/qtr_inst/n23764</A>
FXTOOFX_DE  ---     0.223     R6C14A.FXB to    R6C14A.OFX1 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/i21390/SLICE_969">o_dac_a_9__I_0/modulation/qtr_inst/i21390/SLICE_969</A>
ROUTE         1     0.656<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23773:R6C14A.OFX1:R6C13A.C1:0.656">    R6C14A.OFX1 to R6C13A.C1     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23773">o_dac_a_9__I_0/modulation/qtr_inst/n23773</A>
CTOF_DEL    ---     0.452      R6C13A.C1 to      R6C13A.F1 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666</A>
ROUTE         1     0.544<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23778:R6C13A.F1:R6C13A.D0:0.544">      R6C13A.F1 to R6C13A.D0     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23778">o_dac_a_9__I_0/modulation/qtr_inst/n23778</A>
CTOF_DEL    ---     0.452      R6C13A.D0 to      R6C13A.F0 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_1666</A>
ROUTE         1     1.393<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23780:R6C13A.F0:R9C9C.D0:1.393">      R6C13A.F0 to R9C9C.D0      </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/n23780">o_dac_a_9__I_0/modulation/qtr_inst/n23780</A>
CTOF_DEL    ---     0.452       R9C9C.D0 to       R9C9C.F0 <A href="#@comp:o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560">o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560</A>
ROUTE         1     0.000<A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6:R9C9C.F0:R9C9C.DI0:0.000">       R9C9C.F0 to R9C9C.DI0     </A> <A href="#@net:o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6">o_dac_a_9__I_0/modulation/qtr_inst/quarter_wave_sample_register_i_15_N_2145_6</A> (to <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
                  --------
                   11.025   (32.2% logic, 67.8% route), 8 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R12C18A.CLK,dac_clk_p_c">Source Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R12C18A.CLK:1.711">     LPLL.CLKOP to R12C18A.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'dac_clk_p_c' 72.000000 MHz ;:ROUTE, 1.711,LPLL.CLKOP,R9C9C.CLK,dac_clk_p_c">Destination Clock Path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/modulation/qtr_inst/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R9C9C.CLK:1.711">     LPLL.CLKOP to R9C9C.CLK     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

Report:   85.375MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'lo_pll_out' 420.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "lo_pll_out" 420.000000 MHz ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.131ns
         The internal maximum frequency of the following component is 444.444 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            <A href="#@comp:SLICE_342">SLICE_342</A>

   Delay:               2.250ns -- based on Minimum Pulse Width
<font color=#000000> 

Passed: The following path meets requirements by 0.811ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_342">clock_phase_shifter_inst/o_clk_i_9</A>  (from <A href="#@net:lo_pll_out">lo_pll_out</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_342">clock_phase_shifter_inst/o_clk_i_9</A>  (to <A href="#@net:lo_pll_out">lo_pll_out</A> +)

   Delay:               1.420ns  (60.6% logic, 39.4% route), 2 logic levels.

 Constraint Details:

      1.420ns physical path delay SLICE_342 to SLICE_342 meets
      2.381ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 2.231ns) by 0.811ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'lo_pll_out' 420.000000 MHz ;:REG_DEL, 0.409,R2C25C.CLK,R2C25C.Q0,SLICE_342:ROUTE, 0.551,R2C25C.Q0,R2C25C.D0,i_clk_p_c:CTOF_DEL, 0.452,R2C25C.D0,R2C25C.F0,SLICE_342:ROUTE, 0.008,R2C25C.F0,R2C25C.DI0,i_clk_n_c">Data path</A> SLICE_342 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R2C25C.CLK to      R2C25C.Q0 <A href="#@comp:SLICE_342">SLICE_342</A> (from <A href="#@net:lo_pll_out">lo_pll_out</A>)
ROUTE         2     0.551<A href="#@net:i_clk_p_c:R2C25C.Q0:R2C25C.D0:0.551">      R2C25C.Q0 to R2C25C.D0     </A> <A href="#@net:i_clk_p_c">i_clk_p_c</A>
CTOF_DEL    ---     0.452      R2C25C.D0 to      R2C25C.F0 <A href="#@comp:SLICE_342">SLICE_342</A>
ROUTE         2     0.008<A href="#@net:i_clk_n_c:R2C25C.F0:R2C25C.DI0:0.008">      R2C25C.F0 to R2C25C.DI0    </A> <A href="#@net:i_clk_n_c">i_clk_n_c</A> (to <A href="#@net:lo_pll_out">lo_pll_out</A>)
                  --------
                    1.420   (60.6% logic, 39.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'lo_pll_out' 420.000000 MHz ;:ROUTE, 1.729,RPLL.CLKOP,R2C25C.CLK,lo_pll_out">Source Clock Path</A> lo_gen/PLLInst_0 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.729<A href="#@net:lo_pll_out:RPLL.CLKOP:R2C25C.CLK:1.729">     RPLL.CLKOP to R2C25C.CLK    </A> <A href="#@net:lo_pll_out">lo_pll_out</A>
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'lo_pll_out' 420.000000 MHz ;:ROUTE, 1.729,RPLL.CLKOP,R2C25C.CLK,lo_pll_out">Destination Clock Path</A> lo_gen/PLLInst_0 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.729<A href="#@net:lo_pll_out:RPLL.CLKOP:R2C25C.CLK:1.729">     RPLL.CLKOP to R2C25C.CLK    </A> <A href="#@net:lo_pll_out">lo_pll_out</A>
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.811ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_614">clock_phase_shifter_inst/o_clk_q_10</A>  (from <A href="#@net:lo_pll_out">lo_pll_out</A> -)
   Destination:    FF         Data in        <A href="#@comp:SLICE_614">clock_phase_shifter_inst/o_clk_q_10</A>  (to <A href="#@net:lo_pll_out">lo_pll_out</A> -)

   Delay:               1.420ns  (60.6% logic, 39.4% route), 2 logic levels.

 Constraint Details:

      1.420ns physical path delay SLICE_614 to SLICE_614 meets
      2.381ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 2.231ns) by 0.811ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'lo_pll_out' 420.000000 MHz ;:REG_DEL, 0.409,R2C21A.CLK,R2C21A.Q0,SLICE_614:ROUTE, 0.551,R2C21A.Q0,R2C21A.D0,q_clk_p_c:CTOF_DEL, 0.452,R2C21A.D0,R2C21A.F0,SLICE_614:ROUTE, 0.008,R2C21A.F0,R2C21A.DI0,q_clk_n_c">Data path</A> SLICE_614 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R2C21A.CLK to      R2C21A.Q0 <A href="#@comp:SLICE_614">SLICE_614</A> (from <A href="#@net:lo_pll_out">lo_pll_out</A>)
ROUTE         2     0.551<A href="#@net:q_clk_p_c:R2C21A.Q0:R2C21A.D0:0.551">      R2C21A.Q0 to R2C21A.D0     </A> <A href="#@net:q_clk_p_c">q_clk_p_c</A>
CTOF_DEL    ---     0.452      R2C21A.D0 to      R2C21A.F0 <A href="#@comp:SLICE_614">SLICE_614</A>
ROUTE         2     0.008<A href="#@net:q_clk_n_c:R2C21A.F0:R2C21A.DI0:0.008">      R2C21A.F0 to R2C21A.DI0    </A> <A href="#@net:q_clk_n_c">q_clk_n_c</A> (to <A href="#@net:lo_pll_out">lo_pll_out</A>)
                  --------
                    1.420   (60.6% logic, 39.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'lo_pll_out' 420.000000 MHz ;:ROUTE, 1.729,RPLL.CLKOP,R2C21A.CLK,lo_pll_out">Source Clock Path</A> lo_gen/PLLInst_0 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.729<A href="#@net:lo_pll_out:RPLL.CLKOP:R2C21A.CLK:1.729">     RPLL.CLKOP to R2C21A.CLK    </A> <A href="#@net:lo_pll_out">lo_pll_out</A>
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'lo_pll_out' 420.000000 MHz ;:ROUTE, 1.729,RPLL.CLKOP,R2C21A.CLK,lo_pll_out">Destination Clock Path</A> lo_gen/PLLInst_0 to SLICE_614:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.729<A href="#@net:lo_pll_out:RPLL.CLKOP:R2C21A.CLK:1.729">     RPLL.CLKOP to R2C21A.CLK    </A> <A href="#@net:lo_pll_out">lo_pll_out</A>
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:  444.444MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'i_ref_clk_c' 12.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "i_ref_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p"></A>================================================================================
Preference: CLOCK_TO_OUT GROUP "dac_bus" 2.700000 ns MIN -0.500000 ns CLKNET "dac_clk_p_c" CLKOUT PORT "dac_clk_p" ; Setup Analysis.
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.965ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/SLICE_2129">o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_351</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[0]">o_dac_a[0]</A>

   Data Path Delay:     6.203ns  (59.0% logic, 41.0% route), 3 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129 and
      6.203ns delay o_dac_a_9__I_0/SLICE_2129 to o_dac_a[0] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.735ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[0] by 0.965ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.675,LPLL.CLKOP,R24C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R24C40D.CLK:1.675">     LPLL.CLKOP to R24C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R24C40D.CLK,R24C40D.Q0,o_dac_a_9__I_0/SLICE_2129:ROUTE, 1.528,R24C40D.Q0,R11C40B.D0,o_dac_a_9__I_0/cw_mux_dac_a_mux_sel:CTOF_DEL, 0.452,R11C40B.D0,R11C40B.F0,o_dac_a_9__I_0/SLICE_2122:ROUTE, 1.017,R11C40B.F0,H15.PADDO,o_dac_a_c_0:DOPAD_DEL, 2.797,H15.PADDO,H15.PAD,o_dac_a[0]">Data path</A> o_dac_a_9__I_0/SLICE_2129 to o_dac_a[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C40D.CLK to     R24C40D.Q0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2129">o_dac_a_9__I_0/SLICE_2129</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE        10     1.528<A href="#@net:o_dac_a_9__I_0/cw_mux_dac_a_mux_sel:R24C40D.Q0:R11C40B.D0:1.528">     R24C40D.Q0 to R11C40B.D0    </A> <A href="#@net:o_dac_a_9__I_0/cw_mux_dac_a_mux_sel">o_dac_a_9__I_0/cw_mux_dac_a_mux_sel</A>
CTOF_DEL    ---     0.452     R11C40B.D0 to     R11C40B.F0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2122">o_dac_a_9__I_0/SLICE_2122</A>
ROUTE         1     1.017<A href="#@net:o_dac_a_c_0:R11C40B.F0:H15.PADDO:1.017">     R11C40B.F0 to H15.PADDO     </A> <A href="#@net:o_dac_a_c_0">o_dac_a_c_0</A>
DOPAD_DEL   ---     2.797      H15.PADDO to        H15.PAD <A href="#@comp:o_dac_a[0]">o_dac_a[0]</A>
                  --------
                    6.203   (59.0% logic, 41.0% route), 3 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 2.986,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.346">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.038ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/SLICE_2129">o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_351</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[2]">o_dac_a[2]</A>

   Data Path Delay:     6.130ns  (59.7% logic, 40.3% route), 3 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129 and
      6.130ns delay o_dac_a_9__I_0/SLICE_2129 to o_dac_a[2] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.662ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[2] by 1.038ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.675,LPLL.CLKOP,R24C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R24C40D.CLK:1.675">     LPLL.CLKOP to R24C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R24C40D.CLK,R24C40D.Q0,o_dac_a_9__I_0/SLICE_2129:ROUTE, 1.381,R24C40D.Q0,R17C40A.A0,o_dac_a_9__I_0/cw_mux_dac_a_mux_sel:CTOF_DEL, 0.452,R17C40A.A0,R17C40A.F0,o_dac_a_9__I_0/SLICE_2120:ROUTE, 1.091,R17C40A.F0,K15.PADDO,o_dac_a_c_2:DOPAD_DEL, 2.797,K15.PADDO,K15.PAD,o_dac_a[2]">Data path</A> o_dac_a_9__I_0/SLICE_2129 to o_dac_a[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C40D.CLK to     R24C40D.Q0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2129">o_dac_a_9__I_0/SLICE_2129</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE        10     1.381<A href="#@net:o_dac_a_9__I_0/cw_mux_dac_a_mux_sel:R24C40D.Q0:R17C40A.A0:1.381">     R24C40D.Q0 to R17C40A.A0    </A> <A href="#@net:o_dac_a_9__I_0/cw_mux_dac_a_mux_sel">o_dac_a_9__I_0/cw_mux_dac_a_mux_sel</A>
CTOF_DEL    ---     0.452     R17C40A.A0 to     R17C40A.F0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2120">o_dac_a_9__I_0/SLICE_2120</A>
ROUTE         1     1.091<A href="#@net:o_dac_a_c_2:R17C40A.F0:K15.PADDO:1.091">     R17C40A.F0 to K15.PADDO     </A> <A href="#@net:o_dac_a_c_2">o_dac_a_c_2</A>
DOPAD_DEL   ---     2.797      K15.PADDO to        K15.PAD <A href="#@comp:o_dac_a[2]">o_dac_a[2]</A>
                  --------
                    6.130   (59.7% logic, 40.3% route), 3 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 2.986,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.346">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.073ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/SLICE_2128">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_i_1__i9</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[9]">o_dac_a[9]</A>

   Data Path Delay:     6.059ns  (60.4% logic, 39.6% route), 3 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2128 and
      6.059ns delay o_dac_a_9__I_0/SLICE_2128 to o_dac_a[9] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.627ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[9] by 1.073ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.711,LPLL.CLKOP,R18C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R18C40D.CLK:1.711">     LPLL.CLKOP to R18C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R18C40D.CLK,R18C40D.Q0,o_dac_a_9__I_0/SLICE_2128:ROUTE, 1.302,R18C40D.Q0,R24C40D.D0,o_dac_a_9__I_0/o_sample_i_15:CTOF_DEL, 0.452,R24C40D.D0,R24C40D.F0,o_dac_a_9__I_0/SLICE_2129:ROUTE, 1.099,R24C40D.F0,N14.PADDO,o_dac_a_c_9:DOPAD_DEL, 2.797,N14.PADDO,N14.PAD,o_dac_a[9]">Data path</A> o_dac_a_9__I_0/SLICE_2128 to o_dac_a[9]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C40D.CLK to     R18C40D.Q0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2128">o_dac_a_9__I_0/SLICE_2128</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         2     1.302<A href="#@net:o_dac_a_9__I_0/o_sample_i_15:R18C40D.Q0:R24C40D.D0:1.302">     R18C40D.Q0 to R24C40D.D0    </A> <A href="#@net:o_dac_a_9__I_0/o_sample_i_15">o_dac_a_9__I_0/o_sample_i_15</A>
CTOF_DEL    ---     0.452     R24C40D.D0 to     R24C40D.F0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2129">o_dac_a_9__I_0/SLICE_2129</A>
ROUTE         1     1.099<A href="#@net:o_dac_a_c_9:R24C40D.F0:N14.PADDO:1.099">     R24C40D.F0 to N14.PADDO     </A> <A href="#@net:o_dac_a_c_9">o_dac_a_c_9</A>
DOPAD_DEL   ---     2.797      N14.PADDO to        N14.PAD <A href="#@comp:o_dac_a[9]">o_dac_a[9]</A>
                  --------
                    6.059   (60.4% logic, 39.6% route), 3 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 2.986,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.346">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.074ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/SLICE_2129">o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_351</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[5]">o_dac_a[5]</A>

   Data Path Delay:     6.094ns  (60.0% logic, 40.0% route), 3 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129 and
      6.094ns delay o_dac_a_9__I_0/SLICE_2129 to o_dac_a[5] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.626ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[5] by 1.074ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.675,LPLL.CLKOP,R24C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R24C40D.CLK:1.675">     LPLL.CLKOP to R24C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R24C40D.CLK,R24C40D.Q0,o_dac_a_9__I_0/SLICE_2129:ROUTE, 1.337,R24C40D.Q0,R18C40A.D0,o_dac_a_9__I_0/cw_mux_dac_a_mux_sel:CTOF_DEL, 0.452,R18C40A.D0,R18C40A.F0,o_dac_a_9__I_0/SLICE_2117:ROUTE, 1.099,R18C40A.F0,L16.PADDO,o_dac_a_c_5:DOPAD_DEL, 2.797,L16.PADDO,L16.PAD,o_dac_a[5]">Data path</A> o_dac_a_9__I_0/SLICE_2129 to o_dac_a[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C40D.CLK to     R24C40D.Q0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2129">o_dac_a_9__I_0/SLICE_2129</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE        10     1.337<A href="#@net:o_dac_a_9__I_0/cw_mux_dac_a_mux_sel:R24C40D.Q0:R18C40A.D0:1.337">     R24C40D.Q0 to R18C40A.D0    </A> <A href="#@net:o_dac_a_9__I_0/cw_mux_dac_a_mux_sel">o_dac_a_9__I_0/cw_mux_dac_a_mux_sel</A>
CTOF_DEL    ---     0.452     R18C40A.D0 to     R18C40A.F0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2117">o_dac_a_9__I_0/SLICE_2117</A>
ROUTE         1     1.099<A href="#@net:o_dac_a_c_5:R18C40A.F0:L16.PADDO:1.099">     R18C40A.F0 to L16.PADDO     </A> <A href="#@net:o_dac_a_c_5">o_dac_a_c_5</A>
DOPAD_DEL   ---     2.797      L16.PADDO to        L16.PAD <A href="#@comp:o_dac_a[5]">o_dac_a[5]</A>
                  --------
                    6.094   (60.0% logic, 40.0% route), 3 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 2.986,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.346">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.148ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/SLICE_2129">o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_351</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[8]">o_dac_a[8]</A>

   Data Path Delay:     6.020ns  (60.8% logic, 39.2% route), 3 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129 and
      6.020ns delay o_dac_a_9__I_0/SLICE_2129 to o_dac_a[8] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.552ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[8] by 1.148ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.675,LPLL.CLKOP,R24C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R24C40D.CLK:1.675">     LPLL.CLKOP to R24C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R24C40D.CLK,R24C40D.Q0,o_dac_a_9__I_0/SLICE_2129:ROUTE, 1.337,R24C40D.Q0,R18C40D.D0,o_dac_a_9__I_0/cw_mux_dac_a_mux_sel:CTOF_DEL, 0.452,R18C40D.D0,R18C40D.F0,o_dac_a_9__I_0/SLICE_2128:ROUTE, 1.025,R18C40D.F0,L14.PADDO,n27380:DOPAD_DEL, 2.797,L14.PADDO,L14.PAD,o_dac_a[8]">Data path</A> o_dac_a_9__I_0/SLICE_2129 to o_dac_a[8]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C40D.CLK to     R24C40D.Q0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2129">o_dac_a_9__I_0/SLICE_2129</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE        10     1.337<A href="#@net:o_dac_a_9__I_0/cw_mux_dac_a_mux_sel:R24C40D.Q0:R18C40D.D0:1.337">     R24C40D.Q0 to R18C40D.D0    </A> <A href="#@net:o_dac_a_9__I_0/cw_mux_dac_a_mux_sel">o_dac_a_9__I_0/cw_mux_dac_a_mux_sel</A>
CTOF_DEL    ---     0.452     R18C40D.D0 to     R18C40D.F0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2128">o_dac_a_9__I_0/SLICE_2128</A>
ROUTE         1     1.025<A href="#@net:n27380:R18C40D.F0:L14.PADDO:1.025">     R18C40D.F0 to L14.PADDO     </A> <A href="#@net:n27380">n27380</A>
DOPAD_DEL   ---     2.797      L14.PADDO to        L14.PAD <A href="#@comp:o_dac_a[8]">o_dac_a[8]</A>
                  --------
                    6.020   (60.8% logic, 39.2% route), 3 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 2.986,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.346">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_587">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_i_1__i6</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[5]">o_dac_a[5]</A>

   Data Path Delay:     5.937ns  (61.6% logic, 38.4% route), 3 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_587 and
      5.937ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_587 to o_dac_a[5] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.505ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[5] by 1.195ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.711,LPLL.CLKOP,R17C38B.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R17C38B.CLK:1.711">     LPLL.CLKOP to R17C38B.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R17C38B.CLK,R17C38B.Q1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_587:ROUTE, 1.180,R17C38B.Q1,R18C40A.B0,o_dac_a_9__I_0/o_sample_i_12:CTOF_DEL, 0.452,R18C40A.B0,R18C40A.F0,o_dac_a_9__I_0/SLICE_2117:ROUTE, 1.099,R18C40A.F0,L16.PADDO,o_dac_a_c_5:DOPAD_DEL, 2.797,L16.PADDO,L16.PAD,o_dac_a[5]">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_587 to o_dac_a[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C38B.CLK to     R17C38B.Q1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_587">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_587</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     1.180<A href="#@net:o_dac_a_9__I_0/o_sample_i_12:R17C38B.Q1:R18C40A.B0:1.180">     R17C38B.Q1 to R18C40A.B0    </A> <A href="#@net:o_dac_a_9__I_0/o_sample_i_12">o_dac_a_9__I_0/o_sample_i_12</A>
CTOF_DEL    ---     0.452     R18C40A.B0 to     R18C40A.F0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2117">o_dac_a_9__I_0/SLICE_2117</A>
ROUTE         1     1.099<A href="#@net:o_dac_a_c_5:R18C40A.F0:L16.PADDO:1.099">     R18C40A.F0 to L16.PADDO     </A> <A href="#@net:o_dac_a_c_5">o_dac_a_c_5</A>
DOPAD_DEL   ---     2.797      L16.PADDO to        L16.PAD <A href="#@comp:o_dac_a[5]">o_dac_a[5]</A>
                  --------
                    5.937   (61.6% logic, 38.4% route), 3 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 2.986,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.346">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/SLICE_2129">o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_351</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[4]">o_dac_a[4]</A>

   Data Path Delay:     5.861ns  (62.4% logic, 37.6% route), 3 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129 and
      5.861ns delay o_dac_a_9__I_0/SLICE_2129 to o_dac_a[4] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.393ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[4] by 1.307ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.675,LPLL.CLKOP,R24C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R24C40D.CLK:1.675">     LPLL.CLKOP to R24C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R24C40D.CLK,R24C40D.Q0,o_dac_a_9__I_0/SLICE_2129:ROUTE, 1.186,R24C40D.Q0,R17C40D.C0,o_dac_a_9__I_0/cw_mux_dac_a_mux_sel:CTOF_DEL, 0.452,R17C40D.C0,R17C40D.F0,o_dac_a_9__I_0/SLICE_2118:ROUTE, 1.017,R17C40D.F0,K14.PADDO,o_dac_a_c_4:DOPAD_DEL, 2.797,K14.PADDO,K14.PAD,o_dac_a[4]">Data path</A> o_dac_a_9__I_0/SLICE_2129 to o_dac_a[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C40D.CLK to     R24C40D.Q0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2129">o_dac_a_9__I_0/SLICE_2129</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE        10     1.186<A href="#@net:o_dac_a_9__I_0/cw_mux_dac_a_mux_sel:R24C40D.Q0:R17C40D.C0:1.186">     R24C40D.Q0 to R17C40D.C0    </A> <A href="#@net:o_dac_a_9__I_0/cw_mux_dac_a_mux_sel">o_dac_a_9__I_0/cw_mux_dac_a_mux_sel</A>
CTOF_DEL    ---     0.452     R17C40D.C0 to     R17C40D.F0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2118">o_dac_a_9__I_0/SLICE_2118</A>
ROUTE         1     1.017<A href="#@net:o_dac_a_c_4:R17C40D.F0:K14.PADDO:1.017">     R17C40D.F0 to K14.PADDO     </A> <A href="#@net:o_dac_a_c_4">o_dac_a_c_4</A>
DOPAD_DEL   ---     2.797      K14.PADDO to        K14.PAD <A href="#@comp:o_dac_a[4]">o_dac_a[4]</A>
                  --------
                    5.861   (62.4% logic, 37.6% route), 3 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 2.986,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.346">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.314ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_585">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_i_1__i1</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[0]">o_dac_a[0]</A>

   Data Path Delay:     5.818ns  (62.9% logic, 37.1% route), 3 logic levels.

   Clock Path Delay:    1.711ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.711ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_585 and
      5.818ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_585 to o_dac_a[0] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.386ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[0] by 1.314ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.711,LPLL.CLKOP,R17C38A.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.711<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R17C38A.CLK:1.711">     LPLL.CLKOP to R17C38A.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R17C38A.CLK,R17C38A.Q0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_585:ROUTE, 1.143,R17C38A.Q0,R11C40B.C0,o_dac_a_9__I_0/o_sample_i_7:CTOF_DEL, 0.452,R11C40B.C0,R11C40B.F0,o_dac_a_9__I_0/SLICE_2122:ROUTE, 1.017,R11C40B.F0,H15.PADDO,o_dac_a_c_0:DOPAD_DEL, 2.797,H15.PADDO,H15.PAD,o_dac_a[0]">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_585 to o_dac_a[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C38A.CLK to     R17C38A.Q0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_585">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_585</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     1.143<A href="#@net:o_dac_a_9__I_0/o_sample_i_7:R17C38A.Q0:R11C40B.C0:1.143">     R17C38A.Q0 to R11C40B.C0    </A> <A href="#@net:o_dac_a_9__I_0/o_sample_i_7">o_dac_a_9__I_0/o_sample_i_7</A>
CTOF_DEL    ---     0.452     R11C40B.C0 to     R11C40B.F0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2122">o_dac_a_9__I_0/SLICE_2122</A>
ROUTE         1     1.017<A href="#@net:o_dac_a_c_0:R11C40B.F0:H15.PADDO:1.017">     R11C40B.F0 to H15.PADDO     </A> <A href="#@net:o_dac_a_c_0">o_dac_a_c_0</A>
DOPAD_DEL   ---     2.797      H15.PADDO to        H15.PAD <A href="#@comp:o_dac_a[0]">o_dac_a[0]</A>
                  --------
                    5.818   (62.9% logic, 37.1% route), 3 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 2.986,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.346">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.422ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/SLICE_2129">o_dac_a_9__I_0/cw_mux_dac_a_mux_sel_351</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[1]">o_dac_a[1]</A>

   Data Path Delay:     5.746ns  (63.7% logic, 36.3% route), 3 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129 and
      5.746ns delay o_dac_a_9__I_0/SLICE_2129 to o_dac_a[1] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.278ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[1] by 1.422ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.675,LPLL.CLKOP,R24C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R24C40D.CLK:1.675">     LPLL.CLKOP to R24C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R24C40D.CLK,R24C40D.Q0,o_dac_a_9__I_0/SLICE_2129:ROUTE, 1.071,R24C40D.Q0,R16C40B.D0,o_dac_a_9__I_0/cw_mux_dac_a_mux_sel:CTOF_DEL, 0.452,R16C40B.D0,R16C40B.F0,o_dac_a_9__I_0/SLICE_2121:ROUTE, 1.017,R16C40B.F0,J15.PADDO,o_dac_a_c_1:DOPAD_DEL, 2.797,J15.PADDO,J15.PAD,o_dac_a[1]">Data path</A> o_dac_a_9__I_0/SLICE_2129 to o_dac_a[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R24C40D.CLK to     R24C40D.Q0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2129">o_dac_a_9__I_0/SLICE_2129</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE        10     1.071<A href="#@net:o_dac_a_9__I_0/cw_mux_dac_a_mux_sel:R24C40D.Q0:R16C40B.D0:1.071">     R24C40D.Q0 to R16C40B.D0    </A> <A href="#@net:o_dac_a_9__I_0/cw_mux_dac_a_mux_sel">o_dac_a_9__I_0/cw_mux_dac_a_mux_sel</A>
CTOF_DEL    ---     0.452     R16C40B.D0 to     R16C40B.F0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2121">o_dac_a_9__I_0/SLICE_2121</A>
ROUTE         1     1.017<A href="#@net:o_dac_a_c_1:R16C40B.F0:J15.PADDO:1.017">     R16C40B.F0 to J15.PADDO     </A> <A href="#@net:o_dac_a_c_1">o_dac_a_c_1</A>
DOPAD_DEL   ---     2.797      J15.PADDO to        J15.PAD <A href="#@comp:o_dac_a[1]">o_dac_a[1]</A>
                  --------
                    5.746   (63.7% logic, 36.3% route), 3 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 2.986,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.346">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.


Passed:  The following path meets requirements by 1.471ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_i_1__i8</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[7]">o_dac_a[7]</A>

   Data Path Delay:     5.697ns  (64.2% logic, 35.8% route), 3 logic levels.

   Clock Path Delay:    1.675ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.675ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588 and
      5.697ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588 to o_dac_a[7] less
      6.143ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 1.229ns) meets
      2.700ns offset sys_clk_inst/PLLInst_0 to o_dac_a[7] by 1.471ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.675,LPLL.CLKOP,R21C38D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.675<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R21C38D.CLK:1.675">     LPLL.CLKOP to R21C38D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.675   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.409,R21C38D.CLK,R21C38D.Q1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588:ROUTE, 1.014,R21C38D.Q1,R24C40B.D0,o_dac_a_9__I_0/o_sample_i_14:CTOF_DEL, 0.452,R24C40B.D0,R24C40B.F0,o_dac_a_9__I_0/SLICE_2109:ROUTE, 1.025,R24C40B.F0,N16.PADDO,o_dac_a_c_7:DOPAD_DEL, 2.797,N16.PADDO,N16.PAD,o_dac_a[7]">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588 to o_dac_a[7]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C38D.CLK to     R21C38D.Q1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_588</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     1.014<A href="#@net:o_dac_a_9__I_0/o_sample_i_14:R21C38D.Q1:R24C40B.D0:1.014">     R21C38D.Q1 to R24C40B.D0    </A> <A href="#@net:o_dac_a_9__I_0/o_sample_i_14">o_dac_a_9__I_0/o_sample_i_14</A>
CTOF_DEL    ---     0.452     R24C40B.D0 to     R24C40B.F0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2109">o_dac_a_9__I_0/SLICE_2109</A>
ROUTE         1     1.025<A href="#@net:o_dac_a_c_7:R24C40B.F0:N16.PADDO:1.025">     R24C40B.F0 to N16.PADDO     </A> <A href="#@net:o_dac_a_c_7">o_dac_a_c_7</A>
DOPAD_DEL   ---     2.797      N16.PADDO to        N16.PAD <A href="#@comp:o_dac_a[7]">o_dac_a[7]</A>
                  --------
                    5.697   (64.2% logic, 35.8% route), 3 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 2.986,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.611,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     3.346<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:3.346">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.797      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    6.143   (45.5% logic, 54.5% route), 1 logic levels.

Report:    1.735ns is the minimum offset for this preference.


</A><A name="CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p"></A>================================================================================
Preference: CLOCK_TO_OUT GROUP "dac_bus" 2.700000 ns MIN -0.500000 ns CLKNET "dac_clk_p_c" CLKOUT PORT "dac_clk_p" ; Hold Analysis.
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.297ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i4</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[3]">o_dac_b[3]</A>

   Data Path Delay:     3.810ns  (77.9% logic, 22.1% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593 and
      3.810ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593 to o_dac_b[3] less
      5.597ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.202ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[3] by 0.297ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R3C39D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R3C39D.CLK:1.585">     LPLL.CLKOP to R3C39D.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R3C39D.CLK,R3C39D.Q0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593:ROUTE, 0.843,R3C39D.Q0,D16.PADDO,o_dac_b_c_10:DOPAD_DEL, 2.611,D16.PADDO,D16.PAD,o_dac_b[3]">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593 to o_dac_b[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356     R3C39D.CLK to      R3C39D.Q0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.843<A href="#@net:o_dac_b_c_10:R3C39D.Q0:D16.PADDO:0.843">      R3C39D.Q0 to D16.PADDO     </A> <A href="#@net:o_dac_b_c_10">o_dac_b_c_10</A>
DOPAD_DEL   ---     2.611      D16.PADDO to        D16.PAD <A href="#@comp:o_dac_b[3]">o_dac_b[3]</A>
                  --------
                    3.810   (77.9% logic, 22.1% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.346,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     2.986<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:2.986">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.597   (46.6% logic, 53.4% route), 1 logic levels.


Passed:  The following path meets requirements by 0.297ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i7</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[6]">o_dac_b[6]</A>

   Data Path Delay:     3.810ns  (77.9% logic, 22.1% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594 and
      3.810ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594 to o_dac_b[6] less
      5.597ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.202ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[6] by 0.297ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R2C40B.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R2C40B.CLK:1.585">     LPLL.CLKOP to R2C40B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R2C40B.CLK,R2C40B.Q1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594:ROUTE, 0.843,R2C40B.Q1,E15.PADDO,o_dac_b_c_13:DOPAD_DEL, 2.611,E15.PADDO,E15.PAD,o_dac_b[6]">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594 to o_dac_b[6]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356     R2C40B.CLK to      R2C40B.Q1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.843<A href="#@net:o_dac_b_c_13:R2C40B.Q1:E15.PADDO:0.843">      R2C40B.Q1 to E15.PADDO     </A> <A href="#@net:o_dac_b_c_13">o_dac_b_c_13</A>
DOPAD_DEL   ---     2.611      E15.PADDO to        E15.PAD <A href="#@comp:o_dac_b[6]">o_dac_b[6]</A>
                  --------
                    3.810   (77.9% logic, 22.1% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.346,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     2.986<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:2.986">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.597   (46.6% logic, 53.4% route), 1 logic levels.


Passed:  The following path meets requirements by 0.297ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_347">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i3</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[2]">o_dac_b[2]</A>

   Data Path Delay:     3.810ns  (77.9% logic, 22.1% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_347 and
      3.810ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_347 to o_dac_b[2] less
      5.597ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.202ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[2] by 0.297ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R7C40C.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_347:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R7C40C.CLK:1.585">     LPLL.CLKOP to R7C40C.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R7C40C.CLK,R7C40C.Q0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_347:ROUTE, 0.843,R7C40C.Q0,F14.PADDO,n3639:DOPAD_DEL, 2.611,F14.PADDO,F14.PAD,o_dac_b[2]">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_347 to o_dac_b[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356     R7C40C.CLK to      R7C40C.Q0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_347">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_347</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.843<A href="#@net:n3639:R7C40C.Q0:F14.PADDO:0.843">      R7C40C.Q0 to F14.PADDO     </A> <A href="#@net:n3639">n3639</A>
DOPAD_DEL   ---     2.611      F14.PADDO to        F14.PAD <A href="#@comp:o_dac_b[2]">o_dac_b[2]</A>
                  --------
                    3.810   (77.9% logic, 22.1% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.346,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     2.986<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:2.986">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.597   (46.6% logic, 53.4% route), 1 logic levels.


Passed:  The following path meets requirements by 0.368ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i5</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[4]">o_dac_b[4]</A>

   Data Path Delay:     3.881ns  (76.4% logic, 23.6% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593 and
      3.881ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593 to o_dac_b[4] less
      5.597ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.131ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[4] by 0.368ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R3C39D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R3C39D.CLK:1.585">     LPLL.CLKOP to R3C39D.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R3C39D.CLK,R3C39D.Q1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593:ROUTE, 0.914,R3C39D.Q1,E14.PADDO,o_dac_b_c_11:DOPAD_DEL, 2.611,E14.PADDO,E14.PAD,o_dac_b[4]">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593 to o_dac_b[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356     R3C39D.CLK to      R3C39D.Q1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_593</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.914<A href="#@net:o_dac_b_c_11:R3C39D.Q1:E14.PADDO:0.914">      R3C39D.Q1 to E14.PADDO     </A> <A href="#@net:o_dac_b_c_11">o_dac_b_c_11</A>
DOPAD_DEL   ---     2.611      E14.PADDO to        E14.PAD <A href="#@comp:o_dac_b[4]">o_dac_b[4]</A>
                  --------
                    3.881   (76.4% logic, 23.6% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.346,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     2.986<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:2.986">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.597   (46.6% logic, 53.4% route), 1 logic levels.


Passed:  The following path meets requirements by 0.368ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i8</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[7]">o_dac_b[7]</A>

   Data Path Delay:     3.881ns  (76.4% logic, 23.6% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595 and
      3.881ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595 to o_dac_b[7] less
      5.597ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling -0.131ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[7] by 0.368ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R7C40A.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R7C40A.CLK:1.585">     LPLL.CLKOP to R7C40A.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R7C40A.CLK,R7C40A.Q0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595:ROUTE, 0.914,R7C40A.Q0,F16.PADDO,o_dac_b_c_14:DOPAD_DEL, 2.611,F16.PADDO,F16.PAD,o_dac_b[7]">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595 to o_dac_b[7]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356     R7C40A.CLK to      R7C40A.Q0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     0.914<A href="#@net:o_dac_b_c_14:R7C40A.Q0:F16.PADDO:0.914">      R7C40A.Q0 to F16.PADDO     </A> <A href="#@net:o_dac_b_c_14">o_dac_b_c_14</A>
DOPAD_DEL   ---     2.611      F16.PADDO to        F16.PAD <A href="#@comp:o_dac_b[7]">o_dac_b[7]</A>
                  --------
                    3.881   (76.4% logic, 23.6% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.346,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     2.986<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:2.986">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.597   (46.6% logic, 53.4% route), 1 logic levels.


Passed:  The following path meets requirements by 0.598ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i1</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[0]">o_dac_b[0]</A>

   Data Path Delay:     4.111ns  (72.2% logic, 27.8% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592 and
      4.111ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592 to o_dac_b[0] less
      5.597ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.099ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[0] by 0.598ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R8C39B.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R8C39B.CLK:1.585">     LPLL.CLKOP to R8C39B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R8C39B.CLK,R8C39B.Q0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592:ROUTE, 1.144,R8C39B.Q0,G14.PADDO,o_dac_b_c_7:DOPAD_DEL, 2.611,G14.PADDO,G14.PAD,o_dac_b[0]">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592 to o_dac_b[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356     R8C39B.CLK to      R8C39B.Q0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     1.144<A href="#@net:o_dac_b_c_7:R8C39B.Q0:G14.PADDO:1.144">      R8C39B.Q0 to G14.PADDO     </A> <A href="#@net:o_dac_b_c_7">o_dac_b_c_7</A>
DOPAD_DEL   ---     2.611      G14.PADDO to        G14.PAD <A href="#@comp:o_dac_b[0]">o_dac_b[0]</A>
                  --------
                    4.111   (72.2% logic, 27.8% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.346,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     2.986<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:2.986">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.597   (46.6% logic, 53.4% route), 1 logic levels.


Passed:  The following path meets requirements by 0.601ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i9</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[8]">o_dac_b[8]</A>

   Data Path Delay:     4.114ns  (72.1% logic, 27.9% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595 and
      4.114ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595 to o_dac_b[8] less
      5.597ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.102ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[8] by 0.601ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R7C40A.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R7C40A.CLK:1.585">     LPLL.CLKOP to R7C40A.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R7C40A.CLK,R7C40A.Q1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595:ROUTE, 1.147,R7C40A.Q1,F15.PADDO,o_dac_b_c_15:DOPAD_DEL, 2.611,F15.PADDO,F15.PAD,o_dac_b[8]">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595 to o_dac_b[8]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356     R7C40A.CLK to      R7C40A.Q1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_595</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         2     1.147<A href="#@net:o_dac_b_c_15:R7C40A.Q1:F15.PADDO:1.147">      R7C40A.Q1 to F15.PADDO     </A> <A href="#@net:o_dac_b_c_15">o_dac_b_c_15</A>
DOPAD_DEL   ---     2.611      F15.PADDO to        F15.PAD <A href="#@comp:o_dac_b[8]">o_dac_b[8]</A>
                  --------
                    4.114   (72.1% logic, 27.9% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.346,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     2.986<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:2.986">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.597   (46.6% logic, 53.4% route), 1 logic levels.


Passed:  The following path meets requirements by 0.633ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i6</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[5]">o_dac_b[5]</A>

   Data Path Delay:     4.146ns  (71.6% logic, 28.4% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594 and
      4.146ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594 to o_dac_b[5] less
      5.597ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.134ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[5] by 0.633ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R2C40B.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R2C40B.CLK:1.585">     LPLL.CLKOP to R2C40B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R2C40B.CLK,R2C40B.Q0,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594:ROUTE, 1.179,R2C40B.Q0,E16.PADDO,o_dac_b_c_12:DOPAD_DEL, 2.611,E16.PADDO,E16.PAD,o_dac_b[5]">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594 to o_dac_b[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356     R2C40B.CLK to      R2C40B.Q0 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_594</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     1.179<A href="#@net:o_dac_b_c_12:R2C40B.Q0:E16.PADDO:1.179">      R2C40B.Q0 to E16.PADDO     </A> <A href="#@net:o_dac_b_c_12">o_dac_b_c_12</A>
DOPAD_DEL   ---     2.611      E16.PADDO to        E16.PAD <A href="#@comp:o_dac_b[5]">o_dac_b[5]</A>
                  --------
                    4.146   (71.6% logic, 28.4% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.346,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     2.986<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:2.986">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.597   (46.6% logic, 53.4% route), 1 logic levels.


Passed:  The following path meets requirements by 0.670ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_q_1__i2</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_b[1]">o_dac_b[1]</A>

   Data Path Delay:     4.183ns  (70.9% logic, 29.1% route), 2 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592 and
      4.183ns delay o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592 to o_dac_b[1] less
      5.597ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.171ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_b[1] by 0.670ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R8C39B.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R8C39B.CLK:1.585">     LPLL.CLKOP to R8C39B.CLK    </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R8C39B.CLK,R8C39B.Q1,o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592:ROUTE, 1.216,R8C39B.Q1,D14.PADDO,o_dac_b_c_8:DOPAD_DEL, 2.611,D14.PADDO,D14.PAD,o_dac_b[1]">Data path</A> o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592 to o_dac_b[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356     R8C39B.CLK to      R8C39B.Q1 <A href="#@comp:o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592">o_dac_a_9__I_0/carrier/qtr_inst/SLICE_592</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         1     1.216<A href="#@net:o_dac_b_c_8:R8C39B.Q1:D14.PADDO:1.216">      R8C39B.Q1 to D14.PADDO     </A> <A href="#@net:o_dac_b_c_8">o_dac_b_c_8</A>
DOPAD_DEL   ---     2.611      D14.PADDO to        D14.PAD <A href="#@comp:o_dac_b[1]">o_dac_b[1]</A>
                  --------
                    4.183   (70.9% logic, 29.1% route), 2 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.346,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     2.986<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:2.986">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.597   (46.6% logic, 53.4% route), 1 logic levels.


Passed:  The following path meets requirements by 1.041ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:o_dac_a_9__I_0/SLICE_2128">o_dac_a_9__I_0/carrier/qtr_inst/o_val_pipeline_i_1__i9</A>  (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_dac_a[8]">o_dac_a[8]</A>

   Data Path Delay:     4.554ns  (72.3% logic, 27.7% route), 3 logic levels.

   Clock Path Delay:    1.585ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      1.585ns delay sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2128 and
      4.554ns delay o_dac_a_9__I_0/SLICE_2128 to o_dac_a[8] less
      5.597ns delay sys_clk_inst/PLLInst_0 to dac_clk_p (totaling 0.542ns) meets
     -0.499ns hold offset sys_clk_inst/PLLInst_0 to o_dac_a[8] by 1.041ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 1.585,LPLL.CLKOP,R18C40D.CLK,dac_clk_p_c">Clock path</A> sys_clk_inst/PLLInst_0 to o_dac_a_9__I_0/SLICE_2128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     1.585<A href="#@net:dac_clk_p_c:LPLL.CLKOP:R18C40D.CLK:1.585">     LPLL.CLKOP to R18C40D.CLK   </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
                  --------
                    1.585   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:REG_DEL, 0.356,R18C40D.CLK,R18C40D.Q0,o_dac_a_9__I_0/SLICE_2128:ROUTE, 0.436,R18C40D.Q0,R18C40D.A0,o_dac_a_9__I_0/o_sample_i_15:CTOF_DEL, 0.324,R18C40D.A0,R18C40D.F0,o_dac_a_9__I_0/SLICE_2128:ROUTE, 0.827,R18C40D.F0,L14.PADDO,n27380:DOPAD_DEL, 2.611,L14.PADDO,L14.PAD,o_dac_a[8]">Data path</A> o_dac_a_9__I_0/SLICE_2128 to o_dac_a[8]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.356    R18C40D.CLK to     R18C40D.Q0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2128">o_dac_a_9__I_0/SLICE_2128</A> (from <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>)
ROUTE         2     0.436<A href="#@net:o_dac_a_9__I_0/o_sample_i_15:R18C40D.Q0:R18C40D.A0:0.436">     R18C40D.Q0 to R18C40D.A0    </A> <A href="#@net:o_dac_a_9__I_0/o_sample_i_15">o_dac_a_9__I_0/o_sample_i_15</A>
CTOF_DEL    ---     0.324     R18C40D.A0 to     R18C40D.F0 <A href="#@comp:o_dac_a_9__I_0/SLICE_2128">o_dac_a_9__I_0/SLICE_2128</A>
ROUTE         1     0.827<A href="#@net:n27380:R18C40D.F0:L14.PADDO:0.827">     R18C40D.F0 to L14.PADDO     </A> <A href="#@net:n27380">n27380</A>
DOPAD_DEL   ---     2.611      L14.PADDO to        L14.PAD <A href="#@comp:o_dac_a[8]">o_dac_a[8]</A>
                  --------
                    4.554   (72.3% logic, 27.7% route), 3 logic levels.

      <A href="#@path:CLOCK_TO_OUT GROUP 'dac_bus' 2.700000 ns MIN -0.500000 ns CLKNET 'dac_clk_p_c' CLKOUT PORT 'dac_clk_p' ;:ROUTE, 3.346,LPLL.CLKOP,D10.PADDO,dac_clk_p_c:DOPAD_DEL, 2.797,D10.PADDO,D10.PAD,dac_clk_p">Output clock path</A> sys_clk_inst/PLLInst_0 to dac_clk_p:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       686     2.986<A href="#@net:dac_clk_p_c:LPLL.CLKOP:D10.PADDO:2.986">     LPLL.CLKOP to D10.PADDO     </A> <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>
DOPAD_DEL   ---     2.611      D10.PADDO to        D10.PAD <A href="#@comp:dac_clk_p">dac_clk_p</A>
                  --------
                    5.597   (46.6% logic, 53.4% route), 1 logic levels.

Report:   -0.202ns is the maximum offset for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "dac_clk_p_c" 72.000000   |             |             |
MHz ;                                   |   72.000 MHz|   85.375 MHz|   8  
                                        |             |             |
FREQUENCY NET "lo_pll_out" 420.000000   |             |             |
MHz ;                                   |  420.000 MHz|  444.444 MHz|   0  
                                        |             |             |
FREQUENCY NET "i_ref_clk_c" 12.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
CLOCK_TO_OUT GROUP "dac_bus" 2.700000   |             |             |
ns MIN -0.500000 ns CLKNET              |             |             |
"dac_clk_p_c" CLKOUT PORT "dac_clk_p" ; |             |             |
Setup Analysis.                         |     2.700 ns|     1.735 ns|   3  
                                        |             |             |
CLOCK_TO_OUT GROUP "dac_bus" 2.700000   |             |             |
ns MIN -0.500000 ns CLKNET              |             |             |
"dac_clk_p_c" CLKOUT PORT "dac_clk_p" ; |             |             |
Hold Analysis.                          |    -0.499 ns|    -0.202 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: <A href="#@net:lo_pll_out">lo_pll_out</A>   Source: lo_gen/PLLInst_0.CLKOP   Loads: 3
   Covered under: FREQUENCY NET "lo_pll_out" 420.000000 MHz ;

Clock Domain: <A href="#@net:i_ref_clk_c">i_ref_clk_c</A>   Source: i_ref_clk.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:dac_clk_p_c">dac_clk_p_c</A>   Source: sys_clk_inst/PLLInst_0.CLKOP   Loads: 686
   Covered under: FREQUENCY NET "dac_clk_p_c" 72.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 37499 paths, 4 nets, and 16248 connections (98.13% coverage)

