<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p64" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_64{left:96px;bottom:1124px;letter-spacing:0.16px;word-spacing:0.06px;}
#t2_64{left:336px;bottom:1130px;}
#t3_64{left:336px;bottom:1124px;letter-spacing:0.13px;word-spacing:0.02px;}
#t4_64{left:83px;bottom:81px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t5_64{left:837px;bottom:81px;letter-spacing:-0.17px;}
#t6_64{left:138px;bottom:916px;letter-spacing:0.13px;}
#t7_64{left:206px;bottom:917px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t8_64{left:215px;bottom:900px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t9_64{left:747px;bottom:900px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#ta_64{left:215px;bottom:884px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tb_64{left:747px;bottom:884px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tc_64{left:138px;bottom:848px;letter-spacing:0.12px;}
#td_64{left:204px;bottom:848px;letter-spacing:0.12px;word-spacing:-0.03px;}
#te_64{left:138px;bottom:822px;letter-spacing:0.11px;word-spacing:0.01px;}
#tf_64{left:137px;bottom:796px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tg_64{left:137px;bottom:763px;letter-spacing:0.11px;}
#th_64{left:165px;bottom:738px;letter-spacing:-0.15px;}
#ti_64{left:239px;bottom:738px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#tj_64{left:165px;bottom:722px;letter-spacing:-0.15px;}
#tk_64{left:239px;bottom:722px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#tl_64{left:363px;bottom:722px;}
#tm_64{left:378px;bottom:722px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tn_64{left:138px;bottom:695px;letter-spacing:0.11px;word-spacing:-0.06px;}
#to_64{left:403px;bottom:695px;letter-spacing:0.05px;}
#tp_64{left:412px;bottom:695px;}
#tq_64{left:138px;bottom:669px;}
#tr_64{left:165px;bottom:669px;letter-spacing:0.1px;}
#ts_64{left:616px;bottom:669px;letter-spacing:0.14px;}
#tt_64{left:628px;bottom:669px;letter-spacing:0.1px;word-spacing:0.03px;}
#tu_64{left:138px;bottom:643px;}
#tv_64{left:165px;bottom:643px;letter-spacing:0.11px;}
#tw_64{left:616px;bottom:643px;letter-spacing:0.14px;}
#tx_64{left:628px;bottom:643px;letter-spacing:0.11px;word-spacing:0.02px;}
#ty_64{left:138px;bottom:617px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tz_64{left:138px;bottom:592px;letter-spacing:0.1px;word-spacing:-0.2px;}
#t10_64{left:138px;bottom:573px;letter-spacing:0.1px;word-spacing:0.35px;}
#t11_64{left:138px;bottom:555px;letter-spacing:0.09px;}
#t12_64{left:138px;bottom:521px;letter-spacing:0.11px;}
#t13_64{left:138px;bottom:495px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t14_64{left:138px;bottom:469px;letter-spacing:0.11px;word-spacing:-0.34px;}
#t15_64{left:138px;bottom:451px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t16_64{left:137px;bottom:425px;letter-spacing:0.09px;word-spacing:0.97px;}
#t17_64{left:638px;bottom:425px;letter-spacing:0.11px;word-spacing:0.99px;}
#t18_64{left:822px;bottom:425px;letter-spacing:0.12px;}
#t19_64{left:137px;bottom:407px;letter-spacing:0.02px;word-spacing:0.11px;}
#t1a_64{left:137px;bottom:381px;letter-spacing:0.11px;word-spacing:-0.15px;}
#t1b_64{left:137px;bottom:362px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1c_64{left:137px;bottom:329px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1d_64{left:137px;bottom:303px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1e_64{left:137px;bottom:269px;letter-spacing:0.12px;}
#t1f_64{left:137px;bottom:239px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1g_64{left:275px;bottom:247px;}
#t1h_64{left:138px;bottom:206px;letter-spacing:0.13px;}
#t1i_64{left:121px;bottom:1055px;letter-spacing:-0.16px;}
#t1j_64{left:231px;bottom:1055px;letter-spacing:-0.16px;}
#t1k_64{left:253px;bottom:1055px;letter-spacing:-0.16px;}
#t1l_64{left:341px;bottom:1055px;letter-spacing:-0.16px;}
#t1m_64{left:363px;bottom:1055px;letter-spacing:-0.16px;}
#t1n_64{left:451px;bottom:1055px;letter-spacing:-0.16px;}
#t1o_64{left:473px;bottom:1055px;letter-spacing:-0.16px;}
#t1p_64{left:806px;bottom:1055px;}
#t1q_64{left:165px;bottom:1027px;letter-spacing:-0.18px;}
#t1r_64{left:161px;bottom:1010px;letter-spacing:-0.13px;}
#t1s_64{left:277px;bottom:1027px;letter-spacing:-0.18px;}
#t1t_64{left:285px;bottom:1010px;letter-spacing:-0.15px;}
#t1u_64{left:408px;bottom:1018px;letter-spacing:-0.07px;}
#t1v_64{left:628px;bottom:1018px;letter-spacing:-0.14px;}
#t1w_64{left:165px;bottom:982px;letter-spacing:-0.18px;}
#t1x_64{left:161px;bottom:965px;letter-spacing:-0.13px;}
#t1y_64{left:277px;bottom:982px;letter-spacing:-0.18px;}
#t1z_64{left:286px;bottom:965px;letter-spacing:-0.26px;}
#t20_64{left:408px;bottom:974px;letter-spacing:-0.07px;}
#t21_64{left:628px;bottom:974px;letter-spacing:-0.14px;}
#t22_64{left:178px;bottom:946px;}
#t23_64{left:300px;bottom:946px;}
#t24_64{left:410px;bottom:946px;}
#t25_64{left:638px;bottom:946px;letter-spacing:-0.16px;}
#t26_64{left:110px;bottom:145px;letter-spacing:-0.1px;}
#t27_64{left:137px;bottom:145px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t28_64{left:138px;bottom:128px;letter-spacing:-0.11px;word-spacing:-0.01px;}

.s1_64{font-size:15px;font-family:Helvetica-Bold_t12;color:#000;}
.s2_64{font-size:3px;font-family:Arial-Bold_10f;color:#7F7F7F;}
.s3_64{font-size:15px;font-family:Arial-Bold_10f;color:#000;}
.s4_64{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s5_64{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s6_64{font-size:14px;font-family:Courier_10i;color:#000;}
.s7_64{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s8_64{font-size:15px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.s9_64{font-size:14px;font-family:SymbolMT_10j;color:#000;}
.sa_64{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sb_64{font-size:15px;font-family:Palatino-Bold_10u;color:#000;}
.sc_64{font-size:12px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.sd_64{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.se_64{font-size:14px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.t.v0_64{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts64" type="text/css" >

@font-face {
	font-family: Arial-Bold_10f;
	src: url("fonts/Arial-Bold_10f.woff") format("woff");
}

@font-face {
	font-family: Courier_10i;
	src: url("fonts/Courier_10i.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_t12;
	src: url("fonts/Helvetica-Bold_t12.woff") format("woff");
}

@font-face {
	font-family: Palatino-Bold_10u;
	src: url("fonts/Palatino-Bold_10u.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_10j;
	src: url("fonts/SymbolMT_10j.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_10g;
	src: url("fonts/TimesNewRomanPSMT_10g.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg64Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg64" style="-webkit-user-select: none;"><object width="935" height="1210" data="64/64.svg" type="image/svg+xml" id="pdf64" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_64" class="t s1_64">BC1EQZ BC1NEZ </span><span id="t2_64" class="t v0_64 s2_64">I</span><span id="t3_64" class="t s3_64">Branch if Coprocessor 1 (FPU) Register Bit 0 Equal/Not Equal to Zero </span>
<span id="t4_64" class="t s4_64">The MIPS32® Instruction Set Manual, Revision 6.06 </span><span id="t5_64" class="t s4_64">54 </span>
<span id="t6_64" class="t s5_64">Format: </span><span id="t7_64" class="t s6_64">BC1EQZ BC1NEZ </span>
<span id="t8_64" class="t s6_64">BC1EQZ ft, offset </span><span id="t9_64" class="t s7_64">MIPS32 Release 6 </span>
<span id="ta_64" class="t s6_64">BC1NEZ ft, offset </span><span id="tb_64" class="t s7_64">MIPS32 Release 6 </span>
<span id="tc_64" class="t s5_64">Purpose: </span><span id="td_64" class="t s8_64">Branch if Coprocessor 1 (FPU) Register Bit 0 Equal/Not Equal to Zero </span>
<span id="te_64" class="t s8_64">BC1EQZ: Branch if Coprocessor 1 (FPU) Register Bit 0 is Equal to Zero </span>
<span id="tf_64" class="t s8_64">BC1NEZ: Branch if Coprocessor 1 (FPR) Register Bit 0 is Not Equal to Zero </span>
<span id="tg_64" class="t s5_64">Description: </span>
<span id="th_64" class="t s6_64">BC1EQZ: </span><span id="ti_64" class="t s6_64">if FPR[ft] &amp; 1 = 0 then branch </span>
<span id="tj_64" class="t s6_64">BC1NEZ: </span><span id="tk_64" class="t s6_64">if FPR[ft] &amp; 1 </span><span id="tl_64" class="t s9_64"> </span><span id="tm_64" class="t s6_64">0 then branch </span>
<span id="tn_64" class="t s8_64">The condition is evaluated on FPU register </span><span id="to_64" class="t sa_64">ft</span><span id="tp_64" class="t s8_64">. </span>
<span id="tq_64" class="t s8_64">• </span><span id="tr_64" class="t s8_64">For BC1EQZ, the condition is true if and only if bit 0 of the FPU register </span><span id="ts_64" class="t sa_64">ft </span><span id="tt_64" class="t s8_64">is zero. </span>
<span id="tu_64" class="t s8_64">• </span><span id="tv_64" class="t s8_64">For BC1NEZ, the condition is true if and only if bit 0 of the FPU register </span><span id="tw_64" class="t sa_64">ft </span><span id="tx_64" class="t s8_64">is non-zero. </span>
<span id="ty_64" class="t s8_64">If the condition is false, the branch is not taken, and execution continues with the next instruction. </span>
<span id="tz_64" class="t s8_64">A 18-bit signed offset (the 16-bit offset field shifted left 2 bits) is added to the address of the instruction following the </span>
<span id="t10_64" class="t s8_64">branch (not the branch itself), to form a PC-relative effective target address. Execute the instruction in the delay slot </span>
<span id="t11_64" class="t s8_64">before the instruction at the target. </span>
<span id="t12_64" class="t s5_64">Restrictions: </span>
<span id="t13_64" class="t s8_64">If access to Coprocessor 1 is not enabled, a Coprocessor Unusable Exception is signaled. </span>
<span id="t14_64" class="t s8_64">Because these instructions BC1EQZ and BC1NEZ do not depend on a particular floating point data type, they operate </span>
<span id="t15_64" class="t s8_64">whenever Coprocessor 1 is enabled. </span>
<span id="t16_64" class="t sa_64">Control Transfer Instructions (CTIs) should not be placed in branch delay slots </span><span id="t17_64" class="t sa_64">or Release 6 forbidden slots. </span><span id="t18_64" class="t s8_64">CTIs </span>
<span id="t19_64" class="t s8_64">include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE. </span>
<span id="t1a_64" class="t s8_64">If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 implementations are </span>
<span id="t1b_64" class="t s8_64">required to signal a Reserved Instruction exception. </span>
<span id="t1c_64" class="t sb_64">Availability and Compatibility: </span>
<span id="t1d_64" class="t s8_64">These instructions are introduced by and required as of Release 6. </span>
<span id="t1e_64" class="t s5_64">Exceptions: </span>
<span id="t1f_64" class="t s8_64">Coprocessor Unusable </span>
<span id="t1g_64" class="t sc_64">1 </span>
<span id="t1h_64" class="t s5_64">Operation: </span>
<span id="t1i_64" class="t sd_64">31 </span><span id="t1j_64" class="t sd_64">26 </span><span id="t1k_64" class="t sd_64">25 </span><span id="t1l_64" class="t sd_64">21 </span><span id="t1m_64" class="t sd_64">20 </span><span id="t1n_64" class="t sd_64">16 </span><span id="t1o_64" class="t sd_64">15 </span><span id="t1p_64" class="t sd_64">0 </span>
<span id="t1q_64" class="t se_64">COP1 </span>
<span id="t1r_64" class="t se_64">010001 </span>
<span id="t1s_64" class="t se_64">BC1EQZ </span>
<span id="t1t_64" class="t se_64">01001 </span>
<span id="t1u_64" class="t se_64">ft </span><span id="t1v_64" class="t se_64">offset </span>
<span id="t1w_64" class="t se_64">COP1 </span>
<span id="t1x_64" class="t se_64">010001 </span>
<span id="t1y_64" class="t se_64">BC1NEZ </span>
<span id="t1z_64" class="t se_64">01101 </span>
<span id="t20_64" class="t se_64">ft </span><span id="t21_64" class="t se_64">offset </span>
<span id="t22_64" class="t sd_64">6 </span><span id="t23_64" class="t sd_64">5 </span><span id="t24_64" class="t sd_64">5 </span><span id="t25_64" class="t sd_64">16 </span>
<span id="t26_64" class="t se_64">1. </span><span id="t27_64" class="t se_64">In Release 6, BC1EQZ and BC1NEZ are required, if the FPU is implemented. They must not signal a Reserved Instruction </span>
<span id="t28_64" class="t se_64">exception. They can signal a Coprocessor Unusable Exception. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
