<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/46387D84-F71E-4B7D-8C7D-9C288F113510"><gtr:id>46387D84-F71E-4B7D-8C7D-9C288F113510</gtr:id><gtr:name>Imperial College London</gtr:name><gtr:department>Electrical and Electronic Engineering</gtr:department><gtr:address><gtr:line1>South Kensington Campus</gtr:line1><gtr:line2>Exhibition Road</gtr:line2><gtr:line4>London</gtr:line4><gtr:postCode>SW7 2AZ</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/46387D84-F71E-4B7D-8C7D-9C288F113510"><gtr:id>46387D84-F71E-4B7D-8C7D-9C288F113510</gtr:id><gtr:name>Imperial College London</gtr:name><gtr:address><gtr:line1>South Kensington Campus</gtr:line1><gtr:line2>Exhibition Road</gtr:line2><gtr:line4>London</gtr:line4><gtr:postCode>SW7 2AZ</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/0962A0C0-9AB7-4781-8EED-20EDF9AF47DD"><gtr:id>0962A0C0-9AB7-4781-8EED-20EDF9AF47DD</gtr:id><gtr:firstName>Kristel</gtr:firstName><gtr:surname>Fobelets</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FE023150%2F1"><gtr:id>5B4DA64A-EA5B-4D7F-B67D-5EFD8DBB3435</gtr:id><gtr:title>Novel nano-scale Screen-grid FET technology for ultra low power applications</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/E023150/1</gtr:grantReference><gtr:abstractText>A novel planar Field Effect Transistor (FET) has been proposed with a 3D gating configuration that allows to minimise the deterioration of the characteristics of the FET when downscaling, a problem that hinders current FET technology. The FET is defined on Silicon on insulator (SOI) and is called Screen-Grid FET (SGFET) because of its analogy with tetrodes in vacuum tube technology.In this research we will first establish the operation parameters of the SGFET and investigate the influence of downscaling on both DC and AC characteristics. This will be done via the use of commercially available TCAD models such as Medici and Taurus (from Synopsis).In the second stage we will compare the operation of the novel SGFET with current FET technology such as fully-depleted FETs on SOI (FDSOI) and the finFET, also defined on SOI. This comparison, both for analog and digital applications, will be based on precisely defined benchmarking parameters.Finally we will evaluate critically the impact of the chosen mobility models on the operation of the devices. This will be done by introducing Monte Carlo generated mobility models into the TCAD environment that will enable a better electric field dependency of the carrier mobility in the 3D stucture.The result of this TCAD modelling will establish if the proposed 3D planar SGFET on SOI is a competitor for current novel FET structures structures such as finFETs and FDSOI MOSFETs. It will also establish the application domains in which the SGFET might outperform the current novel hightech devices. These domains can be analog and/or digital and low and/or full power applications.A positive outcome of the benchmarking exercise will prolong the lifetime of CMOS technology by 1) relaxing the need for agressive downscaling and 2) by disconnecting the geometry involved in downscaling from the parameters that lead to the deterioration of the device operation.</gtr:abstractText><gtr:fund><gtr:end>2009-11-30</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2006-12-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>144472</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/5A5430CA-A81D-4660-B52B-04622A40CD2F"><gtr:id>5A5430CA-A81D-4660-B52B-04622A40CD2F</gtr:id><gtr:title>Comparison of the multi-gate functionality of screen-grid field effect transistors with finFETs</gtr:title><gtr:parentPublicationTitle>Semiconductor Science and Technology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/c789a5dd9d5b7418dcb6e8189c8c847c"><gtr:id>c789a5dd9d5b7418dcb6e8189c8c847c</gtr:id><gtr:otherNames>Shadrokh Y</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/75EDB6DF-44A3-4581-9D5E-CC743329578A"><gtr:id>75EDB6DF-44A3-4581-9D5E-CC743329578A</gtr:id><gtr:title>ANALOG AND DIGITAL PERFORMANCE OF THE SCREEN-GRID FIELD EFFECT TRANSISTOR (SGRFET)</gtr:title><gtr:parentPublicationTitle>International Journal of High Speed Electronics and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/5811061818f437a0f3831d3f419b8494"><gtr:id>5811061818f437a0f3831d3f419b8494</gtr:id><gtr:otherNames>FOBELETS K</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/E023150/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>67935C1F-34EE-43B3-9BBC-F5A8E0FB2365</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Electronic Devices &amp; Subsys.</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>