                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.5.0 #9253 (Mar 28 2016) (Linux)
                                      4 ; This file was generated Tue Nov 13 12:00:10 2018
                                      5 ;--------------------------------------------------------
                                      6 	.module main
                                      7 	.optsdcc -mstm8
                                      8 	
                                      9 ;--------------------------------------------------------
                                     10 ; Public variables in this module
                                     11 ;--------------------------------------------------------
                                     12 	.globl _main
                                     13 	.globl _delay
                                     14 ;--------------------------------------------------------
                                     15 ; ram data
                                     16 ;--------------------------------------------------------
                                     17 	.area DATA
                                     18 ;--------------------------------------------------------
                                     19 ; ram data
                                     20 ;--------------------------------------------------------
                                     21 	.area INITIALIZED
                                     22 ;--------------------------------------------------------
                                     23 ; Stack segment in internal ram 
                                     24 ;--------------------------------------------------------
                                     25 	.area	SSEG
      000000                         26 __start__stack:
      000000                         27 	.ds	1
                                     28 
                                     29 ;--------------------------------------------------------
                                     30 ; absolute external ram data
                                     31 ;--------------------------------------------------------
                                     32 	.area DABS (ABS)
                                     33 ;--------------------------------------------------------
                                     34 ; interrupt vector 
                                     35 ;--------------------------------------------------------
                                     36 	.area HOME
      000000                         37 __interrupt_vect:
      000000 82v00u00u00             38 	int s_GSINIT ;reset
      000004 82 00 00 00             39 	int 0x0000 ;trap
      000008 82 00 00 00             40 	int 0x0000 ;int0
      00000C 82 00 00 00             41 	int 0x0000 ;int1
      000010 82 00 00 00             42 	int 0x0000 ;int2
      000014 82 00 00 00             43 	int 0x0000 ;int3
      000018 82 00 00 00             44 	int 0x0000 ;int4
      00001C 82 00 00 00             45 	int 0x0000 ;int5
      000020 82 00 00 00             46 	int 0x0000 ;int6
      000024 82 00 00 00             47 	int 0x0000 ;int7
      000028 82 00 00 00             48 	int 0x0000 ;int8
      00002C 82 00 00 00             49 	int 0x0000 ;int9
      000030 82 00 00 00             50 	int 0x0000 ;int10
      000034 82 00 00 00             51 	int 0x0000 ;int11
      000038 82 00 00 00             52 	int 0x0000 ;int12
      00003C 82 00 00 00             53 	int 0x0000 ;int13
      000040 82 00 00 00             54 	int 0x0000 ;int14
      000044 82 00 00 00             55 	int 0x0000 ;int15
      000048 82 00 00 00             56 	int 0x0000 ;int16
      00004C 82 00 00 00             57 	int 0x0000 ;int17
      000050 82 00 00 00             58 	int 0x0000 ;int18
      000054 82 00 00 00             59 	int 0x0000 ;int19
      000058 82 00 00 00             60 	int 0x0000 ;int20
      00005C 82 00 00 00             61 	int 0x0000 ;int21
      000060 82 00 00 00             62 	int 0x0000 ;int22
      000064 82 00 00 00             63 	int 0x0000 ;int23
      000068 82 00 00 00             64 	int 0x0000 ;int24
      00006C 82 00 00 00             65 	int 0x0000 ;int25
      000070 82 00 00 00             66 	int 0x0000 ;int26
      000074 82 00 00 00             67 	int 0x0000 ;int27
      000078 82 00 00 00             68 	int 0x0000 ;int28
      00007C 82 00 00 00             69 	int 0x0000 ;int29
                                     70 ;--------------------------------------------------------
                                     71 ; global & static initialisations
                                     72 ;--------------------------------------------------------
                                     73 	.area HOME
                                     74 	.area GSINIT
                                     75 	.area GSFINAL
                                     76 	.area GSINIT
      000000                         77 __sdcc_gs_init_startup:
      000000                         78 __sdcc_init_data:
                                     79 ; stm8_genXINIT() start
      000000 AEr00r00         [ 2]   80 	ldw x, #l_DATA
      000003 27 07            [ 1]   81 	jreq	00002$
      000005                         82 00001$:
      000005 72 4FuFFuFF      [ 1]   83 	clr (s_DATA - 1, x)
      000009 5A               [ 2]   84 	decw x
      00000A 26 F9            [ 1]   85 	jrne	00001$
      00000C                         86 00002$:
      00000C AEr00r00         [ 2]   87 	ldw	x, #l_INITIALIZER
      00000F 27 09            [ 1]   88 	jreq	00004$
      000011                         89 00003$:
      000011 D6uFFuFF         [ 1]   90 	ld	a, (s_INITIALIZER - 1, x)
      000014 D7uFFuFF         [ 1]   91 	ld	(s_INITIALIZED - 1, x), a
      000017 5A               [ 2]   92 	decw	x
      000018 26 F7            [ 1]   93 	jrne	00003$
      00001A                         94 00004$:
                                     95 ; stm8_genXINIT() end
                                     96 	.area GSFINAL
      000000 CCr00r80         [ 2]   97 	jp	__sdcc_program_startup
                                     98 ;--------------------------------------------------------
                                     99 ; Home
                                    100 ;--------------------------------------------------------
                                    101 	.area HOME
                                    102 	.area HOME
      000080                        103 __sdcc_program_startup:
      000080 CCr00r04         [ 2]  104 	jp	_main
                                    105 ;	return from main will return to caller
                                    106 ;--------------------------------------------------------
                                    107 ; code
                                    108 ;--------------------------------------------------------
                                    109 	.area CODE
                                    110 ;	main.c: 5: void delay()
                                    111 ;	-----------------------------------------
                                    112 ;	 function delay
                                    113 ;	-----------------------------------------
      000000                        114 _delay:
                                    115 ;	main.c: 10: for(b=200; b>=0; b--) {
      000000                        116 00103$:
                                    117 ;	main.c: 11: __nop();
      000000 9D               [ 1]  118 	nop 
                                    119 ;	main.c: 10: for(b=200; b>=0; b--) {
      000001 20 FD            [ 2]  120 	jra	00103$
                                    121 ;	main.c: 9: for(a=1000; a > 0; a--) {
      000003 81               [ 4]  122 	ret
                                    123 ;	main.c: 16: void main()
                                    124 ;	-----------------------------------------
                                    125 ;	 function main
                                    126 ;	-----------------------------------------
      000004                        127 _main:
                                    128 ;	main.c: 18: PD_DDR = 0x02; /* D1 mode OUTPUT */
      000004 35 02 50 11      [ 1]  129 	mov	0x5011+0, #0x02
                                    130 ;	main.c: 19: PD_CR1 = 0x02; /* OUTPUT push-pull mode */
      000008 35 02 50 12      [ 1]  131 	mov	0x5012+0, #0x02
                                    132 ;	main.c: 21: while (1) {
      00000C                        133 00102$:
                                    134 ;	main.c: 23: PD_ODR ^= 0x02; /* OUTPUT value */
      00000C AE 50 0F         [ 2]  135 	ldw	x, #0x500f
      00000F F6               [ 1]  136 	ld	a, (x)
      000010 A8 02            [ 1]  137 	xor	a, #0x02
      000012 F7               [ 1]  138 	ld	(x), a
                                    139 ;	main.c: 24: delay();
      000013 CDr00r00         [ 4]  140 	call	_delay
      000016 20 F4            [ 2]  141 	jra	00102$
      000018 81               [ 4]  142 	ret
                                    143 	.area CODE
                                    144 	.area INITIALIZER
                                    145 	.area CABS (ABS)
