#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 26 04:46:44 2023
# Process ID: 17828
# Current directory: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21068 E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.xpr
# Log file: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/vivado.log
# Journal file: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/Xilinx/Vivado/2020.2/data/ip'.
set_property is_enabled true [get_files  {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_deliver.vhd E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd}]
set_property used_in_simulation true [get_files  {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_deliver.vhd E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd}]
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Apr 26 04:47:30 2023] Launched synth_1...
Run output will be captured here: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_out'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'morse_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
ERROR: [VRFC 10-719] formal port/generic <sel_id> is not declared in <top> [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd:80]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd:30]
INFO: [VRFC 10-3070] VHDL file 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_out'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'morse_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
ERROR: [VRFC 10-719] formal port/generic <sel_id> is not declared in <top> [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd:80]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd:30]
INFO: [VRFC 10-3070] VHDL file 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_out'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'morse_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
ERROR: [VRFC 10-719] formal port/generic <sel_id> is not declared in <top> [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd:80]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd:30]
INFO: [VRFC 10-3070] VHDL file 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Apr 26 04:51:29 2023] Launched synth_1...
Run output will be captured here: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_out'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'morse_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000 ns
Note: Stimulus process finished
Time: 3088 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000 ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1139.930 ; gain = 30.168
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {3300 ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\abc_7seg_out.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.srcs\sources_1\new\top.vhd:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_deliver [morse_deliver_default]
Compiling architecture behavioral of entity xil_defaultlib.morse_detect [morse_detect_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3300 ns
Note: Stimulus process finished
Time: 3088 ns  Iteration: 0  Process: /tb_top/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_top.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3300 ns
save_wave_config {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 26 04:57:36 2023...
