#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x56107fdb3080 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -10;
v0x56107fdd4160_0 .var "rs1_i", 4 0;
v0x56107fdd4270_0 .net "rs1_o", 31 0, L_0x56107fd9be30;  1 drivers
v0x56107fdd4340_0 .var "rs2_i", 4 0;
v0x56107fdd4440_0 .net "rs2_o", 31 0, L_0x56107fdd4e20;  1 drivers
v0x56107fdd4510_0 .var "rst_n", 0 0;
v0x56107fdd45b0_0 .net "sysclk", 0 0, v0x56107fdb3380_0;  1 drivers
v0x56107fdd46a0_0 .var "wdata_i", 31 0;
v0x56107fdd4740_0 .var "wr_en", 0 0;
v0x56107fdd4810_0 .var "wrs_i", 4 0;
S_0x56107fdb3200 .scope module, "clk_gen_inst" "clk_gen" 2 19, 3 2 0, S_0x56107fdb3080;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk"
v0x56107fdb3380_0 .var "clk", 0 0;
S_0x56107fdd2ec0 .scope module, "regfile_inst" "regfile" 2 23, 4 3 0, S_0x56107fdb3080;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 5 "rs1_i"
    .port_info 4 /INPUT 5 "rs2_i"
    .port_info 5 /INPUT 5 "wrs_i"
    .port_info 6 /INPUT 32 "wdata_i"
    .port_info 7 /OUTPUT 32 "rs1_o"
    .port_info 8 /OUTPUT 32 "rs2_o"
P_0x56107fdd3090 .param/l "NUM_REGS" 0 4 3, +C4<00000000000000000000000000100000>;
L_0x56107fd9be30 .functor BUFZ 32, L_0x56107fdd48e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56107fdd4e20 .functor BUFZ 32, L_0x56107fdd4bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56107fdd3280_0 .net *"_s0", 31 0, L_0x56107fdd48e0;  1 drivers
v0x56107fdd3380_0 .net *"_s10", 6 0, L_0x56107fdd4c60;  1 drivers
L_0x7f927b194060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56107fdd3460_0 .net *"_s13", 1 0, L_0x7f927b194060;  1 drivers
v0x56107fdd3550_0 .net *"_s2", 6 0, L_0x56107fdd49e0;  1 drivers
L_0x7f927b194018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56107fdd3630_0 .net *"_s5", 1 0, L_0x7f927b194018;  1 drivers
v0x56107fdd3760_0 .net *"_s8", 31 0, L_0x56107fdd4bc0;  1 drivers
v0x56107fdd3840_0 .net "clk", 0 0, v0x56107fdb3380_0;  alias, 1 drivers
v0x56107fdd38e0 .array "qout", 31 0, 31 0;
v0x56107fdd3980_0 .net "rs1_i", 4 0, v0x56107fdd4160_0;  1 drivers
v0x56107fdd3a60_0 .net "rs1_o", 31 0, L_0x56107fd9be30;  alias, 1 drivers
v0x56107fdd3b40_0 .net "rs2_i", 4 0, v0x56107fdd4340_0;  1 drivers
v0x56107fdd3c20_0 .net "rs2_o", 31 0, L_0x56107fdd4e20;  alias, 1 drivers
v0x56107fdd3d00_0 .net "rst_n", 0 0, v0x56107fdd4510_0;  1 drivers
v0x56107fdd3dc0_0 .net "wdata_i", 31 0, v0x56107fdd46a0_0;  1 drivers
v0x56107fdd3ea0_0 .net "wr_en", 0 0, v0x56107fdd4740_0;  1 drivers
v0x56107fdd3f60_0 .net "wrs_i", 4 0, v0x56107fdd4810_0;  1 drivers
E_0x56107fd9c230/0 .event negedge, v0x56107fdd3d00_0;
E_0x56107fd9c230/1 .event posedge, v0x56107fdb3380_0;
E_0x56107fd9c230 .event/or E_0x56107fd9c230/0, E_0x56107fd9c230/1;
L_0x56107fdd48e0 .array/port v0x56107fdd38e0, L_0x56107fdd49e0;
L_0x56107fdd49e0 .concat [ 5 2 0 0], v0x56107fdd4160_0, L_0x7f927b194018;
L_0x56107fdd4bc0 .array/port v0x56107fdd38e0, L_0x56107fdd4c60;
L_0x56107fdd4c60 .concat [ 5 2 0 0], v0x56107fdd4340_0, L_0x7f927b194060;
    .scope S_0x56107fdb3200;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56107fdb3380_0, 0, 1;
T_0.0 ;
    %delay 50, 0;
    %load/vec4 v0x56107fdb3380_0;
    %inv;
    %store/vec4 v0x56107fdb3380_0, 0, 1;
    %jmp T_0.0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56107fdd2ec0;
T_1 ;
    %wait E_0x56107fd9c230;
    %load/vec4 v0x56107fdd3d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56107fdd3ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x56107fdd3dc0_0;
    %load/vec4 v0x56107fdd3f60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56107fdd38e0, 0, 4;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56107fdb3080;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56107fdd4740_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x56107fdb3080;
T_3 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56107fdd4160_0, 0, 5;
    %end;
    .thread T_3;
    .scope S_0x56107fdb3080;
T_4 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56107fdd4340_0, 0, 5;
    %end;
    .thread T_4;
    .scope S_0x56107fdb3080;
T_5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56107fdd4810_0, 0, 5;
    %end;
    .thread T_5;
    .scope S_0x56107fdb3080;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56107fdd46a0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x56107fdb3080;
T_7 ;
    %vpi_call/w 2 36 "$dumpfile", "regfile.vcd" {0 0 0};
    %vpi_call/w 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56107fdb3200, S_0x56107fdd2ec0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x56107fdb3080;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56107fdd4510_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56107fdd46a0_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56107fdd4510_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56107fdd4740_0, 0, 1;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x56107fdd4810_0, 0, 5;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x56107fdd4160_0, 0, 5;
    %pushi/vec4 16711935, 0, 32;
    %store/vec4 v0x56107fdd46a0_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x56107fdd4810_0, 0, 5;
    %pushi/vec4 301928959, 0, 32;
    %store/vec4 v0x56107fdd46a0_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x56107fdd4340_0, 0, 5;
    %delay 500, 0;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x56107fdd4810_0, 0, 5;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x56107fdd4160_0, 0, 5;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x56107fdd46a0_0, 0, 32;
    %delay 500, 0;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x56107fdd46a0_0, 0, 32;
    %delay 500, 0;
    %vpi_call/w 2 68 "$display", "PASSED!" {0 0 0};
    %vpi_call/w 2 69 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_top.sv";
    "../rtl/clk_gen.sv";
    "../rtl/regfile.sv";
