#ifndef INCLUDE_REG_DEF_LMX2594_H
#define INCLUDE_REG_DEF_LMX2594_H

#include "reg_def.h"

#define LMX2594_REG_DECL(addr,init) REG_DECL_INIT(ns_reg_lmx2594,addr,init)
#define LMX2594_REG_DATA(addr) REG_DATA(ns_reg_lmx2594,addr)
#define LMX2594_REG(addr) REG(ns_reg_lmx2594,addr)	

#define LMX2594_REG_DECL_0x00 LMX2594_REG_DECL(0x00,0x251C)
#define LMX2594_REG_DECL_0x01 LMX2594_REG_DECL(0x01,0x0808)
#define LMX2594_REG_DECL_0x02 LMX2594_REG_DECL(0x02,0x0500)
#define LMX2594_REG_DECL_0x03 LMX2594_REG_DECL(0x03,0x0642)
#define LMX2594_REG_DECL_0x04 LMX2594_REG_DECL(0x04,0x0A43)
#define LMX2594_REG_DECL_0x05 LMX2594_REG_DECL(0x05,0x00C8)
#define LMX2594_REG_DECL_0x06 LMX2594_REG_DECL(0x06,0xC802)
#define LMX2594_REG_DECL_0x07 LMX2594_REG_DECL(0x07,0x40B2)
#define LMX2594_REG_DECL_0x08 LMX2594_REG_DECL(0x08,0x2000)
#define LMX2594_REG_DECL_0x09 LMX2594_REG_DECL(0x09,0x1604)
#define LMX2594_REG_DECL_0x0a LMX2594_REG_DECL(0x0a,0x10D8)
#define LMX2594_REG_DECL_0x0b LMX2594_REG_DECL(0x0b,0x0018)
#define LMX2594_REG_DECL_0x0c LMX2594_REG_DECL(0x0c,0x5001)
#define LMX2594_REG_DECL_0x0d LMX2594_REG_DECL(0x0d,0x4000)
#define LMX2594_REG_DECL_0x0e LMX2594_REG_DECL(0x0e,0x1E70)
#define LMX2594_REG_DECL_0x0f LMX2594_REG_DECL(0x0f,0x064F)
#define LMX2594_REG_DECL_0x10 LMX2594_REG_DECL(0x10,0x0080)
#define LMX2594_REG_DECL_0x11 LMX2594_REG_DECL(0x11,0x0118)
#define LMX2594_REG_DECL_0x12 LMX2594_REG_DECL(0x12,0x0064)
#define LMX2594_REG_DECL_0x13 LMX2594_REG_DECL(0x13,0x27B7)
#define LMX2594_REG_DECL_0x14 LMX2594_REG_DECL(0x14,0xF848)
#define LMX2594_REG_DECL_0x15 LMX2594_REG_DECL(0x15,0x0401)
#define LMX2594_REG_DECL_0x16 LMX2594_REG_DECL(0x16,0x0001)
#define LMX2594_REG_DECL_0x17 LMX2594_REG_DECL(0x17,0x007C)
#define LMX2594_REG_DECL_0x18 LMX2594_REG_DECL(0x18,0x071A)
#define LMX2594_REG_DECL_0x19 LMX2594_REG_DECL(0x19,0x0C2B)
#define LMX2594_REG_DECL_0x1a LMX2594_REG_DECL(0x1a,0x0DB0)
#define LMX2594_REG_DECL_0x1b LMX2594_REG_DECL(0x1b,0x0002)
#define LMX2594_REG_DECL_0x1c LMX2594_REG_DECL(0x1c,0x0488)
#define LMX2594_REG_DECL_0x1d LMX2594_REG_DECL(0x1d,0x318C)
#define LMX2594_REG_DECL_0x1e LMX2594_REG_DECL(0x1e,0x318C)
#define LMX2594_REG_DECL_0x1f LMX2594_REG_DECL(0x1f,0x43EC)
#define LMX2594_REG_DECL_0x20 LMX2594_REG_DECL(0x20,0x0393)
#define LMX2594_REG_DECL_0x21 LMX2594_REG_DECL(0x21,0x1E21)
#define LMX2594_REG_DECL_0x22 LMX2594_REG_DECL(0x22,0x0000)
#define LMX2594_REG_DECL_0x23 LMX2594_REG_DECL(0x23,0x0004)
#define LMX2594_REG_DECL_0x24 LMX2594_REG_DECL(0x24,0x0048)
#define LMX2594_REG_DECL_0x25 LMX2594_REG_DECL(0x25,0x0404)
#define LMX2594_REG_DECL_0x26 LMX2594_REG_DECL(0x26,0x0000)
#define LMX2594_REG_DECL_0x27 LMX2594_REG_DECL(0x27,0x03E8)
#define LMX2594_REG_DECL_0x28 LMX2594_REG_DECL(0x28,0x0000)
#define LMX2594_REG_DECL_0x29 LMX2594_REG_DECL(0x29,0x0000)
#define LMX2594_REG_DECL_0x2a LMX2594_REG_DECL(0x2a,0x0000)
#define LMX2594_REG_DECL_0x2b LMX2594_REG_DECL(0x2b,0x01F4)
#define LMX2594_REG_DECL_0x2c LMX2594_REG_DECL(0x2c,0x1FA3)
#define LMX2594_REG_DECL_0x2d LMX2594_REG_DECL(0x2d,0xC8DF)
#define LMX2594_REG_DECL_0x2e LMX2594_REG_DECL(0x2e,0x07FC)
#define LMX2594_REG_DECL_0x2f LMX2594_REG_DECL(0x2f,0x0300)
#define LMX2594_REG_DECL_0x30 LMX2594_REG_DECL(0x30,0x0300)
#define LMX2594_REG_DECL_0x31 LMX2594_REG_DECL(0x31,0x4180)
#define LMX2594_REG_DECL_0x32 LMX2594_REG_DECL(0x32,0x0000)
#define LMX2594_REG_DECL_0x33 LMX2594_REG_DECL(0x33,0x0080)
#define LMX2594_REG_DECL_0x34 LMX2594_REG_DECL(0x34,0x0820)
#define LMX2594_REG_DECL_0x35 LMX2594_REG_DECL(0x35,0x0000)
#define LMX2594_REG_DECL_0x36 LMX2594_REG_DECL(0x36,0x0000)
#define LMX2594_REG_DECL_0x37 LMX2594_REG_DECL(0x37,0x0000)
#define LMX2594_REG_DECL_0x38 LMX2594_REG_DECL(0x38,0x0000)
#define LMX2594_REG_DECL_0x39 LMX2594_REG_DECL(0x39,0x0020)
#define LMX2594_REG_DECL_0x3a LMX2594_REG_DECL(0x3a,0x9001)
#define LMX2594_REG_DECL_0x3b LMX2594_REG_DECL(0x3b,0x0001)
#define LMX2594_REG_DECL_0x3c LMX2594_REG_DECL(0x3c,0x0000)
#define LMX2594_REG_DECL_0x3d LMX2594_REG_DECL(0x3d,0x00A8)
#define LMX2594_REG_DECL_0x3e LMX2594_REG_DECL(0x3e,0x0322)
#define LMX2594_REG_DECL_0x3f LMX2594_REG_DECL(0x3f,0x0000)
#define LMX2594_REG_DECL_0x40 LMX2594_REG_DECL(0x40,0x1388)
#define LMX2594_REG_DECL_0x41 LMX2594_REG_DECL(0x41,0x0000)
#define LMX2594_REG_DECL_0x42 LMX2594_REG_DECL(0x42,0x01F4)
#define LMX2594_REG_DECL_0x43 LMX2594_REG_DECL(0x43,0x0000)
#define LMX2594_REG_DECL_0x44 LMX2594_REG_DECL(0x44,0x03E8)
#define LMX2594_REG_DECL_0x45 LMX2594_REG_DECL(0x45,0x0000)
#define LMX2594_REG_DECL_0x46 LMX2594_REG_DECL(0x46,0xC350)
#define LMX2594_REG_DECL_0x47 LMX2594_REG_DECL(0x47,0x0081)
#define LMX2594_REG_DECL_0x48 LMX2594_REG_DECL(0x48,0x0001)
#define LMX2594_REG_DECL_0x49 LMX2594_REG_DECL(0x49,0x003F)
#define LMX2594_REG_DECL_0x4a LMX2594_REG_DECL(0x4a,0x0000)
#define LMX2594_REG_DECL_0x4b LMX2594_REG_DECL(0x4b,0x0800)
#define LMX2594_REG_DECL_0x4c LMX2594_REG_DECL(0x4c,0x000C)
#define LMX2594_REG_DECL_0x4d LMX2594_REG_DECL(0x4d,0x0000)
#define LMX2594_REG_DECL_0x4e LMX2594_REG_DECL(0x4e,0x00B5)
#define LMX2594_REG_DECL_0x4f LMX2594_REG_DECL(0x4f,0x0000)
#define LMX2594_REG_DECL_0x50 LMX2594_REG_DECL(0x50,0x0000)
#define LMX2594_REG_DECL_0x51 LMX2594_REG_DECL(0x51,0x0000)
#define LMX2594_REG_DECL_0x52 LMX2594_REG_DECL(0x52,0x0000)
#define LMX2594_REG_DECL_0x53 LMX2594_REG_DECL(0x53,0x0000)
#define LMX2594_REG_DECL_0x54 LMX2594_REG_DECL(0x54,0x0000)
#define LMX2594_REG_DECL_0x55 LMX2594_REG_DECL(0x55,0x0000)
#define LMX2594_REG_DECL_0x56 LMX2594_REG_DECL(0x56,0x0000)
#define LMX2594_REG_DECL_0x57 LMX2594_REG_DECL(0x57,0x0000)
#define LMX2594_REG_DECL_0x58 LMX2594_REG_DECL(0x58,0x0000)
#define LMX2594_REG_DECL_0x59 LMX2594_REG_DECL(0x59,0x0000)
#define LMX2594_REG_DECL_0x5a LMX2594_REG_DECL(0x5a,0x0000)
#define LMX2594_REG_DECL_0x5b LMX2594_REG_DECL(0x5b,0x0000)
#define LMX2594_REG_DECL_0x5c LMX2594_REG_DECL(0x5c,0x0000)
#define LMX2594_REG_DECL_0x5d LMX2594_REG_DECL(0x5d,0x0000)
#define LMX2594_REG_DECL_0x5e LMX2594_REG_DECL(0x5e,0x0000)
#define LMX2594_REG_DECL_0x5f LMX2594_REG_DECL(0x5f,0x0000)
#define LMX2594_REG_DECL_0x60 LMX2594_REG_DECL(0x60,0x0000)
#define LMX2594_REG_DECL_0x61 LMX2594_REG_DECL(0x61,0x0888)
#define LMX2594_REG_DECL_0x62 LMX2594_REG_DECL(0x62,0x0000)
#define LMX2594_REG_DECL_0x63 LMX2594_REG_DECL(0x63,0x0000)
#define LMX2594_REG_DECL_0x64 LMX2594_REG_DECL(0x64,0x0000)
#define LMX2594_REG_DECL_0x65 LMX2594_REG_DECL(0x65,0x0011)
#define LMX2594_REG_DECL_0x66 LMX2594_REG_DECL(0x66,0x0000)
#define LMX2594_REG_DECL_0x67 LMX2594_REG_DECL(0x67,0x0000)
#define LMX2594_REG_DECL_0x68 LMX2594_REG_DECL(0x68,0x0000)
#define LMX2594_REG_DECL_0x69 LMX2594_REG_DECL(0x69,0x0021)
#define LMX2594_REG_DECL_0x6a LMX2594_REG_DECL(0x6a,0x0000)
#define LMX2594_REG_DECL_0x6b LMX2594_REG_DECL(0x6b,0x0000)
#define LMX2594_REG_DECL_0x6c LMX2594_REG_DECL(0x6c,0x0000)
#define LMX2594_REG_DECL_0x6d LMX2594_REG_DECL(0x6d,0x0000)
#define LMX2594_REG_DECL_0x6e LMX2594_REG_DECL(0x6e,0x0000)
#define LMX2594_REG_DECL_0x6f LMX2594_REG_DECL(0x6f,0x0000)
#define LMX2594_REG_DECL_0x70 LMX2594_REG_DECL(0x70,0x0000)

#define LMX2594_ALL_REG_DECL  \
    LMX2594_REG_DECL_0x00; \
    LMX2594_REG_DECL_0x01; \
    LMX2594_REG_DECL_0x02; \
    LMX2594_REG_DECL_0x03; \
    LMX2594_REG_DECL_0x04; \
    LMX2594_REG_DECL_0x05; \
    LMX2594_REG_DECL_0x06; \
    LMX2594_REG_DECL_0x07; \
    LMX2594_REG_DECL_0x08; \
    LMX2594_REG_DECL_0x09; \
    LMX2594_REG_DECL_0x0a; \
    LMX2594_REG_DECL_0x0b; \
    LMX2594_REG_DECL_0x0c; \
    LMX2594_REG_DECL_0x0d; \
    LMX2594_REG_DECL_0x0e; \
    LMX2594_REG_DECL_0x0f; \
    LMX2594_REG_DECL_0x10; \
    LMX2594_REG_DECL_0x11; \
    LMX2594_REG_DECL_0x12; \
    LMX2594_REG_DECL_0x13; \
    LMX2594_REG_DECL_0x14; \
    LMX2594_REG_DECL_0x15; \
    LMX2594_REG_DECL_0x16; \
    LMX2594_REG_DECL_0x17; \
    LMX2594_REG_DECL_0x18; \
    LMX2594_REG_DECL_0x19; \
    LMX2594_REG_DECL_0x1a; \
    LMX2594_REG_DECL_0x1b; \
    LMX2594_REG_DECL_0x1c; \
    LMX2594_REG_DECL_0x1d; \
    LMX2594_REG_DECL_0x1e; \
    LMX2594_REG_DECL_0x1f; \
    LMX2594_REG_DECL_0x20; \
    LMX2594_REG_DECL_0x21; \
    LMX2594_REG_DECL_0x22; \
    LMX2594_REG_DECL_0x23; \
    LMX2594_REG_DECL_0x24; \
    LMX2594_REG_DECL_0x25; \
    LMX2594_REG_DECL_0x26; \
    LMX2594_REG_DECL_0x27; \
    LMX2594_REG_DECL_0x28; \
    LMX2594_REG_DECL_0x29; \
    LMX2594_REG_DECL_0x2a; \
    LMX2594_REG_DECL_0x2b; \
    LMX2594_REG_DECL_0x2c; \
    LMX2594_REG_DECL_0x2d; \
    LMX2594_REG_DECL_0x2e; \
    LMX2594_REG_DECL_0x2f; \
    LMX2594_REG_DECL_0x30; \
    LMX2594_REG_DECL_0x31; \
    LMX2594_REG_DECL_0x32; \
    LMX2594_REG_DECL_0x33; \
    LMX2594_REG_DECL_0x34; \
    LMX2594_REG_DECL_0x35; \
    LMX2594_REG_DECL_0x36; \
    LMX2594_REG_DECL_0x37; \
    LMX2594_REG_DECL_0x38; \
    LMX2594_REG_DECL_0x39; \
    LMX2594_REG_DECL_0x3a; \
    LMX2594_REG_DECL_0x3b; \
    LMX2594_REG_DECL_0x3c; \
    LMX2594_REG_DECL_0x3d; \
    LMX2594_REG_DECL_0x3e; \
    LMX2594_REG_DECL_0x3f; \
    LMX2594_REG_DECL_0x40; \
    LMX2594_REG_DECL_0x41; \
    LMX2594_REG_DECL_0x42; \
    LMX2594_REG_DECL_0x43; \
    LMX2594_REG_DECL_0x44; \
    LMX2594_REG_DECL_0x45; \
    LMX2594_REG_DECL_0x46; \
    LMX2594_REG_DECL_0x47; \
    LMX2594_REG_DECL_0x48; \
    LMX2594_REG_DECL_0x49; \
    LMX2594_REG_DECL_0x4a; \
    LMX2594_REG_DECL_0x4b; \
    LMX2594_REG_DECL_0x4c; \
    LMX2594_REG_DECL_0x4d; \
    LMX2594_REG_DECL_0x4e; \
    LMX2594_REG_DECL_0x4f; \
    LMX2594_REG_DECL_0x50; \
    LMX2594_REG_DECL_0x51; \
    LMX2594_REG_DECL_0x52; \
    LMX2594_REG_DECL_0x53; \
    LMX2594_REG_DECL_0x54; \
    LMX2594_REG_DECL_0x55; \
    LMX2594_REG_DECL_0x56; \
    LMX2594_REG_DECL_0x57; \
    LMX2594_REG_DECL_0x58; \
    LMX2594_REG_DECL_0x59; \
    LMX2594_REG_DECL_0x5a; \
    LMX2594_REG_DECL_0x5b; \
    LMX2594_REG_DECL_0x5c; \
    LMX2594_REG_DECL_0x5d; \
    LMX2594_REG_DECL_0x5e; \
    LMX2594_REG_DECL_0x5f; \
    LMX2594_REG_DECL_0x60; \
    LMX2594_REG_DECL_0x61; \
    LMX2594_REG_DECL_0x62; \
    LMX2594_REG_DECL_0x63; \
    LMX2594_REG_DECL_0x64; \
    LMX2594_REG_DECL_0x65; \
    LMX2594_REG_DECL_0x66; \
    LMX2594_REG_DECL_0x67; \
    LMX2594_REG_DECL_0x68; \
    LMX2594_REG_DECL_0x69; \
    LMX2594_REG_DECL_0x6a; \
    LMX2594_REG_DECL_0x6b; \
    LMX2594_REG_DECL_0x6c; \
    LMX2594_REG_DECL_0x6d; \
    LMX2594_REG_DECL_0x6e; \
    LMX2594_REG_DECL_0x6f; \
    LMX2594_REG_DECL_0x70

#define LMX2594_ALL_REG_ARRAY_DECL(array) \
    LMX2594_ALL_REG_DECL; \
    uint16_t array[0x71] = { \
    LMX2594_REG_DATA(0x00), \
    LMX2594_REG_DATA(0x01), \
    LMX2594_REG_DATA(0x02), \
    LMX2594_REG_DATA(0x03), \
    LMX2594_REG_DATA(0x04), \
    LMX2594_REG_DATA(0x05), \
    LMX2594_REG_DATA(0x06), \
    LMX2594_REG_DATA(0x07), \
    LMX2594_REG_DATA(0x08), \
    LMX2594_REG_DATA(0x09), \
    LMX2594_REG_DATA(0x0a), \
    LMX2594_REG_DATA(0x0b), \
    LMX2594_REG_DATA(0x0c), \
    LMX2594_REG_DATA(0x0d), \
    LMX2594_REG_DATA(0x0e), \
    LMX2594_REG_DATA(0x0f), \
    LMX2594_REG_DATA(0x10), \
    LMX2594_REG_DATA(0x11), \
    LMX2594_REG_DATA(0x12), \
    LMX2594_REG_DATA(0x13), \
    LMX2594_REG_DATA(0x14), \
    LMX2594_REG_DATA(0x15), \
    LMX2594_REG_DATA(0x16), \
    LMX2594_REG_DATA(0x17), \
    LMX2594_REG_DATA(0x18), \
    LMX2594_REG_DATA(0x19), \
    LMX2594_REG_DATA(0x1a), \
    LMX2594_REG_DATA(0x1b), \
    LMX2594_REG_DATA(0x1c), \
    LMX2594_REG_DATA(0x1d), \
    LMX2594_REG_DATA(0x1e), \
    LMX2594_REG_DATA(0x1f), \
    LMX2594_REG_DATA(0x20), \
    LMX2594_REG_DATA(0x21), \
    LMX2594_REG_DATA(0x22), \
    LMX2594_REG_DATA(0x23), \
    LMX2594_REG_DATA(0x24), \
    LMX2594_REG_DATA(0x25), \
    LMX2594_REG_DATA(0x26), \
    LMX2594_REG_DATA(0x27), \
    LMX2594_REG_DATA(0x28), \
    LMX2594_REG_DATA(0x29), \
    LMX2594_REG_DATA(0x2a), \
    LMX2594_REG_DATA(0x2b), \
    LMX2594_REG_DATA(0x2c), \
    LMX2594_REG_DATA(0x2d), \
    LMX2594_REG_DATA(0x2e), \
    LMX2594_REG_DATA(0x2f), \
    LMX2594_REG_DATA(0x30), \
    LMX2594_REG_DATA(0x31), \
    LMX2594_REG_DATA(0x32), \
    LMX2594_REG_DATA(0x33), \
    LMX2594_REG_DATA(0x34), \
    LMX2594_REG_DATA(0x35), \
    LMX2594_REG_DATA(0x36), \
    LMX2594_REG_DATA(0x37), \
    LMX2594_REG_DATA(0x38), \
    LMX2594_REG_DATA(0x39), \
    LMX2594_REG_DATA(0x3a), \
    LMX2594_REG_DATA(0x3b), \
    LMX2594_REG_DATA(0x3c), \
    LMX2594_REG_DATA(0x3d), \
    LMX2594_REG_DATA(0x3e), \
    LMX2594_REG_DATA(0x3f), \
    LMX2594_REG_DATA(0x40), \
    LMX2594_REG_DATA(0x41), \
    LMX2594_REG_DATA(0x42), \
    LMX2594_REG_DATA(0x43), \
    LMX2594_REG_DATA(0x44), \
    LMX2594_REG_DATA(0x45), \
    LMX2594_REG_DATA(0x46), \
    LMX2594_REG_DATA(0x47), \
    LMX2594_REG_DATA(0x48), \
    LMX2594_REG_DATA(0x49), \
    LMX2594_REG_DATA(0x4a), \
    LMX2594_REG_DATA(0x4b), \
    LMX2594_REG_DATA(0x4c), \
    LMX2594_REG_DATA(0x4d), \
    LMX2594_REG_DATA(0x4e), \
    LMX2594_REG_DATA(0x4f), \
    LMX2594_REG_DATA(0x50), \
    LMX2594_REG_DATA(0x51), \
    LMX2594_REG_DATA(0x52), \
    LMX2594_REG_DATA(0x53), \
    LMX2594_REG_DATA(0x54), \
    LMX2594_REG_DATA(0x55), \
    LMX2594_REG_DATA(0x56), \
    LMX2594_REG_DATA(0x57), \
    LMX2594_REG_DATA(0x58), \
    LMX2594_REG_DATA(0x59), \
    LMX2594_REG_DATA(0x5a), \
    LMX2594_REG_DATA(0x5b), \
    LMX2594_REG_DATA(0x5c), \
    LMX2594_REG_DATA(0x5d), \
    LMX2594_REG_DATA(0x5e), \
    LMX2594_REG_DATA(0x5f), \
    LMX2594_REG_DATA(0x60), \
    LMX2594_REG_DATA(0x61), \
    LMX2594_REG_DATA(0x62), \
    LMX2594_REG_DATA(0x63), \
    LMX2594_REG_DATA(0x64), \
    LMX2594_REG_DATA(0x65), \
    LMX2594_REG_DATA(0x66), \
    LMX2594_REG_DATA(0x67), \
    LMX2594_REG_DATA(0x68), \
    LMX2594_REG_DATA(0x69), \
    LMX2594_REG_DATA(0x6a), \
    LMX2594_REG_DATA(0x6b), \
    LMX2594_REG_DATA(0x6c), \
    LMX2594_REG_DATA(0x6d), \
    LMX2594_REG_DATA(0x6e), \
    LMX2594_REG_DATA(0x6f), \
    LMX2594_REG_DATA(0x70) }

namespace ns_reg_lmx2594 {

REG_DEF_CPT_PREFIX_16(0x00)
    unsigned pwr_down : 1;
    unsigned reset : 1;
    unsigned muxout_ld_sel : 1;
    unsigned en_fcal : 1;
    unsigned rsv0 : 1;
    unsigned fcal_lpfd_adj : 2;
    unsigned fcal_hpfd_adj : 2;
    unsigned out_mute : 1;
    unsigned rsv1 : 4;
    unsigned vco_phase_sync : 1;
    unsigned en_ramp : 1;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x01)
    unsigned cal_clk_div : 3;
    unsigned rsv0 : 13;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x02)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x03)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x04)
    unsigned rsv0 : 8;
    unsigned acal_cmp_dly : 8;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x05)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x06)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x07)
    unsigned rsv0 : 14;
    unsigned out_force : 1;
    unsigned rsv1 : 1;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x08)
    unsigned rsv0 : 11;
    unsigned vco_capctrl_force : 1;
    unsigned rsv1 : 2;
    unsigned vco_daciset_force : 1;
    unsigned rsv2 : 1;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x09)
    unsigned rsv0 : 12;
    unsigned osc_2x : 1;
    unsigned rsv1 : 3;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x0a)
    unsigned rsv0 : 7;
    unsigned mult : 5;
    unsigned rsv1 : 4;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x0b)
    unsigned rsv0 : 4;
    unsigned pll_r : 8;
    unsigned rsv1 : 4;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x0c)
    unsigned pll_r_pre : 12;
    unsigned rsv0 : 4;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x0d)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x0e)
    unsigned rsv0 : 4;
    unsigned cpg : 3;
    unsigned rsv1 : 9;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x0f)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x10)
    unsigned vco_daciset : 9;
    unsigned rsv0 : 7;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x11)
    unsigned vco_daciset_strt : 9;
    unsigned rsv0 : 7;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x12)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x13)
    unsigned vco_capctrl : 8;
    unsigned rsv0 : 8;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x14)
    unsigned rsv0 : 10;
    unsigned vco_sel_force : 1;
    unsigned vco_sel : 3;
    unsigned rsv1 : 2;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x15)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x16)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x17)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x18)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x19)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x1a)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x1b)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x1c)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x1d)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x1e)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x1f)
    unsigned rsv0 : 14;
    unsigned chdiv_div2 : 1;
    unsigned rsv1 : 1;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x20)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x21)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x22)
    unsigned pll_n : 3;
    unsigned rsv0 : 13;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x23)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x24)
    unsigned pll_n : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x25)
    unsigned rsv0 : 8;
    unsigned pfd_dly_sel : 6;
    unsigned rsv1 : 1;
    unsigned en_mash_seed : 1;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x26)
    unsigned pll_den : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x27)
    unsigned pll_den : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x28)
    unsigned mash_seed : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x29)
    unsigned mash_seed : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x2a)
    unsigned pll_num : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x2b)
    unsigned pll_num : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x2c)
    unsigned mash_order : 3;
    unsigned rsv0 : 2;
    unsigned mash_reset_n : 1;
    unsigned outa_pd : 1;
    unsigned outb_pd : 1;
    unsigned outa_pwr : 6;
    unsigned rsv1 : 2;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x2d)
    unsigned outb_pwr : 6;
    unsigned rsv0 : 3;
    unsigned out_iset : 2;
    unsigned outa_mux : 2;
    unsigned rsv1 : 3;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x2e)
    unsigned outb_mux : 2;
    unsigned rsv0 : 14;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x2f)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x30)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x31)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x32)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x33)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x34)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x35)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x36)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x37)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x38)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x39)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x3a)
    unsigned rsv0 : 9;
    unsigned inpin_fmt : 3;
    unsigned inpin_lvl : 2;
    unsigned inpin_hyst : 1;
    unsigned inpin_ignore : 1;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x3b)
    unsigned ld_type : 1;
    unsigned rsv0 : 15;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x3c)
    unsigned ld_dly : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x3d)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x3e)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x3f)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x40)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x41)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x42)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x43)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x44)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x45)
    unsigned mash_rst_cnt : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x46)
    unsigned mash_rst_cnt : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x47)
    unsigned rsv0 : 2;
    unsigned sysref_repeat : 1;
    unsigned en_sysref : 1;
    unsigned sysref_pulse : 1;
    unsigned sysref_div_pre : 3;
    unsigned rsv1 : 8;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x48)
    unsigned sysref_div : 11;
    unsigned rsv0 : 5;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x49)
    unsigned jesd_dac1_ctrl : 6;
    unsigned jesd_dac2_ctrl : 6;
    unsigned rsv0 : 4;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x4a)
    unsigned jesd_dac3_ctrl : 6;
    unsigned jesd_dac4_ctrl : 6;
    unsigned sysref_pulse_cnt : 4;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x4b)
    unsigned rsv0 : 6;
    unsigned chdiv : 5;
    unsigned rsv1 : 5;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x4c)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x4d)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x4e)
    unsigned rsv0 : 1;
    unsigned vco_capctrl_strt : 8;
    unsigned en_quick_recal : 1;
    unsigned rsv1 : 1;
    unsigned ramp_thresh : 1;
    unsigned rsv2 : 4;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x4f)
    unsigned ramp_thresh : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x50)
    unsigned ramp_thresh : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x51)
    unsigned ramp_limit_high : 1;
    unsigned rsv0 : 15;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x52)
    unsigned ramp_limit_high : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x53)
    unsigned ramp_limit_high : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x54)
    unsigned ramp_limit_low : 1;
    unsigned rsv0 : 15;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x55)
    unsigned ramp_limit_low : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x56)
    unsigned ramp_limit_low : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x57)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x58)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x59)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x5a)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x5b)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x5c)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x5d)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x5e)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x5f)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x60)
    unsigned rsv0 : 2;
    unsigned ramp_burst_cnt : 13;
    unsigned en_ramp_burst : 1;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x61)
    unsigned ramp_burst_trig : 2;
    unsigned rsv0 : 1;
    unsigned ramp_triga : 4;
    unsigned ramp_trigb : 4;
    unsigned rsv1 : 4;
    unsigned ramp0_rst : 1;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x62)
    unsigned ramp0_dly : 1;
    unsigned rsv0 : 1;
    unsigned ramp0_inc : 14;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x63)
    unsigned ramp0_inc : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x64)
    unsigned ramp0_len : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x65)
    unsigned ramp0_next_trig : 2;
    unsigned rsv0 : 2;
    unsigned ramp0_next : 1;
    unsigned ramp1_rst : 1;
    unsigned ramp1_dly : 1;
    unsigned rsv1 : 9;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x66)
    unsigned ramp1_inc : 14;
    unsigned rsv0 : 2;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x67)
    unsigned ramp1_inc : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x68)
    unsigned ramp1_len : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x69)
    unsigned ramp1_next_trig : 2;
    unsigned rsv0 : 2;
    unsigned ramp1_next : 1;
    unsigned ramp_manual : 1;
    unsigned ramp_dly_cnt : 10;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x6a)
    unsigned ramp_scal_cnt : 3;
    unsigned rsv0 : 1;
    unsigned ramp_trig_cal : 1;
    unsigned rsv1 : 11;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x6b)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x6c)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x6d)
    unsigned rsv0 : 16;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x6e)
    unsigned rsv0 : 5;
    unsigned rb_vco_sel : 3;
    unsigned rsv1 : 1;
    unsigned rb_ld_vtune : 2;
    unsigned rsv2 : 5;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x6f)
    unsigned rb_vco_capctrl : 8;
    unsigned rsv0 : 8;
REG_DEF_CPT_SUFFIX_16

REG_DEF_CPT_PREFIX_16(0x70)
    unsigned rb_vco_daciset : 9;
    unsigned rsv0 : 7;
REG_DEF_CPT_SUFFIX_16

} // ns_reg_lmx2594

#endif // INCLUDE_REG_DEF_LMX2594_H
