/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [21:0] _01_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [19:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_2z[1] ? celloutsig_1_9z : celloutsig_1_10z;
  assign celloutsig_0_1z = ~(celloutsig_0_0z & in_data[84]);
  assign celloutsig_1_4z = ~(in_data[142] & in_data[116]);
  assign celloutsig_1_8z = ~(celloutsig_1_7z & celloutsig_1_7z);
  assign celloutsig_1_18z = ~(in_data[169] | celloutsig_1_13z);
  assign celloutsig_1_1z = ~(in_data[127] | celloutsig_1_0z);
  assign celloutsig_0_0z = ~in_data[20];
  assign celloutsig_0_6z = ~_00_;
  assign celloutsig_0_2z = ~in_data[90];
  assign celloutsig_1_7z = ~celloutsig_1_6z;
  assign celloutsig_1_19z = ~((in_data[166] | celloutsig_1_2z[0]) & celloutsig_1_9z);
  assign celloutsig_1_13z = ~((celloutsig_1_11z | celloutsig_1_2z[3]) & celloutsig_1_3z);
  reg [21:0] _14_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 22'h000000;
    else _14_ <= { celloutsig_0_3z[6:1], celloutsig_0_0z, celloutsig_0_3z };
  assign { _01_[21:2], _00_, _01_[0] } = _14_;
  assign celloutsig_0_4z = { celloutsig_0_3z[8:3], celloutsig_0_0z } & { celloutsig_0_3z[3:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_10z[4:2], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_0z } & { celloutsig_0_14z[5:1], celloutsig_0_2z };
  assign celloutsig_0_17z = celloutsig_0_11z & { celloutsig_0_10z[7:1], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_6z = { in_data[161:157], celloutsig_1_4z } === { celloutsig_1_2z[4:2], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_9z = _01_[8:3] > { celloutsig_0_7z[7:4], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_8z = celloutsig_0_4z[5:0] <= { _01_[19:15], celloutsig_0_2z };
  assign celloutsig_1_9z = { in_data[127:120], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z } <= { in_data[160:149], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_10z = ! { in_data[137:97], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_0z = in_data[178:156] < in_data[150:128];
  assign celloutsig_0_16z = { celloutsig_0_10z[7:3], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_0z } % { 1'h1, _01_[20:2] };
  assign celloutsig_0_14z = { celloutsig_0_3z[11:8], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z } * { celloutsig_0_12z[5:1], celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_7z = ~ { _01_[9:4], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_2z = ~ { in_data[116:113], celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_11z[8:2], celloutsig_0_8z } | celloutsig_0_11z[8:1];
  assign celloutsig_0_3z = { in_data[61:53], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } | in_data[79:65];
  assign celloutsig_1_3z = & celloutsig_1_2z[2:0];
  assign celloutsig_0_10z = { _01_[14:8], celloutsig_0_8z } >> { celloutsig_0_3z[10:4], celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_3z[6], celloutsig_0_10z } >>> { celloutsig_0_7z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_5z = 3'h0;
    else if (!clkin_data[96]) celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[51:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
