#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr  7 17:12:07 2019
# Process ID: 28172
# Current directory: /home/sergiu/Documents/DDC/DDC.runs/impl_1
# Command line: vivado -log System_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source System_wrapper.tcl -notrace
# Log file: /home/sergiu/Documents/DDC/DDC.runs/impl_1/System_wrapper.vdi
# Journal file: /home/sergiu/Documents/DDC/DDC.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source System_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sergiu/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sergiu/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1393.414 ; gain = 205.133 ; free physical = 879 ; free virtual = 2375
Command: link_design -top System_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_RGB_to_Gray_0_0/System_RGB_to_Gray_0_0.dcp' for cell 'System_i/RGB_to_Gray_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_Shift_register_0_0/System_Shift_register_0_0.dcp' for cell 'System_i/Shift_register_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_Shift_register_1_0/System_Shift_register_1_0.dcp' for cell 'System_i/Shift_register_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_Shift_register_2_0/System_Shift_register_2_0.dcp' for cell 'System_i/Shift_register_2'
INFO: [Project 1-454] Reading design checkpoint '/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_xlconstant_1_0/System_xlconstant_1_0.dcp' for cell 'System_i/VCC'
INFO: [Project 1-454] Reading design checkpoint '/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_Video_Processing_Sys_0_0/System_Video_Processing_Sys_0_0.dcp' for cell 'System_i/Video_Processing_Sys_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/System_dvi2rgb_0_1.dcp' for cell 'System_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_fifo_generator_0_0/System_fifo_generator_0_0.dcp' for cell 'System_i/fifo_1280_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_fifo_generator_0_1/System_fifo_generator_0_1.dcp' for cell 'System_i/fifo_1280_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_fifo_generator_0_2/System_fifo_generator_0_2.dcp' for cell 'System_i/fifo_1280_2'
INFO: [Project 1-454] Reading design checkpoint '/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.dcp' for cell 'System_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_rgb2dvi_0_1/System_rgb2dvi_0_1.dcp' for cell 'System_i/rgb2dvi_0'
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_refclk'. The XDC file /home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_refclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_pixclk'. The XDC file /home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_pixclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'System_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'System_i/dvi2rgb_0/U0'
Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/dvi2rgb_ooc.xdc] for cell 'System_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/dvi2rgb_ooc.xdc] for cell 'System_i/dvi2rgb_0/U0'
Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'System_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_rgb2dvi_0_1/src/rgb2dvi.xdc] for cell 'System_i/rgb2dvi_0/U0'
Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_fifo_generator_0_0/System_fifo_generator_0_0.xdc] for cell 'System_i/fifo_1280_0/U0'
Finished Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_fifo_generator_0_0/System_fifo_generator_0_0.xdc] for cell 'System_i/fifo_1280_0/U0'
Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_fifo_generator_0_1/System_fifo_generator_0_1.xdc] for cell 'System_i/fifo_1280_1/U0'
Finished Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_fifo_generator_0_1/System_fifo_generator_0_1.xdc] for cell 'System_i/fifo_1280_1/U0'
Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_fifo_generator_0_2/System_fifo_generator_0_2.xdc] for cell 'System_i/fifo_1280_2/U0'
Finished Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_fifo_generator_0_2/System_fifo_generator_0_2.xdc] for cell 'System_i/fifo_1280_2/U0'
Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/constrs_1/imports/new/zybo_const.xdc]
WARNING: [Constraints 18-619] A clock with name 'hdmi_rx_clk_p' already exists, overwriting the previous clock with the same name. [/home/sergiu/Documents/DDC/DDC.srcs/constrs_1/imports/new/zybo_const.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_hpd'. [/home/sergiu/Documents/DDC/DDC.srcs/constrs_1/imports/new/zybo_const.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sergiu/Documents/DDC/DDC.srcs/constrs_1/imports/new/zybo_const.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/constrs_1/imports/new/zybo_const.xdc]
Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc] for cell 'System_i/dvi2rgb_0/U0'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:1]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/use_probe_debug_circuit_2_reg*" && IS_SEQUENTIAL}'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }]'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:2]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/en_adv_trigger_2_reg*" && IS_SEQUENTIAL}'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }]'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/en_adv_trigger_2_reg*" && IS_SEQUENTIAL}'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }]'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:4]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }]'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:5]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }]'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:6]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:6]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }]'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:6]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }]'. [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_dvi2rgb_0_1/src/ila_timing_workaround.xdc] for cell 'System_i/dvi2rgb_0/U0'
Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'System_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/sergiu/Documents/DDC/DDC.srcs/sources_1/bd/System/ip/System_rgb2dvi_0_1/src/rgb2dvi_clocks.xdc] for cell 'System_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

22 Infos, 16 Warnings, 10 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1755.430 ; gain = 362.016 ; free physical = 569 ; free virtual = 2074
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1755.430 ; gain = 0.000 ; free physical = 565 ; free virtual = 2071

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 2221bf343

Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2124.949 ; gain = 369.520 ; free physical = 178 ; free virtual = 1698

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 182807c1f

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2124.949 ; gain = 0.000 ; free physical = 181 ; free virtual = 1701
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17b312e25

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2124.949 ; gain = 0.000 ; free physical = 181 ; free virtual = 1701
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17090855b

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2124.949 ; gain = 0.000 ; free physical = 181 ; free virtual = 1701
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 301 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net System_i/rgb2dvi_0/U0/PixelClkIO
INFO: [Opt 31-194] Inserted BUFG System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net System_i/rgb2dvi_0/U0/SerialClkIO
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 120db5b38

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2124.949 ; gain = 0.000 ; free physical = 181 ; free virtual = 1701
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: cfeb283f

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2124.949 ; gain = 0.000 ; free physical = 182 ; free virtual = 1702
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8879bef4

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2124.949 ; gain = 0.000 ; free physical = 182 ; free virtual = 1702
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2124.949 ; gain = 0.000 ; free physical = 182 ; free virtual = 1702
Ending Logic Optimization Task | Checksum: 8879bef4

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2124.949 ; gain = 0.000 ; free physical = 182 ; free virtual = 1702

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.059 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 8879bef4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 272 ; free virtual = 1684
Ending Power Optimization Task | Checksum: 8879bef4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2521.184 ; gain = 396.234 ; free physical = 278 ; free virtual = 1690

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8879bef4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 278 ; free virtual = 1690
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 16 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2521.184 ; gain = 765.754 ; free physical = 278 ; free virtual = 1690
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 267 ; free virtual = 1681
INFO: [Common 17-1381] The checkpoint '/home/sergiu/Documents/DDC/DDC.runs/impl_1/System_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file System_wrapper_drc_opted.rpt -pb System_wrapper_drc_opted.pb -rpx System_wrapper_drc_opted.rpx
Command: report_drc -file System_wrapper_drc_opted.rpt -pb System_wrapper_drc_opted.pb -rpx System_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sergiu/Documents/DDC/DDC.runs/impl_1/System_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 261 ; free virtual = 1676
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6c50a7f4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 261 ; free virtual = 1676
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 261 ; free virtual = 1676

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'System_i/Shift_register_2/inst/resultLine[71]_i_1' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	System_i/Shift_register_2/inst/resultLine_reg[3] {FDRE}
	System_i/Shift_register_2/inst/resultLine_reg[4] {FDRE}
	System_i/Shift_register_2/inst/resultLine_reg[5] {FDRE}
WARNING: [Place 30-568] A LUT 'System_i/Shift_register_0/inst/resultLine[71]_i_1' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	System_i/Shift_register_0/inst/resultLine_reg[5] {FDRE}
	System_i/Shift_register_0/inst/resultLine_reg[4] {FDRE}
	System_i/Shift_register_0/inst/resultLine_reg[3] {FDRE}
WARNING: [Place 30-568] A LUT 'System_i/Shift_register_1/inst/resultLine[71]_i_1' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	System_i/Shift_register_1/inst/resultLine_reg[5] {FDRE}
	System_i/Shift_register_1/inst/resultLine_reg[8] {FDRE}
	System_i/Shift_register_1/inst/resultLine_reg[7] {FDRE}
	System_i/Shift_register_1/inst/resultLine_reg[2] {FDRE}
	System_i/Shift_register_1/inst/resultLine_reg[1] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c8e985dc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 256 ; free virtual = 1674

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 197848ec6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 252 ; free virtual = 1670

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 197848ec6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 252 ; free virtual = 1670
Phase 1 Placer Initialization | Checksum: 197848ec6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 252 ; free virtual = 1670

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d2cb5a7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 243 ; free virtual = 1660

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 232 ; free virtual = 1650

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1ee403701

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 232 ; free virtual = 1650
Phase 2 Global Placement | Checksum: 12ab45210

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 232 ; free virtual = 1650

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12ab45210

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 232 ; free virtual = 1650

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bb9c8eb3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 232 ; free virtual = 1650

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1066b49ab

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 232 ; free virtual = 1650

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b9f95697

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 232 ; free virtual = 1650

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17c7b96ee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 229 ; free virtual = 1647

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 137f7307c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 229 ; free virtual = 1647

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 137f7307c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 229 ; free virtual = 1647
Phase 3 Detail Placement | Checksum: 137f7307c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 229 ; free virtual = 1647

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 101654e4c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 101654e4c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 231 ; free virtual = 1649
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.443. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: a25f17ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 231 ; free virtual = 1649
Phase 4.1 Post Commit Optimization | Checksum: a25f17ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 231 ; free virtual = 1649

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a25f17ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 231 ; free virtual = 1650

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: a25f17ac

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 231 ; free virtual = 1650

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13ab23bfe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 231 ; free virtual = 1650
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13ab23bfe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 231 ; free virtual = 1650
Ending Placer Task | Checksum: 1103852ed

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 248 ; free virtual = 1666
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 19 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 248 ; free virtual = 1666
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 242 ; free virtual = 1665
INFO: [Common 17-1381] The checkpoint '/home/sergiu/Documents/DDC/DDC.runs/impl_1/System_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file System_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 235 ; free virtual = 1654
INFO: [runtcl-4] Executing : report_utilization -file System_wrapper_utilization_placed.rpt -pb System_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 243 ; free virtual = 1662
INFO: [runtcl-4] Executing : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 242 ; free virtual = 1661
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 46a0dff3 ConstDB: 0 ShapeSum: c99772fa RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 152c0d37b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 139 ; free virtual = 1496
Post Restoration Checksum: NetGraph: 8846b503 NumContArr: ca7a1e78 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 152c0d37b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 139 ; free virtual = 1496

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 152c0d37b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 118 ; free virtual = 1470

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 152c0d37b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 122 ; free virtual = 1466
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18b4a6a07

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 135 ; free virtual = 1453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.356  | TNS=0.000  | WHS=-2.172 | THS=-94.211|

Phase 2 Router Initialization | Checksum: 1405492ef

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 135 ; free virtual = 1453

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c12856d2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 137 ; free virtual = 1456

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.462  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 203fff691

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 136 ; free virtual = 1454

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.462  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 659025b8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 136 ; free virtual = 1454
Phase 4 Rip-up And Reroute | Checksum: 659025b8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 136 ; free virtual = 1454

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 659025b8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 136 ; free virtual = 1454

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 659025b8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 136 ; free virtual = 1454
Phase 5 Delay and Skew Optimization | Checksum: 659025b8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 136 ; free virtual = 1454

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 63630a92

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 135 ; free virtual = 1454
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.577  | TNS=0.000  | WHS=-0.102 | THS=-0.102 |

Phase 6.1 Hold Fix Iter | Checksum: a683e5f2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 135 ; free virtual = 1453
Phase 6 Post Hold Fix | Checksum: d185f9ac

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 135 ; free virtual = 1453

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.439733 %
  Global Horizontal Routing Utilization  = 0.362999 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10619edd7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 135 ; free virtual = 1453

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10619edd7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 134 ; free virtual = 1452

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ba96872c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 134 ; free virtual = 1452

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: f19be05f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 134 ; free virtual = 1452
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.577  | TNS=0.000  | WHS=0.058  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f19be05f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 134 ; free virtual = 1452
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 169 ; free virtual = 1487

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 19 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 169 ; free virtual = 1487
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2521.184 ; gain = 0.000 ; free physical = 162 ; free virtual = 1486
INFO: [Common 17-1381] The checkpoint '/home/sergiu/Documents/DDC/DDC.runs/impl_1/System_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file System_wrapper_drc_routed.rpt -pb System_wrapper_drc_routed.pb -rpx System_wrapper_drc_routed.rpx
Command: report_drc -file System_wrapper_drc_routed.rpt -pb System_wrapper_drc_routed.pb -rpx System_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sergiu/Documents/DDC/DDC.runs/impl_1/System_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file System_wrapper_methodology_drc_routed.rpt -pb System_wrapper_methodology_drc_routed.pb -rpx System_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file System_wrapper_methodology_drc_routed.rpt -pb System_wrapper_methodology_drc_routed.pb -rpx System_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sergiu/Documents/DDC/DDC.runs/impl_1/System_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb -rpx System_wrapper_power_routed.rpx
Command: report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb -rpx System_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 19 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file System_wrapper_route_status.rpt -pb System_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file System_wrapper_timing_summary_routed.rpt -pb System_wrapper_timing_summary_routed.pb -rpx System_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file System_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file System_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file System_wrapper_bus_skew_routed.rpt -pb System_wrapper_bus_skew_routed.pb -rpx System_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force System_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net System_i/Shift_register_0/inst/resultLine[71]_i_1_n_0 is a gated clock net sourced by a combinational pin System_i/Shift_register_0/inst/resultLine[71]_i_1/O, cell System_i/Shift_register_0/inst/resultLine[71]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net System_i/Shift_register_1/inst/resultLine[71]_i_1_n_0 is a gated clock net sourced by a combinational pin System_i/Shift_register_1/inst/resultLine[71]_i_1/O, cell System_i/Shift_register_1/inst/resultLine[71]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net System_i/Shift_register_2/inst/resultLine[71]_i_1_n_0 is a gated clock net sourced by a combinational pin System_i/Shift_register_2/inst/resultLine[71]_i_1/O, cell System_i/Shift_register_2/inst/resultLine[71]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT System_i/Shift_register_0/inst/resultLine[71]_i_1 is driving clock pin of 3 cells. This could lead to large hold time violations. First few involved cells are:
    System_i/Shift_register_0/inst/resultLine_reg[3] {FDRE}
    System_i/Shift_register_0/inst/resultLine_reg[4] {FDRE}
    System_i/Shift_register_0/inst/resultLine_reg[5] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT System_i/Shift_register_1/inst/resultLine[71]_i_1 is driving clock pin of 9 cells. This could lead to large hold time violations. First few involved cells are:
    System_i/Shift_register_1/inst/resultLine_reg[0] {FDRE}
    System_i/Shift_register_1/inst/resultLine_reg[1] {FDRE}
    System_i/Shift_register_1/inst/resultLine_reg[2] {FDRE}
    System_i/Shift_register_1/inst/resultLine_reg[3] {FDRE}
    System_i/Shift_register_1/inst/resultLine_reg[4] {FDRE}
    System_i/Shift_register_1/inst/resultLine_reg[5] {FDRE}
    System_i/Shift_register_1/inst/resultLine_reg[6] {FDRE}
    System_i/Shift_register_1/inst/resultLine_reg[7] {FDRE}
    System_i/Shift_register_1/inst/resultLine_reg[8] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT System_i/Shift_register_2/inst/resultLine[71]_i_1 is driving clock pin of 3 cells. This could lead to large hold time violations. First few involved cells are:
    System_i/Shift_register_2/inst/resultLine_reg[3] {FDRE}
    System_i/Shift_register_2/inst/resultLine_reg[4] {FDRE}
    System_i/Shift_register_2/inst/resultLine_reg[5] {FDRE}
WARNING: [DRC RTSTAT-10] No routable loads: 12 net(s) have no routable loads. The problem bus(es) and/or net(s) are System_i/fifo_1280_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, System_i/fifo_1280_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, System_i/fifo_1280_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, System_i/fifo_1280_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, System_i/fifo_1280_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, System_i/fifo_1280_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, System_i/fifo_1280_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, System_i/fifo_1280_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, System_i/fifo_1280_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, System_i/fifo_1280_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i, System_i/fifo_1280_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i, and System_i/fifo_1280_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 26854528 bits.
Writing bitstream ./System_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 26 Warnings, 10 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2702.426 ; gain = 181.242 ; free physical = 462 ; free virtual = 1479
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 17:14:05 2019...
