// Seed: 4072212827
module module_0;
  wire id_1, id_2;
  wire id_3;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    output tri id_2,
    output tri0 id_3,
    output tri id_4
);
  assign id_2 = 1;
  wire id_6;
  wor id_7, id_8;
  tri0 id_9 = {id_9, 1};
  assign id_7 = 'd0;
  wire id_10;
  wire id_11;
  always id_1 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input tri1 id_1,
    output uwire id_2,
    input tri1 id_3,
    input wire id_4,
    input tri0 id_5,
    output wire id_6
);
  wire id_8;
  module_0 modCall_1 ();
  if (id_0) begin : LABEL_0
    wire id_9;
    id_10(
        .id_0(1), .id_1(1), .id_2(id_4), .id_3(1)
    );
  end
endmodule
