---
layout: page
permalink: /about/
---

---

Jump to: [Education](#education) â€¢ [Skills](#skills) â€¢ [Experience](#work-experience) â€¢ [Achievements](#achievements) â€¢ [Publications](#publications)

---

<br>

## <a id="about-me">ğŸ™‹â€â™‚ï¸ About Me</a>
I am currently pursuing PhD in Computer Science and Engineering under the guidance of Dr Swaroop Ghosh in the Lab of Green and secure Integrated Circuit Systems ([LOGICS](https://personal.psu.edu/szg212)) at Penn State University. My research is on developing security designs in hardware for protecting RISC-V based SoCs and their supply chain.

<br>


## <a id="education">ğŸ‘¨â€ğŸ“ Education</a>

**Ph.D.** â€¢ [The Pennsylvania State University](https://www.psu.edu/) | â€¢ May'21

**B.Tech.** â€¢ [National Institute of Technology Durgapur](https://nitdgp.ac.in) | â€¢ Jun'14

<br>


## <a id="skills">ğŸ› ï¸ Skills</a>

**Programming:** C/C++, Python, Java, C#, CHISEL, Scala, Verilog <br>
**Software:** Synopsys VCS, Xilinx Vivado, Cadence Virtuoso, Visual Studio, Perforce <br>
**Technologies/Frameworks:** RocketChip (RISC-V), GNU/Linux, Git, Microsoft .NET, Android SDK

<br>


## <a id="work-experience">ğŸ‘¨â€ğŸ’¼ Research and Work Experience</a>


<details>
    <summary markdown="span">**PhD Researcher** â€¢ [The Pennsylvania State University](https://www.psu.edu/) â€¢ Aug'16 - May'21</summary>
    <ul>
        <li>
            <strong>Security Extensions for RISC-V:</strong> Developed a RISC-V hardware accelerator platform for protection against 
            common memory corruption vulnerabilities, such as, buffer overflows using hardware shadow stacks, PUF-based 
            randomized canaries, and hardware bounds checking.
        </li>
        <li>
            <strong>Data Leakage Exploits using Hardware Trojans:</strong> Developed a hardware Trojan based system exploit that can 
            leak data from a processâ€™s address space and perform privilege escalation.
        </li>
        <li>
            <strong>Camouflaged Gates for Reverse Engineering Prevention:</strong> Developed a multi-input multi-function 
            camouflaged gate based on threshold voltage logic to prevent reverse engineering of circuits. Developed a 
            charge-trap and NV-FeFET based camouflaged gate to thwart RE attacks involving untrusted foundries.
        </li>
    </ul>
</details>

<details>
    <summary markdown="span">**Digital Design Engineer Intern** â€¢ [SiFive, Inc.](https://www.sifive.com) â€¢ May - Aug'19,'20</summary>
    <ul>
        <li>
            <strong>Unified Overlay API:</strong> Prototyped a new unified API for overlay placement for peripheral CHISEL devices to 
            facilitate faster and easier overlay instantiations for both FPGA and ASIC platforms.
        </li>
        <li>
            <strong>SiFive Address Guard Extension Module:</strong> Designed security architectures for policy-based memory protection 
            in SiFive Core IPs. Implemented security module RTL using CHISEL and created system test code in C for design sanity checks.
        </li>
    </ul>
</details>

<details>
    <summary markdown="span">**Software Engineer** â€¢ [Samsung R&D Institute India](https://research.samsung.com/sri-n) â€¢ Jun'14 - Dec'15</summary>
    <ul>
        <li>
            <strong>Samsung Knox:</strong> Worked on development and commercialization of Samsung Knox, an enterprise mobile 
            security solution by Samsung. Refined Knox application experience during OS upgrades for mobile devices. 
            Performed automated upstream sanity checks of Knox containers.
        </li>
    </ul>
</details>

<details>
    <summary markdown="span">**Summer Research Intern** â€¢ [Saha Institute of Nuclear Physics](https://www.saha.ac.in/web/summer-home) â€¢ Jun'14 - Dec'15</summary>
    <ul>
        <li>
            <strong>Automated Rough Set Clustering:</strong> Implemented an automated unsupervised rough-set clustering 
            methodology for pattern recognition. [Supervisor: <a href="https://www.saha.ac.in/cs/gautam.garai/">Dr. Gautam Garai</a>, Scientist â€˜Gâ€™, Comp. Sc. Div., SINP]
        </li>
    </ul>
</details>

<br>


## <a id="teaching-experience">ğŸ‘¨â€ğŸ« Teaching Experience</a>

<details>
    <summary markdown="span">**Teaching Assistant** â€¢ [CMPSC131, PennState](https://bulletins.psu.edu/university-course-descriptions/undergraduate/cmpsc/) â€¢ Aug'20 - May'21</summary>
    <ul>
        <li>
            Assisted a class of over 600 students during weekly programming labs, recitations, and office hours.
        </li>
        <li>
            Set up dev environment and assignment submission infrastructure with version control to aid students.
        </li>
        <li>
            Set up and assisted in various course logistics including setting up Microsoft Teams classroom to facilitate 
            classroom discussions during remote learning
        </li>
    </ul>
</details>

<details>
    <summary markdown="span">**Teaching Assistant** â€¢ [CMPSC101, PennState](https://bulletins.psu.edu/university-course-descriptions/undergraduate/cmpsc/) â€¢ Aug'16 - May'17</summary>
    <ul>
        <li>
            Assisted a class of 200 students during weekly programming labs, recitations, and office hours.
        </li>
        <li>
            Taught python concepts during programming labs.
        </li>
        <li>
            Prepared and graded assignments and exams.
        </li>
    </ul>
</details>

<details>
    <summary markdown="span">**Primary Course Instructor** â€¢ [CDA3201, USF](https://catalog.usf.edu/content.php?filter%5B27%5D=CDA&filter%5B29%5D=3201&filter%5Bcourse_type%5D=-1&filter%5Bkeyword%5D=&filter%5B32%5D=1&filter%5Bcpage%5D=1&cur_cat_oid=13&expand=&navoid=1570&search_database=Filter&filter%5Bexact_match%5D=1#acalog_template_course_filter) â€¢ May - Aug'16</summary>
    <ul>
        <li>Taught a class of 50 students.</li>
        <li>Prepared course outline, lecture materials and assignments.</li>
    </ul>
</details>

<details>
    <summary markdown="span">**Instructor** â€¢ [Programming Resource Centre](https://www.usf.edu/engineering/cse/undergraduate/prc-info.aspx) â€¢ Jan - Aug'16</summary>
    <ul>
        <li>TAssisted students from various disciplines with programming concepts.</li>
    </ul>
</details>

<br>


## <a id="achievements">ğŸ† Achievements</a>

* **Graduate Teaching Assistantship Award** for outstanding contributions at PennState EECS, 2021
* **Best Paper Award** in Annual Conference of American Society for Engineering Education (ASEE) ECE Division, 2020
* **Best Poster Award** in IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2017
* **Top 5 Finalist** for Embedded Security Challenge in Cybersecurity Awareness Week (CSAW), 2017
* **A. Richard Newton Young Fellow** fellowship for the 53rd Design Automation Conference (DAC), 2016

<br>




## <a id="publications">ğŸ“œ Publications</a>

### Journals
* M.N.I. Khan, **A. De** et al., â€œCache-Out: Leaking Cache Memory Using Hardware Trojan,â€ _IEEE Transactions on VLSI (**TVLSI**)_, 2020.
* **A. De** et al., â€œHardware Assisted Buffer Protection Mechanisms for Embedded RISC-V,â€ _IEEE Transactions on Computer Aided Design (**TCAD**)_, 2020
* **A. De** et al., â€œHarTBleed: Using Hardware Trojans for Data Leakage Exploits,â€ _IEEE Transactions on VLSI (**TVLSI**)_, 2020
* J. Jang, **A. De** et al., â€œThreshold-defined logic and interconnect for protection against reverse engineering,â€ _IEEE Transactions on Computer-Aided Design on Integrated Circuits and Systems (**TCAD**)_, 2018
* J. Jang, **A. De** et al., â€œThreshold-defined logic and interconnect for protection against reverse engineering,â€ _IEEE Transactions on Computer-Aided Design on Integrated Circuits and Systems (**TCAD**)_, 2018
* B. Sen, A. Nag, **A. De** el al., â€œTowards the hierarchical design of multilayer QCA logic circuit,â€ _Journal of Computational 
Science (**JCS**)_, 2015

### Conference papers
* A. De et al., â€œHands-On Cybersecurity Curriculum using a Modular Training Kit,â€ American Society for Engineering Education (ASEE), 2020
* K. Nagarajan et al., â€œRecent advances in Emerging Technology-based Security Primitives, Attacks and Mitigation,â€ International Midwest Symposium on Circuits and Systems (MWSCAS), 2020
* N. Gattu et al., â€œPower side channel attack analysis and detection,â€ International Conference on Computer Aided Design (ICCAD), 2020
* W. Zhang et al., â€œArmorPLC: A Platform for Cyber Security Threat Assessments for PLCs,â€ International Conference on Production Research (ICPR), 2020
* K. Nagarajan et al., â€œTrappeD: DRAM trojan designs for information leakage and fault injection attacks,â€Microprocessor Test and Verification Conference (MTV), 2019
* A. De et al., â€œFIXER: Flow Integrity Extensions in Embedded RISC-V,â€ Design Automation and Test in Europe(DATE), 2019
* A. De et al., â€œCTCG: Charge-trap based camouflaged gates for reverse engineering prevention,â€ IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2018
* A. De and S. Ghosh, â€œPreventing Reverse Engineering using threshold voltage defined multi-input camouflaged gates,â€ IEEE International Symposium on Technologies for Homeland Security (HST), 2017
* J. Jang et al., â€œRecent trends in Intellectual Property (IP) protection from reverse engineering,â€ Microprocessor Test and Verification Conference (MTV), 2016
* S. Ghosh et al., â€œSecurity and privacy threats to on-chip Non-Volatile Memories and countermeasures,â€ IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2016
* B. Sen et al., â€œMultilayer design of QCA multiplexer,â€ Annual IEEE India Conference (INDICON), 2013
