synthesis:  version Diamond (64-bit) 3.10.2.115

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Sat Dec 08 15:54:06 2018


Command Line:  synthesis -f KanalogBuffer_kabuf1_lattice.synproj -gui -msgset C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = kbuf_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1 (searchpath added)
-p C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/kabuf1 (searchpath added)
-p C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1 (searchpath added)
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/kbuf_top.v
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/edge_det.v
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/sig_sync.v
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/SR_Latch.v
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/delay.v
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/Latch_SR_N.v
NGD file = KanalogBuffer_kabuf1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v. VERI-1482
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/edge_det.v. VERI-1482
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/sig_sync.v. VERI-1482
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/sr_latch.v. VERI-1482
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/delay.v. VERI-1482
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/latch_sr_n.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): kbuf_top
INFO - synthesis: c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(1): compiling module kbuf_top. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): compiling module OSCH(NOM_FREQ="66.50"). VERI-1018
INFO - synthesis: c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/delay.v(1): compiling module delay. VERI-1018
INFO - synthesis: c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/edge_det.v(1): compiling module edge_det. VERI-1018
INFO - synthesis: c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/sig_sync.v(1): compiling module sig_sync. VERI-1018
INFO - synthesis: c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/sr_latch.v(1): compiling module SR_Latch_N. VERI-1018
INFO - synthesis: c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/latch_sr_n.v(1): compiling module Latch_SR_N. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82): compiling module BB. VERI-1018
WARNING - synthesis: c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(190): expression size 32 truncated to fit in target size 3. VERI-1209
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = kbuf_top.
WARNING - synthesis: c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(160): Removing unused instance _88. VDB-5034
WARNING - synthesis: c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(161): Removing unused instance _89. VDB-5034
WARNING - synthesis: c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(162): Removing unused instance _90. VDB-5034
WARNING - synthesis: c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(163): Removing unused instance _91. VDB-5034
WARNING - synthesis: c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(164): Removing unused instance _92. VDB-5034
WARNING - synthesis: c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(165): Removing unused instance _93. VDB-5034
WARNING - synthesis: c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(166): Removing unused instance _94. VDB-5034
WARNING - synthesis: c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(167): Removing unused instance . VDB-5034



WARNING - synthesis: Skipping pad insertion on kdata_io[7] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on kdata_io[6] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on kdata_io[5] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on kdata_io[4] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on kdata_io[3] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on kdata_io[2] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on kdata_io[1] due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on kdata_io[0] due to black_box_pad_pin attribute.
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in kbuf_top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file KanalogBuffer_kabuf1.ngd.

################### Begin Area Report (kbuf_top)######################
Number of register bits => 92 of 7209 (1 % )
BB => 8
FD1P3IX => 77
FD1S3AX => 2
FD1S3IX => 13
GSR => 1
IB => 22
LUT4 => 52
OB => 48
OSCH => 1
PFUMX => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : fpga_clk, loads : 92
Clock Enable Nets
Number of Clock Enables: 11
Top 10 highest fanout Clock Enables:
  Net : fpga_clk_enable_42, loads : 9
  Net : fpga_clk_enable_26, loads : 8
  Net : fpga_clk_enable_18, loads : 8
  Net : fpga_clk_enable_77, loads : 1
  Net : fpga_clk_enable_49, loads : 1
  Net : fpga_clk_enable_9, loads : 1
  Net : fpga_clk_enable_63, loads : 1
  Net : fpga_clk_enable_56, loads : 1
  Net : fpga_clk_enable_33, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n994, loads : 78
  Net : sr1/dac_out_c_2, loads : 19
  Net : ser_load_edge/resync, loads : 17
  Net : xstate_c_0, loads : 16
  Net : fpga_clk_enable_77, loads : 16
  Net : xstate_c_1, loads : 15
  Net : xstate_c_2, loads : 14
  Net : kreset_c, loads : 11
  Net : t_out_N_57, loads : 9
  Net : fpga_clk_enable_42, loads : 9
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fpga_clk]                |  200.000 MHz|  121.610 MHz|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 58.254  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.562  secs
--------------------------------------------------------------
