// Seed: 372216583
`timescale 1 ps / 1 ps `resetall `timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    input id_3,
    output logic id_4
);
  logic id_5;
  assign id_2 = 1;
endmodule
