Flow report for MAX1000
Mon Feb  4 20:12:26 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Mon Feb  4 20:12:26 2019           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; MAX1000                                         ;
; Top-level Entity Name              ; MAX1000                                         ;
; Family                             ; MAX 10                                          ;
; Device                             ; 10M16SAU169C8G                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 222 / 15,840 ( 1 % )                            ;
;     Total combinational functions  ; 203 / 15,840 ( 1 % )                            ;
;     Dedicated logic registers      ; 140 / 15,840 ( < 1 % )                          ;
; Total registers                    ; 140                                             ;
; Total pins                         ; 7 / 130 ( 5 % )                                 ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 5,632 / 562,176 ( 1 % )                         ;
; Embedded Multiplier 9-bit elements ; 2 / 90 ( 2 % )                                  ;
; Total PLLs                         ; 1 / 1 ( 100 % )                                 ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                   ;
; ADC blocks                         ; 0 / 1 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/04/2019 20:11:48 ;
; Main task         ; Compilation         ;
; Revision Name     ; MAX1000             ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                ;
+-----------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                         ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+-----------------------------------------+----------------------------------------+---------------+-------------+----------------+
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION      ; On                                     ; Off           ; --          ; --             ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION      ; On                                     ; Off           ; --          ; --             ;
; ALM_REGISTER_PACKING_EFFORT             ; High                                   ; Medium        ; --          ; --             ;
; COMPILER_SIGNATURE_ID                   ; 115410744367553.154930750818211        ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT                  ; Verilog Hdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                     ; VCS                                    ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                          ; 1 ps                                   ; --            ; --          ; eda_simulation ;
; ENABLE_SIGNALTAP                        ; On                                     ; --            ; --          ; --             ;
; FLOW_ENABLE_POWER_ANALYZER              ; On                                     ; Off           ; --          ; --             ;
; IOBANK_VCCIO                            ; 3.3V                                   ; --            ; --          ; 1A             ;
; IOBANK_VCCIO                            ; 3.3V                                   ; --            ; --          ; 2              ;
; IOBANK_VCCIO                            ; 3.3V                                   ; --            ; --          ; 5              ;
; IOBANK_VCCIO                            ; 3.3V                                   ; --            ; --          ; 8              ;
; MAX_CORE_JUNCTION_TEMP                  ; 85                                     ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                  ; 0                                      ; --            ; --          ; --             ;
; MISC_FILE                               ; src/PLL/PLL.bsf                        ; --            ; --          ; --             ;
; MISC_FILE                               ; src/PLL/PLL_bb.v                       ; --            ; --          ; --             ;
; MISC_FILE                               ; src/PLL/PLL.ppf                        ; --            ; --          ; --             ;
; OPTIMIZATION_MODE                       ; Aggressive Area                        ; Balanced      ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS          ; Half Signal Swing                      ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS          ; Half Signal Swing                      ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS         ; Half Vccio                             ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS         ; Half Vccio                             ; --            ; --          ; --             ;
; PARTITION_COLOR                         ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL     ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE                  ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA ; On                                     ; Off           ; --          ; --             ;
; POWER_BOARD_THERMAL_MODEL               ; None (CONSERVATIVE)                    ; --            ; --          ; --             ;
; POWER_DEFAULT_INPUT_IO_TOGGLE_RATE      ; 12.5 %                                 ; 12.5%         ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION           ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY                ; output_files                           ; --            ; --          ; --             ;
; SEARCH_PATH                             ; src                                    ; --            ; --          ; --             ;
; USE_SIGNALTAP_FILE                      ; output_files/stp2.stp                  ; --            ; --          ; --             ;
+-----------------------------------------+----------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:18     ; 1.0                     ; 1185 MB             ; 00:00:34                           ;
; Fitter                    ; 00:00:08     ; 1.0                     ; 1537 MB             ; 00:00:09                           ;
; Assembler                 ; 00:00:03     ; 1.0                     ; 1024 MB             ; 00:00:01                           ;
; Power Analyzer            ; 00:00:02     ; 1.1                     ; 1403 MB             ; 00:00:02                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.1                     ; 1040 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1300 MB             ; 00:00:01                           ;
; Total                     ; 00:00:34     ; --                      ; --                  ; 00:00:49                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                           ;
+---------------------------+------------------+-------------+-------------+----------------+
; Module Name               ; Machine Hostname ; OS Name     ; OS Version  ; Processor type ;
+---------------------------+------------------+-------------+-------------+----------------+
; Analysis & Synthesis      ; thor             ; Fedora Core ; Fedora Core ; x86_64         ;
; Fitter                    ; thor             ; Fedora Core ; Fedora Core ; x86_64         ;
; Assembler                 ; thor             ; Fedora Core ; Fedora Core ; x86_64         ;
; Power Analyzer            ; thor             ; Fedora Core ; Fedora Core ; x86_64         ;
; TimeQuest Timing Analyzer ; thor             ; Fedora Core ; Fedora Core ; x86_64         ;
; EDA Netlist Writer        ; thor             ; Fedora Core ; Fedora Core ; x86_64         ;
+---------------------------+------------------+-------------+-------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000
quartus_fit --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000
quartus_asm --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000
quartus_pow --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000
quartus_sta MAX1000 -c MAX1000
quartus_eda --read_settings_files=off --write_settings_files=off MAX1000 -c MAX1000



