/afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/mux4_1.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/mux4_1.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module mux4_1

Top level modules:
	mux4_1

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/control.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/control.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module control

Top level modules:
	control

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memc.syn.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memc.syn.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memc

Top level modules:
	memc

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/final_memory.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/final_memory.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module final_memory

Top level modules:
	final_memory

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/register4b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/register4b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module register3b

Top level modules:
	register3b

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/dff_stall.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/dff_stall.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module dff_stall

Top level modules:
	dff_stall

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/rf_hier.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/rf_hier.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module rf_hier

Top level modules:
	rf_hier

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memory2c_align.syn.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memory2c_align.syn.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memory2c_align

Top level modules:
	memory2c_align

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/rf.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/rf.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module rf

Top level modules:
	rf

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/nand2.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/nand2.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module nand2

Top level modules:
	nand2

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/proc.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/proc.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module proc

Top level modules:
	proc

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/mux2_1_16b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/mux2_1_16b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module mux2_1_16b

Top level modules:
	mux2_1_16b

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/xor3.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/xor3.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module xor3

Top level modules:
	xor3

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/cache.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/cache.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module cache

Top level modules:
	cache

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/rotateRight.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/rotateRight.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module rotateRight

Top level modules:
	rotateRight

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/controlCase.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/controlCase.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module controlCase

Top level modules:
	controlCase

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memory2c.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memory2c.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/register2b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/register2b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module register2b

Top level modules:
	register2b

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/final_memory.syn.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/final_memory.syn.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module final_memory

Top level modules:
	final_memory

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/rca_4b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/rca_4b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module rca_4b

Top level modules:
	rca_4b

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/dffe.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/dffe.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module dffe

Top level modules:
	dffe

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/mem_system_ref.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/mem_system_ref.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module mem_system_ref

Top level modules:
	mem_system_ref

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/mem_system_perfbench.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/mem_system_perfbench.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module mem_system_perfbench

Top level modules:
	mem_system_perfbench

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/rotateLeft.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/rotateLeft.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module rotateLeft

Top level modules:
	rotateLeft

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/clkrst.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/clkrst.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module clkrst

Top level modules:
	clkrst

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/branchLogic.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/branchLogic.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module branchLogic

Top level modules:
	branchLogic

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/barrelShifter.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/barrelShifter.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module barrelShifter

Top level modules:
	barrelShifter

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memory2c.syn.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memory2c.syn.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memory2c

Top level modules:
	memory2c

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/mem_system_randbench.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/mem_system_randbench.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module mem_system_randbench

Top level modules:
	mem_system_randbench

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/invalidOpCode.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/invalidOpCode.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module invalidOpCode

Top level modules:
	invalidOpCode

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/proc_hier_pbench.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/proc_hier_pbench.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module proc_hier_pbench

Top level modules:
	proc_hier_pbench

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/mem_system_hier.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/mem_system_hier.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module mem_system_hier

Top level modules:
	mem_system_hier

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/alu.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/alu.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module alu

Top level modules:
	alu

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/barrelShifter_hier.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/barrelShifter_hier.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module barrelShifter_hier

Top level modules:
	barrelShifter_hier

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memv.syn.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memv.syn.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memv

Top level modules:
	memv

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/stallmem.syn.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/stallmem.syn.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module stallmem

Top level modules:
	stallmem

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/control_hier.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/control_hier.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module control_hier

Top level modules:
	control_hier

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memStateMachine_Set.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memStateMachine_Set.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memStateMachine_Set

Top level modules:
	memStateMachine_Set

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/shiftLeft.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/shiftLeft.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module shiftLeft

Top level modules:
	shiftLeft

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/hazard.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/hazard.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module hazard

Top level modules:
	hazard

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/proc_hier.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/proc_hier.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module proc_hier

Top level modules:
	proc_hier

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/mem_system.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/mem_system.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module mem_system

Top level modules:
	mem_system

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/four_bank_mem.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/four_bank_mem.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module four_bank_mem

Top level modules:
	four_bank_mem

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/rca_16b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/rca_16b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module rca_16b

Top level modules:
	rca_16b

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/shiftRightL.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/shiftRightL.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module shiftRightL

Top level modules:
	shiftRightL

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/dff.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/dff.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module dff

Top level modules:
	dff

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/proc_hier_bench.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/proc_hier_bench.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module proc_hier_bench

Top level modules:
	proc_hier_bench

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memc.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memc.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memc

Top level modules:
	memc

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memv.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memv.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memv

Top level modules:
	memv

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/shiftRightA.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/shiftRightA.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module shiftRightA

Top level modules:
	shiftRightA

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/fullAdder_1b.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/fullAdder_1b.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module fullAdder_1b

Top level modules:
	fullAdder_1b

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/stallmem.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/stallmem.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module stallmem

Top level modules:
	stallmem

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memory2c_align.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/memory2c_align.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module memory2c_align

Top level modules:
	memory2c_align

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/waySelect.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/waySelect.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module waySelect

Top level modules:
	waySelect

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/xor2.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/xor2.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module xor2

Top level modules:
	xor2

} {} {}} /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/register.v {1 {vlog -work work -stats=none /afs/cs.wisc.edu/u/t/i/tianen/public/ECE552/assigns-teann/project/demo3/verilog/register.v
Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
-- Compiling module register

Top level modules:
	register

} {} {}}
