

module or_gate_tb;
    reg a, b;
    wire y;

    
    or_gate uut (
        .a(a),
        .b(b),
        .y(y)
    );

    initial begin
        // Initialize inputs
        a = 0; b = 0;
        #10 a = 0; b = 1;
        #10 a = 1; b = 0;
        #10 a = 1; b = 1;
        #10 $finish;
    end

    
    initial begin
        $dumpfile("or_gate.vcd");
        $dumpvars(0, or_gate_tb);
    end
endmodule
