=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.002033 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000845/0 sec (0.000371/0 sec, 0.000474/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.000244/0 sec (0.00016/0.00016 sec, 8.4e-05/8.4e-05 sec )
[LOG] Total clause minimization time: 0.000455/0 sec (0.000177/0.000177 sec, 0.000278/0.000278 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.002758 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.001777 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000663/0 sec (0.000273/0 sec, 0.00039/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.000187/0 sec (0.000115/0.000115 sec, 7.2e-05/7.2e-05 sec )
[LOG] Total clause minimization time: 0.000361/0 sec (0.000128/0.000128 sec, 0.000233/0.000233 sec )
[LOG] Total clause size reduction: 58 --> 24 (16 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.8 --> 2.4 (5.33333 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.002396 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.016979 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 91 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015036/0 sec (0.000866/0 sec, 0.000908/0 sec, 0.003344/0 sec, 0.009918/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.002526/0 sec (0.000381/0.000381 sec, 0.000159/0.000159 sec, 0.000491/0.000491 sec, 0.001495/0.001495 sec )
[LOG] Total clause minimization time: 0.010928/0 sec (0.000435/0.000435 sec, 0.000619/0.000619 sec, 0.002421/0.002421 sec, 0.007453/0.007453 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.017798 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 164 8 2 1 152
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.014044 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 79 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.012367/0 sec (0.000604/0 sec, 0.000737/0 sec, 0.002612/0 sec, 0.008414/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.001968/0 sec (0.000257/0.000257 sec, 0.000132/0.000132 sec, 0.000396/0.000396 sec, 0.001183/0.001183 sec )
[LOG] Total clause minimization time: 0.008996/0 sec (0.000298/0.000298 sec, 0.000483/0.000483 sec, 0.001879/0.001879 sec, 0.006336/0.006336 sec )
[LOG] Total clause size reduction: 694 --> 276 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.8438 --> 4.3125 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.014734 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 136 8 2 1 124
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.224152 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 623 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 621 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.220551/0 sec (0.001406/0 sec, 0.001378/0 sec, 0.00465/0 sec, 0.013917/0 sec, 0.047369/0 sec, 0.151831/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.032962/0 sec (0.000626/0.000626 sec, 0.000235/0.000235 sec, 0.000672/0.000672 sec, 0.001783/0.001783 sec, 0.004791/0.004791 sec, 0.024855/0.024855 sec )
[LOG] Total clause minimization time: 0.174606/0 sec (0.000716/0.000716 sec, 0.00098/0.00098 sec, 0.003519/0.003519 sec, 0.011021/0.011021 sec, 0.039536/0.039536 sec, 0.118834/0.118834 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.22509 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 740 12 2 1 722
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.211447 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 602 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 601 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.20825/1 sec (0.000885/0 sec, 0.001133/0 sec, 0.00383/1 sec, 0.011185/0 sec, 0.039782/0 sec, 0.151435/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.025797/0 sec (0.00038/0.00038 sec, 0.000192/0.000192 sec, 0.000563/0.000563 sec, 0.0014/0.0014 sec, 0.00398/0.00398 sec, 0.019282/0.019282 sec )
[LOG] Total clause minimization time: 0.17025/0 sec (0.000453/0.000453 sec, 0.000791/0.000791 sec, 0.002864/0.002864 sec, 0.008727/0.008727 sec, 0.03307/0.03307 sec, 0.124345/0.124345 sec )
[LOG] Total clause size reduction: 4610 --> 1812 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 15.4698 --> 6.08054 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.212345 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 694 12 2 1 675
=====================  add8n.aag =====================
[LOG] Relation determinization time: 3.45895 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 3532 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3530 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.44765/4 sec (0.001983/0 sec, 0.001933/0 sec, 0.006394/0 sec, 0.019142/0 sec, 0.05691/0 sec, 0.201813/1 sec, 0.697778/0 sec, 2.46169/3 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.326786/0 sec (0.000844/0.000844 sec, 0.000335/0.000335 sec, 0.000916/0.000916 sec, 0.0023/0.0023 sec, 0.005891/0.005891 sec, 0.02251/0.02251 sec, 0.053373/0.053373 sec, 0.240617/0.240617 sec )
[LOG] Total clause minimization time: 2.99026/3 sec (0.001045/0.001045 sec, 0.001402/0.001402 sec, 0.004919/0.004919 sec, 0.015432/0.015432 sec, 0.047743/0.047743 sec, 0.170332/0.170332 sec, 0.618363/0.618363 sec, 2.13103/2.13103 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 3.46021 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.11 sec (Real time) / 3.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.47 sec (Real time) / 4.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3693 16 2 1 3669
=====================  add8y.aag =====================
[LOG] Relation determinization time: 3.29219 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 3439 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3438 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.28096/4 sec (0.001297/0 sec, 0.001465/0 sec, 0.005018/0 sec, 0.014444/0 sec, 0.047555/0 sec, 0.167655/1 sec, 0.605773/0 sec, 2.43775/3 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.260522/1 sec (0.000547/0.000547 sec, 0.000249/0.000249 sec, 0.000716/0.000716 sec, 0.001785/0.001785 sec, 0.004834/0.004834 sec, 0.019109/0.019109 sec, 0.047329/0.047329 sec, 0.185953/0.185953 sec )
[LOG] Total clause minimization time: 2.90072/3 sec (0.000669/0.000669 sec, 0.001048/0.001048 sec, 0.003801/0.003801 sec, 0.01148/0.01148 sec, 0.039696/0.039696 sec, 0.140338/0.140338 sec, 0.534317/0.534317 sec, 2.16937/2.16937 sec )
[LOG] Total clause size reduction: 24766 --> 9924 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 19.7812 --> 7.92652 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 3.29336 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.95 sec (Real time) / 3.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.15 sec (Real time) / 4.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.38 sec (Real time) / 0.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3565 16 2 1 3540
=====================  add10n.aag =====================
[LOG] Relation determinization time: 79.207 sec CPU time.
[LOG] Relation determinization time: 82 sec real time.
[LOG] Final circuit size: 15388 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15386 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 79.1428/79 sec (0.002519/0 sec, 0.002372/0 sec, 0.008007/0 sec, 0.023326/0 sec, 0.068123/0 sec, 0.228052/0 sec, 0.781413/1 sec, 2.78763/3 sec, 10.0815/10 sec, 65.1599/65 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 5.88728/7 sec (0.001132/0.001132 sec, 0.000406/0.000406 sec, 0.001141/0.001141 sec, 0.002858/0.002858 sec, 0.00703/0.00703 sec, 0.02555/0.02555 sec, 0.058409/0.058409 sec, 0.200768/0.200768 sec, 0.766969/0.766969 sec, 4.82302/4.82302 sec )
[LOG] Total clause minimization time: 67.6069/63 sec (0.001287/0.001287 sec, 0.001735/0.001735 sec, 0.006198/0.006198 sec, 0.018959/0.018959 sec, 0.057137/0.057137 sec, 0.192805/0.192805 sec, 0.694994/0.694994 sec, 2.49987/2.49987 sec, 8.95111/8.95111 sec, 55.1828/55.1828 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 79.2085 sec CPU time.
[LOG] Overall execution time: 82 sec real time.
Synthesis time: 82.11 sec (Real time) / 81.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.66 sec (Real time) / 8.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.28 sec (Real time) / 8.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 15593 20 2 1 15563
=====================  add10y.aag =====================
[LOG] Relation determinization time: 70.8106 sec CPU time.
[LOG] Relation determinization time: 74 sec real time.
[LOG] Final circuit size: 15199 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15198 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 70.749/71 sec (0.001643/0 sec, 0.00175/0 sec, 0.006227/0 sec, 0.018001/0 sec, 0.053538/0 sec, 0.161321/0 sec, 0.49703/1 sec, 2.56902/2 sec, 11.1876/12 sec, 56.2529/56 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 5.65662/7 sec (0.0007/0.0007 sec, 0.000309/0.000309 sec, 0.000864/0.000864 sec, 0.002181/0.002181 sec, 0.005511/0.005511 sec, 0.02053/0.02053 sec, 0.050541/0.050541 sec, 0.183321/0.183321 sec, 0.735234/0.735234 sec, 4.65743/4.65743 sec )
[LOG] Total clause minimization time: 59.6885/56 sec (0.00086/0.00086 sec, 0.001256/0.001256 sec, 0.004832/0.004832 sec, 0.014414/0.014414 sec, 0.044824/0.044824 sec, 0.132265/0.132265 sec, 0.421663/0.421663 sec, 2.30289/2.30289 sec, 10.1258/10.1258 sec, 46.6398/46.6398 sec )
[LOG] Total clause size reduction: 121642 --> 50100 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 23.917 --> 9.85057 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 70.812 sec CPU time.
[LOG] Overall execution time: 74 sec real time.
Synthesis time: 73.72 sec (Real time) / 72.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.67 sec (Real time) / 8.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.87 sec (Real time) / 6.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15359 20 2 1 15328
=====================  add12n.aag =====================
[LOG] Relation determinization time: 4029.5 sec CPU time.
[LOG] Relation determinization time: 4045 sec real time.
[LOG] Final circuit size: 67505 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 67503 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 4029.23/4037 sec (0.004195/0 sec, 0.002784/0 sec, 0.009526/0 sec, 0.026669/0 sec, 0.079079/0 sec, 0.231988/0 sec, 0.755449/1 sec, 2.92714/3 sec, 11.5148/11 sec, 52.1118/52 sec, 447.444/449 sec, 3514.13/3521 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 253.732/240 sec (0.001928/0.001928 sec, 0.000474/0.000474 sec, 0.001334/0.001334 sec, 0.003426/0.003426 sec, 0.008147/0.008147 sec, 0.021812/0.021812 sec, 0.068897/0.068897 sec, 0.212932/0.212932 sec, 0.794737/0.794737 sec, 4.06864/4.06864 sec, 29.7911/29.7911 sec, 218.758/218.758 sec )
[LOG] Total clause minimization time: 3624.59/3655 sec (0.00215/0.00215 sec, 0.002049/0.002049 sec, 0.007474/0.007474 sec, 0.021468/0.021468 sec, 0.066441/0.066441 sec, 0.19935/0.19935 sec, 0.657022/0.657022 sec, 2.62251/2.62251 sec, 10.3687/10.3687 sec, 42.9949/42.9949 sec, 389.15/389.15 sec, 3178.5/3178.5 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 4029.5 sec CPU time.
[LOG] Overall execution time: 4045 sec real time.
Synthesis time: 4045.15 sec (Real time) / 4033.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20.32 sec (Real time) / 20.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 112.37 sec (Real time) / 111.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 67754 24 2 1 67718
=====================  add12y.aag =====================
[LOG] Relation determinization time: 4469.77 sec CPU time.
[LOG] Relation determinization time: 4488 sec real time.
[LOG] Final circuit size: 67088 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 67087 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 4469.46/4480 sec (0.001887/0 sec, 0.002051/0 sec, 0.006902/0 sec, 0.019681/0 sec, 0.060079/0 sec, 0.192713/0 sec, 0.583248/1 sec, 1.96415/2 sec, 7.18225/7 sec, 37.254/37 sec, 455.001/456 sec, 3967.19/3977 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 262.159/251 sec (0.000819/0.000819 sec, 0.000364/0.000364 sec, 0.000988/0.000988 sec, 0.002397/0.002397 sec, 0.006037/0.006037 sec, 0.02114/0.02114 sec, 0.051934/0.051934 sec, 0.184197/0.184197 sec, 0.708787/0.708787 sec, 3.33627/3.33627 sec, 27.0704/27.0704 sec, 230.775/230.775 sec )
[LOG] Total clause minimization time: 4045.96/4074 sec (0.000976/0.000976 sec, 0.001483/0.001483 sec, 0.005297/0.005297 sec, 0.01597/0.01597 sec, 0.050743/0.050743 sec, 0.162903/0.162903 sec, 0.506415/0.506415 sec, 1.70089/1.70089 sec, 6.19106/6.19106 sec, 30.0046/30.0046 sec, 402.45/402.45 sec, 3604.87/3604.87 sec )
[LOG] Total clause size reduction: 571718 --> 241572 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 27.9705 --> 11.8186 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 4469.77 sec CPU time.
[LOG] Overall execution time: 4488 sec real time.
Synthesis time: 4488.42 sec (Real time) / 4474.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20.87 sec (Real time) / 20.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 130.11 sec (Real time) / 129.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 67282 24 2 1 67245
=====================  add14n.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9973.93 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9974.11 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9974.02 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9975.22 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9974.72 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9975.26 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9975.07 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9975.07 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001432 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000117/0 sec (0.000117/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000111/0 sec (0.000111/0.000111 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.0022 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001081 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.7e-05/0 sec (5.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5.2e-05/0 sec (5.2e-05/5.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001667 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.001513 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000168/0 sec (0.000168/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00016/0 sec (0.00016/0.00016 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002228 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001171 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.5e-05/0 sec (8.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7.7e-05/0 sec (7.7e-05/7.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001795 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.00176 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00021/0 sec (0.00021/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000204/0 sec (0.000204/0.000204 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002536 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001264 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000102/0 sec (0.000102/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 9.7e-05/0 sec (9.7e-05/9.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001921 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.001926 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000258/0 sec (0.000258/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000252/0 sec (0.000252/0.000252 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002763 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001371 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000127/0 sec (0.000127/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00012/0 sec (0.00012/0.00012 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002058 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.002331 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000306/0 sec (0.000306/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000299/0 sec (0.000299/0.000299 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003222 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001433 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000143/0 sec (0.000143/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000137/0 sec (0.000137/0.000137 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002133 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.00255 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000387/0 sec (0.000387/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000381/0 sec (0.000381/0.000381 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003541 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001523 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000163/0 sec (0.000163/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000157/0 sec (0.000157/0.000157 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002265 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.002753 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000414/0 sec (0.000414/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000408/0 sec (0.000408/0.000408 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003798 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001616 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00019/0 sec (0.00019/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000184/0 sec (0.000184/0.000184 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00241 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.003068 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000473/0 sec (0.000473/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000466/0 sec (0.000466/0.000466 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004236 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001712 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000212/0 sec (0.000212/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000206/0 sec (0.000206/0.000206 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002529 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.003312 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000543/0 sec (0.000543/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000536/0 sec (0.000536/0.000536 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004565 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.68 sec (Real time) / 1.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.001838 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00023/0 sec (0.00023/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000224/0 sec (0.000224/0.000224 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002691 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.25 sec (Real time) / 1.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.003519 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000553/0 sec (0.000553/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000546/0 sec (0.000546/0.000546 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004889 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.20 sec (Real time) / 5.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001994 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00026/0 sec (0.00026/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000254/0 sec (0.000254/0.000254 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002901 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.89 sec (Real time) / 3.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.004558 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000757/0 sec (0.000757/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000749/0 sec (0.000749/0.000749 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006303 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 697.94 sec (Real time) / 687.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002567 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000362/0 sec (0.000362/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000355/0 sec (0.000355/0.000355 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00363 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 442.21 sec (Real time) / 433.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.005843 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001061/0 sec (0.001061/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001051/0 sec (0.001051/0.001051 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008306 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.21 sec (Real time) / 9929.31 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.003105 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00048/0 sec (0.00048/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000474/0 sec (0.000474/0.000474 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004465 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.29 sec (Real time) / 9924.03 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.007109 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001399/0 sec (0.001399/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001389/0 sec (0.001389/0.001389 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.010383 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.31 sec (Real time) / 9926.75 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.003496 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0006/0 sec (0.0006/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000591/0 sec (0.000591/0.000591 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005022 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.36 sec (Real time) / 9927.50 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.008492 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001692/0 sec (0.001692/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001681/0 sec (0.001681/0.001681 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.012532 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.23 sec (Real time) / 9928.24 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.004115 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000729/0 sec (0.000729/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00072/0 sec (0.00072/0.00072 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005903 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9905.29 sec (Real time) / 9823.73 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 134)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001213 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000108/0 sec (0.000108/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000102/0 sec (0.000102/0.000102 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001825 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001186 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.8e-05/0 sec (7.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7.2e-05/0 sec (7.2e-05/7.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001825 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.001231 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000128/0 sec (0.000128/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00012/0 sec (0.00012/0.00012 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001855 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.000969 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.7e-05/0 sec (6.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6.1e-05/0 sec (6.1e-05/6.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.0015 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.002867 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001319/0 sec (0.001303/0 sec, 1.2e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000616/0 sec (0.000606/0.000606 sec, 8e-06/8e-06 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0.000652/0 sec (0.000652/0.000652 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003626 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.002208 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000843/0 sec (0.000826/0 sec, 1.2e-05/0 sec, 5e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.00039/0 sec (0.00038/0.00038 sec, 8e-06/8e-06 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0.000409/0 sec (0.000409/0.000409 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002906 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.00231 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000777/0 sec (0.000761/0 sec, 1.1e-05/0 sec, 5e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000357/0 sec (0.000347/0.000347 sec, 8e-06/8e-06 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0.000376/0 sec (0.000376/0.000376 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003055 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.001702 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000507/0 sec (0.000492/0 sec, 1.1e-05/0 sec, 4e-06/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000223/0 sec (0.000214/0.000214 sec, 7e-06/7e-06 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0.000246/0 sec (0.000246/0.000246 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 4 (22 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.4 --> 0.8 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002338 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.018249 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.015098/0 sec (0.014805/0 sec, 0.000252/0 sec, 9e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.003037/0 sec (0.002786/0.002786 sec, 0.000244/0.000244 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.011058/0 sec (0.011058/0.011058 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019534 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.015503 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012944/0 sec (0.012635/0 sec, 0.000258/0 sec, 1.1e-05/0 sec, 1e-05/0 sec, 1e-05/0 sec, 1e-05/0 sec, 1e-05/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.00232/0 sec (0.002064/0.002064 sec, 0.000249/0.000249 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.009598/0 sec (0.009598/0.009598 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016662 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.013141 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010417/0 sec (0.010151/0 sec, 0.000227/0 sec, 9e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.001971/0 sec (0.001745/0.001745 sec, 0.00022/0.00022 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.007587/0 sec (0.007587/0.007587 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.014297 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.009587 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007733/0 sec (0.007468/0 sec, 0.000233/0 sec, 7e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 7e-06/0 sec, 6e-06/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.001419/0 sec (0.001186/0.001186 sec, 0.000226/0.000226 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0.005561/0 sec (0.005561/0.005561 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 736 --> 192 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8718 --> 4.92308 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010413 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.529641 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.522248/1 sec (0.491423/1 sec, 0.030401/0 sec, 4.9e-05/0 sec, 4.7e-05/0 sec, 4.8e-05/0 sec, 4.7e-05/0 sec, 4.6e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.6e-05/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.067336/1 sec (0.036974/0.036974 sec, 0.030348/0.030348 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.428933/0 sec (0.428933/0.428933 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.531597 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.468198 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.462234/1 sec (0.432274/1 sec, 0.029541/0 sec, 4.8e-05/0 sec, 4.6e-05/0 sec, 4.6e-05/0 sec, 4.6e-05/0 sec, 4.6e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.6e-05/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.062321/0 sec (0.03282/0.03282 sec, 0.02949/0.02949 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.37401/1 sec (0.37401/0.37401 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.469748 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.401151 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.394744/0 sec (0.364236/0 sec, 0.030095/0 sec, 4.5e-05/0 sec, 4.5e-05/0 sec, 4.7e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.5e-05/0 sec, 4.3e-05/0 sec, 4.4e-05/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.058133/0 sec (0.028075/0.028075 sec, 0.030047/0.030047 sec, 3e-06/3e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.313456/0 sec (0.313456/0.313456 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.40268 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.301887 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.296884/0 sec (0.266567/0 sec, 0.029929/0 sec, 4.5e-05/0 sec, 4.3e-05/0 sec, 4.3e-05/0 sec, 4.3e-05/0 sec, 4.3e-05/0 sec, 4.2e-05/0 sec, 4.3e-05/0 sec, 4.4e-05/0 sec, 4.2e-05/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.051257/0 sec (0.021363/0.021363 sec, 0.029881/0.029881 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0.225462/0 sec (0.225462/0.225462 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17920 --> 5120 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2639 --> 9.78967 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.302956 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 111.815 sec CPU time.
[LOG] Relation determinization time: 112 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 111.725/112 sec (15.3326/15 sec, 82.1493/83 sec, 13.6725/13 sec, 0.529952/1 sec, 0.006538/0 sec, 0.004185/0 sec, 0.003978/0 sec, 0.003481/0 sec, 0.003397/0 sec, 0.003216/0 sec, 0.003461/0 sec, 0.003084/0 sec, 0.003073/0 sec, 0.003094/0 sec, 0.003096/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 97.4259/98 sec (1.0747/1.0747 sec, 82.1435/82.1435 sec, 13.67/13.67 sec, 0.527406/0.527406 sec, 0.004045/0.004045 sec, 0.001702/0.001702 sec, 0.001507/0.001507 sec, 0.000798/0.000798 sec, 0.000601/0.000601 sec, 0.000335/0.000335 sec, 0.000666/0.000666 sec, 0.000149/0.000149 sec, 0.000153/0.000153 sec, 0.000151/0.000151 sec, 0.000152/0.000152 sec )
[LOG] Total clause minimization time: 13.2023/14 sec (13.2023/13.2023 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 111.818 sec CPU time.
[LOG] Overall execution time: 112 sec real time.
Synthesis time: 112.07 sec (Real time) / 111.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 155.655 sec CPU time.
[LOG] Relation determinization time: 156 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 155.57/156 sec (12.8927/13 sec, 126.914/127 sec, 15.7473/16 sec, 0.001617/0 sec, 0.001421/0 sec, 0.001379/0 sec, 0.001379/0 sec, 0.001374/0 sec, 0.001362/0 sec, 0.001369/0 sec, 0.001356/0 sec, 0.001354/0 sec, 0.001388/0 sec, 0.001373/0 sec, 0.001356/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 143.606/144 sec (0.952676/0.952676 sec, 126.908/126.908 sec, 15.7454/15.7454 sec, 8.9e-05/8.9e-05 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 10.9747/11 sec (10.9747/10.9747 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 155.658 sec CPU time.
[LOG] Overall execution time: 156 sec real time.
Synthesis time: 155.93 sec (Real time) / 155.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 165.557 sec CPU time.
[LOG] Relation determinization time: 166 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 165.461/166 sec (11.1255/11 sec, 154.172/155 sec, 0.008475/0 sec, 0.008137/0 sec, 0.007576/0 sec, 0.00742/0 sec, 0.007184/0 sec, 0.061178/0 sec, 0.012156/0 sec, 0.010016/0 sec, 0.00745/0 sec, 0.007464/0 sec, 0.00801/0 sec, 0.01169/0 sec, 0.006463/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 155.113/157 sec (0.8614/0.8614 sec, 154.166/154.166 sec, 0.002475/0.002475 sec, 0.002046/0.002046 sec, 0.001469/0.001469 sec, 0.001269/0.001269 sec, 0.001053/0.001053 sec, 0.055411/0.055411 sec, 0.006356/0.006356 sec, 0.004178/0.004178 sec, 0.001465/0.001465 sec, 0.001478/0.001478 sec, 0.002061/0.002061 sec, 0.005894/0.005894 sec, 0.000169/0.000169 sec )
[LOG] Total clause minimization time: 9.3339/8 sec (9.3339/9.3339 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 165.559 sec CPU time.
[LOG] Overall execution time: 166 sec real time.
Synthesis time: 166.04 sec (Real time) / 165.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 437.257 sec CPU time.
[LOG] Relation determinization time: 438 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 437.157/438 sec (8.87312/9 sec, 428.173/429 sec, 0.013052/0 sec, 0.009793/0 sec, 0.007685/0 sec, 0.007555/0 sec, 0.009175/0 sec, 0.008058/0 sec, 0.010817/0 sec, 0.007136/0 sec, 0.010293/0 sec, 0.009023/0 sec, 0.006337/0 sec, 0.006256/0 sec, 0.00626/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 428.951/430 sec (0.751293/0.751293 sec, 428.167/428.167 sec, 0.007533/0.007533 sec, 0.003825/0.003825 sec, 0.001703/0.001703 sec, 0.00149/0.00149 sec, 0.002934/0.002934 sec, 0.001898/0.001898 sec, 0.004458/0.004458 sec, 0.001103/0.001103 sec, 0.00393/0.00393 sec, 0.003285/0.003285 sec, 0.000165/0.000165 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 7.23519/5 sec (7.23519/7.23519 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385024 --> 114688 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9141 --> 13.9744 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 437.259 sec CPU time.
[LOG] Overall execution time: 438 sec real time.
Synthesis time: 437.73 sec (Real time) / 436.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9976.32 sec (User CPU time)
Timeout: 1
=====================  mvs18y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9971.45 sec (User CPU time)
Timeout: 1
=====================  mv20n.aag =====================
Synthesis time: 10000.26 sec (Real time) / 9978.41 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 4074.38 sec (Real time) / 4061.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20n.aag =====================
Synthesis time: 10000.31 sec (Real time) / 9974.34 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9972.31 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9976.05 sec (User CPU time)
Timeout: 1
=====================  mvs22y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9976.92 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9975.85 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9976.54 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9973.36 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9974.35 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.002107 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000938/0 sec (0.00032/0 sec, 0.000292/0 sec, 0.000154/0 sec, 0.000172/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0.000303/0 sec (0.000146/0.000146 sec, 6e-05/6e-05 sec, 3.8e-05/3.8e-05 sec, 5.9e-05/5.9e-05 sec )
[LOG] Total clause minimization time: 0.000457/0 sec (0.000149/0.000149 sec, 0.000163/0.000163 sec, 6.7e-05/6.7e-05 sec, 7.8e-05/7.8e-05 sec )
[LOG] Total clause size reduction: 89 --> 22 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4 )
[LOG] Average clause size reduction: 4.94444 --> 1.22222 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8 )
[LOG] Overall execution time: 0.002758 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.120347 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 399 new AND gates.
[LOG] Size before ABC: 862 AND gates.
[LOG] Size after ABC: 398 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.117517/0 sec (0.00141/0 sec, 0.001101/0 sec, 0.003596/0 sec, 0.018224/0 sec, 0.034317/0 sec, 0.031095/0 sec, 0.02091/0 sec, 0.006864/0 sec )
[LOG] Nr of iterations: 187 (3, 6, 13, 39, 47, 41, 26, 12 )
[LOG] Total clause computation time: 0.014808/0 sec (0.000668/0.000668 sec, 0.000234/0.000234 sec, 0.000603/0.000603 sec, 0.002372/0.002372 sec, 0.003523/0.003523 sec, 0.003762/0.003762 sec, 0.002551/0.002551 sec, 0.001095/0.001095 sec )
[LOG] Total clause minimization time: 0.095869/0 sec (0.00068/0.00068 sec, 0.000698/0.000698 sec, 0.00266/0.00266 sec, 0.014654/0.014654 sec, 0.029045/0.029045 sec, 0.025663/0.025663 sec, 0.017212/0.017212 sec, 0.005257/0.005257 sec )
[LOG] Total clause size reduction: 2110 --> 862 (32 --> 2, 75 --> 12, 168 --> 42, 494 --> 204, 552 --> 256, 440 --> 204, 250 --> 112, 99 --> 30 )
[LOG] Average clause size reduction: 11.2834 --> 4.60963 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.6667 --> 5.23077, 11.7447 --> 5.44681, 10.7317 --> 4.97561, 9.61538 --> 4.30769, 8.25 --> 2.5 )
[LOG] Overall execution time: 0.121339 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 542 8 0 1 527
=====================  mult5.aag =====================
[LOG] Relation determinization time: 1.50103 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1781 new AND gates.
[LOG] Size before ABC: 4389 AND gates.
[LOG] Size after ABC: 1780 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.49454/2 sec (0.002443/0 sec, 0.001763/0 sec, 0.005935/0 sec, 0.030314/1 sec, 0.160396/0 sec, 0.307483/0 sec, 0.406644/0 sec, 0.335102/1 sec, 0.170722/0 sec, 0.07374/0 sec )
[LOG] Nr of iterations: 669 (3, 6, 13, 39, 127, 156, 146, 97, 53, 29 )
[LOG] Total clause computation time: 0.152214/1 sec (0.001167/0.001167 sec, 0.000389/0.000389 sec, 0.00099/0.00099 sec, 0.00367/0.00367 sec, 0.020588/0.020588 sec, 0.031498/0.031498 sec, 0.038022/0.038022 sec, 0.030483/0.030483 sec, 0.01678/0.01678 sec, 0.008627/0.008627 sec )
[LOG] Total clause minimization time: 1.28889/1 sec (0.001184/0.001184 sec, 0.001179/0.001179 sec, 0.004478/0.004478 sec, 0.025038/0.025038 sec, 0.133228/0.133228 sec, 0.264771/0.264771 sec, 0.355412/0.355412 sec, 0.29418/0.29418 sec, 0.147792/0.147792 sec, 0.061633/0.061633 sec )
[LOG] Total clause size reduction: 9548 --> 4389 (40 --> 2, 95 --> 12, 216 --> 42, 646 --> 204, 2016 --> 916, 2325 --> 1153, 2030 --> 1032, 1248 --> 616, 624 --> 306, 308 --> 106 )
[LOG] Average clause size reduction: 14.272 --> 6.56054 (13.3333 --> 0.666667, 15.8333 --> 2, 16.6154 --> 3.23077, 16.5641 --> 5.23077, 15.874 --> 7.2126, 14.9038 --> 7.39103, 13.9041 --> 7.06849, 12.866 --> 6.35052, 11.7736 --> 5.77358, 10.6207 --> 3.65517 )
[LOG] Overall execution time: 1.50243 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.86 sec (Real time) / 1.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.00 sec (Real time) / 2.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2017 10 0 1 1998
=====================  mult6.aag =====================
[LOG] Relation determinization time: 25.3096 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 7529 new AND gates.
[LOG] Size before ABC: 22793 AND gates.
[LOG] Size after ABC: 7529 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 25.2859/25 sec (0.003622/0 sec, 0.002597/0 sec, 0.008551/0 sec, 0.040454/0 sec, 0.214514/0 sec, 1.37049/1 sec, 3.87697/4 sec, 6.10599/6 sec, 6.0625/6 sec, 4.49834/5 sec, 2.33052/2 sec, 0.77141/1 sec )
[LOG] Nr of iterations: 2679 (3, 6, 13, 37, 130, 469, 629, 585, 387, 252, 124, 44 )
[LOG] Total clause computation time: 2.08732/1 sec (0.001738/0.001738 sec, 0.000588/0.000588 sec, 0.001437/0.001437 sec, 0.004749/0.004749 sec, 0.025327/0.025327 sec, 0.107866/0.107866 sec, 0.32206/0.32206 sec, 0.497272/0.497272 sec, 0.451272/0.451272 sec, 0.350776/0.350776 sec, 0.193041/0.193041 sec, 0.131194/0.131194 sec )
[LOG] Total clause minimization time: 21.9038/22 sec (0.001755/0.001755 sec, 0.001743/0.001743 sec, 0.006475/0.006475 sec, 0.03375/0.03375 sec, 0.18092/0.18092 sec, 1.22071/1.22071 sec, 3.45315/3.45315 sec, 5.43044/5.43044 sec, 5.28131/5.28131 sec, 3.79899/3.79899 sec, 1.93209/1.93209 sec, 0.56242/0.56242 sec )
[LOG] Total clause size reduction: 46109 --> 22793 (48 --> 2, 115 --> 12, 264 --> 42, 756 --> 194, 2580 --> 934, 8892 --> 4237, 11304 --> 5854, 9928 --> 5297, 6176 --> 3240, 3765 --> 1931, 1722 --> 844, 559 --> 206 )
[LOG] Average clause size reduction: 17.2113 --> 8.50803 (16 --> 0.666667, 19.1667 --> 2, 20.3077 --> 3.23077, 20.4324 --> 5.24324, 19.8462 --> 7.18462, 18.9595 --> 9.03412, 17.9714 --> 9.30684, 16.9709 --> 9.0547, 15.9587 --> 8.37209, 14.9405 --> 7.6627, 13.8871 --> 6.80645, 12.7045 --> 4.68182 )
[LOG] Overall execution time: 25.3116 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 26.48 sec (Real time) / 26.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.48 sec (Real time) / 11.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.80 sec (Real time) / 3.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 7875 12 0 1 7851
=====================  mult7.aag =====================
[LOG] Relation determinization time: 1224.68 sec CPU time.
[LOG] Relation determinization time: 1230 sec real time.
[LOG] Final circuit size: 29135 new AND gates.
[LOG] Size before ABC: 105603 AND gates.
[LOG] Size after ABC: 29134 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 1224.57/1225 sec (0.005054/0 sec, 0.003642/0 sec, 0.012017/0 sec, 0.059262/0 sec, 0.296038/0 sec, 1.74381/2 sec, 14.552/14 sec, 72.2354/73 sec, 251.957/252 sec, 324.811/325 sec, 323.207/324 sec, 145.908/146 sec, 67.2194/67 sec, 22.5638/22 sec )
[LOG] Nr of iterations: 10200 (3, 6, 13, 39, 132, 475, 1769, 2275, 2104, 1575, 971, 507, 235, 96 )
[LOG] Total clause computation time: 74.5142/68 sec (0.002412/0.002412 sec, 0.000801/0.000801 sec, 0.002012/0.002012 sec, 0.006999/0.006999 sec, 0.03428/0.03428 sec, 0.134049/0.134049 sec, 1.0155/1.0155 sec, 5.29274/5.29274 sec, 14.9877/14.9877 sec, 19.0716/19.0716 sec, 18.9469/18.9469 sec, 8.97796/8.97796 sec, 4.306/4.306 sec, 1.73516/1.73516 sec )
[LOG] Total clause minimization time: 1105.31/1109 sec (0.002464/0.002464 sec, 0.002492/0.002492 sec, 0.009203/0.009203 sec, 0.049508/0.049508 sec, 0.251266/0.251266 sec, 1.55973/1.55973 sec, 13.1784/13.1784 sec, 61.5324/61.5324 sec, 226.405/226.405 sec, 294.576/294.576 sec, 295.21/295.21 sec, 132.116/132.116 sec, 60.5664/60.5664 sec, 19.8483/19.8483 sec )
[LOG] Total clause size reduction: 205346 --> 105603 (56 --> 2, 135 --> 12, 312 --> 42, 950 --> 204, 3144 --> 951, 10902 --> 4302, 38896 --> 19238, 47754 --> 25333, 42060 --> 23036, 29906 --> 16392, 17460 --> 9238, 8602 --> 4425, 3744 --> 1886, 1425 --> 542 )
[LOG] Average clause size reduction: 20.132 --> 10.3532 (18.6667 --> 0.666667, 22.5 --> 2, 24 --> 3.23077, 24.359 --> 5.23077, 23.8182 --> 7.20455, 22.9516 --> 9.05684, 21.9876 --> 10.8751, 20.9908 --> 11.1354, 19.9905 --> 10.9487, 18.9879 --> 10.4076, 17.9815 --> 9.5139, 16.9665 --> 8.72781, 15.9319 --> 8.02553, 14.8438 --> 5.64583 )
[LOG] Overall execution time: 1224.68 sec CPU time.
[LOG] Overall execution time: 1230 sec real time.
Synthesis time: 1230.86 sec (Real time) / 1227.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 40.94 sec (Real time) / 40.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 47.96 sec (Real time) / 47.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 29617 14 0 1 29590
=====================  mult8.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9984.56 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9976.25 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9986.15 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9983.92 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9978.60 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9977.08 sec (User CPU time)
Timeout: 1
=====================  mult14.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9980.05 sec (User CPU time)
Timeout: 1
=====================  mult15.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9975.82 sec (User CPU time)
Timeout: 1
=====================  mult16.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9975.09 sec (User CPU time)
Timeout: 1
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.00375 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001703/0 sec (0.001703/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00085/0 sec (0.00085/0.00085 sec )
[LOG] Total clause minimization time: 0.000825/0 sec (0.000825/0.000825 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.004804 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.0036 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001654/0 sec (0.001654/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000821/0 sec (0.000821/0.000821 sec )
[LOG] Total clause minimization time: 0.000803/0 sec (0.000803/0.000803 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.004464 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.009577 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005175/0 sec (0.005175/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002673/0 sec (0.002673/0.002673 sec )
[LOG] Total clause minimization time: 0.002442/0 sec (0.002442/0.002442 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.011452 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.009967 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.005627/0 sec (0.005627/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002787/0 sec (0.002787/0.002787 sec )
[LOG] Total clause minimization time: 0.002773/0 sec (0.002773/0.002773 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.011769 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.029407 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020079/0 sec (0.020079/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.010031/0 sec (0.010031/0.010031 sec )
[LOG] Total clause minimization time: 0.009916/0 sec (0.009916/0.009916 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.033453 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.030098 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020802/0 sec (0.020802/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.010807/0 sec (0.010807/0.010807 sec )
[LOG] Total clause minimization time: 0.009865/0 sec (0.009865/0.009865 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.034056 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.047959 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026401/0 sec (0.026401/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.013426/0 sec (0.013426/0.013426 sec )
[LOG] Total clause minimization time: 0.012682/0 sec (0.012682/0.012682 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.059368 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.047645 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026083/0 sec (0.026083/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.013235/0 sec (0.013235/0.013235 sec )
[LOG] Total clause minimization time: 0.012558/0 sec (0.012558/0.012558 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.0585 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.093207 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041386/0 sec (0.041386/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.020541/0 sec (0.020541/0.020541 sec )
[LOG] Total clause minimization time: 0.020071/0 sec (0.020071/0.020071 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.128932 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.094399 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042733/1 sec (0.042733/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.021995/0 sec (0.021995/0.021995 sec )
[LOG] Total clause minimization time: 0.019903/1 sec (0.019903/0.019903 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.13037 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.001787 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000454/0 sec (0.000212/0 sec, 5e-06/0 sec, 0.000237/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.00023/0 sec (0.000204/0.000204 sec, 2e-06/2e-06 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0.000199/0 sec (0/0 sec, 0/0 sec, 0.000199/0.000199 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.002516 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.00141 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000238/0 sec (0.000107/0 sec, 5e-06/0 sec, 0.000126/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000117/0 sec (9.9e-05/9.9e-05 sec, 2e-06/2e-06 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 9.8e-05/0 sec (0/0 sec, 0/0 sec, 9.8e-05/9.8e-05 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.002074 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.003599 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001562/0 sec (0.000679/0 sec, 8e-06/0 sec, 7e-06/0 sec, 7e-06/0 sec, 0.000861/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000719/0 sec (0.000668/0.000668 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 4.5e-05/4.5e-05 sec )
[LOG] Total clause minimization time: 0.000794/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000794/0.000794 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.004575 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.002274 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00071/0 sec (0.00031/0 sec, 7e-06/0 sec, 6e-06/0 sec, 6e-06/0 sec, 0.000381/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000348/0 sec (0.000304/0.000304 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0.000328/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000328/0.000328 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.003126 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.008764 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005172/0 sec (0.001757/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1e-05/0 sec, 1e-05/0 sec, 9e-06/0 sec, 0.003364/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001846/0 sec (0.001744/0.001744 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 9.2e-05/9.2e-05 sec )
[LOG] Total clause minimization time: 0.003232/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003232/0.003232 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.010255 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.004308 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00164/0 sec (0.000682/0 sec, 1e-05/0 sec, 9e-06/0 sec, 8e-06/0 sec, 8e-06/0 sec, 7e-06/0 sec, 0.000916/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00075/0 sec (0.000672/0.000672 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 6.8e-05/6.8e-05 sec )
[LOG] Total clause minimization time: 0.00082/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00082/0.00082 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.005503 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.017469 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011627/0 sec (0.003482/0 sec, 1.3e-05/0 sec, 1.2e-05/0 sec, 1.2e-05/0 sec, 1.2e-05/0 sec, 1.2e-05/0 sec, 1.3e-05/0 sec, 1.2e-05/0 sec, 0.008059/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.003641/0 sec (0.003467/0.003467 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.00016/0.00016 sec )
[LOG] Total clause minimization time: 0.007825/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.007825/0.007825 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.019735 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.007548 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003263/0 sec (0.001257/0 sec, 1.3e-05/0 sec, 1.2e-05/0 sec, 1.2e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1.1e-05/0 sec, 1e-05/0 sec, 0.001926/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001375/0 sec (0.001244/0.001244 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 0.000117/0.000117 sec )
[LOG] Total clause minimization time: 0.001758/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001758/0.001758 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.009267 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.024752 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015474/0 sec (0.00614/0 sec, 2.1e-05/0 sec, 2e-05/0 sec, 2e-05/0 sec, 2e-05/0 sec, 1.9e-05/0 sec, 2e-05/0 sec, 2.1e-05/0 sec, 2.8e-05/0 sec, 2e-05/0 sec, 0.009145/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.006396/0 sec (0.006116/0.006116 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 0.000262/0.000262 sec )
[LOG] Total clause minimization time: 0.008763/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.008763/0.008763 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.028532 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.011632 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005529/0 sec (0.002036/0 sec, 1.8e-05/0 sec, 1.7e-05/0 sec, 1.5e-05/0 sec, 1.5e-05/0 sec, 1.5e-05/0 sec, 1.4e-05/0 sec, 1.4e-05/0 sec, 1.4e-05/0 sec, 1.4e-05/0 sec, 0.003357/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002209/0 sec (0.002018/0.002018 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.000172/0.000172 sec )
[LOG] Total clause minimization time: 0.003108/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003108/0.003108 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.01426 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.031598 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018283/0 sec (0.008496/0 sec, 2.5e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 2.3e-05/0 sec, 2.4e-05/0 sec, 2.4e-05/0 sec, 0.009523/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.008881/0 sec (0.008465/0.008465 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.000395/0.000395 sec )
[LOG] Total clause minimization time: 0.008978/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.008978/0.008978 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.037292 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.01695 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008477/0 sec (0.003005/0 sec, 2e-05/0 sec, 1.9e-05/0 sec, 1.8e-05/0 sec, 1.8e-05/0 sec, 1.8e-05/0 sec, 1.7e-05/0 sec, 1.8e-05/0 sec, 1.8e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 1.7e-05/0 sec, 0.005275/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00325/0 sec (0.002984/0.002984 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.000245/0.000245 sec )
[LOG] Total clause minimization time: 0.004918/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004918/0.004918 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.020601 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.040581 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021939/0 sec (0.010278/0 sec, 3.6e-05/0 sec, 3.4e-05/0 sec, 3.4e-05/0 sec, 3.5e-05/0 sec, 3.4e-05/0 sec, 3.4e-05/0 sec, 3.4e-05/0 sec, 3.5e-05/0 sec, 3.4e-05/0 sec, 3.4e-05/0 sec, 3.4e-05/0 sec, 3.3e-05/0 sec, 3.4e-05/0 sec, 0.011216/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.010797/0 sec (0.010238/0.010238 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.000534/0.000534 sec )
[LOG] Total clause minimization time: 0.010463/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.010463/0.010463 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.04909 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.024605 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012786/0 sec (0.004145/0 sec, 3.4e-05/0 sec, 3.2e-05/0 sec, 3.1e-05/0 sec, 3.2e-05/0 sec, 2.9e-05/0 sec, 2.5e-05/0 sec, 2.5e-05/0 sec, 2.6e-05/0 sec, 2.8e-05/0 sec, 2.9e-05/0 sec, 2.8e-05/0 sec, 2.8e-05/0 sec, 2.7e-05/0 sec, 0.008267/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.004494/0 sec (0.004111/0.004111 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0.000356/0.000356 sec )
[LOG] Total clause minimization time: 0.007742/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.007742/0.007742 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.030182 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.052342 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026467/0 sec (0.011991/0 sec, 6.6e-05/0 sec, 6.7e-05/0 sec, 6.5e-05/0 sec, 5e-05/0 sec, 4.7e-05/0 sec, 4.6e-05/0 sec, 4.6e-05/0 sec, 4.6e-05/0 sec, 4.5e-05/0 sec, 4.6e-05/0 sec, 4.7e-05/0 sec, 4.6e-05/0 sec, 4.6e-05/0 sec, 4.5e-05/0 sec, 4.5e-05/0 sec, 0.013723/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.012693/0 sec (0.011914/0.011914 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.000747/0.000747 sec )
[LOG] Total clause minimization time: 0.012626/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.012626/0.012626 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.06466 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.031826 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01632/0 sec (0.005447/0 sec, 3.4e-05/0 sec, 3.3e-05/0 sec, 3.2e-05/0 sec, 3.1e-05/0 sec, 3.2e-05/0 sec, 3.2e-05/0 sec, 3.2e-05/0 sec, 3.2e-05/0 sec, 3.2e-05/0 sec, 3.1e-05/0 sec, 3.1e-05/0 sec, 3.1e-05/0 sec, 3.1e-05/0 sec, 3.2e-05/0 sec, 3.1e-05/0 sec, 0.010396/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.005885/0 sec (0.005409/0.005409 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0.000446/0.000446 sec )
[LOG] Total clause minimization time: 0.009765/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.009765/0.009765 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 0.03908 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.064404 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030732/0 sec (0.013821/0 sec, 6.9e-05/0 sec, 6.7e-05/0 sec, 6.6e-05/0 sec, 6.6e-05/0 sec, 6.5e-05/0 sec, 6.5e-05/0 sec, 6.5e-05/0 sec, 6.6e-05/0 sec, 6.5e-05/0 sec, 6.5e-05/0 sec, 6.4e-05/0 sec, 6.5e-05/0 sec, 6.5e-05/0 sec, 6.4e-05/0 sec, 6.3e-05/0 sec, 6.3e-05/0 sec, 6.4e-05/0 sec, 0.015804/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.014822/0 sec (0.013738/0.013738 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.001048/0.001048 sec )
[LOG] Total clause minimization time: 0.014357/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.014357/0.014357 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.081161 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.039366 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019892/0 sec (0.007015/0 sec, 4.2e-05/0 sec, 4e-05/0 sec, 3.9e-05/0 sec, 4e-05/0 sec, 4.7e-05/0 sec, 3.9e-05/0 sec, 3.8e-05/0 sec, 4.8e-05/0 sec, 4.1e-05/0 sec, 3.9e-05/0 sec, 4e-05/0 sec, 4.3e-05/0 sec, 3.9e-05/0 sec, 3.9e-05/0 sec, 3.9e-05/0 sec, 3.9e-05/0 sec, 4.8e-05/0 sec, 0.012177/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.007597/0 sec (0.006961/0.006961 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.000602/0.000602 sec )
[LOG] Total clause minimization time: 0.011283/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.011283/0.011283 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 0.049285 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.078719 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036372/0 sec (0.016212/0 sec, 7.7e-05/0 sec, 7.5e-05/0 sec, 7.5e-05/0 sec, 7.5e-05/0 sec, 7.4e-05/0 sec, 8.2e-05/0 sec, 7.5e-05/0 sec, 7.4e-05/0 sec, 7.8e-05/0 sec, 7.5e-05/0 sec, 7.3e-05/0 sec, 7.4e-05/0 sec, 8.7e-05/0 sec, 9.1e-05/0 sec, 7.6e-05/0 sec, 8.7e-05/0 sec, 7.5e-05/0 sec, 7.3e-05/0 sec, 8.8e-05/0 sec, 0.018676/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.017397/0 sec (0.016123/0.016123 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.001237/0.001237 sec )
[LOG] Total clause minimization time: 0.016915/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.016915/0.016915 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.101068 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.050792 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02562/0 sec (0.011295/0 sec, 5.8e-05/0 sec, 5.3e-05/0 sec, 5.2e-05/0 sec, 5.3e-05/0 sec, 5.3e-05/0 sec, 5.3e-05/0 sec, 5.3e-05/0 sec, 5.3e-05/0 sec, 5e-05/0 sec, 5.2e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 5.1e-05/0 sec, 4.6e-05/0 sec, 4.7e-05/0 sec, 5.3e-05/0 sec, 6.1e-05/0 sec, 5.2e-05/0 sec, 4.9e-05/0 sec, 0.013334/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.011998/0 sec (0.011229/0.011229 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.000726/0.000726 sec )
[LOG] Total clause minimization time: 0.012287/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.012287/0.012287 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 1.95455 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.064146 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.096553 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043346/0 sec (0.019107/0 sec, 0.000101/0 sec, 9.8e-05/0 sec, 9.7e-05/0 sec, 0.0001/0 sec, 0.000102/0 sec, 0.000107/0 sec, 9.5e-05/0 sec, 9.6e-05/0 sec, 9.2e-05/0 sec, 9.4e-05/0 sec, 9.6e-05/0 sec, 9.6e-05/0 sec, 9.5e-05/0 sec, 9.1e-05/0 sec, 9.7e-05/0 sec, 9.8e-05/0 sec, 0.0001/0 sec, 0.000116/0 sec, 0.000116/0 sec, 0.00011/0 sec, 9.6e-05/0 sec, 0.022146/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.020532/0 sec (0.018994/0.018994 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.001492/0.001492 sec )
[LOG] Total clause minimization time: 0.019937/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.019937/0.019937 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.126032 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.056109 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.026102/0 sec (0.010809/0 sec, 6.2e-05/0 sec, 6.1e-05/0 sec, 5.8e-05/0 sec, 5.7e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.7e-05/0 sec, 5.7e-05/0 sec, 5.8e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 6.4e-05/0 sec, 5.6e-05/0 sec, 0.014095/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.011675/0 sec (0.010738/0.010738 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.000887/0.000887 sec )
[LOG] Total clause minimization time: 0.012847/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.012847/0.012847 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0 )
[LOG] Average clause size reduction: 1.95833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0 )
[LOG] Overall execution time: 0.072978 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.115899 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.049756/0 sec (0.02205/0 sec, 0.00012/0 sec, 0.000112/0 sec, 0.000111/0 sec, 0.000109/0 sec, 0.000106/0 sec, 0.000107/0 sec, 0.000107/0 sec, 0.000106/0 sec, 0.000105/0 sec, 0.000104/0 sec, 0.000106/0 sec, 0.000104/0 sec, 0.000103/0 sec, 0.000104/0 sec, 0.000104/0 sec, 0.000103/0 sec, 0.000105/0 sec, 0.000106/0 sec, 0.000104/0 sec, 0.000109/0 sec, 0.000124/0 sec, 0.000119/0 sec, 0.000119/0 sec, 0.025209/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02378/0 sec (0.021916/0.021916 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.001812/0.001812 sec )
[LOG] Total clause minimization time: 0.022375/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.022375/0.022375 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.153842 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.06975 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.031523/0 sec (0.013299/0 sec, 7.6e-05/0 sec, 7.8e-05/0 sec, 7.1e-05/0 sec, 7.1e-05/0 sec, 7.5e-05/0 sec, 7e-05/0 sec, 7.3e-05/0 sec, 7.4e-05/0 sec, 7.5e-05/0 sec, 7.5e-05/0 sec, 7.5e-05/0 sec, 7.3e-05/0 sec, 7.2e-05/0 sec, 7.2e-05/0 sec, 7.3e-05/0 sec, 7.1e-05/0 sec, 7.2e-05/0 sec, 7.4e-05/0 sec, 7.3e-05/0 sec, 6.9e-05/0 sec, 7.1e-05/0 sec, 6.8e-05/0 sec, 7.3e-05/0 sec, 0.01655/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01433/0 sec (0.013213/0.013213 sec, 5e-06/5e-06 sec, 8e-06/8e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.001065/0.001065 sec )
[LOG] Total clause minimization time: 0.01501/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01501/0.01501 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0 )
[LOG] Average clause size reduction: 1.96154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0 )
[LOG] Overall execution time: 0.092098 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.097035 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 60 new AND gates.
[LOG] Size before ABC: 88 AND gates.
[LOG] Size after ABC: 59 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06572/0 sec (0.013169/0 sec, 0.010533/0 sec, 0.012033/0 sec, 0.012212/0 sec, 0.013678/0 sec, 0.004095/0 sec )
[LOG] Nr of iterations: 47 (6, 12, 7, 2, 13, 7 )
[LOG] Total clause computation time: 0.017078/0 sec (0.006559/0.006559 sec, 0.002948/0.002948 sec, 0.003006/0.003006 sec, 0.000331/0.000331 sec, 0.003277/0.003277 sec, 0.000957/0.000957 sec )
[LOG] Total clause minimization time: 0.046102/0 sec (0.006327/0.006327 sec, 0.006879/0.006879 sec, 0.008647/0.008647 sec, 0.011813/0.011813 sec, 0.009693/0.009693 sec, 0.002743/0.002743 sec )
[LOG] Total clause size reduction: 1208 --> 87 (160 --> 8, 341 --> 20, 180 --> 19, 29 --> 0, 336 --> 29, 162 --> 11 )
[LOG] Average clause size reduction: 25.7021 --> 1.85106 (26.6667 --> 1.33333, 28.4167 --> 1.66667, 25.7143 --> 2.71429, 14.5 --> 0, 25.8462 --> 2.23077, 23.1429 --> 1.57143 )
[LOG] Overall execution time: 0.09871 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 225 5 21 1 194
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.309295 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 100 new AND gates.
[LOG] Size before ABC: 179 AND gates.
[LOG] Size after ABC: 100 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.215196/1 sec (0.048928/1 sec, 0.033245/0 sec, 0.029057/0 sec, 0.01935/0 sec, 0.021402/0 sec, 0.056761/0 sec, 0.006453/0 sec )
[LOG] Nr of iterations: 76 (11, 15, 6, 8, 10, 19, 7 )
[LOG] Total clause computation time: 0.059813/1 sec (0.0216/0.0216 sec, 0.006746/0.006746 sec, 0.010318/0.010318 sec, 0.002099/0.002099 sec, 0.006115/0.006115 sec, 0.011579/0.011579 sec, 0.001356/0.001356 sec )
[LOG] Total clause minimization time: 0.14879/0 sec (0.026247/0.026247 sec, 0.025336/0.025336 sec, 0.018235/0.018235 sec, 0.016595/0.016595 sec, 0.014419/0.014419 sec, 0.043487/0.043487 sec, 0.004471/0.004471 sec )
[LOG] Total clause size reduction: 2346 --> 179 (370 --> 27, 504 --> 34, 175 --> 9, 238 --> 12, 297 --> 37, 576 --> 48, 186 --> 12 )
[LOG] Average clause size reduction: 30.8684 --> 2.35526 (33.6364 --> 2.45455, 33.6 --> 2.26667, 29.1667 --> 1.5, 29.75 --> 1.5, 29.7 --> 3.7, 30.3158 --> 2.52632, 26.5714 --> 1.71429 )
[LOG] Overall execution time: 0.31147 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 306 6 24 1 269
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 1.19629 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 197 new AND gates.
[LOG] Size before ABC: 360 AND gates.
[LOG] Size after ABC: 195 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.959179/1 sec (0.119015/0 sec, 0.12021/0 sec, 0.062358/0 sec, 0.050423/0 sec, 0.045792/0 sec, 0.053394/0 sec, 0.357142/0 sec, 0.13764/1 sec, 0.013205/0 sec )
[LOG] Nr of iterations: 122 (13, 22, 7, 9, 8, 11, 16, 27, 9 )
[LOG] Total clause computation time: 0.25619/0 sec (0.050263/0.050263 sec, 0.032892/0.032892 sec, 0.00207/0.00207 sec, 0.002629/0.002629 sec, 0.002336/0.002336 sec, 0.012387/0.012387 sec, 0.112292/0.112292 sec, 0.038175/0.038175 sec, 0.003146/0.003146 sec )
[LOG] Total clause minimization time: 0.685442/1 sec (0.067252/0.067252 sec, 0.084559/0.084559 sec, 0.059293/0.059293 sec, 0.046049/0.046049 sec, 0.042434/0.042434 sec, 0.039538/0.039538 sec, 0.242335/0.242335 sec, 0.095221/0.095221 sec, 0.008761/0.008761 sec )
[LOG] Total clause size reduction: 4388 --> 360 (516 --> 32, 882 --> 79, 246 --> 10, 320 --> 15, 273 --> 15, 380 --> 42, 555 --> 77, 936 --> 76, 280 --> 14 )
[LOG] Average clause size reduction: 35.9672 --> 2.95082 (39.6923 --> 2.46154, 40.0909 --> 3.59091, 35.1429 --> 1.42857, 35.5556 --> 1.66667, 34.125 --> 1.875, 34.5455 --> 3.81818, 34.6875 --> 4.8125, 34.6667 --> 2.81481, 31.1111 --> 1.55556 )
[LOG] Overall execution time: 1.19923 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.38 sec (Real time) / 1.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.03 sec (Real time) / 1.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 440 7 27 1 399
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 2.43104 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 257 new AND gates.
[LOG] Size before ABC: 465 AND gates.
[LOG] Size after ABC: 257 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.81375/1 sec (0.261962/0 sec, 0.328403/0 sec, 0.191582/0 sec, 0.069538/0 sec, 0.085994/1 sec, 0.083984/0 sec, 0.234533/0 sec, 0.187664/0 sec, 0.353959/0 sec, 0.016135/0 sec )
[LOG] Nr of iterations: 146 (18, 18, 8, 7, 7, 10, 21, 12, 38, 7 )
[LOG] Total clause computation time: 0.47391/0 sec (0.090089/0.090089 sec, 0.081304/0.081304 sec, 0.040724/0.040724 sec, 0.003359/0.003359 sec, 0.003475/0.003475 sec, 0.005074/0.005074 sec, 0.08888/0.08888 sec, 0.049194/0.049194 sec, 0.108104/0.108104 sec, 0.003707/0.003707 sec )
[LOG] Total clause minimization time: 1.30342/1 sec (0.168276/0.168276 sec, 0.242502/0.242502 sec, 0.14868/0.14868 sec, 0.064509/0.064509 sec, 0.080572/0.080572 sec, 0.076687/0.076687 sec, 0.140655/0.140655 sec, 0.135056/0.135056 sec, 0.235748/0.235748 sec, 0.010736/0.010736 sec )
[LOG] Total clause size reduction: 5863 --> 465 (816 --> 66, 799 --> 58, 322 --> 11, 270 --> 9, 264 --> 10, 387 --> 18, 840 --> 103, 451 --> 56, 1480 --> 123, 234 --> 11 )
[LOG] Average clause size reduction: 40.1575 --> 3.18493 (45.3333 --> 3.66667, 44.3889 --> 3.22222, 40.25 --> 1.375, 38.5714 --> 1.28571, 37.7143 --> 1.42857, 38.7 --> 1.8, 40 --> 4.90476, 37.5833 --> 4.66667, 38.9474 --> 3.23684, 33.4286 --> 1.57143 )
[LOG] Overall execution time: 2.43531 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.62 sec (Real time) / 2.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.12 sec (Real time) / 1.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 547 8 30 1 499
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 7.23524 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 498 new AND gates.
[LOG] Size before ABC: 942 AND gates.
[LOG] Size after ABC: 498 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.03263/6 sec (0.039286/0 sec, 0.08052/0 sec, 0.711707/1 sec, 0.150371/0 sec, 0.19493/0 sec, 0.158453/0 sec, 0.124472/1 sec, 0.46882/0 sec, 0.640759/1 sec, 1.74944/1 sec, 1.04849/1 sec, 0.665387/1 sec )
[LOG] Nr of iterations: 242 (7, 19, 39, 6, 10, 11, 7, 16, 24, 55, 35, 13 )
[LOG] Total clause computation time: 1.2788/1 sec (0.014674/0.014674 sec, 0.01134/0.01134 sec, 0.036241/0.036241 sec, 0.00406/0.00406 sec, 0.007397/0.007397 sec, 0.007494/0.007494 sec, 0.004583/0.004583 sec, 0.154468/0.154468 sec, 0.120579/0.120579 sec, 0.565998/0.565998 sec, 0.116925/0.116925 sec, 0.235043/0.235043 sec )
[LOG] Total clause minimization time: 4.6521/5 sec (0.022782/0.022782 sec, 0.064355/0.064355 sec, 0.662434/0.662434 sec, 0.144236/0.144236 sec, 0.184031/0.184031 sec, 0.147474/0.147474 sec, 0.117495/0.117495 sec, 0.307955/0.307955 sec, 0.510069/0.510069 sec, 1.15471/1.15471 sec, 0.914768/0.914768 sec, 0.421789/0.421789 sec )
[LOG] Total clause size reduction: 10942 --> 942 (324 --> 11, 954 --> 62, 1976 --> 124, 255 --> 9, 450 --> 17, 490 --> 19, 288 --> 11, 705 --> 55, 1058 --> 116, 2430 --> 334, 1496 --> 129, 516 --> 55 )
[LOG] Average clause size reduction: 45.2149 --> 3.89256 (46.2857 --> 1.57143, 50.2105 --> 3.26316, 50.6667 --> 3.17949, 42.5 --> 1.5, 45 --> 1.7, 44.5455 --> 1.72727, 41.1429 --> 1.57143, 44.0625 --> 3.4375, 44.0833 --> 4.83333, 44.1818 --> 6.07273, 42.7429 --> 3.68571, 39.6923 --> 4.23077 )
[LOG] Overall execution time: 7.24114 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.46 sec (Real time) / 7.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.72 sec (Real time) / 1.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 836 9 33 1 782
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 12.5163 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 796 new AND gates.
[LOG] Size before ABC: 1522 AND gates.
[LOG] Size after ABC: 795 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.7997/11 sec (0.050194/0 sec, 0.039561/0 sec, 0.642196/1 sec, 0.186363/0 sec, 0.21723/0 sec, 0.139566/0 sec, 0.228198/1 sec, 0.100167/0 sec, 0.795517/0 sec, 1.30262/2 sec, 3.45917/3 sec, 2.15003/2 sec, 1.48884/2 sec )
[LOG] Nr of iterations: 316 (8, 8, 40, 9, 10, 10, 7, 8, 14, 29, 67, 85, 21 )
[LOG] Total clause computation time: 2.9622/3 sec (0.017463/0.017463 sec, 0.005731/0.005731 sec, 0.045558/0.045558 sec, 0.007507/0.007507 sec, 0.008669/0.008669 sec, 0.008071/0.008071 sec, 0.005637/0.005637 sec, 0.006353/0.006353 sec, 0.527836/0.527836 sec, 0.38155/0.38155 sec, 0.723408/0.723408 sec, 0.50266/0.50266 sec, 0.72176/0.72176 sec )
[LOG] Total clause minimization time: 7.63281/8 sec (0.030131/0.030131 sec, 0.031291/0.031291 sec, 0.579972/0.579972 sec, 0.17477/0.17477 sec, 0.204575/0.204575 sec, 0.127485/0.127485 sec, 0.218627/0.218627 sec, 0.090659/0.090659 sec, 0.258841/0.258841 sec, 0.901928/0.901928 sec, 2.6823/2.6823 sec, 1.58619/1.58619 sec, 0.746034/0.746034 sec )
[LOG] Total clause size reduction: 15119 --> 1522 (406 --> 13, 399 --> 23, 2184 --> 117, 440 --> 15, 486 --> 19, 477 --> 18, 312 --> 12, 357 --> 15, 650 --> 59, 1372 --> 168, 3168 --> 386, 3948 --> 556, 920 --> 121 )
[LOG] Average clause size reduction: 47.8449 --> 4.81646 (50.75 --> 1.625, 49.875 --> 2.875, 54.6 --> 2.925, 48.8889 --> 1.66667, 48.6 --> 1.9, 47.7 --> 1.8, 44.5714 --> 1.71429, 44.625 --> 1.875, 46.4286 --> 4.21429, 47.3103 --> 5.7931, 47.2836 --> 5.76119, 46.4471 --> 6.54118, 43.8095 --> 5.7619 )
[LOG] Overall execution time: 12.5236 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 12.80 sec (Real time) / 12.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.10 sec (Real time) / 4.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1176 10 35 1 1119
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 20.2814 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 1407 new AND gates.
[LOG] Size before ABC: 2787 AND gates.
[LOG] Size after ABC: 1407 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.8631/18 sec (0.058046/0 sec, 0.132982/0 sec, 0.945144/1 sec, 0.301403/0 sec, 0.278359/1 sec, 0.240339/0 sec, 0.315195/0 sec, 0.247622/1 sec, 1.51737/1 sec, 0.31756/0 sec, 1.77957/2 sec, 3.42628/4 sec, 4.28402/4 sec, 4.0192/4 sec )
[LOG] Nr of iterations: 495 (8, 18, 46, 10, 9, 8, 13, 6, 23, 9, 34, 156, 139, 16 )
[LOG] Total clause computation time: 4.32138/7 sec (0.020783/0.020783 sec, 0.015872/0.015872 sec, 0.063434/0.063434 sec, 0.010536/0.010536 sec, 0.008797/0.008797 sec, 0.008179/0.008179 sec, 0.039985/0.039985 sec, 0.008471/0.008471 sec, 0.487178/0.487178 sec, 0.017922/0.017922 sec, 0.300327/0.300327 sec, 0.643831/0.643831 sec, 0.971473/0.971473 sec, 1.72459/1.72459 sec )
[LOG] Total clause minimization time: 13.0994/11 sec (0.033769/0.033769 sec, 0.110023/0.110023 sec, 0.85303/0.85303 sec, 0.285387/0.285387 sec, 0.26424/0.26424 sec, 0.227237/0.227237 sec, 0.267259/0.267259 sec, 0.235278/0.235278 sec, 1.00656/1.00656 sec, 0.293293/0.293293 sec, 1.44742/1.44742 sec, 2.66089/2.66089 sec, 3.15171/3.15171 sec, 2.26336/2.26336 sec )
[LOG] Total clause size reduction: 25380 --> 2787 (434 --> 12, 1037 --> 75, 2700 --> 141, 531 --> 17, 464 --> 15, 399 --> 13, 672 --> 23, 275 --> 9, 1188 --> 123, 424 --> 15, 1716 --> 240, 7905 --> 1012, 6900 --> 1023, 735 --> 69 )
[LOG] Average clause size reduction: 51.2727 --> 5.6303 (54.25 --> 1.5, 57.6111 --> 4.16667, 58.6957 --> 3.06522, 53.1 --> 1.7, 51.5556 --> 1.66667, 49.875 --> 1.625, 51.6923 --> 1.76923, 45.8333 --> 1.5, 51.6522 --> 5.34783, 47.1111 --> 1.66667, 50.4706 --> 7.05882, 50.6731 --> 6.48718, 49.6403 --> 7.35971, 45.9375 --> 4.3125 )
[LOG] Overall execution time: 20.29 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 20.66 sec (Real time) / 20.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.11 sec (Real time) / 8.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1830 11 37 1 1768
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 64.1869 sec CPU time.
[LOG] Relation determinization time: 65 sec real time.
[LOG] Final circuit size: 1082 new AND gates.
[LOG] Size before ABC: 2119 AND gates.
[LOG] Size after ABC: 1082 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 56.7574/57 sec (0.120517/1 sec, 0.242838/0 sec, 2.50776/2 sec, 1.02891/1 sec, 0.803997/1 sec, 0.925461/1 sec, 1.26746/1 sec, 0.981947/1 sec, 6.79981/7 sec, 1.44575/2 sec, 7.79326/7 sec, 1.33913/2 sec, 9.4308/9 sec, 11.9875/12 sec, 10.0822/10 sec )
[LOG] Nr of iterations: 434 (6, 12, 37, 6, 7, 9, 16, 6, 20, 9, 46, 6, 108, 90, 56 )
[LOG] Total clause computation time: 8.14113/6 sec (0.03704/0.03704 sec, 0.026522/0.026522 sec, 0.120863/0.120863 sec, 0.015715/0.015715 sec, 0.017144/0.017144 sec, 0.022064/0.022064 sec, 0.266175/0.266175 sec, 0.033924/0.033924 sec, 1.87688/1.87688 sec, 0.026009/0.026009 sec, 1.28801/1.28801 sec, 0.034968/0.034968 sec, 2.10416/2.10416 sec, 1.11867/1.11867 sec, 1.15298/1.15298 sec )
[LOG] Total clause minimization time: 47.1448/51 sec (0.067128/0.067128 sec, 0.184945/0.184945 sec, 2.27871/2.27871 sec, 0.995534/0.995534 sec, 0.766992/0.766992 sec, 0.877844/0.877844 sec, 0.953686/0.953686 sec, 0.929557/0.929557 sec, 4.85446/4.85446 sec, 1.39107/1.39107 sec, 6.34764/6.34764 sec, 1.28251/1.28251 sec, 6.95315/6.95315 sec, 10.5457/10.5457 sec, 8.71592/8.71592 sec )
[LOG] Total clause size reduction: 23846 --> 2119 (335 --> 9, 726 --> 48, 2340 --> 104, 320 --> 7, 378 --> 8, 496 --> 15, 915 --> 29, 300 --> 8, 1121 --> 114, 464 --> 13, 2565 --> 364, 280 --> 9, 5885 --> 611, 4806 --> 542, 2915 --> 238 )
[LOG] Average clause size reduction: 54.9447 --> 4.88249 (55.8333 --> 1.5, 60.5 --> 4, 63.2432 --> 2.81081, 53.3333 --> 1.16667, 54 --> 1.14286, 55.1111 --> 1.66667, 57.1875 --> 1.8125, 50 --> 1.33333, 56.05 --> 5.7, 51.5556 --> 1.44444, 55.7609 --> 7.91304, 46.6667 --> 1.5, 54.4907 --> 5.65741, 53.4 --> 6.02222, 52.0536 --> 4.25 )
[LOG] Overall execution time: 64.204 sec CPU time.
[LOG] Overall execution time: 65 sec real time.
Synthesis time: 64.62 sec (Real time) / 64.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.22 sec (Real time) / 5.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1555 12 40 1 1488
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 35.9873 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 1661 new AND gates.
[LOG] Size before ABC: 3409 AND gates.
[LOG] Size after ABC: 1661 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 32.4309/32 sec (0.217659/0 sec, 0.223071/0 sec, 1.30405/2 sec, 0.535431/0 sec, 0.305464/0 sec, 0.371934/1 sec, 0.301301/0 sec, 0.299174/0 sec, 1.56487/2 sec, 0.456839/0 sec, 2.62013/3 sec, 0.275331/0 sec, 0.295564/1 sec, 10.2902/10 sec, 5.9216/6 sec, 3.82705/4 sec, 3.62118/3 sec )
[LOG] Nr of iterations: 579 (7, 21, 34, 11, 12, 11, 9, 12, 16, 16, 39, 11, 12, 133, 133, 72, 30 )
[LOG] Total clause computation time: 6.86303/5 sec (0.053605/0.053605 sec, 0.033103/0.033103 sec, 0.065361/0.065361 sec, 0.016875/0.016875 sec, 0.018775/0.018775 sec, 0.015727/0.015727 sec, 0.017105/0.017105 sec, 0.020038/0.020038 sec, 1.12541/1.12541 sec, 0.024004/0.024004 sec, 0.611856/0.611856 sec, 0.018343/0.018343 sec, 0.017234/0.017234 sec, 2.79268/2.79268 sec, 0.790075/0.790075 sec, 0.634756/0.634756 sec, 0.608085/0.608085 sec )
[LOG] Total clause minimization time: 24.7346/26 sec (0.159029/0.159029 sec, 0.177177/0.177177 sec, 1.20782/1.20782 sec, 0.508907/0.508907 sec, 0.277762/0.277762 sec, 0.34689/0.34689 sec, 0.27564/0.27564 sec, 0.269493/0.269493 sec, 0.419666/0.419666 sec, 0.418538/0.418538 sec, 1.95529/1.95529 sec, 0.2432/0.2432 sec, 0.26287/0.26287 sec, 7.29497/7.29497 sec, 4.91493/4.91493 sec, 3.04862/3.04862 sec, 2.95383/2.95383 sec )
[LOG] Total clause size reduction: 34721 --> 3409 (438 --> 19, 1440 --> 88, 2343 --> 102, 700 --> 32, 759 --> 20, 680 --> 19, 536 --> 15, 726 --> 21, 975 --> 108, 960 --> 30, 2394 --> 333, 620 --> 19, 671 --> 20, 7920 --> 954, 7788 --> 1168, 4118 --> 352, 1653 --> 109 )
[LOG] Average clause size reduction: 59.9672 --> 5.88774 (62.5714 --> 2.71429, 68.5714 --> 4.19048, 68.9118 --> 3, 63.6364 --> 2.90909, 63.25 --> 1.66667, 61.8182 --> 1.72727, 59.5556 --> 1.66667, 60.5 --> 1.75, 60.9375 --> 6.75, 60 --> 1.875, 61.3846 --> 8.53846, 56.3636 --> 1.72727, 55.9167 --> 1.66667, 59.5489 --> 7.17293, 58.5564 --> 8.78195, 57.1944 --> 4.88889, 55.1 --> 3.63333 )
[LOG] Overall execution time: 35.9976 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 36.42 sec (Real time) / 36.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.73 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.44 sec (Real time) / 12.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 2197 13 43 1 2124
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 52.02 sec CPU time.
[LOG] Relation determinization time: 53 sec real time.
[LOG] Final circuit size: 1808 new AND gates.
[LOG] Size before ABC: 3752 AND gates.
[LOG] Size after ABC: 1808 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 47.3208/47 sec (0.166905/0 sec, 0.441428/0 sec, 1.47753/2 sec, 0.607872/0 sec, 0.486968/1 sec, 0.745296/1 sec, 0.365202/0 sec, 0.334057/0 sec, 3.55018/4 sec, 0.494876/0 sec, 4.02663/4 sec, 0.421747/1 sec, 0.304287/0 sec, 0.195844/0 sec, 13.3497/14 sec, 8.76901/9 sec, 3.78237/3 sec, 7.80084/8 sec )
[LOG] Nr of iterations: 619 (7, 30, 38, 9, 15, 20, 8, 12, 25, 13, 36, 9, 9, 7, 166, 137, 43, 35 )
[LOG] Total clause computation time: 10.3417/11 sec (0.06066/0.06066 sec, 0.052367/0.052367 sec, 0.078969/0.078969 sec, 0.015367/0.015367 sec, 0.025999/0.025999 sec, 0.051799/0.051799 sec, 0.012997/0.012997 sec, 0.018375/0.018375 sec, 1.16415/1.16415 sec, 0.021674/0.021674 sec, 0.663093/0.663093 sec, 0.015762/0.015762 sec, 0.014938/0.014938 sec, 0.012146/0.012146 sec, 2.10941/2.10941 sec, 3.35341/3.35341 sec, 0.619967/0.619967 sec, 2.05061/2.05061 sec )
[LOG] Total clause minimization time: 35.8155/36 sec (0.099163/0.099163 sec, 0.364572/0.364572 sec, 1.35102/1.35102 sec, 0.581926/0.581926 sec, 0.445184/0.445184 sec, 0.668617/0.668617 sec, 0.342592/0.342592 sec, 0.301805/0.301805 sec, 2.33837/2.33837 sec, 0.455431/0.455431 sec, 3.29422/3.29422 sec, 0.390284/0.390284 sec, 0.274584/0.274584 sec, 0.172583/0.172583 sec, 10.9227/10.9227 sec, 5.1085/5.1085 sec, 3.04622/3.04622 sec, 5.65779/5.65779 sec )
[LOG] Total clause size reduction: 39368 --> 3752 (462 --> 10, 2204 --> 164, 2775 --> 122, 592 --> 18, 1022 --> 27, 1368 --> 56, 497 --> 13, 770 --> 38, 1656 --> 182, 816 --> 42, 2345 --> 318, 528 --> 16, 520 --> 14, 384 --> 11, 10395 --> 1391, 8432 --> 1003, 2562 --> 166, 2040 --> 161 )
[LOG] Average clause size reduction: 63.5994 --> 6.06139 (66 --> 1.42857, 73.4667 --> 5.46667, 73.0263 --> 3.21053, 65.7778 --> 2, 68.1333 --> 1.8, 68.4 --> 2.8, 62.125 --> 1.625, 64.1667 --> 3.16667, 66.24 --> 7.28, 62.7692 --> 3.23077, 65.1389 --> 8.83333, 58.6667 --> 1.77778, 57.7778 --> 1.55556, 54.8571 --> 1.57143, 62.6205 --> 8.37952, 61.5474 --> 7.32117, 59.5814 --> 3.86047, 58.2857 --> 4.6 )
[LOG] Overall execution time: 52.0327 sec CPU time.
[LOG] Overall execution time: 53 sec real time.
Synthesis time: 52.53 sec (Real time) / 52.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.08 sec (Real time) / 18.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2379 14 45 1 2302
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 51.5364 sec CPU time.
[LOG] Relation determinization time: 51 sec real time.
[LOG] Final circuit size: 808 new AND gates.
[LOG] Size before ABC: 1737 AND gates.
[LOG] Size after ABC: 808 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 45.6455/46 sec (3.80301/4 sec, 5.17239/5 sec, 0.094867/0 sec, 3.68247/4 sec, 2.5346/3 sec, 0.999012/1 sec, 1.32832/1 sec, 0.773453/1 sec, 0.607567/0 sec, 0.937402/1 sec, 0.816209/1 sec, 1.00003/1 sec, 0.777568/1 sec, 1.36088/1 sec, 1.17043/1 sec, 0.808967/1 sec, 2.98204/3 sec, 9.99163/10 sec, 6.80467/7 sec )
[LOG] Nr of iterations: 379 (14, 10, 11, 26, 28, 9, 11, 8, 8, 10, 10, 14, 9, 17, 16, 14, 79, 48, 37 )
[LOG] Total clause computation time: 12.3881/10 sec (3.5361/3.5361 sec, 0.736621/0.736621 sec, 0.020283/0.020283 sec, 0.751447/0.751447 sec, 0.34027/0.34027 sec, 0.022507/0.022507 sec, 0.091962/0.091962 sec, 0.015636/0.015636 sec, 0.015864/0.015864 sec, 0.140849/0.140849 sec, 0.11664/0.11664 sec, 0.135811/0.135811 sec, 0.06651/0.06651 sec, 0.191745/0.191745 sec, 0.168499/0.168499 sec, 0.164872/0.164872 sec, 0.380296/0.380296 sec, 3.46777/3.46777 sec, 2.02443/2.02443 sec )
[LOG] Total clause minimization time: 32.3259/35 sec (0.245755/0.245755 sec, 4.41666/4.41666 sec, 0.05704/0.05704 sec, 2.86527/2.86527 sec, 2.12566/2.12566 sec, 0.954882/0.954882 sec, 1.21061/1.21061 sec, 0.738202/0.738202 sec, 0.572891/0.572891 sec, 0.772618/0.772618 sec, 0.672143/0.672143 sec, 0.828674/0.828674 sec, 0.686006/0.686006 sec, 1.12288/1.12288 sec, 0.961539/0.961539 sec, 0.608102/0.608102 sec, 2.41639/2.41639 sec, 6.3902/6.3902 sec, 4.6804/4.6804 sec )
[LOG] Total clause size reduction: 25025 --> 1737 (1053 --> 38, 720 --> 19, 790 --> 20, 1950 --> 204, 2079 --> 272, 608 --> 14, 750 --> 16, 518 --> 11, 511 --> 11, 648 --> 27, 639 --> 21, 910 --> 56, 552 --> 17, 1088 --> 75, 1005 --> 59, 858 --> 54, 5070 --> 411, 3008 --> 256, 2268 --> 156 )
[LOG] Average clause size reduction: 66.029 --> 4.58311 (75.2143 --> 2.71429, 72 --> 1.9, 71.8182 --> 1.81818, 75 --> 7.84615, 74.25 --> 9.71429, 67.5556 --> 1.55556, 68.1818 --> 1.45455, 64.75 --> 1.375, 63.875 --> 1.375, 64.8 --> 2.7, 63.9 --> 2.1, 65 --> 4, 61.3333 --> 1.88889, 64 --> 4.41176, 62.8125 --> 3.6875, 61.2857 --> 3.85714, 64.1772 --> 5.20253, 62.6667 --> 5.33333, 61.2973 --> 4.21622 )
[LOG] Overall execution time: 51.5511 sec CPU time.
[LOG] Overall execution time: 51 sec real time.
Synthesis time: 51.91 sec (Real time) / 51.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.09 sec (Real time) / 6.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1420 15 47 1 1339
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 35.2124 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Final circuit size: 1325 new AND gates.
[LOG] Size before ABC: 2853 AND gates.
[LOG] Size after ABC: 1325 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 30.2808/30 sec (0.308921/0 sec, 2.22556/2 sec, 0.027353/0 sec, 3.09811/3 sec, 1.7109/2 sec, 0.574995/1 sec, 0.448224/0 sec, 0.302271/1 sec, 0.331259/0 sec, 0.787288/1 sec, 0.547685/0 sec, 0.444814/1 sec, 0.399306/0 sec, 0.766939/1 sec, 0.648349/0 sec, 0.530664/1 sec, 4.61273/5 sec, 1.10318/1 sec, 6.72805/6 sec, 4.68421/5 sec )
[LOG] Nr of iterations: 565 (18, 9, 5, 28, 27, 16, 14, 11, 16, 15, 20, 10, 8, 10, 16, 10, 204, 36, 49, 43 )
[LOG] Total clause computation time: 7.96064/9 sec (0.086552/0.086552 sec, 2.17773/2.17773 sec, 0.008097/0.008097 sec, 0.594788/0.594788 sec, 0.687872/0.687872 sec, 0.026771/0.026771 sec, 0.023819/0.023819 sec, 0.016153/0.016153 sec, 0.028279/0.028279 sec, 0.126307/0.126307 sec, 0.089922/0.089922 sec, 0.135999/0.135999 sec, 0.103402/0.103402 sec, 0.141546/0.141546 sec, 0.140056/0.140056 sec, 0.128023/0.128023 sec, 0.474663/0.474663 sec, 0.13659/0.13659 sec, 1.56723/1.56723 sec, 1.26683/1.26683 sec )
[LOG] Total clause minimization time: 21.4122/20 sec (0.207928/0.207928 sec, 0.038731/0.038731 sec, 0.014862/0.014862 sec, 2.45111/2.45111 sec, 0.968093/0.968093 sec, 0.528978/0.528978 sec, 0.405431/0.405431 sec, 0.271055/0.271055 sec, 0.279335/0.279335 sec, 0.636796/0.636796 sec, 0.426988/0.426988 sec, 0.291584/0.291584 sec, 0.282305/0.282305 sec, 0.608519/0.608519 sec, 0.481458/0.481458 sec, 0.384318/0.384318 sec, 3.85133/3.85133 sec, 0.899407/0.899407 sec, 5.05857/5.05857 sec, 3.32539/3.32539 sec )
[LOG] Total clause size reduction: 39315 --> 2853 (1445 --> 50, 672 --> 16, 332 --> 7, 2214 --> 261, 2106 --> 246, 1200 --> 27, 1027 --> 22, 780 --> 17, 1155 --> 32, 1064 --> 60, 1425 --> 38, 666 --> 17, 511 --> 12, 648 --> 29, 1065 --> 59, 630 --> 23, 14007 --> 1295, 2380 --> 126, 3216 --> 292, 2772 --> 224 )
[LOG] Average clause size reduction: 69.5841 --> 5.04956 (80.2778 --> 2.77778, 74.6667 --> 1.77778, 66.4 --> 1.4, 79.0714 --> 9.32143, 78 --> 9.11111, 75 --> 1.6875, 73.3571 --> 1.57143, 70.9091 --> 1.54545, 72.1875 --> 2, 70.9333 --> 4, 71.25 --> 1.9, 66.6 --> 1.7, 63.875 --> 1.5, 64.8 --> 2.9, 66.5625 --> 3.6875, 63 --> 2.3, 68.6618 --> 6.34804, 66.1111 --> 3.5, 65.6327 --> 5.95918, 64.4651 --> 5.2093 )
[LOG] Overall execution time: 35.2255 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 35.61 sec (Real time) / 35.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.28 sec (Real time) / 9.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1971 16 49 1 1886
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 71.1001 sec CPU time.
[LOG] Relation determinization time: 72 sec real time.
[LOG] Final circuit size: 2156 new AND gates.
[LOG] Size before ABC: 4846 AND gates.
[LOG] Size after ABC: 2156 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 63.6395/64 sec (0.54393/0 sec, 0.141724/1 sec, 0.048119/0 sec, 5.69363/5 sec, 3.58193/4 sec, 0.978801/1 sec, 0.925588/1 sec, 0.683948/0 sec, 0.467142/1 sec, 0.925774/1 sec, 1.07578/1 sec, 0.974859/1 sec, 1.20229/1 sec, 1.4792/2 sec, 1.21561/1 sec, 1.06666/1 sec, 13.8551/14 sec, 1.34607/1 sec, 1.96214/2 sec, 9.83204/10 sec, 15.6392/16 sec )
[LOG] Nr of iterations: 805 (19, 12, 6, 36, 38, 14, 12, 10, 12, 13, 15, 12, 14, 21, 12, 18, 375, 36, 34, 56, 40 )
[LOG] Total clause computation time: 11.2331/13 sec (0.114604/0.114604 sec, 0.026825/0.026825 sec, 0.010827/0.010827 sec, 1.11563/1.11563 sec, 0.56062/0.56062 sec, 0.029625/0.029625 sec, 0.066639/0.066639 sec, 0.024306/0.024306 sec, 0.024539/0.024539 sec, 0.126052/0.126052 sec, 0.129888/0.129888 sec, 0.254516/0.254516 sec, 0.200397/0.200397 sec, 0.199191/0.199191 sec, 0.250535/0.250535 sec, 0.176711/0.176711 sec, 1.7503/1.7503 sec, 0.166361/0.166361 sec, 0.178245/0.178245 sec, 2.6391/2.6391 sec, 3.18819/3.18819 sec )
[LOG] Total clause minimization time: 50.1437/51 sec (0.39922/0.39922 sec, 0.093432/0.093432 sec, 0.027485/0.027485 sec, 4.48541/4.48541 sec, 2.93011/2.93011 sec, 0.916279/0.916279 sec, 0.829593/0.829593 sec, 0.635184/0.635184 sec, 0.413301/0.413301 sec, 0.767578/0.767578 sec, 0.90396/0.90396 sec, 0.685289/0.685289 sec, 0.967485/0.967485 sec, 1.22297/1.22297 sec, 0.931134/0.931134 sec, 0.841176/0.841176 sec, 11.054/11.054 sec, 1.06211/1.06211 sec, 1.67253/1.67253 sec, 6.9987/6.9987 sec, 12.3067/12.3067 sec )
[LOG] Total clause size reduction: 59028 --> 4846 (1602 --> 55, 968 --> 26, 435 --> 9, 3010 --> 348, 3145 --> 429, 1092 --> 22, 913 --> 18, 738 --> 14, 891 --> 18, 960 --> 36, 1106 --> 46, 858 --> 34, 1001 --> 32, 1520 --> 96, 825 --> 38, 1258 --> 74, 27302 --> 2806, 2520 --> 112, 2343 --> 108, 3850 --> 337, 2691 --> 188 )
[LOG] Average clause size reduction: 73.3267 --> 6.01988 (84.3158 --> 2.89474, 80.6667 --> 2.16667, 72.5 --> 1.5, 83.6111 --> 9.66667, 82.7632 --> 11.2895, 78 --> 1.57143, 76.0833 --> 1.5, 73.8 --> 1.4, 74.25 --> 1.5, 73.8462 --> 2.76923, 73.7333 --> 3.06667, 71.5 --> 2.83333, 71.5 --> 2.28571, 72.381 --> 4.57143, 68.75 --> 3.16667, 69.8889 --> 4.11111, 72.8053 --> 7.48267, 70 --> 3.11111, 68.9118 --> 3.17647, 68.75 --> 6.01786, 67.275 --> 4.7 )
[LOG] Overall execution time: 71.1162 sec CPU time.
[LOG] Overall execution time: 72 sec real time.
Synthesis time: 71.71 sec (Real time) / 71.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.11 sec (Real time) / 1.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.89 sec (Real time) / 15.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2847 17 51 1 2758
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 93.959 sec CPU time.
[LOG] Relation determinization time: 95 sec real time.
[LOG] Final circuit size: 1890 new AND gates.
[LOG] Size before ABC: 4124 AND gates.
[LOG] Size after ABC: 1890 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 84.5701/84 sec (0.618916/0 sec, 0.239412/0 sec, 0.108888/1 sec, 7.09036/7 sec, 5.0661/5 sec, 0.869885/1 sec, 1.19214/1 sec, 0.689929/1 sec, 0.661908/0 sec, 1.05623/1 sec, 1.42555/2 sec, 1.34636/1 sec, 0.936676/1 sec, 1.73165/2 sec, 1.15393/1 sec, 1.33363/1 sec, 11.5532/12 sec, 1.8807/2 sec, 2.12761/2 sec, 2.17266/2 sec, 18.7527/19 sec, 22.5616/22 sec )
[LOG] Nr of iterations: 738 (18, 16, 10, 32, 39, 10, 11, 9, 16, 12, 11, 14, 10, 17, 11, 12, 233, 32, 42, 19, 99, 65 )
[LOG] Total clause computation time: 14.1194/13 sec (0.109257/0.109257 sec, 0.037287/0.037287 sec, 0.022003/0.022003 sec, 1.09187/1.09187 sec, 0.864249/0.864249 sec, 0.024157/0.024157 sec, 0.091074/0.091074 sec, 0.022994/0.022994 sec, 0.038886/0.038886 sec, 0.427552/0.427552 sec, 0.384125/0.384125 sec, 0.277812/0.277812 sec, 0.268146/0.268146 sec, 0.261833/0.261833 sec, 0.336312/0.336312 sec, 0.336129/0.336129 sec, 1.20377/1.20377 sec, 0.354305/0.354305 sec, 0.215761/0.215761 sec, 0.414428/0.414428 sec, 1.18228/1.18228 sec, 6.15513/6.15513 sec )
[LOG] Total clause minimization time: 68.01/68 sec (0.469992/0.469992 sec, 0.167577/0.167577 sec, 0.065742/0.065742 sec, 5.90239/5.90239 sec, 4.09273/4.09273 sec, 0.819375/0.819375 sec, 1.07139/1.07139 sec, 0.642845/0.642845 sec, 0.581325/0.581325 sec, 0.594482/0.594482 sec, 1.00751/1.00751 sec, 1.02383/1.02383 sec, 0.637238/0.637238 sec, 1.41755/1.41755 sec, 0.783216/0.783216 sec, 0.955613/0.955613 sec, 9.57073/9.57073 sec, 1.41559/1.41559 sec, 1.7445/1.7445 sec, 1.6893/1.6893 sec, 17.2077/17.2077 sec, 16.1494/16.1494 sec )
[LOG] Total clause size reduction: 56443 --> 4124 (1581 --> 52, 1380 --> 44, 819 --> 17, 2790 --> 339, 3382 --> 468, 792 --> 14, 870 --> 16, 688 --> 14, 1275 --> 29, 924 --> 29, 830 --> 29, 1066 --> 40, 729 --> 15, 1280 --> 52, 790 --> 37, 858 --> 39, 17864 --> 1728, 2356 --> 103, 3075 --> 149, 1332 --> 77, 7154 --> 502, 4608 --> 331 )
[LOG] Average clause size reduction: 76.481 --> 5.58808 (87.8333 --> 2.88889, 86.25 --> 2.75, 81.9 --> 1.7, 87.1875 --> 10.5938, 86.7179 --> 12, 79.2 --> 1.4, 79.0909 --> 1.45455, 76.4444 --> 1.55556, 79.6875 --> 1.8125, 77 --> 2.41667, 75.4545 --> 2.63636, 76.1429 --> 2.85714, 72.9 --> 1.5, 75.2941 --> 3.05882, 71.8182 --> 3.36364, 71.5 --> 3.25, 76.6695 --> 7.41631, 73.625 --> 3.21875, 73.2143 --> 3.54762, 70.1053 --> 4.05263, 72.2626 --> 5.07071, 70.8923 --> 5.09231 )
[LOG] Overall execution time: 93.9777 sec CPU time.
[LOG] Overall execution time: 95 sec real time.
Synthesis time: 94.58 sec (Real time) / 94.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.82 sec (Real time) / 0.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.09 sec (Real time) / 23.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2622 18 53 1 2529
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 113.047 sec CPU time.
[LOG] Relation determinization time: 114 sec real time.
[LOG] Final circuit size: 3301 new AND gates.
[LOG] Size before ABC: 6873 AND gates.
[LOG] Size after ABC: 3301 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 102.776/103 sec (0.961736/1 sec, 0.261825/0 sec, 0.079165/0 sec, 7.7843/8 sec, 6.85411/7 sec, 1.64928/2 sec, 0.733008/0 sec, 0.610731/1 sec, 0.779087/1 sec, 1.31777/1 sec, 1.00076/1 sec, 1.18696/1 sec, 1.0074/1 sec, 1.34166/2 sec, 1.32681/1 sec, 1.57631/2 sec, 19.1308/19 sec, 2.52957/2 sec, 3.13439/3 sec, 2.15802/3 sec, 1.71066/1 sec, 15.7744/16 sec, 29.8673/30 sec )
[LOG] Nr of iterations: 993 (30, 16, 7, 31, 61, 20, 9, 11, 12, 17, 19, 16, 10, 19, 11, 16, 345, 42, 45, 13, 10, 194, 39 )
[LOG] Total clause computation time: 20.9288/20 sec (0.160337/0.160337 sec, 0.035896/0.035896 sec, 0.014896/0.014896 sec, 1.59905/1.59905 sec, 2.49123/2.49123 sec, 0.04696/0.04696 sec, 0.023816/0.023816 sec, 0.031045/0.031045 sec, 0.071511/0.071511 sec, 0.183127/0.183127 sec, 0.13908/0.13908 sec, 0.139244/0.139244 sec, 0.226026/0.226026 sec, 0.298285/0.298285 sec, 0.333088/0.333088 sec, 0.277037/0.277037 sec, 1.69172/1.69172 sec, 0.233983/0.233983 sec, 0.250403/0.250403 sec, 0.375861/0.375861 sec, 0.431414/0.431414 sec, 2.67565/2.67565 sec, 9.19917/9.19917 sec )
[LOG] Total clause minimization time: 78.2975/79 sec (0.728035/0.728035 sec, 0.188095/0.188095 sec, 0.047792/0.047792 sec, 6.0876/6.0876 sec, 4.17782/4.17782 sec, 1.54454/1.54454 sec, 0.682134/0.682134 sec, 0.547468/0.547468 sec, 0.672007/0.672007 sec, 1.08207/1.08207 sec, 0.800087/0.800087 sec, 0.997125/0.997125 sec, 0.748236/0.748236 sec, 0.979131/0.979131 sec, 0.957431/0.957431 sec, 1.24279/1.24279 sec, 16.2036/16.2036 sec, 2.13491/2.13491 sec, 2.70406/2.70406 sec, 1.72781/1.72781 sec, 1.23591/1.23591 sec, 12.3019/12.3019 sec, 20.5069/20.5069 sec )
[LOG] Total clause size reduction: 79946 --> 6873 (2813 --> 120, 1440 --> 54, 570 --> 12, 2820 --> 366, 5580 --> 760, 1748 --> 26, 728 --> 12, 900 --> 17, 979 --> 18, 1408 --> 75, 1566 --> 44, 1290 --> 75, 765 --> 17, 1512 --> 81, 830 --> 33, 1230 --> 62, 27864 --> 3040, 3280 --> 135, 3476 --> 174, 936 --> 40, 693 --> 26, 14668 --> 1520, 2850 --> 166 )
[LOG] Average clause size reduction: 80.5096 --> 6.92145 (93.7667 --> 4, 90 --> 3.375, 81.4286 --> 1.71429, 90.9677 --> 11.8065, 91.4754 --> 12.459, 87.4 --> 1.3, 80.8889 --> 1.33333, 81.8182 --> 1.54545, 81.5833 --> 1.5, 82.8235 --> 4.41176, 82.4211 --> 2.31579, 80.625 --> 4.6875, 76.5 --> 1.7, 79.5789 --> 4.26316, 75.4545 --> 3, 76.875 --> 3.875, 80.7652 --> 8.81159, 78.0952 --> 3.21429, 77.2444 --> 3.86667, 72 --> 3.07692, 69.3 --> 2.6, 75.6082 --> 7.83505, 73.0769 --> 4.25641 )
[LOG] Overall execution time: 113.067 sec CPU time.
[LOG] Overall execution time: 114 sec real time.
Synthesis time: 113.95 sec (Real time) / 113.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.32 sec (Real time) / 2.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 61.35 sec (Real time) / 61.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 4083 19 55 1 3986
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 93.8096 sec CPU time.
[LOG] Relation determinization time: 94 sec real time.
[LOG] Final circuit size: 2634 new AND gates.
[LOG] Size before ABC: 5859 AND gates.
[LOG] Size after ABC: 2634 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 81.3052/82 sec (0.920339/1 sec, 0.236283/0 sec, 0.116146/0 sec, 11.2029/12 sec, 6.73441/6 sec, 1.0537/1 sec, 0.637205/1 sec, 1.27081/1 sec, 0.773057/1 sec, 0.943921/1 sec, 1.32947/1 sec, 0.935923/1 sec, 0.839811/1 sec, 1.63848/2 sec, 1.44208/1 sec, 1.52511/2 sec, 9.64421/9 sec, 1.85033/2 sec, 2.11206/2 sec, 1.94729/2 sec, 2.12209/2 sec, 1.76121/2 sec, 20.4552/21 sec, 9.81317/10 sec )
[LOG] Nr of iterations: 803 (23, 13, 8, 35, 52, 11, 9, 13, 15, 10, 14, 12, 10, 26, 18, 11, 162, 14, 34, 21, 29, 20, 168, 75 )
[LOG] Total clause computation time: 17.3187/11 sec (0.17653/0.17653 sec, 0.057924/0.057924 sec, 0.027699/0.027699 sec, 2.33939/2.33939 sec, 1.03542/1.03542 sec, 0.060663/0.060663 sec, 0.028281/0.028281 sec, 0.437083/0.437083 sec, 0.071295/0.071295 sec, 0.447665/0.447665 sec, 0.50304/0.50304 sec, 0.157519/0.157519 sec, 0.118104/0.118104 sec, 0.38042/0.38042 sec, 0.33146/0.33146 sec, 0.447682/0.447682 sec, 0.786801/0.786801 sec, 0.300627/0.300627 sec, 0.231942/0.231942 sec, 0.356934/0.356934 sec, 0.109594/0.109594 sec, 0.141057/0.141057 sec, 5.77824/5.77824 sec, 2.99334/2.99334 sec )
[LOG] Total clause minimization time: 60.8187/70 sec (0.673194/0.673194 sec, 0.139571/0.139571 sec, 0.064009/0.064009 sec, 8.74137/8.74137 sec, 5.52018/5.52018 sec, 0.953519/0.953519 sec, 0.576445/0.576445 sec, 0.786116/0.786116 sec, 0.618569/0.618569 sec, 0.457795/0.457795 sec, 0.771655/0.771655 sec, 0.732839/0.732839 sec, 0.682663/0.682663 sec, 1.16316/1.16316 sec, 1.04115/1.04115 sec, 1.03419/1.03419 sec, 8.21917/8.21917 sec, 1.4896/1.4896 sec, 1.73863/1.73863 sec, 1.50863/1.50863 sec, 1.90517/1.90517 sec, 1.54214/1.54214 sec, 13.9919/13.9919 sec, 6.46705/6.46705 sec )
[LOG] Total clause size reduction: 67573 --> 5859 (2244 --> 70, 1212 --> 21, 700 --> 14, 3366 --> 419, 4998 --> 678, 970 --> 14, 768 --> 10, 1140 --> 20, 1316 --> 27, 837 --> 27, 1196 --> 50, 1001 --> 36, 810 --> 18, 2225 --> 85, 1496 --> 53, 870 --> 33, 13846 --> 1391, 1105 --> 47, 2772 --> 114, 1660 --> 81, 2296 --> 72, 1539 --> 51, 13360 --> 2164, 5846 --> 364 )
[LOG] Average clause size reduction: 84.1507 --> 7.29639 (97.5652 --> 3.04348, 93.2308 --> 1.61538, 87.5 --> 1.75, 96.1714 --> 11.9714, 96.1154 --> 13.0385, 88.1818 --> 1.27273, 85.3333 --> 1.11111, 87.6923 --> 1.53846, 87.7333 --> 1.8, 83.7 --> 2.7, 85.4286 --> 3.57143, 83.4167 --> 3, 81 --> 1.8, 85.5769 --> 3.26923, 83.1111 --> 2.94444, 79.0909 --> 3, 85.4691 --> 8.58642, 78.9286 --> 3.35714, 81.5294 --> 3.35294, 79.0476 --> 3.85714, 79.1724 --> 2.48276, 76.95 --> 2.55, 79.5238 --> 12.881, 77.9467 --> 4.85333 )
[LOG] Overall execution time: 93.8321 sec CPU time.
[LOG] Overall execution time: 94 sec real time.
Synthesis time: 94.58 sec (Real time) / 94.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.45 sec (Real time) / 1.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 39.30 sec (Real time) / 39.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 3469 20 58 1 3367
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.071785 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 60 new AND gates.
[LOG] Size before ABC: 85 AND gates.
[LOG] Size after ABC: 59 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.048289/0 sec (0.014676/0 sec, 0.008196/0 sec, 0.005701/0 sec, 0.00528/0 sec, 0.011448/0 sec, 0.002988/0 sec )
[LOG] Nr of iterations: 45 (7, 11, 5, 2, 14, 6 )
[LOG] Total clause computation time: 0.014843/0 sec (0.006842/0.006842 sec, 0.002352/0.002352 sec, 0.002116/0.002116 sec, 0.000266/0.000266 sec, 0.002503/0.002503 sec, 0.000764/0.000764 sec )
[LOG] Total clause minimization time: 0.031149/0 sec (0.007514/0.007514 sec, 0.005338/0.005338 sec, 0.00333/0.00333 sec, 0.004947/0.004947 sec, 0.008085/0.008085 sec, 0.001935/0.001935 sec )
[LOG] Total clause size reduction: 1228 --> 84 (204 --> 12, 330 --> 20, 128 --> 8, 31 --> 0, 390 --> 35, 145 --> 9 )
[LOG] Average clause size reduction: 27.2889 --> 1.86667 (29.1429 --> 1.71429, 30 --> 1.81818, 25.6 --> 1.6, 15.5 --> 0, 27.8571 --> 2.5, 24.1667 --> 1.5 )
[LOG] Overall execution time: 0.073581 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 234 5 23 1 201
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.184125 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 131 new AND gates.
[LOG] Size before ABC: 197 AND gates.
[LOG] Size after ABC: 131 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.137165/0 sec (0.034713/0 sec, 0.027348/0 sec, 0.015065/0 sec, 0.011486/0 sec, 0.006947/0 sec, 0.037652/0 sec, 0.003954/0 sec )
[LOG] Nr of iterations: 81 (11, 17, 8, 7, 5, 27, 6 )
[LOG] Total clause computation time: 0.03297/0 sec (0.013551/0.013551 sec, 0.004719/0.004719 sec, 0.002872/0.002872 sec, 0.001854/0.001854 sec, 0.001224/0.001224 sec, 0.007858/0.007858 sec, 0.000892/0.000892 sec )
[LOG] Total clause minimization time: 0.099052/0 sec (0.02054/0.02054 sec, 0.021586/0.021586 sec, 0.011691/0.011691 sec, 0.009192/0.009192 sec, 0.005401/0.005401 sec, 0.027999/0.027999 sec, 0.002643/0.002643 sec )
[LOG] Total clause size reduction: 2662 --> 197 (390 --> 31, 608 --> 52, 259 --> 13, 216 --> 11, 140 --> 7, 884 --> 74, 165 --> 9 )
[LOG] Average clause size reduction: 32.8642 --> 2.4321 (35.4545 --> 2.81818, 35.7647 --> 3.05882, 32.375 --> 1.625, 30.8571 --> 1.57143, 28 --> 1.4, 32.7407 --> 2.74074, 27.5 --> 1.5 )
[LOG] Overall execution time: 0.186048 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 344 6 26 1 305
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.46367 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 148 new AND gates.
[LOG] Size before ABC: 231 AND gates.
[LOG] Size after ABC: 148 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.357401/1 sec (0.067934/0 sec, 0.02689/1 sec, 0.031097/0 sec, 0.019795/0 sec, 0.021052/0 sec, 0.02515/0 sec, 0.07784/0 sec, 0.079748/0 sec, 0.007895/0 sec )
[LOG] Nr of iterations: 94 (13, 8, 7, 7, 6, 7, 10, 28, 8 )
[LOG] Total clause computation time: 0.112286/1 sec (0.032978/0.032978 sec, 0.015009/0.015009 sec, 0.012034/0.012034 sec, 0.001753/0.001753 sec, 0.001328/0.001328 sec, 0.004377/0.004377 sec, 0.019251/0.019251 sec, 0.023691/0.023691 sec, 0.001865/0.001865 sec )
[LOG] Total clause minimization time: 0.236389/0 sec (0.033904/0.033904 sec, 0.011161/0.011161 sec, 0.018467/0.018467 sec, 0.017435/0.017435 sec, 0.019158/0.019158 sec, 0.020124/0.020124 sec, 0.057638/0.057638 sec, 0.053266/0.053266 sec, 0.005236/0.005236 sec )
[LOG] Total clause size reduction: 3524 --> 231 (552 --> 48, 315 --> 15, 264 --> 10, 258 --> 12, 210 --> 17, 246 --> 15, 360 --> 23, 1053 --> 79, 266 --> 12 )
[LOG] Average clause size reduction: 37.4894 --> 2.45745 (42.4615 --> 3.69231, 39.375 --> 1.875, 37.7143 --> 1.42857, 36.8571 --> 1.71429, 35 --> 2.83333, 35.1429 --> 2.14286, 36 --> 2.3, 37.6071 --> 2.82143, 33.25 --> 1.5 )
[LOG] Overall execution time: 0.466112 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 402 7 30 1 356
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 0.753712 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 380 new AND gates.
[LOG] Size before ABC: 726 AND gates.
[LOG] Size after ABC: 380 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.617299/1 sec (0.020164/1 sec, 0.006286/0 sec, 0.098483/0 sec, 0.021252/0 sec, 0.017471/0 sec, 0.010525/0 sec, 0.04848/0 sec, 0.061642/0 sec, 0.244004/0 sec, 0.088992/0 sec )
[LOG] Nr of iterations: 185 (8, 6, 39, 6, 6, 5, 7, 15, 59, 34 )
[LOG] Total clause computation time: 0.113457/0 sec (0.008402/0.008402 sec, 0.000933/0.000933 sec, 0.010098/0.010098 sec, 0.001295/0.001295 sec, 0.001122/0.001122 sec, 0.000968/0.000968 sec, 0.023772/0.023772 sec, 0.017966/0.017966 sec, 0.026224/0.026224 sec, 0.022677/0.022677 sec )
[LOG] Total clause minimization time: 0.485433/1 sec (0.011139/0.011139 sec, 0.004869/0.004869 sec, 0.08494/0.08494 sec, 0.019415/0.019415 sec, 0.015848/0.015848 sec, 0.009078/0.009078 sec, 0.024028/0.024028 sec, 0.0422/0.0422 sec, 0.211486/0.211486 sec, 0.06243/0.06243 sec )
[LOG] Total clause size reduction: 7894 --> 726 (357 --> 12, 250 --> 13, 1862 --> 142, 240 --> 9, 235 --> 7, 184 --> 7, 270 --> 15, 616 --> 59, 2494 --> 372, 1386 --> 90 )
[LOG] Average clause size reduction: 42.6703 --> 3.92432 (44.625 --> 1.5, 41.6667 --> 2.16667, 47.7436 --> 3.64103, 40 --> 1.5, 39.1667 --> 1.16667, 36.8 --> 1.4, 38.5714 --> 2.14286, 41.0667 --> 3.93333, 42.2712 --> 6.30508, 40.7647 --> 2.64706 )
[LOG] Overall execution time: 0.756442 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.95 sec (Real time) / 0.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.83 sec (Real time) / 0.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 676 8 33 1 625
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 3.53251 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1488 new AND gates.
[LOG] Size before ABC: 2986 AND gates.
[LOG] Size after ABC: 1487 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.30585/3 sec (0.034943/0 sec, 0.03726/0 sec, 0.121124/0 sec, 0.021085/0 sec, 0.022121/0 sec, 0.023731/0 sec, 0.023023/0 sec, 0.116947/0 sec, 0.108893/0 sec, 1.70616/2 sec, 0.773114/1 sec, 0.317445/0 sec )
[LOG] Nr of iterations: 438 (8, 20, 39, 6, 7, 9, 9, 8, 13, 257, 52, 10 )
[LOG] Total clause computation time: 0.475187/0 sec (0.011641/0.011641 sec, 0.006113/0.006113 sec, 0.018106/0.018106 sec, 0.001921/0.001921 sec, 0.002263/0.002263 sec, 0.003577/0.003577 sec, 0.002871/0.002871 sec, 0.072153/0.072153 sec, 0.038692/0.038692 sec, 0.177243/0.177243 sec, 0.06624/0.06624 sec, 0.074367/0.074367 sec )
[LOG] Total clause minimization time: 2.76071/3 sec (0.022385/0.022385 sec, 0.0289/0.0289 sec, 0.098546/0.098546 sec, 0.01843/0.01843 sec, 0.019003/0.019003 sec, 0.018556/0.018556 sec, 0.019046/0.019046 sec, 0.043788/0.043788 sec, 0.068398/0.068398 sec, 1.48801/1.48801 sec, 0.695205/0.695205 sec, 0.240441/0.240441 sec )
[LOG] Total clause size reduction: 21428 --> 2986 (406 --> 21, 1083 --> 63, 2128 --> 128, 275 --> 8, 324 --> 12, 424 --> 14, 416 --> 16, 357 --> 23, 600 --> 36, 12544 --> 2470, 2448 --> 171, 423 --> 24 )
[LOG] Average clause size reduction: 48.9224 --> 6.81735 (50.75 --> 2.625, 54.15 --> 3.15, 54.5641 --> 3.28205, 45.8333 --> 1.33333, 46.2857 --> 1.71429, 47.1111 --> 1.55556, 46.2222 --> 1.77778, 44.625 --> 2.875, 46.1538 --> 2.76923, 48.8093 --> 9.61089, 47.0769 --> 3.28846, 42.3 --> 2.4 )
[LOG] Overall execution time: 3.53588 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.89 sec (Real time) / 3.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.63 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.46 sec (Real time) / 5.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1827 9 37 1 1770
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 12.0844 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 3974 new AND gates.
[LOG] Size before ABC: 8487 AND gates.
[LOG] Size after ABC: 3974 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.6527/12 sec (0.040631/0 sec, 0.037837/0 sec, 0.244546/0 sec, 0.033887/0 sec, 0.029209/0 sec, 0.03729/0 sec, 0.037282/0 sec, 0.028804/0 sec, 0.359407/1 sec, 0.411397/0 sec, 3.348/3 sec, 5.70529/6 sec, 1.33914/2 sec )
[LOG] Nr of iterations: 975 (8, 14, 56, 9, 9, 10, 12, 9, 20, 27, 346, 421, 34 )
[LOG] Total clause computation time: 1.46191/4 sec (0.013702/0.013702 sec, 0.005382/0.005382 sec, 0.030073/0.030073 sec, 0.004109/0.004109 sec, 0.003954/0.003954 sec, 0.00415/0.00415 sec, 0.004783/0.004783 sec, 0.003612/0.003612 sec, 0.152955/0.152955 sec, 0.089036/0.089036 sec, 0.322717/0.322717 sec, 0.515238/0.515238 sec, 0.312199/0.312199 sec )
[LOG] Total clause minimization time: 9.92576/8 sec (0.025778/0.025778 sec, 0.030454/0.030454 sec, 0.205964/0.205964 sec, 0.028351/0.028351 sec, 0.023873/0.023873 sec, 0.031575/0.031575 sec, 0.030701/0.030701 sec, 0.023751/0.023751 sec, 0.202555/0.202555 sec, 0.316901/0.316901 sec, 2.95249/2.95249 sec, 5.05265/5.05265 sec, 1.00072/1.00072 sec )
[LOG] Total clause size reduction: 51408 --> 8487 (441 --> 13, 806 --> 52, 3355 --> 179, 480 --> 17, 472 --> 14, 522 --> 17, 627 --> 29, 448 --> 18, 1045 --> 154, 1404 --> 128, 18285 --> 3368, 21840 --> 4345, 1683 --> 153 )
[LOG] Average clause size reduction: 52.7262 --> 8.70462 (55.125 --> 1.625, 57.5714 --> 3.71429, 59.9107 --> 3.19643, 53.3333 --> 1.88889, 52.4444 --> 1.55556, 52.2 --> 1.7, 52.25 --> 2.41667, 49.7778 --> 2, 52.25 --> 7.7, 52 --> 4.74074, 52.8468 --> 9.7341, 51.8765 --> 10.3207, 49.5 --> 4.5 )
[LOG] Overall execution time: 12.0886 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 12.78 sec (Real time) / 12.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.21 sec (Real time) / 3.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.83 sec (Real time) / 14.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 4359 10 40 1 4296
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 24.1159 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 7929 new AND gates.
[LOG] Size before ABC: 17134 AND gates.
[LOG] Size after ABC: 7928 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 23.6771/23 sec (0.042304/0 sec, 0.058363/0 sec, 0.227882/0 sec, 0.055299/0 sec, 0.037494/0 sec, 0.036816/0 sec, 0.066852/0 sec, 0.049777/0 sec, 0.293939/1 sec, 0.05076/0 sec, 0.380027/0 sec, 5.89801/6 sec, 14.478/14 sec, 2.00157/2 sec )
[LOG] Nr of iterations: 1598 (7, 20, 47, 8, 8, 9, 13, 11, 16, 9, 20, 593, 819, 18 )
[LOG] Total clause computation time: 2.65248/2 sec (0.015108/0.015108 sec, 0.008194/0.008194 sec, 0.02989/0.02989 sec, 0.003785/0.003785 sec, 0.003195/0.003195 sec, 0.003936/0.003936 sec, 0.006893/0.006893 sec, 0.004722/0.004722 sec, 0.127766/0.127766 sec, 0.004341/0.004341 sec, 0.089732/0.089732 sec, 0.44239/0.44239 sec, 1.04943/1.04943 sec, 0.863096/0.863096 sec )
[LOG] Total clause minimization time: 20.4261/19 sec (0.026153/0.026153 sec, 0.047242/0.047242 sec, 0.190809/0.190809 sec, 0.05026/0.05026 sec, 0.033096/0.033096 sec, 0.031495/0.031495 sec, 0.057987/0.057987 sec, 0.04332/0.04332 sec, 0.16324/0.16324 sec, 0.044727/0.044727 sec, 0.286164/0.286164 sec, 5.3344/5.3344 sec, 13.0212/13.0212 sec, 1.09604/1.09604 sec )
[LOG] Total clause size reduction: 90439 --> 17134 (408 --> 11, 1273 --> 76, 3036 --> 139, 455 --> 13, 448 --> 12, 504 --> 16, 744 --> 28, 610 --> 33, 900 --> 110, 472 --> 15, 1102 --> 121, 33744 --> 7310, 45808 --> 9185, 935 --> 65 )
[LOG] Average clause size reduction: 56.5951 --> 10.7222 (58.2857 --> 1.57143, 63.65 --> 3.8, 64.5957 --> 2.95745, 56.875 --> 1.625, 56 --> 1.5, 56 --> 1.77778, 57.2308 --> 2.15385, 55.4545 --> 3, 56.25 --> 6.875, 52.4444 --> 1.66667, 55.1 --> 6.05, 56.9039 --> 12.3272, 55.9316 --> 11.2149, 51.9444 --> 3.61111 )
[LOG] Overall execution time: 24.1203 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 25.55 sec (Real time) / 25.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.70 sec (Real time) / 6.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 55.56 sec (Real time) / 55.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 8354 11 43 1 8287
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 11.038 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 4331 new AND gates.
[LOG] Size before ABC: 9027 AND gates.
[LOG] Size after ABC: 4331 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.416/10 sec (0.04487/0 sec, 0.030798/0 sec, 0.322543/0 sec, 0.034889/0 sec, 0.027309/0 sec, 0.047521/0 sec, 0.066004/0 sec, 0.049909/1 sec, 0.183227/0 sec, 0.052569/0 sec, 0.19453/0 sec, 0.064169/0 sec, 6.22581/6 sec, 2.12491/2 sec, 0.94698/1 sec )
[LOG] Nr of iterations: 991 (7, 10, 70, 6, 7, 8, 12, 8, 7, 7, 14, 9, 628, 128, 70 )
[LOG] Total clause computation time: 1.21364/0 sec (0.01609/0.01609 sec, 0.004572/0.004572 sec, 0.044538/0.044538 sec, 0.003067/0.003067 sec, 0.003349/0.003349 sec, 0.004937/0.004937 sec, 0.005717/0.005717 sec, 0.004174/0.004174 sec, 0.094426/0.094426 sec, 0.003494/0.003494 sec, 0.056474/0.056474 sec, 0.005652/0.005652 sec, 0.452599/0.452599 sec, 0.338774/0.338774 sec, 0.175776/0.175776 sec )
[LOG] Total clause minimization time: 8.91515/8 sec (0.027526/0.027526 sec, 0.024522/0.024522 sec, 0.265715/0.265715 sec, 0.03071/0.03071 sec, 0.02267/0.02267 sec, 0.041076/0.041076 sec, 0.057978/0.057978 sec, 0.04418/0.04418 sec, 0.087289/0.087289 sec, 0.047631/0.047631 sec, 0.134908/0.134908 sec, 0.056632/0.056632 sec, 5.63624/5.63624 sec, 1.70944/1.70944 sec, 0.728634/0.728634 sec )
[LOG] Total clause size reduction: 60451 --> 9027 (438 --> 9, 648 --> 34, 4899 --> 255, 350 --> 7, 414 --> 8, 476 --> 14, 737 --> 63, 462 --> 22, 390 --> 24, 384 --> 9, 819 --> 105, 496 --> 15, 38247 --> 7480, 7620 --> 764, 4071 --> 218 )
[LOG] Average clause size reduction: 61 --> 9.10898 (62.5714 --> 1.28571, 64.8 --> 3.4, 69.9857 --> 3.64286, 58.3333 --> 1.16667, 59.1429 --> 1.14286, 59.5 --> 1.75, 61.4167 --> 5.25, 57.75 --> 2.75, 55.7143 --> 3.42857, 54.8571 --> 1.28571, 58.5 --> 7.5, 55.1111 --> 1.66667, 60.9029 --> 11.9108, 59.5312 --> 5.96875, 58.1571 --> 3.11429 )
[LOG] Overall execution time: 11.0432 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.85 sec (Real time) / 11.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.65 sec (Real time) / 3.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.81 sec (Real time) / 11.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 4799 12 46 1 4726
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 66.6745 sec CPU time.
[LOG] Relation determinization time: 69 sec real time.
[LOG] Final circuit size: 13484 new AND gates.
[LOG] Size before ABC: 30797 AND gates.
[LOG] Size after ABC: 13484 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 65.6756/65 sec (0.051298/0 sec, 0.094822/0 sec, 0.450007/0 sec, 0.072389/0 sec, 0.156581/0 sec, 0.125948/1 sec, 0.047203/0 sec, 0.058048/0 sec, 0.288368/0 sec, 0.093867/0 sec, 0.403099/0 sec, 0.082636/1 sec, 0.10586/0 sec, 31.9497/32 sec, 14.1243/14 sec, 11.0653/11 sec, 6.50622/6 sec )
[LOG] Nr of iterations: 2430 (7, 19, 89, 11, 16, 11, 8, 8, 9, 9, 13, 16, 10, 1919, 162, 97, 26 )
[LOG] Total clause computation time: 5.11319/7 sec (0.017691/0.017691 sec, 0.012004/0.012004 sec, 0.065007/0.065007 sec, 0.007614/0.007614 sec, 0.014786/0.014786 sec, 0.007136/0.007136 sec, 0.004719/0.004719 sec, 0.004778/0.004778 sec, 0.141266/0.141266 sec, 0.005683/0.005683 sec, 0.13271/0.13271 sec, 0.011488/0.011488 sec, 0.005907/0.005907 sec, 1.66236/1.66236 sec, 1.46802/1.46802 sec, 0.868026/0.868026 sec, 0.683991/0.683991 sec )
[LOG] Total clause minimization time: 58.8015/57 sec (0.032111/0.032111 sec, 0.078772/0.078772 sec, 0.366417/0.366417 sec, 0.062146/0.062146 sec, 0.138109/0.138109 sec, 0.116287/0.116287 sec, 0.040639/0.040639 sec, 0.051252/0.051252 sec, 0.144437/0.144437 sec, 0.085855/0.085855 sec, 0.26612/0.26612 sec, 0.067181/0.067181 sec, 0.096987/0.096987 sec, 29.6889/29.6889 sec, 12.0556/12.0556 sec, 9.80406/9.80406 sec, 5.70665/5.70665 sec )
[LOG] Total clause size reduction: 163058 --> 30797 (480 --> 10, 1422 --> 86, 6864 --> 342, 770 --> 19, 1140 --> 85, 750 --> 19, 518 --> 12, 511 --> 13, 576 --> 48, 568 --> 20, 840 --> 53, 1035 --> 31, 612 --> 16, 128506 --> 28473, 10626 --> 1038, 6240 --> 457, 1600 --> 75 )
[LOG] Average clause size reduction: 67.1021 --> 12.6737 (68.5714 --> 1.42857, 74.8421 --> 4.52632, 77.1236 --> 3.8427, 70 --> 1.72727, 71.25 --> 5.3125, 68.1818 --> 1.72727, 64.75 --> 1.5, 63.875 --> 1.625, 64 --> 5.33333, 63.1111 --> 2.22222, 64.6154 --> 4.07692, 64.6875 --> 1.9375, 61.2 --> 1.6, 66.9651 --> 14.8374, 65.5926 --> 6.40741, 64.3299 --> 4.71134, 61.5385 --> 2.88462 )
[LOG] Overall execution time: 66.6806 sec CPU time.
[LOG] Overall execution time: 69 sec real time.
Synthesis time: 69.39 sec (Real time) / 68.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.38 sec (Real time) / 8.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 68.56 sec (Real time) / 68.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 14007 13 50 1 13927
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 36.6902 sec CPU time.
[LOG] Relation determinization time: 38 sec real time.
[LOG] Final circuit size: 7091 new AND gates.
[LOG] Size before ABC: 19418 AND gates.
[LOG] Size after ABC: 7091 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 35.4749/36 sec (0.904683/1 sec, 0.547163/1 sec, 0.016658/0 sec, 0.364434/0 sec, 0.249244/0 sec, 0.068169/1 sec, 0.054733/0 sec, 0.072878/0 sec, 0.070047/0 sec, 9.40231/9 sec, 0.189647/0 sec, 0.320745/1 sec, 0.406792/0 sec, 9.86139/10 sec, 0.260246/0 sec, 2.69402/3 sec, 7.86682/8 sec, 2.12493/2 sec )
[LOG] Nr of iterations: 1479 (13, 11, 7, 15, 12, 9, 8, 9, 8, 648, 12, 21, 15, 382, 13, 104, 160, 32 )
[LOG] Total clause computation time: 2.99719/3 sec (0.215169/0.215169 sec, 0.134446/0.134446 sec, 0.004379/0.004379 sec, 0.11382/0.11382 sec, 0.100324/0.100324 sec, 0.007073/0.007073 sec, 0.004669/0.004669 sec, 0.005521/0.005521 sec, 0.004625/0.004625 sec, 0.448805/0.448805 sec, 0.037055/0.037055 sec, 0.025001/0.025001 sec, 0.041148/0.041148 sec, 0.439055/0.439055 sec, 0.053708/0.053708 sec, 0.292/0.292 sec, 0.672985/0.672985 sec, 0.397408/0.397408 sec )
[LOG] Total clause minimization time: 31.1692/31 sec (0.685792/0.685792 sec, 0.409616/0.409616 sec, 0.010542/0.010542 sec, 0.245927/0.245927 sec, 0.145546/0.145546 sec, 0.05863/0.05863 sec, 0.047993/0.047993 sec, 0.064778/0.064778 sec, 0.063193/0.063193 sec, 8.78028/8.78028 sec, 0.140912/0.140912 sec, 0.277106/0.277106 sec, 0.350859/0.350859 sec, 9.06853/9.06853 sec, 0.181025/0.181025 sec, 2.19826/2.19826 sec, 6.80963/6.80963 sec, 1.6306/1.6306 sec )
[LOG] Total clause size reduction: 107825 --> 19418 (1020 --> 37, 840 --> 22, 498 --> 10, 1148 --> 153, 891 --> 43, 640 --> 13, 553 --> 10, 624 --> 14, 539 --> 11, 49172 --> 10443, 825 --> 46, 1480 --> 140, 1022 --> 34, 27432 --> 5947, 852 --> 33, 7210 --> 669, 10971 --> 1689, 2108 --> 104 )
[LOG] Average clause size reduction: 72.904 --> 13.1291 (78.4615 --> 2.84615, 76.3636 --> 2, 71.1429 --> 1.42857, 76.5333 --> 10.2, 74.25 --> 3.58333, 71.1111 --> 1.44444, 69.125 --> 1.25, 69.3333 --> 1.55556, 67.375 --> 1.375, 75.8827 --> 16.1157, 68.75 --> 3.83333, 70.4762 --> 6.66667, 68.1333 --> 2.26667, 71.8115 --> 15.5681, 65.5385 --> 2.53846, 69.3269 --> 6.43269, 68.5687 --> 10.5563, 65.875 --> 3.25 )
[LOG] Overall execution time: 36.6973 sec CPU time.
[LOG] Overall execution time: 38 sec real time.
Synthesis time: 38.01 sec (Real time) / 37.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.13 sec (Real time) / 6.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 29.84 sec (Real time) / 29.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 7651 14 53 1 7566
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 11.6842 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1746 new AND gates.
[LOG] Size before ABC: 3664 AND gates.
[LOG] Size after ABC: 1746 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.86914/10 sec (0.610513/1 sec, 0.800065/0 sec, 0.031994/1 sec, 0.272621/0 sec, 0.25258/0 sec, 0.066057/0 sec, 0.097111/0 sec, 0.389772/1 sec, 0.051074/0 sec, 0.111284/0 sec, 0.075034/0 sec, 0.2169/0 sec, 0.07985/0 sec, 0.204985/0 sec, 0.962984/1 sec, 0.256169/1 sec, 1.07508/1 sec, 3.49763/3 sec, 0.817437/1 sec )
[LOG] Nr of iterations: 570 (23, 11, 8, 8, 14, 8, 11, 28, 7, 16, 11, 18, 8, 25, 64, 29, 103, 144, 34 )
[LOG] Total clause computation time: 1.98319/1 sec (0.503752/0.503752 sec, 0.163788/0.163788 sec, 0.005645/0.005645 sec, 0.14235/0.14235 sec, 0.051454/0.051454 sec, 0.011425/0.011425 sec, 0.007869/0.007869 sec, 0.053818/0.053818 sec, 0.004505/0.004505 sec, 0.039788/0.039788 sec, 0.022997/0.022997 sec, 0.026686/0.026686 sec, 0.029395/0.029395 sec, 0.021986/0.021986 sec, 0.073151/0.073151 sec, 0.0407/0.0407 sec, 0.123818/0.123818 sec, 0.426466/0.426466 sec, 0.233594/0.233594 sec )
[LOG] Total clause minimization time: 7.6663/9 sec (0.10069/0.10069 sec, 0.632264/0.632264 sec, 0.024091/0.024091 sec, 0.126914/0.126914 sec, 0.196468/0.196468 sec, 0.05219/0.05219 sec, 0.085868/0.085868 sec, 0.327698/0.327698 sec, 0.044576/0.044576 sec, 0.066818/0.066818 sec, 0.048463/0.048463 sec, 0.183934/0.183934 sec, 0.047795/0.047795 sec, 0.174855/0.174855 sec, 0.868721/0.868721 sec, 0.204722/0.204722 sec, 0.915695/0.915695 sec, 2.99945/2.99945 sec, 0.565091/0.565091 sec )
[LOG] Total clause size reduction: 42384 --> 3664 (1980 --> 69, 890 --> 22, 616 --> 24, 609 --> 30, 1118 --> 60, 595 --> 11, 840 --> 16, 2241 --> 274, 492 --> 9, 1215 --> 38, 800 --> 23, 1343 --> 99, 546 --> 15, 1848 --> 76, 4788 --> 734, 2100 --> 91, 7548 --> 780, 10439 --> 1195, 2376 --> 98 )
[LOG] Average clause size reduction: 74.3579 --> 6.42807 (86.087 --> 3, 80.9091 --> 2, 77 --> 3, 76.125 --> 3.75, 79.8571 --> 4.28571, 74.375 --> 1.375, 76.3636 --> 1.45455, 80.0357 --> 9.78571, 70.2857 --> 1.28571, 75.9375 --> 2.375, 72.7273 --> 2.09091, 74.6111 --> 5.5, 68.25 --> 1.875, 73.92 --> 3.04, 74.8125 --> 11.4688, 72.4138 --> 3.13793, 73.2816 --> 7.57282, 72.4931 --> 8.29861, 69.8824 --> 2.88235 )
[LOG] Overall execution time: 11.6921 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.10 sec (Real time) / 11.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.72 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.58 sec (Real time) / 7.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 2346 15 56 1 2256
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 28.379 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 5386 new AND gates.
[LOG] Size before ABC: 11796 AND gates.
[LOG] Size after ABC: 5386 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 26.7725/27 sec (0.180675/1 sec, 0.907582/0 sec, 0.015339/0 sec, 0.539372/1 sec, 0.285531/0 sec, 0.178045/0 sec, 0.156293/1 sec, 0.151431/0 sec, 0.078559/0 sec, 0.155052/0 sec, 0.25883/0 sec, 0.083975/0 sec, 0.150098/0 sec, 0.115783/1 sec, 2.44188/2 sec, 0.655428/1 sec, 9.44011/9 sec, 0.757146/1 sec, 6.51063/6 sec, 3.71075/4 sec )
[LOG] Nr of iterations: 1198 (20, 11, 6, 10, 11, 15, 8, 8, 8, 14, 29, 11, 19, 13, 134, 41, 573, 51, 152, 64 )
[LOG] Total clause computation time: 2.68306/0 sec (0.037481/0.037481 sec, 0.170806/0.170806 sec, 0.003788/0.003788 sec, 0.287666/0.287666 sec, 0.098186/0.098186 sec, 0.010679/0.010679 sec, 0.005292/0.005292 sec, 0.005219/0.005219 sec, 0.005073/0.005073 sec, 0.019273/0.019273 sec, 0.023506/0.023506 sec, 0.010765/0.010765 sec, 0.017588/0.017588 sec, 0.01216/0.01216 sec, 0.135259/0.135259 sec, 0.052014/0.052014 sec, 0.608947/0.608947 sec, 0.087014/0.087014 sec, 0.531066/0.531066 sec, 0.561279/0.561279 sec )
[LOG] Total clause minimization time: 23.3373/27 sec (0.137704/0.137704 sec, 0.732545/0.732545 sec, 0.009882/0.009882 sec, 0.247501/0.247501 sec, 0.182499/0.182499 sec, 0.162474/0.162474 sec, 0.147795/0.147795 sec, 0.142931/0.142931 sec, 0.07097/0.07097 sec, 0.131025/0.131025 sec, 0.227031/0.227031 sec, 0.070038/0.070038 sec, 0.12682/0.12682 sec, 0.09977/0.09977 sec, 2.26536/2.26536 sec, 0.5889/0.5889 sec, 8.60211/8.60211 sec, 0.611217/0.611217 sec, 5.75266/5.75266 sec, 3.02808/3.02808 sec )
[LOG] Total clause size reduction: 94348 --> 11796 (1805 --> 93, 940 --> 22, 465 --> 9, 828 --> 80, 910 --> 79, 1260 --> 90, 623 --> 11, 616 --> 11, 609 --> 11, 1118 --> 37, 2380 --> 149, 840 --> 21, 1494 --> 79, 984 --> 24, 10773 --> 1930, 3200 --> 464, 45188 --> 6468, 3900 --> 189, 11627 --> 1636, 4788 --> 393 )
[LOG] Average clause size reduction: 78.7546 --> 9.84641 (90.25 --> 4.65, 85.4545 --> 2, 77.5 --> 1.5, 82.8 --> 8, 82.7273 --> 7.18182, 84 --> 6, 77.875 --> 1.375, 77 --> 1.375, 76.125 --> 1.375, 79.8571 --> 2.64286, 82.069 --> 5.13793, 76.3636 --> 1.90909, 78.6316 --> 4.15789, 75.6923 --> 1.84615, 80.3955 --> 14.403, 78.0488 --> 11.3171, 78.8621 --> 11.288, 76.4706 --> 3.70588, 76.4934 --> 10.7632, 74.8125 --> 6.14062 )
[LOG] Overall execution time: 28.3868 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 29.43 sec (Real time) / 29.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.64 sec (Real time) / 4.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 26.81 sec (Real time) / 26.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 6028 16 59 1 5933
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 391.094 sec CPU time.
[LOG] Relation determinization time: 398 sec real time.
[LOG] Final circuit size: 23589 new AND gates.
[LOG] Size before ABC: 65043 AND gates.
[LOG] Size after ABC: 23589 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 388.927/390 sec (0.143883/0 sec, 0.059439/0 sec, 0.015557/0 sec, 0.511163/1 sec, 0.847819/0 sec, 0.224699/1 sec, 0.124862/0 sec, 0.124327/0 sec, 0.080525/0 sec, 0.253442/0 sec, 0.165935/0 sec, 0.180632/1 sec, 0.165575/0 sec, 0.15547/0 sec, 0.650621/1 sec, 0.330516/0 sec, 54.5568/54 sec, 9.36186/10 sec, 3.46181/3 sec, 288.09/289 sec, 29.4224/30 sec )
[LOG] Nr of iterations: 4188 (17, 15, 6, 8, 16, 9, 10, 13, 8, 20, 17, 17, 11, 12, 37, 20, 2484, 92, 39, 1272, 65 )
[LOG] Total clause computation time: 17.9841/22 sec (0.034615/0.034615 sec, 0.010932/0.010932 sec, 0.004093/0.004093 sec, 0.2348/0.2348 sec, 0.205251/0.205251 sec, 0.007457/0.007457 sec, 0.007568/0.007568 sec, 0.010311/0.010311 sec, 0.005871/0.005871 sec, 0.027965/0.027965 sec, 0.028926/0.028926 sec, 0.022849/0.022849 sec, 0.04437/0.04437 sec, 0.015717/0.015717 sec, 0.044555/0.044555 sec, 0.049709/0.049709 sec, 2.52719/2.52719 sec, 0.506518/0.506518 sec, 0.29805/0.29805 sec, 9.0012/9.0012 sec, 4.89615/4.89615 sec )
[LOG] Total clause minimization time: 361.345/359 sec (0.104183/0.104183 sec, 0.044437/0.044437 sec, 0.009867/0.009867 sec, 0.272535/0.272535 sec, 0.634428/0.634428 sec, 0.213524/0.213524 sec, 0.113728/0.113728 sec, 0.109596/0.109596 sec, 0.071836/0.071836 sec, 0.218167/0.218167 sec, 0.130813/0.130813 sec, 0.1512/0.1512 sec, 0.115342/0.115342 sec, 0.133996/0.133996 sec, 0.591925/0.591925 sec, 0.272442/0.272442 sec, 51.0035/51.0035 sec, 8.38191/8.38191 sec, 2.94459/2.94459 sec, 271.835/271.835 sec, 23.9926/23.9926 sec )
[LOG] Total clause size reduction: 347414 --> 65043 (1600 --> 52, 1386 --> 37, 490 --> 9, 679 --> 50, 1440 --> 129, 760 --> 12, 846 --> 16, 1116 --> 24, 644 --> 10, 1729 --> 54, 1440 --> 36, 1424 --> 42, 880 --> 20, 957 --> 26, 3096 --> 392, 1615 --> 195, 208572 --> 41777, 7553 --> 612, 3116 --> 142, 102951 --> 21123, 5120 --> 285 )
[LOG] Average clause size reduction: 82.9546 --> 15.5308 (94.1176 --> 3.05882, 92.4 --> 2.46667, 81.6667 --> 1.5, 84.875 --> 6.25, 90 --> 8.0625, 84.4444 --> 1.33333, 84.6 --> 1.6, 85.8462 --> 1.84615, 80.5 --> 1.25, 86.45 --> 2.7, 84.7059 --> 2.11765, 83.7647 --> 2.47059, 80 --> 1.81818, 79.75 --> 2.16667, 83.6757 --> 10.5946, 80.75 --> 9.75, 83.9662 --> 16.8184, 82.0978 --> 6.65217, 79.8974 --> 3.64103, 80.9363 --> 16.6061, 78.7692 --> 4.38462 )
[LOG] Overall execution time: 391.103 sec CPU time.
[LOG] Overall execution time: 398 sec real time.
Synthesis time: 397.84 sec (Real time) / 395.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.04 sec (Real time) / 9.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 191.12 sec (Real time) / 190.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 24271 17 62 1 24171
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 311.29 sec CPU time.
[LOG] Relation determinization time: 317 sec real time.
[LOG] Final circuit size: 20161 new AND gates.
[LOG] Size before ABC: 55109 AND gates.
[LOG] Size after ABC: 20161 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 308.197/309 sec (0.22704/0 sec, 0.142633/0 sec, 0.020624/0 sec, 0.772477/1 sec, 0.985608/1 sec, 0.27689/0 sec, 0.173582/1 sec, 0.193009/0 sec, 0.091449/0 sec, 0.2161/0 sec, 0.331057/0 sec, 0.269216/1 sec, 0.185575/0 sec, 0.125396/0 sec, 0.431277/0 sec, 0.432594/1 sec, 27.5107/27 sec, 39.9419/40 sec, 5.37/6 sec, 11.1815/11 sec, 193.183/194 sec, 26.1351/26 sec )
[LOG] Nr of iterations: 3633 (15, 13, 7, 8, 28, 9, 9, 9, 8, 11, 26, 12, 14, 11, 27, 15, 1097, 794, 104, 110, 1259, 47 )
[LOG] Total clause computation time: 20.2897/16 sec (0.069064/0.069064 sec, 0.097564/0.097564 sec, 0.005311/0.005311 sec, 0.434398/0.434398 sec, 0.12856/0.12856 sec, 0.012228/0.012228 sec, 0.007211/0.007211 sec, 0.007674/0.007674 sec, 0.00639/0.00639 sec, 0.014781/0.014781 sec, 0.034963/0.034963 sec, 0.066998/0.066998 sec, 0.017864/0.017864 sec, 0.014271/0.014271 sec, 0.076315/0.076315 sec, 0.040351/0.040351 sec, 1.25038/1.25038 sec, 1.78454/1.78454 sec, 0.555937/0.555937 sec, 0.571671/0.571671 sec, 10.0248/10.0248 sec, 5.06852/5.06852 sec )
[LOG] Total clause minimization time: 277.256/285 sec (0.152131/0.152131 sec, 0.040273/0.040273 sec, 0.01301/0.01301 sec, 0.332303/0.332303 sec, 0.839088/0.839088 sec, 0.25895/0.25895 sec, 0.161297/0.161297 sec, 0.180127/0.180127 sec, 0.081379/0.081379 sec, 0.194937/0.194937 sec, 0.282388/0.282388 sec, 0.195291/0.195291 sec, 0.158911/0.158911 sec, 0.10467/0.10467 sec, 0.337199/0.337199 sec, 0.381545/0.381545 sec, 25.6011/25.6011 sec, 35.8357/35.8357 sec, 4.35937/4.35937 sec, 10.106/10.106 sec, 176.905/176.905 sec, 20.7355/20.7355 sec )
[LOG] Total clause size reduction: 316413 --> 55109 (1470 --> 46, 1248 --> 30, 618 --> 10, 714 --> 36, 2727 --> 349, 800 --> 12, 792 --> 11, 784 --> 13, 679 --> 10, 960 --> 23, 2375 --> 84, 1034 --> 23, 1209 --> 36, 920 --> 22, 2366 --> 92, 1260 --> 49, 97544 --> 17774, 69784 --> 13329, 8961 --> 416, 9374 --> 1637, 106930 --> 20916, 3864 --> 191 )
[LOG] Average clause size reduction: 87.0941 --> 15.169 (98 --> 3.06667, 96 --> 2.30769, 88.2857 --> 1.42857, 89.25 --> 4.5, 97.3929 --> 12.4643, 88.8889 --> 1.33333, 88 --> 1.22222, 87.1111 --> 1.44444, 84.875 --> 1.25, 87.2727 --> 2.09091, 91.3462 --> 3.23077, 86.1667 --> 1.91667, 86.3571 --> 2.57143, 83.6364 --> 2, 87.6296 --> 3.40741, 84 --> 3.26667, 88.9189 --> 16.2024, 87.8892 --> 16.7872, 86.1635 --> 4, 85.2182 --> 14.8818, 84.9325 --> 16.6132, 82.2128 --> 4.06383 )
[LOG] Overall execution time: 311.301 sec CPU time.
[LOG] Overall execution time: 317 sec real time.
Synthesis time: 316.82 sec (Real time) / 314.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.04 sec (Real time) / 9.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 154.95 sec (Real time) / 154.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 20883 18 65 1 20778
=====================  genbuf15b4y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9977.01 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9976.84 sec (User CPU time)
Timeout: 1
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.073397 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 65 new AND gates.
[LOG] Size before ABC: 92 AND gates.
[LOG] Size after ABC: 64 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.049806/0 sec (0.014322/0 sec, 0.011633/0 sec, 0.003513/0 sec, 0.007074/0 sec, 0.010949/0 sec, 0.002315/0 sec )
[LOG] Nr of iterations: 47 (7, 16, 5, 2, 12, 5 )
[LOG] Total clause computation time: 0.015578/0 sec (0.006966/0.006966 sec, 0.002703/0.002703 sec, 0.000727/0.000727 sec, 0.002064/0.002064 sec, 0.002521/0.002521 sec, 0.000597/0.000597 sec )
[LOG] Total clause minimization time: 0.032112/0 sec (0.007057/0.007057 sec, 0.00821/0.00821 sec, 0.002567/0.002567 sec, 0.004947/0.004947 sec, 0.00785/0.00785 sec, 0.001481/0.001481 sec )
[LOG] Total clause size reduction: 1304 --> 91 (204 --> 12, 495 --> 36, 128 --> 7, 31 --> 0, 330 --> 29, 116 --> 7 )
[LOG] Average clause size reduction: 27.7447 --> 1.93617 (29.1429 --> 1.71429, 30.9375 --> 2.25, 25.6 --> 1.4, 15.5 --> 0, 27.5 --> 2.41667, 23.2 --> 1.4 )
[LOG] Overall execution time: 0.075071 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 236 5 23 1 203
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.20456 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 126 new AND gates.
[LOG] Size before ABC: 194 AND gates.
[LOG] Size after ABC: 126 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.152336/0 sec (0.035934/0 sec, 0.020735/0 sec, 0.008719/0 sec, 0.015198/0 sec, 0.017954/0 sec, 0.048261/0 sec, 0.005535/0 sec )
[LOG] Nr of iterations: 84 (12, 16, 5, 8, 11, 24, 8 )
[LOG] Total clause computation time: 0.043843/0 sec (0.015517/0.015517 sec, 0.006854/0.006854 sec, 0.000689/0.000689 sec, 0.001482/0.001482 sec, 0.003578/0.003578 sec, 0.014469/0.014469 sec, 0.001254/0.001254 sec )
[LOG] Total clause minimization time: 0.103238/0 sec (0.019732/0.019732 sec, 0.012964/0.012964 sec, 0.007718/0.007718 sec, 0.013215/0.013215 sec, 0.013682/0.013682 sec, 0.032174/0.032174 sec, 0.003753/0.003753 sec )
[LOG] Total clause size reduction: 2762 --> 194 (429 --> 27, 570 --> 32, 148 --> 6, 252 --> 18, 350 --> 30, 782 --> 69, 231 --> 12 )
[LOG] Average clause size reduction: 32.881 --> 2.30952 (35.75 --> 2.25, 35.625 --> 2, 29.6 --> 1.2, 31.5 --> 2.25, 31.8182 --> 2.72727, 32.5833 --> 2.875, 28.875 --> 1.5 )
[LOG] Overall execution time: 0.206416 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 333 6 26 1 294
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 0.634624 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 236 new AND gates.
[LOG] Size before ABC: 396 AND gates.
[LOG] Size after ABC: 235 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.511927/0 sec (0.061285/0 sec, 0.055538/0 sec, 0.042643/0 sec, 0.018777/0 sec, 0.025864/0 sec, 0.043839/0 sec, 0.101993/0 sec, 0.155954/0 sec, 0.006034/0 sec )
[LOG] Nr of iterations: 138 (11, 16, 11, 7, 5, 15, 8, 59, 6 )
[LOG] Total clause computation time: 0.123114/0 sec (0.027781/0.027781 sec, 0.010389/0.010389 sec, 0.004629/0.004629 sec, 0.001398/0.001398 sec, 0.000974/0.000974 sec, 0.009927/0.009927 sec, 0.036064/0.036064 sec, 0.030437/0.030437 sec, 0.001515/0.001515 sec )
[LOG] Total clause minimization time: 0.375486/0 sec (0.032562/0.032562 sec, 0.043713/0.043713 sec, 0.037023/0.037023 sec, 0.016744/0.016744 sec, 0.024418/0.024418 sec, 0.03252/0.03252 sec, 0.065115/0.065115 sec, 0.11953/0.11953 sec, 0.003861/0.003861 sec )
[LOG] Total clause size reduction: 5307 --> 396 (460 --> 25, 675 --> 47, 440 --> 20, 258 --> 10, 168 --> 7, 574 --> 50, 280 --> 32, 2262 --> 196, 190 --> 9 )
[LOG] Average clause size reduction: 38.4565 --> 2.86957 (41.8182 --> 2.27273, 42.1875 --> 2.9375, 40 --> 1.81818, 36.8571 --> 1.42857, 33.6 --> 1.4, 38.2667 --> 3.33333, 35 --> 4, 38.339 --> 3.32203, 31.6667 --> 1.5 )
[LOG] Overall execution time: 0.637006 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.43 sec (Real time) / 1.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 481 7 30 1 436
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 3.65456 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 962 new AND gates.
[LOG] Size before ABC: 1896 AND gates.
[LOG] Size after ABC: 961 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.27457/3 sec (0.044024/0 sec, 0.018903/0 sec, 0.823134/1 sec, 0.125218/0 sec, 0.153547/0 sec, 0.167133/0 sec, 0.302054/0 sec, 0.603111/1 sec, 0.508531/0 sec, 0.528915/1 sec )
[LOG] Nr of iterations: 436 (6, 8, 145, 16, 19, 21, 16, 88, 60, 57 )
[LOG] Total clause computation time: 0.671616/1 sec (0.013351/0.013351 sec, 0.00303/0.00303 sec, 0.138369/0.138369 sec, 0.034817/0.034817 sec, 0.014315/0.014315 sec, 0.017558/0.017558 sec, 0.178451/0.178451 sec, 0.10626/0.10626 sec, 0.090056/0.090056 sec, 0.075409/0.075409 sec )
[LOG] Total clause minimization time: 2.51992/2 sec (0.029796/0.029796 sec, 0.014735/0.014735 sec, 0.662239/0.662239 sec, 0.087516/0.087516 sec, 0.13551/0.13551 sec, 0.145584/0.145584 sec, 0.120138/0.120138 sec, 0.478673/0.478673 sec, 0.405563/0.405563 sec, 0.440166/0.440166 sec )
[LOG] Total clause size reduction: 19539 --> 1896 (255 --> 8, 350 --> 22, 7056 --> 793, 720 --> 54, 846 --> 65, 920 --> 69, 675 --> 65, 3828 --> 384, 2537 --> 250, 2352 --> 186 )
[LOG] Average clause size reduction: 44.8142 --> 4.34862 (42.5 --> 1.33333, 43.75 --> 2.75, 48.6621 --> 5.46897, 45 --> 3.375, 44.5263 --> 3.42105, 43.8095 --> 3.28571, 42.1875 --> 4.0625, 43.5 --> 4.36364, 42.2833 --> 4.16667, 41.2632 --> 3.26316 )
[LOG] Overall execution time: 3.65811 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.00 sec (Real time) / 3.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.11 sec (Real time) / 11.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1247 8 33 1 1197
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 21.0969 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 2008 new AND gates.
[LOG] Size before ABC: 4183 AND gates.
[LOG] Size after ABC: 2008 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 20.028/20 sec (0.103858/0 sec, 0.083976/0 sec, 1.68896/2 sec, 0.308174/0 sec, 0.281468/0 sec, 0.321473/1 sec, 0.31092/0 sec, 1.08975/1 sec, 2.46109/2 sec, 6.5234/7 sec, 3.74349/4 sec, 3.11147/3 sec )
[LOG] Nr of iterations: 775 (11, 18, 148, 22, 22, 31, 29, 14, 148, 202, 105, 25 )
[LOG] Total clause computation time: 3.82418/4 sec (0.036376/0.036376 sec, 0.018769/0.018769 sec, 0.2603/0.2603 sec, 0.030241/0.030241 sec, 0.052651/0.052651 sec, 0.043675/0.043675 sec, 0.037176/0.037176 sec, 0.631919/0.631919 sec, 0.465873/0.465873 sec, 1.35611/1.35611 sec, 0.223423/0.223423 sec, 0.667674/0.667674 sec )
[LOG] Total clause minimization time: 15.7891/16 sec (0.064457/0.064457 sec, 0.060379/0.060379 sec, 1.38794/1.38794 sec, 0.265835/0.265835 sec, 0.221084/0.221084 sec, 0.266963/0.266963 sec, 0.263728/0.263728 sec, 0.450346/0.450346 sec, 1.93275/1.93275 sec, 5.02779/5.02779 sec, 3.43417/3.43417 sec, 2.41365/2.41365 sec )
[LOG] Total clause size reduction: 39098 --> 4183 (580 --> 22, 969 --> 61, 8232 --> 913, 1155 --> 75, 1134 --> 68, 1590 --> 109, 1456 --> 90, 663 --> 73, 7350 --> 757, 9849 --> 1543, 4992 --> 403, 1128 --> 69 )
[LOG] Average clause size reduction: 50.449 --> 5.39742 (52.7273 --> 2, 53.8333 --> 3.38889, 55.6216 --> 6.16892, 52.5 --> 3.40909, 51.5455 --> 3.09091, 51.2903 --> 3.51613, 50.2069 --> 3.10345, 47.3571 --> 5.21429, 49.6622 --> 5.11486, 48.7574 --> 7.63861, 47.5429 --> 3.8381, 45.12 --> 2.76 )
[LOG] Overall execution time: 21.1023 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 21.56 sec (Real time) / 21.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.92 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 40.02 sec (Real time) / 39.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2338 9 37 1 2280
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 94.02 sec CPU time.
[LOG] Relation determinization time: 95 sec real time.
[LOG] Final circuit size: 3937 new AND gates.
[LOG] Size before ABC: 8477 AND gates.
[LOG] Size after ABC: 3936 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 90.7999/91 sec (0.167147/0 sec, 0.137269/0 sec, 8.49292/8 sec, 1.20223/2 sec, 1.77174/1 sec, 1.28834/2 sec, 1.06117/1 sec, 0.818543/1 sec, 3.89417/3 sec, 5.17205/6 sec, 22.4259/22 sec, 32.7714/33 sec, 11.5971/12 sec )
[LOG] Nr of iterations: 1202 (7, 13, 308, 26, 39, 27, 24, 34, 15, 27, 197, 468, 17 )
[LOG] Total clause computation time: 14.3017/11 sec (0.047882/0.047882 sec, 0.021346/0.021346 sec, 1.18709/1.18709 sec, 0.086894/0.086894 sec, 0.10239/0.10239 sec, 0.07836/0.07836 sec, 0.161502/0.161502 sec, 0.085698/0.085698 sec, 1.93334/1.93334 sec, 1.4074/1.4074 sec, 2.7926/2.7926 sec, 3.53496/3.53496 sec, 2.8622/2.8622 sec )
[LOG] Total clause minimization time: 74.1951/75 sec (0.113972/0.113972 sec, 0.107556/0.107556 sec, 7.02236/7.02236 sec, 1.07644/1.07644 sec, 1.61018/1.61018 sec, 1.16947/1.16947 sec, 0.862835/0.862835 sec, 0.680541/0.680541 sec, 1.93405/1.93405 sec, 3.70745/3.70745 sec, 19.1962/19.1962 sec, 28.0402/28.0402 sec, 8.67378/8.67378 sec )
[LOG] Total clause size reduction: 65920 --> 8477 (378 --> 11, 744 --> 44, 18727 --> 2272, 1500 --> 94, 2242 --> 124, 1508 --> 94, 1311 --> 74, 1848 --> 105, 770 --> 71, 1404 --> 182, 10388 --> 1371, 24284 --> 3987, 816 --> 48 )
[LOG] Average clause size reduction: 54.8419 --> 7.05241 (54 --> 1.57143, 57.2308 --> 3.38462, 60.8019 --> 7.37662, 57.6923 --> 3.61538, 57.4872 --> 3.17949, 55.8519 --> 3.48148, 54.625 --> 3.08333, 54.3529 --> 3.08824, 51.3333 --> 4.73333, 52 --> 6.74074, 52.731 --> 6.95939, 51.8889 --> 8.51923, 48 --> 2.82353 )
[LOG] Overall execution time: 94.0298 sec CPU time.
[LOG] Overall execution time: 95 sec real time.
Synthesis time: 94.90 sec (Real time) / 94.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.95 sec (Real time) / 2.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 116.86 sec (Real time) / 116.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 4308 10 40 1 4246
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 444.742 sec CPU time.
[LOG] Relation determinization time: 447 sec real time.
[LOG] Final circuit size: 8162 new AND gates.
[LOG] Size before ABC: 18674 AND gates.
[LOG] Size after ABC: 8162 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 436.333/437 sec (0.560291/0 sec, 0.463959/1 sec, 36.5534/36 sec, 3.99547/4 sec, 3.60577/4 sec, 4.67314/4 sec, 3.52135/4 sec, 2.82819/3 sec, 16.4926/16 sec, 4.39842/5 sec, 15.6203/15 sec, 96.6904/97 sec, 180.774/182 sec, 66.1548/66 sec )
[LOG] Nr of iterations: 2152 (7, 20, 629, 33, 30, 36, 25, 28, 25, 41, 31, 527, 689, 31 )
[LOG] Total clause computation time: 67.6744/62 sec (0.126362/0.126362 sec, 0.068812/0.068812 sec, 3.99043/3.99043 sec, 0.195615/0.195615 sec, 0.292887/0.292887 sec, 0.203335/0.203335 sec, 0.388728/0.388728 sec, 0.175405/0.175405 sec, 7.32061/7.32061 sec, 0.29287/0.29287 sec, 4.55246/4.55246 sec, 9.83686/9.83686 sec, 19.3877/19.3877 sec, 20.8423/20.8423 sec )
[LOG] Total clause minimization time: 359.286/363 sec (0.414604/0.414604 sec, 0.346618/0.346618 sec, 30.6682/30.6682 sec, 3.67786/3.67786 sec, 3.20416/3.20416 sec, 4.33393/4.33393 sec, 3.03785/3.03785 sec, 2.54783/2.54783 sec, 9.06452/9.06452 sec, 3.93271/3.93271 sec, 10.9228/10.9228 sec, 84.4897/84.4897 sec, 157.511/157.511 sec, 45.1342/45.1342 sec )
[LOG] Total clause size reduction: 128105 --> 18674 (408 --> 11, 1273 --> 85, 41448 --> 5483, 2080 --> 131, 1856 --> 105, 2205 --> 133, 1488 --> 89, 1647 --> 77, 1440 --> 208, 2360 --> 127, 1740 --> 190, 29982 --> 5280, 38528 --> 6636, 1650 --> 119 )
[LOG] Average clause size reduction: 59.5283 --> 8.67751 (58.2857 --> 1.57143, 63.65 --> 4.25, 65.8951 --> 8.71701, 63.0303 --> 3.9697, 61.8667 --> 3.5, 61.25 --> 3.69444, 59.52 --> 3.56, 58.8214 --> 2.75, 57.6 --> 8.32, 57.561 --> 3.09756, 56.129 --> 6.12903, 56.8918 --> 10.019, 55.9187 --> 9.63135, 53.2258 --> 3.83871 )
[LOG] Overall execution time: 444.761 sec CPU time.
[LOG] Overall execution time: 447 sec real time.
Synthesis time: 447.13 sec (Real time) / 445.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.76 sec (Real time) / 6.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 602.73 sec (Real time) / 601.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 8574 11 43 1 8506
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 2149.1 sec CPU time.
[LOG] Relation determinization time: 2156 sec real time.
[LOG] Final circuit size: 11711 new AND gates.
[LOG] Size before ABC: 28916 AND gates.
[LOG] Size after ABC: 11711 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 2126.67/2132 sec (1.42867/2 sec, 1.63667/1 sec, 490.762/492 sec, 44.3335/45 sec, 46.8077/47 sec, 26.9165/27 sec, 20.6634/20 sec, 46.6471/47 sec, 147.029/147 sec, 54.0391/55 sec, 141.472/141 sec, 20.3373/21 sec, 467.221/468 sec, 373.559/375 sec, 243.817/244 sec )
[LOG] Nr of iterations: 3215 (5, 19, 2116, 32, 32, 25, 26, 46, 28, 61, 67, 33, 455, 164, 106 )
[LOG] Total clause computation time: 330.537/338 sec (0.346263/0.346263 sec, 0.145764/0.145764 sec, 40.7467/40.7467 sec, 1.43765/1.43765 sec, 6.5588/6.5588 sec, 6.34297/6.34297 sec, 4.635/4.635 sec, 3.25501/3.25501 sec, 105.153/105.153 sec, 5.62731/5.62731 sec, 44.8674/44.8674 sec, 1.19069/1.19069 sec, 51.9478/51.9478 sec, 34.2397/34.2397 sec, 24.0432/24.0432 sec )
[LOG] Total clause minimization time: 1769.55/1771 sec (1.05057/1.05057 sec, 1.36624/1.36624 sec, 435.483/435.483 sec, 42.5855/42.5855 sec, 39.9197/39.9197 sec, 20.3188/20.3188 sec, 15.7711/15.7711 sec, 42.9275/42.9275 sec, 41.573/41.573 sec, 47.7289/47.7289 sec, 95.8499/95.8499 sec, 18.791/18.791 sec, 410.292/410.292 sec, 337.37/337.37 sec, 218.521/218.521 sec )
[LOG] Total clause size reduction: 220945 --> 28916 (296 --> 6, 1314 --> 88, 152280 --> 21751, 2201 --> 130, 2170 --> 149, 1656 --> 98, 1700 --> 79, 3015 --> 292, 1782 --> 258, 3900 --> 230, 4224 --> 460, 2016 --> 87, 28148 --> 3858, 9943 --> 915, 6300 --> 515 )
[LOG] Average clause size reduction: 68.7232 --> 8.99409 (59.2 --> 1.2, 69.1579 --> 4.63158, 71.966 --> 10.2793, 68.7812 --> 4.0625, 67.8125 --> 4.65625, 66.24 --> 3.92, 65.3846 --> 3.03846, 65.5435 --> 6.34783, 63.6429 --> 9.21429, 63.9344 --> 3.77049, 63.0448 --> 6.86567, 61.0909 --> 2.63636, 61.8637 --> 8.47912, 60.628 --> 5.57927, 59.434 --> 4.85849 )
[LOG] Overall execution time: 2149.14 sec CPU time.
[LOG] Overall execution time: 2156 sec real time.
Synthesis time: 2156.22 sec (Real time) / 2149.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.07 sec (Real time) / 8.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2041.82 sec (Real time) / 2036.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 12169 12 47 1 12095
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9974.73 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9977.13 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 2.23967 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1351 new AND gates.
[LOG] Size before ABC: 2645 AND gates.
[LOG] Size after ABC: 1349 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.16782/3 sec (0.018629/0 sec, 0.020831/0 sec, 0.05633/0 sec, 0.003727/0 sec, 0.040059/1 sec, 0.010777/0 sec, 1.23154/1 sec, 0.785926/1 sec )
[LOG] Nr of iterations: 401 (6, 5, 11, 5, 10, 9, 262, 93 )
[LOG] Total clause computation time: 0.293438/0 sec (0.008312/0.008312 sec, 0.016692/0.016692 sec, 0.017432/0.017432 sec, 0.00087/0.00087 sec, 0.016624/0.016624 sec, 0.00183/0.00183 sec, 0.129269/0.129269 sec, 0.102409/0.102409 sec )
[LOG] Total clause minimization time: 1.82539/3 sec (0.009895/0.009895 sec, 0.00376/0.00376 sec, 0.03796/0.03796 sec, 0.002432/0.002432 sec, 0.022515/0.022515 sec, 0.008112/0.008112 sec, 1.07349/1.07349 sec, 0.667219/0.667219 sec )
[LOG] Total clause size reduction: 14577 --> 2645 (215 --> 9, 168 --> 16, 410 --> 31, 160 --> 7, 351 --> 25, 304 --> 25, 9657 --> 1966, 3312 --> 566 )
[LOG] Average clause size reduction: 36.3516 --> 6.59601 (35.8333 --> 1.5, 33.6 --> 3.2, 37.2727 --> 2.81818, 32 --> 1.4, 35.1 --> 2.5, 33.7778 --> 2.77778, 36.8588 --> 7.50382, 35.6129 --> 6.08602 )
[LOG] Overall execution time: 2.24199 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.57 sec (Real time) / 2.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.40 sec (Real time) / 5.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1569 7 28 1 1528
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 15.4447 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 3033 new AND gates.
[LOG] Size before ABC: 6399 AND gates.
[LOG] Size after ABC: 3032 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 15.1934/15 sec (0.027357/0 sec, 0.149475/0 sec, 0.006333/0 sec, 2.22934/3 sec, 0.014995/0 sec, 1.80674/1 sec, 2.97586/3 sec, 1.94997/2 sec, 4.89603/5 sec, 1.13725/1 sec )
[LOG] Nr of iterations: 932 (6, 11, 5, 273, 7, 110, 179, 106, 191, 44 )
[LOG] Total clause computation time: 1.91298/1 sec (0.010514/0.010514 sec, 0.045648/0.045648 sec, 0.001585/0.001585 sec, 0.231291/0.231291 sec, 0.003649/0.003649 sec, 0.073638/0.073638 sec, 0.370352/0.370352 sec, 0.127366/0.127366 sec, 0.729936/0.729936 sec, 0.318998/0.318998 sec )
[LOG] Total clause minimization time: 12.9599/13 sec (0.015945/0.015945 sec, 0.102174/0.102174 sec, 0.004057/0.004057 sec, 1.95157/1.95157 sec, 0.009692/0.009692 sec, 1.70453/1.70453 sec, 2.55252/2.55252 sec, 1.77552/1.77552 sec, 4.05936/4.05936 sec, 0.784514/0.784514 sec )
[LOG] Total clause size reduction: 43753 --> 6399 (265 --> 11, 520 --> 45, 204 --> 7, 13600 --> 2281, 294 --> 11, 5232 --> 604, 8366 --> 1452, 4830 --> 527, 8550 --> 1158, 1892 --> 303 )
[LOG] Average clause size reduction: 46.9453 --> 6.86588 (44.1667 --> 1.83333, 47.2727 --> 4.09091, 40.8 --> 1.4, 49.8168 --> 8.35531, 42 --> 1.57143, 47.5636 --> 5.49091, 46.7374 --> 8.11173, 45.566 --> 4.9717, 44.7644 --> 6.06283, 43 --> 6.88636 )
[LOG] Overall execution time: 15.4479 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.24 sec (Real time) / 15.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.94 sec (Real time) / 1.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.49 sec (Real time) / 28.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3322 9 34 1 3270
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 921.075 sec CPU time.
[LOG] Relation determinization time: 926 sec real time.
[LOG] Final circuit size: 21132 new AND gates.
[LOG] Size before ABC: 47147 AND gates.
[LOG] Size after ABC: 21131 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 920.45/923 sec (0.051063/0 sec, 0.273655/1 sec, 0.012719/0 sec, 0.725709/0 sec, 0.024039/0 sec, 0.913872/1 sec, 0.066824/0 sec, 17.978/18 sec, 126.091/127 sec, 449.033/450 sec, 325.281/326 sec )
[LOG] Nr of iterations: 5313 (10, 11, 6, 23, 9, 33, 16, 1104, 1806, 1945, 350 )
[LOG] Total clause computation time: 154.769/147 sec (0.013857/0.013857 sec, 0.23441/0.23441 sec, 0.002863/0.002863 sec, 0.23628/0.23628 sec, 0.004436/0.004436 sec, 0.127025/0.127025 sec, 0.008935/0.008935 sec, 0.985918/0.985918 sec, 3.46417/3.46417 sec, 30.7289/30.7289 sec, 118.962/118.962 sec )
[LOG] Total clause minimization time: 750.852/763 sec (0.035294/0.035294 sec, 0.036939/0.036939 sec, 0.008668/0.008668 sec, 0.484005/0.484005 sec, 0.017729/0.017729 sec, 0.777163/0.777163 sec, 0.054545/0.054545 sec, 16.6525/16.6525 sec, 118.938/118.938 sec, 409.899/409.899 sec, 203.948/203.948 sec )
[LOG] Total clause size reduction: 274605 --> 47147 (540 --> 32, 590 --> 44, 290 --> 11, 1254 --> 92, 448 --> 21, 1760 --> 126, 810 --> 67, 58459 --> 9641, 93860 --> 15282, 99144 --> 18850, 17450 --> 2981 )
[LOG] Average clause size reduction: 51.6855 --> 8.87389 (54 --> 3.2, 53.6364 --> 4, 48.3333 --> 1.83333, 54.5217 --> 4, 49.7778 --> 2.33333, 53.3333 --> 3.81818, 50.625 --> 4.1875, 52.952 --> 8.73279, 51.9712 --> 8.46179, 50.9738 --> 9.69152, 49.8571 --> 8.51714 )
[LOG] Overall execution time: 921.079 sec CPU time.
[LOG] Overall execution time: 926 sec real time.
Synthesis time: 926.49 sec (Real time) / 923.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.11 sec (Real time) / 9.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1224.25 sec (Real time) / 1220.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 21470 11 38 1 21411
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 146.131 sec CPU time.
[LOG] Relation determinization time: 148 sec real time.
[LOG] Final circuit size: 8985 new AND gates.
[LOG] Size before ABC: 20346 AND gates.
[LOG] Size after ABC: 8985 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 145.276/145 sec (6.93685/7 sec, 13.697/13 sec, 20.1503/20 sec, 3.2897/4 sec, 18.9617/19 sec, 17.0097/17 sec, 17.8021/18 sec, 13.4743/13 sec, 25.6402/26 sec, 0.131933/0 sec, 3.12659/3 sec, 4.80358/5 sec, 0.251722/0 sec )
[LOG] Nr of iterations: 2378 (439, 376, 616, 31, 199, 159, 250, 136, 120, 7, 16, 21, 8 )
[LOG] Total clause computation time: 19.5566/20 sec (0.653954/0.653954 sec, 0.602863/0.602863 sec, 1.77641/1.77641 sec, 0.621805/0.621805 sec, 0.446219/0.446219 sec, 0.452381/0.452381 sec, 0.837043/0.837043 sec, 2.08158/2.08158 sec, 7.89808/7.89808 sec, 0.025513/0.025513 sec, 2.78118/2.78118 sec, 1.35414/1.35414 sec, 0.025418/0.025418 sec )
[LOG] Total clause minimization time: 121.674/122 sec (6.15961/6.15961 sec, 12.7913/12.7913 sec, 17.6166/17.6166 sec, 2.59124/2.59124 sec, 18.0165/18.0165 sec, 16.1268/16.1268 sec, 16.2263/16.2263 sec, 10.9361/10.9361 sec, 17.2983/17.2983 sec, 0.078725/0.078725 sec, 0.28078/0.28078 sec, 3.35832/3.35832 sec, 0.193361/0.193361 sec )
[LOG] Total clause size reduction: 156009 --> 20346 (30222 --> 5284, 25500 --> 2680, 41205 --> 6641, 1980 --> 179, 12870 --> 1111, 10112 --> 912, 15687 --> 1340, 8370 --> 1252, 7259 --> 825, 360 --> 11, 885 --> 46, 1160 --> 51, 399 --> 14 )
[LOG] Average clause size reduction: 65.6051 --> 8.55593 (68.8428 --> 12.0364, 67.8191 --> 7.12766, 66.8912 --> 10.7808, 63.871 --> 5.77419, 64.6734 --> 5.58291, 63.5975 --> 5.73585, 62.748 --> 5.36, 61.5441 --> 9.20588, 60.4917 --> 6.875, 51.4286 --> 1.57143, 55.3125 --> 2.875, 55.2381 --> 2.42857, 49.875 --> 1.75 )
[LOG] Overall execution time: 146.136 sec CPU time.
[LOG] Overall execution time: 148 sec real time.
Synthesis time: 148.09 sec (Real time) / 147.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.91 sec (Real time) / 6.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 389.39 sec (Real time) / 388.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 9399 13 43 1 9330
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 204.584 sec CPU time.
[LOG] Relation determinization time: 207 sec real time.
[LOG] Final circuit size: 10232 new AND gates.
[LOG] Size before ABC: 23058 AND gates.
[LOG] Size after ABC: 10232 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 203.543/204 sec (8.24854/9 sec, 17.032/17 sec, 22.2192/22 sec, 5.62896/5 sec, 27.0594/28 sec, 21.4202/21 sec, 20.3646/20 sec, 29.1658/30 sec, 8.74384/8 sec, 36.2396/37 sec, 0.276769/0 sec, 0.268851/0 sec, 6.77108/7 sec, 0.103675/0 sec )
[LOG] Nr of iterations: 2595 (480, 458, 557, 25, 220, 208, 158, 237, 72, 139, 11, 11, 14, 5 )
[LOG] Total clause computation time: 22.804/25 sec (0.641758/0.641758 sec, 0.786282/0.786282 sec, 1.6528/1.6528 sec, 1.30303/1.30303 sec, 0.543588/0.543588 sec, 0.557846/0.557846 sec, 0.479206/0.479206 sec, 1.00497/1.00497 sec, 2.02527/2.02527 sec, 10.5499/10.5499 sec, 0.040706/0.040706 sec, 0.03844/0.03844 sec, 3.16107/3.16107 sec, 0.019104/0.019104 sec )
[LOG] Total clause minimization time: 175.434/177 sec (7.46727/7.46727 sec, 15.8003/15.8003 sec, 19.6789/19.6789 sec, 4.25587/4.25587 sec, 25.8693/25.8693 sec, 20.2107/20.2107 sec, 19.3481/19.3481 sec, 27.3013/27.3013 sec, 6.44504/6.44504 sec, 25.0849/25.0849 sec, 0.18621/0.18621 sec, 0.181035/0.181035 sec, 3.54461/3.54461 sec, 0.06037/0.06037 sec )
[LOG] Total clause size reduction: 187782 --> 23058 (36404 --> 6255, 34275 --> 3480, 41144 --> 6669, 1752 --> 118, 15768 --> 1266, 14697 --> 1252, 10990 --> 948, 16284 --> 1366, 4828 --> 578, 9246 --> 1040, 660 --> 19, 650 --> 19, 832 --> 41, 252 --> 7 )
[LOG] Average clause size reduction: 72.363 --> 8.88555 (75.8417 --> 13.0312, 74.8362 --> 7.59825, 73.8671 --> 11.9731, 70.08 --> 4.72, 71.6727 --> 5.75455, 70.6587 --> 6.01923, 69.557 --> 6, 68.7089 --> 5.76371, 67.0556 --> 8.02778, 66.518 --> 7.48201, 60 --> 1.72727, 59.0909 --> 1.72727, 59.4286 --> 2.92857, 50.4 --> 1.4 )
[LOG] Overall execution time: 204.589 sec CPU time.
[LOG] Overall execution time: 207 sec real time.
Synthesis time: 206.95 sec (Real time) / 205.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.03 sec (Real time) / 7.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 709.13 sec (Real time) / 707.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 10703 15 47 1 10627
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 351.713 sec CPU time.
[LOG] Relation determinization time: 354 sec real time.
[LOG] Final circuit size: 11596 new AND gates.
[LOG] Size before ABC: 26623 AND gates.
[LOG] Size after ABC: 11595 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 350.035/351 sec (10.8258/11 sec, 28.5132/29 sec, 34.6347/34 sec, 6.46701/7 sec, 37.1549/37 sec, 31.2983/31 sec, 27.1477/28 sec, 36.5427/36 sec, 34.4766/35 sec, 36.218/36 sec, 65.5509/66 sec, 0.423453/0 sec, 0.337713/1 sec, 0.239934/0 sec, 0.203827/0 sec )
[LOG] Nr of iterations: 3180 (445, 569, 579, 23, 290, 208, 225, 209, 224, 232, 138, 13, 11, 8, 6 )
[LOG] Total clause computation time: 50.4987/51 sec (1.14415/1.14415 sec, 1.17567/1.17567 sec, 3.09701/3.09701 sec, 3.66113/3.66113 sec, 0.908179/0.908179 sec, 0.720259/0.720259 sec, 0.810701/0.810701 sec, 0.86383/0.86383 sec, 1.41492/1.41492 sec, 4.30719/4.30719 sec, 32.2022/32.2022 sec, 0.068886/0.068886 sec, 0.055931/0.055931 sec, 0.040033/0.040033 sec, 0.02855/0.02855 sec )
[LOG] Total clause minimization time: 290.591/294 sec (9.49289/9.49289 sec, 26.4937/26.4937 sec, 30.2208/30.2208 sec, 2.72728/2.72728 sec, 35.2365/35.2365 sec, 29.8205/29.8205 sec, 25.4723/25.4723 sec, 34.8285/34.8285 sec, 32.0873/32.0873 sec, 30.8074/30.8074 sec, 32.6093/32.6093 sec, 0.28044/0.28044 sec, 0.219064/0.219064 sec, 0.15423/0.15423 sec, 0.140961/0.140961 sec )
[LOG] Total clause size reduction: 253433 --> 26623 (37296 --> 5546, 47144 --> 4314, 47396 --> 6903, 1782 --> 102, 23120 --> 1674, 16353 --> 1221, 17472 --> 1267, 16016 --> 1226, 16948 --> 1105, 17325 --> 2171, 10138 --> 1025, 876 --> 24, 720 --> 19, 497 --> 13, 350 --> 13 )
[LOG] Average clause size reduction: 79.6959 --> 8.37201 (83.8112 --> 12.4629, 82.8541 --> 7.58172, 81.8584 --> 11.9223, 77.4783 --> 4.43478, 79.7241 --> 5.77241, 78.6202 --> 5.87019, 77.6533 --> 5.63111, 76.6316 --> 5.86603, 75.6607 --> 4.93304, 74.6767 --> 9.35776, 73.4638 --> 7.42754, 67.3846 --> 1.84615, 65.4545 --> 1.72727, 62.125 --> 1.625, 58.3333 --> 2.16667 )
[LOG] Overall execution time: 351.72 sec CPU time.
[LOG] Overall execution time: 354 sec real time.
Synthesis time: 354.76 sec (Real time) / 353.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.39 sec (Real time) / 7.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 933.67 sec (Real time) / 931.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 12128 17 52 1 12045
=====================  amba8c7y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9974.48 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 1480.74 sec CPU time.
[LOG] Relation determinization time: 1487 sec real time.
[LOG] Final circuit size: 17350 new AND gates.
[LOG] Size before ABC: 41139 AND gates.
[LOG] Size after ABC: 17350 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 1477.13/1480 sec (31.8791/32 sec, 67.3843/68 sec, 114.267/114 sec, 22.2744/22 sec, 85.9621/86 sec, 92.6048/93 sec, 73.4238/74 sec, 118.156/118 sec, 179.522/180 sec, 147.309/148 sec, 104.059/104 sec, 95.4081/96 sec, 267.754/268 sec, 1.5409/2 sec, 21.6437/21 sec, 28.8481/29 sec, 24.5497/25 sec, 0.542507/0 sec )
[LOG] Nr of iterations: 4572 (718, 588, 969, 42, 262, 210, 281, 278, 222, 292, 260, 204, 197, 12, 12, 9, 10, 6 )
[LOG] Total clause computation time: 212.347/212 sec (2.75972/2.75972 sec, 2.28755/2.28755 sec, 6.44661/6.44661 sec, 20.0985/20.0985 sec, 2.33955/2.33955 sec, 1.68049/1.68049 sec, 2.01509/2.01509 sec, 2.14561/2.14561 sec, 2.00096/2.00096 sec, 2.69416/2.69416 sec, 3.31401/3.31401 sec, 15.098/15.098 sec, 116.701/116.701 sec, 0.861769/0.861769 sec, 20.4638/20.4638 sec, 6.44311/6.44311 sec, 4.9344/4.9344 sec, 0.063356/0.063356 sec )
[LOG] Total clause minimization time: 1243.6/1246 sec (28.4073/28.4073 sec, 63.4045/63.4045 sec, 104.382/104.382 sec, 1.96091/1.96091 sec, 82.1669/82.1669 sec, 89.6675/89.6675 sec, 69.684/69.684 sec, 114.295/114.295 sec, 176.012/176.012 sec, 142.639/142.639 sec, 98.8992/98.8992 sec, 78.8375/78.8375 sec, 149.373/149.373 sec, 0.562055/0.562055 sec, 1.05944/1.05944 sec, 22.3167/22.3167 sec, 19.5164/19.5164 sec, 0.422037/0.422037 sec )
[LOG] Total clause size reduction: 434838 --> 41139 (71700 --> 10518, 58113 --> 4343, 94864 --> 12388, 3977 --> 196, 25056 --> 1434, 19855 --> 1268, 26320 --> 1636, 25761 --> 1597, 20332 --> 1340, 26481 --> 1775, 23310 --> 1382, 18067 --> 1727, 17248 --> 1430, 957 --> 21, 946 --> 38, 680 --> 19, 756 --> 17, 415 --> 10 )
[LOG] Average clause size reduction: 95.1089 --> 8.99803 (99.8607 --> 14.649, 98.8316 --> 7.38605, 97.8989 --> 12.7843, 94.6905 --> 4.66667, 95.6336 --> 5.47328, 94.5476 --> 6.0381, 93.6655 --> 5.82206, 92.6655 --> 5.7446, 91.5856 --> 6.03604, 90.6884 --> 6.07877, 89.6538 --> 5.31538, 88.5637 --> 8.46569, 87.5533 --> 7.25888, 79.75 --> 1.75, 78.8333 --> 3.16667, 75.5556 --> 2.11111, 75.6 --> 1.7, 69.1667 --> 1.66667 )
[LOG] Overall execution time: 1480.75 sec CPU time.
[LOG] Overall execution time: 1487 sec real time.
Synthesis time: 1487.73 sec (Real time) / 1482.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.60 sec (Real time) / 8.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2261.73 sec (Real time) / 2255.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 18033 21 61 1 17933
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 1498.44 sec CPU time.
[LOG] Relation determinization time: 1505 sec real time.
[LOG] Final circuit size: 15888 new AND gates.
[LOG] Size before ABC: 37902 AND gates.
[LOG] Size after ABC: 15888 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 1493.8/1498 sec (31.0643/31 sec, 38.4611/39 sec, 76.6739/77 sec, 32.1428/32 sec, 66.1523/66 sec, 90.2229/91 sec, 124.062/124 sec, 113.405/114 sec, 71.2878/71 sec, 67.8735/68 sec, 112.456/113 sec, 86.8921/87 sec, 190.733/191 sec, 307.998/309 sec, 1.17315/1 sec, 24.1966/24 sec, 26.3081/27 sec, 32.1447/32 sec, 0.549808/1 sec )
[LOG] Nr of iterations: 4284 (705, 372, 751, 45, 180, 217, 238, 235, 193, 245, 202, 222, 356, 266, 15, 11, 14, 10, 7 )
[LOG] Total clause computation time: 208.574/216 sec (3.32289/3.32289 sec, 1.98891/1.98891 sec, 6.24265/6.24265 sec, 27.308/27.308 sec, 1.63405/1.63405 sec, 1.42235/1.42235 sec, 1.99088/1.99088 sec, 1.80807/1.80807 sec, 1.68633/1.68633 sec, 2.05117/2.05117 sec, 1.78558/1.78558 sec, 2.91946/2.91946 sec, 15.8566/15.8566 sec, 95.3892/95.3892 sec, 0.144421/0.144421 sec, 23.5669/23.5669 sec, 10.2221/10.2221 sec, 9.17515/9.17515 sec, 0.05938/0.05938 sec )
[LOG] Total clause minimization time: 1263.97/1262 sec (26.8834/26.8834 sec, 35.3265/35.3265 sec, 67.9/67.9 sec, 4.6273/4.6273 sec, 63.5697/63.5697 sec, 87.6023/87.6023 sec, 120.669/120.669 sec, 110.128/110.128 sec, 68.316/68.316 sec, 64.2004/64.2004 sec, 109.252/109.252 sec, 82.4096/82.4096 sec, 172.064/172.064 sec, 210.337/210.337 sec, 0.899243/0.899243 sec, 0.529289/0.529289 sec, 15.9578/15.9578 sec, 22.873/22.873 sec, 0.428813/0.428813 sec )
[LOG] Total clause size reduction: 432803 --> 37902 (75328 --> 9985, 39326 --> 2551, 78750 --> 9770, 4576 --> 218, 18437 --> 936, 22032 --> 1231, 23937 --> 1333, 23400 --> 1249, 19008 --> 1008, 23912 --> 1329, 19497 --> 1109, 21216 --> 1222, 33725 --> 3259, 24910 --> 2577, 1302 --> 40, 920 --> 22, 1183 --> 27, 810 --> 17, 534 --> 19 )
[LOG] Average clause size reduction: 101.028 --> 8.84734 (106.848 --> 14.1631, 105.715 --> 6.85753, 104.86 --> 13.0093, 101.689 --> 4.84444, 102.428 --> 5.2, 101.53 --> 5.67281, 100.576 --> 5.60084, 99.5745 --> 5.31489, 98.487 --> 5.2228, 97.6 --> 5.42449, 96.5198 --> 5.4901, 95.5676 --> 5.5045, 94.7331 --> 9.15449, 93.6466 --> 9.68797, 86.8 --> 2.66667, 83.6364 --> 2, 84.5 --> 1.92857, 81 --> 1.7, 76.2857 --> 2.71429 )
[LOG] Overall execution time: 1498.46 sec CPU time.
[LOG] Overall execution time: 1505 sec real time.
Synthesis time: 1505.47 sec (Real time) / 1500.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.20 sec (Real time) / 8.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1700.90 sec (Real time) / 1696.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 16625 23 65 1 16518
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 3.38597 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1875 new AND gates.
[LOG] Size before ABC: 3660 AND gates.
[LOG] Size after ABC: 1874 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.28702/3 sec (0.016628/0 sec, 0.031764/0 sec, 0.097301/0 sec, 0.002967/0 sec, 0.134555/0 sec, 0.015775/0 sec, 2.04881/2 sec, 0.939215/1 sec )
[LOG] Nr of iterations: 522 (6, 5, 14, 4, 22, 9, 376, 86 )
[LOG] Total clause computation time: 0.402955/0 sec (0.007152/0.007152 sec, 0.027292/0.027292 sec, 0.031137/0.031137 sec, 0.000769/0.000769 sec, 0.034752/0.034752 sec, 0.002138/0.002138 sec, 0.169191/0.169191 sec, 0.130524/0.130524 sec )
[LOG] Total clause minimization time: 2.81715/3 sec (0.009039/0.009039 sec, 0.004073/0.004073 sec, 0.064854/0.064854 sec, 0.001821/0.001821 sec, 0.097633/0.097633 sec, 0.012682/0.012682 sec, 1.83402/1.83402 sec, 0.793022/0.793022 sec )
[LOG] Total clause size reduction: 20636 --> 3660 (230 --> 9, 180 --> 16, 572 --> 73, 129 --> 5, 882 --> 82, 328 --> 34, 15000 --> 2915, 3315 --> 526 )
[LOG] Average clause size reduction: 39.5326 --> 7.01149 (38.3333 --> 1.5, 36 --> 3.2, 40.8571 --> 5.21429, 32.25 --> 1.25, 40.0909 --> 3.72727, 36.4444 --> 3.77778, 39.8936 --> 7.75266, 38.5465 --> 6.11628 )
[LOG] Overall execution time: 3.38838 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.77 sec (Real time) / 3.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.98 sec (Real time) / 0.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.70 sec (Real time) / 9.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2109 7 31 1 2064
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 12.7221 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 2789 new AND gates.
[LOG] Size before ABC: 5623 AND gates.
[LOG] Size after ABC: 2788 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.5187/13 sec (0.027803/0 sec, 0.087747/0 sec, 0.011542/0 sec, 0.91069/1 sec, 0.012083/0 sec, 1.59496/2 sec, 1.55434/1 sec, 2.50492/3 sec, 4.51234/4 sec, 1.30225/2 sec )
[LOG] Nr of iterations: 905 (9, 11, 8, 104, 7, 174, 127, 199, 209, 57 )
[LOG] Total clause computation time: 1.49021/0 sec (0.010771/0.010771 sec, 0.063615/0.063615 sec, 0.003271/0.003271 sec, 0.073216/0.073216 sec, 0.002428/0.002428 sec, 0.125288/0.125288 sec, 0.183381/0.183381 sec, 0.153984/0.153984 sec, 0.631212/0.631212 sec, 0.243048/0.243048 sec )
[LOG] Total clause minimization time: 10.786/13 sec (0.015974/0.015974 sec, 0.022773/0.022773 sec, 0.007268/0.007268 sec, 0.822278/0.822278 sec, 0.00852/0.00852 sec, 1.44103/1.44103 sec, 1.34555/1.34555 sec, 2.29814/2.29814 sec, 3.79531/3.79531 sec, 1.02919/1.02919 sec )
[LOG] Total clause size reduction: 43693 --> 5623 (440 --> 15, 540 --> 49, 371 --> 16, 5356 --> 907, 306 --> 14, 8650 --> 936, 6174 --> 946, 9504 --> 1032, 9776 --> 1344, 2576 --> 364 )
[LOG] Average clause size reduction: 48.2796 --> 6.21326 (48.8889 --> 1.66667, 49.0909 --> 4.45455, 46.375 --> 2, 51.5 --> 8.72115, 43.7143 --> 2, 49.7126 --> 5.37931, 48.6142 --> 7.44882, 47.7588 --> 5.18593, 46.7751 --> 6.43062, 45.193 --> 6.38596 )
[LOG] Overall execution time: 12.725 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 13.29 sec (Real time) / 13.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.37 sec (Real time) / 1.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.43 sec (Real time) / 25.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3074 9 36 1 3020
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 4990.19 sec CPU time.
[LOG] Relation determinization time: 5008 sec real time.
[LOG] Final circuit size: 35379 new AND gates.
[LOG] Size before ABC: 79973 AND gates.
[LOG] Size after ABC: 35379 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 4988.84/5000 sec (0.066038/0 sec, 1.59126/2 sec, 0.036968/0 sec, 2.93042/3 sec, 0.021755/0 sec, 3.24903/3 sec, 0.210763/1 sec, 44.8638/44 sec, 420.458/422 sec, 2028.04/2032 sec, 2487.37/2493 sec )
[LOG] Nr of iterations: 8105 (8, 25, 10, 16, 6, 70, 25, 1340, 2289, 3544, 772 )
[LOG] Total clause computation time: 515.257/509 sec (0.0211/0.0211 sec, 0.135068/0.135068 sec, 0.007462/0.007462 sec, 1.12811/1.12811 sec, 0.006058/0.006058 sec, 0.233811/0.233811 sec, 0.023709/0.023709 sec, 2.26105/2.26105 sec, 6.84493/6.84493 sec, 66.355/66.355 sec, 438.24/438.24 sec )
[LOG] Total clause minimization time: 4433.62/4452 sec (0.042579/0.042579 sec, 1.44576/1.44576 sec, 0.026516/0.026516 sec, 1.79272/1.79272 sec, 0.013427/0.013427 sec, 2.96401/2.96401 sec, 0.17607/0.17607 sec, 41.3452/41.3452 sec, 406.784/406.784 sec, 1939.05/1939.05 sec, 2039.98/2039.98 sec )
[LOG] Total clause size reduction: 450146 --> 79973 (448 --> 15, 1512 --> 173, 558 --> 22, 915 --> 68, 300 --> 9, 4071 --> 417, 1392 --> 126, 76323 --> 12462, 128128 --> 20872, 194865 --> 38077, 41634 --> 7732 )
[LOG] Average clause size reduction: 55.5393 --> 9.86712 (56 --> 1.875, 60.48 --> 6.92, 55.8 --> 2.2, 57.1875 --> 4.25, 50 --> 1.5, 58.1571 --> 5.95714, 55.68 --> 5.04, 56.9575 --> 9.3, 55.9755 --> 9.11839, 54.9845 --> 10.7441, 53.9301 --> 10.0155 )
[LOG] Overall execution time: 4990.2 sec CPU time.
[LOG] Overall execution time: 5008 sec real time.
Synthesis time: 5008.19 sec (Real time) / 4994.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.27 sec (Real time) / 12.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2812.79 sec (Real time) / 2805.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 35729 11 42 1 35665
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 882.686 sec CPU time.
[LOG] Relation determinization time: 890 sec real time.
[LOG] Final circuit size: 20970 new AND gates.
[LOG] Size before ABC: 48521 AND gates.
[LOG] Size after ABC: 20970 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 881.865/884 sec (21.8861/22 sec, 35.0739/35 sec, 114.522/115 sec, 7.97967/8 sec, 101.587/102 sec, 129.854/130 sec, 279.355/280 sec, 48.9674/49 sec, 110.329/111 sec, 0.548857/0 sec, 13.1541/14 sec, 17.9189/18 sec, 0.689264/0 sec )
[LOG] Nr of iterations: 4280 (1317, 464, 1109, 18, 312, 312, 499, 106, 105, 9, 11, 11, 7 )
[LOG] Total clause computation time: 108.346/115 sec (1.27168/1.27168 sec, 1.22842/1.22842 sec, 5.96747/5.96747 sec, 7.21146/7.21146 sec, 1.99779/1.99779 sec, 2.5705/2.5705 sec, 4.09381/4.09381 sec, 24.2448/24.2448 sec, 46.0492/46.0492 sec, 0.078481/0.078481 sec, 12.3197/12.3197 sec, 1.16792/1.16792 sec, 0.14429/0.14429 sec )
[LOG] Total clause minimization time: 759.514/753 sec (20.2648/20.2648 sec, 32.6066/32.6066 sec, 104.731/104.731 sec, 0.670017/0.670017 sec, 97.8957/97.8957 sec, 125.475/125.475 sec, 272.134/272.134 sec, 23.9889/23.9889 sec, 63.4827/63.4827 sec, 0.393714/0.393714 sec, 0.742015/0.742015 sec, 16.6501/16.6501 sec, 0.479993/0.479993 sec )
[LOG] Total clause size reduction: 301053 --> 48521 (96068 --> 21172, 33336 --> 3489, 78668 --> 15717, 1190 --> 78, 21459 --> 1769, 21148 --> 1789, 33366 --> 2901, 6930 --> 764, 6760 --> 757, 512 --> 15, 630 --> 28, 620 --> 27, 366 --> 15 )
[LOG] Average clause size reduction: 70.3395 --> 11.3367 (72.9446 --> 16.0759, 71.8448 --> 7.5194, 70.936 --> 14.1722, 66.1111 --> 4.33333, 68.7788 --> 5.66987, 67.7821 --> 5.73397, 66.8657 --> 5.81363, 65.3774 --> 7.20755, 64.381 --> 7.20952, 56.8889 --> 1.66667, 57.2727 --> 2.54545, 56.3636 --> 2.45455, 52.2857 --> 2.14286 )
[LOG] Overall execution time: 882.691 sec CPU time.
[LOG] Overall execution time: 890 sec real time.
Synthesis time: 890.49 sec (Real time) / 887.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.29 sec (Real time) / 9.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1144.47 sec (Real time) / 1141.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 21387 13 47 1 21314
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 8146.47 sec CPU time.
[LOG] Relation determinization time: 8198 sec real time.
[LOG] Final circuit size: 53121 new AND gates.
[LOG] Size before ABC: 135444 AND gates.
[LOG] Size after ABC: 53121 AND gates.
[LOG] Time for optimizing with ABC: 32 seconds.
[LOG] Total time for all control signals: 8145.35/8165 sec (91.2359/91 sec, 309.059/310 sec, 1604.92/1609 sec, 184.691/185 sec, 579.278/581 sec, 1136.38/1139 sec, 1343.88/1347 sec, 1320.97/1324 sec, 307.569/309 sec, 945.423/947 sec, 2.39163/3 sec, 1.07022/1 sec, 317.312/318 sec, 1.16458/1 sec )
[LOG] Nr of iterations: 9230 (4360, 570, 2691, 20, 317, 428, 337, 248, 91, 132, 15, 7, 7, 7 )
[LOG] Total clause computation time: 1167.04/1164 sec (3.65409/3.65409 sec, 9.36501/9.36501 sec, 58.246/58.246 sec, 87.161/87.161 sec, 10.3573/10.3573 sec, 15.1499/15.1499 sec, 11.2922/11.2922 sec, 11.7321/11.7321 sec, 184.705/184.705 sec, 667.816/667.816 sec, 0.403579/0.403579 sec, 0.181759/0.181759 sec, 106.761/106.761 sec, 0.209987/0.209987 sec )
[LOG] Total clause minimization time: 6920.81/6956 sec (86.0311/86.0311 sec, 295.092/295.092 sec, 1522.18/1522.18 sec, 97.1807/97.1807 sec, 564.111/564.111 sec, 1114.08/1114.08 sec, 1326.81/1326.81 sec, 1304.86/1304.86 sec, 121.238/121.238 sec, 275.493/275.493 sec, 1.74142/1.74142 sec, 0.766702/0.766702 sec, 210.408/210.408 sec, 0.815205/0.815205 sec )
[LOG] Total clause size reduction: 731091 --> 135444 (353079 --> 75876, 45520 --> 4428, 212510 --> 45683, 1482 --> 89, 24332 --> 1914, 32452 --> 2405, 25200 --> 1944, 18278 --> 1482, 6570 --> 582, 9432 --> 976, 994 --> 32, 420 --> 11, 414 --> 11, 408 --> 11 )
[LOG] Average clause size reduction: 79.2081 --> 14.6743 (80.9814 --> 17.4028, 79.8596 --> 7.76842, 78.9706 --> 16.9762, 74.1 --> 4.45, 76.7571 --> 6.03785, 75.8224 --> 5.61916, 74.7774 --> 5.76855, 73.7016 --> 5.97581, 72.1978 --> 6.3956, 71.4545 --> 7.39394, 66.2667 --> 2.13333, 60 --> 1.57143, 59.1429 --> 1.57143, 58.2857 --> 1.57143 )
[LOG] Overall execution time: 8146.48 sec CPU time.
[LOG] Overall execution time: 8198 sec real time.
Synthesis time: 8197.66 sec (Real time) / 8173.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.64 sec (Real time) / 13.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4989.79 sec (Real time) / 4977.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 53593 15 52 1 53512
=====================  amba7b5y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9973.73 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9974.03 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9970.47 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 2.75863 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1455 new AND gates.
[LOG] Size before ABC: 2814 AND gates.
[LOG] Size after ABC: 1453 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.66882/2 sec (0.017208/0 sec, 0.029444/0 sec, 0.085944/0 sec, 0.004555/0 sec, 0.073712/0 sec, 0.024638/0 sec, 1.69306/2 sec, 0.740258/0 sec )
[LOG] Nr of iterations: 440 (6, 5, 14, 5, 15, 17, 308, 70 )
[LOG] Total clause computation time: 0.314526/0 sec (0.007555/0.007555 sec, 0.02493/0.02493 sec, 0.036618/0.036618 sec, 0.000967/0.000967 sec, 0.017502/0.017502 sec, 0.004054/0.004054 sec, 0.145009/0.145009 sec, 0.077891/0.077891 sec )
[LOG] Total clause minimization time: 2.29883/2 sec (0.009204/0.009204 sec, 0.004105/0.004105 sec, 0.048065/0.048065 sec, 0.003115/0.003115 sec, 0.054716/0.054716 sec, 0.01888/0.01888 sec, 1.51073/1.51073 sec, 0.650016/0.650016 sec )
[LOG] Total clause size reduction: 17369 --> 2814 (230 --> 9, 180 --> 16, 572 --> 58, 172 --> 9, 588 --> 45, 656 --> 53, 12280 --> 2230, 2691 --> 394 )
[LOG] Average clause size reduction: 39.475 --> 6.39545 (38.3333 --> 1.5, 36 --> 3.2, 40.8571 --> 4.14286, 34.4 --> 1.8, 39.2 --> 3, 38.5882 --> 3.11765, 39.8701 --> 7.24026, 38.4429 --> 5.62857 )
[LOG] Overall execution time: 2.76103 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.10 sec (Real time) / 2.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.46 sec (Real time) / 5.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1680 7 31 1 1636
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 151.513 sec CPU time.
[LOG] Relation determinization time: 153 sec real time.
[LOG] Final circuit size: 9397 new AND gates.
[LOG] Size before ABC: 19432 AND gates.
[LOG] Size after ABC: 9397 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 150.966/152 sec (0.056654/1 sec, 0.39763/0 sec, 0.018046/0 sec, 3.13353/3 sec, 0.014944/0 sec, 8.16798/8 sec, 9.11752/9 sec, 34.3777/35 sec, 72.582/73 sec, 23.1003/23 sec )
[LOG] Nr of iterations: 2475 (5, 13, 8, 160, 6, 421, 240, 526, 895, 201 )
[LOG] Total clause computation time: 11.0783/9 sec (0.020118/0.020118 sec, 0.342986/0.342986 sec, 0.004433/0.004433 sec, 0.324496/0.324496 sec, 0.003506/0.003506 sec, 0.659527/0.659527 sec, 1.10272/1.10272 sec, 1.26083/1.26083 sec, 4.49135/4.49135 sec, 2.86834/2.86834 sec )
[LOG] Total clause minimization time: 135.535/138 sec (0.035467/0.035467 sec, 0.051606/0.051606 sec, 0.011829/0.011829 sec, 2.76461/2.76461 sec, 0.009787/0.009787 sec, 7.34172/7.34172 sec, 7.80407/7.80407 sec, 32.2156/32.2156 sec, 65.8471/65.8471 sec, 19.4532/19.4532 sec )
[LOG] Total clause size reduction: 121356 --> 19432 (224 --> 8, 660 --> 62, 378 --> 15, 8427 --> 1358, 260 --> 9, 21420 --> 3084, 11950 --> 2498, 25725 --> 3646, 42912 --> 7199, 9400 --> 1553 )
[LOG] Average clause size reduction: 49.0327 --> 7.85131 (44.8 --> 1.6, 50.7692 --> 4.76923, 47.25 --> 1.875, 52.6688 --> 8.4875, 43.3333 --> 1.5, 50.8789 --> 7.32542, 49.7917 --> 10.4083, 48.9068 --> 6.93156, 47.9464 --> 8.04358, 46.7662 --> 7.72637 )
[LOG] Overall execution time: 151.517 sec CPU time.
[LOG] Overall execution time: 153 sec real time.
Synthesis time: 153.33 sec (Real time) / 152.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.28 sec (Real time) / 7.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 227.49 sec (Real time) / 226.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 9682 9 37 1 9626
=====================  amba4f25y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9972.23 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9973.38 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9974.70 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9983.32 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015669 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005328/0 sec (0.005328/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00256/0 sec (0.00256/0.00256 sec )
[LOG] Total clause minimization time: 0.002709/0 sec (0.002709/0.002709 sec )
[LOG] Total clause size reduction: 52 --> 1 (52 --> 1 )
[LOG] Average clause size reduction: 26 --> 0.5 (26 --> 0.5 )
[LOG] Overall execution time: 0.017911 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 331 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.094797 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023785/0 sec (0.023785/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.011842/0 sec (0.011842/0.011842 sec )
[LOG] Total clause minimization time: 0.011467/0 sec (0.011467/0.011467 sec )
[LOG] Total clause size reduction: 440 --> 5 (440 --> 5 )
[LOG] Average clause size reduction: 73.3333 --> 0.833333 (73.3333 --> 0.833333 )
[LOG] Overall execution time: 0.098189 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 560 3 84 1 472
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.186541 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033493/0 sec (0.033493/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.018745/0 sec (0.018745/0.018745 sec )
[LOG] Total clause minimization time: 0.013975/0 sec (0.013975/0.013975 sec )
[LOG] Total clause size reduction: 822 --> 9 (822 --> 9 )
[LOG] Average clause size reduction: 117.429 --> 1.28571 (117.429 --> 1.28571 )
[LOG] Overall execution time: 0.192367 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 877 3 133 1 740
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.033982 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015461/0 sec (0.015461/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.007792/0 sec (0.007792/0.007792 sec )
[LOG] Total clause minimization time: 0.007503/0 sec (0.007503/0.007503 sec )
[LOG] Total clause size reduction: 204 --> 4 (204 --> 4 )
[LOG] Average clause size reduction: 51 --> 1 (51 --> 1 )
[LOG] Overall execution time: 0.03652 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 430 3 64 1 362
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.192287 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.040447/0 sec (0.040447/0 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.018446/0 sec (0.018446/0.018446 sec )
[LOG] Total clause minimization time: 0.020561/0 sec (0.020561/0.020561 sec )
[LOG] Total clause size reduction: 1392 --> 16 (1392 --> 16 )
[LOG] Average clause size reduction: 107.077 --> 1.23077 (107.077 --> 1.23077 )
[LOG] Overall execution time: 0.196993 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 730 3 112 1 614
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.265745 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.049777/1 sec (0.049777/1 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.023337/1 sec (0.023337/0.023337 sec )
[LOG] Total clause minimization time: 0.024839/0 sec (0.024839/0.024839 sec )
[LOG] Total clause size reduction: 1815 --> 15 (1815 --> 15 )
[LOG] Average clause size reduction: 151.25 --> 1.25 (151.25 --> 1.25 )
[LOG] Overall execution time: 0.273141 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 975 3 161 1 810
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.036781 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017129/0 sec (0.017129/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.008426/0 sec (0.008426/0.008426 sec )
[LOG] Total clause minimization time: 0.008482/0 sec (0.008482/0.008482 sec )
[LOG] Total clause size reduction: 240 --> 4 (240 --> 4 )
[LOG] Average clause size reduction: 48 --> 0.8 (48 --> 0.8 )
[LOG] Overall execution time: 0.039145 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 385 3 56 1 325
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.149259 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034037/1 sec (0.034037/1 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.016206/0 sec (0.016206/0.016206 sec )
[LOG] Total clause minimization time: 0.016433/1 sec (0.016433/0.016433 sec )
[LOG] Total clause size reduction: 1326 --> 14 (1326 --> 14 )
[LOG] Average clause size reduction: 94.7143 --> 1 (94.7143 --> 1 )
[LOG] Overall execution time: 0.153321 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 653 3 98 1 551
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001852 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000399/0 sec (0.000399/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000392/0 sec (0.000392/0.000392 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002574 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002726 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000781/0 sec (0.000781/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000772/0 sec (0.000772/0.000772 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003628 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011421 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0066/0 sec (0.0066/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.003249/0 sec (0.003249/0.003249 sec )
[LOG] Total clause minimization time: 0.003281/0 sec (0.003281/0.003281 sec )
[LOG] Total clause size reduction: 68 --> 2 (68 --> 2 )
[LOG] Average clause size reduction: 22.6667 --> 0.666667 (22.6667 --> 0.666667 )
[LOG] Overall execution time: 0.012664 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.030684 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014919/0 sec (0.014919/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.007298/0 sec (0.007298/0.007298 sec )
[LOG] Total clause minimization time: 0.007473/0 sec (0.007473/0.007473 sec )
[LOG] Total clause size reduction: 116 --> 2 (116 --> 2 )
[LOG] Average clause size reduction: 38.6667 --> 0.666667 (38.6667 --> 0.666667 )
[LOG] Overall execution time: 0.032676 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.017408 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006953/0 sec (0.006939/0 sec, 1.4e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.006926/0 sec (0.006924/0.006924 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019749 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.032778 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008565/0 sec (0.008544/0 sec, 2.1e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.008522/0 sec (0.008519/0.008519 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.037087 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007577 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003123/0 sec (0.003113/0 sec, 1e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.003104/0 sec (0.003102/0.003102 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008969 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.010398 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004261/0 sec (0.004248/0 sec, 1.3e-05/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.004237/0 sec (0.004235/0.004235 sec, 2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012489 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002689 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001092/0 sec (0.001092/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000529/0 sec (0.000529/0.000529 sec )
[LOG] Total clause minimization time: 0.000542/0 sec (0.000542/0.000542 sec )
[LOG] Total clause size reduction: 14 --> 1 (14 --> 1 )
[LOG] Average clause size reduction: 7 --> 0.5 (7 --> 0.5 )
[LOG] Overall execution time: 0.003407 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.00412 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001818/0 sec (0.001818/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000911/0 sec (0.000911/0.000911 sec )
[LOG] Total clause minimization time: 0.000878/0 sec (0.000878/0.000878 sec )
[LOG] Total clause size reduction: 23 --> 1 (23 --> 1 )
[LOG] Average clause size reduction: 11.5 --> 0.5 (11.5 --> 0.5 )
[LOG] Overall execution time: 0.004978 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.018524 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010933/0 sec (0.008282/0 sec, 0.002651/0 sec )
[LOG] Nr of iterations: 14 (6, 8 )
[LOG] Total clause computation time: 0.004177/0 sec (0.003571/0.003571 sec, 0.000606/0.000606 sec )
[LOG] Total clause minimization time: 0.006281/0 sec (0.004511/0.004511 sec, 0.00177/0.00177 sec )
[LOG] Total clause size reduction: 473 --> 23 (200 --> 10, 273 --> 13 )
[LOG] Average clause size reduction: 33.7857 --> 1.64286 (33.3333 --> 1.66667, 34.125 --> 1.625 )
[LOG] Overall execution time: 0.019884 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 209 2 36 1 169
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.052877 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 42 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029969/0 sec (0.019977/0 sec, 0.009992/0 sec )
[LOG] Nr of iterations: 23 (9, 14 )
[LOG] Total clause computation time: 0.010292/0 sec (0.008147/0.008147 sec, 0.002145/0.002145 sec )
[LOG] Total clause minimization time: 0.018323/0 sec (0.01131/0.01131 sec, 0.007013/0.007013 sec )
[LOG] Total clause size reduction: 1394 --> 42 (536 --> 17, 858 --> 25 )
[LOG] Average clause size reduction: 60.6087 --> 1.82609 (59.5556 --> 1.88889, 61.2857 --> 1.78571 )
[LOG] Overall execution time: 0.054984 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 349 2 63 1 282
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012398 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006895/0 sec (0.006511/0 sec, 0.000384/0 sec )
[LOG] Nr of iterations: 6 (4, 2 )
[LOG] Total clause computation time: 0.003002/0 sec (0.00292/0.00292 sec, 8.2e-05/8.2e-05 sec )
[LOG] Total clause minimization time: 0.003721/0 sec (0.00347/0.00347 sec, 0.000251/0.000251 sec )
[LOG] Total clause size reduction: 127 --> 9 (96 --> 8, 31 --> 1 )
[LOG] Average clause size reduction: 21.1667 --> 1.5 (24 --> 2, 15.5 --> 0.5 )
[LOG] Overall execution time: 0.013624 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 185 2 28 1 155
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.038324 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01966/0 sec (0.016764/0 sec, 0.002896/0 sec )
[LOG] Nr of iterations: 11 (4, 7 )
[LOG] Total clause computation time: 0.008398/0 sec (0.007567/0.007567 sec, 0.000831/0.000831 sec )
[LOG] Total clause minimization time: 0.010743/0 sec (0.008988/0.008988 sec, 0.001755/0.001755 sec )
[LOG] Total clause size reduction: 471 --> 14 (159 --> 8, 312 --> 6 )
[LOG] Average clause size reduction: 42.8182 --> 1.27273 (39.75 --> 2, 44.5714 --> 0.857143 )
[LOG] Overall execution time: 0.040165 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 307 2 49 1 255
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.025593 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.015581/0 sec (0.012695/0 sec, 0.002203/0 sec, 0.000683/0 sec )
[LOG] Nr of iterations: 13 (6, 5, 2 )
[LOG] Total clause computation time: 0.005803/0 sec (0.005338/0.005338 sec, 0.000374/0.000374 sec, 9.1e-05/9.1e-05 sec )
[LOG] Total clause minimization time: 0.009266/0 sec (0.007109/0.007109 sec, 0.001639/0.001639 sec, 0.000518/0.000518 sec )
[LOG] Total clause size reduction: 414 --> 24 (210 --> 15, 164 --> 8, 40 --> 1 )
[LOG] Average clause size reduction: 31.8462 --> 1.84615 (35 --> 2.5, 32.8 --> 1.6, 20 --> 0.5 )
[LOG] Overall execution time: 0.027114 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 268 3 36 1 229
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.083605 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039981/0 sec (0.027314/0 sec, 0.01061/0 sec, 0.002057/0 sec )
[LOG] Nr of iterations: 27 (12, 13, 2 )
[LOG] Total clause computation time: 0.011954/0 sec (0.009637/0.009637 sec, 0.00212/0.00212 sec, 0.000197/0.000197 sec )
[LOG] Total clause minimization time: 0.026252/0 sec (0.016894/0.016894 sec, 0.007634/0.007634 sec, 0.001724/0.001724 sec )
[LOG] Total clause size reduction: 1642 --> 49 (759 --> 30, 816 --> 18, 67 --> 1 )
[LOG] Average clause size reduction: 60.8148 --> 1.81481 (63.25 --> 2.5, 62.7692 --> 1.38462, 33.5 --> 0.5 )
[LOG] Overall execution time: 0.086041 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 440 3 63 1 372
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 4.26152 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 149 new AND gates.
[LOG] Size before ABC: 313 AND gates.
[LOG] Size after ABC: 149 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.50617/3 sec (0.438242/0 sec, 1.38859/2 sec, 1.67934/1 sec )
[LOG] Nr of iterations: 77 (12, 38, 27 )
[LOG] Total clause computation time: 0.506248/0 sec (0.23957/0.23957 sec, 0.217255/0.217255 sec, 0.049423/0.049423 sec )
[LOG] Total clause minimization time: 2.95992/3 sec (0.19435/0.19435 sec, 1.15179/1.15179 sec, 1.61378/1.61378 sec )
[LOG] Total clause size reduction: 4129 --> 313 (627 --> 44, 2072 --> 174, 1430 --> 95 )
[LOG] Average clause size reduction: 53.6234 --> 4.06494 (52.25 --> 3.66667, 54.5263 --> 4.57895, 52.963 --> 3.51852 )
[LOG] Overall execution time: 4.26621 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.43 sec (Real time) / 4.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 440 2 52 1 383
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 9096.55 sec CPU time.
[LOG] Relation determinization time: 9107 sec real time.
[LOG] Final circuit size: 1126 new AND gates.
[LOG] Size before ABC: 2465 AND gates.
[LOG] Size after ABC: 1126 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9024.37/9035 sec (869.121/870 sec, 6094.46/6101 sec, 2060.79/2064 sec )
[LOG] Nr of iterations: 440 (33, 136, 271 )
[LOG] Total clause computation time: 546.142/554 sec (281.498/281.498 sec, 236.92/236.92 sec, 27.7249/27.7249 sec )
[LOG] Total clause minimization time: 8470.16/8472 sec (587.018/587.018 sec, 5854.85/5854.85 sec, 2028.29/2028.29 sec )
[LOG] Total clause size reduction: 41277 --> 2465 (3072 --> 237, 12825 --> 783, 25380 --> 1445 )
[LOG] Average clause size reduction: 93.8114 --> 5.60227 (93.0909 --> 7.18182, 94.3015 --> 5.75735, 93.6531 --> 5.3321 )
[LOG] Overall execution time: 9096.63 sec CPU time.
[LOG] Overall execution time: 9107 sec real time.
Synthesis time: 9107.79 sec (Real time) / 9093.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 1612 2 91 1 1516
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 8.86539 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1392 new AND gates.
[LOG] Size before ABC: 3201 AND gates.
[LOG] Size after ABC: 1392 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.95672/7 sec (0.181095/0 sec, 1.84288/2 sec, 2.66441/3 sec, 2.26834/2 sec )
[LOG] Nr of iterations: 432 (14, 130, 186, 102 )
[LOG] Total clause computation time: 0.71193/2 sec (0.068264/0.068264 sec, 0.184499/0.184499 sec, 0.220708/0.220708 sec, 0.238459/0.238459 sec )
[LOG] Total clause minimization time: 6.03096/5 sec (0.108441/0.108441 sec, 1.60729/1.60729 sec, 2.3582/2.3582 sec, 1.95703/1.95703 sec )
[LOG] Total clause size reduction: 59118 --> 3201 (1820 --> 60, 17931 --> 1041, 25530 --> 1465, 13837 --> 635 )
[LOG] Average clause size reduction: 136.847 --> 7.40972 (130 --> 4.28571, 137.931 --> 8.00769, 137.258 --> 7.87634, 135.657 --> 6.22549 )
[LOG] Overall execution time: 8.87381 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.22 sec (Real time) / 9.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.65 sec (Real time) / 0.65 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.60 sec (Real time) / 1.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 2119 3 133 1 1979
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.02709 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014513/0 sec (0.012187/0 sec, 0.002326/0 sec )
[LOG] Nr of iterations: 10 (5, 5 )
[LOG] Total clause computation time: 0.006051/0 sec (0.005599/0.005599 sec, 0.000452/0.000452 sec )
[LOG] Total clause minimization time: 0.00805/0 sec (0.006386/0.006386 sec, 0.001664/0.001664 sec )
[LOG] Total clause size reduction: 316 --> 22 (160 --> 9, 156 --> 13 )
[LOG] Average clause size reduction: 31.6 --> 2.2 (32 --> 1.8, 31.2 --> 2.6 )
[LOG] Overall execution time: 0.028643 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 247 2 36 1 207
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.191296 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 88 new AND gates.
[LOG] Size before ABC: 150 AND gates.
[LOG] Size after ABC: 88 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.115064/0 sec (0.073951/0 sec, 0.041113/0 sec )
[LOG] Nr of iterations: 35 (22, 13 )
[LOG] Total clause computation time: 0.018378/0 sec (0.014377/0.014377 sec, 0.004001/0.004001 sec )
[LOG] Total clause minimization time: 0.093209/0 sec (0.057357/0.057357 sec, 0.035852/0.035852 sec )
[LOG] Total clause size reduction: 2199 --> 150 (1407 --> 105, 792 --> 45 )
[LOG] Average clause size reduction: 62.8286 --> 4.28571 (63.9545 --> 4.77273, 60.9231 --> 3.46154 )
[LOG] Overall execution time: 0.193774 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 477 2 63 1 410
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.136699 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02562/0 sec (0.010853/0 sec, 0.013351/0 sec, 0.001416/0 sec )
[LOG] Nr of iterations: 5 (1, 2, 2 )
[LOG] Total clause computation time: 0.012095/0 sec (0.010821/0.010821 sec, 0.000966/0.000966 sec, 0.000308/0.000308 sec )
[LOG] Total clause minimization time: 0.013001/0 sec (0/0 sec, 0.012099/0.012099 sec, 0.000902/0.000902 sec )
[LOG] Total clause size reduction: 199 --> 6 (0 --> 0, 100 --> 3, 99 --> 3 )
[LOG] Average clause size reduction: 39.8 --> 1.2 (0 --> 0, 50 --> 1.5, 49.5 --> 1.5 )
[LOG] Overall execution time: 0.142172 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1108 2 96 1 1010
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.502091 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.037135/0 sec (0.015112/0 sec, 0.019039/0 sec, 0.002984/0 sec )
[LOG] Nr of iterations: 5 (1, 2, 2 )
[LOG] Total clause computation time: 0.017353/0 sec (0.015055/0.015055 sec, 0.001631/0.001631 sec, 0.000667/0.000667 sec )
[LOG] Total clause minimization time: 0.018924/0 sec (0/0 sec, 0.016991/0.016991 sec, 0.001933/0.001933 sec )
[LOG] Total clause size reduction: 343 --> 6 (0 --> 0, 172 --> 3, 171 --> 3 )
[LOG] Average clause size reduction: 68.6 --> 1.2 (0 --> 0, 86 --> 1.5, 85.5 --> 1.5 )
[LOG] Overall execution time: 0.512888 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1867 2 168 1 1697
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.049786 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 35 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027819/0 sec (0.017054/0 sec, 0.005139/0 sec, 0.002004/0 sec, 0.003622/0 sec )
[LOG] Nr of iterations: 20 (4, 6, 3, 7 )
[LOG] Total clause computation time: 0.009471/0 sec (0.007765/0.007765 sec, 0.000598/0.000598 sec, 0.000236/0.000236 sec, 0.000872/0.000872 sec )
[LOG] Total clause minimization time: 0.017315/0 sec (0.009078/0.009078 sec, 0.004228/0.004228 sec, 0.001608/0.001608 sec, 0.002401/0.002401 sec )
[LOG] Total clause size reduction: 997 --> 35 (192 --> 5, 315 --> 15, 124 --> 5, 366 --> 10 )
[LOG] Average clause size reduction: 49.85 --> 1.75 (48 --> 1.25, 52.5 --> 2.5, 41.3333 --> 1.66667, 52.2857 --> 1.42857 )
[LOG] Overall execution time: 0.052076 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 417 4 56 1 354
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.574634 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 257 new AND gates.
[LOG] Size before ABC: 430 AND gates.
[LOG] Size after ABC: 257 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.377236/1 sec (0.162224/0 sec, 0.117687/1 sec, 0.051558/0 sec, 0.045767/0 sec )
[LOG] Nr of iterations: 97 (34, 31, 17, 15 )
[LOG] Total clause computation time: 0.046126/0 sec (0.020777/0.020777 sec, 0.012919/0.012919 sec, 0.006635/0.006635 sec, 0.005795/0.005795 sec )
[LOG] Total clause minimization time: 0.317388/1 sec (0.136771/0.136771 sec, 0.100376/0.100376 sec, 0.042476/0.042476 sec, 0.037765/0.037765 sec )
[LOG] Total clause size reduction: 9754 --> 430 (3498 --> 175, 3150 --> 140, 1664 --> 61, 1442 --> 54 )
[LOG] Average clause size reduction: 100.557 --> 4.43299 (102.882 --> 5.14706, 101.613 --> 4.51613, 97.8824 --> 3.58824, 96.1333 --> 3.6 )
[LOG] Overall execution time: 0.578771 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 855 4 98 1 749
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.28941 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.05386/0 sec (0.05386/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.016172/0 sec (0.016172/0.016172 sec )
[LOG] Total clause minimization time: 0.036727/0 sec (0.036727/0.036727 sec )
[LOG] Total clause size reduction: 888 --> 21 (888 --> 21 )
[LOG] Average clause size reduction: 126.857 --> 3 (126.857 --> 3 )
[LOG] Overall execution time: 0.297045 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1243 3 144 1 1095
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 1.24952 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.170504/0 sec (0.170504/0 sec )
[LOG] Nr of iterations: 17 (17 )
[LOG] Total clause computation time: 0.041783/0 sec (0.041783/0.041783 sec )
[LOG] Total clause minimization time: 0.123675/0 sec (0.123675/0.123675 sec )
[LOG] Total clause size reduction: 4096 --> 24 (4096 --> 24 )
[LOG] Average clause size reduction: 240.941 --> 1.41176 (240.941 --> 1.41176 )
[LOG] Overall execution time: 1.26638 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.41 sec (Real time) / 1.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.61 sec (Real time) / 0.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2126 3 252 1 1870
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016834 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008334/0 sec (0.008334/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.004104/0 sec (0.004104/0.004104 sec )
[LOG] Total clause minimization time: 0.004123/0 sec (0.004123/0.004123 sec )
[LOG] Total clause size reduction: 76 --> 2 (76 --> 2 )
[LOG] Average clause size reduction: 25.3333 --> 0.666667 (25.3333 --> 0.666667 )
[LOG] Overall execution time: 0.018428 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.053872 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018305/0 sec (0.018305/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.008928/0 sec (0.008928/0.008928 sec )
[LOG] Total clause minimization time: 0.009051/0 sec (0.009051/0.009051 sec )
[LOG] Total clause size reduction: 325 --> 5 (325 --> 5 )
[LOG] Average clause size reduction: 54.1667 --> 0.833333 (54.1667 --> 0.833333 )
[LOG] Overall execution time: 0.056451 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 438 1 63 1 373
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.694647 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 52 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 52 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.214738/0 sec (0.168079/0 sec, 0.046659/0 sec )
[LOG] Nr of iterations: 40 (33, 7 )
[LOG] Total clause computation time: 0.065756/0 sec (0.053691/0.053691 sec, 0.012065/0.012065 sec )
[LOG] Total clause minimization time: 0.140455/0 sec (0.10742/0.10742 sec, 0.033035/0.033035 sec )
[LOG] Total clause size reduction: 6264 --> 105 (5280 --> 92, 984 --> 13 )
[LOG] Average clause size reduction: 156.6 --> 2.625 (160 --> 2.78788, 140.571 --> 1.85714 )
[LOG] Overall execution time: 0.703539 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.85 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1423 4 160 1 1255
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 5.60834 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 194 new AND gates.
[LOG] Size before ABC: 357 AND gates.
[LOG] Size after ABC: 194 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.98528/2 sec (1.48156/2 sec, 0.503726/0 sec )
[LOG] Nr of iterations: 103 (92, 11 )
[LOG] Total clause computation time: 0.5573/1 sec (0.430458/0.430458 sec, 0.126842/0.126842 sec )
[LOG] Total clause minimization time: 1.35878/1 sec (0.992363/0.992363 sec, 0.366421/0.366421 sec )
[LOG] Total clause size reduction: 28775 --> 357 (25935 --> 322, 2840 --> 35 )
[LOG] Average clause size reduction: 279.369 --> 3.46602 (281.902 --> 3.5, 258.182 --> 3.18182 )
[LOG] Overall execution time: 5.62933 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.81 sec (Real time) / 5.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.58 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2537 4 280 1 2249
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.143377 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 171 AND gates.
[LOG] Size after ABC: 79 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.092136/0 sec (0.021932/0 sec, 0.012898/0 sec, 0.028528/0 sec, 9e-05/0 sec, 0.018053/0 sec, 0.004534/0 sec, 0.003721/0 sec, 0.00238/0 sec )
[LOG] Nr of iterations: 62 (6, 13, 19, 1, 12, 2, 5, 4 )
[LOG] Total clause computation time: 0.024057/0 sec (0.011691/0.011691 sec, 0.002529/0.002529 sec, 0.004264/0.004264 sec, 7.6e-05/7.6e-05 sec, 0.003261/0.003261 sec, 0.000253/0.000253 sec, 0.000956/0.000956 sec, 0.001027/0.001027 sec )
[LOG] Total clause minimization time: 0.064265/0 sec (0.009896/0.009896 sec, 0.009594/0.009594 sec, 0.022996/0.022996 sec, 0/0 sec, 0.014029/0.014029 sec, 0.004189/0.004189 sec, 0.00245/0.00245 sec, 0.001111/0.001111 sec )
[LOG] Total clause size reduction: 2234 --> 169 (220 --> 8, 516 --> 36, 756 --> 89, 0 --> 0, 440 --> 27, 39 --> 0, 152 --> 6, 111 --> 3 )
[LOG] Average clause size reduction: 36.0323 --> 2.72581 (36.6667 --> 1.33333, 39.6923 --> 2.76923, 39.7895 --> 4.68421, 0 --> 0, 36.6667 --> 2.25, 19.5 --> 0, 30.4 --> 1.2, 27.75 --> 0.75 )
[LOG] Overall execution time: 0.145044 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 267 13 23 1 225
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.352628 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 71 new AND gates.
[LOG] Size before ABC: 161 AND gates.
[LOG] Size after ABC: 68 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.182557/0 sec (0.065688/0 sec, 0.01311/0 sec, 0.00194/0 sec, 0.019693/0 sec, 0.001259/0 sec, 0.027376/0 sec, 0.023464/0 sec, 0.007802/0 sec, 0.013674/0 sec, 0.008551/0 sec )
[LOG] Nr of iterations: 65 (13, 5, 2, 11, 2, 11, 4, 2, 9, 6 )
[LOG] Total clause computation time: 0.04978/0 sec (0.019543/0.019543 sec, 0.003489/0.003489 sec, 0.000502/0.000502 sec, 0.003028/0.003028 sec, 0.000335/0.000335 sec, 0.002798/0.002798 sec, 0.012844/0.012844 sec, 0.003194/0.003194 sec, 0.002266/0.002266 sec, 0.001781/0.001781 sec )
[LOG] Total clause minimization time: 0.126668/0 sec (0.044921/0.044921 sec, 0.009146/0.009146 sec, 0.001313/0.001313 sec, 0.015632/0.015632 sec, 0.000733/0.000733 sec, 0.023515/0.023515 sec, 0.010232/0.010232 sec, 0.004471/0.004471 sec, 0.010527/0.010527 sec, 0.006178/0.006178 sec )
[LOG] Total clause size reduction: 2636 --> 159 (624 --> 47, 204 --> 11, 50 --> 0, 490 --> 32, 48 --> 1, 470 --> 39, 138 --> 3, 45 --> 0, 352 --> 18, 215 --> 8 )
[LOG] Average clause size reduction: 40.5538 --> 2.44615 (48 --> 3.61538, 40.8 --> 2.2, 25 --> 0, 44.5455 --> 2.90909, 24 --> 0.5, 42.7273 --> 3.54545, 34.5 --> 0.75, 22.5 --> 0, 39.1111 --> 2, 35.8333 --> 1.33333 )
[LOG] Overall execution time: 0.354983 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 355 15 27 1 306
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 11.6538 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1191 new AND gates.
[LOG] Size before ABC: 2628 AND gates.
[LOG] Size after ABC: 1190 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.4214/10 sec (1.04492/1 sec, 2.45804/2 sec, 0.001784/0 sec, 1.01293/1 sec, 0.178804/0 sec, 1.21717/2 sec, 2.18551/2 sec, 1.48964/1 sec, 0.444462/1 sec, 0.388104/0 sec )
[LOG] Nr of iterations: 465 (64, 163, 2, 81, 13, 26, 72, 28, 7, 9 )
[LOG] Total clause computation time: 2.1403/3 sec (0.285448/0.285448 sec, 0.308991/0.308991 sec, 0.001193/0.001193 sec, 0.115609/0.115609 sec, 0.014919/0.014919 sec, 0.260712/0.260712 sec, 0.562085/0.562085 sec, 0.300682/0.300682 sec, 0.160791/0.160791 sec, 0.129869/0.129869 sec )
[LOG] Total clause minimization time: 8.02681/7 sec (0.735802/0.735802 sec, 2.08119/2.08119 sec, 5e-06/5e-06 sec, 0.862684/0.862684 sec, 0.158246/0.158246 sec, 0.935504/0.935504 sec, 1.56802/1.56802 sec, 1.15937/1.15937 sec, 0.276038/0.276038 sec, 0.249947/0.249947 sec )
[LOG] Total clause size reduction: 25078 --> 2627 (3654 --> 359, 9234 --> 1087, 56 --> 0, 4400 --> 501, 648 --> 108, 1325 --> 134, 3692 --> 330, 1377 --> 79, 300 --> 11, 392 --> 18 )
[LOG] Average clause size reduction: 53.9312 --> 5.64946 (57.0938 --> 5.60938, 56.6503 --> 6.66871, 28 --> 0, 54.321 --> 6.18519, 49.8462 --> 8.30769, 50.9615 --> 5.15385, 51.2778 --> 4.58333, 49.1786 --> 2.82143, 42.8571 --> 1.57143, 43.5556 --> 2 )
[LOG] Overall execution time: 11.6591 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.99 sec (Real time) / 11.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.72 sec (Real time) / 11.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1502 18 30 1 1445
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.138478 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042972/0 sec (0.039178/0 sec, 0.003794/0 sec )
[LOG] Nr of iterations: 16 (12, 4 )
[LOG] Total clause computation time: 0.015979/0 sec (0.014644/0.014644 sec, 0.001335/0.001335 sec )
[LOG] Total clause minimization time: 0.025385/0 sec (0.023366/0.023366 sec, 0.002019/0.002019 sec )
[LOG] Total clause size reduction: 1411 --> 24 (1111 --> 21, 300 --> 3 )
[LOG] Average clause size reduction: 88.1875 --> 1.5 (92.5833 --> 1.75, 75 --> 0.75 )
[LOG] Overall execution time: 0.144954 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1206 3 96 1 1105
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 1.01782 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 65 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 65 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.292264/0 sec (0.076009/0 sec, 0.093649/0 sec, 0.122606/0 sec )
[LOG] Nr of iterations: 37 (7, 13, 17 )
[LOG] Total clause computation time: 0.074897/0 sec (0.036462/0.036462 sec, 0.018981/0.018981 sec, 0.019454/0.019454 sec )
[LOG] Total clause minimization time: 0.20789/0 sec (0.037869/0.037869 sec, 0.071283/0.071283 sec, 0.098738/0.098738 sec )
[LOG] Total clause size reduction: 4954 --> 107 (882 --> 11, 1752 --> 51, 2320 --> 45 )
[LOG] Average clause size reduction: 133.892 --> 2.89189 (126 --> 1.57143, 134.769 --> 3.92308, 136.471 --> 2.64706 )
[LOG] Overall execution time: 1.02972 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.18 sec (Real time) / 1.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2129 4 140 1 1982
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.514891 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.140869/0 sec (0.098489/0 sec, 0.04238/0 sec )
[LOG] Nr of iterations: 22 (12, 10 )
[LOG] Total clause computation time: 0.043913/0 sec (0.030517/0.030517 sec, 0.013396/0.013396 sec )
[LOG] Total clause minimization time: 0.092621/0 sec (0.065589/0.065589 sec, 0.027032/0.027032 sec )
[LOG] Total clause size reduction: 3131 --> 46 (1727 --> 30, 1404 --> 16 )
[LOG] Average clause size reduction: 142.318 --> 2.09091 (143.917 --> 2.5, 140.4 --> 1.6 )
[LOG] Overall execution time: 0.525907 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1687 3 152 1 1531
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 2.69656 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 86 new AND gates.
[LOG] Size before ABC: 141 AND gates.
[LOG] Size after ABC: 86 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.853441/1 sec (0.381087/1 sec, 0.277105/0 sec, 0.195249/0 sec )
[LOG] Nr of iterations: 51 (18, 20, 13 )
[LOG] Total clause computation time: 0.189487/1 sec (0.076482/0.076482 sec, 0.074896/0.074896 sec, 0.038109/0.038109 sec )
[LOG] Total clause minimization time: 0.639726/0 sec (0.296181/0.296181 sec, 0.192803/0.192803 sec, 0.150742/0.150742 sec )
[LOG] Total clause size reduction: 14501 --> 141 (5151 --> 63, 5738 --> 50, 3612 --> 28 )
[LOG] Average clause size reduction: 284.333 --> 2.76471 (286.167 --> 3.5, 286.9 --> 2.5, 277.846 --> 2.15385 )
[LOG] Overall execution time: 2.72856 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.89 sec (Real time) / 2.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.72 sec (Real time) / 1.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.89 sec (Real time) / 0.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3545 4 296 1 3242
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.045146 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017552/0 sec (0.017552/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.008205/0 sec (0.008205/0.008205 sec )
[LOG] Total clause minimization time: 0.009122/0 sec (0.009122/0.009122 sec )
[LOG] Total clause size reduction: 165 --> 5 (165 --> 5 )
[LOG] Average clause size reduction: 41.25 --> 1.25 (41.25 --> 1.25 )
[LOG] Overall execution time: 0.047494 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 404 3 51 1 349
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.098346 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028143/0 sec (0.028143/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.009945/0 sec (0.009945/0.009945 sec )
[LOG] Total clause minimization time: 0.017753/0 sec (0.017753/0.017753 sec )
[LOG] Total clause size reduction: 288 --> 6 (288 --> 6 )
[LOG] Average clause size reduction: 57.6 --> 1.2 (57.6 --> 1.2 )
[LOG] Overall execution time: 0.101281 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 526 3 68 1 454
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 17.4118 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 31 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.25342/1 sec (1.25342/1 sec )
[LOG] Nr of iterations: 18 (18 )
[LOG] Total clause computation time: 0.573848/1 sec (0.573848/0.573848 sec )
[LOG] Total clause minimization time: 0.626561/0 sec (0.626561/0.626561 sec )
[LOG] Total clause size reduction: 6239 --> 39 (6239 --> 39 )
[LOG] Average clause size reduction: 346.611 --> 2.16667 (346.611 --> 2.16667 )
[LOG] Overall execution time: 17.4587 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.62 sec (Real time) / 17.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.13 sec (Real time) / 1.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.78 sec (Real time) / 4.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4552 3 363 1 4185
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 92.743 sec CPU time.
[LOG] Relation determinization time: 93 sec real time.
[LOG] Final circuit size: 78 new AND gates.
[LOG] Size before ABC: 120 AND gates.
[LOG] Size after ABC: 78 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 26.6412/27 sec (26.6412/27 sec )
[LOG] Nr of iterations: 37 (37 )
[LOG] Total clause computation time: 2.95842/1 sec (2.95842/2.95842 sec )
[LOG] Total clause minimization time: 23.428/25 sec (23.428/23.428 sec )
[LOG] Total clause size reduction: 17568 --> 120 (17568 --> 120 )
[LOG] Average clause size reduction: 474.811 --> 3.24324 (474.811 --> 3.24324 )
[LOG] Overall execution time: 92.8197 sec CPU time.
[LOG] Overall execution time: 93 sec real time.
Synthesis time: 93.10 sec (Real time) / 92.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.77 sec (Real time) / 1.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.49 sec (Real time) / 16.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 6048 3 484 1 5560
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.081356 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024696/0 sec (0.024696/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.011196/0 sec (0.011196/0.011196 sec )
[LOG] Total clause minimization time: 0.013023/0 sec (0.013023/0.013023 sec )
[LOG] Total clause size reduction: 455 --> 10 (455 --> 10 )
[LOG] Average clause size reduction: 75.8333 --> 1.66667 (75.8333 --> 1.66667 )
[LOG] Overall execution time: 0.084963 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 575 3 87 1 484
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.211292 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041118/0 sec (0.041118/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.020309/0 sec (0.020309/0.020309 sec )
[LOG] Total clause minimization time: 0.019901/0 sec (0.019901/0.019901 sec )
[LOG] Total clause size reduction: 720 --> 9 (720 --> 9 )
[LOG] Average clause size reduction: 102.857 --> 1.28571 (102.857 --> 1.28571 )
[LOG] Overall execution time: 0.216098 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 756 3 116 1 636
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.066928 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021797/0 sec (0.021797/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.009937/0 sec (0.009937/0.009937 sec )
[LOG] Total clause minimization time: 0.011502/0 sec (0.011502/0.011502 sec )
[LOG] Total clause size reduction: 256 --> 7 (256 --> 7 )
[LOG] Average clause size reduction: 51.2 --> 1.4 (51.2 --> 1.4 )
[LOG] Overall execution time: 0.069353 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 451 3 60 1 387
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.286033 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.060254/0 sec (0.060254/0 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.036116/0 sec (0.036116/0.036116 sec )
[LOG] Total clause minimization time: 0.022639/0 sec (0.022639/0.022639 sec )
[LOG] Total clause size reduction: 930 --> 15 (930 --> 15 )
[LOG] Average clause size reduction: 84.5455 --> 1.36364 (84.5455 --> 1.36364 )
[LOG] Overall execution time: 0.290312 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 786 4 88 1 693
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.518371 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.105387/0 sec (0.105387/0 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.042113/0 sec (0.042113/0.042113 sec )
[LOG] Total clause minimization time: 0.06069/0 sec (0.06069/0.06069 sec )
[LOG] Total clause size reduction: 1729 --> 21 (1729 --> 21 )
[LOG] Average clause size reduction: 123.5 --> 1.5 (123.5 --> 1.5 )
[LOG] Overall execution time: 0.524241 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 873 4 128 1 740
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 67.3528 sec CPU time.
[LOG] Relation determinization time: 67 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 54 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 48.9644/49 sec (48.9644/49 sec )
[LOG] Nr of iterations: 18 (18 )
[LOG] Total clause computation time: 4.02863/4 sec (4.02863/4.02863 sec )
[LOG] Total clause minimization time: 44.8758/45 sec (44.8758/44.8758 sec )
[LOG] Total clause size reduction: 5304 --> 54 (5304 --> 54 )
[LOG] Average clause size reduction: 294.667 --> 3 (294.667 --> 3 )
[LOG] Overall execution time: 67.3828 sec CPU time.
[LOG] Overall execution time: 67 sec real time.
Synthesis time: 67.63 sec (Real time) / 67.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.33 sec (Real time) / 3.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2846 7 304 1 2534
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.271279 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.078155/0 sec (0.078155/0 sec )
[LOG] Nr of iterations: 23 (23 )
[LOG] Total clause computation time: 0.028003/0 sec (0.028003/0.028003 sec )
[LOG] Total clause minimization time: 0.047018/0 sec (0.047018/0.047018 sec )
[LOG] Total clause size reduction: 2508 --> 44 (2508 --> 44 )
[LOG] Average clause size reduction: 109.043 --> 1.91304 (109.043 --> 1.91304 )
[LOG] Overall execution time: 0.276282 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 830 5 108 1 716
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01993 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013234/0 sec (0.013234/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.006488/0 sec (0.006488/0.006488 sec )
[LOG] Total clause minimization time: 0.006594/0 sec (0.006594/0.006594 sec )
[LOG] Total clause size reduction: 48 --> 3 (48 --> 3 )
[LOG] Average clause size reduction: 24 --> 1.5 (24 --> 1.5 )
[LOG] Overall execution time: 0.021432 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.036444 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016439/0 sec (0.016439/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.007634/0 sec (0.007634/0.007634 sec )
[LOG] Total clause minimization time: 0.008634/0 sec (0.008634/0.008634 sec )
[LOG] Total clause size reduction: 110 --> 5 (110 --> 5 )
[LOG] Average clause size reduction: 36.6667 --> 1.66667 (36.6667 --> 1.66667 )
[LOG] Overall execution time: 0.038433 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 344 2 52 1 290
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.717792 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 40 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.146589/0 sec (0.146589/0 sec )
[LOG] Nr of iterations: 16 (16 )
[LOG] Total clause computation time: 0.042207/0 sec (0.042207/0.042207 sec )
[LOG] Total clause minimization time: 0.100917/0 sec (0.100917/0.100917 sec )
[LOG] Total clause size reduction: 1785 --> 40 (1785 --> 40 )
[LOG] Average clause size reduction: 111.562 --> 2.5 (111.562 --> 2.5 )
[LOG] Overall execution time: 0.724065 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.86 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1070 2 116 1 951
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.191655 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06184/0 sec (0.06184/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.010692/0 sec (0.010692/0.010692 sec )
[LOG] Total clause minimization time: 0.050568/0 sec (0.050568/0.050568 sec )
[LOG] Total clause size reduction: 284 --> 25 (284 --> 25 )
[LOG] Average clause size reduction: 56.8 --> 5 (56.8 --> 5 )
[LOG] Overall execution time: 0.194749 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 536 2 68 1 466
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.191811 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037162/0 sec (0.037162/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.015318/0 sec (0.015318/0.015318 sec )
[LOG] Total clause minimization time: 0.020298/0 sec (0.020298/0.020298 sec )
[LOG] Total clause size reduction: 1232 --> 14 (1232 --> 14 )
[LOG] Average clause size reduction: 102.667 --> 1.16667 (102.667 --> 1.16667 )
[LOG] Overall execution time: 0.197002 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 926 3 108 1 814
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.071617 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02473/0 sec (0.02473/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.010178/0 sec (0.010178/0.010178 sec )
[LOG] Total clause minimization time: 0.014256/0 sec (0.014256/0.014256 sec )
[LOG] Total clause size reduction: 192 --> 9 (192 --> 9 )
[LOG] Average clause size reduction: 48 --> 2.25 (48 --> 2.25 )
[LOG] Overall execution time: 0.073996 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 435 3 60 1 371
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.201838 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030698/0 sec (0.030698/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.014091/0 sec (0.014091/0.014091 sec )
[LOG] Total clause minimization time: 0.015912/0 sec (0.015912/0.015912 sec )
[LOG] Total clause size reduction: 396 --> 8 (396 --> 8 )
[LOG] Average clause size reduction: 79.2 --> 1.6 (79.2 --> 1.6 )
[LOG] Overall execution time: 0.20679 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 956 2 96 1 858
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 2.01813 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 48 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.39619/0 sec (0.39619/0 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.16022/0 sec (0.16022/0.16022 sec )
[LOG] Total clause minimization time: 0.229933/0 sec (0.229933/0.229933 sec )
[LOG] Total clause size reduction: 2674 --> 48 (2674 --> 48 )
[LOG] Average clause size reduction: 178.267 --> 3.2 (178.267 --> 3.2 )
[LOG] Overall execution time: 2.02993 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.17 sec (Real time) / 2.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1688 2 188 1 1497
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.30088 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039474/0 sec (0.039474/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.019145/0 sec (0.019145/0.019145 sec )
[LOG] Total clause minimization time: 0.01948/0 sec (0.01948/0.01948 sec )
[LOG] Total clause size reduction: 432 --> 8 (432 --> 8 )
[LOG] Average clause size reduction: 86.4 --> 1.6 (86.4 --> 1.6 )
[LOG] Overall execution time: 0.306747 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1080 3 104 1 972
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.48672 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.094948/1 sec (0.094948/1 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.056808/1 sec (0.056808/0.056808 sec )
[LOG] Total clause minimization time: 0.037549/0 sec (0.037549/0.037549 sec )
[LOG] Total clause size reduction: 270 --> 2 (270 --> 2 )
[LOG] Average clause size reduction: 90 --> 0.666667 (90 --> 0.666667 )
[LOG] Overall execution time: 0.492518 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.429132 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.047219/0 sec (0.047219/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.027061/0 sec (0.027061/0.027061 sec )
[LOG] Total clause minimization time: 0.019192/0 sec (0.019192/0.019192 sec )
[LOG] Total clause size reduction: 452 --> 8 (452 --> 8 )
[LOG] Average clause size reduction: 90.4 --> 1.6 (90.4 --> 1.6 )
[LOG] Overall execution time: 0.435324 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1183 4 108 1 1070
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.424879 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 64 AND gates.
[LOG] Size after ABC: 31 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.125294/0 sec (0.052012/0 sec, 0.044082/0 sec, 0.0292/0 sec )
[LOG] Nr of iterations: 30 (12, 12, 6 )
[LOG] Total clause computation time: 0.036549/0 sec (0.018787/0.018787 sec, 0.014047/0.014047 sec, 0.003715/0.003715 sec )
[LOG] Total clause minimization time: 0.08291/0 sec (0.030951/0.030951 sec, 0.02768/0.02768 sec, 0.024279/0.024279 sec )
[LOG] Total clause size reduction: 4731 --> 64 (1936 --> 21, 1925 --> 27, 870 --> 16 )
[LOG] Average clause size reduction: 157.7 --> 2.13333 (161.333 --> 1.75, 160.417 --> 2.25, 145 --> 2.66667 )
[LOG] Overall execution time: 0.433602 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1328 1 172 1 1152
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.053283 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02481/0 sec (0.021714/0 sec, 0.003096/0 sec )
[LOG] Nr of iterations: 12 (7, 5 )
[LOG] Total clause computation time: 0.009699/0 sec (0.008477/0.008477 sec, 0.001222/0.001222 sec )
[LOG] Total clause minimization time: 0.014389/0 sec (0.012807/0.012807 sec, 0.001582/0.001582 sec )
[LOG] Total clause size reduction: 636 --> 26 (384 --> 22, 252 --> 4 )
[LOG] Average clause size reduction: 53 --> 2.16667 (54.8571 --> 3.14286, 50.4 --> 0.8 )
[LOG] Overall execution time: 0.05551 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 397 2 60 1 334
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 175.173 sec CPU time.
[LOG] Relation determinization time: 176 sec real time.
[LOG] Final circuit size: 868 new AND gates.
[LOG] Size before ABC: 1549 AND gates.
[LOG] Size after ABC: 868 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 145.368/146 sec (6.66145/7 sec, 50.6976/51 sec, 88.0086/88 sec )
[LOG] Nr of iterations: 286 (15, 72, 199 )
[LOG] Total clause computation time: 19.6788/18 sec (4.60391/4.60391 sec, 5.2531/5.2531 sec, 9.82182/9.82182 sec )
[LOG] Total clause minimization time: 124.084/128 sec (1.97803/1.97803 sec, 45.0601/45.0601 sec, 77.0455/77.0455 sec )
[LOG] Total clause size reduction: 80471 --> 1549 (4004 --> 41, 20235 --> 262, 56232 --> 1246 )
[LOG] Average clause size reduction: 281.367 --> 5.41608 (266.933 --> 2.73333, 281.042 --> 3.63889, 282.573 --> 6.26131 )
[LOG] Overall execution time: 175.208 sec CPU time.
[LOG] Overall execution time: 176 sec real time.
Synthesis time: 175.78 sec (Real time) / 175.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.80 sec (Real time) / 0.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 3080 3 280 1 2794
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.034466 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019413/1 sec (0.017198/1 sec, 0.002215/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.007627/0 sec (0.007122/0.007122 sec, 0.000505/0.000505 sec )
[LOG] Total clause minimization time: 0.011263/1 sec (0.009779/0.009779 sec, 0.001484/0.001484 sec )
[LOG] Total clause size reduction: 464 --> 25 (260 --> 20, 204 --> 5 )
[LOG] Average clause size reduction: 42.1818 --> 2.27273 (43.3333 --> 3.33333, 40.8 --> 1 )
[LOG] Overall execution time: 0.036338 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 293 2 48 1 242
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.023332 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014563/0 sec (0.013858/0 sec, 0.000705/0 sec )
[LOG] Nr of iterations: 11 (8, 3 )
[LOG] Total clause computation time: 0.006161/0 sec (0.00592/0.00592 sec, 0.000241/0.000241 sec )
[LOG] Total clause minimization time: 0.007933/0 sec (0.00759/0.00759 sec, 0.000343/0.000343 sec )
[LOG] Total clause size reduction: 502 --> 19 (392 --> 17, 110 --> 2 )
[LOG] Average clause size reduction: 45.6364 --> 1.72727 (49 --> 2.125, 36.6667 --> 0.666667 )
[LOG] Overall execution time: 0.025053 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026833 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014697/0 sec (0.013322/0 sec, 0.001375/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.006592/0 sec (0.006079/0.006079 sec, 0.000513/0.000513 sec )
[LOG] Total clause minimization time: 0.007755/0 sec (0.007045/0.007045 sec, 0.00071/0.00071 sec )
[LOG] Total clause size reduction: 340 --> 12 (196 --> 9, 144 --> 3 )
[LOG] Average clause size reduction: 37.7778 --> 1.33333 (39.2 --> 1.8, 36 --> 0.75 )
[LOG] Overall execution time: 0.028394 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 244 3 44 1 195
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.057833 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 41 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030283/0 sec (0.026569/0 sec, 0.003714/0 sec )
[LOG] Nr of iterations: 15 (10, 5 )
[LOG] Total clause computation time: 0.010389/0 sec (0.008919/0.008919 sec, 0.00147/0.00147 sec )
[LOG] Total clause minimization time: 0.018953/0 sec (0.017009/0.017009 sec, 0.001944/0.001944 sec )
[LOG] Total clause size reduction: 841 --> 41 (585 --> 37, 256 --> 4 )
[LOG] Average clause size reduction: 56.0667 --> 2.73333 (58.5 --> 3.7, 51.2 --> 0.8 )
[LOG] Overall execution time: 0.060133 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 408 3 60 1 344
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.070861 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028644/0 sec (0.023879/0 sec, 0.004765/0 sec )
[LOG] Nr of iterations: 12 (8, 4 )
[LOG] Total clause computation time: 0.011355/0 sec (0.00945/0.00945 sec, 0.001905/0.001905 sec )
[LOG] Total clause minimization time: 0.016447/0 sec (0.013866/0.013866 sec, 0.002581/0.002581 sec )
[LOG] Total clause size reduction: 717 --> 27 (504 --> 23, 213 --> 4 )
[LOG] Average clause size reduction: 59.75 --> 2.25 (63 --> 2.875, 53.25 --> 1 )
[LOG] Overall execution time: 0.073313 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 417 2 68 1 346
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.06767 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 62 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036588/0 sec (0.031885/0 sec, 0.004703/0 sec )
[LOG] Nr of iterations: 18 (13, 5 )
[LOG] Total clause computation time: 0.010987/0 sec (0.009229/0.009229 sec, 0.001758/0.001758 sec )
[LOG] Total clause minimization time: 0.024436/0 sec (0.021816/0.021816 sec, 0.00262/0.00262 sec )
[LOG] Total clause size reduction: 1036 --> 62 (780 --> 57, 256 --> 5 )
[LOG] Average clause size reduction: 57.5556 --> 3.44444 (60 --> 4.38462, 51.2 --> 1 )
[LOG] Overall execution time: 0.069967 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 415 3 60 1 350
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 1.0076 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 47 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 47 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.326075/0 sec (0.100953/0 sec, 0.175214/0 sec, 0.049908/0 sec )
[LOG] Nr of iterations: 39 (12, 21, 6 )
[LOG] Total clause computation time: 0.082573/0 sec (0.038066/0.038066 sec, 0.035216/0.035216 sec, 0.009291/0.009291 sec )
[LOG] Total clause minimization time: 0.232249/0 sec (0.059514/0.059514 sec, 0.133903/0.133903 sec, 0.038832/0.038832 sec )
[LOG] Total clause size reduction: 8646 --> 99 (2651 --> 24, 4800 --> 67, 1195 --> 8 )
[LOG] Average clause size reduction: 221.692 --> 2.53846 (220.917 --> 2, 228.571 --> 3.19048, 199.167 --> 1.33333 )
[LOG] Overall execution time: 1.02192 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.17 sec (Real time) / 1.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1792 2 236 1 1551
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.072809 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035453/0 sec (0.025537/0 sec, 0.009916/0 sec )
[LOG] Nr of iterations: 19 (10, 9 )
[LOG] Total clause computation time: 0.012541/0 sec (0.009826/0.009826 sec, 0.002715/0.002715 sec )
[LOG] Total clause minimization time: 0.021612/0 sec (0.015037/0.015037 sec, 0.006575/0.006575 sec )
[LOG] Total clause size reduction: 1233 --> 47 (657 --> 28, 576 --> 19 )
[LOG] Average clause size reduction: 64.8947 --> 2.47368 (65.7 --> 2.8, 64 --> 2.11111 )
[LOG] Overall execution time: 0.0753 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 438 3 68 1 365
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.05512 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 58 new AND gates.
[LOG] Size before ABC: 149 AND gates.
[LOG] Size after ABC: 58 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.398717/0 sec (0.124905/0 sec, 0.176676/0 sec, 0.058165/0 sec, 0.038971/0 sec )
[LOG] Nr of iterations: 63 (18, 27, 11, 7 )
[LOG] Total clause computation time: 0.105748/0 sec (0.040001/0.040001 sec, 0.044319/0.044319 sec, 0.009964/0.009964 sec, 0.011464/0.011464 sec )
[LOG] Total clause minimization time: 0.27529/0 sec (0.080095/0.080095 sec, 0.124783/0.124783 sec, 0.044994/0.044994 sec, 0.025418/0.025418 sec )
[LOG] Total clause size reduction: 13742 --> 149 (3978 --> 33, 6058 --> 85, 2320 --> 20, 1386 --> 11 )
[LOG] Average clause size reduction: 218.127 --> 2.36508 (221 --> 1.83333, 224.37 --> 3.14815, 210.909 --> 1.81818, 198 --> 1.57143 )
[LOG] Overall execution time: 1.06882 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.22 sec (Real time) / 1.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1757 2 228 1 1523
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 5.73888 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 448 new AND gates.
[LOG] Size before ABC: 909 AND gates.
[LOG] Size after ABC: 448 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.82306/3 sec (0.941168/1 sec, 0.631767/0 sec, 1.25013/2 sec )
[LOG] Nr of iterations: 219 (57, 77, 85 )
[LOG] Total clause computation time: 0.638033/2 sec (0.099868/0.099868 sec, 0.134865/0.134865 sec, 0.4033/0.4033 sec )
[LOG] Total clause minimization time: 2.07381/1 sec (0.8151/0.8151 sec, 0.460694/0.460694 sec, 0.79802/0.79802 sec )
[LOG] Total clause size reduction: 82052 --> 909 (21336 --> 390, 28880 --> 203, 31836 --> 316 )
[LOG] Average clause size reduction: 374.667 --> 4.15068 (374.316 --> 6.84211, 375.065 --> 2.63636, 374.541 --> 3.71765 )
[LOG] Overall execution time: 5.77111 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.98 sec (Real time) / 5.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.84 sec (Real time) / 0.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.58 sec (Real time) / 1.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3299 2 376 1 2918
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.474326 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 35 new AND gates.
[LOG] Size before ABC: 84 AND gates.
[LOG] Size after ABC: 34 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16302/0 sec (0.06742/0 sec, 0.080351/0 sec, 0.015249/0 sec )
[LOG] Nr of iterations: 39 (14, 19, 6 )
[LOG] Total clause computation time: 0.047226/0 sec (0.023569/0.023569 sec, 0.019132/0.019132 sec, 0.004525/0.004525 sec )
[LOG] Total clause minimization time: 0.107143/0 sec (0.040813/0.040813 sec, 0.056993/0.056993 sec, 0.009337/0.009337 sec )
[LOG] Total clause size reduction: 7892 --> 84 (2860 --> 25, 3942 --> 53, 1090 --> 6 )
[LOG] Average clause size reduction: 202.359 --> 2.15385 (204.286 --> 1.78571, 207.474 --> 2.78947, 181.667 --> 1 )
[LOG] Overall execution time: 0.486808 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1600 1 216 1 1381
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.069371 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.036657/0 sec (0.027193/0 sec, 0.009464/0 sec )
[LOG] Nr of iterations: 23 (13, 10 )
[LOG] Total clause computation time: 0.012327/0 sec (0.009886/0.009886 sec, 0.002441/0.002441 sec )
[LOG] Total clause minimization time: 0.022842/0 sec (0.016473/0.016473 sec, 0.006369/0.006369 sec )
[LOG] Total clause size reduction: 1503 --> 56 (864 --> 35, 639 --> 21 )
[LOG] Average clause size reduction: 65.3478 --> 2.43478 (66.4615 --> 2.69231, 63.9 --> 2.1 )
[LOG] Overall execution time: 0.071798 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 433 2 68 1 361
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.171129 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06715/0 sec (0.029134/0 sec, 0.038016/0 sec )
[LOG] Nr of iterations: 23 (9, 14 )
[LOG] Total clause computation time: 0.027443/0 sec (0.012664/0.012664 sec, 0.014779/0.014779 sec )
[LOG] Total clause minimization time: 0.0373/0 sec (0.015564/0.015564 sec, 0.021736/0.021736 sec )
[LOG] Total clause size reduction: 1835 --> 43 (704 --> 16, 1131 --> 27 )
[LOG] Average clause size reduction: 79.7826 --> 1.86957 (78.2222 --> 1.77778, 80.7857 --> 1.92857 )
[LOG] Overall execution time: 0.174735 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 642 3 84 1 553
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 10.916 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 328 new AND gates.
[LOG] Size before ABC: 791 AND gates.
[LOG] Size after ABC: 328 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.71924/6 sec (4.43408/5 sec, 1.28516/1 sec )
[LOG] Nr of iterations: 83 (63, 20 )
[LOG] Total clause computation time: 1.17647/1 sec (0.602346/0.602346 sec, 0.574121/0.574121 sec )
[LOG] Total clause minimization time: 4.43707/5 sec (3.7552/3.7552 sec, 0.681864/0.681864 sec )
[LOG] Total clause size reduction: 22418 --> 791 (17174 --> 758, 5244 --> 33 )
[LOG] Average clause size reduction: 270.096 --> 9.53012 (272.603 --> 12.0317, 262.2 --> 1.65 )
[LOG] Overall execution time: 10.9388 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.14 sec (Real time) / 11.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.18 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 3001 3 272 1 2724
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 13.6084 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 44 new AND gates.
[LOG] Size before ABC: 66 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.44187/4 sec (1.09919/2 sec, 2.34268/2 sec )
[LOG] Nr of iterations: 33 (11, 22 )
[LOG] Total clause computation time: 1.51273/3 sec (0.75516/0.75516 sec, 0.757571/0.757571 sec )
[LOG] Total clause minimization time: 1.8543/1 sec (0.320809/0.320809 sec, 1.53349/1.53349 sec )
[LOG] Total clause size reduction: 10674 --> 66 (3450 --> 18, 7224 --> 48 )
[LOG] Average clause size reduction: 323.455 --> 2 (313.636 --> 1.63636, 328.364 --> 2.18182 )
[LOG] Overall execution time: 13.6449 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.81 sec (Real time) / 13.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.30 sec (Real time) / 1.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.22 sec (Real time) / 1.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4255 3 340 1 3910
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 6.11034 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 211 new AND gates.
[LOG] Size before ABC: 348 AND gates.
[LOG] Size after ABC: 211 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.94453/4 sec (1.4557/1 sec, 1.11223/1 sec, 0.629684/1 sec, 0.718413/1 sec, 0.028503/0 sec )
[LOG] Nr of iterations: 99 (19, 35, 16, 23, 6 )
[LOG] Total clause computation time: 1.09247/0 sec (0.419688/0.419688 sec, 0.279629/0.279629 sec, 0.189114/0.189114 sec, 0.195682/0.195682 sec, 0.008358/0.008358 sec )
[LOG] Total clause minimization time: 2.75744/3 sec (1.01697/1.01697 sec, 0.79912/0.79912 sec, 0.424696/0.424696 sec, 0.500211/0.500211 sec, 0.016446/0.016446 sec )
[LOG] Total clause size reduction: 3234 --> 348 (648 --> 64, 1190 --> 141, 510 --> 50, 726 --> 84, 160 --> 9 )
[LOG] Average clause size reduction: 32.6667 --> 3.51515 (34.1053 --> 3.36842, 34 --> 4.02857, 31.875 --> 3.125, 31.5652 --> 3.65217, 26.6667 --> 1.5 )
[LOG] Overall execution time: 6.11822 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.30 sec (Real time) / 6.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.33 sec (Real time) / 2.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 553 12 19 1 517
=====================  moving_obstacle_16x16_3glitches.aag =====================
[LOG] Relation determinization time: 4367.85 sec CPU time.
[LOG] Relation determinization time: 4377 sec real time.
[LOG] Final circuit size: 2965 new AND gates.
[LOG] Size before ABC: 6100 AND gates.
[LOG] Size after ABC: 2965 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4004.38/4013 sec (1224.3/1227 sec, 1402.9/1406 sec, 670.873/672 sec, 703.996/705 sec, 2.31429/3 sec )
[LOG] Nr of iterations: 922 (272, 344, 137, 163, 6 )
[LOG] Total clause computation time: 754.128/741 sec (254.51/254.51 sec, 177.213/177.213 sec, 202.841/202.841 sec, 118.857/118.857 sec, 0.707742/0.707742 sec )
[LOG] Total clause minimization time: 3221.22/3241 sec (961.392/961.392 sec, 1214.82/1214.82 sec, 463.715/463.715 sec, 579.905/579.905 sec, 1.39494/1.39494 sec )
[LOG] Total clause size reduction: 42895 --> 6100 (13008 --> 1866, 16121 --> 2436, 6256 --> 817, 7290 --> 972, 220 --> 9 )
[LOG] Average clause size reduction: 46.5239 --> 6.61605 (47.8235 --> 6.86029, 46.8634 --> 7.0814, 45.6642 --> 5.9635, 44.7239 --> 5.96319, 36.6667 --> 1.5 )
[LOG] Overall execution time: 4368.02 sec CPU time.
[LOG] Overall execution time: 4378 sec real time.
Synthesis time: 4377.37 sec (Real time) / 4366.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.88 sec (Real time) / 2.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1416.28 sec (Real time) / 1412.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 476 23 25 1 428
Raw AIGER output size: aag 3441 18 25 1 3393
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 0.358154 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 102 new AND gates.
[LOG] Size before ABC: 136 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.220571/0 sec (0.039219/0 sec, 0.107254/0 sec, 0.003688/0 sec, 0.001929/0 sec, 0.000609/0 sec, 0.001734/0 sec, 0.001674/0 sec, 0.00167/0 sec, 0.001681/0 sec, 0.000501/0 sec, 0.000298/0 sec, 0.00177/0 sec, 0.001702/0 sec, 0.001643/0 sec, 0.002519/0 sec, 0.001594/0 sec, 0.001603/0 sec, 0.001589/0 sec, 0.00038/0 sec, 0.014477/0 sec, 0.004015/0 sec, 0.001733/0 sec, 0.007877/0 sec, 0.000656/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.4e-05/0 sec, 5.4e-05/0 sec, 6e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.4e-05/0 sec, 5.4e-05/0 sec, 0.000195/0 sec, 0.000211/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.5e-05/0 sec, 5.5e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 5.6e-05/0 sec, 0.004626/0 sec, 7.5e-05/0 sec, 0.001989/0 sec, 0.001586/0 sec, 0.001528/0 sec, 0.001504/0 sec, 0.001505/0 sec, 0.002929/0 sec )
[LOG] Nr of iterations: 124 (2, 17, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 3, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.069886/0 sec (0.017434/0.017434 sec, 0.019901/0.019901 sec, 0.001468/0.001468 sec, 0.001211/0.001211 sec, 0.000553/0.000553 sec, 0.001203/0.001203 sec, 0.001158/0.001158 sec, 0.001155/0.001155 sec, 0.001163/0.001163 sec, 0.000444/0.000444 sec, 0.000241/0.000241 sec, 0.00122/0.00122 sec, 0.00117/0.00117 sec, 0.001129/0.001129 sec, 0.002027/0.002027 sec, 0.001106/0.001106 sec, 0.001112/0.001112 sec, 0.0011/0.0011 sec, 0.000327/0.000327 sec, 0.002599/0.002599 sec, 0.001214/0.001214 sec, 0.001102/0.001102 sec, 0.002294/0.002294 sec, 0.000601/0.000601 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0.000141/0.000141 sec, 0.000156/0.000156 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0.001043/0.001043 sec, 1.9e-05/1.9e-05 sec, 0.000936/0.000936 sec, 0.000929/0.000929 sec, 0.00092/0.00092 sec, 0.00091/0.00091 sec, 0.000909/0.000909 sec, 0.000921/0.000921 sec )
[LOG] Total clause minimization time: 0.12776/0 sec (0.020951/0.020951 sec, 0.080895/0.080895 sec, 0.001735/0.001735 sec, 0.000241/0.000241 sec, 0/0 sec, 5.2e-05/5.2e-05 sec, 4.1e-05/4.1e-05 sec, 4.2e-05/4.2e-05 sec, 4.1e-05/4.1e-05 sec, 0/0 sec, 0/0 sec, 7.9e-05/7.9e-05 sec, 6.1e-05/6.1e-05 sec, 4.8e-05/4.8e-05 sec, 3.8e-05/3.8e-05 sec, 3.7e-05/3.7e-05 sec, 3.7e-05/3.7e-05 sec, 3.6e-05/3.6e-05 sec, 0/0 sec, 0.010769/0.010769 sec, 0.0023/0.0023 sec, 0.000203/0.000203 sec, 0.004537/0.004537 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002878/0.002878 sec, 0/0 sec, 0.000631/0.000631 sec, 0.000237/0.000237 sec, 0.000187/0.000187 sec, 0.000176/0.000176 sec, 0.000178/0.000178 sec, 0.00133/0.00133 sec )
[LOG] Total clause size reduction: 20952 --> 62 (506 --> 1, 8080 --> 48, 504 --> 0, 503 --> 0, 0 --> 0, 501 --> 0, 500 --> 0, 499 --> 0, 498 --> 0, 0 --> 0, 0 --> 0, 495 --> 0, 494 --> 0, 493 --> 0, 492 --> 0, 491 --> 0, 490 --> 0, 489 --> 0, 0 --> 0, 974 --> 7, 486 --> 1, 485 --> 0, 968 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 433 --> 1, 0 --> 0, 431 --> 0, 430 --> 0, 429 --> 0, 428 --> 0, 427 --> 0, 426 --> 1 )
[LOG] Average clause size reduction: 168.968 --> 0.5 (253 --> 0.5, 475.294 --> 2.82353, 252 --> 0, 251.5 --> 0, 0 --> 0, 250.5 --> 0, 250 --> 0, 249.5 --> 0, 249 --> 0, 0 --> 0, 0 --> 0, 247.5 --> 0, 247 --> 0, 246.5 --> 0, 246 --> 0, 245.5 --> 0, 245 --> 0, 244.5 --> 0, 0 --> 0, 324.667 --> 2.33333, 243 --> 0.5, 242.5 --> 0, 322.667 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 216.5 --> 0.5, 0 --> 0, 215.5 --> 0, 215 --> 0, 214.5 --> 0, 214 --> 0, 213.5 --> 0, 213 --> 0.5 )
[LOG] Overall execution time: 0.37277 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2471 98 327 1 2044
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 0.447807 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 202 AND gates.
[LOG] Size after ABC: 59 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.318126/0 sec (0.085858/0 sec, 0.031085/0 sec, 0.003133/0 sec, 0.00206/0 sec, 0.00161/0 sec, 0.001408/0 sec, 0.001396/0 sec, 0.001398/0 sec, 0.018161/0 sec, 0.000973/0 sec, 0.002933/0 sec, 0.001957/0 sec, 0.001875/0 sec, 0.001852/0 sec, 0.002767/0 sec, 0.006126/0 sec, 0.000729/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.6e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.8e-05/0 sec, 4.7e-05/0 sec, 4.6e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.6e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.6e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.8e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 4.7e-05/0 sec, 0.001392/0 sec, 0.001342/0 sec, 0.001338/0 sec, 0.000248/0 sec, 0.001332/0 sec, 0.001319/0 sec, 0.001314/0 sec, 0.001319/0 sec, 0.000548/0 sec, 0.000291/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.7e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.8e-05/0 sec, 4.7e-05/0 sec, 4.8e-05/0 sec, 4.7e-05/0 sec, 0.067419/0 sec, 0.005032/0 sec, 0.001603/0 sec, 0.065023/0 sec, 0.00097/0 sec )
[LOG] Nr of iterations: 146 (6, 10, 2, 2, 2, 2, 2, 2, 3, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 13, 2, 2, 16, 1 )
[LOG] Total clause computation time: 0.082455/0 sec (0.021578/0.021578 sec, 0.008973/0.008973 sec, 0.001241/0.001241 sec, 0.001006/0.001006 sec, 0.000934/0.000934 sec, 0.00094/0.00094 sec, 0.000934/0.000934 sec, 0.000931/0.000931 sec, 0.002581/0.002581 sec, 0.000925/0.000925 sec, 0.001024/0.001024 sec, 0.000935/0.000935 sec, 0.000942/0.000942 sec, 0.000934/0.000934 sec, 0.00179/0.00179 sec, 0.002043/0.002043 sec, 0.000682/0.000682 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000941/0.000941 sec, 0.000906/0.000906 sec, 0.000902/0.000902 sec, 0.000201/0.000201 sec, 0.000896/0.000896 sec, 0.000891/0.000891 sec, 0.000888/0.000888 sec, 0.000887/0.000887 sec, 0.000501/0.000501 sec, 0.000245/0.000245 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.010883/0.010883 sec, 0.000965/0.000965 sec, 0.00088/0.00088 sec, 0.01308/0.01308 sec, 0.000916/0.000916 sec )
[LOG] Total clause minimization time: 0.209737/0 sec (0.062295/0.062295 sec, 0.019258/0.019258 sec, 0.001491/0.001491 sec, 0.000661/0.000661 sec, 0.00028/0.00028 sec, 7.1e-05/7.1e-05 sec, 7e-05/7e-05 sec, 7.3e-05/7.3e-05 sec, 0.014613/0.014613 sec, 0/0 sec, 0.001518/0.001518 sec, 0.000631/0.000631 sec, 0.000543/0.000543 sec, 0.000526/0.000526 sec, 0.000593/0.000593 sec, 0.003156/0.003156 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.9e-05/6.9e-05 sec, 5.5e-05/5.5e-05 sec, 5.8e-05/5.8e-05 sec, 0/0 sec, 5.4e-05/5.4e-05 sec, 5.3e-05/5.3e-05 sec, 5.2e-05/5.2e-05 sec, 5.1e-05/5.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.052756/0.052756 sec, 0.003654/0.003654 sec, 0.000377/0.000377 sec, 0.046779/0.046779 sec, 0/0 sec )
[LOG] Total clause size reduction: 24538 --> 128 (2100 --> 35, 3771 --> 9, 418 --> 0, 417 --> 0, 416 --> 0, 415 --> 0, 414 --> 0, 413 --> 0, 824 --> 10, 0 --> 0, 410 --> 0, 409 --> 0, 408 --> 0, 407 --> 0, 406 --> 0, 810 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 371 --> 0, 370 --> 0, 369 --> 0, 0 --> 0, 367 --> 0, 366 --> 0, 365 --> 0, 364 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4128 --> 40, 343 --> 1, 342 --> 0, 5115 --> 31, 0 --> 0 )
[LOG] Average clause size reduction: 168.068 --> 0.876712 (350 --> 5.83333, 377.1 --> 0.9, 209 --> 0, 208.5 --> 0, 208 --> 0, 207.5 --> 0, 207 --> 0, 206.5 --> 0, 274.667 --> 3.33333, 0 --> 0, 205 --> 0, 204.5 --> 0, 204 --> 0, 203.5 --> 0, 203 --> 0, 270 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 185.5 --> 0, 185 --> 0, 184.5 --> 0, 0 --> 0, 183.5 --> 0, 183 --> 0, 182.5 --> 0, 182 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 317.538 --> 3.07692, 171.5 --> 0.5, 171 --> 0, 319.688 --> 1.9375, 0 --> 0 )
[LOG] Overall execution time: 0.459209 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2100 98 241 1 1756
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.071588 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 40 new AND gates.
[LOG] Size before ABC: 59 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.047825/0 sec (0.023644/0 sec, 0.001378/0 sec, 0.000818/0 sec, 0.002682/0 sec, 0.000208/0 sec, 0.000125/0 sec, 2.1e-05/0 sec, 2.1e-05/0 sec, 2e-05/0 sec, 0.000118/0 sec, 0.000215/0 sec, 6e-05/0 sec, 2e-05/0 sec, 2e-05/0 sec, 2e-05/0 sec, 2e-05/0 sec, 1.9e-05/0 sec, 2e-05/0 sec, 2e-05/0 sec, 0.009782/0 sec, 0.001317/0 sec, 0.000629/0 sec, 0.006263/0 sec, 0.000385/0 sec )
[LOG] Nr of iterations: 42 (3, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 6, 1 )
[LOG] Total clause computation time: 0.016592/0 sec (0.010475/0.010475 sec, 0.000488/0.000488 sec, 0.00032/0.00032 sec, 0.000756/0.000756 sec, 0.000189/0.000189 sec, 0.000105/0.000105 sec, 3e-06/3e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 9.9e-05/9.9e-05 sec, 0.000195/0.000195 sec, 4.1e-05/4.1e-05 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0.001531/0.001531 sec, 0.000317/0.000317 sec, 0.000284/0.000284 sec, 0.001413/0.001413 sec, 0.000365/0.000365 sec )
[LOG] Total clause minimization time: 0.028435/0 sec (0.012806/0.012806 sec, 0.000743/0.000743 sec, 0.000359/0.000359 sec, 0.001602/0.001602 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.007601/0.007601 sec, 0.000853/0.000853 sec, 0.000219/0.000219 sec, 0.004252/0.004252 sec, 0/0 sec )
[LOG] Total clause size reduction: 2121 --> 40 (264 --> 8, 131 --> 0, 130 --> 0, 258 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 565 --> 18, 112 --> 1, 111 --> 0, 550 --> 10, 0 --> 0 )
[LOG] Average clause size reduction: 50.5 --> 0.952381 (88 --> 2.66667, 65.5 --> 0, 65 --> 0, 86 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 94.1667 --> 3, 56 --> 0.5, 55.5 --> 0, 91.6667 --> 1.66667, 0 --> 0 )
[LOG] Overall execution time: 0.075715 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 738 28 80 1 628
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.056643 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 57 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.039374/0 sec (0.021378/0 sec, 0.001173/0 sec, 0.000542/0 sec, 0.002006/0 sec, 0.000136/0 sec, 0.000107/0 sec, 1.7e-05/0 sec, 1.6e-05/0 sec, 1.6e-05/0 sec, 0.000109/0 sec, 0.000112/0 sec, 3.8e-05/0 sec, 1.7e-05/0 sec, 1.6e-05/0 sec, 1.6e-05/0 sec, 1.6e-05/0 sec, 1.6e-05/0 sec, 1.6e-05/0 sec, 1.6e-05/0 sec, 0.007522/0 sec, 0.001209/0 sec, 0.000526/0 sec, 0.003892/0 sec, 0.000462/0 sec )
[LOG] Nr of iterations: 41 (3, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 2, 2, 5, 1 )
[LOG] Total clause computation time: 0.01427/0 sec (0.009703/0.009703 sec, 0.000352/0.000352 sec, 0.000244/0.000244 sec, 0.000636/0.000636 sec, 0.000122/0.000122 sec, 9.2e-05/9.2e-05 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 9.4e-05/9.4e-05 sec, 9.7e-05/9.7e-05 sec, 2.2e-05/2.2e-05 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 0.001134/0.001134 sec, 0.000236/0.000236 sec, 0.00021/0.00021 sec, 0.000868/0.000868 sec, 0.000444/0.000444 sec )
[LOG] Total clause minimization time: 0.02303/0 sec (0.011395/0.011395 sec, 0.000713/0.000713 sec, 0.000191/0.000191 sec, 0.001123/0.001123 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.005897/0.005897 sec, 0.00086/0.00086 sec, 0.00022/0.00022 sec, 0.002631/0.002631 sec, 0/0 sec )
[LOG] Total clause size reduction: 1399 --> 38 (192 --> 8, 95 --> 0, 94 --> 0, 186 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 385 --> 18, 76 --> 1, 75 --> 0, 296 --> 8, 0 --> 0 )
[LOG] Average clause size reduction: 34.122 --> 0.926829 (64 --> 2.66667, 47.5 --> 0, 47 --> 0, 62 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 64.1667 --> 3, 38 --> 0.5, 37.5 --> 0, 59.2 --> 1.6, 0 --> 0 )
[LOG] Overall execution time: 0.059746 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 553 16 56 1 479
