#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x568a744ea770 .scope module, "writeback_unit_tb" "writeback_unit_tb" 2 1;
 .timescale 0 0;
v0x568a745080e0_0 .var "aluresult", 15 0;
v0x568a745081c0_0 .var "clk", 0 0;
v0x568a74508260_0 .var "isld", 0 0;
v0x568a74508300_0 .var "iswb", 0 0;
v0x568a745083a0_0 .var "ldresult", 15 0;
v0x568a74508490_0 .var "rd", 2 0;
S_0x568a744ea900 .scope module, "uut" "writeback_unit" 2 16, 3 1 0, S_0x568a744ea770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "iswb";
    .port_info 2 /INPUT 1 "isld";
    .port_info 3 /INPUT 3 "rd";
    .port_info 4 /INPUT 16 "ldresult";
    .port_info 5 /INPUT 16 "aluresult";
v0x568a744d8640_0 .net "aluresult", 15 0, v0x568a745080e0_0;  1 drivers
v0x568a744d86e0_0 .net "clk", 0 0, v0x568a745081c0_0;  1 drivers
v0x568a74507850_0 .var/i "file", 31 0;
v0x568a74507910_0 .var/i "i", 31 0;
v0x568a745079f0_0 .net "isld", 0 0, v0x568a74508260_0;  1 drivers
v0x568a74507b00_0 .net "iswb", 0 0, v0x568a74508300_0;  1 drivers
v0x568a74507bc0_0 .net "ldresult", 15 0, v0x568a745083a0_0;  1 drivers
v0x568a74507ca0_0 .net "rd", 2 0, v0x568a74508490_0;  1 drivers
v0x568a74507d80 .array "reg_file", 7 0, 15 0;
v0x568a74507f40_0 .var "result", 15 0;
v0x568a74507d80_0 .array/port v0x568a74507d80, 0;
v0x568a74507d80_1 .array/port v0x568a74507d80, 1;
v0x568a74507d80_2 .array/port v0x568a74507d80, 2;
E_0x568a744d09b0/0 .event edge, v0x568a74507850_0, v0x568a74507d80_0, v0x568a74507d80_1, v0x568a74507d80_2;
v0x568a74507d80_3 .array/port v0x568a74507d80, 3;
v0x568a74507d80_4 .array/port v0x568a74507d80, 4;
v0x568a74507d80_5 .array/port v0x568a74507d80, 5;
v0x568a74507d80_6 .array/port v0x568a74507d80, 6;
E_0x568a744d09b0/1 .event edge, v0x568a74507d80_3, v0x568a74507d80_4, v0x568a74507d80_5, v0x568a74507d80_6;
v0x568a74507d80_7 .array/port v0x568a74507d80, 7;
E_0x568a744d09b0/2 .event edge, v0x568a74507d80_7;
E_0x568a744d09b0 .event/or E_0x568a744d09b0/0, E_0x568a744d09b0/1, E_0x568a744d09b0/2;
E_0x568a744d7f10 .event posedge, v0x568a744d86e0_0;
    .scope S_0x568a744ea900;
T_0 ;
    %vpi_call 3 14 "$readmemh", "registers.hex", v0x568a74507d80 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x568a744ea900;
T_1 ;
    %wait E_0x568a744d7f10;
    %load/vec4 v0x568a74507b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x568a745079f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x568a74507bc0_0;
    %store/vec4 v0x568a74507f40_0, 0, 16;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x568a744d8640_0;
    %store/vec4 v0x568a74507f40_0, 0, 16;
T_1.3 ;
    %load/vec4 v0x568a74507f40_0;
    %load/vec4 v0x568a74507ca0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x568a74507d80, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x568a744ea900;
T_2 ;
    %wait E_0x568a744d09b0;
    %vpi_func 3 27 "$fopen" 32, "registers.hex", "w" {0 0 0};
    %store/vec4 v0x568a74507850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x568a74507910_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x568a74507910_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %vpi_call 3 29 "$fwrite", v0x568a74507850_0, "%h\012", &A<v0x568a74507d80, v0x568a74507910_0 > {0 0 0};
    %load/vec4 v0x568a74507910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x568a74507910_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 3 31 "$fclose", v0x568a74507850_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x568a744ea770;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x568a745081c0_0;
    %inv;
    %store/vec4 v0x568a745081c0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x568a744ea770;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568a745081c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568a74508300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568a74508260_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x568a74508490_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x568a745083a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x568a745080e0_0, 0, 16;
    %vpi_call 2 41 "$dumpfile", "writeback_unit.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x568a744ea770 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568a74508300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568a74508260_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x568a74508490_0, 0, 3;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v0x568a745080e0_0, 0, 16;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568a74508300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568a74508260_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x568a74508490_0, 0, 3;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x568a745083a0_0, 0, 16;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568a74508300_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x568a74508490_0, 0, 3;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v0x568a745080e0_0, 0, 16;
    %delay 10, 0;
    %delay 10, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x568a744ea770;
T_5 ;
    %vpi_call 2 74 "$monitor", "At time %0t, reg_file[0] = %h, reg_file[1] = %h, reg_file[2] = %h, reg_file[3] = %h, reg_file[4] = %h, reg_file[5] = %h, reg_file[6] = %h, reg_file[7] = %h", $time, &A<v0x568a74507d80, 0>, &A<v0x568a74507d80, 1>, &A<v0x568a74507d80, 2>, &A<v0x568a74507d80, 3>, &A<v0x568a74507d80, 4>, &A<v0x568a74507d80, 5>, &A<v0x568a74507d80, 6>, &A<v0x568a74507d80, 7> {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/writeback_unit_tb.v";
    "src/writeback/writeback_unit.v";

#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x568a744ea770 .scope module, "writeback_unit_tb" "writeback_unit_tb" 2 1;
 .timescale 0 0;
v0x568a745080e0_0 .var "aluresult", 15 0;
v0x568a745081c0_0 .var "clk", 0 0;
v0x568a74508260_0 .var "isld", 0 0;
v0x568a74508300_0 .var "iswb", 0 0;
v0x568a745083a0_0 .var "ldresult", 15 0;
v0x568a74508490_0 .var "rd", 2 0;
S_0x568a744ea900 .scope module, "uut" "writeback_unit" 2 16, 3 1 0, S_0x568a744ea770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "iswb";
    .port_info 2 /INPUT 1 "isld";
    .port_info 3 /INPUT 3 "rd";
    .port_info 4 /INPUT 16 "ldresult";
    .port_info 5 /INPUT 16 "aluresult";
v0x568a744d8640_0 .net "aluresult", 15 0, v0x568a745080e0_0;  1 drivers
v0x568a744d86e0_0 .net "clk", 0 0, v0x568a745081c0_0;  1 drivers
v0x568a74507850_0 .var/i "file", 31 0;
v0x568a74507910_0 .var/i "i", 31 0;
v0x568a745079f0_0 .net "isld", 0 0, v0x568a74508260_0;  1 drivers
v0x568a74507b00_0 .net "iswb", 0 0, v0x568a74508300_0;  1 drivers
v0x568a74507bc0_0 .net "ldresult", 15 0, v0x568a745083a0_0;  1 drivers
v0x568a74507ca0_0 .net "rd", 2 0, v0x568a74508490_0;  1 drivers
v0x568a74507d80 .array "reg_file", 7 0, 15 0;
v0x568a74507f40_0 .var "result", 15 0;
v0x568a74507d80_0 .array/port v0x568a74507d80, 0;
v0x568a74507d80_1 .array/port v0x568a74507d80, 1;
v0x568a74507d80_2 .array/port v0x568a74507d80, 2;
E_0x568a744d09b0/0 .event edge, v0x568a74507850_0, v0x568a74507d80_0, v0x568a74507d80_1, v0x568a74507d80_2;
v0x568a74507d80_3 .array/port v0x568a74507d80, 3;
v0x568a74507d80_4 .array/port v0x568a74507d80, 4;
v0x568a74507d80_5 .array/port v0x568a74507d80, 5;
v0x568a74507d80_6 .array/port v0x568a74507d80, 6;
E_0x568a744d09b0/1 .event edge, v0x568a74507d80_3, v0x568a74507d80_4, v0x568a74507d80_5, v0x568a74507d80_6;
v0x568a74507d80_7 .array/port v0x568a74507d80, 7;
E_0x568a744d09b0/2 .event edge, v0x568a74507d80_7;
E_0x568a744d09b0 .event/or E_0x568a744d09b0/0, E_0x568a744d09b0/1, E_0x568a744d09b0/2;
E_0x568a744d7f10 .event posedge, v0x568a744d86e0_0;
    .scope S_0x568a744ea900;
T_0 ;
    %vpi_call 3 14 "$readmemh", "registers.hex", v0x568a74507d80 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x568a744ea900;
T_1 ;
    %wait E_0x568a744d7f10;
    %load/vec4 v0x568a74507b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x568a745079f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x568a74507bc0_0;
    %store/vec4 v0x568a74507f40_0, 0, 16;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x568a744d8640_0;
    %store/vec4 v0x568a74507f40_0, 0, 16;
T_1.3 ;
    %load/vec4 v0x568a74507f40_0;
    %load/vec4 v0x568a74507ca0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x568a74507d80, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x568a744ea900;
T_2 ;
    %wait E_0x568a744d09b0;
    %vpi_func 3 27 "$fopen" 32, "registers.hex", "w" {0 0 0};
    %store/vec4 v0x568a74507850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x568a74507910_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x568a74507910_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %vpi_call 3 29 "$fwrite", v0x568a74507850_0, "%h\012", &A<v0x568a74507d80, v0x568a74507910_0 > {0 0 0};
    %load/vec4 v0x568a74507910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x568a74507910_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 3 31 "$fclose", v0x568a74507850_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x568a744ea770;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x568a745081c0_0;
    %inv;
    %store/vec4 v0x568a745081c0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x568a744ea770;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568a745081c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568a74508300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568a74508260_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x568a74508490_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x568a745083a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x568a745080e0_0, 0, 16;
    %vpi_call 2 41 "$dumpfile", "writeback_unit.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x568a744ea770 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568a74508300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568a74508260_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x568a74508490_0, 0, 3;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v0x568a745080e0_0, 0, 16;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568a74508300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568a74508260_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x568a74508490_0, 0, 3;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x568a745083a0_0, 0, 16;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568a74508300_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x568a74508490_0, 0, 3;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v0x568a745080e0_0, 0, 16;
    %delay 10, 0;
    %delay 10, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x568a744ea770;
T_5 ;
    %vpi_call 2 74 "$monitor", "At time %0t, reg_file[0] = %h, reg_file[1] = %h, reg_file[2] = %h, reg_file[3] = %h, reg_file[4] = %h, reg_file[5] = %h, reg_file[6] = %h, reg_file[7] = %h", $time, &A<v0x568a74507d80, 0>, &A<v0x568a74507d80, 1>, &A<v0x568a74507d80, 2>, &A<v0x568a74507d80, 3>, &A<v0x568a74507d80, 4>, &A<v0x568a74507d80, 5>, &A<v0x568a74507d80, 6>, &A<v0x568a74507d80, 7> {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/writeback_unit_tb.v";
    "src/writeback/writeback_unit.v";
