------------------------------------
-- Group 8 - Laboratory 6
-- Simple digital filter
-- VHDL model of "mux3x1_8bit"
------------------------------------

library ieee;
use ieee.std_logic_1164.all;

entity mux3x1_8bit is
	port (
		sel           : in  STD_LOGIC_VECTOR(1 downto 0); -- selection signal (2 bits)
		in0, in1, in2 : in  STD_LOGIC_VECTOR(7 downto 0); -- three input options
		out_mux       : out STD_LOGIC_VECTOR(7 downto 0)  -- selected output
	);
end mux3x1_8bit;

architecture behavioral of mux3x1_8bit is
begin
	-- select between in0, in1, and in2 based on sel signal
	with sel select
		out_mux <= in0 when "10", -- selects in0 when sel is "10"
		in1 when "01",            -- selects in1 when sel is "01"
		in2 when others;          -- selects in2 for all other cases
end behavioral;
