HI ðŸ‘‹ðŸ‘‹ðŸ‘‹

<a>I'm Vo Quang Huy (aka Venus)</a>
<a>I'm a student majoring in Computer Engineering Technology at HCMUTE and I aspire to become an IC Design Engineer (specifically IC Design Verification Engineering).</a> 
<a>I find myself interested in Verilog/SystemVerilog, UVM, and some related technologies</a>
I regularly share my projects to showcase my progress. Feel free to explore them if you're interested.

<p align="left">
<img src="https://eirikpre.gallerycdn.vsassets.io/extensions/eirikpre/systemverilog/0.13.11/1736203680374/Microsoft.VisualStudio.Services.Icons.Default" alt="systemverilog" width="40" height="40"/>&nbsp;
<img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/git/git-original.svg" alt="git" width="40" height="40"/>&nbsp;
<img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/linux/linux-original.svg" alt="linux" width="40" height="40"/>&nbsp;
</p>


## Contact Me
<p><a href="https://www.linkedin.com/in/quang-huy-v%C3%B5-3947b0214/" target="_blank"><img src="https://img.shields.io/badge/LinkedIn-%230077B5.svg?&style=flat-square&logo=linkedin&logoColor=white" alt="LinkedIn"></a> 
<a href="huyvo2102@gmail.com" target="_blank"><img src="https://img.shields.io/badge/Gmail-D14836?style=flat&logo=gmail&logoColor=white" alt="Gmail"></a> </p>



<a href="https://github.com/Venus-Lv5/UART_VIP_Verification">
  <!-- Change the `github-readme-stats.anuraghazra1.vercel.app` to `github-readme-stats.vercel.app`  -->
  <img align="left" src="https://github-readme-stats.vercel.app/api/pin/?username=sh1nata-piash1nlin&repo=Crab-Age-Prediction&theme=radical" />
</a>    

<a href="https://github.com/Venus-Lv5/UART_VIP_Validate">
  <!-- Change the `github-readme-stats.anuraghazra1.vercel.app` to `github-readme-stats.vercel.app`  -->
  <img align="left" src="https://github-readme-stats.vercel.app/api/pin/?username=sh1nata-piash1nlin&repo=Crab-Age-Prediction&theme=radical" />
</a>    
