// Seed: 3717992085
module module_0;
  wire id_1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1
);
  uwire id_3;
  module_0 modCall_1 ();
  tri id_4 = ((-1));
  assign id_3 = 1;
  assign id_3 = 1'b0;
endmodule
module module_2 (
    input uwire   id_0,
    input supply1 id_1
);
  bit id_3;
  wire id_4, id_5;
  always id_3 <= -1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input  tri   id_0,
    input  uwire id_1,
    input  logic id_2,
    output logic id_3,
    input  tri1  id_4,
    input  uwire id_5
);
  bufif0 primCall (id_3, id_4, id_5);
  always
    if (id_2)
      if (-1)
        if (1) id_3 = id_2;
        else;
      else id_3 <= -1;
  module_0 modCall_1 ();
endmodule
