// Seed: 2507679532
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  logic id_2, id_3;
  logic id_4 = 1'b0;
  logic id_5;
  logic id_6 = id_1;
  assign id_5 = 1;
  assign (weak1, pull0) id_5 = 1'b0 || 1;
  assign id_5 = id_4 !== 1;
  logic id_7;
  assign id_2 = 1;
  type_0 id_8 (id_2);
  logic id_9;
  logic id_10;
  logic id_11;
  logic id_12;
endmodule
