// Seed: 610051715
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21#(
        .id_22(id_23[1]),
        .id_24(-1),
        .id_25(id_26),
        .id_27(1'b0 == (1'b0)),
        .id_28(1),
        .id_29(1),
        .id_30(-1),
        .id_31(-1),
        .id_32(1)
    ),
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44
);
  inout wire id_33;
  inout wire id_32;
  output wire id_31;
  output wire id_30;
  output wire id_29;
  output wire id_28;
  inout wire id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout logic [7:0] id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_45;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_7,
      id_3,
      id_7,
      id_2,
      id_2,
      id_2,
      id_3,
      id_5,
      id_2,
      id_5,
      id_7,
      id_1,
      id_2,
      id_7,
      id_2,
      id_7,
      id_2,
      id_7,
      id_2,
      id_1,
      id_4,
      id_5,
      id_2,
      id_7,
      id_7,
      id_5,
      id_5,
      id_5,
      id_7,
      id_2,
      id_5
  );
  inout logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_4[-1];
endmodule
