

================================================================
== Vitis HLS Report for 'interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'
================================================================
* Date:           Fri Jun  7 02:24:45 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m2
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.618 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   408964|   408964|  4.090 ms|  4.090 ms|  408964|  408964|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3  |   408962|   408962|         4|          1|          1|  408960|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 8 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%idx_2 = alloca i32 1"   --->   Operation 10 'alloca' 'idx_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten23 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 12 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvars_iv192 = alloca i32 1"   --->   Operation 13 'alloca' 'indvars_iv192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten39 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten39"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %indvars_iv192"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i2 0, i2 %k"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten23"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %idx_2"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %idx"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.70>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten39_load = load i19 %indvar_flatten39" [../src/tomatrix.cpp:44]   --->   Operation 25 'load' 'indvar_flatten39_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.92ns)   --->   "%icmp_ln44 = icmp_eq  i19 %indvar_flatten39_load, i19 408960" [../src/tomatrix.cpp:44]   --->   Operation 27 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.12ns)   --->   "%add_ln44_2 = add i19 %indvar_flatten39_load, i19 1" [../src/tomatrix.cpp:44]   --->   Operation 28 'add' 'add_ln44_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split5, void %_Z9tomatrixIP6ap_intILi8EEPA213_A3_S0_.exit.exitStub" [../src/tomatrix.cpp:44]   --->   Operation 29 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [../src/tomatrix.cpp:46]   --->   Operation 30 'load' 'j_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [../src/tomatrix.cpp:44]   --->   Operation 31 'load' 'i_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten23_load = load i18 %indvar_flatten23" [../src/tomatrix.cpp:45]   --->   Operation 32 'load' 'indvar_flatten23_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.93ns)   --->   "%icmp_ln45 = icmp_eq  i18 %indvar_flatten23_load, i18 136320" [../src/tomatrix.cpp:45]   --->   Operation 33 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.37ns)   --->   "%select_ln44_1 = select i1 %icmp_ln45, i10 0, i10 %i_load" [../src/tomatrix.cpp:44]   --->   Operation 34 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%xor_ln44 = xor i1 %icmp_ln45, i1 1" [../src/tomatrix.cpp:44]   --->   Operation 35 'xor' 'xor_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.70ns)   --->   "%icmp_ln46 = icmp_eq  i8 %j_load, i8 213" [../src/tomatrix.cpp:46]   --->   Operation 36 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln44 = and i1 %icmp_ln46, i1 %xor_ln44" [../src/tomatrix.cpp:44]   --->   Operation 37 'and' 'and_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.93ns)   --->   "%add_ln45 = add i10 %select_ln44_1, i10 1" [../src/tomatrix.cpp:45]   --->   Operation 38 'add' 'add_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_1)   --->   "%or_ln45 = or i1 %and_ln44, i1 %icmp_ln45" [../src/tomatrix.cpp:45]   --->   Operation 39 'or' 'or_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln45_1 = select i1 %or_ln45, i8 0, i8 %j_load" [../src/tomatrix.cpp:45]   --->   Operation 40 'select' 'select_ln45_1' <Predicate = (!icmp_ln44)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.37ns)   --->   "%select_ln45_2 = select i1 %and_ln44, i10 %add_ln45, i10 %select_ln44_1" [../src/tomatrix.cpp:45]   --->   Operation 41 'select' 'select_ln45_2' <Predicate = (!icmp_ln44)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i10 %select_ln45_2" [../src/tomatrix.cpp:47]   --->   Operation 42 'zext' 'zext_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 43 [3/3] (1.08ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul i18 %zext_ln47, i18 213" [../src/tomatrix.cpp:47]   --->   Operation 43 'mul' 'mul_ln47' <Predicate = (!icmp_ln44)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.87ns)   --->   "%add_ln46 = add i8 %select_ln45_1, i8 1" [../src/tomatrix.cpp:46]   --->   Operation 44 'add' 'add_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.12ns)   --->   "%add_ln45_2 = add i18 %indvar_flatten23_load, i18 1" [../src/tomatrix.cpp:45]   --->   Operation 45 'add' 'add_ln45_2' <Predicate = (!icmp_ln44)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.35ns)   --->   "%select_ln45_4 = select i1 %icmp_ln45, i18 1, i18 %add_ln45_2" [../src/tomatrix.cpp:45]   --->   Operation 46 'select' 'select_ln45_4' <Predicate = (!icmp_ln44)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln44 = store i19 %add_ln44_2, i19 %indvar_flatten39" [../src/tomatrix.cpp:44]   --->   Operation 47 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln45 = store i18 %select_ln45_4, i18 %indvar_flatten23" [../src/tomatrix.cpp:45]   --->   Operation 48 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln45 = store i10 %select_ln45_2, i10 %i" [../src/tomatrix.cpp:45]   --->   Operation 49 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln46 = store i8 %add_ln46, i8 %j" [../src/tomatrix.cpp:46]   --->   Operation 50 'store' 'store_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 51 [2/3] (1.08ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul i18 %zext_ln47, i18 213" [../src/tomatrix.cpp:47]   --->   Operation 51 'mul' 'mul_ln47' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.61>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%idx_load = load i19 %idx" [../src/tomatrix.cpp:44]   --->   Operation 52 'load' 'idx_load' <Predicate = (!icmp_ln45 & !and_ln44)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%idx_2_load = load i19 %idx_2" [../src/tomatrix.cpp:44]   --->   Operation 53 'load' 'idx_2_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%indvars_iv192_load = load i19 %indvars_iv192" [../src/tomatrix.cpp:44]   --->   Operation 54 'load' 'indvars_iv192_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.12ns)   --->   "%add_ln44_1 = add i19 %indvars_iv192_load, i19 136320" [../src/tomatrix.cpp:44]   --->   Operation 55 'add' 'add_ln44_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.39ns)   --->   "%select_ln44 = select i1 %icmp_ln45, i19 %add_ln44_1, i19 %idx_2_load" [../src/tomatrix.cpp:44]   --->   Operation 56 'select' 'select_ln44' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%select_ln44_2 = select i1 %icmp_ln45, i19 %add_ln44_1, i19 %idx_load" [../src/tomatrix.cpp:44]   --->   Operation 57 'select' 'select_ln44_2' <Predicate = (!and_ln44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.39ns)   --->   "%select_ln44_4 = select i1 %icmp_ln45, i19 %add_ln44_1, i19 %indvars_iv192_load" [../src/tomatrix.cpp:44]   --->   Operation 58 'select' 'select_ln44_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.12ns)   --->   "%add_ln45_1 = add i19 %select_ln44, i19 213" [../src/tomatrix.cpp:45]   --->   Operation 59 'add' 'add_ln45_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %and_ln44, i19 %add_ln45_1, i19 %select_ln44_2" [../src/tomatrix.cpp:45]   --->   Operation 60 'select' 'select_ln45' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/3] (0.00ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul i18 %zext_ln47, i18 213" [../src/tomatrix.cpp:47]   --->   Operation 61 'mul' 'mul_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (0.39ns)   --->   "%select_ln45_3 = select i1 %and_ln44, i19 %add_ln45_1, i19 %select_ln44" [../src/tomatrix.cpp:45]   --->   Operation 62 'select' 'select_ln45_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i8 %select_ln45_1" [../src/tomatrix.cpp:47]   --->   Operation 63 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln47 = add i18 %mul_ln47, i18 %zext_ln47_1" [../src/tomatrix.cpp:47]   --->   Operation 64 'add' 'add_ln47' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%idx_4_cast = zext i19 %select_ln45" [../src/tomatrix.cpp:45]   --->   Operation 65 'zext' 'idx_4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%temp_V_addr = getelementptr i8 %temp_V, i64 0, i64 %idx_4_cast" [../src/tomatrix.cpp:47]   --->   Operation 66 'getelementptr' 'temp_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (1.29ns)   --->   "%temp_V_load = load i19 %temp_V_addr" [../src/tomatrix.cpp:47]   --->   Operation 67 'load' 'temp_V_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_4 : Operation 68 [1/1] (1.12ns)   --->   "%add_ln48 = add i19 %select_ln45, i19 1" [../src/tomatrix.cpp:48]   --->   Operation 68 'add' 'add_ln48' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln44 = store i19 %select_ln44_4, i19 %indvars_iv192" [../src/tomatrix.cpp:44]   --->   Operation 69 'store' 'store_ln44' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 70 [1/1] (0.46ns)   --->   "%store_ln45 = store i19 %select_ln45_3, i19 %idx_2" [../src/tomatrix.cpp:45]   --->   Operation 70 'store' 'store_ln45' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 71 [1/1] (0.46ns)   --->   "%store_ln48 = store i19 %add_ln48, i19 %idx" [../src/tomatrix.cpp:48]   --->   Operation 71 'store' 'store_ln48' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.10>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%k_load = load i2 %k" [../src/tomatrix.cpp:44]   --->   Operation 72 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.62ns)   --->   "%add_ln44 = add i2 %k_load, i2 1" [../src/tomatrix.cpp:44]   --->   Operation 73 'add' 'add_ln44' <Predicate = (icmp_ln45)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_str"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 408960, i64 408960, i64 408960"   --->   Operation 75 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.34ns)   --->   "%select_ln44_3 = select i1 %icmp_ln45, i2 %add_ln44, i2 %k_load" [../src/tomatrix.cpp:44]   --->   Operation 76 'select' 'select_ln44_3' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i2 %select_ln44_3" [../src/tomatrix.cpp:45]   --->   Operation 77 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 78 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_2_VITIS_LOOP_46_3_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 80 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln47 = add i18 %mul_ln47, i18 %zext_ln47_1" [../src/tomatrix.cpp:47]   --->   Operation 81 'add' 'add_ln47' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i18 %add_ln47" [../src/tomatrix.cpp:47]   --->   Operation 82 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i18 %add_ln47" [../src/tomatrix.cpp:47]   --->   Operation 83 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl8_cast = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %trunc_ln47, i2 0" [../src/tomatrix.cpp:47]   --->   Operation 84 'bitconcatenate' 'p_shl8_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln47 = sub i19 %p_shl8_cast, i19 %zext_ln47_2" [../src/tomatrix.cpp:47]   --->   Operation 85 'sub' 'sub_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln47_1 = add i19 %sub_ln47, i19 %zext_ln45" [../src/tomatrix.cpp:47]   --->   Operation 86 'add' 'add_ln47_1' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i19 %add_ln47_1" [../src/tomatrix.cpp:47]   --->   Operation 87 'zext' 'zext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i8 %y, i64 0, i64 %zext_ln47_3" [../src/tomatrix.cpp:47]   --->   Operation 88 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/tomatrix.cpp:43]   --->   Operation 89 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/2] (1.29ns)   --->   "%temp_V_load = load i19 %temp_V_addr" [../src/tomatrix.cpp:47]   --->   Operation 90 'load' 'temp_V_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_5 : Operation 91 [1/1] (1.29ns)   --->   "%store_ln47 = store i8 %temp_V_load, i19 %y_addr" [../src/tomatrix.cpp:47]   --->   Operation 91 'store' 'store_ln47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 408960> <RAM>
ST_5 : Operation 92 [1/1] (0.46ns)   --->   "%store_ln44 = store i2 %select_ln44_3, i2 %k" [../src/tomatrix.cpp:44]   --->   Operation 92 'store' 'store_ln44' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 93 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten39') [10]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten39' [12]  (0.46 ns)

 <State 2>: 3.7ns
The critical path consists of the following:
	'load' operation ('indvar_flatten23_load', ../src/tomatrix.cpp:45) on local variable 'indvar_flatten23' [32]  (0 ns)
	'icmp' operation ('icmp_ln45', ../src/tomatrix.cpp:45) [39]  (0.931 ns)
	'select' operation ('select_ln44_1', ../src/tomatrix.cpp:44) [41]  (0.374 ns)
	'add' operation ('add_ln45', ../src/tomatrix.cpp:45) [50]  (0.933 ns)
	'select' operation ('select_ln45_2', ../src/tomatrix.cpp:45) [56]  (0.374 ns)
	'mul' operation of DSP[62] ('mul_ln47', ../src/tomatrix.cpp:47) [58]  (1.09 ns)

 <State 3>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[62] ('mul_ln47', ../src/tomatrix.cpp:47) [58]  (1.09 ns)

 <State 4>: 4.62ns
The critical path consists of the following:
	'load' operation ('indvars_iv192_load', ../src/tomatrix.cpp:44) on local variable 'indvars_iv192' [34]  (0 ns)
	'add' operation ('add_ln44_1', ../src/tomatrix.cpp:44) [36]  (1.12 ns)
	'select' operation ('select_ln44', ../src/tomatrix.cpp:44) [40]  (0.391 ns)
	'add' operation ('add_ln45_1', ../src/tomatrix.cpp:45) [51]  (1.12 ns)
	'select' operation ('select_ln45', ../src/tomatrix.cpp:45) [53]  (0.391 ns)
	'add' operation ('add_ln48', ../src/tomatrix.cpp:48) [75]  (1.12 ns)
	'store' operation ('store_ln48', ../src/tomatrix.cpp:48) of variable 'add_ln48', ../src/tomatrix.cpp:48 on local variable 'idx' [85]  (0.46 ns)

 <State 5>: 3.11ns
The critical path consists of the following:
	'load' operation ('k_load', ../src/tomatrix.cpp:44) on local variable 'k' [33]  (0 ns)
	'add' operation ('add_ln44', ../src/tomatrix.cpp:44) [35]  (0.621 ns)
	'select' operation ('select_ln44_3', ../src/tomatrix.cpp:44) [43]  (0.345 ns)
	'add' operation ('add_ln47_1', ../src/tomatrix.cpp:47) [67]  (0.847 ns)
	'getelementptr' operation ('y_addr', ../src/tomatrix.cpp:47) [69]  (0 ns)
	'store' operation ('store_ln47', ../src/tomatrix.cpp:47) of variable 'temp_V_load', ../src/tomatrix.cpp:47 on array 'y' [74]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
