strict digraph "" {
	NAND_4_	[logic=AND,
		type=gate];
	new_inverter_wire4	[port=new_inverter_wire4,
		type=wire];
	NAND_4_ -> new_inverter_wire4;
	_2_	[port=_2_,
		type=wire];
	NAND_5_	[logic=AND,
		type=gate];
	_2_ -> NAND_5_;
	NAND_6_	[logic=AND,
		type=gate];
	_2_ -> NAND_6_;
	N6	[port=N6,
		type=input];
	N6 -> NAND_4_;
	N3	[port=N3,
		type=input];
	N3 -> NAND_4_;
	NAND_8_	[logic=NAND,
		type=gate];
	N3 -> NAND_8_;
	new_inverter_wire5	[port=new_inverter_wire5,
		type=wire];
	NAND_5_ -> new_inverter_wire5;
	_3_	[port=_3_,
		type=wire];
	NAND_7_	[logic=AND,
		type=gate];
	_3_ -> NAND_7_;
	NAND_9_	[logic=AND,
		type=gate];
	_3_ -> NAND_9_;
	N2	[port=N2,
		type=input];
	N2 -> NAND_5_;
	new_inverter_wire7	[port=new_inverter_wire7,
		type=wire];
	NAND_6_ -> new_inverter_wire7;
	_0_	[port=_0_,
		type=wire];
	_0_ -> NAND_7_;
	N7	[port=N7,
		type=input];
	N7 -> NAND_6_;
	new_inverter_wire8	[port=new_inverter_wire8,
		type=wire];
	NAND_7_ -> new_inverter_wire8;
	N23	[type=output];
	"module#c17"	[type=module];
	N23 -> "module#c17";
	_1_	[port=_1_,
		type=wire];
	NAND_8_ -> _1_;
	_1_ -> NAND_9_;
	N1	[port=N1,
		type=input];
	N1 -> NAND_8_;
	new_inverter_wire6	[port=new_inverter_wire6,
		type=wire];
	NAND_9_ -> new_inverter_wire6;
	N22	[type=output];
	N22 -> "module#c17";
	"module#c17" -> N6;
	"module#c17" -> N3;
	"module#c17" -> N2;
	"module#c17" -> N7;
	"module#c17" -> N1;
	NOT_inserted_0_	[logic=NOT,
		type=gate];
	new_inverter_wire4 -> NOT_inserted_0_;
	NOT_inserted_0_ -> _2_;
	NOT_inserted_1_	[logic=NOT,
		type=gate];
	new_inverter_wire5 -> NOT_inserted_1_;
	NOT_inserted_1_ -> _3_;
	NOT_inserted_2_	[logic=NOT,
		type=gate];
	new_inverter_wire6 -> NOT_inserted_2_;
	NOT_inserted_2_ -> N22;
	NOT_inserted_3_	[logic=NOT,
		type=gate];
	new_inverter_wire7 -> NOT_inserted_3_;
	NOT_inserted_3_ -> _0_;
	NOT_inserted_4_	[logic=NOT,
		type=gate];
	new_inverter_wire8 -> NOT_inserted_4_;
	NOT_inserted_4_ -> N23;
	"lockingkeyinput[0]"	[port=lockingkeyinput,
		type=input];
	"lockingkeyinput[0]" -> NOT_inserted_0_;
}
