=========================================================================================================
Auto created by Tang Dynasty v5.6.71036
   Copyright (c) 2012-2023 Anlogic Inc.
Sun Oct 22 17:50:51 2023
=========================================================================================================


Top Model:                CortexM0_SoC                                                    
Device:                   eagle_s20                                                       
Timing Constraint File:   ../../../Task2.sdc                                              
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing constraint:        clock: System_clk                                               
Clock = System_clk, period 20ns, rising at 0ns, falling at 10ns

5900 endpoints analyzed totally, and more than 1858836598 paths analyzed
16 errors detected : 9 setup errors (TNS = -214.233), 7 hold errors (TNS = -1.142)
Minimum period is 21.902ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Vgjpw6_reg_syn_8 (12130803 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.902 ns                                                        
 Start Point:             u_logic/Pzkpw6_reg_syn_522.clk (rising edge triggered by clock System_clk)
 End Point:               u_logic/Vgjpw6_reg_syn_8.a[0] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         21.722ns  (logic 10.776ns, net 10.946ns, 49% logic)             
 Logic Levels:            16 ( LUT5=8 ADDER=4 LUT4=1 LUT3=1 MULT18=1 LUT2=1 )             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Pzkpw6_reg_syn_522.clk (System_clk_dup_4)           net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Pzkpw6_reg_syn_522.q[0]                             clk2q                   0.146 r     3.868
 u_logic/Bfjpw6_reg_syn_3066.d[0]                            net  (fanout = 15)      0.712 r     4.580
 u_logic/Bfjpw6_reg_syn_3066.f[0]                            cell (LUT2)             0.262 r     4.842
 u_logic/Lnwax6_reg_syn_8.c[0]                               net  (fanout = 15)      0.813 r     5.655
 u_logic/Lnwax6_reg_syn_8.f[0]                               cell (LUT5)             0.348 r     6.003
 u_logic/Glphu6_syn_3774.a[0]                                net  (fanout = 21)      2.421 r     8.424
 u_logic/Glphu6_syn_3774.f[0]                                cell (LUT5)             0.424 r     8.848
 u_logic/mult0_syn_201.a[7]                                  net  (fanout = 1)       0.859 r     9.707
 u_logic/mult0_syn_201.p[9]                                  cell (MULT18)           3.563 r    13.270
 u_logic/mult0_syn_457.a[0]                                  net  (fanout = 1)       0.966 r    14.236
 u_logic/mult0_syn_457.fco                                   cell (ADDER)            0.706 r    14.942
 u_logic/mult0_syn_460.fci                                   net  (fanout = 1)       0.000 f    14.942
 u_logic/mult0_syn_460.f[1]                                  cell (ADDER)            0.355 r    15.297
 u_logic/mult0_syn_483.b[1]                                  net  (fanout = 1)       0.468 r    15.765
 u_logic/mult0_syn_483.fco                                   cell (ADDER)            0.539 r    16.304
 u_logic/mult0_syn_485.fci                                   net  (fanout = 1)       0.000 f    16.304
 u_logic/mult0_syn_485.f[0]                                  cell (ADDER)            0.144 r    16.448
 u_logic/Bfjpw6_reg_syn_2984.a[0]                            net  (fanout = 1)       1.515 r    17.963
 u_logic/Bfjpw6_reg_syn_2984.f[0]                            cell (LUT5)             0.424 r    18.387
 u_logic/S7yax6_reg_syn_8.b[0]                               net  (fanout = 4)       0.477 r    18.864
 u_logic/S7yax6_reg_syn_8.f[0]                               cell (LUT3)             0.431 r    19.295
 u_logic/Bfjpw6_reg_syn_3568.a[0]                            net  (fanout = 2)       0.309 r    19.604
 u_logic/Bfjpw6_reg_syn_3568.fx[0]                           cell (LUT5)             0.618 r    20.222
 u_logic/Oxohu6_syn_415.a[0]                                 net  (fanout = 3)       0.508 r    20.730
 u_logic/Oxohu6_syn_415.f[0]                                 cell (LUT4)             0.424 r    21.154
 u_logic/Oxohu6_syn_330.a[1]                                 net  (fanout = 2)       0.459 r    21.613
 u_logic/Oxohu6_syn_330.fx[0]                                cell (LUT5)             0.618 r    22.231
 u_logic/Glphu6_syn_4185.a[0]                                net  (fanout = 1)       0.625 r    22.856
 u_logic/Glphu6_syn_4185.f[0]                                cell (LUT5)             0.424 r    23.280
 u_logic/Oxohu6_syn_332.a[1]                                 net  (fanout = 2)       0.456 r    23.736
 u_logic/Oxohu6_syn_332.fx[0]                                cell (LUT5)             0.618 r    24.354
 u_logic/Vgjpw6_reg_syn_8.a[0]                               net  (fanout = 2)       0.358 r    24.712
 u_logic/Vgjpw6_reg_syn_8                                    path2reg0 (LUT5)        0.732      25.444
 Arrival time                                                                       25.444                  (16 lvl)      

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.493       1.493                    
 u_logic/Vgjpw6_reg_syn_8.clk (System_clk_dup_4)             net                     1.853       3.346      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.312      23.542
 Required time                                                                      23.542            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.902ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.902 ns                                                        
 Start Point:             u_logic/Pzkpw6_reg_syn_522.clk (rising edge triggered by clock System_clk)
 End Point:               u_logic/Vgjpw6_reg_syn_8.a[0] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         21.722ns  (logic 10.776ns, net 10.946ns, 49% logic)             
 Logic Levels:            16 ( LUT5=8 ADDER=4 LUT4=1 LUT3=1 MULT18=1 LUT2=1 )             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Pzkpw6_reg_syn_522.clk (System_clk_dup_4)           net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Pzkpw6_reg_syn_522.q[0]                             clk2q                   0.146 r     3.868
 u_logic/Bfjpw6_reg_syn_3066.d[0]                            net  (fanout = 15)      0.712 r     4.580
 u_logic/Bfjpw6_reg_syn_3066.f[0]                            cell (LUT2)             0.262 r     4.842
 u_logic/Lnwax6_reg_syn_8.c[0]                               net  (fanout = 15)      0.813 r     5.655
 u_logic/Lnwax6_reg_syn_8.f[0]                               cell (LUT5)             0.348 r     6.003
 u_logic/Glphu6_syn_3774.a[0]                                net  (fanout = 21)      2.421 r     8.424
 u_logic/Glphu6_syn_3774.f[0]                                cell (LUT5)             0.424 r     8.848
 u_logic/mult0_syn_201.a[7]                                  net  (fanout = 1)       0.859 r     9.707
 u_logic/mult0_syn_201.p[9]                                  cell (MULT18)           3.563 r    13.270
 u_logic/mult0_syn_457.a[0]                                  net  (fanout = 1)       0.966 r    14.236
 u_logic/mult0_syn_457.fco                                   cell (ADDER)            0.706 r    14.942
 u_logic/mult0_syn_460.fci                                   net  (fanout = 1)       0.000 f    14.942
 u_logic/mult0_syn_460.f[1]                                  cell (ADDER)            0.355 r    15.297
 u_logic/mult0_syn_483.b[1]                                  net  (fanout = 1)       0.468 r    15.765
 u_logic/mult0_syn_483.fco                                   cell (ADDER)            0.539 r    16.304
 u_logic/mult0_syn_485.fci                                   net  (fanout = 1)       0.000 f    16.304
 u_logic/mult0_syn_485.f[0]                                  cell (ADDER)            0.144 r    16.448
 u_logic/Bfjpw6_reg_syn_2984.a[0]                            net  (fanout = 1)       1.515 r    17.963
 u_logic/Bfjpw6_reg_syn_2984.f[0]                            cell (LUT5)             0.424 r    18.387
 u_logic/S7yax6_reg_syn_8.b[0]                               net  (fanout = 4)       0.477 r    18.864
 u_logic/S7yax6_reg_syn_8.f[0]                               cell (LUT3)             0.431 r    19.295
 u_logic/Bfjpw6_reg_syn_3568.a[1]                            net  (fanout = 2)       0.309 r    19.604
 u_logic/Bfjpw6_reg_syn_3568.fx[0]                           cell (LUT5)             0.618 r    20.222
 u_logic/Oxohu6_syn_415.a[0]                                 net  (fanout = 3)       0.508 r    20.730
 u_logic/Oxohu6_syn_415.f[0]                                 cell (LUT4)             0.424 r    21.154
 u_logic/Oxohu6_syn_330.a[0]                                 net  (fanout = 2)       0.459 r    21.613
 u_logic/Oxohu6_syn_330.fx[0]                                cell (LUT5)             0.618 r    22.231
 u_logic/Glphu6_syn_4185.a[0]                                net  (fanout = 1)       0.625 r    22.856
 u_logic/Glphu6_syn_4185.f[0]                                cell (LUT5)             0.424 r    23.280
 u_logic/Oxohu6_syn_332.a[1]                                 net  (fanout = 2)       0.456 r    23.736
 u_logic/Oxohu6_syn_332.fx[0]                                cell (LUT5)             0.618 r    24.354
 u_logic/Vgjpw6_reg_syn_8.a[0]                               net  (fanout = 2)       0.358 r    24.712
 u_logic/Vgjpw6_reg_syn_8                                    path2reg0 (LUT5)        0.732      25.444
 Arrival time                                                                       25.444                  (16 lvl)      

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.493       1.493                    
 u_logic/Vgjpw6_reg_syn_8.clk (System_clk_dup_4)             net                     1.853       3.346      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.312      23.542
 Required time                                                                      23.542            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.902ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.902 ns                                                        
 Start Point:             u_logic/Pzkpw6_reg_syn_522.clk (rising edge triggered by clock System_clk)
 End Point:               u_logic/Vgjpw6_reg_syn_8.a[0] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         21.722ns  (logic 10.776ns, net 10.946ns, 49% logic)             
 Logic Levels:            16 ( LUT5=8 ADDER=4 LUT4=1 LUT3=1 MULT18=1 LUT2=1 )             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Pzkpw6_reg_syn_522.clk (System_clk_dup_4)           net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Pzkpw6_reg_syn_522.q[0]                             clk2q                   0.146 r     3.868
 u_logic/Bfjpw6_reg_syn_3066.d[0]                            net  (fanout = 15)      0.712 r     4.580
 u_logic/Bfjpw6_reg_syn_3066.f[0]                            cell (LUT2)             0.262 r     4.842
 u_logic/Lnwax6_reg_syn_8.c[0]                               net  (fanout = 15)      0.813 r     5.655
 u_logic/Lnwax6_reg_syn_8.f[0]                               cell (LUT5)             0.348 r     6.003
 u_logic/Glphu6_syn_3774.a[0]                                net  (fanout = 21)      2.421 r     8.424
 u_logic/Glphu6_syn_3774.f[0]                                cell (LUT5)             0.424 r     8.848
 u_logic/mult0_syn_201.a[7]                                  net  (fanout = 1)       0.859 r     9.707
 u_logic/mult0_syn_201.p[9]                                  cell (MULT18)           3.563 r    13.270
 u_logic/mult0_syn_457.a[0]                                  net  (fanout = 1)       0.966 r    14.236
 u_logic/mult0_syn_457.fco                                   cell (ADDER)            0.706 r    14.942
 u_logic/mult0_syn_460.fci                                   net  (fanout = 1)       0.000 f    14.942
 u_logic/mult0_syn_460.f[1]                                  cell (ADDER)            0.355 r    15.297
 u_logic/mult0_syn_483.b[1]                                  net  (fanout = 1)       0.468 r    15.765
 u_logic/mult0_syn_483.fco                                   cell (ADDER)            0.539 r    16.304
 u_logic/mult0_syn_485.fci                                   net  (fanout = 1)       0.000 f    16.304
 u_logic/mult0_syn_485.f[0]                                  cell (ADDER)            0.144 r    16.448
 u_logic/Bfjpw6_reg_syn_2984.a[0]                            net  (fanout = 1)       1.515 r    17.963
 u_logic/Bfjpw6_reg_syn_2984.f[0]                            cell (LUT5)             0.424 r    18.387
 u_logic/S7yax6_reg_syn_8.b[0]                               net  (fanout = 4)       0.477 r    18.864
 u_logic/S7yax6_reg_syn_8.f[0]                               cell (LUT3)             0.431 r    19.295
 u_logic/Bfjpw6_reg_syn_3568.a[0]                            net  (fanout = 2)       0.309 r    19.604
 u_logic/Bfjpw6_reg_syn_3568.fx[0]                           cell (LUT5)             0.618 r    20.222
 u_logic/Oxohu6_syn_415.a[0]                                 net  (fanout = 3)       0.508 r    20.730
 u_logic/Oxohu6_syn_415.f[0]                                 cell (LUT4)             0.424 r    21.154
 u_logic/Oxohu6_syn_330.a[0]                                 net  (fanout = 2)       0.459 r    21.613
 u_logic/Oxohu6_syn_330.fx[0]                                cell (LUT5)             0.618 r    22.231
 u_logic/Glphu6_syn_4185.a[0]                                net  (fanout = 1)       0.625 r    22.856
 u_logic/Glphu6_syn_4185.f[0]                                cell (LUT5)             0.424 r    23.280
 u_logic/Oxohu6_syn_332.a[1]                                 net  (fanout = 2)       0.456 r    23.736
 u_logic/Oxohu6_syn_332.fx[0]                                cell (LUT5)             0.618 r    24.354
 u_logic/Vgjpw6_reg_syn_8.a[0]                               net  (fanout = 2)       0.358 r    24.712
 u_logic/Vgjpw6_reg_syn_8                                    path2reg0 (LUT5)        0.732      25.444
 Arrival time                                                                       25.444                  (16 lvl)      

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.493       1.493                    
 u_logic/Vgjpw6_reg_syn_8.clk (System_clk_dup_4)             net                     1.853       3.346      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.312      23.542
 Required time                                                                      23.542            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.902ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Ltwax6_reg_syn_8 (2027001 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.541 ns                                                        
 Start Point:             u_logic/J4xhu6_syn_680.clk (rising edge triggered by clock System_clk)
 End Point:               u_logic/Ltwax6_reg_syn_8.mi[1] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         21.289ns  (logic 7.869ns, net 13.420ns, 36% logic)              
 Logic Levels:            17 ( LUT5=12 LUT3=3 LUT4=2 )                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/J4xhu6_syn_680.clk (System_clk_dup_4)               net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/J4xhu6_syn_680.q[0]                                 clk2q                   0.146 r     3.868
 u_logic/Glphu6_syn_4515.d[1]                                net  (fanout = 3)       0.639 r     4.507
 u_logic/Glphu6_syn_4515.f[1]                                cell (LUT4)             0.262 r     4.769
 u_logic/Glphu6_syn_3870.b[1]                                net  (fanout = 3)       0.615 r     5.384
 u_logic/Glphu6_syn_3870.f[1]                                cell (LUT3)             0.431 r     5.815
 u_logic/Glphu6_syn_4262.a[1]                                net  (fanout = 5)       0.468 r     6.283
 u_logic/Glphu6_syn_4262.fx[0]                               cell (LUT5)             0.618 r     6.901
 u_logic/Glphu6_syn_4325.d[1]                                net  (fanout = 3)       0.505 r     7.406
 u_logic/Glphu6_syn_4325.f[1]                                cell (LUT5)             0.262 r     7.668
 u_logic/Glphu6_syn_3754.a[0]                                net  (fanout = 1)       0.309 r     7.977
 u_logic/Glphu6_syn_3754.f[0]                                cell (LUT5)             0.424 r     8.401
 u_logic/Glphu6_syn_3752.a[1]                                net  (fanout = 3)       0.615 r     9.016
 u_logic/Glphu6_syn_3752.f[1]                                cell (LUT5)             0.424 r     9.440
 u_logic/Wu3bx6_reg_syn_5.a[0]                               net  (fanout = 2)       0.591 r    10.031
 u_logic/Wu3bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r    10.455
 u_logic/Glphu6_syn_4274.a[1]                                net  (fanout = 6)       0.922 r    11.377
 u_logic/Glphu6_syn_4274.fx[0]                               cell (LUT5)             0.618 r    11.995
 u_logic/Glphu6_syn_4250.a[1]                                net  (fanout = 3)       0.655 r    12.650
 u_logic/Glphu6_syn_4250.fx[0]                               cell (LUT5)             0.618 r    13.268
 u_logic/Glphu6_syn_5003.a[0]                                net  (fanout = 2)       0.609 r    13.877
 u_logic/Glphu6_syn_5003.f[0]                                cell (LUT4)             0.424 r    14.301
 u_logic/Glphu6_syn_4957.d[1]                                net  (fanout = 6)       0.723 r    15.024
 u_logic/Glphu6_syn_4957.f[1]                                cell (LUT3)             0.262 r    15.286
 u_logic/Glphu6_syn_4399.c[0]                                net  (fanout = 1)       0.456 r    15.742
 u_logic/Glphu6_syn_4399.f[0]                                cell (LUT5)             0.348 r    16.090
 u_logic/Glphu6_syn_4270.a[1]                                net  (fanout = 3)       0.711 r    16.801
 u_logic/Glphu6_syn_4270.fx[0]                               cell (LUT5)             0.618 r    17.419
 u_logic/Glphu6_syn_4136.a[0]                                net  (fanout = 4)       0.631 r    18.050
 u_logic/Glphu6_syn_4136.f[0]                                cell (LUT5)             0.424 r    18.474
 u_logic/Glphu6_syn_4221.a[1]                                net  (fanout = 7)       0.664 r    19.138
 u_logic/Glphu6_syn_4221.fx[0]                               cell (LUT5)             0.618 r    19.756
 u_logic/Qkohu6_syn_319.d[0]                                 net  (fanout = 20)      0.929 r    20.685
 u_logic/Qkohu6_syn_319.f[0]                                 cell (LUT3)             0.262 r    20.947
 u_logic/O8sax6_reg_syn_8.b[1]                               net  (fanout = 18)      0.923 r    21.870
 u_logic/O8sax6_reg_syn_8.fx[0]                              cell (LUT5)             0.543 r    22.413
 u_logic/Ltwax6_reg_syn_8.mi[1]                              net  (fanout = 15)      2.455 r    24.868
 u_logic/Ltwax6_reg_syn_8                                    path2reg1               0.143      25.011
 Arrival time                                                                       25.011                  (17 lvl)      

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.493       1.493                    
 u_logic/Ltwax6_reg_syn_8.clk (System_clk_dup_4)             net                     1.853       3.346      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.240      23.470
 Required time                                                                      23.470            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.541ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.541 ns                                                        
 Start Point:             u_logic/J4xhu6_syn_680.clk (rising edge triggered by clock System_clk)
 End Point:               u_logic/Ltwax6_reg_syn_8.mi[1] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         21.289ns  (logic 7.869ns, net 13.420ns, 36% logic)              
 Logic Levels:            17 ( LUT5=12 LUT3=3 LUT4=2 )                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/J4xhu6_syn_680.clk (System_clk_dup_4)               net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/J4xhu6_syn_680.q[0]                                 clk2q                   0.146 r     3.868
 u_logic/Glphu6_syn_4515.d[1]                                net  (fanout = 3)       0.639 r     4.507
 u_logic/Glphu6_syn_4515.f[1]                                cell (LUT4)             0.262 r     4.769
 u_logic/Glphu6_syn_3870.b[1]                                net  (fanout = 3)       0.615 r     5.384
 u_logic/Glphu6_syn_3870.f[1]                                cell (LUT3)             0.431 r     5.815
 u_logic/Glphu6_syn_4262.a[0]                                net  (fanout = 5)       0.468 r     6.283
 u_logic/Glphu6_syn_4262.fx[0]                               cell (LUT5)             0.618 r     6.901
 u_logic/Glphu6_syn_4325.d[1]                                net  (fanout = 3)       0.505 r     7.406
 u_logic/Glphu6_syn_4325.f[1]                                cell (LUT5)             0.262 r     7.668
 u_logic/Glphu6_syn_3754.a[0]                                net  (fanout = 1)       0.309 r     7.977
 u_logic/Glphu6_syn_3754.f[0]                                cell (LUT5)             0.424 r     8.401
 u_logic/Glphu6_syn_3752.a[1]                                net  (fanout = 3)       0.615 r     9.016
 u_logic/Glphu6_syn_3752.f[1]                                cell (LUT5)             0.424 r     9.440
 u_logic/Wu3bx6_reg_syn_5.a[0]                               net  (fanout = 2)       0.591 r    10.031
 u_logic/Wu3bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r    10.455
 u_logic/Glphu6_syn_4274.a[1]                                net  (fanout = 6)       0.922 r    11.377
 u_logic/Glphu6_syn_4274.fx[0]                               cell (LUT5)             0.618 r    11.995
 u_logic/Glphu6_syn_4250.a[1]                                net  (fanout = 3)       0.655 r    12.650
 u_logic/Glphu6_syn_4250.fx[0]                               cell (LUT5)             0.618 r    13.268
 u_logic/Glphu6_syn_5003.a[0]                                net  (fanout = 2)       0.609 r    13.877
 u_logic/Glphu6_syn_5003.f[0]                                cell (LUT4)             0.424 r    14.301
 u_logic/Glphu6_syn_4957.d[1]                                net  (fanout = 6)       0.723 r    15.024
 u_logic/Glphu6_syn_4957.f[1]                                cell (LUT3)             0.262 r    15.286
 u_logic/Glphu6_syn_4399.c[0]                                net  (fanout = 1)       0.456 r    15.742
 u_logic/Glphu6_syn_4399.f[0]                                cell (LUT5)             0.348 r    16.090
 u_logic/Glphu6_syn_4270.a[1]                                net  (fanout = 3)       0.711 r    16.801
 u_logic/Glphu6_syn_4270.fx[0]                               cell (LUT5)             0.618 r    17.419
 u_logic/Glphu6_syn_4136.a[0]                                net  (fanout = 4)       0.631 r    18.050
 u_logic/Glphu6_syn_4136.f[0]                                cell (LUT5)             0.424 r    18.474
 u_logic/Glphu6_syn_4221.a[1]                                net  (fanout = 7)       0.664 r    19.138
 u_logic/Glphu6_syn_4221.fx[0]                               cell (LUT5)             0.618 r    19.756
 u_logic/Qkohu6_syn_319.d[0]                                 net  (fanout = 20)      0.929 r    20.685
 u_logic/Qkohu6_syn_319.f[0]                                 cell (LUT3)             0.262 r    20.947
 u_logic/O8sax6_reg_syn_8.b[1]                               net  (fanout = 18)      0.923 r    21.870
 u_logic/O8sax6_reg_syn_8.fx[0]                              cell (LUT5)             0.543 r    22.413
 u_logic/Ltwax6_reg_syn_8.mi[1]                              net  (fanout = 15)      2.455 r    24.868
 u_logic/Ltwax6_reg_syn_8                                    path2reg1               0.143      25.011
 Arrival time                                                                       25.011                  (17 lvl)      

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.493       1.493                    
 u_logic/Ltwax6_reg_syn_8.clk (System_clk_dup_4)             net                     1.853       3.346      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.240      23.470
 Required time                                                                      23.470            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.541ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.541 ns                                                        
 Start Point:             u_logic/J4xhu6_syn_680.clk (rising edge triggered by clock System_clk)
 End Point:               u_logic/Ltwax6_reg_syn_8.mi[1] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         21.289ns  (logic 7.869ns, net 13.420ns, 36% logic)              
 Logic Levels:            17 ( LUT5=12 LUT3=3 LUT4=2 )                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/J4xhu6_syn_680.clk (System_clk_dup_4)               net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/J4xhu6_syn_680.q[0]                                 clk2q                   0.146 r     3.868
 u_logic/Glphu6_syn_4515.d[1]                                net  (fanout = 3)       0.639 r     4.507
 u_logic/Glphu6_syn_4515.f[1]                                cell (LUT4)             0.262 r     4.769
 u_logic/Glphu6_syn_3870.b[1]                                net  (fanout = 3)       0.615 r     5.384
 u_logic/Glphu6_syn_3870.f[1]                                cell (LUT3)             0.431 r     5.815
 u_logic/Glphu6_syn_4262.a[1]                                net  (fanout = 5)       0.468 r     6.283
 u_logic/Glphu6_syn_4262.fx[0]                               cell (LUT5)             0.618 r     6.901
 u_logic/Glphu6_syn_4325.d[1]                                net  (fanout = 3)       0.505 r     7.406
 u_logic/Glphu6_syn_4325.f[1]                                cell (LUT5)             0.262 r     7.668
 u_logic/Glphu6_syn_3754.a[0]                                net  (fanout = 1)       0.309 r     7.977
 u_logic/Glphu6_syn_3754.f[0]                                cell (LUT5)             0.424 r     8.401
 u_logic/Glphu6_syn_3752.a[1]                                net  (fanout = 3)       0.615 r     9.016
 u_logic/Glphu6_syn_3752.f[1]                                cell (LUT5)             0.424 r     9.440
 u_logic/Wu3bx6_reg_syn_5.a[0]                               net  (fanout = 2)       0.591 r    10.031
 u_logic/Wu3bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r    10.455
 u_logic/Glphu6_syn_4274.a[1]                                net  (fanout = 6)       0.922 r    11.377
 u_logic/Glphu6_syn_4274.fx[0]                               cell (LUT5)             0.618 r    11.995
 u_logic/Glphu6_syn_4250.a[0]                                net  (fanout = 3)       0.655 r    12.650
 u_logic/Glphu6_syn_4250.fx[0]                               cell (LUT5)             0.618 r    13.268
 u_logic/Glphu6_syn_5003.a[0]                                net  (fanout = 2)       0.609 r    13.877
 u_logic/Glphu6_syn_5003.f[0]                                cell (LUT4)             0.424 r    14.301
 u_logic/Glphu6_syn_4957.d[1]                                net  (fanout = 6)       0.723 r    15.024
 u_logic/Glphu6_syn_4957.f[1]                                cell (LUT3)             0.262 r    15.286
 u_logic/Glphu6_syn_4399.c[0]                                net  (fanout = 1)       0.456 r    15.742
 u_logic/Glphu6_syn_4399.f[0]                                cell (LUT5)             0.348 r    16.090
 u_logic/Glphu6_syn_4270.a[1]                                net  (fanout = 3)       0.711 r    16.801
 u_logic/Glphu6_syn_4270.fx[0]                               cell (LUT5)             0.618 r    17.419
 u_logic/Glphu6_syn_4136.a[0]                                net  (fanout = 4)       0.631 r    18.050
 u_logic/Glphu6_syn_4136.f[0]                                cell (LUT5)             0.424 r    18.474
 u_logic/Glphu6_syn_4221.a[0]                                net  (fanout = 7)       0.664 r    19.138
 u_logic/Glphu6_syn_4221.fx[0]                               cell (LUT5)             0.618 r    19.756
 u_logic/Qkohu6_syn_319.d[0]                                 net  (fanout = 20)      0.929 r    20.685
 u_logic/Qkohu6_syn_319.f[0]                                 cell (LUT3)             0.262 r    20.947
 u_logic/O8sax6_reg_syn_8.b[1]                               net  (fanout = 18)      0.923 r    21.870
 u_logic/O8sax6_reg_syn_8.fx[0]                              cell (LUT5)             0.543 r    22.413
 u_logic/Ltwax6_reg_syn_8.mi[1]                              net  (fanout = 15)      2.455 r    24.868
 u_logic/Ltwax6_reg_syn_8                                    path2reg1               0.143      25.011
 Arrival time                                                                       25.011                  (17 lvl)      

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.493       1.493                    
 u_logic/Ltwax6_reg_syn_8.clk (System_clk_dup_4)             net                     1.853       3.346      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.240      23.470
 Required time                                                                      23.470            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.541ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Pzkpw6_reg_syn_516 (11525121 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.421 ns                                                        
 Start Point:             u_logic/Pzkpw6_reg_syn_522.clk (rising edge triggered by clock System_clk)
 End Point:               u_logic/Pzkpw6_reg_syn_516.mi[0] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         21.241ns  (logic 10.211ns, net 11.030ns, 48% logic)             
 Logic Levels:            15 ( LUT5=8 ADDER=4 LUT3=1 MULT18=1 LUT2=1 )                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Pzkpw6_reg_syn_522.clk (System_clk_dup_4)           net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Pzkpw6_reg_syn_522.q[0]                             clk2q                   0.146 r     3.868
 u_logic/Bfjpw6_reg_syn_3066.d[0]                            net  (fanout = 15)      0.712 r     4.580
 u_logic/Bfjpw6_reg_syn_3066.f[0]                            cell (LUT2)             0.262 r     4.842
 u_logic/Lnwax6_reg_syn_8.c[0]                               net  (fanout = 15)      0.813 r     5.655
 u_logic/Lnwax6_reg_syn_8.f[0]                               cell (LUT5)             0.348 r     6.003
 u_logic/Glphu6_syn_3774.a[0]                                net  (fanout = 21)      2.421 r     8.424
 u_logic/Glphu6_syn_3774.f[0]                                cell (LUT5)             0.424 r     8.848
 u_logic/mult0_syn_201.a[7]                                  net  (fanout = 1)       0.859 r     9.707
 u_logic/mult0_syn_201.p[9]                                  cell (MULT18)           3.563 r    13.270
 u_logic/mult0_syn_457.a[0]                                  net  (fanout = 1)       0.966 r    14.236
 u_logic/mult0_syn_457.fco                                   cell (ADDER)            0.706 r    14.942
 u_logic/mult0_syn_460.fci                                   net  (fanout = 1)       0.000 f    14.942
 u_logic/mult0_syn_460.f[1]                                  cell (ADDER)            0.355 r    15.297
 u_logic/mult0_syn_483.b[1]                                  net  (fanout = 1)       0.468 r    15.765
 u_logic/mult0_syn_483.fco                                   cell (ADDER)            0.539 r    16.304
 u_logic/mult0_syn_485.fci                                   net  (fanout = 1)       0.000 f    16.304
 u_logic/mult0_syn_485.f[0]                                  cell (ADDER)            0.144 r    16.448
 u_logic/Bfjpw6_reg_syn_2984.a[0]                            net  (fanout = 1)       1.515 r    17.963
 u_logic/Bfjpw6_reg_syn_2984.f[0]                            cell (LUT5)             0.424 r    18.387
 u_logic/S7yax6_reg_syn_8.b[0]                               net  (fanout = 4)       0.477 r    18.864
 u_logic/S7yax6_reg_syn_8.f[0]                               cell (LUT3)             0.431 r    19.295
 u_logic/Bfjpw6_reg_syn_3568.a[1]                            net  (fanout = 2)       0.309 r    19.604
 u_logic/Bfjpw6_reg_syn_3568.fx[0]                           cell (LUT5)             0.618 r    20.222
 u_logic/Bfjpw6_reg_syn_3580.c[1]                            net  (fanout = 3)       0.551 r    20.773
 u_logic/Bfjpw6_reg_syn_3580.fx[0]                           cell (LUT5)             0.448 r    21.221
 u_logic/Buohu6_syn_167.a[1]                                 net  (fanout = 4)       0.505 r    21.726
 u_logic/Buohu6_syn_167.fx[0]                                cell (LUT5)             0.618 r    22.344
 u_logic/Pzkpw6_reg_syn_607.a[0]                             net  (fanout = 1)       0.355 r    22.699
 u_logic/Pzkpw6_reg_syn_607.f[0]                             cell (LUT5)             0.424 r    23.123
 u_logic/Ydopw6_reg_syn_14.a[1]                              net  (fanout = 2)       0.309 r    23.432
 u_logic/Ydopw6_reg_syn_14.fx[0]                             cell (LUT5)             0.618 r    24.050
 u_logic/Pzkpw6_reg_syn_516.mi[0]                            net  (fanout = 3)       0.770 r    24.820
 u_logic/Pzkpw6_reg_syn_516                                  path2reg0               0.143      24.963
 Arrival time                                                                       24.963                  (15 lvl)      

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.493       1.493                    
 u_logic/Pzkpw6_reg_syn_516.clk (System_clk_dup_4)           net                     1.853       3.346      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.312      23.542
 Required time                                                                      23.542            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.421ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.421 ns                                                        
 Start Point:             u_logic/Pzkpw6_reg_syn_522.clk (rising edge triggered by clock System_clk)
 End Point:               u_logic/Pzkpw6_reg_syn_516.mi[0] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         21.241ns  (logic 10.211ns, net 11.030ns, 48% logic)             
 Logic Levels:            15 ( LUT5=8 ADDER=4 LUT3=1 MULT18=1 LUT2=1 )                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Pzkpw6_reg_syn_522.clk (System_clk_dup_4)           net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Pzkpw6_reg_syn_522.q[0]                             clk2q                   0.146 r     3.868
 u_logic/Bfjpw6_reg_syn_3066.d[0]                            net  (fanout = 15)      0.712 r     4.580
 u_logic/Bfjpw6_reg_syn_3066.f[0]                            cell (LUT2)             0.262 r     4.842
 u_logic/Lnwax6_reg_syn_8.c[0]                               net  (fanout = 15)      0.813 r     5.655
 u_logic/Lnwax6_reg_syn_8.f[0]                               cell (LUT5)             0.348 r     6.003
 u_logic/Glphu6_syn_3774.a[0]                                net  (fanout = 21)      2.421 r     8.424
 u_logic/Glphu6_syn_3774.f[0]                                cell (LUT5)             0.424 r     8.848
 u_logic/mult0_syn_201.a[7]                                  net  (fanout = 1)       0.859 r     9.707
 u_logic/mult0_syn_201.p[9]                                  cell (MULT18)           3.563 r    13.270
 u_logic/mult0_syn_457.a[0]                                  net  (fanout = 1)       0.966 r    14.236
 u_logic/mult0_syn_457.fco                                   cell (ADDER)            0.706 r    14.942
 u_logic/mult0_syn_460.fci                                   net  (fanout = 1)       0.000 f    14.942
 u_logic/mult0_syn_460.f[1]                                  cell (ADDER)            0.355 r    15.297
 u_logic/mult0_syn_483.b[1]                                  net  (fanout = 1)       0.468 r    15.765
 u_logic/mult0_syn_483.fco                                   cell (ADDER)            0.539 r    16.304
 u_logic/mult0_syn_485.fci                                   net  (fanout = 1)       0.000 f    16.304
 u_logic/mult0_syn_485.f[0]                                  cell (ADDER)            0.144 r    16.448
 u_logic/Bfjpw6_reg_syn_2984.a[0]                            net  (fanout = 1)       1.515 r    17.963
 u_logic/Bfjpw6_reg_syn_2984.f[0]                            cell (LUT5)             0.424 r    18.387
 u_logic/S7yax6_reg_syn_8.b[0]                               net  (fanout = 4)       0.477 r    18.864
 u_logic/S7yax6_reg_syn_8.f[0]                               cell (LUT3)             0.431 r    19.295
 u_logic/Bfjpw6_reg_syn_3568.a[0]                            net  (fanout = 2)       0.309 r    19.604
 u_logic/Bfjpw6_reg_syn_3568.fx[0]                           cell (LUT5)             0.618 r    20.222
 u_logic/Bfjpw6_reg_syn_3580.c[1]                            net  (fanout = 3)       0.551 r    20.773
 u_logic/Bfjpw6_reg_syn_3580.fx[0]                           cell (LUT5)             0.448 r    21.221
 u_logic/Buohu6_syn_167.a[1]                                 net  (fanout = 4)       0.505 r    21.726
 u_logic/Buohu6_syn_167.fx[0]                                cell (LUT5)             0.618 r    22.344
 u_logic/Pzkpw6_reg_syn_607.a[0]                             net  (fanout = 1)       0.355 r    22.699
 u_logic/Pzkpw6_reg_syn_607.f[0]                             cell (LUT5)             0.424 r    23.123
 u_logic/Ydopw6_reg_syn_14.a[1]                              net  (fanout = 2)       0.309 r    23.432
 u_logic/Ydopw6_reg_syn_14.fx[0]                             cell (LUT5)             0.618 r    24.050
 u_logic/Pzkpw6_reg_syn_516.mi[0]                            net  (fanout = 3)       0.770 r    24.820
 u_logic/Pzkpw6_reg_syn_516                                  path2reg0               0.143      24.963
 Arrival time                                                                       24.963                  (15 lvl)      

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.493       1.493                    
 u_logic/Pzkpw6_reg_syn_516.clk (System_clk_dup_4)           net                     1.853       3.346      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.312      23.542
 Required time                                                                      23.542            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.421ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.421 ns                                                        
 Start Point:             u_logic/Pzkpw6_reg_syn_522.clk (rising edge triggered by clock System_clk)
 End Point:               u_logic/Pzkpw6_reg_syn_516.mi[0] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         21.241ns  (logic 10.211ns, net 11.030ns, 48% logic)             
 Logic Levels:            15 ( LUT5=8 ADDER=4 LUT3=1 MULT18=1 LUT2=1 )                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Pzkpw6_reg_syn_522.clk (System_clk_dup_4)           net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Pzkpw6_reg_syn_522.q[0]                             clk2q                   0.146 r     3.868
 u_logic/Bfjpw6_reg_syn_3066.d[0]                            net  (fanout = 15)      0.712 r     4.580
 u_logic/Bfjpw6_reg_syn_3066.f[0]                            cell (LUT2)             0.262 r     4.842
 u_logic/Lnwax6_reg_syn_8.c[0]                               net  (fanout = 15)      0.813 r     5.655
 u_logic/Lnwax6_reg_syn_8.f[0]                               cell (LUT5)             0.348 r     6.003
 u_logic/Glphu6_syn_3774.a[0]                                net  (fanout = 21)      2.421 r     8.424
 u_logic/Glphu6_syn_3774.f[0]                                cell (LUT5)             0.424 r     8.848
 u_logic/mult0_syn_201.a[7]                                  net  (fanout = 1)       0.859 r     9.707
 u_logic/mult0_syn_201.p[9]                                  cell (MULT18)           3.563 r    13.270
 u_logic/mult0_syn_457.a[0]                                  net  (fanout = 1)       0.966 r    14.236
 u_logic/mult0_syn_457.fco                                   cell (ADDER)            0.706 r    14.942
 u_logic/mult0_syn_460.fci                                   net  (fanout = 1)       0.000 f    14.942
 u_logic/mult0_syn_460.f[1]                                  cell (ADDER)            0.355 r    15.297
 u_logic/mult0_syn_483.b[1]                                  net  (fanout = 1)       0.468 r    15.765
 u_logic/mult0_syn_483.fco                                   cell (ADDER)            0.539 r    16.304
 u_logic/mult0_syn_485.fci                                   net  (fanout = 1)       0.000 f    16.304
 u_logic/mult0_syn_485.f[0]                                  cell (ADDER)            0.144 r    16.448
 u_logic/Bfjpw6_reg_syn_2984.a[0]                            net  (fanout = 1)       1.515 r    17.963
 u_logic/Bfjpw6_reg_syn_2984.f[0]                            cell (LUT5)             0.424 r    18.387
 u_logic/S7yax6_reg_syn_8.b[0]                               net  (fanout = 4)       0.477 r    18.864
 u_logic/S7yax6_reg_syn_8.f[0]                               cell (LUT3)             0.431 r    19.295
 u_logic/Bfjpw6_reg_syn_3568.a[1]                            net  (fanout = 2)       0.309 r    19.604
 u_logic/Bfjpw6_reg_syn_3568.fx[0]                           cell (LUT5)             0.618 r    20.222
 u_logic/Bfjpw6_reg_syn_3580.c[0]                            net  (fanout = 3)       0.551 r    20.773
 u_logic/Bfjpw6_reg_syn_3580.fx[0]                           cell (LUT5)             0.448 r    21.221
 u_logic/Buohu6_syn_167.a[1]                                 net  (fanout = 4)       0.505 r    21.726
 u_logic/Buohu6_syn_167.fx[0]                                cell (LUT5)             0.618 r    22.344
 u_logic/Pzkpw6_reg_syn_607.a[0]                             net  (fanout = 1)       0.355 r    22.699
 u_logic/Pzkpw6_reg_syn_607.f[0]                             cell (LUT5)             0.424 r    23.123
 u_logic/Ydopw6_reg_syn_14.a[1]                              net  (fanout = 2)       0.309 r    23.432
 u_logic/Ydopw6_reg_syn_14.fx[0]                             cell (LUT5)             0.618 r    24.050
 u_logic/Pzkpw6_reg_syn_516.mi[0]                            net  (fanout = 3)       0.770 r    24.820
 u_logic/Pzkpw6_reg_syn_516                                  path2reg0               0.143      24.963
 Arrival time                                                                       24.963                  (15 lvl)      

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.493       1.493                    
 u_logic/Pzkpw6_reg_syn_516.clk (System_clk_dup_4)           net                     1.853       3.346      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      23.230
 clock uncertainty                                                                  -0.000      23.230
 clock recovergence pessimism                                                        0.312      23.542
 Required time                                                                      23.542            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.421ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point bzmusic_ctrl/addr_en_reg_syn_8 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):     -0.723 ns                                                        
 Start Point:             bzmusic_ctrl/next_state[1]_syn_271.clk (rising edge triggered by clock clk)
 End Point:               bzmusic_ctrl/addr_en_reg_syn_8.mi[0] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.028ns  (logic 0.483ns, net 0.545ns, 46% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 bzmusic_ctrl/next_state[1]_syn_271.clk (kb/HCLK)            net                     2.045       2.045      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       2.045
---------------------------------------------------------------------------------------------------------
 bzmusic_ctrl/next_state[1]_syn_271.q[0]                     clk2q                   0.128 r     2.173
 bzmusic_ctrl/addr_en_reg_syn_8.mi[0]                        net  (fanout = 2)       0.545 r     2.718
 bzmusic_ctrl/addr_en_reg_syn_8                              path2reg0 (LUT5)        0.355       3.073
 Arrival time                                                                        3.073                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 bzmusic_ctrl/addr_en_reg_syn_8.clk (System_clk_dup_4)       net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                  0.000       3.722
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       3.796
 clock uncertainty                                                                   0.000       3.796
 clock recovergence pessimism                                                        0.000       3.796
 Required time                                                                       3.796            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.723ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):     -0.391 ns                                                        
 Start Point:             tune_pwm/clk_pwm_reg_syn_332.clk (rising edge triggered by clock clk)
 End Point:               bzmusic_ctrl/addr_en_reg_syn_8.d[1] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.360ns  (logic 0.567ns, net 0.793ns, 41% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 tune_pwm/clk_pwm_reg_syn_332.clk (kb/HCLK)                  net                     2.045       2.045      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       2.045
---------------------------------------------------------------------------------------------------------
 tune_pwm/clk_pwm_reg_syn_332.q[0]                           clk2q                   0.128 r     2.173
 bzmusic_ctrl/addr_en_reg_syn_8.d[1]                         net  (fanout = 4)       0.793 r     2.966
 bzmusic_ctrl/addr_en_reg_syn_8                              path2reg0 (LUT5)        0.439       3.405
 Arrival time                                                                        3.405                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 bzmusic_ctrl/addr_en_reg_syn_8.clk (System_clk_dup_4)       net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                  0.000       3.722
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       3.796
 clock uncertainty                                                                   0.000       3.796
 clock recovergence pessimism                                                        0.000       3.796
 Required time                                                                       3.796            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.391ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):     -0.391 ns                                                        
 Start Point:             tune_pwm/clk_pwm_reg_syn_332.clk (rising edge triggered by clock clk)
 End Point:               bzmusic_ctrl/addr_en_reg_syn_8.d[0] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.360ns  (logic 0.567ns, net 0.793ns, 41% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 tune_pwm/clk_pwm_reg_syn_332.clk (kb/HCLK)                  net                     2.045       2.045      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       2.045
---------------------------------------------------------------------------------------------------------
 tune_pwm/clk_pwm_reg_syn_332.q[0]                           clk2q                   0.128 r     2.173
 bzmusic_ctrl/addr_en_reg_syn_8.d[0]                         net  (fanout = 4)       0.793 r     2.966
 bzmusic_ctrl/addr_en_reg_syn_8                              path2reg0 (LUT5)        0.439       3.405
 Arrival time                                                                        3.405                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 bzmusic_ctrl/addr_en_reg_syn_8.clk (System_clk_dup_4)       net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                  0.000       3.722
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       3.796
 clock uncertainty                                                                   0.000       3.796
 clock recovergence pessimism                                                        0.000       3.796
 Required time                                                                       3.796            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.391ns          

---------------------------------------------------------------------------------------------------------

Paths for end point bzmusic_ctrl/next_state[1]_syn_240 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):     -0.412 ns                                                        
 Start Point:             bzmusic_ctrl/next_state[1]_syn_271.clk (rising edge triggered by clock clk)
 End Point:               bzmusic_ctrl/next_state[1]_syn_240.mi[0] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.339ns  (logic 0.492ns, net 0.847ns, 36% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 bzmusic_ctrl/next_state[1]_syn_271.clk (kb/HCLK)            net                     2.045       2.045      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       2.045
---------------------------------------------------------------------------------------------------------
 bzmusic_ctrl/next_state[1]_syn_271.q[0]                     clk2q                   0.128 r     2.173
 bzmusic_ctrl/addr_en_reg_syn_8.mi[0]                        net  (fanout = 2)       0.545 r     2.718
 bzmusic_ctrl/addr_en_reg_syn_8.fx[0]                        cell (LUT5)             0.253 r     2.971
 bzmusic_ctrl/next_state[1]_syn_240.mi[0]                    net  (fanout = 2)       0.302 r     3.273
 bzmusic_ctrl/next_state[1]_syn_240                          path2reg0               0.111       3.384
 Arrival time                                                                        3.384                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 bzmusic_ctrl/next_state[1]_syn_240.clk (System_clk_dup_4)   net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                  0.000       3.722
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       3.796
 clock uncertainty                                                                   0.000       3.796
 clock recovergence pessimism                                                        0.000       3.796
 Required time                                                                       3.796            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.412ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):     -0.080 ns                                                        
 Start Point:             tune_pwm/clk_pwm_reg_syn_332.clk (rising edge triggered by clock clk)
 End Point:               bzmusic_ctrl/next_state[1]_syn_240.mi[0] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.671ns  (logic 0.576ns, net 1.095ns, 34% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 tune_pwm/clk_pwm_reg_syn_332.clk (kb/HCLK)                  net                     2.045       2.045      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       2.045
---------------------------------------------------------------------------------------------------------
 tune_pwm/clk_pwm_reg_syn_332.q[0]                           clk2q                   0.128 r     2.173
 bzmusic_ctrl/addr_en_reg_syn_8.d[1]                         net  (fanout = 4)       0.793 r     2.966
 bzmusic_ctrl/addr_en_reg_syn_8.fx[0]                        cell (LUT5)             0.337 r     3.303
 bzmusic_ctrl/next_state[1]_syn_240.mi[0]                    net  (fanout = 2)       0.302 r     3.605
 bzmusic_ctrl/next_state[1]_syn_240                          path2reg0               0.111       3.716
 Arrival time                                                                        3.716                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 bzmusic_ctrl/next_state[1]_syn_240.clk (System_clk_dup_4)   net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                  0.000       3.722
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       3.796
 clock uncertainty                                                                   0.000       3.796
 clock recovergence pessimism                                                        0.000       3.796
 Required time                                                                       3.796            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.080ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):     -0.080 ns                                                        
 Start Point:             tune_pwm/clk_pwm_reg_syn_332.clk (rising edge triggered by clock clk)
 End Point:               bzmusic_ctrl/next_state[1]_syn_240.mi[0] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.671ns  (logic 0.576ns, net 1.095ns, 34% logic)                
 Logic Levels:            1 ( LUT5=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 tune_pwm/clk_pwm_reg_syn_332.clk (kb/HCLK)                  net                     2.045       2.045      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       2.045
---------------------------------------------------------------------------------------------------------
 tune_pwm/clk_pwm_reg_syn_332.q[0]                           clk2q                   0.128 r     2.173
 bzmusic_ctrl/addr_en_reg_syn_8.d[0]                         net  (fanout = 4)       0.793 r     2.966
 bzmusic_ctrl/addr_en_reg_syn_8.fx[0]                        cell (LUT5)             0.337 r     3.303
 bzmusic_ctrl/next_state[1]_syn_240.mi[0]                    net  (fanout = 2)       0.302 r     3.605
 bzmusic_ctrl/next_state[1]_syn_240                          path2reg0               0.111       3.716
 Arrival time                                                                        3.716                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 bzmusic_ctrl/next_state[1]_syn_240.clk (System_clk_dup_4)   net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                  0.000       3.722
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       3.796
 clock uncertainty                                                                   0.000       3.796
 clock recovergence pessimism                                                        0.000       3.796
 Required time                                                                       3.796            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.080ns          

---------------------------------------------------------------------------------------------------------

Paths for end point bzmusic_ctrl/addr_rstn_reg_syn_8 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):     -0.007 ns                                                        
 Start Point:             bzmusic_ctrl/next_state[1]_syn_271.clk (rising edge triggered by clock clk)
 End Point:               bzmusic_ctrl/addr_rstn_reg_syn_8.d[0] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.744ns  (logic 0.635ns, net 1.109ns, 36% logic)                
 Logic Levels:            2 ( LUT2=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 bzmusic_ctrl/next_state[1]_syn_271.clk (kb/HCLK)            net                     2.045       2.045      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       2.045
---------------------------------------------------------------------------------------------------------
 bzmusic_ctrl/next_state[1]_syn_271.q[0]                     clk2q                   0.128 r     2.173
 bzmusic_ctrl/addr_en_reg_syn_8.mi[0]                        net  (fanout = 2)       0.545 r     2.718
 bzmusic_ctrl/addr_en_reg_syn_8.fx[0]                        cell (LUT5)             0.253 r     2.971
 bzmusic_ctrl/addr_rstn_reg_syn_8.d[0]                       net  (fanout = 2)       0.564 r     3.535
 bzmusic_ctrl/addr_rstn_reg_syn_8                            path2reg0 (LUT2)        0.254       3.789
 Arrival time                                                                        3.789                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 bzmusic_ctrl/addr_rstn_reg_syn_8.clk (System_clk_dup_4)     net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                  0.000       3.722
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       3.796
 clock uncertainty                                                                   0.000       3.796
 clock recovergence pessimism                                                        0.000       3.796
 Required time                                                                       3.796            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.007ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.325 ns                                                        
 Start Point:             tune_pwm/clk_pwm_reg_syn_332.clk (rising edge triggered by clock clk)
 End Point:               bzmusic_ctrl/addr_rstn_reg_syn_8.d[0] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         2.076ns  (logic 0.719ns, net 1.357ns, 34% logic)                
 Logic Levels:            2 ( LUT2=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 tune_pwm/clk_pwm_reg_syn_332.clk (kb/HCLK)                  net                     2.045       2.045      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       2.045
---------------------------------------------------------------------------------------------------------
 tune_pwm/clk_pwm_reg_syn_332.q[0]                           clk2q                   0.128 r     2.173
 bzmusic_ctrl/addr_en_reg_syn_8.d[1]                         net  (fanout = 4)       0.793 r     2.966
 bzmusic_ctrl/addr_en_reg_syn_8.fx[0]                        cell (LUT5)             0.337 r     3.303
 bzmusic_ctrl/addr_rstn_reg_syn_8.d[0]                       net  (fanout = 2)       0.564 r     3.867
 bzmusic_ctrl/addr_rstn_reg_syn_8                            path2reg0 (LUT2)        0.254       4.121
 Arrival time                                                                        4.121                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 bzmusic_ctrl/addr_rstn_reg_syn_8.clk (System_clk_dup_4)     net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                  0.000       3.722
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       3.796
 clock uncertainty                                                                   0.000       3.796
 clock recovergence pessimism                                                        0.000       3.796
 Required time                                                                       3.796            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.325ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.325 ns                                                        
 Start Point:             tune_pwm/clk_pwm_reg_syn_332.clk (rising edge triggered by clock clk)
 End Point:               bzmusic_ctrl/addr_rstn_reg_syn_8.d[0] (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         2.076ns  (logic 0.719ns, net 1.357ns, 34% logic)                
 Logic Levels:            2 ( LUT2=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 tune_pwm/clk_pwm_reg_syn_332.clk (kb/HCLK)                  net                     2.045       2.045      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       2.045
---------------------------------------------------------------------------------------------------------
 tune_pwm/clk_pwm_reg_syn_332.q[0]                           clk2q                   0.128 r     2.173
 bzmusic_ctrl/addr_en_reg_syn_8.d[0]                         net  (fanout = 4)       0.793 r     2.966
 bzmusic_ctrl/addr_en_reg_syn_8.fx[0]                        cell (LUT5)             0.337 r     3.303
 bzmusic_ctrl/addr_rstn_reg_syn_8.d[0]                       net  (fanout = 2)       0.564 r     3.867
 bzmusic_ctrl/addr_rstn_reg_syn_8                            path2reg0 (LUT2)        0.254       4.121
 Arrival time                                                                        4.121                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 bzmusic_ctrl/addr_rstn_reg_syn_8.clk (System_clk_dup_4)     net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                  0.000       3.722
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       3.796
 clock uncertainty                                                                   0.000       3.796
 clock recovergence pessimism                                                        0.000       3.796
 Required time                                                                       3.796            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.325ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_logic/Pjgbx6_reg_syn_5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  16.604 ns                                                       
 Start Point:             u_logic/Glphu6_syn_3784.clk (rising edge triggered by clock System_clk)
 End Point:               u_logic/Pjgbx6_reg_syn_5.sr (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         3.032ns  (logic 0.289ns, net 2.743ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Glphu6_syn_3784.clk (System_clk_dup_4)              net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_3784.q[0]                                clk2q                   0.146 r     3.868
 u_logic/Pjgbx6_reg_syn_5.sr                                 net  (fanout = 26)      2.743 r     6.611
 u_logic/Pjgbx6_reg_syn_5                                    path2reg                0.143       6.754
 Arrival time                                                                        6.754                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.493       1.493                    
 u_logic/Pjgbx6_reg_syn_5.clk (System_clk_dup_4)             net                     1.853       3.346      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      23.046
 clock uncertainty                                                                  -0.000      23.046
 clock recovergence pessimism                                                        0.312      23.358
 Required time                                                                      23.358            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.604ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Qf4bx6_reg_syn_5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  16.604 ns                                                       
 Start Point:             u_logic/Glphu6_syn_3784.clk (rising edge triggered by clock System_clk)
 End Point:               u_logic/Qf4bx6_reg_syn_5.sr (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         3.032ns  (logic 0.289ns, net 2.743ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Glphu6_syn_3784.clk (System_clk_dup_4)              net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_3784.q[0]                                clk2q                   0.146 r     3.868
 u_logic/Qf4bx6_reg_syn_5.sr                                 net  (fanout = 26)      2.743 r     6.611
 u_logic/Qf4bx6_reg_syn_5                                    path2reg                0.143       6.754
 Arrival time                                                                        6.754                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.493       1.493                    
 u_logic/Qf4bx6_reg_syn_5.clk (System_clk_dup_4)             net                     1.853       3.346      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      23.046
 clock uncertainty                                                                  -0.000      23.046
 clock recovergence pessimism                                                        0.312      23.358
 Required time                                                                      23.358            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.604ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Glphu6_syn_3746 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  16.923 ns                                                       
 Start Point:             u_logic/Glphu6_syn_3784.clk (rising edge triggered by clock System_clk)
 End Point:               u_logic/Glphu6_syn_3746.sr (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         2.741ns  (logic 0.289ns, net 2.452ns, 10% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Glphu6_syn_3784.clk (System_clk_dup_4)              net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_3784.q[0]                                clk2q                   0.146 r     3.868
 u_logic/Glphu6_syn_3746.sr                                  net  (fanout = 26)      2.452 r     6.320
 u_logic/Glphu6_syn_3746                                     path2reg                0.143       6.463
 Arrival time                                                                        6.463                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.493       1.493                    
 u_logic/Glphu6_syn_3746.clk (System_clk_dup_4)              net                     1.853       3.346      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                 20.000      23.346
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      23.046
 clock uncertainty                                                                  -0.000      23.046
 clock recovergence pessimism                                                        0.340      23.386
 Required time                                                                      23.386            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.923ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point RAMCODE_Interface/reg0_syn_64 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.165 ns                                                        
 Start Point:             u_logic/Ufvhu6_syn_11.clk (rising edge triggered by clock System_clk)
 End Point:               RAMCODE_Interface/reg0_syn_64.sr (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.463ns  (logic 0.196ns, net 0.267ns, 42% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.184       1.184                    
 u_logic/Ufvhu6_syn_11.clk (System_clk_dup_4)                net                     1.756       2.940      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       2.940
---------------------------------------------------------------------------------------------------------
 u_logic/Ufvhu6_syn_11.q[0]                                  clk2q                   0.109 r     3.049
 RAMCODE_Interface/reg0_syn_64.sr                            net  (fanout = 25)      0.267 r     3.316
 RAMCODE_Interface/reg0_syn_64                               path2reg                0.087       3.403
 Arrival time                                                                        3.403                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.302       1.302                    
 RAMCODE_Interface/reg0_syn_64.clk (System_clk_dup_4)        net                     1.930       3.232      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                  0.000       3.232
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       3.485
 clock uncertainty                                                                   0.000       3.485
 clock recovergence pessimism                                                       -0.247       3.238
 Required time                                                                       3.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.165ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Sqqhu6_syn_11 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.189 ns                                                        
 Start Point:             u_logic/Ufvhu6_syn_11.clk (rising edge triggered by clock System_clk)
 End Point:               u_logic/Sqqhu6_syn_11.sr (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.471ns  (logic 0.196ns, net 0.275ns, 41% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.184       1.184                    
 u_logic/Ufvhu6_syn_11.clk (System_clk_dup_4)                net                     1.756       2.940      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       2.940
---------------------------------------------------------------------------------------------------------
 u_logic/Ufvhu6_syn_11.q[0]                                  clk2q                   0.109 r     3.049
 u_logic/Sqqhu6_syn_11.sr                                    net  (fanout = 25)      0.275 r     3.324
 u_logic/Sqqhu6_syn_11                                       path2reg                0.087       3.411
 Arrival time                                                                        3.411                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.302       1.302                    
 u_logic/Sqqhu6_syn_11.clk (System_clk_dup_4)                net                     1.930       3.232      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                  0.000       3.232
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       3.485
 clock uncertainty                                                                   0.000       3.485
 clock recovergence pessimism                                                       -0.263       3.222
 Required time                                                                       3.222            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.189ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/J4xhu6_syn_694 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.253 ns                                                        
 Start Point:             u_logic/J4xhu6_syn_674.clk (rising edge triggered by clock System_clk)
 End Point:               u_logic/J4xhu6_syn_694.sr (rising edge triggered by clock System_clk)
 Clock group:             System_clk                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.551ns  (logic 0.196ns, net 0.355ns, 35% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.184       1.184                    
 u_logic/J4xhu6_syn_674.clk (System_clk_dup_4)               net                     1.756       2.940      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       2.940
---------------------------------------------------------------------------------------------------------
 u_logic/J4xhu6_syn_674.q[0]                                 clk2q                   0.109 r     3.049
 u_logic/J4xhu6_syn_694.sr                                   net  (fanout = 24)      0.355 r     3.404
 u_logic/J4xhu6_syn_694                                      path2reg                0.087       3.491
 Arrival time                                                                        3.491                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.302       1.302                    
 u_logic/J4xhu6_syn_694.clk (System_clk_dup_4)               net                     1.930       3.232      ../../../rtl/CortexM0_SoC.v(3)
 capture clock edge                                                                  0.000       3.232
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       3.485
 clock uncertainty                                                                   0.000       3.485
 clock recovergence pessimism                                                       -0.247       3.238
 Required time                                                                       3.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.253ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: clk                                                      
Clock = clk, period 40ns, rising at 0ns, falling at 20ns

138 endpoints analyzed totally, and 2071262 paths analyzed
3 errors detected : 3 setup errors (TNS = -0.134), 0 hold errors (TNS = 0.000)
Minimum period is 40.134ns
---------------------------------------------------------------------------------------------------------

Paths for end point Matrix_Key_Interface/wr_en_reg_reg_syn_5 (1033989 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -0.134 ns                                                        
 Start Point:             u_logic/Xrohu6_syn_27.clk (rising edge triggered by clock System_clk)
 End Point:               Matrix_Key_Interface/wr_en_reg_reg_syn_5.b[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         18.341ns  (logic 7.297ns, net 11.044ns, 39% logic)              
 Logic Levels:            17 ( LUT5=11 LUT4=3 LUT2=2 LUT3=1 )                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Xrohu6_syn_27.clk (System_clk_dup_4)                net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Xrohu6_syn_27.q[0]                                  clk2q                   0.146 r     3.868
 u_logic/Glphu6_syn_4534.b[1]                                net  (fanout = 16)      1.130 r     4.998
 u_logic/Glphu6_syn_4534.f[1]                                cell (LUT4)             0.333 r     5.331
 u_logic/Glphu6_syn_4193.a[1]                                net  (fanout = 7)       0.615 r     5.946
 u_logic/Glphu6_syn_4193.fx[0]                               cell (LUT5)             0.618 r     6.564
 u_logic/Glphu6_syn_4229.a[0]                                net  (fanout = 2)       0.652 r     7.216
 u_logic/Glphu6_syn_4229.fx[0]                               cell (LUT5)             0.618 r     7.834
 u_logic/Glphu6_syn_4389.a[1]                                net  (fanout = 1)       0.508 r     8.342
 u_logic/Glphu6_syn_4389.f[1]                                cell (LUT5)             0.424 r     8.766
 u_logic/Glphu6_syn_4764.a[1]                                net  (fanout = 1)       0.456 r     9.222
 u_logic/Glphu6_syn_4764.f[1]                                cell (LUT3)             0.408 r     9.630
 u_logic/Glphu6_syn_4406.a[1]                                net  (fanout = 1)       0.456 r    10.086
 u_logic/Glphu6_syn_4406.f[1]                                cell (LUT5)             0.424 r    10.510
 u_logic/Pzkpw6_reg_syn_599.b[1]                             net  (fanout = 4)       0.622 r    11.132
 u_logic/Pzkpw6_reg_syn_599.f[1]                             cell (LUT5)             0.431 r    11.563
 u_logic/Pzkpw6_reg_syn_601.a[0]                             net  (fanout = 9)       0.877 r    12.440
 u_logic/Pzkpw6_reg_syn_601.fx[0]                            cell (LUT5)             0.618 r    13.058
 u_logic/Pzkpw6_reg_syn_506.d[1]                             net  (fanout = 3)       0.715 r    13.773
 u_logic/Pzkpw6_reg_syn_506.f[1]                             cell (LUT5)             0.262 r    14.035
 u_logic/P8phu6_syn_549.d[0]                                 net  (fanout = 5)       0.470 r    14.505
 u_logic/P8phu6_syn_549.f[0]                                 cell (LUT2)             0.262 r    14.767
 u_logic/P8phu6_syn_436.d[0]                                 net  (fanout = 3)       0.615 r    15.382
 u_logic/P8phu6_syn_436.f[0]                                 cell (LUT2)             0.262 r    15.644
 u_logic/P8phu6_syn_477.d[1]                                 net  (fanout = 5)       0.918 r    16.562
 u_logic/P8phu6_syn_477.f[1]                                 cell (LUT4)             0.262 r    16.824
 u_logic/Tivhu6_syn_427.d[1]                                 net  (fanout = 2)       0.502 r    17.326
 u_logic/Tivhu6_syn_427.f[1]                                 cell (LUT4)             0.262 r    17.588
 LCD_Interface/reg1_syn_154.c[0]                             net  (fanout = 56)      1.178 r    18.766
 LCD_Interface/reg1_syn_154.fx[0]                            cell (LUT5)             0.448 r    19.214
 QN8027_IIC_Interface/write_en_syn_12.b[1]                   net  (fanout = 8)       0.536 r    19.750
 QN8027_IIC_Interface/write_en_syn_12.f[1]                   cell (LUT5)             0.431 r    20.181
 QN8027_IIC_Interface/write_en_syn_14.b[1]                   net  (fanout = 4)       0.319 r    20.500
 QN8027_IIC_Interface/write_en_syn_14.f[1]                   cell (LUT5)             0.431 r    20.931
 Matrix_Key_Interface/wr_en_reg_reg_syn_5.b[1]               net  (fanout = 8)       0.475 r    21.406
 Matrix_Key_Interface/wr_en_reg_reg_syn_5                    path2reg0 (LUT5)        0.657      22.063
 Arrival time                                                                       22.063                  (17 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 Matrix_Key_Interface/wr_en_reg_reg_syn_5.clk (kb/HCLK)      net                     2.045       2.045      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.000      21.929
 Required time                                                                      21.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.134ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.134 ns                                                        
 Start Point:             u_logic/Xrohu6_syn_27.clk (rising edge triggered by clock System_clk)
 End Point:               Matrix_Key_Interface/wr_en_reg_reg_syn_5.b[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         18.341ns  (logic 7.297ns, net 11.044ns, 39% logic)              
 Logic Levels:            17 ( LUT5=11 LUT4=3 LUT2=2 LUT3=1 )                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Xrohu6_syn_27.clk (System_clk_dup_4)                net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Xrohu6_syn_27.q[0]                                  clk2q                   0.146 r     3.868
 u_logic/Glphu6_syn_4534.b[1]                                net  (fanout = 16)      1.130 r     4.998
 u_logic/Glphu6_syn_4534.f[1]                                cell (LUT4)             0.333 r     5.331
 u_logic/Glphu6_syn_4193.a[0]                                net  (fanout = 7)       0.615 r     5.946
 u_logic/Glphu6_syn_4193.fx[0]                               cell (LUT5)             0.618 r     6.564
 u_logic/Glphu6_syn_4229.a[0]                                net  (fanout = 2)       0.652 r     7.216
 u_logic/Glphu6_syn_4229.fx[0]                               cell (LUT5)             0.618 r     7.834
 u_logic/Glphu6_syn_4389.a[1]                                net  (fanout = 1)       0.508 r     8.342
 u_logic/Glphu6_syn_4389.f[1]                                cell (LUT5)             0.424 r     8.766
 u_logic/Glphu6_syn_4764.a[1]                                net  (fanout = 1)       0.456 r     9.222
 u_logic/Glphu6_syn_4764.f[1]                                cell (LUT3)             0.408 r     9.630
 u_logic/Glphu6_syn_4406.a[1]                                net  (fanout = 1)       0.456 r    10.086
 u_logic/Glphu6_syn_4406.f[1]                                cell (LUT5)             0.424 r    10.510
 u_logic/Pzkpw6_reg_syn_599.b[1]                             net  (fanout = 4)       0.622 r    11.132
 u_logic/Pzkpw6_reg_syn_599.f[1]                             cell (LUT5)             0.431 r    11.563
 u_logic/Pzkpw6_reg_syn_601.a[0]                             net  (fanout = 9)       0.877 r    12.440
 u_logic/Pzkpw6_reg_syn_601.fx[0]                            cell (LUT5)             0.618 r    13.058
 u_logic/Pzkpw6_reg_syn_506.d[1]                             net  (fanout = 3)       0.715 r    13.773
 u_logic/Pzkpw6_reg_syn_506.f[1]                             cell (LUT5)             0.262 r    14.035
 u_logic/P8phu6_syn_549.d[0]                                 net  (fanout = 5)       0.470 r    14.505
 u_logic/P8phu6_syn_549.f[0]                                 cell (LUT2)             0.262 r    14.767
 u_logic/P8phu6_syn_436.d[0]                                 net  (fanout = 3)       0.615 r    15.382
 u_logic/P8phu6_syn_436.f[0]                                 cell (LUT2)             0.262 r    15.644
 u_logic/P8phu6_syn_477.d[1]                                 net  (fanout = 5)       0.918 r    16.562
 u_logic/P8phu6_syn_477.f[1]                                 cell (LUT4)             0.262 r    16.824
 u_logic/Tivhu6_syn_427.d[1]                                 net  (fanout = 2)       0.502 r    17.326
 u_logic/Tivhu6_syn_427.f[1]                                 cell (LUT4)             0.262 r    17.588
 LCD_Interface/reg1_syn_154.c[0]                             net  (fanout = 56)      1.178 r    18.766
 LCD_Interface/reg1_syn_154.fx[0]                            cell (LUT5)             0.448 r    19.214
 QN8027_IIC_Interface/write_en_syn_12.b[1]                   net  (fanout = 8)       0.536 r    19.750
 QN8027_IIC_Interface/write_en_syn_12.f[1]                   cell (LUT5)             0.431 r    20.181
 QN8027_IIC_Interface/write_en_syn_14.b[1]                   net  (fanout = 4)       0.319 r    20.500
 QN8027_IIC_Interface/write_en_syn_14.f[1]                   cell (LUT5)             0.431 r    20.931
 Matrix_Key_Interface/wr_en_reg_reg_syn_5.b[1]               net  (fanout = 8)       0.475 r    21.406
 Matrix_Key_Interface/wr_en_reg_reg_syn_5                    path2reg0 (LUT5)        0.657      22.063
 Arrival time                                                                       22.063                  (17 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 Matrix_Key_Interface/wr_en_reg_reg_syn_5.clk (kb/HCLK)      net                     2.045       2.045      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.000      21.929
 Required time                                                                      21.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.134ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.134 ns                                                        
 Start Point:             u_logic/Xrohu6_syn_27.clk (rising edge triggered by clock System_clk)
 End Point:               Matrix_Key_Interface/wr_en_reg_reg_syn_5.b[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         18.341ns  (logic 7.297ns, net 11.044ns, 39% logic)              
 Logic Levels:            17 ( LUT5=11 LUT4=3 LUT2=2 LUT3=1 )                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Xrohu6_syn_27.clk (System_clk_dup_4)                net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Xrohu6_syn_27.q[0]                                  clk2q                   0.146 r     3.868
 u_logic/Glphu6_syn_4534.b[1]                                net  (fanout = 16)      1.130 r     4.998
 u_logic/Glphu6_syn_4534.f[1]                                cell (LUT4)             0.333 r     5.331
 u_logic/Glphu6_syn_4193.a[1]                                net  (fanout = 7)       0.615 r     5.946
 u_logic/Glphu6_syn_4193.fx[0]                               cell (LUT5)             0.618 r     6.564
 u_logic/Glphu6_syn_4229.a[1]                                net  (fanout = 2)       0.652 r     7.216
 u_logic/Glphu6_syn_4229.fx[0]                               cell (LUT5)             0.618 r     7.834
 u_logic/Glphu6_syn_4389.a[1]                                net  (fanout = 1)       0.508 r     8.342
 u_logic/Glphu6_syn_4389.f[1]                                cell (LUT5)             0.424 r     8.766
 u_logic/Glphu6_syn_4764.a[1]                                net  (fanout = 1)       0.456 r     9.222
 u_logic/Glphu6_syn_4764.f[1]                                cell (LUT3)             0.408 r     9.630
 u_logic/Glphu6_syn_4406.a[1]                                net  (fanout = 1)       0.456 r    10.086
 u_logic/Glphu6_syn_4406.f[1]                                cell (LUT5)             0.424 r    10.510
 u_logic/Pzkpw6_reg_syn_599.b[1]                             net  (fanout = 4)       0.622 r    11.132
 u_logic/Pzkpw6_reg_syn_599.f[1]                             cell (LUT5)             0.431 r    11.563
 u_logic/Pzkpw6_reg_syn_601.a[1]                             net  (fanout = 9)       0.877 r    12.440
 u_logic/Pzkpw6_reg_syn_601.fx[0]                            cell (LUT5)             0.618 r    13.058
 u_logic/Pzkpw6_reg_syn_506.d[1]                             net  (fanout = 3)       0.715 r    13.773
 u_logic/Pzkpw6_reg_syn_506.f[1]                             cell (LUT5)             0.262 r    14.035
 u_logic/P8phu6_syn_549.d[0]                                 net  (fanout = 5)       0.470 r    14.505
 u_logic/P8phu6_syn_549.f[0]                                 cell (LUT2)             0.262 r    14.767
 u_logic/P8phu6_syn_436.d[0]                                 net  (fanout = 3)       0.615 r    15.382
 u_logic/P8phu6_syn_436.f[0]                                 cell (LUT2)             0.262 r    15.644
 u_logic/P8phu6_syn_477.d[1]                                 net  (fanout = 5)       0.918 r    16.562
 u_logic/P8phu6_syn_477.f[1]                                 cell (LUT4)             0.262 r    16.824
 u_logic/Tivhu6_syn_427.d[1]                                 net  (fanout = 2)       0.502 r    17.326
 u_logic/Tivhu6_syn_427.f[1]                                 cell (LUT4)             0.262 r    17.588
 LCD_Interface/reg1_syn_154.c[0]                             net  (fanout = 56)      1.178 r    18.766
 LCD_Interface/reg1_syn_154.fx[0]                            cell (LUT5)             0.448 r    19.214
 QN8027_IIC_Interface/write_en_syn_12.b[1]                   net  (fanout = 8)       0.536 r    19.750
 QN8027_IIC_Interface/write_en_syn_12.f[1]                   cell (LUT5)             0.431 r    20.181
 QN8027_IIC_Interface/write_en_syn_14.b[1]                   net  (fanout = 4)       0.319 r    20.500
 QN8027_IIC_Interface/write_en_syn_14.f[1]                   cell (LUT5)             0.431 r    20.931
 Matrix_Key_Interface/wr_en_reg_reg_syn_5.b[0]               net  (fanout = 8)       0.475 r    21.406
 Matrix_Key_Interface/wr_en_reg_reg_syn_5                    path2reg0 (LUT5)        0.657      22.063
 Arrival time                                                                       22.063                  (17 lvl)      

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 Matrix_Key_Interface/wr_en_reg_reg_syn_5.clk (kb/HCLK)      net                     2.045       2.045      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.000      21.929
 Required time                                                                      21.929            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.134ns          

---------------------------------------------------------------------------------------------------------

Paths for end point Row[3]_syn_4 (67 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     9.172 ns                                                        
 Start Point:             u_logic/Vhspw6_reg_syn_88.clk (rising edge triggered by clock System_clk)
 End Point:               Row[3]_syn_4.do[0] (rising edge triggered by clock clk)         
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         8.902ns  (logic 2.181ns, net 6.721ns, 24% logic)                
 Logic Levels:            5 ( LUT5=4 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Vhspw6_reg_syn_88.clk (System_clk_dup_4)            net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Vhspw6_reg_syn_88.q[0]                              clk2q                   0.146 r     3.868
 u_logic/Glphu6_syn_4238.c[1]                                net  (fanout = 26)      0.615 r     4.483
 u_logic/Glphu6_syn_4238.f[1]                                cell (LUT5)             0.348 r     4.831
 u_logic/Bfjpw6_reg_syn_2956.a[0]                            net  (fanout = 26)      1.066 r     5.897
 u_logic/Bfjpw6_reg_syn_2956.f[0]                            cell (LUT5)             0.424 r     6.321
 u_logic/Glphu6_syn_3698.a[1]                                net  (fanout = 2)       0.861 r     7.182
 u_logic/Glphu6_syn_3698.f[1]                                cell (LUT5)             0.424 r     7.606
 u_logic/Bfjpw6_reg_syn_3006.b[1]                            net  (fanout = 5)       0.711 r     8.317
 u_logic/Bfjpw6_reg_syn_3006.f[1]                            cell (LUT5)             0.431 r     8.748
 u_logic/Qijpw6_reg_syn_358.a[0]                             net  (fanout = 4)       1.320 r    10.068
 u_logic/Qijpw6_reg_syn_358.f[0]                             cell (LUT4)             0.408 r    10.476
 Row[3]_syn_4.do[0]                                          net  (fanout = 8)       2.148 r    12.624
 Row[3]_syn_4                                                path2reg                0.000      12.624
 Arrival time                                                                       12.624                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 Row[3]_syn_4.osclk (kb/HCLK)                                net                     1.857       1.857      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                 20.000      21.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      21.796
 clock uncertainty                                                                  -0.000      21.796
 clock recovergence pessimism                                                        0.000      21.796
 Required time                                                                      21.796            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               9.172ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     9.213 ns                                                        
 Start Point:             u_logic/Bfjpw6_reg_syn_3082.clk (rising edge triggered by clock System_clk)
 End Point:               Row[3]_syn_4.do[0] (rising edge triggered by clock clk)         
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         8.861ns  (logic 2.095ns, net 6.766ns, 23% logic)                
 Logic Levels:            5 ( LUT5=4 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Bfjpw6_reg_syn_3082.clk (System_clk_dup_4)          net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Bfjpw6_reg_syn_3082.q[0]                            clk2q                   0.146 r     3.868
 u_logic/Glphu6_syn_4238.d[1]                                net  (fanout = 38)      0.660 r     4.528
 u_logic/Glphu6_syn_4238.f[1]                                cell (LUT5)             0.262 r     4.790
 u_logic/Bfjpw6_reg_syn_2956.a[0]                            net  (fanout = 26)      1.066 r     5.856
 u_logic/Bfjpw6_reg_syn_2956.f[0]                            cell (LUT5)             0.424 r     6.280
 u_logic/Glphu6_syn_3698.a[1]                                net  (fanout = 2)       0.861 r     7.141
 u_logic/Glphu6_syn_3698.f[1]                                cell (LUT5)             0.424 r     7.565
 u_logic/Bfjpw6_reg_syn_3006.b[1]                            net  (fanout = 5)       0.711 r     8.276
 u_logic/Bfjpw6_reg_syn_3006.f[1]                            cell (LUT5)             0.431 r     8.707
 u_logic/Qijpw6_reg_syn_358.a[0]                             net  (fanout = 4)       1.320 r    10.027
 u_logic/Qijpw6_reg_syn_358.f[0]                             cell (LUT4)             0.408 r    10.435
 Row[3]_syn_4.do[0]                                          net  (fanout = 8)       2.148 r    12.583
 Row[3]_syn_4                                                path2reg                0.000      12.583
 Arrival time                                                                       12.583                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 Row[3]_syn_4.osclk (kb/HCLK)                                net                     1.857       1.857      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                 20.000      21.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      21.796
 clock uncertainty                                                                  -0.000      21.796
 clock recovergence pessimism                                                        0.000      21.796
 Required time                                                                      21.796            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               9.213ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     9.410 ns                                                        
 Start Point:             u_logic/Vmipw6_reg_syn_100.clk (rising edge triggered by clock System_clk)
 End Point:               Row[3]_syn_4.do[0] (rising edge triggered by clock clk)         
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         8.664ns  (logic 2.181ns, net 6.483ns, 25% logic)                
 Logic Levels:            5 ( LUT5=2 LUT4=2 LUT2=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Vmipw6_reg_syn_100.clk (System_clk_dup_4)           net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Vmipw6_reg_syn_100.q[1]                             clk2q                   0.146 r     3.868
 u_logic/Tgfpw6[15]_syn_32.c[0]                              net  (fanout = 34)      0.715 r     4.583
 u_logic/Tgfpw6[15]_syn_32.f[0]                              cell (LUT2)             0.348 r     4.931
 u_logic/Bfjpw6_reg_syn_3088.a[1]                            net  (fanout = 35)      1.086 r     6.017
 u_logic/Bfjpw6_reg_syn_3088.f[1]                            cell (LUT4)             0.424 r     6.441
 u_logic/Bfjpw6_reg_syn_3546.b[0]                            net  (fanout = 1)       0.699 r     7.140
 u_logic/Bfjpw6_reg_syn_3546.f[0]                            cell (LUT5)             0.431 r     7.571
 u_logic/Bfjpw6_reg_syn_3006.a[1]                            net  (fanout = 1)       0.515 r     8.086
 u_logic/Bfjpw6_reg_syn_3006.f[1]                            cell (LUT5)             0.424 r     8.510
 u_logic/Qijpw6_reg_syn_358.a[0]                             net  (fanout = 4)       1.320 r     9.830
 u_logic/Qijpw6_reg_syn_358.f[0]                             cell (LUT4)             0.408 r    10.238
 Row[3]_syn_4.do[0]                                          net  (fanout = 8)       2.148 r    12.386
 Row[3]_syn_4                                                path2reg                0.000      12.386
 Arrival time                                                                       12.386                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 Row[3]_syn_4.osclk (kb/HCLK)                                net                     1.857       1.857      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                 20.000      21.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      21.796
 clock uncertainty                                                                  -0.000      21.796
 clock recovergence pessimism                                                        0.000      21.796
 Required time                                                                      21.796            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               9.410ns          

---------------------------------------------------------------------------------------------------------

Paths for end point Row[2]_syn_4 (71 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     9.909 ns                                                        
 Start Point:             u_logic/Vhspw6_reg_syn_88.clk (rising edge triggered by clock System_clk)
 End Point:               Row[2]_syn_4.do[0] (rising edge triggered by clock clk)         
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         8.165ns  (logic 2.190ns, net 5.975ns, 26% logic)                
 Logic Levels:            5 ( LUT5=4 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Vhspw6_reg_syn_88.clk (System_clk_dup_4)            net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Vhspw6_reg_syn_88.q[0]                              clk2q                   0.146 r     3.868
 u_logic/Glphu6_syn_4238.c[1]                                net  (fanout = 26)      0.615 r     4.483
 u_logic/Glphu6_syn_4238.f[1]                                cell (LUT5)             0.348 r     4.831
 u_logic/W2vhu6_syn_438.a[0]                                 net  (fanout = 26)      1.084 r     5.915
 u_logic/W2vhu6_syn_438.f[0]                                 cell (LUT5)             0.424 r     6.339
 u_logic/Mlmpw6_reg_syn_8.a[0]                               net  (fanout = 3)       0.470 r     6.809
 u_logic/Mlmpw6_reg_syn_8.f[0]                               cell (LUT5)             0.424 r     7.233
 u_logic/Bfjpw6_reg_syn_2964.a[1]                            net  (fanout = 1)       0.618 r     7.851
 u_logic/Bfjpw6_reg_syn_2964.f[1]                            cell (LUT5)             0.424 r     8.275
 u_logic/Mpohu6_syn_14.a[0]                                  net  (fanout = 10)      1.324 r     9.599
 u_logic/Mpohu6_syn_14.f[0]                                  cell (LUT4)             0.424 r    10.023
 Row[2]_syn_4.do[0]                                          net  (fanout = 10)      1.864 r    11.887
 Row[2]_syn_4                                                path2reg                0.000      11.887
 Arrival time                                                                       11.887                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 Row[2]_syn_4.osclk (kb/HCLK)                                net                     1.857       1.857      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                 20.000      21.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      21.796
 clock uncertainty                                                                  -0.000      21.796
 clock recovergence pessimism                                                        0.000      21.796
 Required time                                                                      21.796            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               9.909ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     9.950 ns                                                        
 Start Point:             u_logic/Bfjpw6_reg_syn_3082.clk (rising edge triggered by clock System_clk)
 End Point:               Row[2]_syn_4.do[0] (rising edge triggered by clock clk)         
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         8.124ns  (logic 2.104ns, net 6.020ns, 25% logic)                
 Logic Levels:            5 ( LUT5=4 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Bfjpw6_reg_syn_3082.clk (System_clk_dup_4)          net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Bfjpw6_reg_syn_3082.q[0]                            clk2q                   0.146 r     3.868
 u_logic/Glphu6_syn_4238.d[1]                                net  (fanout = 38)      0.660 r     4.528
 u_logic/Glphu6_syn_4238.f[1]                                cell (LUT5)             0.262 r     4.790
 u_logic/W2vhu6_syn_438.a[0]                                 net  (fanout = 26)      1.084 r     5.874
 u_logic/W2vhu6_syn_438.f[0]                                 cell (LUT5)             0.424 r     6.298
 u_logic/Mlmpw6_reg_syn_8.a[0]                               net  (fanout = 3)       0.470 r     6.768
 u_logic/Mlmpw6_reg_syn_8.f[0]                               cell (LUT5)             0.424 r     7.192
 u_logic/Bfjpw6_reg_syn_2964.a[1]                            net  (fanout = 1)       0.618 r     7.810
 u_logic/Bfjpw6_reg_syn_2964.f[1]                            cell (LUT5)             0.424 r     8.234
 u_logic/Mpohu6_syn_14.a[0]                                  net  (fanout = 10)      1.324 r     9.558
 u_logic/Mpohu6_syn_14.f[0]                                  cell (LUT4)             0.424 r     9.982
 Row[2]_syn_4.do[0]                                          net  (fanout = 10)      1.864 r    11.846
 Row[2]_syn_4                                                path2reg                0.000      11.846
 Arrival time                                                                       11.846                  (5 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 Row[2]_syn_4.osclk (kb/HCLK)                                net                     1.857       1.857      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                 20.000      21.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      21.796
 clock uncertainty                                                                  -0.000      21.796
 clock recovergence pessimism                                                        0.000      21.796
 Required time                                                                      21.796            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               9.950ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     10.199 ns                                                       
 Start Point:             u_logic/Bfjpw6_reg_syn_3104.clk (rising edge triggered by clock System_clk)
 End Point:               Row[2]_syn_4.do[0] (rising edge triggered by clock clk)         
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         7.875ns  (logic 1.780ns, net 6.095ns, 22% logic)                
 Logic Levels:            4 ( LUT5=3 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Bfjpw6_reg_syn_3104.clk (System_clk_dup_4)          net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Bfjpw6_reg_syn_3104.q[0]                            clk2q                   0.146 r     3.868
 u_logic/Glphu6_syn_4177.b[1]                                net  (fanout = 29)      1.098 r     4.966
 u_logic/Glphu6_syn_4177.f[1]                                cell (LUT5)             0.431 r     5.397
 cpuresetn_reg_syn_61.c[0]                                   net  (fanout = 11)      1.089 r     6.486
 cpuresetn_reg_syn_61.f[0]                                   cell (LUT5)             0.348 r     6.834
 u_logic/Bfjpw6_reg_syn_2964.b[1]                            net  (fanout = 2)       0.720 r     7.554
 u_logic/Bfjpw6_reg_syn_2964.f[1]                            cell (LUT5)             0.431 r     7.985
 u_logic/Mpohu6_syn_14.a[0]                                  net  (fanout = 10)      1.324 r     9.309
 u_logic/Mpohu6_syn_14.f[0]                                  cell (LUT4)             0.424 r     9.733
 Row[2]_syn_4.do[0]                                          net  (fanout = 10)      1.864 r    11.597
 Row[2]_syn_4                                                path2reg                0.000      11.597
 Arrival time                                                                       11.597                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 Row[2]_syn_4.osclk (kb/HCLK)                                net                     1.857       1.857      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                 20.000      21.857
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      21.796
 clock uncertainty                                                                  -0.000      21.796
 clock recovergence pessimism                                                        0.000      21.796
 Required time                                                                      21.796            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              10.199ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point bzmusic_ctrl/next_state[1]_syn_271 (22 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.611 ns                                                        
 Start Point:             bzmusic_ctrl/next_state[1]_syn_271.clk (rising edge triggered by clock clk)
 End Point:               bzmusic_ctrl/next_state[1]_syn_271.c[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.672ns  (logic 0.350ns, net 0.322ns, 52% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 bzmusic_ctrl/next_state[1]_syn_271.clk (kb/HCLK)            net                     1.938       1.938      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 bzmusic_ctrl/next_state[1]_syn_271.q[0]                     clk2q                   0.109 r     2.047
 bzmusic_ctrl/next_state[1]_syn_271.c[0]                     net  (fanout = 2)       0.322 r     2.369
 bzmusic_ctrl/next_state[1]_syn_271                          path2reg0 (LUT3)        0.241       2.610
 Arrival time                                                                        2.610                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 bzmusic_ctrl/next_state[1]_syn_271.clk (kb/HCLK)            net                     2.130       2.130      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.192       1.999
 Required time                                                                       1.999            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.611ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.699 ns                                                        
 Start Point:             tune_pwm/clk_pwm_reg_syn_332.clk (rising edge triggered by clock clk)
 End Point:               bzmusic_ctrl/next_state[1]_syn_271.b[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.805ns  (logic 0.428ns, net 0.377ns, 53% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 tune_pwm/clk_pwm_reg_syn_332.clk (kb/HCLK)                  net                     1.938       1.938      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 tune_pwm/clk_pwm_reg_syn_332.q[0]                           clk2q                   0.109 r     2.047
 bzmusic_ctrl/next_state[1]_syn_271.b[0]                     net  (fanout = 4)       0.377 r     2.424
 bzmusic_ctrl/next_state[1]_syn_271                          path2reg0 (LUT3)        0.319       2.743
 Arrival time                                                                        2.743                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 bzmusic_ctrl/next_state[1]_syn_271.clk (kb/HCLK)            net                     2.130       2.130      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.699ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.833 ns                                                        
 Start Point:             keyboard/reg1_syn_107.clk (rising edge triggered by clock clk)  
 End Point:               bzmusic_ctrl/next_state[1]_syn_271.d[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         1.939ns  (logic 0.686ns, net 1.253ns, 35% logic)                
 Logic Levels:            3 ( LUT4=2 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 keyboard/reg1_syn_107.clk (kb/HCLK)                         net                     1.938       1.938      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 keyboard/reg1_syn_107.q[0]                                  clk2q                   0.109 r     2.047
 keyboard/reg1_syn_95.b[1]                                   net  (fanout = 2)       0.111 r     2.158
 keyboard/reg1_syn_95.f[1]                                   cell (LUT4)             0.235 r     2.393
 keyboard/reg1_syn_95.d[0]                                   net  (fanout = 1)       0.104 r     2.497
 keyboard/reg1_syn_95.f[0]                                   cell (LUT4)             0.126 r     2.623
 bzmusic_ctrl/next_state[1]_syn_271.d[0]                     net  (fanout = 10)      1.038 r     3.661
 bzmusic_ctrl/next_state[1]_syn_271                          path2reg0 (LUT3)        0.216       3.877
 Arrival time                                                                        3.877                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 bzmusic_ctrl/next_state[1]_syn_271.clk (kb/HCLK)            net                     2.130       2.130      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.833ns          

---------------------------------------------------------------------------------------------------------

Paths for end point keyboard/scan_clk_reg_syn_9 (33 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.620 ns                                                        
 Start Point:             keyboard/scan_clk_reg_syn_9.clk (rising edge triggered by clock clk)
 End Point:               keyboard/scan_clk_reg_syn_9.c[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.681ns  (logic 0.350ns, net 0.331ns, 51% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 keyboard/scan_clk_reg_syn_9.clk (kb/HCLK)                   net                     1.938       1.938      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 keyboard/scan_clk_reg_syn_9.q[1]                            clk2q                   0.109 r     2.047
 keyboard/scan_clk_reg_syn_9.c[1]                            net  (fanout = 2)       0.331 r     2.378
 keyboard/scan_clk_reg_syn_9                                 path2reg1               0.241       2.619
 Arrival time                                                                        2.619                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 keyboard/scan_clk_reg_syn_9.clk (kb/HCLK)                   net                     2.130       2.130      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.192       1.999
 Required time                                                                       1.999            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.620ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.419 ns                                                        
 Start Point:             keyboard/reg0_syn_211.clk (rising edge triggered by clock clk)  
 End Point:               keyboard/scan_clk_reg_syn_9.d[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         1.525ns  (logic 0.577ns, net 0.948ns, 37% logic)                
 Logic Levels:            3 ( LUT4=2 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 keyboard/reg0_syn_211.clk (kb/HCLK)                         net                     1.938       1.938      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 keyboard/reg0_syn_211.q[0]                                  clk2q                   0.109 r     2.047
 keyboard/reg0_syn_211.d[0]                                  net  (fanout = 2)       0.322 r     2.369
 keyboard/reg0_syn_211.f[0]                                  cell (LUT4)             0.126 r     2.495
 keyboard/reg0_syn_199.d[0]                                  net  (fanout = 1)       0.208 r     2.703
 keyboard/reg0_syn_199.f[0]                                  cell (LUT4)             0.126 r     2.829
 keyboard/scan_clk_reg_syn_9.d[1]                            net  (fanout = 7)       0.418 r     3.247
 keyboard/scan_clk_reg_syn_9                                 path2reg1               0.216       3.463
 Arrival time                                                                        3.463                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 keyboard/scan_clk_reg_syn_9.clk (kb/HCLK)                   net                     2.130       2.130      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.419ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.438 ns                                                        
 Start Point:             keyboard/reg0_syn_199.clk (rising edge triggered by clock clk)  
 End Point:               keyboard/scan_clk_reg_syn_9.d[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         1.528ns  (logic 0.686ns, net 0.842ns, 44% logic)                
 Logic Levels:            3 ( LUT4=2 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 keyboard/reg0_syn_199.clk (kb/HCLK)                         net                     1.938       1.938      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 keyboard/reg0_syn_199.q[1]                                  clk2q                   0.109 r     2.047
 keyboard/reg0_syn_211.b[0]                                  net  (fanout = 2)       0.216 r     2.263
 keyboard/reg0_syn_211.f[0]                                  cell (LUT4)             0.235 r     2.498
 keyboard/reg0_syn_199.d[0]                                  net  (fanout = 1)       0.208 r     2.706
 keyboard/reg0_syn_199.f[0]                                  cell (LUT4)             0.126 r     2.832
 keyboard/scan_clk_reg_syn_9.d[1]                            net  (fanout = 7)       0.418 r     3.250
 keyboard/scan_clk_reg_syn_9                                 path2reg1               0.216       3.466
 Arrival time                                                                        3.466                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 keyboard/scan_clk_reg_syn_9.clk (kb/HCLK)                   net                     2.130       2.130      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.163       2.028
 Required time                                                                       2.028            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.438ns          

---------------------------------------------------------------------------------------------------------

Paths for end point tune_pwm/clk_pwm_reg_syn_332 (21 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.783 ns                                                        
 Start Point:             tune_pwm/clk_pwm_reg_syn_332.clk (rising edge triggered by clock clk)
 End Point:               tune_pwm/clk_pwm_reg_syn_332.b[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.844ns  (logic 0.514ns, net 0.330ns, 60% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 tune_pwm/clk_pwm_reg_syn_332.clk (kb/HCLK)                  net                     1.938       1.938      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 tune_pwm/clk_pwm_reg_syn_332.q[0]                           clk2q                   0.109 r     2.047
 tune_pwm/clk_pwm_reg_syn_332.b[0]                           net  (fanout = 4)       0.330 r     2.377
 tune_pwm/clk_pwm_reg_syn_332                                path2reg0 (LUT3)        0.405       2.782
 Arrival time                                                                        2.782                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 tune_pwm/clk_pwm_reg_syn_332.clk (kb/HCLK)                  net                     2.130       2.130      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.192       1.999
 Required time                                                                       1.999            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.783ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.858 ns                                                        
 Start Point:             keyboard/reg1_syn_107.clk (rising edge triggered by clock clk)  
 End Point:               tune_pwm/clk_pwm_reg_syn_332.d[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         1.964ns  (logic 0.739ns, net 1.225ns, 37% logic)                
 Logic Levels:            3 ( LUT4=2 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 keyboard/reg1_syn_107.clk (kb/HCLK)                         net                     1.938       1.938      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 keyboard/reg1_syn_107.q[0]                                  clk2q                   0.109 r     2.047
 keyboard/reg1_syn_95.b[1]                                   net  (fanout = 2)       0.111 r     2.158
 keyboard/reg1_syn_95.f[1]                                   cell (LUT4)             0.235 r     2.393
 keyboard/reg1_syn_95.d[0]                                   net  (fanout = 1)       0.104 r     2.497
 keyboard/reg1_syn_95.f[0]                                   cell (LUT4)             0.126 r     2.623
 tune_pwm/clk_pwm_reg_syn_332.d[0]                           net  (fanout = 10)      1.010 r     3.633
 tune_pwm/clk_pwm_reg_syn_332                                path2reg0 (LUT3)        0.269       3.902
 Arrival time                                                                        3.902                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 tune_pwm/clk_pwm_reg_syn_332.clk (kb/HCLK)                  net                     2.130       2.130      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.858ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.888 ns                                                        
 Start Point:             keyboard/reg1_syn_92.clk (rising edge triggered by clock clk)   
 End Point:               tune_pwm/clk_pwm_reg_syn_332.d[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         1.994ns  (logic 0.655ns, net 1.339ns, 32% logic)                
 Logic Levels:            3 ( LUT4=2 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 keyboard/reg1_syn_92.clk (kb/HCLK)                          net                     1.938       1.938      ../../../rtl/Keyboard.v(2)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 keyboard/reg1_syn_92.q[0]                                   clk2q                   0.109 r     2.047
 keyboard/reg1_syn_95.c[1]                                   net  (fanout = 2)       0.225 r     2.272
 keyboard/reg1_syn_95.f[1]                                   cell (LUT4)             0.151 r     2.423
 keyboard/reg1_syn_95.d[0]                                   net  (fanout = 1)       0.104 r     2.527
 keyboard/reg1_syn_95.f[0]                                   cell (LUT4)             0.126 r     2.653
 tune_pwm/clk_pwm_reg_syn_332.d[0]                           net  (fanout = 10)      1.010 r     3.663
 tune_pwm/clk_pwm_reg_syn_332                                path2reg0 (LUT3)        0.269       3.932
 Arrival time                                                                        3.932                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 tune_pwm/clk_pwm_reg_syn_332.clk (kb/HCLK)                  net                     2.130       2.130      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.147       2.044
 Required time                                                                       2.044            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.888ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point Matrix_Key_Interface/wr_en_reg_reg_syn_5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  16.814 ns                                                       
 Start Point:             u_logic/Pzkpw6_reg_syn_512.clk (rising edge triggered by clock System_clk)
 End Point:               Matrix_Key_Interface/wr_en_reg_reg_syn_5.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         1.209ns  (logic 0.289ns, net 0.920ns, 23% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.660       1.660                    
 u_logic/Pzkpw6_reg_syn_512.clk (System_clk_dup_4)           net                     2.062       3.722      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       3.722
---------------------------------------------------------------------------------------------------------
 u_logic/Pzkpw6_reg_syn_512.q[0]                             clk2q                   0.146 r     3.868
 Matrix_Key_Interface/wr_en_reg_reg_syn_5.sr                 net  (fanout = 46)      0.920 r     4.788
 Matrix_Key_Interface/wr_en_reg_reg_syn_5                    path2reg                0.143       4.931
 Arrival time                                                                        4.931                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 Matrix_Key_Interface/wr_en_reg_reg_syn_5.clk (kb/HCLK)      net                     2.045       2.045      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.000      21.745
 Required time                                                                      21.745            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.814ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point Matrix_Key_Interface/wr_en_reg_reg_syn_5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   1.389 ns                                                        
 Start Point:             u_logic/Pzkpw6_reg_syn_512.clk (rising edge triggered by clock System_clk)
 End Point:               Matrix_Key_Interface/wr_en_reg_reg_syn_5.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.832ns  (logic 0.196ns, net 0.636ns, 23% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 System_clk                                                                          0.000       0.000                    
 System_clk_syn_5.ipad                                       hier                    0.000       0.000                    
 System_clk_syn_5.di                                         cell (PAD)              1.184       1.184                    
 u_logic/Pzkpw6_reg_syn_512.clk (System_clk_dup_4)           net                     1.756       2.940      ../../../rtl/CortexM0_SoC.v(3)
 launch clock edge                                                                   0.000       2.940
---------------------------------------------------------------------------------------------------------
 u_logic/Pzkpw6_reg_syn_512.q[0]                             clk2q                   0.109 r     3.049
 Matrix_Key_Interface/wr_en_reg_reg_syn_5.sr                 net  (fanout = 46)      0.636 r     3.685
 Matrix_Key_Interface/wr_en_reg_reg_syn_5                    path2reg                0.087       3.772
 Arrival time                                                                        3.772                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 CLK_gen/pll_inst.clkc[4]                                                            0.000       0.000                    
 Matrix_Key_Interface/wr_en_reg_reg_syn_5.clk (kb/HCLK)      net                     2.130       2.130      ../../../rtl/Keyboard.v(2)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                        0.000       2.383
 Required time                                                                       2.383            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.389ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: more than 1,000,000,000 (STA coverage = 95.58%)
Timing violations: 12 setup errors, and 7 hold errors.
Minimal setup slack: -1.902, minimal hold slack: -0.723

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  System_clk (50.0MHz)                          21.902ns      45.658MHz        0.480ns      1381     -214.233ns
	  clk (25.0MHz)                                 40.134ns      24.917MHz        0.254ns        36       -0.134ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 5 clock net(s): 
	CLK_gen/clk0_out
	LED_Interface/light_clk_syn_4
	QN_REF24MHz_dup_1
	SWCLK_syn_4
	keyboard/scan_clk_syn_4

---------------------------------------------------------------------------------------------------------
