# Abhiram Suriyanarayanan 🎓💻

## 📞 Contact Information
- **Phone:** (📱) [984-382-9443](tel:9843829443)  
- **Email:** ✉️ [asuriya@ncsu.edu](mailto:asuriya@ncsu.edu)  
- **LinkedIn:** 🔗 [Abhiram Suriyanarayanan](https://www.linkedin.com/in/abhiram-suriyanarayanan-844b1a19b)  

---

## 🎓 Education

### 🌟 North Carolina State University
- **Degree:** Masters of Science, Computer Engineering  
- **Duration:** Aug 2024 – May 2026  
- **GPA:** 📊 4.0/4.0  
- **Coursework:**  
  - 🖥️ ASIC and FPGA Design using Verilog  
  - ✅ ASIC Verification  
  - 🚀 Architecture of Parallel Computers  
  - 🧠 Microprocessor Architecture  
  - 🛠️ Embedded Systems Architecture  
  - 📘 Compiler Optimization and Scheduling  

### 🏅 Amrita Vishwa Vidyapeetham
- **Degree:** Bachelor of Technology, Electrical and Electronics Engineering  
- **Duration:** Jun 2018 – Jun 2022  

---

## 🛠️ Technical Skills
- **Programming & Design:** 🖥️ SystemVerilog, Digital FSM Design, Hardware Simulation, Synopsys, Python, MATLAB, C++, C Programming, Embedded Systems, Embedded C, LabVIEW, NI-TestStand.  
- **Project Management:** 📊 Azure DevOps, Agile methodologies, Software Development Life Cycle (SDLC).  

---

## 💡 Project Experience

### 🔧 Hardware-Based Transformer with Scaled Dot-Product Attention in Verilog
- Designed and implemented a Transformer model in Verilog for NLP tasks, integrating components such as self-attention, multi-head attention, positional encoding, and embedding mechanisms.  
- Developed Scaled Dot-Product Attention by optimizing query, key, and value matrices for efficient processing.  
- Utilized SRAM for matrix storage and computation, enhancing processing speed and managing large data sets.  
- **GitHub:** [🌐 View Project](#)

### 🚀 Cache and Memory Hierarchy Design Simulator with Stream Buffer
- Developed a cache and memory hierarchy simulator with L1 and L2 (n-way associative) caches using a least recently used (LRU) replacement policy.  
- Integrated a prefetch unit to proactively fetch data, reducing cache misses and improving system throughput.  
- Analyzed miss rate and access time trends to optimize system behavior.  
- **GitHub:** [🌐 View Project](#)

### 🤖 Implementation of a Hybrid Branch Predictor Simulator with Bimodal and Gshare Components
- Developed a simulator for Bimodal, Gshare, and Hybrid branch predictors in C++ to analyze performance across predictor models.  
- Conducted testing by varying bit widths and observing impacts on misprediction rates.  
- Analyzed misprediction patterns to determine optimal configurations.  
- **GitHub:** [🌐 View Project](#)

### 🏗️ Simulator for Out-of-Order Superscalar Processor with Dynamic Scheduling
- Developed a cycle-accurate simulator for an out-of-order superscalar processor, focusing on dynamic scheduling.  
- Modeled each pipeline stage, tracking instruction timing and simulating processor behavior.  
- **GitHub:** [🌐 View Project](#)

---

## 💼 Professional Experience

### 🛠️ Soliton Technologies, Project Engineer (Contract Software Engineer, 3M)
- Managed the lifecycle of four LabVIEW-based automation plugins for the 3M CRPL team, earning a perfect 5/5 customer satisfaction rating.  
- Integrated TCP/IP protocol for DUT interfacing and seamlessly incorporated plugins into the existing framework.  
- Developed a LabVIEW application to simulate I2C communication, supporting configurable clock frequency, addressing modes, and voltage levels.  
- Led Agile projects using Scrum to deliver high-quality plugins on schedule.  

### 🔌 Dextroware Devices, Product Intern
- Developed an OTA firmware update module, reducing device maintenance time by 40% and minimizing user downtime.  
- Engineered a battery tracking system with interrupt-based monitoring, achieving over 95% accuracy and extending device operation by 20%.  
- Integrated Coulomb Counter with power-saving algorithms, reducing power consumption by 15% and improving device lifespan.  

---

🌟 *This README showcases my academic and professional journey, technical expertise, and notable projects. Feel free to connect with me for further discussions!*
