0.6
2018.2
Jun 14 2018
20:07:38
/home/jayd/ultra96_demo/ultra96_demo.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/home/jayd/ultra96_demo/ultra96_demo.srcs/sources_1/new/u96_arbiter.v,1542855123,verilog,,,,arbiter;arbiter_tb,,,,,,,,
