// ../rtl/project_define.svh

// files from Efabless Caravel SOC
// ../rtl/defines.v
// ../rtl/user_defines.v
  
// ------------------------------------------------
// User Project
//../rtl/debug_regs.v
//../rtl/__user_project_wrapper.v
// ------------------------------------------------
// axilite_axis
../rtl/axilite_master.sv
../rtl/axilite_slave.sv
../rtl/axis_master.sv
../rtl/axis_slave.sv
../rtl/axi_ctrl_logic.sv
../rtl/axil_axis.sv

// axis_switch
../rtl/axis_switch.v

// config_ctrl
../rtl/config_ctrl.v

// fsic_clkrst
../rtl/fsic_clkrst.v

// io_serdes
../rtl/io_serdes.v
../rtl/fsic_coreclk_phase_cnt.v
../rtl/fsic_io_serdes_rx.v
../rtl/fsic_io_serdes_tx.v

// logic_analyzer
../rtl/logic_anlz.dummy_io.vd

// mprj_io
../rtl/mprj_io.dummy_io.vd

// user_subsys
../rtl/user_subsys.all.v

../rtl/fsic.vo
../rtl/user_project_wrapper.v
// -------------------------------------------------
  
  ../rtl/housekeeping_spi.v
  ../rtl/housekeeping.v
  
  ../rtl/mgmt_protect_hv.v
  ../rtl/mgmt_protect.v
  
  ../rtl/clock_div.v
  ../rtl/caravel_clocking.v
  
  ../rtl/buff_flash_clkrst.v
  
  
  ../rtl/ring_osc2x13.v
  ../rtl/digital_pll_controller.v
  ../rtl/digital_pll.v
  
  ../rtl/gpio_logic_high.v
  ../rtl/gpio_signal_buffering.v
  
  // ../rtl/defines.v
  ../rtl/ibex_all.v
  
  ../rtl/picorv32.v
  // ../rtl/VexRiscv_LiteDebug.v
  // ../rtl/VexRiscv_MinDebugCache.v
  ../rtl/VexRiscv_MinDebug.v
  
  ../rtl/mprj_logic_high.v
  ../rtl/mprj2_logic_high.v
  ../rtl/mgmt_core.v
  ../rtl/mgmt_core_wrapper.v
  
  ../rtl/pads.v
  
  ../rtl/mprj_io.v
  ../rtl/chip_io.v
  
  ../rtl/gpio_defaults_block.v
  ../rtl/gpio_control_block.v
  
  ../rtl/constant_block.v
  ../rtl/user_id_programming.v
  ../rtl/simple_por.v
  ../rtl/xres_buf.v
  ../rtl/spare_logic_block.v
  ../rtl/caravel_power_routing.v
  ../rtl/copyright_block.v
  ../rtl/caravel_motto.v
  ../rtl/caravel_logo.v
  ../rtl/open_source.v
  ../rtl/user_id_textblock.v
  ../gate/caravel.v
