#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Nov 18 20:47:17 2021
# Process ID: 22584
# Current directory: C:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.runs/impl_1
# Command line: vivado.exe -log brandonBlockDesign_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source brandonBlockDesign_wrapper.tcl -notrace
# Log file: C:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.runs/impl_1/brandonBlockDesign_wrapper.vdi
# Journal file: C:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source brandonBlockDesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brandon.hahn/ip_repo/brandonPixelControl_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brandon.hahn/ip_repo/audio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brandon.hahn/ip_repo/brandonColors_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brandon.hahn/Downloads/ee324Game-brandonBranch/ee324Game-brandonBranch'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brandon.hahn/Downloads/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:brandonInputIP:1.0'. The one found in IP location 'c:/Users/brandon.hahn/Downloads/ee324Game-brandonBranch/ee324Game-brandonBranch/brandonInputIP_1.0/brandonInputIP_1.0' will take precedence over the same IP in location c:/Users/brandon.hahn/Downloads/ee324Game-brandonBranch/ee324Game-brandonBranch
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.cache/ip 
Command: link_design -top brandonBlockDesign_wrapper -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_brandonColors_0_1/brandonBlockDesign_brandonColors_0_1.dcp' for cell 'brandonBlockDesign_i/brandonColors_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_brandonInputIP_0_0/brandonBlockDesign_brandonInputIP_0_0.dcp' for cell 'brandonBlockDesign_i/brandonInputIP_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_brandon_height_and_w_0_4/brandonBlockDesign_brandon_height_and_w_0_4.dcp' for cell 'brandonBlockDesign_i/brandon_height_and_w_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_brandon_height_and_w_0_5/brandonBlockDesign_brandon_height_and_w_0_5.dcp' for cell 'brandonBlockDesign_i/brandon_height_and_w_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_brandon_height_and_w_0_6/brandonBlockDesign_brandon_height_and_w_0_6.dcp' for cell 'brandonBlockDesign_i/brandon_height_and_w_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_brandon_height_and_w_0_7/brandonBlockDesign_brandon_height_and_w_0_7.dcp' for cell 'brandonBlockDesign_i/brandon_height_and_w_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_brandon_led_ip_0_0/brandonBlockDesign_brandon_led_ip_0_0.dcp' for cell 'brandonBlockDesign_i/brandon_led_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_clk_wiz_0_1/brandonBlockDesign_clk_wiz_0_1.dcp' for cell 'brandonBlockDesign_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_gameTopMod_0_1/brandonBlockDesign_gameTopMod_0_1.dcp' for cell 'brandonBlockDesign_i/gameTopMod_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_hdmi_tx_0_0/brandonBlockDesign_hdmi_tx_0_0.dcp' for cell 'brandonBlockDesign_i/hdmi_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_pixGenSource_0_1/brandonBlockDesign_pixGenSource_0_1.dcp' for cell 'brandonBlockDesign_i/pixGenSource_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_processing_system7_0_0/brandonBlockDesign_processing_system7_0_0.dcp' for cell 'brandonBlockDesign_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_rst_ps7_0_50M_0/brandonBlockDesign_rst_ps7_0_50M_0.dcp' for cell 'brandonBlockDesign_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_xbar_1/brandonBlockDesign_xbar_1.dcp' for cell 'brandonBlockDesign_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_auto_pc_0/brandonBlockDesign_auto_pc_0.dcp' for cell 'brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1281.188 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_processing_system7_0_0/brandonBlockDesign_processing_system7_0_0.xdc] for cell 'brandonBlockDesign_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_processing_system7_0_0/brandonBlockDesign_processing_system7_0_0.xdc] for cell 'brandonBlockDesign_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_rst_ps7_0_50M_0/brandonBlockDesign_rst_ps7_0_50M_0_board.xdc] for cell 'brandonBlockDesign_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_rst_ps7_0_50M_0/brandonBlockDesign_rst_ps7_0_50M_0_board.xdc] for cell 'brandonBlockDesign_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_rst_ps7_0_50M_0/brandonBlockDesign_rst_ps7_0_50M_0.xdc] for cell 'brandonBlockDesign_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_rst_ps7_0_50M_0/brandonBlockDesign_rst_ps7_0_50M_0.xdc] for cell 'brandonBlockDesign_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_clk_wiz_0_1/brandonBlockDesign_clk_wiz_0_1_board.xdc] for cell 'brandonBlockDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_clk_wiz_0_1/brandonBlockDesign_clk_wiz_0_1_board.xdc] for cell 'brandonBlockDesign_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_clk_wiz_0_1/brandonBlockDesign_clk_wiz_0_1.xdc] for cell 'brandonBlockDesign_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_clk_wiz_0_1/brandonBlockDesign_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_clk_wiz_0_1/brandonBlockDesign_clk_wiz_0_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1591.867 ; gain = 310.680
Finished Parsing XDC File [c:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.gen/sources_1/bd/brandonBlockDesign/ip/brandonBlockDesign_clk_wiz_0_1/brandonBlockDesign_clk_wiz_0_1.xdc] for cell 'brandonBlockDesign_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/brandon.hahn/Downloads/ee324Game-brandonBranch/ee324Game-brandonBranch/BlackboardRevB_MasterXDC.xdc]
Finished Parsing XDC File [C:/Users/brandon.hahn/Downloads/ee324Game-brandonBranch/ee324Game-brandonBranch/BlackboardRevB_MasterXDC.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1591.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1591.867 ; gain = 310.680
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1591.867 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 2134d0b76

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1611.723 ; gain = 19.855

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14760a555

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1808.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 36 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ee1ccd53

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1808.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 226213f66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.492 . Memory (MB): peak = 1808.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 169 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 226213f66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.563 . Memory (MB): peak = 1808.598 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 226213f66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.579 . Memory (MB): peak = 1808.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e7c5a59d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.606 . Memory (MB): peak = 1808.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              36  |                                              1  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               4  |             169  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1808.598 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 223a00408

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.733 . Memory (MB): peak = 1808.598 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 223a00408

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1808.598 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 223a00408

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1808.598 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1808.598 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 223a00408

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1808.598 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1808.598 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.runs/impl_1/brandonBlockDesign_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file brandonBlockDesign_wrapper_drc_opted.rpt -pb brandonBlockDesign_wrapper_drc_opted.pb -rpx brandonBlockDesign_wrapper_drc_opted.rpx
Command: report_drc -file brandonBlockDesign_wrapper_drc_opted.rpt -pb brandonBlockDesign_wrapper_drc_opted.pb -rpx brandonBlockDesign_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.runs/impl_1/brandonBlockDesign_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1860.551 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b115f2e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1860.551 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d79788d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.580 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1269ca1f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1269ca1f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1860.551 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1269ca1f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a1cf8656

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1833b91e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1986b2a2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 156 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 60 nets or LUTs. Breaked 0 LUT, combined 60 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1860.551 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1860.551 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             60  |                    60  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           15  |              0  |                     8  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           15  |             60  |                    68  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: c462e42f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1860.551 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: f0a219e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1860.551 ; gain = 0.000
Phase 2 Global Placement | Checksum: f0a219e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d4afd22c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 111de914f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11b4242eb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13653e79d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: d7224943

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 141beaf18

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ff9299a3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: f81f4bbf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1c7f53bb4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1860.551 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c7f53bb4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 172843fa0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.583 | TNS=-342.089 |
Phase 1 Physical Synthesis Initialization | Checksum: cd77d849

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1860.551 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 107d2ca7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1860.551 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 172843fa0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-13.952. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1948807f2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.551 ; gain = 0.000

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.551 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1948807f2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1948807f2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1948807f2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.551 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1948807f2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1860.551 ; gain = 0.000

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.551 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 274864e5d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.551 ; gain = 0.000
Ending Placer Task | Checksum: 19062b248

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.551 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1860.551 ; gain = 7.727
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.349 . Memory (MB): peak = 1860.551 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.runs/impl_1/brandonBlockDesign_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file brandonBlockDesign_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1860.551 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file brandonBlockDesign_wrapper_utilization_placed.rpt -pb brandonBlockDesign_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file brandonBlockDesign_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1860.551 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.67s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1860.551 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.952 | TNS=-328.875 |
Phase 1 Physical Synthesis Initialization | Checksum: b38732f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.481 . Memory (MB): peak = 1860.551 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.952 | TNS=-328.875 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: b38732f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.500 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.952 | TNS=-328.875 |
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_o[4].  Did not re-place instance brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_o[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Created 2 instances.
INFO: [Physopt 32-735] Processed net brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.943 | TNS=-328.866 |
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srlopt_n_15.  Did not re-place instance brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srlopt_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/pixGenSource_0/inst/R[1]_INST_0_i_1_n_0.  Did not re-place instance brandonBlockDesign_i/pixGenSource_0/inst/R[1]_INST_0_i_1
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/R[1]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2.  Did not re-place instance brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_4
INFO: [Physopt 32-81] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2. Replicated 3 times.
INFO: [Physopt 32-735] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.932 | TNS=-328.323 |
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_o[26].  Did not re-place instance brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_o[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0_i_1_n_0.  Did not re-place instance brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0_i_1
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2.  Did not re-place instance brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_4
INFO: [Physopt 32-134] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1__6_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__31_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__31_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__31_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/pixGenSource_0/inst/B[7].  Did not re-place instance brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/B[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/width[3].  Did not re-place instance brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[3]
INFO: [Physopt 32-572] Net brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/width[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/width[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_o[26].  Did not re-place instance brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_o[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0_i_1_n_0.  Did not re-place instance brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0_i_1
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2.  Did not re-place instance brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_4
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1__6_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__31_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__31_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/pixGenSource_0/inst/B[7].  Did not re-place instance brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/B[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/width[3].  Did not re-place instance brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[3]
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/width[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.932 | TNS=-328.323 |
Phase 3 Critical Path Optimization | Checksum: b38732f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1860.551 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.932 | TNS=-328.323 |
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_o[26].  Did not re-place instance brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_o[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0_i_1_n_0.  Did not re-place instance brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0_i_1
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2.  Did not re-place instance brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_4
INFO: [Physopt 32-134] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1__6_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__31_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__31_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__31_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/pixGenSource_0/inst/B[7].  Did not re-place instance brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/B[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/width[3].  Did not re-place instance brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[3]
INFO: [Physopt 32-572] Net brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/width[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/width[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_o[26].  Did not re-place instance brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_o[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0_i_1_n_0.  Did not re-place instance brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0_i_1
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2.  Did not re-place instance brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_4
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on10_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1__6_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__31_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__31_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/pixGenSource_0/inst/B[7].  Did not re-place instance brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/pixGenSource_0/inst/B[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/width[3].  Did not re-place instance brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[3]
INFO: [Physopt 32-702] Processed net brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/width[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.932 | TNS=-328.323 |
Phase 4 Critical Path Optimization | Checksum: b38732f4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1860.551 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1860.551 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-13.932 | TNS=-328.323 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.020  |          0.552  |            5  |              0  |                     2  |           0  |           2  |  00:00:05  |
|  Total          |          0.020  |          0.552  |            5  |              0  |                     2  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1860.551 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 152806270

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1860.551 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
189 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1860.551 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.374 . Memory (MB): peak = 1860.551 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.runs/impl_1/brandonBlockDesign_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c92c7838 ConstDB: 0 ShapeSum: 56e59998 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b6ca49c6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.055 ; gain = 41.836
Post Restoration Checksum: NetGraph: e9fca91c NumContArr: cccda0aa Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b6ca49c6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1917.055 ; gain = 41.836

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b6ca49c6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1923.109 ; gain = 47.891

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b6ca49c6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1923.109 ; gain = 47.891
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1349de391

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1931.395 ; gain = 56.176
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.897| TNS=-279.459| WHS=-0.338 | THS=-43.049|

Phase 2 Router Initialization | Checksum: ff12bafd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1934.797 ; gain = 59.578

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00351914 %
  Global Horizontal Routing Utilization  = 0.00873162 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3635
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3623
  Number of Partially Routed Nets     = 12
  Number of Node Overlaps             = 24


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: ff12bafd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1936.973 ; gain = 61.754
Phase 3 Initial Routing | Checksum: 20e213bf9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1936.973 ; gain = 61.754

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 432
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.220| TNS=-285.427| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f9783c8d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1936.973 ; gain = 61.754

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.760| TNS=-296.314| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: dc10c85c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1936.992 ; gain = 61.773
Phase 4 Rip-up And Reroute | Checksum: dc10c85c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1936.992 ; gain = 61.773

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14f82bd6e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1936.992 ; gain = 61.773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.220| TNS=-285.427| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15db7760c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1936.992 ; gain = 61.773

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15db7760c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1936.992 ; gain = 61.773
Phase 5 Delay and Skew Optimization | Checksum: 15db7760c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1936.992 ; gain = 61.773

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16763e415

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1936.992 ; gain = 61.773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.220| TNS=-285.427| WHS=-0.037 | THS=-0.041 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 171d5a909

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1936.992 ; gain = 61.773
Phase 6.1 Hold Fix Iter | Checksum: 171d5a909

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1936.992 ; gain = 61.773
Phase 6 Post Hold Fix | Checksum: 144ed9bd3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1936.992 ; gain = 61.773

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.87289 %
  Global Horizontal Routing Utilization  = 2.43888 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: eb974423

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1936.992 ; gain = 61.773

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: eb974423

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1938.004 ; gain = 62.785

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15638b53c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1938.004 ; gain = 62.785

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 150b1ba3e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1938.004 ; gain = 62.785
INFO: [Route 35-57] Estimated Timing Summary | WNS=-12.220| TNS=-285.427| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 150b1ba3e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1938.004 ; gain = 62.785
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1938.004 ; gain = 62.785

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
207 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1938.004 ; gain = 77.453
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.460 . Memory (MB): peak = 1947.879 ; gain = 9.875
INFO: [Common 17-1381] The checkpoint 'C:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.runs/impl_1/brandonBlockDesign_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file brandonBlockDesign_wrapper_drc_routed.rpt -pb brandonBlockDesign_wrapper_drc_routed.pb -rpx brandonBlockDesign_wrapper_drc_routed.rpx
Command: report_drc -file brandonBlockDesign_wrapper_drc_routed.rpt -pb brandonBlockDesign_wrapper_drc_routed.pb -rpx brandonBlockDesign_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.runs/impl_1/brandonBlockDesign_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file brandonBlockDesign_wrapper_methodology_drc_routed.rpt -pb brandonBlockDesign_wrapper_methodology_drc_routed.pb -rpx brandonBlockDesign_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file brandonBlockDesign_wrapper_methodology_drc_routed.rpt -pb brandonBlockDesign_wrapper_methodology_drc_routed.pb -rpx brandonBlockDesign_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.runs/impl_1/brandonBlockDesign_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file brandonBlockDesign_wrapper_power_routed.rpt -pb brandonBlockDesign_wrapper_power_summary_routed.pb -rpx brandonBlockDesign_wrapper_power_routed.rpx
Command: report_power -file brandonBlockDesign_wrapper_power_routed.rpt -pb brandonBlockDesign_wrapper_power_summary_routed.pb -rpx brandonBlockDesign_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
219 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file brandonBlockDesign_wrapper_route_status.rpt -pb brandonBlockDesign_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file brandonBlockDesign_wrapper_timing_summary_routed.rpt -pb brandonBlockDesign_wrapper_timing_summary_routed.pb -rpx brandonBlockDesign_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file brandonBlockDesign_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file brandonBlockDesign_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file brandonBlockDesign_wrapper_bus_skew_routed.rpt -pb brandonBlockDesign_wrapper_bus_skew_routed.pb -rpx brandonBlockDesign_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force brandonBlockDesign_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net brandonBlockDesign_i/gameTopMod_0/inst/v_counter/VDE0 is a gated clock net sourced by a combinational pin brandonBlockDesign_i/gameTopMod_0/inst/v_counter/VDE_reg_i_1/O, cell brandonBlockDesign_i/gameTopMod_0/inst/v_counter/VDE_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./brandonBlockDesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/brandon.hahn/ee324_game_vivado_school_computer/ee324_game_vivado_school_computer.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Nov 18 20:49:14 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2413.621 ; gain = 433.160
INFO: [Common 17-206] Exiting Vivado at Thu Nov 18 20:49:14 2021...
