Source Block: hdl/library/common/up_tdd_cntrl.v@207:344@HdlStmProcess
  assign up_rreq_s = (up_raddr[13:8] == 6'h20) ? up_rreq : 1'b0;
  assign up_preset_s = ~up_resetn;

  // processor write interface

  always @(negedge up_rstn or posedge up_clk) begin
    if (up_rstn == 0) begin
      up_wack <= 1'h0;
      up_scratch <= 32'h0;
      up_resetn <= 1'h0;
      up_tdd_start <= 1'h0;
      up_tdd_counter_reset <= 1'h0;
      up_tdd_enable <= 1'h0;
      up_tdd_secondary <= 1'h0;
      up_tdd_counter_init <= 22'h0;
      up_tdd_frame_length <= 22'h0;
      up_tdd_burst_en <= 1'h0;
      up_tdd_continuous_rx <= 1'h0;
      up_tdd_continuous_tx <= 1'h0;
      up_tdd_burst_count <= 6'h0;
      up_tdd_vco_rx_on_1 <= 22'h0;
      up_tdd_vco_rx_off_1 <= 22'h0;
      up_tdd_vco_tx_on_1 <= 22'h0;
      up_tdd_vco_tx_off_1 <= 22'h0;
      up_tdd_rx_on_1 <= 22'h0;
      up_tdd_rx_off_1 <= 22'h0;
      up_tdd_tx_on_1 <= 22'h0;
      up_tdd_tx_off_1 <= 22'h0;
      up_tdd_tx_dp_on_1 <= 22'h0;
      up_tdd_vco_rx_on_2 <= 22'h0;
      up_tdd_vco_rx_off_2 <= 22'h0;
      up_tdd_vco_tx_on_2 <= 22'h0;
      up_tdd_vco_tx_off_2 <= 22'h0;
      up_tdd_rx_on_2 <= 22'h0;
      up_tdd_rx_off_2 <= 22'h0;
      up_tdd_tx_on_2 <= 22'h0;
      up_tdd_tx_off_2 <= 22'h0;
      up_tdd_tx_dp_on_2 <= 22'h0;
    end else begin
      up_wack <= up_wreq_s;
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h02)) begin
        up_scratch <= up_wdata;
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h10)) begin
        up_resetn <= up_wdata[0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h11)) begin
          up_tdd_enable <= up_wdata[0];
      end
      if (up_tdd_start == 1) begin
        if (up_cntrl_xfer_done == 1) begin
          up_tdd_start <= 1'h0;
          up_tdd_counter_reset <= 1'h0;
        end
      end else if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h11)) begin
        up_tdd_counter_reset <= up_wdata[2];
        up_tdd_start <= up_wdata[1];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h12)) begin
        up_tdd_burst_count <= up_wdata[21:16];
        up_tdd_continuous_rx <= up_wdata[3];
        up_tdd_continuous_tx <= up_wdata[2];
        up_tdd_burst_en <= up_wdata[1];
        up_tdd_secondary <= up_wdata[0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h13)) begin
        up_tdd_counter_init <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h14)) begin
        up_tdd_frame_length <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h20)) begin
        up_tdd_vco_rx_on_1 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h21)) begin
        up_tdd_vco_rx_off_1 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h22)) begin
        up_tdd_vco_tx_on_1 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h23)) begin
        up_tdd_vco_tx_off_1 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h24)) begin
        up_tdd_rx_on_1 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h25)) begin
        up_tdd_rx_off_1 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h26)) begin
        up_tdd_tx_on_1 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h27)) begin
        up_tdd_tx_off_1 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h28)) begin
        up_tdd_tx_dp_on_1 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h29)) begin
        up_tdd_tx_dp_off_1 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h20)) begin
        up_tdd_vco_rx_on_2 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h21)) begin
        up_tdd_vco_rx_off_2 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h22)) begin
        up_tdd_vco_tx_on_2 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h23)) begin
        up_tdd_vco_tx_off_2 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h32)) begin
        up_tdd_rx_on_2 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h33)) begin
        up_tdd_rx_off_2 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h34)) begin
        up_tdd_tx_on_2 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h35)) begin
        up_tdd_tx_off_2 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h36)) begin
        up_tdd_tx_dp_on_2 <= up_wdata[21:0];
      end
      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h37)) begin
        up_tdd_tx_dp_off_2 <= up_wdata[21:0];
      end
    end
  end

  // processor read interface

  always @(negedge up_rstn or posedge up_clk) begin
    if (up_rstn == 0) begin

Diff Content:
- 216       up_resetn <= 1'h0;
- 217       up_tdd_start <= 1'h0;
- 218       up_tdd_counter_reset <= 1'h0;
- 221       up_tdd_counter_init <= 22'h0;
- 222       up_tdd_frame_length <= 22'h0;
- 223       up_tdd_burst_en <= 1'h0;
- 224       up_tdd_continuous_rx <= 1'h0;
- 225       up_tdd_continuous_tx <= 1'h0;
- 226       up_tdd_burst_count <= 6'h0;
- 227       up_tdd_vco_rx_on_1 <= 22'h0;
- 228       up_tdd_vco_rx_off_1 <= 22'h0;
- 229       up_tdd_vco_tx_on_1 <= 22'h0;
- 230       up_tdd_vco_tx_off_1 <= 22'h0;
- 231       up_tdd_rx_on_1 <= 22'h0;
- 232       up_tdd_rx_off_1 <= 22'h0;
- 233       up_tdd_tx_on_1 <= 22'h0;
- 234       up_tdd_tx_off_1 <= 22'h0;
- 235       up_tdd_tx_dp_on_1 <= 22'h0;
- 236       up_tdd_vco_rx_on_2 <= 22'h0;
- 237       up_tdd_vco_rx_off_2 <= 22'h0;
- 238       up_tdd_vco_tx_on_2 <= 22'h0;
- 239       up_tdd_vco_tx_off_2 <= 22'h0;
- 240       up_tdd_rx_on_2 <= 22'h0;
- 241       up_tdd_rx_off_2 <= 22'h0;
- 242       up_tdd_tx_on_2 <= 22'h0;
- 243       up_tdd_tx_off_2 <= 22'h0;
- 244       up_tdd_tx_dp_on_2 <= 22'h0;
- 247       if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h02)) begin
- 248         up_scratch <= up_wdata;
- 249       end
- 251         up_resetn <= up_wdata[0];
- 254           up_tdd_enable <= up_wdata[0];
- 255       end
- 256       if (up_tdd_start == 1) begin
- 257         if (up_cntrl_xfer_done == 1) begin
- 258           up_tdd_start <= 1'h0;
- 259           up_tdd_counter_reset <= 1'h0;
- 260         end
- 261       end else if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h11)) begin
- 262         up_tdd_counter_reset <= up_wdata[2];
- 263         up_tdd_start <= up_wdata[1];
- 266         up_tdd_burst_count <= up_wdata[21:16];
- 267         up_tdd_continuous_rx <= up_wdata[3];
- 268         up_tdd_continuous_tx <= up_wdata[2];
- 269         up_tdd_burst_en <= up_wdata[1];
- 270         up_tdd_secondary <= up_wdata[0];
- 273         up_tdd_counter_init <= up_wdata[21:0];
- 274       end
- 275       if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h14)) begin
- 276         up_tdd_frame_length <= up_wdata[21:0];
- 279         up_tdd_vco_rx_on_1 <= up_wdata[21:0];
- 281       if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h21)) begin
- 282         up_tdd_vco_rx_off_1 <= up_wdata[21:0];
- 285         up_tdd_vco_tx_on_1 <= up_wdata[21:0];
- 288         up_tdd_vco_tx_off_1 <= up_wdata[21:0];
- 291         up_tdd_rx_on_1 <= up_wdata[21:0];
- 294         up_tdd_rx_off_1 <= up_wdata[21:0];
- 297         up_tdd_tx_on_1 <= up_wdata[21:0];
- 300         up_tdd_tx_off_1 <= up_wdata[21:0];
- 303         up_tdd_tx_dp_on_1 <= up_wdata[21:0];
- 306         up_tdd_tx_dp_off_1 <= up_wdata[21:0];
- 309         up_tdd_vco_rx_on_2 <= up_wdata[21:0];
- 312         up_tdd_vco_rx_off_2 <= up_wdata[21:0];
- 315         up_tdd_vco_tx_on_2 <= up_wdata[21:0];
- 318         up_tdd_vco_tx_off_2 <= up_wdata[21:0];
- 321         up_tdd_rx_on_2 <= up_wdata[21:0];
- 324         up_tdd_rx_off_2 <= up_wdata[21:0];
- 327         up_tdd_tx_on_2 <= up_wdata[21:0];
- 330         up_tdd_tx_off_2 <= up_wdata[21:0];
- 333         up_tdd_tx_dp_on_2 <= up_wdata[21:0];
- 336         up_tdd_tx_dp_off_2 <= up_wdata[21:0];
+ 244       up_tdd_txnrx_only_en <= 1'h0;
+ 244       up_tdd_txnrx_only <= 1'h0;
+ 244       up_tdd_counter_init <= 24'h0;
+ 244       up_tdd_frame_length <= 24'h0;
+ 244       up_tdd_burst_count <= 8'h0;
+ 244       up_tdd_vco_rx_on_1 <= 24'h0;
+ 244       up_tdd_vco_rx_off_1 <= 24'h0;
+ 244       up_tdd_vco_tx_on_1 <= 24'h0;
+ 244       up_tdd_vco_tx_off_1 <= 24'h0;
+ 244       up_tdd_rx_on_1 <= 24'h0;
+ 244       up_tdd_rx_off_1 <= 24'h0;
+ 244       up_tdd_tx_on_1 <= 24'h0;
+ 244       up_tdd_tx_off_1 <= 24'h0;
+ 244       up_tdd_tx_dp_on_1 <= 24'h0;
+ 244       up_tdd_vco_rx_on_2 <= 24'h0;
+ 244       up_tdd_vco_rx_off_2 <= 24'h0;
+ 244       up_tdd_vco_tx_on_2 <= 24'h0;
+ 244       up_tdd_vco_tx_off_2 <= 24'h0;
+ 244       up_tdd_rx_on_2 <= 24'h0;
+ 244       up_tdd_rx_off_2 <= 24'h0;
+ 244       up_tdd_tx_on_2 <= 24'h0;
+ 244       up_tdd_tx_off_2 <= 24'h0;
+ 244       up_tdd_tx_dp_on_2 <= 24'h0;
+ 251         up_tdd_enable <= up_wdata[0];
+ 251         up_tdd_secondary <= up_wdata[1];
+ 251         up_tdd_txnrx_only_en <= up_wdata[2];
+ 251         up_tdd_txnrx_only <= up_wdata[3];
+ 263         up_tdd_burst_count <= up_wdata[7:0];
+ 270         up_tdd_counter_init <= up_wdata[23:0];
+ 276         up_tdd_frame_length <= up_wdata[23:0];
+ 279         up_tdd_vco_rx_on_1 <= up_wdata[23:0];
+ 282       if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h23)) begin
+ 282         up_tdd_vco_rx_off_1 <= up_wdata[23:0];
+ 285         up_tdd_vco_tx_on_1 <= up_wdata[23:0];
+ 288         up_tdd_vco_tx_off_1 <= up_wdata[23:0];
+ 291         up_tdd_rx_on_1 <= up_wdata[23:0];
+ 294         up_tdd_rx_off_1 <= up_wdata[23:0];
+ 297         up_tdd_tx_on_1 <= up_wdata[23:0];
+ 300         up_tdd_tx_off_1 <= up_wdata[23:0];
+ 303         up_tdd_tx_dp_on_1 <= up_wdata[23:0];
+ 306         up_tdd_tx_dp_off_1 <= up_wdata[23:0];
+ 309         up_tdd_vco_rx_on_2 <= up_wdata[23:0];
+ 312         up_tdd_vco_rx_off_2 <= up_wdata[23:0];
+ 315         up_tdd_vco_tx_on_2 <= up_wdata[23:0];
+ 318         up_tdd_vco_tx_off_2 <= up_wdata[23:0];
+ 321         up_tdd_rx_on_2 <= up_wdata[23:0];
+ 324         up_tdd_rx_off_2 <= up_wdata[23:0];
+ 327         up_tdd_tx_on_2 <= up_wdata[23:0];
+ 330         up_tdd_tx_off_2 <= up_wdata[23:0];
+ 333         up_tdd_tx_dp_on_2 <= up_wdata[23:0];
+ 336         up_tdd_tx_dp_off_2 <= up_wdata[23:0];

Clone Blocks:
