#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jun 12 17:13:59 2021
# Process ID: 19608
# Current directory: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22584 C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.3\lab10.3.xpr
# Log file: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/vivado.log
# Journal file: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.xpr
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::add_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name floating_point_0 -dir c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src
set_property -dict [list CONFIG.Operation_Type {FMA} CONFIG.Add_Sub_Value {Add} CONFIG.Flow_Control {NonBlocking} CONFIG.Has_ARESETn {true} CONFIG.A_Precision_Type {Single} CONFIG.C_A_Exponent_Width {8} CONFIG.C_A_Fraction_Width {24} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Medium_Usage} CONFIG.Has_RESULT_TREADY {false} CONFIG.C_Latency {16} CONFIG.C_Rate {1}] [get_ips floating_point_0]
generate_target {instantiation_template} [get_files c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/floating_point_0_1/floating_point_0.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/floating_point_0_1/floating_point_0.xci]
generate_target all [get_files  c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/floating_point_0_1/floating_point_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/floating_point_0_1/floating_point_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/floating_point_0_1/floating_point_0.xci] -directory c:/users/khj/desktop/hsd/hsd_lab/lab10.3/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/khj/desktop/hsd/hsd_lab/lab10.3/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/khj/desktop/hsd/hsd_lab/lab10.3/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/khj/desktop/hsd/hsd_lab/lab10.3/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/khj/desktop/hsd/hsd_lab/lab10.3/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/khj/desktop/hsd/hsd_lab/lab10.3/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/khj/desktop/hsd/hsd_lab/lab10.3/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project lab10.3
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src {C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v}
ipx::remove_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
add_files -norecurse -copy_to c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src {C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v}
ipx::add_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::remove_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::add_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/pe_controller.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/pe_controller.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/pe_controller.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::remove_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/pe_controller.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
add_files -norecurse -copy_to c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src {C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/my_pe.v C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/pe_controller.v}
add_files -norecurse -copy_to c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src {C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/bk/pe_controller.v C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/bk/my_pe.v}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo
report_ip_status
open_bd_design {C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.ip_user_files -ipstatic_source_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.cache/compile_simlib/modelsim} {questa=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.cache/compile_simlib/questa} {riviera=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.cache/compile_simlib/riviera} {activehdl=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
