

================================================================
== Vivado HLS Report for 'Encrypt_SetKey'
================================================================
* Date:           Wed Nov 20 20:44:18 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Blowfish_Setkey_Opt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.005 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49| 0.490 us | 0.490 us |   49|   49|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |      Instance      |  Module |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_feistel_fu_233  |feistel  |        2|        2| 20.000 ns | 20.000 ns |    2|    2| function |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1088|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|      52|    179|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    431|    -|
|Register         |        -|      -|     659|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     711|   1698|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+----+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------+---------+---------+-------+----+-----+-----+
    |grp_feistel_fu_233  |feistel  |        0|      0|  52|  179|    0|
    +--------------------+---------+---------+-------+----+-----+-----+
    |Total               |         |        0|      0|  52|  179|    0|
    +--------------------+---------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |xor_ln57_10_fu_351_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_11_fu_362_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_12_fu_373_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_13_fu_384_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_14_fu_395_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_15_fu_246_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_16_fu_258_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_17_fu_269_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_18_fu_280_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_19_fu_291_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_1_fu_252_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_20_fu_302_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_21_fu_313_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_22_fu_324_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_23_fu_335_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_24_fu_346_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_25_fu_357_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_26_fu_368_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_27_fu_379_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_28_fu_390_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_29_fu_401_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_2_fu_263_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_30_fu_406_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_3_fu_274_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_4_fu_285_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_5_fu_296_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_6_fu_307_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_7_fu_318_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_8_fu_329_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_9_fu_340_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_fu_240_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln64_1_fu_412_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln64_fu_417_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln65_fu_423_p2     |    xor   |      0|  0|  32|          32|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|1088|        1088|        1088|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |P_address0            |   89|         18|    5|         90|
    |S_ce0                 |    9|          2|    1|          2|
    |S_ce1                 |    9|          2|    1|          2|
    |ap_NS_fsm             |  221|         51|    1|         51|
    |ap_return_0           |    9|          2|   32|         64|
    |ap_return_1           |    9|          2|   32|         64|
    |grp_feistel_fu_233_x  |   85|         17|   32|        544|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  431|         94|  104|        817|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |P_load_2_reg_445                 |  32|   0|   32|          0|
    |ap_CS_fsm                        |  50|   0|   50|          0|
    |ap_return_0_preg                 |  32|   0|   32|          0|
    |ap_return_1_preg                 |  32|   0|   32|          0|
    |grp_feistel_fu_233_ap_start_reg  |   1|   0|    1|          0|
    |xor_ln57_10_reg_560              |  32|   0|   32|          0|
    |xor_ln57_11_reg_571              |  32|   0|   32|          0|
    |xor_ln57_12_reg_582              |  32|   0|   32|          0|
    |xor_ln57_13_reg_593              |  32|   0|   32|          0|
    |xor_ln57_14_reg_604              |  32|   0|   32|          0|
    |xor_ln57_1_reg_461               |  32|   0|   32|          0|
    |xor_ln57_2_reg_472               |  32|   0|   32|          0|
    |xor_ln57_30_reg_615              |  32|   0|   32|          0|
    |xor_ln57_3_reg_483               |  32|   0|   32|          0|
    |xor_ln57_4_reg_494               |  32|   0|   32|          0|
    |xor_ln57_5_reg_505               |  32|   0|   32|          0|
    |xor_ln57_6_reg_516               |  32|   0|   32|          0|
    |xor_ln57_7_reg_527               |  32|   0|   32|          0|
    |xor_ln57_8_reg_538               |  32|   0|   32|          0|
    |xor_ln57_9_reg_549               |  32|   0|   32|          0|
    |xor_ln57_reg_450                 |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 659|   0|  659|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------+-----+-----+------------+----------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_done      | out |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_return_0  | out |   32| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_return_1  | out |   32| ap_ctrl_hs | Encrypt_SetKey | return value |
|left_read    |  in |   32|   ap_none  |    left_read   |    scalar    |
|right_read   |  in |   32|   ap_none  |   right_read   |    scalar    |
|P_address0   | out |    5|  ap_memory |        P       |     array    |
|P_ce0        | out |    1|  ap_memory |        P       |     array    |
|P_q0         |  in |   32|  ap_memory |        P       |     array    |
|P_address1   | out |    5|  ap_memory |        P       |     array    |
|P_ce1        | out |    1|  ap_memory |        P       |     array    |
|P_q1         |  in |   32|  ap_memory |        P       |     array    |
|S_address0   | out |   10|  ap_memory |        S       |     array    |
|S_ce0        | out |    1|  ap_memory |        S       |     array    |
|S_q0         |  in |   32|  ap_memory |        S       |     array    |
|S_address1   | out |   10|  ap_memory |        S       |     array    |
|S_ce1        | out |    1|  ap_memory |        S       |     array    |
|S_q1         |  in |   32|  ap_memory |        S       |     array    |
+-------------+-----+-----+------------+----------------+--------------+

