{'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['r_reg']],
       'DLines': ['16:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f8922f96750>]}}
