# do cpu_top_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/11.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/11.0sp1/modelsim_ase/linux/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+/home/denjo/mygit/experiment/cpu/cpu/src {/home/denjo/mygit/experiment/cpu/cpu/src/adder.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# vlog -vlog01compat -work work +incdir+/home/denjo/mygit/experiment/cpu/cpu/src {/home/denjo/mygit/experiment/cpu/cpu/src/phase_gen.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module phase_gen
# 
# Top level modules:
# 	phase_gen
# vlog -vlog01compat -work work +incdir+/home/denjo/mygit/experiment/cpu/cpu/src {/home/denjo/mygit/experiment/cpu/cpu/src/register_file.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# vlog -vlog01compat -work work +incdir+/home/denjo/mygit/experiment/cpu/cpu/src {/home/denjo/mygit/experiment/cpu/cpu/src/top_module.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module top_module
# 
# Top level modules:
# 	top_module
# 
# vlog -vlog01compat -work work +incdir+/home/denjo/mygit/experiment/cpu/cpu/src {/home/denjo/mygit/experiment/cpu/cpu/src/dp_testbench.v}
# Model Technology ModelSim ALTERA vlog 6.6d Compiler 2010.11 Nov  2 2010
# -- Compiling module dp_testbench
# 
# Top level modules:
# 	dp_testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone_ver -L rtl_work -L work -voptargs="+acc" dp_testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps dp_testbench 
# Loading work.dp_testbench
# Loading work.top_module
# Loading work.phase_gen
# Loading work.register_file
# Loading work.adder
# ** Warning: (vsim-3015) /home/denjo/mygit/experiment/cpu/cpu/src/top_module.v(34): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'hlt'. The port definition is at: /home/denjo/mygit/experiment/cpu/cpu/src/phase_gen.v(7).
#         Region: /dp_testbench/top/pg
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : /home/denjo/mygit/experiment/cpu/cpu/src/dp_testbench.v(23)
#    Time: 1200 ns  Iteration: 0  Instance: /dp_testbench
# 1
# Break in Module dp_testbench at /home/denjo/mygit/experiment/cpu/cpu/src/dp_testbench.v line 23
# Simulation Breakpoint: 1
# Break in Module dp_testbench at /home/denjo/mygit/experiment/cpu/cpu/src/dp_testbench.v line 23
# MACRO ./cpu_top_run_msim_rtl_verilog.do PAUSED at line 20
restart
# ** Warning: (vsim-3015) /home/denjo/mygit/experiment/cpu/cpu/src/top_module.v(34): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'hlt'. The port definition is at: /home/denjo/mygit/experiment/cpu/cpu/src/phase_gen.v(7).
#         Region: /dp_testbench/top/pg
run
# ** Note: $finish    : /home/denjo/mygit/experiment/cpu/cpu/src/dp_testbench.v(23)
#    Time: 1200 ns  Iteration: 0  Instance: /dp_testbench
# 1
# Break in Module dp_testbench at /home/denjo/mygit/experiment/cpu/cpu/src/dp_testbench.v line 23
