#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\tools\Verilog\iverilog\lib\ivl\va_math.vpi";
S_00000163da0a3d80 .scope module, "testbench" "testbench" 2 5;
 .timescale 0 0;
P_00000163da09e580 .param/l "K" 1 2 6, +C4<00000000000000000000000000000100>;
v00000163da09eb70_0 .net "A0", 3 0, v00000163da0a0330_0;  1 drivers
v00000163da09f570_0 .var "A_t", 0 0;
v00000163da09f110_0 .net "B0", 3 0, v00000163da09f1b0_0;  1 drivers
v00000163da09efd0_0 .var "B_t", 0 0;
v00000163da09ef30_0 .net "N0", 3 0, L_00000163da10d8d0;  1 drivers
v00000163da09f610_0 .net "Z", 0 0, L_00000163da10d290;  1 drivers
v00000163da09f6b0_0 .var "Z_t", 0 0;
v00000163da09f750_0 .var "clk", 0 0;
v00000163da09f7f0_0 .var/i "i", 31 0;
S_00000163da0ac000 .scope module, "instancia_datos" "tester" 2 22, 3 1 0, S_00000163da0a3d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "A_valor";
    .port_info 1 /OUTPUT 4 "B_valor";
P_00000163da09dc00 .param/l "K" 0 3 1, +C4<00000000000000000000000000000100>;
v00000163da0a0330_0 .var "A_valor", 3 0;
v00000163da09f1b0_0 .var "B_valor", 3 0;
S_00000163da0ac190 .scope module, "red" "red_iterativa" 2 27, 4 5 0, S_00000163da0a3d80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "N";
    .port_info 3 /OUTPUT 1 "Z";
P_00000163da09e5c0 .param/l "K" 0 4 6, +C4<00000000000000000000000000000100>;
v00000163da09fa70_0 .net "A", 3 0, v00000163da0a0330_0;  alias, 1 drivers
v00000163da09fbb0_0 .net "B", 3 0, v00000163da09f1b0_0;  alias, 1 drivers
v00000163da09f4d0_0 .net "N", 3 0, L_00000163da10d8d0;  alias, 1 drivers
v00000163da0a0790_0 .net "Z", 0 0, L_00000163da10d290;  alias, 1 drivers
L_00000163da09f890 .part L_00000163da10d8d0, 0, 1;
L_00000163da09fc50 .part v00000163da0a0330_0, 1, 1;
L_00000163da0a0010 .part v00000163da09f1b0_0, 1, 1;
L_00000163da09cbe0 .part L_00000163da10d8d0, 1, 1;
L_00000163da09cfa0 .part v00000163da0a0330_0, 2, 1;
L_00000163da10d970 .part v00000163da09f1b0_0, 2, 1;
L_00000163da10df10 .part v00000163da0a0330_0, 0, 1;
L_00000163da10d830 .part v00000163da09f1b0_0, 0, 1;
L_00000163da10ca70 .part L_00000163da10d8d0, 2, 1;
L_00000163da10dfb0 .part v00000163da0a0330_0, 3, 1;
L_00000163da10da10 .part v00000163da09f1b0_0, 3, 1;
L_00000163da10d8d0 .concat8 [ 1 1 1 1], L_00000163da10b640, L_00000163da09ba60, L_00000163da10b560, L_00000163da10bf70;
L_00000163da10d290 .part L_00000163da10d8d0, 3, 1;
S_00000163da0a8ff0 .scope module, "final" "Final_DI" 4 45, 5 1 0, S_00000163da0ac190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "n";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Z";
L_00000163da10b5d0 .functor NOT 1, L_00000163da10dfb0, C4<0>, C4<0>, C4<0>;
L_00000163da10bbf0 .functor OR 1, L_00000163da10b5d0, L_00000163da10da10, C4<0>, C4<0>;
L_00000163da10b720 .functor AND 1, L_00000163da10b5d0, L_00000163da10da10, C4<1>, C4<1>;
L_00000163da10b800 .functor AND 1, L_00000163da10ca70, L_00000163da10bbf0, C4<1>, C4<1>;
L_00000163da10bf70 .functor OR 1, L_00000163da10b800, L_00000163da10b720, C4<0>, C4<0>;
v00000163da09ea30_0 .net "A", 0 0, L_00000163da10dfb0;  1 drivers
v00000163da09ecb0_0 .net "B", 0 0, L_00000163da10da10;  1 drivers
v00000163da0a00b0_0 .net "Z", 0 0, L_00000163da10bf70;  1 drivers
v00000163da0a03d0_0 .net "n", 0 0, L_00000163da10ca70;  1 drivers
v00000163da0a0290_0 .net "notA", 0 0, L_00000163da10b5d0;  1 drivers
v00000163da09fed0_0 .net "s0", 0 0, L_00000163da10b720;  1 drivers
v00000163da0a0830_0 .net "s1", 0 0, L_00000163da10bbf0;  1 drivers
v00000163da09f9d0_0 .net "s2", 0 0, L_00000163da10b800;  1 drivers
S_00000163da0a9180 .scope module, "inicial" "Inicial_DI" 4 16, 6 1 0, S_00000163da0ac190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "N";
L_00000163da10bfe0 .functor NOT 1, L_00000163da10df10, C4<0>, C4<0>, C4<0>;
L_00000163da10b640 .functor OR 1, L_00000163da10bfe0, L_00000163da10d830, C4<0>, C4<0>;
v00000163da09f2f0_0 .net "A", 0 0, L_00000163da10df10;  1 drivers
v00000163da09f250_0 .net "B", 0 0, L_00000163da10d830;  1 drivers
v00000163da09ec10_0 .net "N", 0 0, L_00000163da10b640;  1 drivers
v00000163da0a0150_0 .net "Z", 0 0, L_00000163da10bfe0;  1 drivers
S_00000163da0a5770 .scope generate, "serie_tipica[1]" "serie_tipica[1]" 4 28, 4 28 0, S_00000163da0ac190;
 .timescale 0 0;
P_00000163da09dc40 .param/l "i" 0 4 28, +C4<01>;
S_00000163da0a5900 .scope module, "tipico" "Tipica_DI" 4 33, 7 1 0, S_00000163da0a5770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "n";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "N";
L_00000163da09b8a0 .functor NOT 1, L_00000163da09fc50, C4<0>, C4<0>, C4<0>;
L_00000163da09b910 .functor OR 1, L_00000163da09b8a0, L_00000163da0a0010, C4<0>, C4<0>;
L_00000163da09b980 .functor AND 1, L_00000163da09b8a0, L_00000163da0a0010, C4<1>, C4<1>;
L_00000163da09b9f0 .functor AND 1, L_00000163da09f890, L_00000163da09b910, C4<1>, C4<1>;
L_00000163da09ba60 .functor OR 1, L_00000163da09b9f0, L_00000163da09b980, C4<0>, C4<0>;
v00000163da09ff70_0 .net "A", 0 0, L_00000163da09fc50;  1 drivers
v00000163da0a0470_0 .net "B", 0 0, L_00000163da0a0010;  1 drivers
v00000163da09f390_0 .net "N", 0 0, L_00000163da09ba60;  1 drivers
v00000163da09edf0_0 .net "n", 0 0, L_00000163da09f890;  1 drivers
v00000163da0a01f0_0 .net "notA", 0 0, L_00000163da09b8a0;  1 drivers
v00000163da09fb10_0 .net "s0", 0 0, L_00000163da09b980;  1 drivers
v00000163da0a0510_0 .net "s1", 0 0, L_00000163da09b910;  1 drivers
v00000163da09e990_0 .net "s2", 0 0, L_00000163da09b9f0;  1 drivers
S_00000163da05d060 .scope generate, "serie_tipica[2]" "serie_tipica[2]" 4 28, 4 28 0, S_00000163da0ac190;
 .timescale 0 0;
P_00000163da09d9c0 .param/l "i" 0 4 28, +C4<010>;
S_00000163da05d1f0 .scope module, "tipico" "Tipica_DI" 4 33, 7 1 0, S_00000163da05d060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "n";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "N";
L_00000163da10b790 .functor NOT 1, L_00000163da09cfa0, C4<0>, C4<0>, C4<0>;
L_00000163da10bcd0 .functor OR 1, L_00000163da10b790, L_00000163da10d970, C4<0>, C4<0>;
L_00000163da10b870 .functor AND 1, L_00000163da10b790, L_00000163da10d970, C4<1>, C4<1>;
L_00000163da10b950 .functor AND 1, L_00000163da09cbe0, L_00000163da10bcd0, C4<1>, C4<1>;
L_00000163da10b560 .functor OR 1, L_00000163da10b950, L_00000163da10b870, C4<0>, C4<0>;
v00000163da09ee90_0 .net "A", 0 0, L_00000163da09cfa0;  1 drivers
v00000163da09ead0_0 .net "B", 0 0, L_00000163da10d970;  1 drivers
v00000163da09f070_0 .net "N", 0 0, L_00000163da10b560;  1 drivers
v00000163da0a05b0_0 .net "n", 0 0, L_00000163da09cbe0;  1 drivers
v00000163da0a0650_0 .net "notA", 0 0, L_00000163da10b790;  1 drivers
v00000163da09fcf0_0 .net "s0", 0 0, L_00000163da10b870;  1 drivers
v00000163da09fd90_0 .net "s1", 0 0, L_00000163da10bcd0;  1 drivers
v00000163da0a06f0_0 .net "s2", 0 0, L_00000163da10b950;  1 drivers
    .scope S_00000163da0ac000;
T_0 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000163da0a0330_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000163da09f1b0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000163da0a0330_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000163da09f1b0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_00000163da0a3d80;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000163da09f750_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000163da09f750_0, 0, 1;
    %delay 10, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000163da0a3d80;
T_2 ;
    %vpi_call 2 35 "$dumpfile", "resultado.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000001, S_00000163da0a3d80 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000163da09f7f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000163da09f7f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v00000163da09eb70_0;
    %load/vec4 v00000163da09f7f0_0;
    %part/s 1;
    %store/vec4 v00000163da09f570_0, 0, 1;
    %load/vec4 v00000163da09f110_0;
    %load/vec4 v00000163da09f7f0_0;
    %part/s 1;
    %store/vec4 v00000163da09efd0_0, 0, 1;
    %load/vec4 v00000163da09ef30_0;
    %load/vec4 v00000163da09f7f0_0;
    %part/s 1;
    %store/vec4 v00000163da09f6b0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 43 "$display", "Bit %0d de C: %b", v00000163da09f7f0_0, v00000163da09f570_0 {0 0 0};
    %load/vec4 v00000163da09f7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000163da09f7f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\testbench2.v";
    "./tester.v";
    "./red_iterativa.v";
    "./celda_final.v";
    "./celda_inicial.v";
    "./celda_tipica.v";
