Loading plugins phase: Elapsed time ==> 0s.192ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Chris\Documents\PSoC Creator\Steppermotor_bipolar\Steppermotor_bipolar.cydsn\Steppermotor_bipolar.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Chris\Documents\PSoC Creator\Steppermotor_bipolar\Steppermotor_bipolar.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (Clock_1's accuracy range '10  Hz -50% +100%, (5  Hz - 20  Hz)' is not within the specified tolerance range '10  Hz +/- 5%, (9.5  Hz - 10.5  Hz)'.).
 * C:\Users\Chris\Documents\PSoC Creator\Steppermotor_bipolar\Steppermotor_bipolar.cydsn\Steppermotor_bipolar.cydwr (Clock_1)
 * C:\Users\Chris\Documents\PSoC Creator\Steppermotor_bipolar\Steppermotor_bipolar.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.720ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.060ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Steppermotor_bipolar.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Chris\Documents\PSoC Creator\Steppermotor_bipolar\Steppermotor_bipolar.cydsn\Steppermotor_bipolar.cyprj -dcpsoc3 Steppermotor_bipolar.v -verilog
======================================================================

======================================================================
Compiling:  Steppermotor_bipolar.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Chris\Documents\PSoC Creator\Steppermotor_bipolar\Steppermotor_bipolar.cydsn\Steppermotor_bipolar.cyprj -dcpsoc3 Steppermotor_bipolar.v -verilog
======================================================================

======================================================================
Compiling:  Steppermotor_bipolar.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Chris\Documents\PSoC Creator\Steppermotor_bipolar\Steppermotor_bipolar.cydsn\Steppermotor_bipolar.cyprj -dcpsoc3 -verilog Steppermotor_bipolar.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 03 12:06:37 2019


======================================================================
Compiling:  Steppermotor_bipolar.v
Program  :   vpp
Options  :    -yv2 -q10 Steppermotor_bipolar.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 03 12:06:37 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Steppermotor_bipolar.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.

vlogfe:  No errors.


======================================================================
Compiling:  Steppermotor_bipolar.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Chris\Documents\PSoC Creator\Steppermotor_bipolar\Steppermotor_bipolar.cydsn\Steppermotor_bipolar.cyprj -dcpsoc3 -verilog Steppermotor_bipolar.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 03 12:06:37 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Chris\Documents\PSoC Creator\Steppermotor_bipolar\Steppermotor_bipolar.cydsn\codegentemp\Steppermotor_bipolar.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Chris\Documents\PSoC Creator\Steppermotor_bipolar\Steppermotor_bipolar.cydsn\codegentemp\Steppermotor_bipolar.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Steppermotor_bipolar.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Chris\Documents\PSoC Creator\Steppermotor_bipolar\Steppermotor_bipolar.cydsn\Steppermotor_bipolar.cyprj -dcpsoc3 -verilog Steppermotor_bipolar.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 03 12:06:38 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Chris\Documents\PSoC Creator\Steppermotor_bipolar\Steppermotor_bipolar.cydsn\codegentemp\Steppermotor_bipolar.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Chris\Documents\PSoC Creator\Steppermotor_bipolar\Steppermotor_bipolar.cydsn\codegentemp\Steppermotor_bipolar.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Stepper_sequence_counter:MODULE_1:b_31\
	\Stepper_sequence_counter:MODULE_1:b_30\
	\Stepper_sequence_counter:MODULE_1:b_29\
	\Stepper_sequence_counter:MODULE_1:b_28\
	\Stepper_sequence_counter:MODULE_1:b_27\
	\Stepper_sequence_counter:MODULE_1:b_26\
	\Stepper_sequence_counter:MODULE_1:b_25\
	\Stepper_sequence_counter:MODULE_1:b_24\
	\Stepper_sequence_counter:MODULE_1:b_23\
	\Stepper_sequence_counter:MODULE_1:b_22\
	\Stepper_sequence_counter:MODULE_1:b_21\
	\Stepper_sequence_counter:MODULE_1:b_20\
	\Stepper_sequence_counter:MODULE_1:b_19\
	\Stepper_sequence_counter:MODULE_1:b_18\
	\Stepper_sequence_counter:MODULE_1:b_17\
	\Stepper_sequence_counter:MODULE_1:b_16\
	\Stepper_sequence_counter:MODULE_1:b_15\
	\Stepper_sequence_counter:MODULE_1:b_14\
	\Stepper_sequence_counter:MODULE_1:b_13\
	\Stepper_sequence_counter:MODULE_1:b_12\
	\Stepper_sequence_counter:MODULE_1:b_11\
	\Stepper_sequence_counter:MODULE_1:b_10\
	\Stepper_sequence_counter:MODULE_1:b_9\
	\Stepper_sequence_counter:MODULE_1:b_8\
	\Stepper_sequence_counter:MODULE_1:b_7\
	\Stepper_sequence_counter:MODULE_1:b_6\
	\Stepper_sequence_counter:MODULE_1:b_5\
	\Stepper_sequence_counter:MODULE_1:b_4\
	\Stepper_sequence_counter:MODULE_1:b_3\
	\Stepper_sequence_counter:MODULE_1:b_2\
	\Stepper_sequence_counter:MODULE_1:b_1\
	\Stepper_sequence_counter:MODULE_1:b_0\
	\Stepper_sequence_counter:MODULE_1:g2:a0:a_31\
	\Stepper_sequence_counter:MODULE_1:g2:a0:a_30\
	\Stepper_sequence_counter:MODULE_1:g2:a0:a_29\
	\Stepper_sequence_counter:MODULE_1:g2:a0:a_28\
	\Stepper_sequence_counter:MODULE_1:g2:a0:a_27\
	\Stepper_sequence_counter:MODULE_1:g2:a0:a_26\
	\Stepper_sequence_counter:MODULE_1:g2:a0:a_25\
	\Stepper_sequence_counter:MODULE_1:g2:a0:a_24\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_31\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_30\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_29\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_28\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_27\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_26\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_25\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_24\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_23\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_22\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_21\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_20\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_19\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_18\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_17\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_16\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_15\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_14\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_13\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_12\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_11\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_10\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_9\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_8\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_7\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_6\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_5\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_4\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_3\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_2\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_1\
	\Stepper_sequence_counter:MODULE_1:g2:a0:b_0\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_31\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_30\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_29\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_28\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_27\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_26\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_25\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_24\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_23\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_22\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_21\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_20\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_19\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_18\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_17\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_16\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_15\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_14\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_13\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_12\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_11\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_10\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_9\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_8\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_7\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_6\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_5\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_4\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_3\
	\Stepper_sequence_counter:MODULE_1:g2:a0:s_2\
	\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Stepper_steps_counter:MODULE_2:b_31\
	\Stepper_steps_counter:MODULE_2:b_30\
	\Stepper_steps_counter:MODULE_2:b_29\
	\Stepper_steps_counter:MODULE_2:b_28\
	\Stepper_steps_counter:MODULE_2:b_27\
	\Stepper_steps_counter:MODULE_2:b_26\
	\Stepper_steps_counter:MODULE_2:b_25\
	\Stepper_steps_counter:MODULE_2:b_24\
	\Stepper_steps_counter:MODULE_2:b_23\
	\Stepper_steps_counter:MODULE_2:b_22\
	\Stepper_steps_counter:MODULE_2:b_21\
	\Stepper_steps_counter:MODULE_2:b_20\
	\Stepper_steps_counter:MODULE_2:b_19\
	\Stepper_steps_counter:MODULE_2:b_18\
	\Stepper_steps_counter:MODULE_2:b_17\
	\Stepper_steps_counter:MODULE_2:b_16\
	\Stepper_steps_counter:MODULE_2:b_15\
	\Stepper_steps_counter:MODULE_2:b_14\
	\Stepper_steps_counter:MODULE_2:b_13\
	\Stepper_steps_counter:MODULE_2:b_12\
	\Stepper_steps_counter:MODULE_2:b_11\
	\Stepper_steps_counter:MODULE_2:b_10\
	\Stepper_steps_counter:MODULE_2:b_9\
	\Stepper_steps_counter:MODULE_2:b_8\
	\Stepper_steps_counter:MODULE_2:b_7\
	\Stepper_steps_counter:MODULE_2:b_6\
	\Stepper_steps_counter:MODULE_2:b_5\
	\Stepper_steps_counter:MODULE_2:b_4\
	\Stepper_steps_counter:MODULE_2:b_3\
	\Stepper_steps_counter:MODULE_2:b_2\
	\Stepper_steps_counter:MODULE_2:b_1\
	\Stepper_steps_counter:MODULE_2:b_0\
	\Stepper_steps_counter:MODULE_2:g2:a0:a_31\
	\Stepper_steps_counter:MODULE_2:g2:a0:a_30\
	\Stepper_steps_counter:MODULE_2:g2:a0:a_29\
	\Stepper_steps_counter:MODULE_2:g2:a0:a_28\
	\Stepper_steps_counter:MODULE_2:g2:a0:a_27\
	\Stepper_steps_counter:MODULE_2:g2:a0:a_26\
	\Stepper_steps_counter:MODULE_2:g2:a0:a_25\
	\Stepper_steps_counter:MODULE_2:g2:a0:a_24\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_31\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_30\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_29\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_28\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_27\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_26\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_25\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_24\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_23\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_22\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_21\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_20\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_19\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_18\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_17\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_16\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_15\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_14\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_13\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_12\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_11\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_10\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_9\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_8\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_7\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_6\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_5\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_4\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_3\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_2\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_1\
	\Stepper_steps_counter:MODULE_2:g2:a0:b_0\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_31\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_30\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_29\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_28\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_27\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_26\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_25\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_24\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_23\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_22\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_21\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_20\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_19\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_18\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_17\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_16\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_15\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_14\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_13\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_12\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_11\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_10\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_9\
	\Stepper_steps_counter:MODULE_2:g2:a0:s_8\
	\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_304
	Net_305
	Net_307
	Net_308
	Net_309
	Net_310

    Synthesized names
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_31\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_30\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_29\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_28\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_27\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_26\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_25\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_24\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_23\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_22\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_21\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_20\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_19\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_18\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_17\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_16\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_15\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_14\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_13\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_12\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_11\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_10\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_9\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_8\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_7\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_6\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_5\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_4\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_3\
	\Stepper_sequence_counter:add_vi_vv_MODGEN_1_2\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_31\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_30\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_29\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_28\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_27\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_26\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_25\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_24\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_23\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_22\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_21\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_20\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_19\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_18\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_17\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_16\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_15\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_14\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_13\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_12\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_11\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_10\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_9\
	\Stepper_steps_counter:add_vi_vv_MODGEN_2_8\

Deleted 218 User equations/components.
Deleted 54 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_22\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_21\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_20\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_19\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_18\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_17\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_16\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_15\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_14\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_13\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_12\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_11\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_10\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_9\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_8\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_7\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_6\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_5\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_4\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_3\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:a_2\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Forward_table:tmp__Forward_table_ins_1\ to \Stepper_sequence_counter:MODIN1_1\
Aliasing \Forward_table:tmp__Forward_table_ins_0\ to \Stepper_sequence_counter:MODIN1_0\
Aliasing \Reverse_table:tmp__Reverse_table_ins_1\ to \Stepper_sequence_counter:MODIN1_1\
Aliasing \Reverse_table:tmp__Reverse_table_ins_0\ to \Stepper_sequence_counter:MODIN1_0\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:a_23\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:a_22\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:a_21\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:a_20\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:a_19\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:a_18\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:a_17\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:a_16\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:a_15\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:a_14\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:a_13\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:a_12\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:a_11\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:a_10\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:a_9\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:a_8\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__B_inv_net_0 to \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing zero to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing one to \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__B_net_0 to \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__A_inv_net_0 to \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__A_net_0 to \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \Steps:clk\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Steps:rst\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_control:clk\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Aliasing \Stepper_control:rst\ to \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\
Removing Rhs of wire Net_138[3] = \mux_2:tmp__mux_2_reg\[474]
Removing Lhs of wire \Stepper_sequence_counter:add_vi_vv_MODGEN_1_1\[5] = \Stepper_sequence_counter:MODULE_1:g2:a0:s_1\[166]
Removing Lhs of wire \Stepper_sequence_counter:add_vi_vv_MODGEN_1_0\[7] = \Stepper_sequence_counter:MODULE_1:g2:a0:s_0\[167]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_22\[49] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_21\[50] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_20\[51] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_19\[52] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_18\[53] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_17\[54] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_16\[55] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_15\[56] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_14\[57] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_13\[58] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_12\[59] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_11\[60] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_10\[61] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_9\[62] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_8\[63] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_7\[64] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_6\[65] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_5\[66] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_4\[67] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_3\[68] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_2\[69] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_1\[70] = \Stepper_sequence_counter:MODIN1_1\[71]
Removing Lhs of wire \Stepper_sequence_counter:MODIN1_1\[71] = Net_20_1[2]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:a_0\[72] = \Stepper_sequence_counter:MODIN1_0\[73]
Removing Lhs of wire \Stepper_sequence_counter:MODIN1_0\[73] = Net_20_0[6]
Removing Rhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[205] = \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[206]
Removing Lhs of wire \Forward_table:tmp__Forward_table_ins_1\[207] = Net_20_1[2]
Removing Lhs of wire \Forward_table:tmp__Forward_table_ins_0\[208] = Net_20_0[6]
Removing Rhs of wire Net_131[212] = \Forward_table:tmp__Forward_table_reg_2\[209]
Removing Rhs of wire Net_126_1[213] = \Forward_table:tmp__Forward_table_reg_1\[210]
Removing Rhs of wire Net_126_0[214] = \Forward_table:tmp__Forward_table_reg_0\[211]
Removing Lhs of wire \Reverse_table:tmp__Reverse_table_ins_1\[215] = Net_20_1[2]
Removing Lhs of wire \Reverse_table:tmp__Reverse_table_ins_0\[216] = Net_20_0[6]
Removing Lhs of wire \Reverse_table:tmp__Reverse_table_reg_1\[218] = Net_20_1[2]
Removing Rhs of wire Net_132[220] = \Reverse_table:tmp__Reverse_table_reg_2\[217]
Removing Lhs of wire Net_130_1[221] = Net_20_1[2]
Removing Rhs of wire Net_130_0[222] = \Reverse_table:tmp__Reverse_table_reg_0\[219]
Removing Rhs of wire Net_51[224] = \Stepper_control:control_out_0\[526]
Removing Rhs of wire Net_51[224] = \Stepper_control:control_0\[548]
Removing Lhs of wire \Stepper_steps_counter:add_vi_vv_MODGEN_2_7\[225] = \Stepper_steps_counter:MODULE_2:g2:a0:s_7\[392]
Removing Lhs of wire \Stepper_steps_counter:add_vi_vv_MODGEN_2_6\[227] = \Stepper_steps_counter:MODULE_2:g2:a0:s_6\[393]
Removing Lhs of wire \Stepper_steps_counter:add_vi_vv_MODGEN_2_5\[229] = \Stepper_steps_counter:MODULE_2:g2:a0:s_5\[394]
Removing Lhs of wire \Stepper_steps_counter:add_vi_vv_MODGEN_2_4\[231] = \Stepper_steps_counter:MODULE_2:g2:a0:s_4\[395]
Removing Lhs of wire \Stepper_steps_counter:add_vi_vv_MODGEN_2_3\[233] = \Stepper_steps_counter:MODULE_2:g2:a0:s_3\[396]
Removing Lhs of wire \Stepper_steps_counter:add_vi_vv_MODGEN_2_2\[235] = \Stepper_steps_counter:MODULE_2:g2:a0:s_2\[397]
Removing Lhs of wire \Stepper_steps_counter:add_vi_vv_MODGEN_2_1\[237] = \Stepper_steps_counter:MODULE_2:g2:a0:s_1\[398]
Removing Lhs of wire \Stepper_steps_counter:add_vi_vv_MODGEN_2_0\[239] = \Stepper_steps_counter:MODULE_2:g2:a0:s_0\[399]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_23\[280] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_22\[281] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_21\[282] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_20\[283] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_19\[284] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_18\[285] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_17\[286] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_16\[287] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_15\[288] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_14\[289] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_13\[290] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_12\[291] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_11\[292] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_10\[293] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_9\[294] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_8\[295] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_7\[296] = \Stepper_steps_counter:MODIN2_7\[297]
Removing Lhs of wire \Stepper_steps_counter:MODIN2_7\[297] = Net_186_7[223]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_6\[298] = \Stepper_steps_counter:MODIN2_6\[299]
Removing Lhs of wire \Stepper_steps_counter:MODIN2_6\[299] = Net_186_6[226]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_5\[300] = \Stepper_steps_counter:MODIN2_5\[301]
Removing Lhs of wire \Stepper_steps_counter:MODIN2_5\[301] = Net_186_5[228]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_4\[302] = \Stepper_steps_counter:MODIN2_4\[303]
Removing Lhs of wire \Stepper_steps_counter:MODIN2_4\[303] = Net_186_4[230]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_3\[304] = \Stepper_steps_counter:MODIN2_3\[305]
Removing Lhs of wire \Stepper_steps_counter:MODIN2_3\[305] = Net_186_3[232]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_2\[306] = \Stepper_steps_counter:MODIN2_2\[307]
Removing Lhs of wire \Stepper_steps_counter:MODIN2_2\[307] = Net_186_2[234]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_1\[308] = \Stepper_steps_counter:MODIN2_1\[309]
Removing Lhs of wire \Stepper_steps_counter:MODIN2_1\[309] = Net_186_1[236]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:a_0\[310] = \Stepper_steps_counter:MODIN2_0\[311]
Removing Lhs of wire \Stepper_steps_counter:MODIN2_0\[311] = Net_186_0[238]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[437] = \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[205]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[438] = \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[205]
Removing Rhs of wire Net_119[440] = \Stepper_control:control_out_1\[527]
Removing Rhs of wire Net_119[440] = \Stepper_control:control_1\[547]
Removing Rhs of wire Net_143_1[442] = \mux_1:tmp__mux_1_reg_1\[439]
Removing Rhs of wire Net_143_0[443] = \mux_1:tmp__mux_1_reg_0\[441]
Removing Rhs of wire Net_265[446] = \Steps:control_out_0\[491]
Removing Rhs of wire Net_265[446] = \Steps:control_0\[507]
Removing Rhs of wire tmpOE__B_inv_net_0[448] = \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[205]
Removing Rhs of wire zero[453] = \Stepper_sequence_counter:MODULE_1:g2:a0:a_23\[48]
Removing Lhs of wire one[454] = tmpOE__B_inv_net_0[448]
Removing Lhs of wire tmpOE__B_net_0[457] = tmpOE__B_inv_net_0[448]
Removing Lhs of wire tmpOE__A_inv_net_0[463] = tmpOE__B_inv_net_0[448]
Removing Lhs of wire tmpOE__A_net_0[469] = tmpOE__B_inv_net_0[448]
Removing Rhs of wire Net_264[476] = \Steps:control_out_1\[492]
Removing Rhs of wire Net_264[476] = \Steps:control_1\[506]
Removing Rhs of wire Net_268[478] = \Steps:control_out_2\[493]
Removing Rhs of wire Net_268[478] = \Steps:control_2\[505]
Removing Rhs of wire Net_270[480] = \Steps:control_out_3\[494]
Removing Rhs of wire Net_270[480] = \Steps:control_3\[504]
Removing Rhs of wire Net_272[482] = \Steps:control_out_4\[495]
Removing Rhs of wire Net_272[482] = \Steps:control_4\[503]
Removing Rhs of wire Net_275[484] = \Steps:control_out_5\[496]
Removing Rhs of wire Net_275[484] = \Steps:control_5\[502]
Removing Rhs of wire Net_276[486] = \Steps:control_out_6\[497]
Removing Rhs of wire Net_276[486] = \Steps:control_6\[501]
Removing Rhs of wire Net_278[488] = \Steps:control_out_7\[498]
Removing Rhs of wire Net_278[488] = \Steps:control_7\[500]
Removing Lhs of wire \Steps:clk\[489] = zero[453]
Removing Lhs of wire \Steps:rst\[490] = zero[453]
Removing Lhs of wire \Stepper_control:clk\[524] = zero[453]
Removing Lhs of wire \Stepper_control:rst\[525] = zero[453]

------------------------------------------------------
Aliased 0 equations, 114 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_131' (cost = 1):
Net_131 <= ((Net_20_1 and Net_20_0));

Note:  Expanding virtual equation for 'Net_132' (cost = 1):
Net_132 <= ((Net_20_1 and Net_20_0));

Note:  Expanding virtual equation for 'tmpOE__B_inv_net_0' (cost = 0):
tmpOE__B_inv_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_126_1' (cost = 0):
Net_126_1 <= (not Net_20_1);

Note:  Expanding virtual equation for 'Net_126_0' (cost = 2):
Net_126_0 <= ((not Net_20_1 and not Net_20_0)
	OR (Net_20_1 and Net_20_0));

Note:  Expanding virtual equation for 'Net_130_0' (cost = 2):
Net_130_0 <= ((not Net_20_1 and not Net_20_0)
	OR (Net_20_1 and Net_20_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_186_0);

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:s_0\' (cost = 0):
\Stepper_steps_counter:MODULE_2:g2:a0:s_0\ <= (not Net_186_0);

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_143_1' (cost = 2):
Net_143_1 <= ((not Net_20_1 and not Net_119)
	OR (Net_20_1 and Net_119));

Note:  Expanding virtual equation for 'Net_143_0' (cost = 2):
Net_143_0 <= ((not Net_20_1 and not Net_20_0)
	OR (Net_20_1 and Net_20_0));

Note:  Expanding virtual equation for 'Net_198' (cost = 1):
Net_198 <= ((Net_186_0 and Net_265));

Note:  Expanding virtual equation for 'Net_267' (cost = 1):
Net_267 <= ((Net_186_1 and Net_264));

Note:  Expanding virtual equation for 'Net_269' (cost = 1):
Net_269 <= ((Net_186_2 and Net_268));

Note:  Expanding virtual equation for 'Net_271' (cost = 1):
Net_271 <= ((Net_186_3 and Net_270));

Note:  Expanding virtual equation for 'Net_273' (cost = 1):
Net_273 <= ((Net_186_4 and Net_272));

Note:  Expanding virtual equation for 'Net_213' (cost = 1):
Net_213 <= ((Net_186_5 and Net_275));

Note:  Expanding virtual equation for 'Net_277' (cost = 1):
Net_277 <= ((Net_186_6 and Net_276));

Note:  Expanding virtual equation for 'Net_279' (cost = 1):
Net_279 <= ((Net_186_7 and Net_278));

Note:  Expanding virtual equation for 'Net_199' (cost = 0):
Net_199 <= (not Net_265);

Note:  Expanding virtual equation for 'Net_202' (cost = 0):
Net_202 <= (not Net_264);

Note:  Expanding virtual equation for 'Net_205' (cost = 0):
Net_205 <= (not Net_268);

Note:  Expanding virtual equation for 'Net_208' (cost = 0):
Net_208 <= (not Net_270);

Note:  Expanding virtual equation for 'Net_211' (cost = 0):
Net_211 <= (not Net_272);

Note:  Expanding virtual equation for 'Net_214' (cost = 0):
Net_214 <= (not Net_275);

Note:  Expanding virtual equation for 'Net_217' (cost = 0):
Net_217 <= (not Net_276);

Note:  Expanding virtual equation for 'Net_220' (cost = 0):
Net_220 <= (not Net_278);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_138' (cost = 8):
Net_138 <= ((Net_20_1 and Net_20_0));

Note:  Expanding virtual equation for 'Net_263' (cost = 1):
Net_263 <= (not Net_265
	OR Net_186_0);

Note:  Expanding virtual equation for 'Net_281' (cost = 1):
Net_281 <= (not Net_264
	OR Net_186_1);

Note:  Expanding virtual equation for 'Net_283' (cost = 1):
Net_283 <= (not Net_268
	OR Net_186_2);

Note:  Expanding virtual equation for 'Net_284' (cost = 1):
Net_284 <= (not Net_270
	OR Net_186_3);

Note:  Expanding virtual equation for 'Net_285' (cost = 1):
Net_285 <= (not Net_272
	OR Net_186_4);

Note:  Expanding virtual equation for 'Net_286' (cost = 1):
Net_286 <= (not Net_275
	OR Net_186_5);

Note:  Expanding virtual equation for 'Net_287' (cost = 1):
Net_287 <= (not Net_276
	OR Net_186_6);

Note:  Expanding virtual equation for 'Net_288' (cost = 1):
Net_288 <= (not Net_278
	OR Net_186_7);

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_20_0);

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:s_0\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:s_0\ <= (not Net_20_0);

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_20_1 and Net_20_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:s_1\' (cost = 2):
\Stepper_steps_counter:MODULE_2:g2:a0:s_1\ <= ((not Net_186_0 and Net_186_1)
	OR (not Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Virtual signal Net_313 with ( cost: 1073741824 or cost_inv: 1073741824)  > 90 or with size: 8 > 102 has been made a (soft) node.
Net_313 <= ((not Net_186_7 and Net_278)
	OR (not Net_186_6 and Net_276)
	OR (not Net_186_5 and Net_275)
	OR (not Net_186_4 and Net_272)
	OR (not Net_186_3 and Net_270)
	OR (not Net_186_2 and Net_268)
	OR (not Net_186_1 and Net_264)
	OR (not Net_186_0 and Net_265));

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:s_1\' (cost = 4):
\Stepper_sequence_counter:MODULE_1:g2:a0:s_1\ <= ((not Net_20_0 and Net_20_1)
	OR (not Net_20_1 and Net_20_0));

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:s_2\' (cost = 3):
\Stepper_steps_counter:MODULE_2:g2:a0:s_2\ <= ((not Net_186_1 and Net_186_2)
	OR (not Net_186_0 and Net_186_2)
	OR (not Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:s_3\' (cost = 4):
\Stepper_steps_counter:MODULE_2:g2:a0:s_3\ <= ((not Net_186_2 and Net_186_3)
	OR (not Net_186_1 and Net_186_3)
	OR (not Net_186_0 and Net_186_3)
	OR (not Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_186_4 and Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:s_4\' (cost = 5):
\Stepper_steps_counter:MODULE_2:g2:a0:s_4\ <= ((not Net_186_3 and Net_186_4)
	OR (not Net_186_2 and Net_186_4)
	OR (not Net_186_1 and Net_186_4)
	OR (not Net_186_0 and Net_186_4)
	OR (not Net_186_4 and Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_186_5 and Net_186_4 and Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:s_5\' (cost = 6):
\Stepper_steps_counter:MODULE_2:g2:a0:s_5\ <= ((not Net_186_4 and Net_186_5)
	OR (not Net_186_3 and Net_186_5)
	OR (not Net_186_2 and Net_186_5)
	OR (not Net_186_1 and Net_186_5)
	OR (not Net_186_0 and Net_186_5)
	OR (not Net_186_5 and Net_186_4 and Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_186_6 and Net_186_5 and Net_186_4 and Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:s_6\' (cost = 7):
\Stepper_steps_counter:MODULE_2:g2:a0:s_6\ <= ((not Net_186_5 and Net_186_6)
	OR (not Net_186_4 and Net_186_6)
	OR (not Net_186_3 and Net_186_6)
	OR (not Net_186_2 and Net_186_6)
	OR (not Net_186_1 and Net_186_6)
	OR (not Net_186_0 and Net_186_6)
	OR (not Net_186_6 and Net_186_5 and Net_186_4 and Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\Stepper_steps_counter:MODULE_2:g2:a0:s_7\' (cost = 8):
\Stepper_steps_counter:MODULE_2:g2:a0:s_7\ <= ((not Net_186_6 and Net_186_7)
	OR (not Net_186_5 and Net_186_7)
	OR (not Net_186_4 and Net_186_7)
	OR (not Net_186_3 and Net_186_7)
	OR (not Net_186_2 and Net_186_7)
	OR (not Net_186_1 and Net_186_7)
	OR (not Net_186_0 and Net_186_7)
	OR (not Net_186_7 and Net_186_6 and Net_186_5 and Net_186_4 and Net_186_3 and Net_186_2 and Net_186_1 and Net_186_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 86 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing zero to \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[186] = \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[176]
Removing Lhs of wire \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[196] = \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[176]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[408] = \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[176]
Removing Lhs of wire \Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[418] = \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[176]
Removing Rhs of wire zero[453] = \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[176]

------------------------------------------------------
Aliased 0 equations, 5 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Chris\Documents\PSoC Creator\Steppermotor_bipolar\Steppermotor_bipolar.cydsn\Steppermotor_bipolar.cyprj" -dcpsoc3 Steppermotor_bipolar.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.632ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 03 May 2019 12:06:38
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Chris\Documents\PSoC Creator\Steppermotor_bipolar\Steppermotor_bipolar.cydsn\Steppermotor_bipolar.cyprj -d CY8C5888LTI-LP097 Steppermotor_bipolar.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Stepper_sequence_counter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \Stepper_steps_counter:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_289
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_138:macrocell.q
        Effective Clock: Clock_1
        Enable Signal: Net_138:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = B_inv(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B_inv(0)__PA ,
            pin_input => Net_146 ,
            pad => B_inv(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B(0)__PA ,
            pin_input => Net_143_0 ,
            pad => B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A_inv(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A_inv(0)__PA ,
            pin_input => Net_144 ,
            pad => A_inv(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A(0)__PA ,
            pin_input => Net_143_1 ,
            pad => A(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_313_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_186_5 * Net_275
            + !Net_186_4 * Net_272
            + !Net_186_3 * Net_270
            + !Net_186_2 * Net_268
            + !Net_186_1 * Net_264
            + !Net_186_0 * Net_265
        );
        Output = Net_313_split (fanout=1)

    MacroCell: Name=Net_143_1, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_20_1 * !Net_119
            + Net_20_1 * Net_119
        );
        Output = Net_143_1 (fanout=1)

    MacroCell: Name=Net_143_0, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_20_1 * !Net_20_0
            + Net_20_1 * Net_20_0
        );
        Output = Net_143_0 (fanout=1)

    MacroCell: Name=Net_144, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_20_1 * Net_119
            + Net_20_1 * !Net_119
        );
        Output = Net_144 (fanout=1)

    MacroCell: Name=Net_146, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_20_1 * Net_20_0
            + Net_20_1 * !Net_20_0
        );
        Output = Net_146 (fanout=1)

    MacroCell: Name=Net_138, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_20_1 * Net_20_0
        );
        Output = Net_138 (fanout=8)

    MacroCell: Name=Net_313, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_186_7 * Net_278
            + !Net_186_6 * Net_276
            + Net_313_split
        );
        Output = Net_313 (fanout=10)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_20_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_20_1 * Net_313 * Net_20_0
            + Net_20_1 * !Net_20_0
        );
        Output = Net_20_1 (fanout=7)

    MacroCell: Name=Net_20_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_20_1 * !Net_313 * Net_20_0
            + Net_313 * !Net_20_0
        );
        Output = Net_20_0 (fanout=5)

    MacroCell: Name=Net_186_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: PosEdge(Net_138)
        Main Equation            : 2 pterms
        (
              Net_313 * !Net_51 * Net_186_6 * Net_186_5 * Net_186_4 * 
              Net_186_3 * Net_186_2 * Net_186_1 * Net_186_0
            + Net_186_7 * Net_51
        );
        Output = Net_186_7 (fanout=2)

    MacroCell: Name=Net_186_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: PosEdge(Net_138)
        Main Equation            : 2 pterms
        (
              Net_313 * !Net_51 * Net_186_5 * Net_186_4 * Net_186_3 * 
              Net_186_2 * Net_186_1 * Net_186_0
            + Net_51 * Net_186_6
        );
        Output = Net_186_6 (fanout=3)

    MacroCell: Name=Net_186_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: PosEdge(Net_138)
        Main Equation            : 2 pterms
        (
              Net_313 * !Net_51 * Net_186_4 * Net_186_3 * Net_186_2 * 
              Net_186_1 * Net_186_0
            + Net_51 * Net_186_5
        );
        Output = Net_186_5 (fanout=4)

    MacroCell: Name=Net_186_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: PosEdge(Net_138)
        Main Equation            : 2 pterms
        (
              Net_313 * !Net_51 * Net_186_3 * Net_186_2 * Net_186_1 * 
              Net_186_0
            + Net_51 * Net_186_4
        );
        Output = Net_186_4 (fanout=5)

    MacroCell: Name=Net_186_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: PosEdge(Net_138)
        Main Equation            : 2 pterms
        (
              Net_313 * !Net_51 * Net_186_2 * Net_186_1 * Net_186_0
            + Net_51 * Net_186_3
        );
        Output = Net_186_3 (fanout=6)

    MacroCell: Name=Net_186_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: PosEdge(Net_138)
        Main Equation            : 2 pterms
        (
              Net_313 * !Net_51 * Net_186_1 * Net_186_0
            + Net_51 * Net_186_2
        );
        Output = Net_186_2 (fanout=7)

    MacroCell: Name=Net_186_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: PosEdge(Net_138)
        Main Equation            : 2 pterms
        (
              Net_313 * !Net_51 * Net_186_0
            + Net_51 * Net_186_1
        );
        Output = Net_186_1 (fanout=8)

    MacroCell: Name=Net_186_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: PosEdge(Net_138)
        Main Equation            : 2 pterms
        (
              !Net_313 * !Net_51 * Net_186_0
            + Net_313 * !Net_51 * !Net_186_0
        );
        Output = Net_186_0 (fanout=9)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Steps:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_278 ,
            control_6 => Net_276 ,
            control_5 => Net_275 ,
            control_4 => Net_272 ,
            control_3 => Net_270 ,
            control_2 => Net_268 ,
            control_1 => Net_264 ,
            control_0 => Net_265 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Stepper_control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Stepper_control:control_7\ ,
            control_6 => \Stepper_control:control_6\ ,
            control_5 => \Stepper_control:control_5\ ,
            control_4 => \Stepper_control:control_4\ ,
            control_3 => \Stepper_control:control_3\ ,
            control_2 => \Stepper_control:control_2\ ,
            control_1 => Net_119 ,
            control_0 => Net_51 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :    7 :   41 :   48 : 14.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   17 :  175 :  192 :  8.85 %
  Unique P-terms              :   36 :  348 :  384 :  9.38 %
  Total P-terms               :   38 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.102ms
Tech Mapping phase: Elapsed time ==> 0s.193ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : A(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : A_inv(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : B(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : B_inv(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.329ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :   40 :   48 :  16.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.88
                   Pterms :            4.75
               Macrocells :            2.13
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       9.50 :       4.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_313_split, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_186_5 * Net_275
            + !Net_186_4 * Net_272
            + !Net_186_3 * Net_270
            + !Net_186_2 * Net_268
            + !Net_186_1 * Net_264
            + !Net_186_0 * Net_265
        );
        Output = Net_313_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_186_5, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: PosEdge(Net_138)
        Main Equation            : 2 pterms
        (
              Net_313 * !Net_51 * Net_186_4 * Net_186_3 * Net_186_2 * 
              Net_186_1 * Net_186_0
            + Net_51 * Net_186_5
        );
        Output = Net_186_5 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_186_1, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: PosEdge(Net_138)
        Main Equation            : 2 pterms
        (
              Net_313 * !Net_51 * Net_186_0
            + Net_51 * Net_186_1
        );
        Output = Net_186_1 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_143_0, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_20_1 * !Net_20_0
            + Net_20_1 * Net_20_0
        );
        Output = Net_143_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_186_3, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: PosEdge(Net_138)
        Main Equation            : 2 pterms
        (
              Net_313 * !Net_51 * Net_186_2 * Net_186_1 * Net_186_0
            + Net_51 * Net_186_3
        );
        Output = Net_186_3 (fanout=6)
        Properties               : 
        {
        }
}

controlcell: Name =\Steps:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_278 ,
        control_6 => Net_276 ,
        control_5 => Net_275 ,
        control_4 => Net_272 ,
        control_3 => Net_270 ,
        control_2 => Net_268 ,
        control_1 => Net_264 ,
        control_0 => Net_265 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_186_4, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: PosEdge(Net_138)
        Main Equation            : 2 pterms
        (
              Net_313 * !Net_51 * Net_186_3 * Net_186_2 * Net_186_1 * 
              Net_186_0
            + Net_51 * Net_186_4
        );
        Output = Net_186_4 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_313, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_186_7 * Net_278
            + !Net_186_6 * Net_276
            + Net_313_split
        );
        Output = Net_313 (fanout=10)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=Net_186_2, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: PosEdge(Net_138)
        Main Equation            : 2 pterms
        (
              Net_313 * !Net_51 * Net_186_1 * Net_186_0
            + Net_51 * Net_186_2
        );
        Output = Net_186_2 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_186_0, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: PosEdge(Net_138)
        Main Equation            : 2 pterms
        (
              !Net_313 * !Net_51 * Net_186_0
            + Net_313 * !Net_51 * !Net_186_0
        );
        Output = Net_186_0 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_186_6, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: PosEdge(Net_138)
        Main Equation            : 2 pterms
        (
              Net_313 * !Net_51 * Net_186_5 * Net_186_4 * Net_186_3 * 
              Net_186_2 * Net_186_1 * Net_186_0
            + Net_51 * Net_186_6
        );
        Output = Net_186_6 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_138, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_20_1 * Net_20_0
        );
        Output = Net_138 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_186_7, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: PosEdge(Net_138)
        Main Equation            : 2 pterms
        (
              Net_313 * !Net_51 * Net_186_6 * Net_186_5 * Net_186_4 * 
              Net_186_3 * Net_186_2 * Net_186_1 * Net_186_0
            + Net_186_7 * Net_51
        );
        Output = Net_186_7 (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\Stepper_control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Stepper_control:control_7\ ,
        control_6 => \Stepper_control:control_6\ ,
        control_5 => \Stepper_control:control_5\ ,
        control_4 => \Stepper_control:control_4\ ,
        control_3 => \Stepper_control:control_3\ ,
        control_2 => \Stepper_control:control_2\ ,
        control_1 => Net_119 ,
        control_0 => Net_51 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_146, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_20_1 * Net_20_0
            + Net_20_1 * !Net_20_0
        );
        Output = Net_146 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_143_1, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_20_1 * !Net_119
            + Net_20_1 * Net_119
        );
        Output = Net_143_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_20_1, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_20_1 * Net_313 * Net_20_0
            + Net_20_1 * !Net_20_0
        );
        Output = Net_20_1 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_20_0, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_289) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_20_1 * !Net_313 * Net_20_0
            + Net_313 * !Net_20_0
        );
        Output = Net_20_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_144, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_20_1 * Net_119
            + Net_20_1 * !Net_119
        );
        Output = Net_144 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A(0)__PA ,
        pin_input => Net_143_1 ,
        pad => A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = A_inv(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A_inv(0)__PA ,
        pin_input => Net_144 ,
        pad => A_inv(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B(0)__PA ,
        pin_input => Net_143_0 ,
        pad => B(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = B_inv(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B_inv(0)__PA ,
        pin_input => Net_146 ,
        pad => B_inv(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_289 ,
            dclk_0 => Net_289_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+--------------
   2 |   0 |     * |      NONE |         CMOS_OUT |     A(0) | In(Net_143_1)
     |   1 |     * |      NONE |         CMOS_OUT | A_inv(0) | In(Net_144)
     |   2 |     * |      NONE |         CMOS_OUT |     B(0) | In(Net_143_0)
     |   3 |     * |      NONE |         CMOS_OUT | B_inv(0) | In(Net_146)
----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.030ms
Digital Placement phase: Elapsed time ==> 1s.223ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Users\Chris\Documents\PSoC Creator\4.2\Devices\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Steppermotor_bipolar_r.vh2" --pcf-path "Steppermotor_bipolar.pco" --des-name "Steppermotor_bipolar" --dsf-path "Steppermotor_bipolar.dsf" --sdc-path "Steppermotor_bipolar.sdc" --lib-path "Steppermotor_bipolar_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.780ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.299ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.071ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Steppermotor_bipolar_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.401ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.201ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.610ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.611ms
API generation phase: Elapsed time ==> 1s.339ms
Dependency generation phase: Elapsed time ==> 0s.030ms
Cleanup phase: Elapsed time ==> 0s.000ms
