# Examples for Yosys equivalence verification

- Yosys is an OpenSource Tool mainly for Synthesis, but also provides equivalence checks

- Comparing two Verilog Designs
- Comparing Verilog against VHDL
  - Using GHDL and ghdl-yosys-plugin

## Examples

tbd
