Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 25 05:13:45 2021
| Host         : Stevensayhello-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xcku040
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   792 |
| Unused register locations in slices containing registers |   765 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           31 |
|      2 |           41 |
|      3 |           36 |
|      4 |           88 |
|      5 |           14 |
|      6 |           95 |
|      7 |           53 |
|      8 |          104 |
|      9 |           11 |
|     10 |           21 |
|     11 |            3 |
|     12 |            2 |
|     13 |            2 |
|     14 |            2 |
|     15 |            4 |
|    16+ |          285 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           12141 |         2373 |
| No           | No                    | Yes                    |             191 |           50 |
| No           | Yes                   | No                     |            5184 |         1441 |
| Yes          | No                    | No                     |            5260 |         1206 |
| Yes          | No                    | Yes                    |             465 |          110 |
| Yes          | Yes                   | No                     |            2394 |          587 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                    Clock Signal                                    |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg0                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_ar_channel_0/r_push                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                      |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy7                                                                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                  | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                      |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                            |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/state_reg[1][0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_clk                                                                           | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                      | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                            |                1 |              1 |
|  sys_clk                                                                           | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                      | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                            |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy6                                                                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              1 |
|  sys_clk                                                                           | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                        | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                            |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]                                                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[5]                                                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/d_prevGroup                                                                                                                                                              | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                            | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                  |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                            | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                  |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                  |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                              |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winWrite_reg_11                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/state_reg[0][0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                 | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_2                                                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                 | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                             |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                  |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[19].sync_reg_reg[1]_0                                                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  sys_clk                                                                           |                                                                                                                                                                                                                                                          | key1_IBUF_inst/O                                                                                                                                                                                                                        |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_rank[1]_i_1_n_0                                                                                                                                        |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[1]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_3                                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              2 |
|  sys_clk                                                                           |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                        |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                              |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN                                                                                                      |                2 |              2 |
|  sys_clk                                                                           |                                                                                                                                                                                                                                                          | fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                                                                   |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg0                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_i_1_n_0                                                                |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                            |                2 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr_rd_valid0                                                                                                                               | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr[2]_i_1_n_0                                                                                                             |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/io_read_keep                                                                                                                                               | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                            |                2 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_1                                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/rtw[2]_i_2_n_0                                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/rst_r1_reg[0]                                                                                                                                           |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                         |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Use_Async_Reset.sync_reset_reg                        |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_1[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                            |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/rst_riu_sync_r[1]                                                                                                                                                          |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/rst_div_sync_r[1]                                                                                                                                                          |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/rst_mb_sync_r[1]                                                                                                                                                           |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                         |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[4]                                                                                                       |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[1]                                                                                                       |                1 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_bg[1]_i_1_n_0                                                                                                  |                2 |              2 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__1_n_0                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                           |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__2_n_0                                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                           |                2 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBankP[1]_i_1__0_n_0                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__1_n_0                                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                           |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__2_n_0                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/pend_ref[0]                                                                                                                                               |                2 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/set_pre_req                                                                                                                                                       | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                           |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/mem_test_m0/FSM_onehot_state[2]_i_1_n_0                                                                                                                                                                                                   | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][1][2]_i_2_n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_2[0]                                                                                                                                         |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][3][2]_i_2_n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg[0]                                                                                                                                           |                1 |              3 |
|  sys_clk                                                                           |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/rst_input_sync_r[3]                                                                                                                                                        |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][0][2]_i_2_n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_0[0]                                                                                                                                         |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][0][2]_i_2_n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_1[0]                                                                                                                                         |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][1][2]_i_2_n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_3[0]                                                                                                                                         |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][3][2]_i_2_n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/SR[0]                                                                                                                                                   |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1_n_0                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                           |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                  | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                      |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][0][2][2]_i_2_n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_4[0]                                                                                                                                         |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1_n_0                                                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                           |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerRAS[0][0][1][2][2]_i_2_n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_a/rst_r1_reg_5[0]                                                                                                                                         |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__0_n_0                                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                           |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdBankP[1]_i_1__1_n_0                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                           |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[1]_0[0]                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_1__2_n_0                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                           |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                           |                2 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row[2]_i_1_n_0                                                                                                 |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                              |                1 |              3 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_cmd[2]_i_1_n_0                                                                                            |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                       | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/areset_d1                                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  sys_clk                                                                           |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0                                                                                                                                               |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_data_addr_le                                                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/Reset                                                                                                                                                                      |                3 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/wr_accepted                                                                                                                                                                | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refSt[3]_i_1_n_0                                                                                                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/wtrs[3]_i_1_n_0                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/p_1_in                                                                                                                                              | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_inject_state[3]_i_1_n_0                                                                                                                                | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_periodic_state[3]_i_1_n_0                                                                                                                              | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][0][3]_i_1_n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][2][3]_i_1_n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][1][3]_i_1_n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                     |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                    |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                      |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                      |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                      |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                      |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                      |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                      |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                      |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                      |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                      |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                      |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                    |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                    |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][2][3]_i_1_n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][1][3]_i_1_n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][3][3]_i_1_n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][0][3]_i_1_n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                            |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                            |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                            |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                            |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                            |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                            |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                            |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                            |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                            |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][3][3]_i_1_n_0                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                       | fifo_test_inst/ila_fifo/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_2[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/retSt[3]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refs[3]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                         | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                        |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[0][0]_1[0]                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calSt[3]_i_1_n_0                                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                  |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_cplx_state[3]_i_1_n_0                                                                                                | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[0][0]                                                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                  |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/calDone_reg                                                                                                                             |                3 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                 | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                       |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                     | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                    |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                             | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                              |                2 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/pll_gate_cnt[4]_i_1_n_0                                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/SR[0]                                                                                                                                                                      |                2 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_6[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/counter_div_rst[6]_i_1_n_0                                                                                                                                                 |                1 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cmr_cnt[4]_i_2_n_0                                                                                                                                                       | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cs_mask_int                                                                                                                                             |                1 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/rd_accepted                                                                                                                                                                | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_1[0]                                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                                                                                  |                1 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/counter_riu_rst[6]_i_1_n_0                                                                                                                                                 |                1 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/counter_mb_rst[6]_i_1_n_0                                                                                                                                                  |                3 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                                                                                  |                1 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                             | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                   |                1 |              5 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[9]                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[0]                                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[1]                                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[3]                                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[2]                                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_4[0]                                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[4]                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                2 |              6 |
|  sys_clk                                                                           |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                   |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                  | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_clr                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[8]                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                                       | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_ar_channel_0/r_push_reg_0[0]                                                                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/areset_d1                                                                                                                                                                              |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/rd_state                                                                                                                                                                                                                  | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                4 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/FSM_sequential_wr_state[2]_i_1_n_0                                                                                                                                                                                        | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_1[0]                                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                         |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_90[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_78[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[6]                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_111[1]                                                                                                                                   |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_8[1]                                                                                                                                     |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_18[1]                                                                                                                                    |                4 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_96[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff[1]                                                                                                                                       |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_88[1]                                                                                                                                    |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_64[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_110[1]                                                                                                                                   |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_114[1]                                                                                                                                   |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_24[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_80[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_16[1]                                                                                                                                    |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_56[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_32[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_66[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_58[1]                                                                                                                                    |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_70[1]                                                                                                                                    |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_48[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_40[1]                                                                                                                                    |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_50[1]                                                                                                                                    |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_115[1]                                                                                                                                   |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_10[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_104[1]                                                                                                                                   |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_42[1]                                                                                                                                    |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff[1]                                                                                                                                       |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_86[1]                                                                                                                                    |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_34[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_68[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_44[1]                                                                                                                                    |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff[1]                                                                                                                                       |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_12[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_112[1]                                                                                                                                   |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_52[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_62[1]                                                                                                                                    |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_109[1]                                                                                                                                   |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_6[1]                                                                                                                                     |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_22[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_108[1]                                                                                                                                   |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff[1]                                                                                                                                       |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_92[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[2]                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_98[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_82[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_76[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_buf_index_cpy[5].rd_buf_indx_r[5][5]_i_1_n_0                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_74[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[7]                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_54[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_46[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_36[1]                                                                                                                                    |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_4[1]                                                                                                                                     |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_113[1]                                                                                                                                   |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_84[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_100[1]                                                                                                                                   |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_20[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_28[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_38[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_60[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                             |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_30[1]                                                                                                                                    |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_14[1]                                                                                                                                    |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_102[1]                                                                                                                                   |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[0]                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[10]                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_94[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_state_issue_act                                                                                                |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[3]                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[5]                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_72[1]                                                                                                                                    |                1 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[1]                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                2 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_26[1]                                                                                                                                    |                3 |              6 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_106[1]                                                                                                                                   |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1                                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_6                                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_7                                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_1                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_0                                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_1                                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                     |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                             |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                         |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                   |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                     |                1 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                            | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                 |                1 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                            | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                 |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                   | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                 |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                 |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]_i_1_n_0                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[0][6]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[12][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[17][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[11][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[18][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[19][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                5 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[10][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[13][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[14][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                5 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[15][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[16][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[29][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[27][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[3][6]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[26][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[6][6]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[25][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[7][6]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[5][6]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[9][6]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[28][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[1][6]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[23][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[21][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[8][6]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[20][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[24][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[4][6]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[30][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[31][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[2][6]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[22][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                5 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_2                                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_3                                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                3 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_8                                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |              7 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/reg_wr_len[10]_i_1_n_0                                                                                                                                                                                                    | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_2[0]                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[15]_0                                                                                                                                        |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[15]_0                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][5]                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][2]                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][8]                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][1]                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/SS[0]                                                                                                              |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][7]                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][3]                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[39]_0                                                                                                                                        |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][10]                                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[3]_0                                                                                                                                         |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[9]_0                                                                                                                                         |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[3]_0                                                                                                                                         |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[15]_0                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[39]_0                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[45]_0                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[1]_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[21]_0                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[21]_0                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[33]_0                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[27]_0                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[9]_0                                                                                                                                         |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[45]_0                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[33]_0                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf_we_r1                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[3]_0                                                                                                                                         |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[15]_0                                                                                                                                        |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[15]_0                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[21]_0                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[15]_0                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[21]_1                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][9]                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[21]_1                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[39]_0                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[33]_1                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[27]_0                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[45]_1                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[27]_0                                                                                                                                        |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[9]_0                                                                                                                                         |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[21]_1                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[27]_0                                                                                                                                        |                5 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[15]_0                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[33]_1                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[3]_0                                                                                                                                         |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[39]_0                                                                                                                                        |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[3]_0                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[27]_0                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[39]_0                                                                                                                                        |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][6]                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[9]_0                                                                                                                                         |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/areset_d1                                                                                                                                                                              |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_0                                                                                                                                        |                7 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/areset_d1                                                                                                                                                                              |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[33]_0                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[33]_1                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[15]_0                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[45]_0                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/reg_r_len                                                                                                                                                                                                                 | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[3]_0                                                                                                                                         |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/reg_rd_len[10]_i_1_n_0                                                                                                                                                                                                    | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[3]_0                                                                                                                                         |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/reg_w_len[7]_i_1_n_0                                                                                                                                                                                                      | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[45]_1                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[9]_0                                                                                                                                         |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[9]_0                                                                                                                                         |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/mem_test_m0/rd_cnt                                                                                                                                                                                                                        | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[7]_i_1_n_0                                                                                                            |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/mem_test_m0/wr_cnt                                                                                                                                                                                                                        | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[21]_1                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[39]_0                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[45]_1                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_ACT_n_A[7]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt[7]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[45]_0                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[21]_0                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[9]_0                                                                                                                                         |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[33]_0                                                                                                                                        |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[27]_0                                                                                                                                        |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][0]                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf.init_done_r_reg[85][4]                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[0]                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[1]                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[2]                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/bus_struct_reset[0]                                                                                                                            |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[27]_0                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[9]_0                                                                                                                                         |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[45]_1                                                                                                                                        |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[33]_1                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[3]_0                                                                                                                                         |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[27]_0                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[39]_0                                                                                                                                        |                2 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[39]_0                                                                                                                                        |                1 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_7[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_9[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                            | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                           |                2 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                  | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                            |                6 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                      | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                 |                2 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_1_n_0                                                                                                                                  |                1 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/tranSentC                                                                                                                                                                | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |                5 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit1                                                                                                                                            |                1 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                     |                2 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/bramB_rdy                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/areset_d1                                                                                                                                                                              |                6 |              9 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                            |                3 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                    |                3 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_wptr                                                                                                                           |                2 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                        | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                              |                2 |             10 |
|  sys_clk                                                                           | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                  | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                        |                2 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                |                3 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/mem_test_m0/FSM_onehot_state[1]_i_1_n_0                                                                                                                                                                                                   | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                4 |             10 |
|  sys_clk                                                                           | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/E[0]                                                                                                                                                                              | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                2 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/cntr[9]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             10 |
|  sys_clk                                                                           | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                  | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                              |                2 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                            | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                  |                4 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                           |                9 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_1                                                                                                                                           |                6 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                            | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                        |                3 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             10 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg_1                                                                                                                                | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/areset_d1                                                                                                                                                                              |                6 |             11 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                      |                3 |             11 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_4                                                                                                                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/areset_d1                                                                                                                                                                              |                7 |             11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                6 |             13 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                         |                8 |             13 |
|  sys_clk                                                                           |                                                                                                                                                                                                                                                          | fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                           |                4 |             14 |
|  sys_clk                                                                           |                                                                                                                                                                                                                                                          | fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                  |                3 |             14 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                         |                8 |             15 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                  |                5 |             15 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                     |               12 |             15 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_2                                                                                                                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/areset_d1                                                                                                                                                                              |                9 |             15 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                      |                7 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                            |                7 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                |                5 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_2[0]                                                       | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                            |               10 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_intvl_count[15]_i_1_n_0                                                                                                                                |                2 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/mem_test_m0/test_cnt[15]_i_1_n_0                                                                                                                                                                                                          | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                5 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/p_82_in                                                                                                                                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                5 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/pointer_we                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/occ_cnt[15]_i_1_n_0                                                                                                                                                    | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                3 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                  | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                  |                3 |             17 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                            |               13 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1__2_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1__2_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1__2_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1__2_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1__1_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1__1_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1__1_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[2][0]                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1__1_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             18 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/areset_d1                                                                                                                                                                              |                7 |             19 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |               17 |             21 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/reg_wr_len[31]_i_1_n_0                                                                                                                                                                                                    | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                4 |             21 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                 |               19 |             21 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                9 |             21 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/reg_rd_len[31]_i_1_n_0                                                                                                                                                                                                    | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                5 |             21 |
|  sys_clk                                                                           | fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                 | fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                           |                4 |             22 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_1[0]                                                                                                                                                     | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                8 |             24 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/SR[0]                                                                                          |                7 |             24 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_1                                                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_14                                                                                                                                       |                5 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_0                                                                                                                                                        | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_0                                                                                                                                        |                8 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                  |                9 |             26 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/periodic_read_address[39]_i_1_n_0                                                                                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                           |               14 |             26 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/app_rdy_r_reg[0]                                                                                                                                                             | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |               16 |             26 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0                                                                                                                                                            | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                 |                9 |             26 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_5                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             26 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_5                                                                                                                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/areset_d1                                                                                                                                                                              |               11 |             29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer0                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                4 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                          |                9 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                                                                 |                9 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_3                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/rd_fifo_cnt[31]_i_1_n_0                                                                                                                                                                                                   | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |                5 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/p_1_out[31]                                                                                                                                                                                                               | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |               10 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_cnt[31]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                         |               14 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_0                                                                                                                                                         |                                                                                                                                                                                                                                         |               18 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_5[0]                                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |               14 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_high                                                                                                                                |                5 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_3[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               17 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[11].sync_reg_reg[1]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               20 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                7 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[10].sync_reg_reg[1]_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                |                4 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg_0[0]                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                            |               10 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_5[0]                                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |               15 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                  | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                           |               15 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_cmp_en_reg_0                                                                                                                                | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/p_106_out                                                                                                                         |               13 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_2                                                                                                                                                         |                                                                                                                                                                                                                                         |               17 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                 |                                                                                                                                                                                                                                         |               13 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                           |               23 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                 |                                                                                                                                                                                                                                         |                4 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_2[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |               18 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_4[0]                                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |                4 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_1                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/reg_rd_adrs[31]_i_1_n_0                                                                                                                                                                                                   | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |               13 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[24].sync_reg_reg[1]_0                                                                                                                                                        |                                                                                                                                                                                                                                         |               14 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_0                                                                                                                        |               24 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_2                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             32 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             33 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready                                                                                                                                           |                                                                                                                                                                                                                                         |               19 |             33 |
|  sys_clk                                                                           | fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                 | fifo_test_inst/fifo_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                  |                6 |             33 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             33 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             33 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             33 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                              | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle_reg[0]                                                                       |                5 |             33 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk_rst_r1                                                                                                                                              |               15 |             34 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                     |                                                                                                                                                                                                                                         |               18 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             34 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                         |                                                                                                                                                                                                                                         |               17 |             34 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             34 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               18 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__0_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               19 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/areset_d1                                                                                                                                                                              |               20 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               19 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/axi_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                         | ddr4_test_inst/your_instance_name/inst/u_ddr_axi/areset_d1                                                                                                                                                                              |               15 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               19 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               19 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               18 |             35 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[2]_132                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             36 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[0]_133                                                                                                                                      |                                                                                                                                                                                                                                         |               18 |             36 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[1]_123                                                                                                                                      |                                                                                                                                                                                                                                         |               21 |             36 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[3]_142                                                                                                                                      |                                                                                                                                                                                                                                         |               19 |             36 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                       |               13 |             36 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             41 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             41 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             41 |
|  sys_clk                                                                           |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                        |               12 |             42 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_1                                                                                                    |               13 |             46 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_8[7]                                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |               29 |             48 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_8[1]                                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |               29 |             48 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_8[5]                                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |               30 |             48 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_8[6]                                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |               30 |             48 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_8[4]                                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |               30 |             48 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_8[2]                                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |               26 |             48 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_8[0]                                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |               28 |             48 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_8[3]                                                                                                                                                      | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |               28 |             48 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             49 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             49 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             49 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             49 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             49 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                  |               14 |             52 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             58 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_2                                                                                                    |               15 |             60 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/p_22_out                                                                                                                                                   | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                            |               13 |             60 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_5                                                                                                    |               17 |             62 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                      |               20 |             63 |
|  sys_clk                                                                           |                                                                                                                                                                                                                                                          | fifo_test_inst/w_data[63]_i_1_n_0                                                                                                                                                                                                       |                8 |             64 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/app_rd_data_valid                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             64 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                              |               17 |             64 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/u_aq_axi_master/WR_FIFO_RE                                                                                                                                                                                                                | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |               25 |             64 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1_n_0                                                                                                           |               21 |             64 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy5                                                                                                                                                    |                                                                                                                                                                                                                                         |               27 |             64 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |               19 |             66 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_2                                                                                                                                                   |                                                                                                                                                                                                                                         |               34 |             67 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/mem_test_m0/wr_burst_addr[28]_i_1_n_0                                                                                                                                                                                                     | ddr4_test_inst/c0_ddr4_aresetn                                                                                                                                                                                                          |               20 |             69 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               31 |             69 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_repN                                                                                                                                               |                                                                                                                                                                                                                                         |               33 |             70 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_repN_2                                                                                                                                             |                                                                                                                                                                                                                                         |               37 |             70 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum                                                                                                   |               21 |             71 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_4                                                                                                    |               16 |             72 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                |               16 |             74 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_6                                                                                                    |               25 |             74 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/if_missed_fetch_reg                          |                                                                                                                                                                                                                                         |                5 |             75 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_1                                                                                                                                                   |                                                                                                                                                                                                                                         |               35 |             79 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/D[0]                                                                                                                              |               38 |             80 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             81 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             81 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             81 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_3                                                                                                                                                   |                                                                                                                                                                                                                                         |               37 |             81 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             81 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             81 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             81 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_repN_3                                                                                                                                             |                                                                                                                                                                                                                                         |               39 |             83 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2                                                                                                                                                    |                                                                                                                                                                                                                                         |               34 |             84 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_repN_4                                                                                                                                             |                                                                                                                                                                                                                                         |               45 |             89 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN                                                                                                                                                     |                                                                                                                                                                                                                                         |               45 |             95 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal                                                                                                           |               23 |             98 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               24 |            103 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |               25 |            103 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              | fifo_test_inst/ila_fifo/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               25 |            103 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                            |               39 |            105 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_repN_4                                                                                                                                                   |                                                                                                                                                                                                                                         |               44 |            106 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_3                                                                                                    |               28 |            108 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2_repN_1                                                                                                                                             |                                                                                                                                                                                                                                         |               56 |            116 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[31]                                                                                                        |                                                                                                                                                                                                                                         |                8 |            128 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                            |               49 |            132 |
|  sys_clk                                                                           |                                                                                                                                                                                                                                                          | fifo_test_inst/ila_fifo/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                      |               30 |            138 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/wrDataVal_reg                                                                               |               90 |            144 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                 |               56 |            176 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/mem_test_m0/your_instance_name/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                |               48 |            187 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                            |               65 |            188 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                           |               59 |            231 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                           |               67 |            231 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                           |               52 |            231 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                           |               64 |            237 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                  |               72 |            272 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | ddr4_test_inst/u_aq_axi_master/your_instance_name/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                            |               74 |            284 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              134 |            562 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0                                                                                                                                  |                                                                                                                                                                                                                                         |              111 |            576 |
|  sys_clk                                                                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               94 |            738 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | ddr4_test_inst/your_instance_name/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wdf_rdy_ns                                                                                                                                                             |                                                                                                                                                                                                                                         |               48 |            768 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              571 |           2881 |
|  ddr4_test_inst/your_instance_name/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1642 |           8570 |
+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


