// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "05/26/2025 02:48:41"

// 
// Device: Altera EP4CE55F23A7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	done,
	SRAM_A_L0,
	SRAM_D_L0,
	SRAM_Q_L0,
	SRAM_ceb_L0,
	SRAM_web_L0,
	SRAM_A_L1,
	SRAM_D_L1,
	SRAM_Q_L1,
	SRAM_ceb_L1,
	SRAM_web_L1,
	ROM_A_IMG,
	ROM_rd_IMG,
	ROM_Q_IMG);
input 	clk;
input 	rst;
output 	done;
output 	[11:0] SRAM_A_L0;
output 	[15:0] SRAM_D_L0;
input 	[15:0] SRAM_Q_L0;
output 	SRAM_ceb_L0;
output 	SRAM_web_L0;
output 	[11:0] SRAM_A_L1;
output 	[15:0] SRAM_D_L1;
input 	[15:0] SRAM_Q_L1;
output 	SRAM_ceb_L1;
output 	SRAM_web_L1;
output 	[11:0] ROM_A_IMG;
output 	ROM_rd_IMG;
input 	[15:0] ROM_Q_IMG;

// Design Ports Information
// done	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[2]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[3]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[5]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[6]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[7]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[8]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[9]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[10]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[11]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[1]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[2]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[3]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[4]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[5]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[6]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[7]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[8]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[9]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[10]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[11]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[12]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[13]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[14]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[15]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[0]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[1]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[2]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[3]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[4]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[6]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[7]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[8]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[9]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[10]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[11]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[12]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[13]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[14]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[15]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ceb_L0	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_web_L0	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[0]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[2]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[3]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[4]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[6]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[7]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[8]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[9]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[10]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[11]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[0]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[1]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[2]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[4]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[5]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[6]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[7]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[8]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[9]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[10]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[11]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[12]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[13]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[14]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[15]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[1]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[2]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[3]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[4]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[5]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[6]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[7]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[8]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[9]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[10]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[11]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[12]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[13]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[14]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[15]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ceb_L1	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_web_L1	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[0]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[1]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[2]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[4]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[5]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[7]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[8]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[9]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[10]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[11]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_rd_IMG	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[0]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[1]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[2]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[3]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[4]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[5]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[6]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[7]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[8]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[9]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[10]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[11]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[12]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[13]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[14]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[15]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \Master_0|Mult0|auto_generated|mac_out2~0 ;
wire \Master_0|Mult0|auto_generated|mac_out2~1 ;
wire \Master_0|Mult0|auto_generated|mac_out2~2 ;
wire \Master_0|Mult0|auto_generated|mac_out2~3 ;
wire \Master_0|Mult0|auto_generated|mac_out2~4 ;
wire \Master_0|Mult0|auto_generated|mac_out2~5 ;
wire \Master_0|Mult0|auto_generated|mac_out2~6 ;
wire \Master_0|Mult0|auto_generated|mac_out2~7 ;
wire \Master_0|Mult0|auto_generated|mac_out2~8 ;
wire \Master_0|Mult0|auto_generated|mac_out2~9 ;
wire \Master_0|Mult0|auto_generated|mac_out2~10 ;
wire \Master_0|Mult0|auto_generated|mac_out2~11 ;
wire \Master_0|Mult0|auto_generated|mac_out2~12 ;
wire \Master_0|Mult0|auto_generated|mac_out2~13 ;
wire \SRAM_Q_L0[0]~input_o ;
wire \SRAM_Q_L0[1]~input_o ;
wire \SRAM_Q_L0[2]~input_o ;
wire \SRAM_Q_L0[3]~input_o ;
wire \SRAM_Q_L0[4]~input_o ;
wire \SRAM_Q_L0[5]~input_o ;
wire \SRAM_Q_L0[6]~input_o ;
wire \SRAM_Q_L0[7]~input_o ;
wire \SRAM_Q_L0[8]~input_o ;
wire \SRAM_Q_L0[9]~input_o ;
wire \SRAM_Q_L0[10]~input_o ;
wire \SRAM_Q_L0[11]~input_o ;
wire \SRAM_Q_L0[12]~input_o ;
wire \SRAM_Q_L0[13]~input_o ;
wire \SRAM_Q_L0[14]~input_o ;
wire \SRAM_Q_L0[15]~input_o ;
wire \SRAM_Q_L1[0]~input_o ;
wire \SRAM_Q_L1[1]~input_o ;
wire \SRAM_Q_L1[2]~input_o ;
wire \SRAM_Q_L1[3]~input_o ;
wire \SRAM_Q_L1[4]~input_o ;
wire \SRAM_Q_L1[5]~input_o ;
wire \SRAM_Q_L1[6]~input_o ;
wire \SRAM_Q_L1[7]~input_o ;
wire \SRAM_Q_L1[8]~input_o ;
wire \SRAM_Q_L1[9]~input_o ;
wire \SRAM_Q_L1[10]~input_o ;
wire \SRAM_Q_L1[11]~input_o ;
wire \SRAM_Q_L1[12]~input_o ;
wire \SRAM_Q_L1[13]~input_o ;
wire \SRAM_Q_L1[14]~input_o ;
wire \SRAM_Q_L1[15]~input_o ;
wire \done~output_o ;
wire \SRAM_A_L0[0]~output_o ;
wire \SRAM_A_L0[1]~output_o ;
wire \SRAM_A_L0[2]~output_o ;
wire \SRAM_A_L0[3]~output_o ;
wire \SRAM_A_L0[4]~output_o ;
wire \SRAM_A_L0[5]~output_o ;
wire \SRAM_A_L0[6]~output_o ;
wire \SRAM_A_L0[7]~output_o ;
wire \SRAM_A_L0[8]~output_o ;
wire \SRAM_A_L0[9]~output_o ;
wire \SRAM_A_L0[10]~output_o ;
wire \SRAM_A_L0[11]~output_o ;
wire \SRAM_D_L0[0]~output_o ;
wire \SRAM_D_L0[1]~output_o ;
wire \SRAM_D_L0[2]~output_o ;
wire \SRAM_D_L0[3]~output_o ;
wire \SRAM_D_L0[4]~output_o ;
wire \SRAM_D_L0[5]~output_o ;
wire \SRAM_D_L0[6]~output_o ;
wire \SRAM_D_L0[7]~output_o ;
wire \SRAM_D_L0[8]~output_o ;
wire \SRAM_D_L0[9]~output_o ;
wire \SRAM_D_L0[10]~output_o ;
wire \SRAM_D_L0[11]~output_o ;
wire \SRAM_D_L0[12]~output_o ;
wire \SRAM_D_L0[13]~output_o ;
wire \SRAM_D_L0[14]~output_o ;
wire \SRAM_D_L0[15]~output_o ;
wire \SRAM_ceb_L0~output_o ;
wire \SRAM_web_L0~output_o ;
wire \SRAM_A_L1[0]~output_o ;
wire \SRAM_A_L1[1]~output_o ;
wire \SRAM_A_L1[2]~output_o ;
wire \SRAM_A_L1[3]~output_o ;
wire \SRAM_A_L1[4]~output_o ;
wire \SRAM_A_L1[5]~output_o ;
wire \SRAM_A_L1[6]~output_o ;
wire \SRAM_A_L1[7]~output_o ;
wire \SRAM_A_L1[8]~output_o ;
wire \SRAM_A_L1[9]~output_o ;
wire \SRAM_A_L1[10]~output_o ;
wire \SRAM_A_L1[11]~output_o ;
wire \SRAM_D_L1[0]~output_o ;
wire \SRAM_D_L1[1]~output_o ;
wire \SRAM_D_L1[2]~output_o ;
wire \SRAM_D_L1[3]~output_o ;
wire \SRAM_D_L1[4]~output_o ;
wire \SRAM_D_L1[5]~output_o ;
wire \SRAM_D_L1[6]~output_o ;
wire \SRAM_D_L1[7]~output_o ;
wire \SRAM_D_L1[8]~output_o ;
wire \SRAM_D_L1[9]~output_o ;
wire \SRAM_D_L1[10]~output_o ;
wire \SRAM_D_L1[11]~output_o ;
wire \SRAM_D_L1[12]~output_o ;
wire \SRAM_D_L1[13]~output_o ;
wire \SRAM_D_L1[14]~output_o ;
wire \SRAM_D_L1[15]~output_o ;
wire \SRAM_ceb_L1~output_o ;
wire \SRAM_web_L1~output_o ;
wire \ROM_A_IMG[0]~output_o ;
wire \ROM_A_IMG[1]~output_o ;
wire \ROM_A_IMG[2]~output_o ;
wire \ROM_A_IMG[3]~output_o ;
wire \ROM_A_IMG[4]~output_o ;
wire \ROM_A_IMG[5]~output_o ;
wire \ROM_A_IMG[6]~output_o ;
wire \ROM_A_IMG[7]~output_o ;
wire \ROM_A_IMG[8]~output_o ;
wire \ROM_A_IMG[9]~output_o ;
wire \ROM_A_IMG[10]~output_o ;
wire \ROM_A_IMG[11]~output_o ;
wire \ROM_rd_IMG~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Master_0|op_control[0]~2_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \Master_0|op_control[1]~1_combout ;
wire \Master_0|Add7~0_combout ;
wire \Master_0|Add8~0_combout ;
wire \Master_0|Mux5~0_combout ;
wire \Master_0|Mux5~1_combout ;
wire \Master_0|current_state.IDLE~0_combout ;
wire \Master_0|current_state.IDLE~q ;
wire \Master_0|Selector0~0_combout ;
wire \Master_0|current_state.L0~q ;
wire \Master_0|Add7~1 ;
wire \Master_0|Add7~3_combout ;
wire \Master_0|Add8~1 ;
wire \Master_0|Add8~2_combout ;
wire \Master_0|Add7~2_combout ;
wire \Master_0|Add7~5_combout ;
wire \Master_0|op_x[0]~6_combout ;
wire \Master_0|op_control[1]~0_combout ;
wire \Master_0|op_x[0]~8_combout ;
wire \Master_0|op_x[0]~7 ;
wire \Master_0|op_x[1]~9_combout ;
wire \Master_0|op_x[1]~10 ;
wire \Master_0|op_x[2]~11_combout ;
wire \Master_0|op_x[2]~12 ;
wire \Master_0|op_x[3]~13_combout ;
wire \Master_0|op_x[3]~14 ;
wire \Master_0|op_x[4]~15_combout ;
wire \Master_0|op_x[4]~16 ;
wire \Master_0|op_x[5]~17_combout ;
wire \Master_0|LessThan1~0_combout ;
wire \Master_0|LessThan1~1_combout ;
wire \Master_0|op_y[2]~0_combout ;
wire \Master_0|L0_next_state.L0_MAX_POOL~0_combout ;
wire \Master_0|op_y[2]~1_combout ;
wire \Master_0|Add7~4 ;
wire \Master_0|Add7~7_combout ;
wire \Master_0|Add3~0_combout ;
wire \Master_0|Add8~3 ;
wire \Master_0|Add8~4_combout ;
wire \Master_0|Add7~20_combout ;
wire \Master_0|Add7~21_combout ;
wire \Master_0|Add3~1_combout ;
wire \Master_0|Add8~5 ;
wire \Master_0|Add8~6_combout ;
wire \Master_0|Add7~18_combout ;
wire \Master_0|Add7~8 ;
wire \Master_0|Add7~9_combout ;
wire \Master_0|Add7~19_combout ;
wire \Master_0|Add7~10 ;
wire \Master_0|Add7~11_combout ;
wire \Master_0|Add8~7 ;
wire \Master_0|Add8~8_combout ;
wire \Master_0|Add3~2_combout ;
wire \Master_0|Add7~16_combout ;
wire \Master_0|Add7~17_combout ;
wire \Master_0|Add7~12 ;
wire \Master_0|Add7~13_combout ;
wire \Master_0|L0_next_state~0_combout ;
wire \Master_0|Add8~9 ;
wire \Master_0|Add8~10_combout ;
wire \Master_0|Add7~6_combout ;
wire \Master_0|Add7~15_combout ;
wire \Master_0|L0_next_state~1_combout ;
wire \Master_0|L0_next_state~2_combout ;
wire \Master_0|L0_next_state.L0_MAX_POOL~1_combout ;
wire \Master_0|L0_current_state.L0_MAX_POOL~q ;
wire \Master_0|Selector1~0_combout ;
wire \Master_0|L0_current_state.L0_IDLE~q ;
wire \Master_0|Selector2~0_combout ;
wire \Master_0|mul_add_counter~2_combout ;
wire \Master_0|Selector8~5_combout ;
wire \Master_0|mul_add_counter[2]~1_combout ;
wire \Master_0|mul_add_counter~0_combout ;
wire \Master_0|Equal0~0_combout ;
wire \Master_0|Selector2~1_combout ;
wire \Master_0|Selector2~2_combout ;
wire \Master_0|L0_current_state.L0_MUL_ADD~q ;
wire \Master_0|L0_next_state.L0_WRITE~0_combout ;
wire \Master_0|L0_current_state.L0_WRITE~q ;
wire \Master_0|L0_next_state.L0_DONE~0_combout ;
wire \Master_0|L0_current_state.L0_DONE~q ;
wire \Master_0|next_state.DONE~0_combout ;
wire \Master_0|current_state.DONE~q ;
wire \Master_0|LessThan0~0_combout ;
wire \Master_0|Selector8~4_combout ;
wire \Master_0|Selector8~8_combout ;
wire \Master_0|Selector8~7_combout ;
wire \Master_0|Selector8~6_combout ;
wire \Master_0|Selector26~1_combout ;
wire \Master_0|ADDR_M~0_combout ;
wire \Master_0|Selector26~0_combout ;
wire \Master_0|Selector26~2_combout ;
wire \Master_0|Selector23~2_combout ;
wire \Master_0|Selector23~3_combout ;
wire \Master_0|Selector23~9_combout ;
wire \Master_0|Selector23~4_combout ;
wire \Master_0|Selector23~5_combout ;
wire \Master_0|Add1~0_combout ;
wire \Master_0|Selector25~0_combout ;
wire \Master_0|Add0~0_combout ;
wire \Master_0|Add0~2_combout ;
wire \Master_0|Selector25~1_combout ;
wire \Master_0|Selector25~2_combout ;
wire \Master_0|Add1~1 ;
wire \Master_0|Add1~2_combout ;
wire \Master_0|Selector24~0_combout ;
wire \Master_0|Add0~1 ;
wire \Master_0|Add0~3_combout ;
wire \Master_0|Add0~5_combout ;
wire \Master_0|Selector24~1_combout ;
wire \Master_0|Selector24~2_combout ;
wire \Master_0|Add1~3 ;
wire \Master_0|Add1~4_combout ;
wire \Master_0|Selector23~6_combout ;
wire \Master_0|Add0~4 ;
wire \Master_0|Add0~6_combout ;
wire \Master_0|Add0~8_combout ;
wire \Master_0|Selector23~7_combout ;
wire \Master_0|Selector23~8_combout ;
wire \Master_0|Add0~7 ;
wire \Master_0|Add0~9_combout ;
wire \Master_0|Add0~11_combout ;
wire \Master_0|Add1~5 ;
wire \Master_0|Add1~6_combout ;
wire \Master_0|Selector22~0_combout ;
wire \Master_0|Selector22~1_combout ;
wire \Master_0|Selector22~2_combout ;
wire \Master_0|Add0~10 ;
wire \Master_0|Add0~12_combout ;
wire \Master_0|Add0~14_combout ;
wire \Master_0|Add1~7 ;
wire \Master_0|Add1~8_combout ;
wire \Master_0|Selector21~0_combout ;
wire \Master_0|Selector21~1_combout ;
wire \Master_0|Selector21~2_combout ;
wire \Master_0|Selector20~1_combout ;
wire \Master_0|Selector18~2_combout ;
wire \Master_0|LessThan2~0_combout ;
wire \Master_0|LessThan2~1_combout ;
wire \Master_0|Selector20~2_combout ;
wire \Master_0|Selector20~3_combout ;
wire \Master_0|Selector20~0_combout ;
wire \Master_0|Selector20~4_combout ;
wire \Master_0|Add2~0_combout ;
wire \Master_0|Add2~2_combout ;
wire \Master_0|Selector18~3_combout ;
wire \Master_0|Selector18~8_combout ;
wire \Master_0|Selector18~4_combout ;
wire \Master_0|Selector19~0_combout ;
wire \Master_0|Selector19~1_combout ;
wire \Master_0|Selector19~2_combout ;
wire \Master_0|Add2~1 ;
wire \Master_0|Add2~3_combout ;
wire \Master_0|Add2~5_combout ;
wire \Master_0|Selector18~5_combout ;
wire \Master_0|Selector18~6_combout ;
wire \Master_0|Selector18~7_combout ;
wire \Master_0|Selector17~0_combout ;
wire \Master_0|Add2~4 ;
wire \Master_0|Add2~6_combout ;
wire \Master_0|Add2~8_combout ;
wire \Master_0|Selector17~1_combout ;
wire \Master_0|Selector17~2_combout ;
wire \Master_0|Add2~7 ;
wire \Master_0|Add2~9_combout ;
wire \Master_0|Selector16~0_combout ;
wire \Master_0|Selector16~1_combout ;
wire \Master_0|Selector16~2_combout ;
wire \Master_0|Add2~10 ;
wire \Master_0|Add2~11_combout ;
wire \Master_0|Selector15~0_combout ;
wire \Master_0|Selector15~1_combout ;
wire \Master_0|Selector15~2_combout ;
wire \ROM_Q_IMG[0]~input_o ;
wire \ROM_Q_IMG[1]~input_o ;
wire \ROM_Q_IMG[2]~input_o ;
wire \ROM_Q_IMG[3]~input_o ;
wire \ROM_Q_IMG[4]~input_o ;
wire \ROM_Q_IMG[5]~input_o ;
wire \ROM_Q_IMG[6]~input_o ;
wire \ROM_Q_IMG[7]~input_o ;
wire \ROM_Q_IMG[8]~input_o ;
wire \ROM_Q_IMG[9]~input_o ;
wire \ROM_Q_IMG[10]~input_o ;
wire \ROM_Q_IMG[11]~input_o ;
wire \ROM_Q_IMG[12]~input_o ;
wire \ROM_Q_IMG[13]~input_o ;
wire \ROM_Q_IMG[14]~input_o ;
wire \ROM_Q_IMG[15]~input_o ;
wire \Master_0|WideOr8~0_combout ;
wire \Master_0|WideOr7~0_combout ;
wire \Master_0|Decoder0~0_combout ;
wire \Master_0|Mult0|auto_generated|mac_mult1~dataout ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~0 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~1 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~2 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~3 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~4 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~5 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~6 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~7 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~8 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~9 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~10 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~11 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~12 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~13 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \Master_0|Mult0|auto_generated|mac_out2~dataout ;
wire \Master_0|psum[0]~22_combout ;
wire \~GND~combout ;
wire \Master_0|psum[20]~32_combout ;
wire \Master_0|psum[0]~23 ;
wire \Master_0|psum[1]~24_combout ;
wire \Master_0|psum[1]~25 ;
wire \Master_0|psum[2]~26_combout ;
wire \Master_0|psum[2]~27 ;
wire \Master_0|psum[3]~28_combout ;
wire \Master_0|psum[3]~29 ;
wire \Master_0|psum[4]~30_combout ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \Master_0|psum[4]~31 ;
wire \Master_0|psum[5]~33_combout ;
wire \Master_0|psum[5]~34 ;
wire \Master_0|psum[6]~35_combout ;
wire \Master_0|psum[6]~36 ;
wire \Master_0|psum[7]~37_combout ;
wire \Master_0|psum[7]~38 ;
wire \Master_0|psum[8]~39_combout ;
wire \Master_0|psum[8]~40 ;
wire \Master_0|psum[9]~41_combout ;
wire \Master_0|psum[9]~42 ;
wire \Master_0|psum[10]~43_combout ;
wire \Master_0|psum[10]~44 ;
wire \Master_0|psum[11]~45_combout ;
wire \Master_0|psum[11]~46 ;
wire \Master_0|psum[12]~47_combout ;
wire \Master_0|psum[12]~48 ;
wire \Master_0|psum[13]~49_combout ;
wire \Master_0|psum[13]~50 ;
wire \Master_0|psum[14]~51_combout ;
wire \Master_0|psum[14]~52 ;
wire \Master_0|psum[15]~53_combout ;
wire \Master_0|psum[15]~54 ;
wire \Master_0|psum[16]~55_combout ;
wire \Master_0|psum[16]~56 ;
wire \Master_0|psum[17]~57_combout ;
wire \Master_0|psum[17]~58 ;
wire \Master_0|psum[18]~59_combout ;
wire \Master_0|psum[18]~60 ;
wire \Master_0|psum[19]~61_combout ;
wire \Master_0|psum[19]~62 ;
wire \Master_0|psum[20]~63_combout ;
wire \Master_0|psum[20]~64 ;
wire \Master_0|psum[21]~65_combout ;
wire \Master_0|WDATA_M[0]~0_combout ;
wire \Master_0|WDATA_M[1]~1_combout ;
wire \Master_0|WDATA_M[2]~2_combout ;
wire \Master_0|WDATA_M[3]~3_combout ;
wire \Master_0|max~1_combout ;
wire \Master_0|layer0_D[15]~11_combout ;
wire \Master_0|max~13_combout ;
wire \Master_0|max~12_combout ;
wire \Master_0|layer0_D[14]~10_combout ;
wire \Master_0|max~11_combout ;
wire \Master_0|layer0_D[13]~9_combout ;
wire \Master_0|max~10_combout ;
wire \Master_0|layer0_D[12]~8_combout ;
wire \Master_0|max~9_combout ;
wire \Master_0|layer0_D[11]~7_combout ;
wire \Master_0|max~8_combout ;
wire \Master_0|layer0_D[10]~6_combout ;
wire \Master_0|layer0_D[9]~5_combout ;
wire \Master_0|max~7_combout ;
wire \Master_0|max~6_combout ;
wire \Master_0|layer0_D[8]~4_combout ;
wire \Master_0|layer0_D[7]~3_combout ;
wire \Master_0|max~5_combout ;
wire \Master_0|layer0_D[6]~2_combout ;
wire \Master_0|max~4_combout ;
wire \Master_0|layer0_D[5]~1_combout ;
wire \Master_0|max~3_combout ;
wire \Master_0|layer0_D[4]~0_combout ;
wire \Master_0|max~0_combout ;
wire \Master_0|layer0_D[3]~12_combout ;
wire \Master_0|layer0_D[2]~13_combout ;
wire \Master_0|layer0_D[1]~14_combout ;
wire \Master_0|layer0_D[0]~15_combout ;
wire \Master_0|LessThan4~1_cout ;
wire \Master_0|LessThan4~3_cout ;
wire \Master_0|LessThan4~5_cout ;
wire \Master_0|LessThan4~7_cout ;
wire \Master_0|LessThan4~9_cout ;
wire \Master_0|LessThan4~11_cout ;
wire \Master_0|LessThan4~13_cout ;
wire \Master_0|LessThan4~15_cout ;
wire \Master_0|LessThan4~17_cout ;
wire \Master_0|LessThan4~19_cout ;
wire \Master_0|LessThan4~21_cout ;
wire \Master_0|LessThan4~23_cout ;
wire \Master_0|LessThan4~25_cout ;
wire \Master_0|LessThan4~27_cout ;
wire \Master_0|LessThan4~29_cout ;
wire \Master_0|LessThan4~30_combout ;
wire \Master_0|max~2_combout ;
wire \Master_0|WideOr9~0_combout ;
wire \Master_0|max_plus_one[4]~0_combout ;
wire \Master_0|Add10~24_combout ;
wire \Master_0|max_plus_one[4]~1 ;
wire \Master_0|max_plus_one[5]~2_combout ;
wire \Master_0|Add10~25_combout ;
wire \Master_0|max_plus_one[5]~3 ;
wire \Master_0|max_plus_one[6]~4_combout ;
wire \Master_0|Add10~26_combout ;
wire \Master_0|max_plus_one[6]~5 ;
wire \Master_0|max_plus_one[7]~6_combout ;
wire \Master_0|Add10~27_combout ;
wire \Master_0|max_plus_one[7]~7 ;
wire \Master_0|max_plus_one[8]~8_combout ;
wire \Master_0|Add10~28_combout ;
wire \Master_0|max_plus_one[8]~9 ;
wire \Master_0|max_plus_one[9]~10_combout ;
wire \Master_0|Add10~29_combout ;
wire \Master_0|max_plus_one[9]~11 ;
wire \Master_0|max_plus_one[10]~12_combout ;
wire \Master_0|Add10~30_combout ;
wire \Master_0|max_plus_one[10]~13 ;
wire \Master_0|max_plus_one[11]~14_combout ;
wire \Master_0|Add10~31_combout ;
wire \Master_0|max_plus_one[11]~15 ;
wire \Master_0|max_plus_one[12]~16_combout ;
wire \Master_0|Add10~32_combout ;
wire \Master_0|max_plus_one[12]~17 ;
wire \Master_0|max_plus_one[13]~18_combout ;
wire \Master_0|Add10~33_combout ;
wire \Master_0|max_plus_one[13]~19 ;
wire \Master_0|max_plus_one[14]~20_combout ;
wire \Master_0|Add10~34_combout ;
wire \Master_0|max_plus_one[14]~21 ;
wire \Master_0|max_plus_one[15]~22_combout ;
wire \Master_0|Add10~35_combout ;
wire [11:0] \Master_0|layer0_A ;
wire [5:0] \Master_0|op_x ;
wire [5:0] \Master_0|op_y ;
wire [15:0] \Master_0|max ;
wire [21:0] \Master_0|psum ;
wire [4:0] \Master_0|op_max_pool_x ;
wire [3:0] \Master_0|mul_add_counter ;
wire [4:0] \Master_0|op_max_pool_y ;
wire [1:0] \Master_0|op_control ;

wire [35:0] \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \Master_0|Mult0|auto_generated|mac_out2~0  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Master_0|Mult0|auto_generated|mac_out2~1  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Master_0|Mult0|auto_generated|mac_out2~2  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Master_0|Mult0|auto_generated|mac_out2~3  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Master_0|Mult0|auto_generated|mac_out2~4  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Master_0|Mult0|auto_generated|mac_out2~5  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Master_0|Mult0|auto_generated|mac_out2~6  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Master_0|Mult0|auto_generated|mac_out2~7  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Master_0|Mult0|auto_generated|mac_out2~8  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Master_0|Mult0|auto_generated|mac_out2~9  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Master_0|Mult0|auto_generated|mac_out2~10  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Master_0|Mult0|auto_generated|mac_out2~11  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Master_0|Mult0|auto_generated|mac_out2~12  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Master_0|Mult0|auto_generated|mac_out2~13  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Master_0|Mult0|auto_generated|mac_out2~dataout  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT1  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT2  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT3  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT4  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT5  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT6  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT7  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT8  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT9  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT10  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT11  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT12  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT13  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT14  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT15  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT16  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT17  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT18  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT19  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT20  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Master_0|Mult0|auto_generated|mac_mult1~0  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Master_0|Mult0|auto_generated|mac_mult1~1  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Master_0|Mult0|auto_generated|mac_mult1~2  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Master_0|Mult0|auto_generated|mac_mult1~3  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Master_0|Mult0|auto_generated|mac_mult1~4  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Master_0|Mult0|auto_generated|mac_mult1~5  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Master_0|Mult0|auto_generated|mac_mult1~6  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Master_0|Mult0|auto_generated|mac_mult1~7  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Master_0|Mult0|auto_generated|mac_mult1~8  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Master_0|Mult0|auto_generated|mac_mult1~9  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Master_0|Mult0|auto_generated|mac_mult1~10  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Master_0|Mult0|auto_generated|mac_mult1~11  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Master_0|Mult0|auto_generated|mac_mult1~12  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Master_0|Mult0|auto_generated|mac_mult1~13  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Master_0|Mult0|auto_generated|mac_mult1~dataout  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT1  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT2  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT3  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT4  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT5  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT6  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT7  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT8  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT9  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT10  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT11  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT12  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT13  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT14  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT15  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT16  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT17  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT18  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT19  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT20  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT21  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X57_Y53_N9
cycloneive_io_obuf \done~output (
	.i(\Master_0|current_state.DONE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\done~output_o ),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y41_N2
cycloneive_io_obuf \SRAM_A_L0[0]~output (
	.i(\Master_0|Selector26~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[0]~output .bus_hold = "false";
defparam \SRAM_A_L0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y53_N23
cycloneive_io_obuf \SRAM_A_L0[1]~output (
	.i(\Master_0|Selector25~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[1]~output .bus_hold = "false";
defparam \SRAM_A_L0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N23
cycloneive_io_obuf \SRAM_A_L0[2]~output (
	.i(\Master_0|Selector24~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[2]~output .bus_hold = "false";
defparam \SRAM_A_L0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y53_N9
cycloneive_io_obuf \SRAM_A_L0[3]~output (
	.i(\Master_0|Selector23~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[3]~output .bus_hold = "false";
defparam \SRAM_A_L0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N2
cycloneive_io_obuf \SRAM_A_L0[4]~output (
	.i(\Master_0|Selector22~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[4]~output .bus_hold = "false";
defparam \SRAM_A_L0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N2
cycloneive_io_obuf \SRAM_A_L0[5]~output (
	.i(\Master_0|Selector21~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[5]~output .bus_hold = "false";
defparam \SRAM_A_L0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y40_N16
cycloneive_io_obuf \SRAM_A_L0[6]~output (
	.i(\Master_0|Selector20~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[6]~output .bus_hold = "false";
defparam \SRAM_A_L0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N16
cycloneive_io_obuf \SRAM_A_L0[7]~output (
	.i(\Master_0|Selector19~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[7]~output .bus_hold = "false";
defparam \SRAM_A_L0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y48_N23
cycloneive_io_obuf \SRAM_A_L0[8]~output (
	.i(\Master_0|Selector18~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[8]~output .bus_hold = "false";
defparam \SRAM_A_L0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y31_N16
cycloneive_io_obuf \SRAM_A_L0[9]~output (
	.i(\Master_0|Selector17~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[9]~output .bus_hold = "false";
defparam \SRAM_A_L0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y45_N23
cycloneive_io_obuf \SRAM_A_L0[10]~output (
	.i(\Master_0|Selector16~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[10]~output .bus_hold = "false";
defparam \SRAM_A_L0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N9
cycloneive_io_obuf \SRAM_A_L0[11]~output (
	.i(\Master_0|Selector15~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[11]~output .bus_hold = "false";
defparam \SRAM_A_L0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y53_N16
cycloneive_io_obuf \SRAM_D_L0[0]~output (
	.i(\Master_0|WDATA_M[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[0]~output .bus_hold = "false";
defparam \SRAM_D_L0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N2
cycloneive_io_obuf \SRAM_D_L0[1]~output (
	.i(\Master_0|WDATA_M[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[1]~output .bus_hold = "false";
defparam \SRAM_D_L0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y53_N23
cycloneive_io_obuf \SRAM_D_L0[2]~output (
	.i(\Master_0|WDATA_M[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[2]~output .bus_hold = "false";
defparam \SRAM_D_L0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y36_N9
cycloneive_io_obuf \SRAM_D_L0[3]~output (
	.i(\Master_0|WDATA_M[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[3]~output .bus_hold = "false";
defparam \SRAM_D_L0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y46_N16
cycloneive_io_obuf \SRAM_D_L0[4]~output (
	.i(\Master_0|Add10~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[4]~output .bus_hold = "false";
defparam \SRAM_D_L0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y26_N9
cycloneive_io_obuf \SRAM_D_L0[5]~output (
	.i(\Master_0|Add10~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[5]~output .bus_hold = "false";
defparam \SRAM_D_L0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y33_N2
cycloneive_io_obuf \SRAM_D_L0[6]~output (
	.i(\Master_0|Add10~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[6]~output .bus_hold = "false";
defparam \SRAM_D_L0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y25_N9
cycloneive_io_obuf \SRAM_D_L0[7]~output (
	.i(\Master_0|Add10~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[7]~output .bus_hold = "false";
defparam \SRAM_D_L0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y53_N2
cycloneive_io_obuf \SRAM_D_L0[8]~output (
	.i(\Master_0|Add10~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[8]~output .bus_hold = "false";
defparam \SRAM_D_L0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y35_N2
cycloneive_io_obuf \SRAM_D_L0[9]~output (
	.i(\Master_0|Add10~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[9]~output .bus_hold = "false";
defparam \SRAM_D_L0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N9
cycloneive_io_obuf \SRAM_D_L0[10]~output (
	.i(\Master_0|Add10~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[10]~output .bus_hold = "false";
defparam \SRAM_D_L0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y53_N23
cycloneive_io_obuf \SRAM_D_L0[11]~output (
	.i(\Master_0|Add10~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[11]~output .bus_hold = "false";
defparam \SRAM_D_L0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y34_N16
cycloneive_io_obuf \SRAM_D_L0[12]~output (
	.i(\Master_0|Add10~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[12]~output .bus_hold = "false";
defparam \SRAM_D_L0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N23
cycloneive_io_obuf \SRAM_D_L0[13]~output (
	.i(\Master_0|Add10~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[13]~output .bus_hold = "false";
defparam \SRAM_D_L0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y43_N9
cycloneive_io_obuf \SRAM_D_L0[14]~output (
	.i(\Master_0|Add10~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[14]~output .bus_hold = "false";
defparam \SRAM_D_L0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N23
cycloneive_io_obuf \SRAM_D_L0[15]~output (
	.i(\Master_0|Add10~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[15]~output .bus_hold = "false";
defparam \SRAM_D_L0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \SRAM_ceb_L0~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ceb_L0~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ceb_L0~output .bus_hold = "false";
defparam \SRAM_ceb_L0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y38_N16
cycloneive_io_obuf \SRAM_web_L0~output (
	.i(!\Master_0|L0_current_state.L0_WRITE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_web_L0~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_web_L0~output .bus_hold = "false";
defparam \SRAM_web_L0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y42_N23
cycloneive_io_obuf \SRAM_A_L1[0]~output (
	.i(\Master_0|Selector26~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[0]~output .bus_hold = "false";
defparam \SRAM_A_L1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y53_N9
cycloneive_io_obuf \SRAM_A_L1[1]~output (
	.i(\Master_0|Selector25~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[1]~output .bus_hold = "false";
defparam \SRAM_A_L1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N16
cycloneive_io_obuf \SRAM_A_L1[2]~output (
	.i(\Master_0|Selector24~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[2]~output .bus_hold = "false";
defparam \SRAM_A_L1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y53_N2
cycloneive_io_obuf \SRAM_A_L1[3]~output (
	.i(\Master_0|Selector23~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[3]~output .bus_hold = "false";
defparam \SRAM_A_L1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N23
cycloneive_io_obuf \SRAM_A_L1[4]~output (
	.i(\Master_0|Selector22~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[4]~output .bus_hold = "false";
defparam \SRAM_A_L1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y47_N23
cycloneive_io_obuf \SRAM_A_L1[5]~output (
	.i(\Master_0|Selector21~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[5]~output .bus_hold = "false";
defparam \SRAM_A_L1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y40_N23
cycloneive_io_obuf \SRAM_A_L1[6]~output (
	.i(\Master_0|Selector20~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[6]~output .bus_hold = "false";
defparam \SRAM_A_L1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y53_N2
cycloneive_io_obuf \SRAM_A_L1[7]~output (
	.i(\Master_0|Selector19~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[7]~output .bus_hold = "false";
defparam \SRAM_A_L1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y48_N16
cycloneive_io_obuf \SRAM_A_L1[8]~output (
	.i(\Master_0|Selector18~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[8]~output .bus_hold = "false";
defparam \SRAM_A_L1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y39_N2
cycloneive_io_obuf \SRAM_A_L1[9]~output (
	.i(\Master_0|Selector17~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[9]~output .bus_hold = "false";
defparam \SRAM_A_L1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y44_N16
cycloneive_io_obuf \SRAM_A_L1[10]~output (
	.i(\Master_0|Selector16~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[10]~output .bus_hold = "false";
defparam \SRAM_A_L1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N23
cycloneive_io_obuf \SRAM_A_L1[11]~output (
	.i(\Master_0|Selector15~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[11]~output .bus_hold = "false";
defparam \SRAM_A_L1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y53_N9
cycloneive_io_obuf \SRAM_D_L1[0]~output (
	.i(\Master_0|WDATA_M[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[0]~output .bus_hold = "false";
defparam \SRAM_D_L1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N9
cycloneive_io_obuf \SRAM_D_L1[1]~output (
	.i(\Master_0|WDATA_M[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[1]~output .bus_hold = "false";
defparam \SRAM_D_L1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N2
cycloneive_io_obuf \SRAM_D_L1[2]~output (
	.i(\Master_0|WDATA_M[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[2]~output .bus_hold = "false";
defparam \SRAM_D_L1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y36_N2
cycloneive_io_obuf \SRAM_D_L1[3]~output (
	.i(\Master_0|WDATA_M[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[3]~output .bus_hold = "false";
defparam \SRAM_D_L1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y46_N23
cycloneive_io_obuf \SRAM_D_L1[4]~output (
	.i(\Master_0|Add10~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[4]~output .bus_hold = "false";
defparam \SRAM_D_L1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y26_N2
cycloneive_io_obuf \SRAM_D_L1[5]~output (
	.i(\Master_0|Add10~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[5]~output .bus_hold = "false";
defparam \SRAM_D_L1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y33_N9
cycloneive_io_obuf \SRAM_D_L1[6]~output (
	.i(\Master_0|Add10~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[6]~output .bus_hold = "false";
defparam \SRAM_D_L1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y25_N2
cycloneive_io_obuf \SRAM_D_L1[7]~output (
	.i(\Master_0|Add10~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[7]~output .bus_hold = "false";
defparam \SRAM_D_L1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y53_N9
cycloneive_io_obuf \SRAM_D_L1[8]~output (
	.i(\Master_0|Add10~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[8]~output .bus_hold = "false";
defparam \SRAM_D_L1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y35_N9
cycloneive_io_obuf \SRAM_D_L1[9]~output (
	.i(\Master_0|Add10~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[9]~output .bus_hold = "false";
defparam \SRAM_D_L1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N2
cycloneive_io_obuf \SRAM_D_L1[10]~output (
	.i(\Master_0|Add10~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[10]~output .bus_hold = "false";
defparam \SRAM_D_L1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N16
cycloneive_io_obuf \SRAM_D_L1[11]~output (
	.i(\Master_0|Add10~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[11]~output .bus_hold = "false";
defparam \SRAM_D_L1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y34_N23
cycloneive_io_obuf \SRAM_D_L1[12]~output (
	.i(\Master_0|Add10~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[12]~output .bus_hold = "false";
defparam \SRAM_D_L1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N16
cycloneive_io_obuf \SRAM_D_L1[13]~output (
	.i(\Master_0|Add10~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[13]~output .bus_hold = "false";
defparam \SRAM_D_L1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y43_N2
cycloneive_io_obuf \SRAM_D_L1[14]~output (
	.i(\Master_0|Add10~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[14]~output .bus_hold = "false";
defparam \SRAM_D_L1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y53_N9
cycloneive_io_obuf \SRAM_D_L1[15]~output (
	.i(\Master_0|Add10~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[15]~output .bus_hold = "false";
defparam \SRAM_D_L1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_ceb_L1~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ceb_L1~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ceb_L1~output .bus_hold = "false";
defparam \SRAM_ceb_L1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y53_N9
cycloneive_io_obuf \SRAM_web_L1~output (
	.i(!\Master_0|ADDR_M~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_web_L1~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_web_L1~output .bus_hold = "false";
defparam \SRAM_web_L1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y41_N9
cycloneive_io_obuf \ROM_A_IMG[0]~output (
	.i(\Master_0|Selector26~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[0]~output .bus_hold = "false";
defparam \ROM_A_IMG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y53_N2
cycloneive_io_obuf \ROM_A_IMG[1]~output (
	.i(\Master_0|Selector25~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[1]~output .bus_hold = "false";
defparam \ROM_A_IMG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y49_N9
cycloneive_io_obuf \ROM_A_IMG[2]~output (
	.i(\Master_0|Selector24~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[2]~output .bus_hold = "false";
defparam \ROM_A_IMG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y53_N9
cycloneive_io_obuf \ROM_A_IMG[3]~output (
	.i(\Master_0|Selector23~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[3]~output .bus_hold = "false";
defparam \ROM_A_IMG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N9
cycloneive_io_obuf \ROM_A_IMG[4]~output (
	.i(\Master_0|Selector22~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[4]~output .bus_hold = "false";
defparam \ROM_A_IMG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y47_N16
cycloneive_io_obuf \ROM_A_IMG[5]~output (
	.i(\Master_0|Selector21~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[5]~output .bus_hold = "false";
defparam \ROM_A_IMG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y39_N9
cycloneive_io_obuf \ROM_A_IMG[6]~output (
	.i(\Master_0|Selector20~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[6]~output .bus_hold = "false";
defparam \ROM_A_IMG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N23
cycloneive_io_obuf \ROM_A_IMG[7]~output (
	.i(\Master_0|Selector19~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[7]~output .bus_hold = "false";
defparam \ROM_A_IMG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y53_N2
cycloneive_io_obuf \ROM_A_IMG[8]~output (
	.i(\Master_0|Selector18~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[8]~output .bus_hold = "false";
defparam \ROM_A_IMG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y31_N23
cycloneive_io_obuf \ROM_A_IMG[9]~output (
	.i(\Master_0|Selector17~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[9]~output .bus_hold = "false";
defparam \ROM_A_IMG[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y45_N16
cycloneive_io_obuf \ROM_A_IMG[10]~output (
	.i(\Master_0|Selector16~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[10]~output .bus_hold = "false";
defparam \ROM_A_IMG[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N2
cycloneive_io_obuf \ROM_A_IMG[11]~output (
	.i(\Master_0|Selector15~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[11]~output .bus_hold = "false";
defparam \ROM_A_IMG[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y53_N16
cycloneive_io_obuf \ROM_rd_IMG~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_rd_IMG~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_rd_IMG~output .bus_hold = "false";
defparam \ROM_rd_IMG~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \Master_0|op_control[0]~2 (
// Equation(s):
// \Master_0|op_control[0]~2_combout  = !\Master_0|op_control [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|op_control [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|op_control[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|op_control[0]~2 .lut_mask = 16'h0F0F;
defparam \Master_0|op_control[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X57_Y39_N17
dffeas \Master_0|op_control[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|op_control[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|L0_current_state.L0_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_control [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_control[0] .is_wysiwyg = "true";
defparam \Master_0|op_control[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \Master_0|op_control[1]~1 (
// Equation(s):
// \Master_0|op_control[1]~1_combout  = \Master_0|op_control [1] $ (((\Master_0|op_control [0] & \Master_0|L0_current_state.L0_WRITE~q )))

	.dataa(gnd),
	.datab(\Master_0|op_control [0]),
	.datac(\Master_0|op_control [1]),
	.datad(\Master_0|L0_current_state.L0_WRITE~q ),
	.cin(gnd),
	.combout(\Master_0|op_control[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|op_control[1]~1 .lut_mask = 16'h3CF0;
defparam \Master_0|op_control[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N13
dffeas \Master_0|op_control[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|op_control[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_control [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_control[1] .is_wysiwyg = "true";
defparam \Master_0|op_control[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \Master_0|Add7~0 (
// Equation(s):
// \Master_0|Add7~0_combout  = \Master_0|op_y [0] $ (VCC)
// \Master_0|Add7~1  = CARRY(\Master_0|op_y [0])

	.dataa(gnd),
	.datab(\Master_0|op_y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add7~0_combout ),
	.cout(\Master_0|Add7~1 ));
// synopsys translate_off
defparam \Master_0|Add7~0 .lut_mask = 16'h33CC;
defparam \Master_0|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \Master_0|Add8~0 (
// Equation(s):
// \Master_0|Add8~0_combout  = \Master_0|op_y [0] $ (VCC)
// \Master_0|Add8~1  = CARRY(\Master_0|op_y [0])

	.dataa(\Master_0|op_y [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add8~0_combout ),
	.cout(\Master_0|Add8~1 ));
// synopsys translate_off
defparam \Master_0|Add8~0 .lut_mask = 16'h55AA;
defparam \Master_0|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \Master_0|Mux5~0 (
// Equation(s):
// \Master_0|Mux5~0_combout  = (!\Master_0|L0_next_state~2_combout  & ((\Master_0|op_control [1] & ((\Master_0|Add8~0_combout ))) # (!\Master_0|op_control [1] & (\Master_0|Add7~0_combout ))))

	.dataa(\Master_0|op_control [1]),
	.datab(\Master_0|Add7~0_combout ),
	.datac(\Master_0|Add8~0_combout ),
	.datad(\Master_0|L0_next_state~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Mux5~0 .lut_mask = 16'h00E4;
defparam \Master_0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \Master_0|Mux5~1 (
// Equation(s):
// \Master_0|Mux5~1_combout  = (\Master_0|op_control [0] & (((\Master_0|op_y [0])))) # (!\Master_0|op_control [0] & ((\Master_0|L0_current_state.L0_WRITE~q  & ((\Master_0|Mux5~0_combout ))) # (!\Master_0|L0_current_state.L0_WRITE~q  & (\Master_0|op_y [0]))))

	.dataa(\Master_0|op_control [0]),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|op_y [0]),
	.datad(\Master_0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Mux5~1 .lut_mask = 16'hF4B0;
defparam \Master_0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \Master_0|current_state.IDLE~0 (
// Equation(s):
// \Master_0|current_state.IDLE~0_combout  = !\Master_0|current_state.DONE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|current_state.DONE~q ),
	.cin(gnd),
	.combout(\Master_0|current_state.IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|current_state.IDLE~0 .lut_mask = 16'h00FF;
defparam \Master_0|current_state.IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N1
dffeas \Master_0|current_state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|current_state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|current_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|current_state.IDLE .is_wysiwyg = "true";
defparam \Master_0|current_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \Master_0|Selector0~0 (
// Equation(s):
// \Master_0|Selector0~0_combout  = ((!\Master_0|L0_current_state.L0_DONE~q  & \Master_0|current_state.L0~q )) # (!\Master_0|current_state.IDLE~q )

	.dataa(\Master_0|L0_current_state.L0_DONE~q ),
	.datab(gnd),
	.datac(\Master_0|current_state.L0~q ),
	.datad(\Master_0|current_state.IDLE~q ),
	.cin(gnd),
	.combout(\Master_0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector0~0 .lut_mask = 16'h50FF;
defparam \Master_0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N29
dffeas \Master_0|current_state.L0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|current_state.L0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|current_state.L0 .is_wysiwyg = "true";
defparam \Master_0|current_state.L0 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N1
dffeas \Master_0|op_y[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|L0_current_state.L0_DONE~q ),
	.sload(gnd),
	.ena(\Master_0|current_state.L0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_y[0] .is_wysiwyg = "true";
defparam \Master_0|op_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \Master_0|Add7~3 (
// Equation(s):
// \Master_0|Add7~3_combout  = (\Master_0|op_y [1] & (!\Master_0|Add7~1 )) # (!\Master_0|op_y [1] & ((\Master_0|Add7~1 ) # (GND)))
// \Master_0|Add7~4  = CARRY((!\Master_0|Add7~1 ) # (!\Master_0|op_y [1]))

	.dataa(gnd),
	.datab(\Master_0|op_y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~1 ),
	.combout(\Master_0|Add7~3_combout ),
	.cout(\Master_0|Add7~4 ));
// synopsys translate_off
defparam \Master_0|Add7~3 .lut_mask = 16'h3C3F;
defparam \Master_0|Add7~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \Master_0|Add8~2 (
// Equation(s):
// \Master_0|Add8~2_combout  = (\Master_0|op_y [1] & (\Master_0|Add8~1  & VCC)) # (!\Master_0|op_y [1] & (!\Master_0|Add8~1 ))
// \Master_0|Add8~3  = CARRY((!\Master_0|op_y [1] & !\Master_0|Add8~1 ))

	.dataa(\Master_0|op_y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~1 ),
	.combout(\Master_0|Add8~2_combout ),
	.cout(\Master_0|Add8~3 ));
// synopsys translate_off
defparam \Master_0|Add8~2 .lut_mask = 16'hA505;
defparam \Master_0|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \Master_0|Add7~2 (
// Equation(s):
// \Master_0|Add7~2_combout  = (\Master_0|op_control [1] & ((\Master_0|op_control [0] & (!\Master_0|op_y [1])) # (!\Master_0|op_control [0] & ((\Master_0|Add8~2_combout )))))

	.dataa(\Master_0|op_control [1]),
	.datab(\Master_0|op_y [1]),
	.datac(\Master_0|op_control [0]),
	.datad(\Master_0|Add8~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Add7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add7~2 .lut_mask = 16'h2A20;
defparam \Master_0|Add7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \Master_0|Add7~5 (
// Equation(s):
// \Master_0|Add7~5_combout  = (\Master_0|Add7~2_combout ) # ((\Master_0|Add7~3_combout  & !\Master_0|op_control [1]))

	.dataa(gnd),
	.datab(\Master_0|Add7~3_combout ),
	.datac(\Master_0|Add7~2_combout ),
	.datad(\Master_0|op_control [1]),
	.cin(gnd),
	.combout(\Master_0|Add7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add7~5 .lut_mask = 16'hF0FC;
defparam \Master_0|Add7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \Master_0|op_x[0]~6 (
// Equation(s):
// \Master_0|op_x[0]~6_combout  = \Master_0|op_x [0] $ (VCC)
// \Master_0|op_x[0]~7  = CARRY(\Master_0|op_x [0])

	.dataa(gnd),
	.datab(\Master_0|op_x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|op_x[0]~6_combout ),
	.cout(\Master_0|op_x[0]~7 ));
// synopsys translate_off
defparam \Master_0|op_x[0]~6 .lut_mask = 16'h33CC;
defparam \Master_0|op_x[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \Master_0|op_control[1]~0 (
// Equation(s):
// \Master_0|op_control[1]~0_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & \Master_0|op_control [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|L0_current_state.L0_WRITE~q ),
	.datad(\Master_0|op_control [0]),
	.cin(gnd),
	.combout(\Master_0|op_control[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|op_control[1]~0 .lut_mask = 16'hF000;
defparam \Master_0|op_control[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \Master_0|op_x[0]~8 (
// Equation(s):
// \Master_0|op_x[0]~8_combout  = (\Master_0|current_state.L0~q  & ((\Master_0|L0_current_state.L0_DONE~q ) # ((\Master_0|op_control[1]~0_combout  & !\Master_0|L0_next_state.L0_DONE~0_combout ))))

	.dataa(\Master_0|op_control[1]~0_combout ),
	.datab(\Master_0|current_state.L0~q ),
	.datac(\Master_0|L0_next_state.L0_DONE~0_combout ),
	.datad(\Master_0|L0_current_state.L0_DONE~q ),
	.cin(gnd),
	.combout(\Master_0|op_x[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|op_x[0]~8 .lut_mask = 16'hCC08;
defparam \Master_0|op_x[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N3
dffeas \Master_0|op_x[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|op_x[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|L0_current_state.L0_DONE~q ),
	.sload(gnd),
	.ena(\Master_0|op_x[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_x[0] .is_wysiwyg = "true";
defparam \Master_0|op_x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \Master_0|op_x[1]~9 (
// Equation(s):
// \Master_0|op_x[1]~9_combout  = (\Master_0|op_x [1] & (!\Master_0|op_x[0]~7 )) # (!\Master_0|op_x [1] & ((\Master_0|op_x[0]~7 ) # (GND)))
// \Master_0|op_x[1]~10  = CARRY((!\Master_0|op_x[0]~7 ) # (!\Master_0|op_x [1]))

	.dataa(gnd),
	.datab(\Master_0|op_x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|op_x[0]~7 ),
	.combout(\Master_0|op_x[1]~9_combout ),
	.cout(\Master_0|op_x[1]~10 ));
// synopsys translate_off
defparam \Master_0|op_x[1]~9 .lut_mask = 16'h3C3F;
defparam \Master_0|op_x[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y39_N5
dffeas \Master_0|op_x[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|op_x[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|L0_current_state.L0_DONE~q ),
	.sload(gnd),
	.ena(\Master_0|op_x[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_x[1] .is_wysiwyg = "true";
defparam \Master_0|op_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \Master_0|op_x[2]~11 (
// Equation(s):
// \Master_0|op_x[2]~11_combout  = (\Master_0|op_x [2] & (\Master_0|op_x[1]~10  $ (GND))) # (!\Master_0|op_x [2] & (!\Master_0|op_x[1]~10  & VCC))
// \Master_0|op_x[2]~12  = CARRY((\Master_0|op_x [2] & !\Master_0|op_x[1]~10 ))

	.dataa(\Master_0|op_x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|op_x[1]~10 ),
	.combout(\Master_0|op_x[2]~11_combout ),
	.cout(\Master_0|op_x[2]~12 ));
// synopsys translate_off
defparam \Master_0|op_x[2]~11 .lut_mask = 16'hA50A;
defparam \Master_0|op_x[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y39_N7
dffeas \Master_0|op_x[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|op_x[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|L0_current_state.L0_DONE~q ),
	.sload(gnd),
	.ena(\Master_0|op_x[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_x[2] .is_wysiwyg = "true";
defparam \Master_0|op_x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \Master_0|op_x[3]~13 (
// Equation(s):
// \Master_0|op_x[3]~13_combout  = (\Master_0|op_x [3] & (!\Master_0|op_x[2]~12 )) # (!\Master_0|op_x [3] & ((\Master_0|op_x[2]~12 ) # (GND)))
// \Master_0|op_x[3]~14  = CARRY((!\Master_0|op_x[2]~12 ) # (!\Master_0|op_x [3]))

	.dataa(gnd),
	.datab(\Master_0|op_x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|op_x[2]~12 ),
	.combout(\Master_0|op_x[3]~13_combout ),
	.cout(\Master_0|op_x[3]~14 ));
// synopsys translate_off
defparam \Master_0|op_x[3]~13 .lut_mask = 16'h3C3F;
defparam \Master_0|op_x[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y39_N9
dffeas \Master_0|op_x[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|op_x[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|L0_current_state.L0_DONE~q ),
	.sload(gnd),
	.ena(\Master_0|op_x[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_x[3] .is_wysiwyg = "true";
defparam \Master_0|op_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \Master_0|op_x[4]~15 (
// Equation(s):
// \Master_0|op_x[4]~15_combout  = (\Master_0|op_x [4] & (\Master_0|op_x[3]~14  $ (GND))) # (!\Master_0|op_x [4] & (!\Master_0|op_x[3]~14  & VCC))
// \Master_0|op_x[4]~16  = CARRY((\Master_0|op_x [4] & !\Master_0|op_x[3]~14 ))

	.dataa(\Master_0|op_x [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|op_x[3]~14 ),
	.combout(\Master_0|op_x[4]~15_combout ),
	.cout(\Master_0|op_x[4]~16 ));
// synopsys translate_off
defparam \Master_0|op_x[4]~15 .lut_mask = 16'hA50A;
defparam \Master_0|op_x[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y39_N11
dffeas \Master_0|op_x[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|op_x[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|L0_current_state.L0_DONE~q ),
	.sload(gnd),
	.ena(\Master_0|op_x[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_x[4] .is_wysiwyg = "true";
defparam \Master_0|op_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \Master_0|op_x[5]~17 (
// Equation(s):
// \Master_0|op_x[5]~17_combout  = \Master_0|op_x[4]~16  $ (\Master_0|op_x [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|op_x [5]),
	.cin(\Master_0|op_x[4]~16 ),
	.combout(\Master_0|op_x[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|op_x[5]~17 .lut_mask = 16'h0FF0;
defparam \Master_0|op_x[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y39_N13
dffeas \Master_0|op_x[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|op_x[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|L0_current_state.L0_DONE~q ),
	.sload(gnd),
	.ena(\Master_0|op_x[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_x[5] .is_wysiwyg = "true";
defparam \Master_0|op_x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \Master_0|LessThan1~0 (
// Equation(s):
// \Master_0|LessThan1~0_combout  = (\Master_0|op_x [4] & (\Master_0|op_x [3] & (\Master_0|op_x [1] & \Master_0|op_x [2])))

	.dataa(\Master_0|op_x [4]),
	.datab(\Master_0|op_x [3]),
	.datac(\Master_0|op_x [1]),
	.datad(\Master_0|op_x [2]),
	.cin(gnd),
	.combout(\Master_0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|LessThan1~0 .lut_mask = 16'h8000;
defparam \Master_0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \Master_0|LessThan1~1 (
// Equation(s):
// \Master_0|LessThan1~1_combout  = (\Master_0|op_x [5] & \Master_0|LessThan1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|op_x [5]),
	.datad(\Master_0|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\Master_0|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|LessThan1~1 .lut_mask = 16'hF000;
defparam \Master_0|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \Master_0|op_y[2]~0 (
// Equation(s):
// \Master_0|op_y[2]~0_combout  = ((\Master_0|op_control [1] & (\Master_0|LessThan1~1_combout  & \Master_0|op_x [0]))) # (!\Master_0|op_control [0])

	.dataa(\Master_0|op_control [1]),
	.datab(\Master_0|op_control [0]),
	.datac(\Master_0|LessThan1~1_combout ),
	.datad(\Master_0|op_x [0]),
	.cin(gnd),
	.combout(\Master_0|op_y[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|op_y[2]~0 .lut_mask = 16'hB333;
defparam \Master_0|op_y[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \Master_0|L0_next_state.L0_MAX_POOL~0 (
// Equation(s):
// \Master_0|L0_next_state.L0_MAX_POOL~0_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & !\Master_0|L0_next_state~2_combout )

	.dataa(gnd),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(gnd),
	.datad(\Master_0|L0_next_state~2_combout ),
	.cin(gnd),
	.combout(\Master_0|L0_next_state.L0_MAX_POOL~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|L0_next_state.L0_MAX_POOL~0 .lut_mask = 16'h00CC;
defparam \Master_0|L0_next_state.L0_MAX_POOL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \Master_0|op_y[2]~1 (
// Equation(s):
// \Master_0|op_y[2]~1_combout  = (\Master_0|current_state.L0~q  & ((\Master_0|L0_current_state.L0_DONE~q ) # ((\Master_0|op_y[2]~0_combout  & \Master_0|L0_next_state.L0_MAX_POOL~0_combout ))))

	.dataa(\Master_0|current_state.L0~q ),
	.datab(\Master_0|L0_current_state.L0_DONE~q ),
	.datac(\Master_0|op_y[2]~0_combout ),
	.datad(\Master_0|L0_next_state.L0_MAX_POOL~0_combout ),
	.cin(gnd),
	.combout(\Master_0|op_y[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|op_y[2]~1 .lut_mask = 16'hA888;
defparam \Master_0|op_y[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N15
dffeas \Master_0|op_y[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Add7~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|L0_current_state.L0_DONE~q ),
	.sload(gnd),
	.ena(\Master_0|op_y[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_y[1] .is_wysiwyg = "true";
defparam \Master_0|op_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \Master_0|Add7~7 (
// Equation(s):
// \Master_0|Add7~7_combout  = (\Master_0|op_y [2] & (\Master_0|Add7~4  $ (GND))) # (!\Master_0|op_y [2] & (!\Master_0|Add7~4  & VCC))
// \Master_0|Add7~8  = CARRY((\Master_0|op_y [2] & !\Master_0|Add7~4 ))

	.dataa(\Master_0|op_y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~4 ),
	.combout(\Master_0|Add7~7_combout ),
	.cout(\Master_0|Add7~8 ));
// synopsys translate_off
defparam \Master_0|Add7~7 .lut_mask = 16'hA50A;
defparam \Master_0|Add7~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \Master_0|Add3~0 (
// Equation(s):
// \Master_0|Add3~0_combout  = \Master_0|op_y [2] $ (\Master_0|op_y [1])

	.dataa(\Master_0|op_y [2]),
	.datab(gnd),
	.datac(\Master_0|op_y [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add3~0 .lut_mask = 16'h5A5A;
defparam \Master_0|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \Master_0|Add8~4 (
// Equation(s):
// \Master_0|Add8~4_combout  = (\Master_0|op_y [2] & ((GND) # (!\Master_0|Add8~3 ))) # (!\Master_0|op_y [2] & (\Master_0|Add8~3  $ (GND)))
// \Master_0|Add8~5  = CARRY((\Master_0|op_y [2]) # (!\Master_0|Add8~3 ))

	.dataa(\Master_0|op_y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~3 ),
	.combout(\Master_0|Add8~4_combout ),
	.cout(\Master_0|Add8~5 ));
// synopsys translate_off
defparam \Master_0|Add8~4 .lut_mask = 16'h5AAF;
defparam \Master_0|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \Master_0|Add7~20 (
// Equation(s):
// \Master_0|Add7~20_combout  = (\Master_0|op_control [1] & ((\Master_0|op_control [0] & (\Master_0|Add3~0_combout )) # (!\Master_0|op_control [0] & ((\Master_0|Add8~4_combout )))))

	.dataa(\Master_0|Add3~0_combout ),
	.datab(\Master_0|Add8~4_combout ),
	.datac(\Master_0|op_control [0]),
	.datad(\Master_0|op_control [1]),
	.cin(gnd),
	.combout(\Master_0|Add7~20_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add7~20 .lut_mask = 16'hAC00;
defparam \Master_0|Add7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \Master_0|Add7~21 (
// Equation(s):
// \Master_0|Add7~21_combout  = (\Master_0|Add7~20_combout ) # ((!\Master_0|op_control [1] & \Master_0|Add7~7_combout ))

	.dataa(\Master_0|op_control [1]),
	.datab(\Master_0|Add7~7_combout ),
	.datac(gnd),
	.datad(\Master_0|Add7~20_combout ),
	.cin(gnd),
	.combout(\Master_0|Add7~21_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add7~21 .lut_mask = 16'hFF44;
defparam \Master_0|Add7~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N11
dffeas \Master_0|op_y[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Add7~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|L0_current_state.L0_DONE~q ),
	.sload(gnd),
	.ena(\Master_0|op_y[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_y[2] .is_wysiwyg = "true";
defparam \Master_0|op_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \Master_0|Add3~1 (
// Equation(s):
// \Master_0|Add3~1_combout  = \Master_0|op_y [3] $ (((\Master_0|op_y [2] & \Master_0|op_y [1])))

	.dataa(\Master_0|op_y [2]),
	.datab(gnd),
	.datac(\Master_0|op_y [1]),
	.datad(\Master_0|op_y [3]),
	.cin(gnd),
	.combout(\Master_0|Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add3~1 .lut_mask = 16'h5FA0;
defparam \Master_0|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \Master_0|Add8~6 (
// Equation(s):
// \Master_0|Add8~6_combout  = (\Master_0|op_y [3] & (\Master_0|Add8~5  & VCC)) # (!\Master_0|op_y [3] & (!\Master_0|Add8~5 ))
// \Master_0|Add8~7  = CARRY((!\Master_0|op_y [3] & !\Master_0|Add8~5 ))

	.dataa(\Master_0|op_y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~5 ),
	.combout(\Master_0|Add8~6_combout ),
	.cout(\Master_0|Add8~7 ));
// synopsys translate_off
defparam \Master_0|Add8~6 .lut_mask = 16'hA505;
defparam \Master_0|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \Master_0|Add7~18 (
// Equation(s):
// \Master_0|Add7~18_combout  = (\Master_0|op_control [1] & ((\Master_0|op_control [0] & (\Master_0|Add3~1_combout )) # (!\Master_0|op_control [0] & ((\Master_0|Add8~6_combout )))))

	.dataa(\Master_0|op_control [1]),
	.datab(\Master_0|Add3~1_combout ),
	.datac(\Master_0|op_control [0]),
	.datad(\Master_0|Add8~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Add7~18_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add7~18 .lut_mask = 16'h8A80;
defparam \Master_0|Add7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \Master_0|Add7~9 (
// Equation(s):
// \Master_0|Add7~9_combout  = (\Master_0|op_y [3] & (!\Master_0|Add7~8 )) # (!\Master_0|op_y [3] & ((\Master_0|Add7~8 ) # (GND)))
// \Master_0|Add7~10  = CARRY((!\Master_0|Add7~8 ) # (!\Master_0|op_y [3]))

	.dataa(gnd),
	.datab(\Master_0|op_y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~8 ),
	.combout(\Master_0|Add7~9_combout ),
	.cout(\Master_0|Add7~10 ));
// synopsys translate_off
defparam \Master_0|Add7~9 .lut_mask = 16'h3C3F;
defparam \Master_0|Add7~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \Master_0|Add7~19 (
// Equation(s):
// \Master_0|Add7~19_combout  = (\Master_0|Add7~18_combout ) # ((!\Master_0|op_control [1] & \Master_0|Add7~9_combout ))

	.dataa(\Master_0|op_control [1]),
	.datab(gnd),
	.datac(\Master_0|Add7~18_combout ),
	.datad(\Master_0|Add7~9_combout ),
	.cin(gnd),
	.combout(\Master_0|Add7~19_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add7~19 .lut_mask = 16'hF5F0;
defparam \Master_0|Add7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N29
dffeas \Master_0|op_y[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Add7~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|L0_current_state.L0_DONE~q ),
	.sload(gnd),
	.ena(\Master_0|op_y[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_y[3] .is_wysiwyg = "true";
defparam \Master_0|op_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \Master_0|Add7~11 (
// Equation(s):
// \Master_0|Add7~11_combout  = (\Master_0|op_y [4] & (\Master_0|Add7~10  $ (GND))) # (!\Master_0|op_y [4] & (!\Master_0|Add7~10  & VCC))
// \Master_0|Add7~12  = CARRY((\Master_0|op_y [4] & !\Master_0|Add7~10 ))

	.dataa(\Master_0|op_y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~10 ),
	.combout(\Master_0|Add7~11_combout ),
	.cout(\Master_0|Add7~12 ));
// synopsys translate_off
defparam \Master_0|Add7~11 .lut_mask = 16'hA50A;
defparam \Master_0|Add7~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \Master_0|Add8~8 (
// Equation(s):
// \Master_0|Add8~8_combout  = (\Master_0|op_y [4] & ((GND) # (!\Master_0|Add8~7 ))) # (!\Master_0|op_y [4] & (\Master_0|Add8~7  $ (GND)))
// \Master_0|Add8~9  = CARRY((\Master_0|op_y [4]) # (!\Master_0|Add8~7 ))

	.dataa(gnd),
	.datab(\Master_0|op_y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~7 ),
	.combout(\Master_0|Add8~8_combout ),
	.cout(\Master_0|Add8~9 ));
// synopsys translate_off
defparam \Master_0|Add8~8 .lut_mask = 16'h3CCF;
defparam \Master_0|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \Master_0|Add3~2 (
// Equation(s):
// \Master_0|Add3~2_combout  = \Master_0|op_y [4] $ (((\Master_0|op_y [3] & (\Master_0|op_y [2] & \Master_0|op_y [1]))))

	.dataa(\Master_0|op_y [3]),
	.datab(\Master_0|op_y [4]),
	.datac(\Master_0|op_y [2]),
	.datad(\Master_0|op_y [1]),
	.cin(gnd),
	.combout(\Master_0|Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add3~2 .lut_mask = 16'h6CCC;
defparam \Master_0|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \Master_0|Add7~16 (
// Equation(s):
// \Master_0|Add7~16_combout  = (\Master_0|op_control [1] & ((\Master_0|op_control [0] & ((\Master_0|Add3~2_combout ))) # (!\Master_0|op_control [0] & (\Master_0|Add8~8_combout ))))

	.dataa(\Master_0|op_control [0]),
	.datab(\Master_0|Add8~8_combout ),
	.datac(\Master_0|Add3~2_combout ),
	.datad(\Master_0|op_control [1]),
	.cin(gnd),
	.combout(\Master_0|Add7~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add7~16 .lut_mask = 16'hE400;
defparam \Master_0|Add7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \Master_0|Add7~17 (
// Equation(s):
// \Master_0|Add7~17_combout  = (\Master_0|Add7~16_combout ) # ((!\Master_0|op_control [1] & \Master_0|Add7~11_combout ))

	.dataa(\Master_0|op_control [1]),
	.datab(gnd),
	.datac(\Master_0|Add7~11_combout ),
	.datad(\Master_0|Add7~16_combout ),
	.cin(gnd),
	.combout(\Master_0|Add7~17_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add7~17 .lut_mask = 16'hFF50;
defparam \Master_0|Add7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N31
dffeas \Master_0|op_y[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Add7~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|L0_current_state.L0_DONE~q ),
	.sload(gnd),
	.ena(\Master_0|op_y[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_y[4] .is_wysiwyg = "true";
defparam \Master_0|op_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \Master_0|Add7~13 (
// Equation(s):
// \Master_0|Add7~13_combout  = \Master_0|op_y [5] $ (\Master_0|Add7~12 )

	.dataa(gnd),
	.datab(\Master_0|op_y [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|Add7~12 ),
	.combout(\Master_0|Add7~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add7~13 .lut_mask = 16'h3C3C;
defparam \Master_0|Add7~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \Master_0|L0_next_state~0 (
// Equation(s):
// \Master_0|L0_next_state~0_combout  = (\Master_0|op_y [2] & (\Master_0|op_y [4] & (\Master_0|op_y [3] & \Master_0|op_y [1])))

	.dataa(\Master_0|op_y [2]),
	.datab(\Master_0|op_y [4]),
	.datac(\Master_0|op_y [3]),
	.datad(\Master_0|op_y [1]),
	.cin(gnd),
	.combout(\Master_0|L0_next_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|L0_next_state~0 .lut_mask = 16'h8000;
defparam \Master_0|L0_next_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \Master_0|Add8~10 (
// Equation(s):
// \Master_0|Add8~10_combout  = \Master_0|Add8~9  $ (!\Master_0|op_y [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|op_y [5]),
	.cin(\Master_0|Add8~9 ),
	.combout(\Master_0|Add8~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add8~10 .lut_mask = 16'hF00F;
defparam \Master_0|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \Master_0|Add7~6 (
// Equation(s):
// \Master_0|Add7~6_combout  = (\Master_0|op_control [0] & (\Master_0|L0_next_state~0_combout  $ ((\Master_0|op_y [5])))) # (!\Master_0|op_control [0] & (((\Master_0|Add8~10_combout ))))

	.dataa(\Master_0|op_control [0]),
	.datab(\Master_0|L0_next_state~0_combout ),
	.datac(\Master_0|op_y [5]),
	.datad(\Master_0|Add8~10_combout ),
	.cin(gnd),
	.combout(\Master_0|Add7~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add7~6 .lut_mask = 16'h7D28;
defparam \Master_0|Add7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \Master_0|Add7~15 (
// Equation(s):
// \Master_0|Add7~15_combout  = (\Master_0|op_control [1] & ((\Master_0|Add7~6_combout ))) # (!\Master_0|op_control [1] & (\Master_0|Add7~13_combout ))

	.dataa(\Master_0|op_control [1]),
	.datab(\Master_0|Add7~13_combout ),
	.datac(gnd),
	.datad(\Master_0|Add7~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Add7~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add7~15 .lut_mask = 16'hEE44;
defparam \Master_0|Add7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N9
dffeas \Master_0|op_y[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Add7~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|L0_current_state.L0_DONE~q ),
	.sload(gnd),
	.ena(\Master_0|op_y[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_y[5] .is_wysiwyg = "true";
defparam \Master_0|op_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \Master_0|L0_next_state~1 (
// Equation(s):
// \Master_0|L0_next_state~1_combout  = (\Master_0|op_y [5] & \Master_0|L0_next_state~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|op_y [5]),
	.datad(\Master_0|L0_next_state~0_combout ),
	.cin(gnd),
	.combout(\Master_0|L0_next_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|L0_next_state~1 .lut_mask = 16'hF000;
defparam \Master_0|L0_next_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \Master_0|L0_next_state~2 (
// Equation(s):
// \Master_0|L0_next_state~2_combout  = (\Master_0|L0_next_state~1_combout  & (!\Master_0|op_y [0] & (\Master_0|LessThan1~1_combout  & \Master_0|op_x [0])))

	.dataa(\Master_0|L0_next_state~1_combout ),
	.datab(\Master_0|op_y [0]),
	.datac(\Master_0|LessThan1~1_combout ),
	.datad(\Master_0|op_x [0]),
	.cin(gnd),
	.combout(\Master_0|L0_next_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|L0_next_state~2 .lut_mask = 16'h2000;
defparam \Master_0|L0_next_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \Master_0|L0_next_state.L0_MAX_POOL~1 (
// Equation(s):
// \Master_0|L0_next_state.L0_MAX_POOL~1_combout  = (\Master_0|op_control [1] & (!\Master_0|L0_next_state~2_combout  & (\Master_0|op_control [0] & \Master_0|L0_current_state.L0_WRITE~q )))

	.dataa(\Master_0|op_control [1]),
	.datab(\Master_0|L0_next_state~2_combout ),
	.datac(\Master_0|op_control [0]),
	.datad(\Master_0|L0_current_state.L0_WRITE~q ),
	.cin(gnd),
	.combout(\Master_0|L0_next_state.L0_MAX_POOL~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|L0_next_state.L0_MAX_POOL~1 .lut_mask = 16'h2000;
defparam \Master_0|L0_next_state.L0_MAX_POOL~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N27
dffeas \Master_0|L0_current_state.L0_MAX_POOL (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|L0_next_state.L0_MAX_POOL~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|L0_current_state.L0_MAX_POOL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|L0_current_state.L0_MAX_POOL .is_wysiwyg = "true";
defparam \Master_0|L0_current_state.L0_MAX_POOL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \Master_0|Selector1~0 (
// Equation(s):
// \Master_0|Selector1~0_combout  = (!\Master_0|L0_current_state.L0_DONE~q  & ((\Master_0|L0_current_state.L0_IDLE~q ) # (\Master_0|current_state.L0~q )))

	.dataa(gnd),
	.datab(\Master_0|L0_current_state.L0_DONE~q ),
	.datac(\Master_0|L0_current_state.L0_IDLE~q ),
	.datad(\Master_0|current_state.L0~q ),
	.cin(gnd),
	.combout(\Master_0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector1~0 .lut_mask = 16'h3330;
defparam \Master_0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N5
dffeas \Master_0|L0_current_state.L0_IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|L0_current_state.L0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|L0_current_state.L0_IDLE .is_wysiwyg = "true";
defparam \Master_0|L0_current_state.L0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \Master_0|Selector2~0 (
// Equation(s):
// \Master_0|Selector2~0_combout  = (\Master_0|L0_current_state.L0_MAX_POOL~q ) # ((!\Master_0|L0_current_state.L0_IDLE~q  & \Master_0|current_state.L0~q ))

	.dataa(\Master_0|L0_current_state.L0_MAX_POOL~q ),
	.datab(gnd),
	.datac(\Master_0|L0_current_state.L0_IDLE~q ),
	.datad(\Master_0|current_state.L0~q ),
	.cin(gnd),
	.combout(\Master_0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector2~0 .lut_mask = 16'hAFAA;
defparam \Master_0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \Master_0|mul_add_counter~2 (
// Equation(s):
// \Master_0|mul_add_counter~2_combout  = (!\Master_0|mul_add_counter [0] & (((\Master_0|mul_add_counter [1]) # (\Master_0|mul_add_counter [2])) # (!\Master_0|mul_add_counter [3])))

	.dataa(\Master_0|mul_add_counter [3]),
	.datab(\Master_0|mul_add_counter [1]),
	.datac(\Master_0|mul_add_counter [0]),
	.datad(\Master_0|mul_add_counter [2]),
	.cin(gnd),
	.combout(\Master_0|mul_add_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|mul_add_counter~2 .lut_mask = 16'h0F0D;
defparam \Master_0|mul_add_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N19
dffeas \Master_0|mul_add_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|mul_add_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|mul_add_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|mul_add_counter[0] .is_wysiwyg = "true";
defparam \Master_0|mul_add_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \Master_0|Selector8~5 (
// Equation(s):
// \Master_0|Selector8~5_combout  = \Master_0|mul_add_counter [1] $ (\Master_0|mul_add_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|mul_add_counter [1]),
	.datad(\Master_0|mul_add_counter [0]),
	.cin(gnd),
	.combout(\Master_0|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector8~5 .lut_mask = 16'h0FF0;
defparam \Master_0|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N27
dffeas \Master_0|mul_add_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector8~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|mul_add_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|mul_add_counter[1] .is_wysiwyg = "true";
defparam \Master_0|mul_add_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \Master_0|mul_add_counter[2]~1 (
// Equation(s):
// \Master_0|mul_add_counter[2]~1_combout  = \Master_0|mul_add_counter [2] $ (((\Master_0|L0_current_state.L0_MUL_ADD~q  & (\Master_0|mul_add_counter [1] & \Master_0|mul_add_counter [0]))))

	.dataa(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.datab(\Master_0|mul_add_counter [1]),
	.datac(\Master_0|mul_add_counter [2]),
	.datad(\Master_0|mul_add_counter [0]),
	.cin(gnd),
	.combout(\Master_0|mul_add_counter[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|mul_add_counter[2]~1 .lut_mask = 16'h78F0;
defparam \Master_0|mul_add_counter[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N13
dffeas \Master_0|mul_add_counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|mul_add_counter[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|mul_add_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|mul_add_counter[2] .is_wysiwyg = "true";
defparam \Master_0|mul_add_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \Master_0|mul_add_counter~0 (
// Equation(s):
// \Master_0|mul_add_counter~0_combout  = (\Master_0|mul_add_counter [2] & (\Master_0|mul_add_counter [3] $ (((\Master_0|mul_add_counter [1] & \Master_0|mul_add_counter [0]))))) # (!\Master_0|mul_add_counter [2] & (\Master_0|mul_add_counter [3] & 
// ((\Master_0|mul_add_counter [1]) # (\Master_0|mul_add_counter [0]))))

	.dataa(\Master_0|mul_add_counter [2]),
	.datab(\Master_0|mul_add_counter [1]),
	.datac(\Master_0|mul_add_counter [3]),
	.datad(\Master_0|mul_add_counter [0]),
	.cin(gnd),
	.combout(\Master_0|mul_add_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|mul_add_counter~0 .lut_mask = 16'h78E0;
defparam \Master_0|mul_add_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N5
dffeas \Master_0|mul_add_counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|mul_add_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|mul_add_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|mul_add_counter[3] .is_wysiwyg = "true";
defparam \Master_0|mul_add_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \Master_0|Equal0~0 (
// Equation(s):
// \Master_0|Equal0~0_combout  = (\Master_0|mul_add_counter [3] & (!\Master_0|mul_add_counter [1] & (!\Master_0|mul_add_counter [0] & !\Master_0|mul_add_counter [2])))

	.dataa(\Master_0|mul_add_counter [3]),
	.datab(\Master_0|mul_add_counter [1]),
	.datac(\Master_0|mul_add_counter [0]),
	.datad(\Master_0|mul_add_counter [2]),
	.cin(gnd),
	.combout(\Master_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal0~0 .lut_mask = 16'h0002;
defparam \Master_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \Master_0|Selector2~1 (
// Equation(s):
// \Master_0|Selector2~1_combout  = (\Master_0|Selector2~0_combout ) # ((\Master_0|L0_current_state.L0_MUL_ADD~q  & !\Master_0|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.datac(\Master_0|Selector2~0_combout ),
	.datad(\Master_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector2~1 .lut_mask = 16'hF0FC;
defparam \Master_0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \Master_0|Selector2~2 (
// Equation(s):
// \Master_0|Selector2~2_combout  = (\Master_0|Selector2~1_combout ) # ((\Master_0|L0_next_state.L0_MAX_POOL~0_combout  & ((!\Master_0|op_control [0]) # (!\Master_0|op_control [1]))))

	.dataa(\Master_0|op_control [1]),
	.datab(\Master_0|op_control [0]),
	.datac(\Master_0|Selector2~1_combout ),
	.datad(\Master_0|L0_next_state.L0_MAX_POOL~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector2~2 .lut_mask = 16'hF7F0;
defparam \Master_0|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N9
dffeas \Master_0|L0_current_state.L0_MUL_ADD (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|L0_current_state.L0_MUL_ADD .is_wysiwyg = "true";
defparam \Master_0|L0_current_state.L0_MUL_ADD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \Master_0|L0_next_state.L0_WRITE~0 (
// Equation(s):
// \Master_0|L0_next_state.L0_WRITE~0_combout  = (\Master_0|L0_current_state.L0_MUL_ADD~q  & \Master_0|Equal0~0_combout )

	.dataa(gnd),
	.datab(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.datac(gnd),
	.datad(\Master_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|L0_next_state.L0_WRITE~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|L0_next_state.L0_WRITE~0 .lut_mask = 16'hCC00;
defparam \Master_0|L0_next_state.L0_WRITE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N3
dffeas \Master_0|L0_current_state.L0_WRITE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|L0_next_state.L0_WRITE~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|L0_current_state.L0_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|L0_current_state.L0_WRITE .is_wysiwyg = "true";
defparam \Master_0|L0_current_state.L0_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \Master_0|L0_next_state.L0_DONE~0 (
// Equation(s):
// \Master_0|L0_next_state.L0_DONE~0_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & \Master_0|L0_next_state~2_combout )

	.dataa(gnd),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(gnd),
	.datad(\Master_0|L0_next_state~2_combout ),
	.cin(gnd),
	.combout(\Master_0|L0_next_state.L0_DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|L0_next_state.L0_DONE~0 .lut_mask = 16'hCC00;
defparam \Master_0|L0_next_state.L0_DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N1
dffeas \Master_0|L0_current_state.L0_DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|L0_next_state.L0_DONE~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|L0_current_state.L0_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|L0_current_state.L0_DONE .is_wysiwyg = "true";
defparam \Master_0|L0_current_state.L0_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \Master_0|next_state.DONE~0 (
// Equation(s):
// \Master_0|next_state.DONE~0_combout  = (\Master_0|L0_current_state.L0_DONE~q  & \Master_0|current_state.L0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|L0_current_state.L0_DONE~q ),
	.datad(\Master_0|current_state.L0~q ),
	.cin(gnd),
	.combout(\Master_0|next_state.DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|next_state.DONE~0 .lut_mask = 16'hF000;
defparam \Master_0|next_state.DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N21
dffeas \Master_0|current_state.DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|next_state.DONE~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|current_state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|current_state.DONE .is_wysiwyg = "true";
defparam \Master_0|current_state.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \Master_0|LessThan0~0 (
// Equation(s):
// \Master_0|LessThan0~0_combout  = (\Master_0|op_x [4]) # ((\Master_0|op_x [3]) # ((\Master_0|op_x [1]) # (\Master_0|op_x [2])))

	.dataa(\Master_0|op_x [4]),
	.datab(\Master_0|op_x [3]),
	.datac(\Master_0|op_x [1]),
	.datad(\Master_0|op_x [2]),
	.cin(gnd),
	.combout(\Master_0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \Master_0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \Master_0|Selector8~4 (
// Equation(s):
// \Master_0|Selector8~4_combout  = (\Master_0|op_x [5] & (((\Master_0|op_x [0]) # (\Master_0|LessThan1~0_combout )))) # (!\Master_0|op_x [5] & (\Master_0|LessThan0~0_combout  & (\Master_0|op_x [0])))

	.dataa(\Master_0|LessThan0~0_combout ),
	.datab(\Master_0|op_x [5]),
	.datac(\Master_0|op_x [0]),
	.datad(\Master_0|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector8~4 .lut_mask = 16'hECE0;
defparam \Master_0|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \Master_0|Selector8~8 (
// Equation(s):
// \Master_0|Selector8~8_combout  = (\Master_0|mul_add_counter [0] & ((\Master_0|mul_add_counter [1] & (\Master_0|op_x [0] & \Master_0|mul_add_counter [2])) # (!\Master_0|mul_add_counter [1] & ((\Master_0|op_x [0]) # (\Master_0|mul_add_counter [2]))))) # 
// (!\Master_0|mul_add_counter [0] & (\Master_0|op_x [0] & (\Master_0|mul_add_counter [1] $ (\Master_0|mul_add_counter [2]))))

	.dataa(\Master_0|mul_add_counter [0]),
	.datab(\Master_0|mul_add_counter [1]),
	.datac(\Master_0|op_x [0]),
	.datad(\Master_0|mul_add_counter [2]),
	.cin(gnd),
	.combout(\Master_0|Selector8~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector8~8 .lut_mask = 16'hB260;
defparam \Master_0|Selector8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \Master_0|Selector8~7 (
// Equation(s):
// \Master_0|Selector8~7_combout  = (\Master_0|op_x [0]) # ((!\Master_0|mul_add_counter [0] & (\Master_0|mul_add_counter [1] & !\Master_0|mul_add_counter [2])))

	.dataa(\Master_0|mul_add_counter [0]),
	.datab(\Master_0|op_x [0]),
	.datac(\Master_0|mul_add_counter [1]),
	.datad(\Master_0|mul_add_counter [2]),
	.cin(gnd),
	.combout(\Master_0|Selector8~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector8~7 .lut_mask = 16'hCCDC;
defparam \Master_0|Selector8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \Master_0|Selector8~6 (
// Equation(s):
// \Master_0|Selector8~6_combout  = (\Master_0|Selector8~8_combout  & (((\Master_0|Selector8~7_combout ) # (\Master_0|LessThan1~1_combout )))) # (!\Master_0|Selector8~8_combout  & (\Master_0|Selector8~4_combout  & (\Master_0|Selector8~7_combout )))

	.dataa(\Master_0|Selector8~4_combout ),
	.datab(\Master_0|Selector8~8_combout ),
	.datac(\Master_0|Selector8~7_combout ),
	.datad(\Master_0|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector8~6 .lut_mask = 16'hECE0;
defparam \Master_0|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \Master_0|Selector26~1 (
// Equation(s):
// \Master_0|Selector26~1_combout  = (\Master_0|mul_add_counter [3] & (((\Master_0|LessThan1~1_combout ) # (\Master_0|op_x [0])))) # (!\Master_0|mul_add_counter [3] & (\Master_0|Selector8~6_combout ))

	.dataa(\Master_0|Selector8~6_combout ),
	.datab(\Master_0|LessThan1~1_combout ),
	.datac(\Master_0|mul_add_counter [3]),
	.datad(\Master_0|op_x [0]),
	.cin(gnd),
	.combout(\Master_0|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector26~1 .lut_mask = 16'hFACA;
defparam \Master_0|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \Master_0|ADDR_M~0 (
// Equation(s):
// \Master_0|ADDR_M~0_combout  = (\Master_0|L0_current_state.L0_DONE~q ) # (\Master_0|L0_current_state.L0_MAX_POOL~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|L0_current_state.L0_DONE~q ),
	.datad(\Master_0|L0_current_state.L0_MAX_POOL~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M~0 .lut_mask = 16'hFFF0;
defparam \Master_0|ADDR_M~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N3
dffeas \Master_0|op_max_pool_x[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_x [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_max_pool_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_max_pool_x[0] .is_wysiwyg = "true";
defparam \Master_0|op_max_pool_x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N29
dffeas \Master_0|layer0_A[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_x [0]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer0_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer0_A[0] .is_wysiwyg = "true";
defparam \Master_0|layer0_A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \Master_0|Selector26~0 (
// Equation(s):
// \Master_0|Selector26~0_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & ((\Master_0|layer0_A [0]) # ((\Master_0|ADDR_M~0_combout  & \Master_0|op_max_pool_x [0])))) # (!\Master_0|L0_current_state.L0_WRITE~q  & (\Master_0|ADDR_M~0_combout  & 
// (\Master_0|op_max_pool_x [0])))

	.dataa(\Master_0|L0_current_state.L0_WRITE~q ),
	.datab(\Master_0|ADDR_M~0_combout ),
	.datac(\Master_0|op_max_pool_x [0]),
	.datad(\Master_0|layer0_A [0]),
	.cin(gnd),
	.combout(\Master_0|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector26~0 .lut_mask = 16'hEAC0;
defparam \Master_0|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \Master_0|Selector26~2 (
// Equation(s):
// \Master_0|Selector26~2_combout  = (\Master_0|Selector26~0_combout ) # ((\Master_0|L0_current_state.L0_MUL_ADD~q  & \Master_0|Selector26~1_combout ))

	.dataa(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.datab(gnd),
	.datac(\Master_0|Selector26~1_combout ),
	.datad(\Master_0|Selector26~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector26~2 .lut_mask = 16'hFFA0;
defparam \Master_0|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N5
dffeas \Master_0|op_max_pool_x[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_max_pool_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_max_pool_x[1] .is_wysiwyg = "true";
defparam \Master_0|op_max_pool_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \Master_0|Selector23~2 (
// Equation(s):
// \Master_0|Selector23~2_combout  = (!\Master_0|mul_add_counter [3] & !\Master_0|L0_current_state.L0_WRITE~q )

	.dataa(\Master_0|mul_add_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|L0_current_state.L0_WRITE~q ),
	.cin(gnd),
	.combout(\Master_0|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector23~2 .lut_mask = 16'h0055;
defparam \Master_0|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \Master_0|Selector23~3 (
// Equation(s):
// \Master_0|Selector23~3_combout  = ((\Master_0|mul_add_counter [2] & (!\Master_0|mul_add_counter [1] & \Master_0|mul_add_counter [0])) # (!\Master_0|mul_add_counter [2] & (\Master_0|mul_add_counter [1] & !\Master_0|mul_add_counter [0]))) # 
// (!\Master_0|Selector23~2_combout )

	.dataa(\Master_0|mul_add_counter [2]),
	.datab(\Master_0|mul_add_counter [1]),
	.datac(\Master_0|mul_add_counter [0]),
	.datad(\Master_0|Selector23~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector23~3 .lut_mask = 16'h24FF;
defparam \Master_0|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \Master_0|Selector23~9 (
// Equation(s):
// \Master_0|Selector23~9_combout  = (\Master_0|Selector23~3_combout  & ((\Master_0|L0_current_state.L0_WRITE~q ) # ((!\Master_0|LessThan1~0_combout ) # (!\Master_0|op_x [5]))))

	.dataa(\Master_0|L0_current_state.L0_WRITE~q ),
	.datab(\Master_0|op_x [5]),
	.datac(\Master_0|Selector23~3_combout ),
	.datad(\Master_0|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector23~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector23~9 .lut_mask = 16'hB0F0;
defparam \Master_0|Selector23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \Master_0|Selector23~4 (
// Equation(s):
// \Master_0|Selector23~4_combout  = (\Master_0|mul_add_counter [2] & (!\Master_0|mul_add_counter [0] & \Master_0|mul_add_counter [1])) # (!\Master_0|mul_add_counter [2] & (\Master_0|mul_add_counter [0] $ (!\Master_0|mul_add_counter [1])))

	.dataa(\Master_0|mul_add_counter [2]),
	.datab(gnd),
	.datac(\Master_0|mul_add_counter [0]),
	.datad(\Master_0|mul_add_counter [1]),
	.cin(gnd),
	.combout(\Master_0|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector23~4 .lut_mask = 16'h5A05;
defparam \Master_0|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \Master_0|Selector23~5 (
// Equation(s):
// \Master_0|Selector23~5_combout  = (\Master_0|L0_current_state.L0_WRITE~q ) # ((!\Master_0|Selector23~3_combout  & \Master_0|Selector23~4_combout ))

	.dataa(\Master_0|L0_current_state.L0_WRITE~q ),
	.datab(gnd),
	.datac(\Master_0|Selector23~3_combout ),
	.datad(\Master_0|Selector23~4_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector23~5 .lut_mask = 16'hAFAA;
defparam \Master_0|Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N1
dffeas \Master_0|layer0_A[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_x [1]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer0_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer0_A[1] .is_wysiwyg = "true";
defparam \Master_0|layer0_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \Master_0|Add1~0 (
// Equation(s):
// \Master_0|Add1~0_combout  = \Master_0|op_x [1] $ (VCC)
// \Master_0|Add1~1  = CARRY(\Master_0|op_x [1])

	.dataa(gnd),
	.datab(\Master_0|op_x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add1~0_combout ),
	.cout(\Master_0|Add1~1 ));
// synopsys translate_off
defparam \Master_0|Add1~0 .lut_mask = 16'h33CC;
defparam \Master_0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \Master_0|Selector25~0 (
// Equation(s):
// \Master_0|Selector25~0_combout  = (\Master_0|Selector23~9_combout  & ((\Master_0|Selector23~5_combout  & (\Master_0|layer0_A [1])) # (!\Master_0|Selector23~5_combout  & ((\Master_0|Add1~0_combout ))))) # (!\Master_0|Selector23~9_combout  & 
// (!\Master_0|Selector23~5_combout ))

	.dataa(\Master_0|Selector23~9_combout ),
	.datab(\Master_0|Selector23~5_combout ),
	.datac(\Master_0|layer0_A [1]),
	.datad(\Master_0|Add1~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector25~0 .lut_mask = 16'hB391;
defparam \Master_0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \Master_0|Add0~0 (
// Equation(s):
// \Master_0|Add0~0_combout  = \Master_0|op_x [1] $ (VCC)
// \Master_0|Add0~1  = CARRY(\Master_0|op_x [1])

	.dataa(gnd),
	.datab(\Master_0|op_x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add0~0_combout ),
	.cout(\Master_0|Add0~1 ));
// synopsys translate_off
defparam \Master_0|Add0~0 .lut_mask = 16'h33CC;
defparam \Master_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \Master_0|Add0~2 (
// Equation(s):
// \Master_0|Add0~2_combout  = (\Master_0|Add0~0_combout  & ((\Master_0|LessThan0~0_combout ) # (\Master_0|op_x [5])))

	.dataa(\Master_0|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\Master_0|op_x [5]),
	.datad(\Master_0|Add0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add0~2 .lut_mask = 16'hFA00;
defparam \Master_0|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \Master_0|Selector25~1 (
// Equation(s):
// \Master_0|Selector25~1_combout  = (\Master_0|Selector25~0_combout  & ((\Master_0|Selector23~3_combout ) # ((\Master_0|op_x [1])))) # (!\Master_0|Selector25~0_combout  & (!\Master_0|Selector23~3_combout  & ((\Master_0|Add0~2_combout ))))

	.dataa(\Master_0|Selector25~0_combout ),
	.datab(\Master_0|Selector23~3_combout ),
	.datac(\Master_0|op_x [1]),
	.datad(\Master_0|Add0~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector25~1 .lut_mask = 16'hB9A8;
defparam \Master_0|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \Master_0|Selector25~2 (
// Equation(s):
// \Master_0|Selector25~2_combout  = (\Master_0|L0_current_state.L0_IDLE~q  & ((\Master_0|ADDR_M~0_combout  & (\Master_0|op_max_pool_x [1])) # (!\Master_0|ADDR_M~0_combout  & ((\Master_0|Selector25~1_combout )))))

	.dataa(\Master_0|ADDR_M~0_combout ),
	.datab(\Master_0|L0_current_state.L0_IDLE~q ),
	.datac(\Master_0|op_max_pool_x [1]),
	.datad(\Master_0|Selector25~1_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector25~2 .lut_mask = 16'hC480;
defparam \Master_0|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N15
dffeas \Master_0|op_max_pool_x[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_max_pool_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_max_pool_x[2] .is_wysiwyg = "true";
defparam \Master_0|op_max_pool_x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N5
dffeas \Master_0|layer0_A[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_x [2]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer0_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer0_A[2] .is_wysiwyg = "true";
defparam \Master_0|layer0_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \Master_0|Add1~2 (
// Equation(s):
// \Master_0|Add1~2_combout  = (\Master_0|op_x [2] & (!\Master_0|Add1~1 )) # (!\Master_0|op_x [2] & ((\Master_0|Add1~1 ) # (GND)))
// \Master_0|Add1~3  = CARRY((!\Master_0|Add1~1 ) # (!\Master_0|op_x [2]))

	.dataa(gnd),
	.datab(\Master_0|op_x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~1 ),
	.combout(\Master_0|Add1~2_combout ),
	.cout(\Master_0|Add1~3 ));
// synopsys translate_off
defparam \Master_0|Add1~2 .lut_mask = 16'h3C3F;
defparam \Master_0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \Master_0|Selector24~0 (
// Equation(s):
// \Master_0|Selector24~0_combout  = (\Master_0|Selector23~9_combout  & ((\Master_0|Selector23~5_combout  & (\Master_0|layer0_A [2])) # (!\Master_0|Selector23~5_combout  & ((\Master_0|Add1~2_combout ))))) # (!\Master_0|Selector23~9_combout  & 
// (!\Master_0|Selector23~5_combout ))

	.dataa(\Master_0|Selector23~9_combout ),
	.datab(\Master_0|Selector23~5_combout ),
	.datac(\Master_0|layer0_A [2]),
	.datad(\Master_0|Add1~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector24~0 .lut_mask = 16'hB391;
defparam \Master_0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \Master_0|Add0~3 (
// Equation(s):
// \Master_0|Add0~3_combout  = (\Master_0|op_x [2] & (\Master_0|Add0~1  & VCC)) # (!\Master_0|op_x [2] & (!\Master_0|Add0~1 ))
// \Master_0|Add0~4  = CARRY((!\Master_0|op_x [2] & !\Master_0|Add0~1 ))

	.dataa(\Master_0|op_x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~1 ),
	.combout(\Master_0|Add0~3_combout ),
	.cout(\Master_0|Add0~4 ));
// synopsys translate_off
defparam \Master_0|Add0~3 .lut_mask = 16'hA505;
defparam \Master_0|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \Master_0|Add0~5 (
// Equation(s):
// \Master_0|Add0~5_combout  = (\Master_0|Add0~3_combout  & ((\Master_0|LessThan0~0_combout ) # (\Master_0|op_x [5])))

	.dataa(\Master_0|LessThan0~0_combout ),
	.datab(\Master_0|op_x [5]),
	.datac(\Master_0|Add0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add0~5 .lut_mask = 16'hE0E0;
defparam \Master_0|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \Master_0|Selector24~1 (
// Equation(s):
// \Master_0|Selector24~1_combout  = (\Master_0|Selector24~0_combout  & ((\Master_0|Selector23~3_combout ) # ((\Master_0|op_x [2])))) # (!\Master_0|Selector24~0_combout  & (!\Master_0|Selector23~3_combout  & ((\Master_0|Add0~5_combout ))))

	.dataa(\Master_0|Selector24~0_combout ),
	.datab(\Master_0|Selector23~3_combout ),
	.datac(\Master_0|op_x [2]),
	.datad(\Master_0|Add0~5_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector24~1 .lut_mask = 16'hB9A8;
defparam \Master_0|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \Master_0|Selector24~2 (
// Equation(s):
// \Master_0|Selector24~2_combout  = (\Master_0|L0_current_state.L0_IDLE~q  & ((\Master_0|ADDR_M~0_combout  & (\Master_0|op_max_pool_x [2])) # (!\Master_0|ADDR_M~0_combout  & ((\Master_0|Selector24~1_combout )))))

	.dataa(\Master_0|L0_current_state.L0_IDLE~q ),
	.datab(\Master_0|ADDR_M~0_combout ),
	.datac(\Master_0|op_max_pool_x [2]),
	.datad(\Master_0|Selector24~1_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector24~2 .lut_mask = 16'hA280;
defparam \Master_0|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N31
dffeas \Master_0|op_max_pool_x[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_x [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_max_pool_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_max_pool_x[3] .is_wysiwyg = "true";
defparam \Master_0|op_max_pool_x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N9
dffeas \Master_0|layer0_A[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_x [3]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer0_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer0_A[3] .is_wysiwyg = "true";
defparam \Master_0|layer0_A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \Master_0|Add1~4 (
// Equation(s):
// \Master_0|Add1~4_combout  = (\Master_0|op_x [3] & (\Master_0|Add1~3  $ (GND))) # (!\Master_0|op_x [3] & (!\Master_0|Add1~3  & VCC))
// \Master_0|Add1~5  = CARRY((\Master_0|op_x [3] & !\Master_0|Add1~3 ))

	.dataa(\Master_0|op_x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~3 ),
	.combout(\Master_0|Add1~4_combout ),
	.cout(\Master_0|Add1~5 ));
// synopsys translate_off
defparam \Master_0|Add1~4 .lut_mask = 16'hA50A;
defparam \Master_0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \Master_0|Selector23~6 (
// Equation(s):
// \Master_0|Selector23~6_combout  = (\Master_0|Selector23~9_combout  & ((\Master_0|Selector23~5_combout  & (\Master_0|layer0_A [3])) # (!\Master_0|Selector23~5_combout  & ((\Master_0|Add1~4_combout ))))) # (!\Master_0|Selector23~9_combout  & 
// (!\Master_0|Selector23~5_combout ))

	.dataa(\Master_0|Selector23~9_combout ),
	.datab(\Master_0|Selector23~5_combout ),
	.datac(\Master_0|layer0_A [3]),
	.datad(\Master_0|Add1~4_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector23~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector23~6 .lut_mask = 16'hB391;
defparam \Master_0|Selector23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \Master_0|Add0~6 (
// Equation(s):
// \Master_0|Add0~6_combout  = (\Master_0|op_x [3] & ((GND) # (!\Master_0|Add0~4 ))) # (!\Master_0|op_x [3] & (\Master_0|Add0~4  $ (GND)))
// \Master_0|Add0~7  = CARRY((\Master_0|op_x [3]) # (!\Master_0|Add0~4 ))

	.dataa(gnd),
	.datab(\Master_0|op_x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~4 ),
	.combout(\Master_0|Add0~6_combout ),
	.cout(\Master_0|Add0~7 ));
// synopsys translate_off
defparam \Master_0|Add0~6 .lut_mask = 16'h3CCF;
defparam \Master_0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \Master_0|Add0~8 (
// Equation(s):
// \Master_0|Add0~8_combout  = (\Master_0|Add0~6_combout  & ((\Master_0|LessThan0~0_combout ) # (\Master_0|op_x [5])))

	.dataa(\Master_0|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\Master_0|op_x [5]),
	.datad(\Master_0|Add0~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add0~8 .lut_mask = 16'hFA00;
defparam \Master_0|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \Master_0|Selector23~7 (
// Equation(s):
// \Master_0|Selector23~7_combout  = (\Master_0|Selector23~6_combout  & ((\Master_0|op_x [3]) # ((\Master_0|Selector23~3_combout )))) # (!\Master_0|Selector23~6_combout  & (((!\Master_0|Selector23~3_combout  & \Master_0|Add0~8_combout ))))

	.dataa(\Master_0|op_x [3]),
	.datab(\Master_0|Selector23~6_combout ),
	.datac(\Master_0|Selector23~3_combout ),
	.datad(\Master_0|Add0~8_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector23~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector23~7 .lut_mask = 16'hCBC8;
defparam \Master_0|Selector23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \Master_0|Selector23~8 (
// Equation(s):
// \Master_0|Selector23~8_combout  = (\Master_0|L0_current_state.L0_IDLE~q  & ((\Master_0|ADDR_M~0_combout  & (\Master_0|op_max_pool_x [3])) # (!\Master_0|ADDR_M~0_combout  & ((\Master_0|Selector23~7_combout )))))

	.dataa(\Master_0|L0_current_state.L0_IDLE~q ),
	.datab(\Master_0|ADDR_M~0_combout ),
	.datac(\Master_0|op_max_pool_x [3]),
	.datad(\Master_0|Selector23~7_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector23~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector23~8 .lut_mask = 16'hA280;
defparam \Master_0|Selector23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N25
dffeas \Master_0|op_max_pool_x[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_x [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_max_pool_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_max_pool_x[4] .is_wysiwyg = "true";
defparam \Master_0|op_max_pool_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \Master_0|Add0~9 (
// Equation(s):
// \Master_0|Add0~9_combout  = (\Master_0|op_x [4] & (\Master_0|Add0~7  & VCC)) # (!\Master_0|op_x [4] & (!\Master_0|Add0~7 ))
// \Master_0|Add0~10  = CARRY((!\Master_0|op_x [4] & !\Master_0|Add0~7 ))

	.dataa(\Master_0|op_x [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~7 ),
	.combout(\Master_0|Add0~9_combout ),
	.cout(\Master_0|Add0~10 ));
// synopsys translate_off
defparam \Master_0|Add0~9 .lut_mask = 16'hA505;
defparam \Master_0|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \Master_0|Add0~11 (
// Equation(s):
// \Master_0|Add0~11_combout  = (\Master_0|Add0~9_combout  & ((\Master_0|LessThan0~0_combout ) # (\Master_0|op_x [5])))

	.dataa(\Master_0|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\Master_0|op_x [5]),
	.datad(\Master_0|Add0~9_combout ),
	.cin(gnd),
	.combout(\Master_0|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add0~11 .lut_mask = 16'hFA00;
defparam \Master_0|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N13
dffeas \Master_0|layer0_A[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_x [4]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer0_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer0_A[4] .is_wysiwyg = "true";
defparam \Master_0|layer0_A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \Master_0|Add1~6 (
// Equation(s):
// \Master_0|Add1~6_combout  = (\Master_0|op_x [4] & (!\Master_0|Add1~5 )) # (!\Master_0|op_x [4] & ((\Master_0|Add1~5 ) # (GND)))
// \Master_0|Add1~7  = CARRY((!\Master_0|Add1~5 ) # (!\Master_0|op_x [4]))

	.dataa(gnd),
	.datab(\Master_0|op_x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~5 ),
	.combout(\Master_0|Add1~6_combout ),
	.cout(\Master_0|Add1~7 ));
// synopsys translate_off
defparam \Master_0|Add1~6 .lut_mask = 16'h3C3F;
defparam \Master_0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \Master_0|Selector22~0 (
// Equation(s):
// \Master_0|Selector22~0_combout  = (\Master_0|Selector23~9_combout  & ((\Master_0|Selector23~5_combout  & (\Master_0|layer0_A [4])) # (!\Master_0|Selector23~5_combout  & ((\Master_0|Add1~6_combout ))))) # (!\Master_0|Selector23~9_combout  & 
// (!\Master_0|Selector23~5_combout ))

	.dataa(\Master_0|Selector23~9_combout ),
	.datab(\Master_0|Selector23~5_combout ),
	.datac(\Master_0|layer0_A [4]),
	.datad(\Master_0|Add1~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector22~0 .lut_mask = 16'hB391;
defparam \Master_0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \Master_0|Selector22~1 (
// Equation(s):
// \Master_0|Selector22~1_combout  = (\Master_0|Selector23~3_combout  & (((\Master_0|Selector22~0_combout )))) # (!\Master_0|Selector23~3_combout  & ((\Master_0|Selector22~0_combout  & ((\Master_0|op_x [4]))) # (!\Master_0|Selector22~0_combout  & 
// (\Master_0|Add0~11_combout ))))

	.dataa(\Master_0|Add0~11_combout ),
	.datab(\Master_0|Selector23~3_combout ),
	.datac(\Master_0|op_x [4]),
	.datad(\Master_0|Selector22~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector22~1 .lut_mask = 16'hFC22;
defparam \Master_0|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \Master_0|Selector22~2 (
// Equation(s):
// \Master_0|Selector22~2_combout  = (\Master_0|L0_current_state.L0_IDLE~q  & ((\Master_0|ADDR_M~0_combout  & (\Master_0|op_max_pool_x [4])) # (!\Master_0|ADDR_M~0_combout  & ((\Master_0|Selector22~1_combout )))))

	.dataa(\Master_0|ADDR_M~0_combout ),
	.datab(\Master_0|L0_current_state.L0_IDLE~q ),
	.datac(\Master_0|op_max_pool_x [4]),
	.datad(\Master_0|Selector22~1_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector22~2 .lut_mask = 16'hC480;
defparam \Master_0|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N11
dffeas \Master_0|op_max_pool_y[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_y [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_max_pool_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_max_pool_y[0] .is_wysiwyg = "true";
defparam \Master_0|op_max_pool_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \Master_0|Add0~12 (
// Equation(s):
// \Master_0|Add0~12_combout  = \Master_0|Add0~10  $ (\Master_0|op_x [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|op_x [5]),
	.cin(\Master_0|Add0~10 ),
	.combout(\Master_0|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add0~12 .lut_mask = 16'h0FF0;
defparam \Master_0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \Master_0|Add0~14 (
// Equation(s):
// \Master_0|Add0~14_combout  = (\Master_0|Add0~12_combout  & ((\Master_0|LessThan0~0_combout ) # (\Master_0|op_x [5])))

	.dataa(\Master_0|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\Master_0|Add0~12_combout ),
	.datad(\Master_0|op_x [5]),
	.cin(gnd),
	.combout(\Master_0|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add0~14 .lut_mask = 16'hF0A0;
defparam \Master_0|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \Master_0|Add1~8 (
// Equation(s):
// \Master_0|Add1~8_combout  = \Master_0|op_x [5] $ (!\Master_0|Add1~7 )

	.dataa(\Master_0|op_x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|Add1~7 ),
	.combout(\Master_0|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add1~8 .lut_mask = 16'hA5A5;
defparam \Master_0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N11
dffeas \Master_0|layer0_A[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_x [5]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer0_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer0_A[5] .is_wysiwyg = "true";
defparam \Master_0|layer0_A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \Master_0|Selector21~0 (
// Equation(s):
// \Master_0|Selector21~0_combout  = (\Master_0|Selector23~5_combout  & (((\Master_0|layer0_A [5] & \Master_0|Selector23~9_combout )))) # (!\Master_0|Selector23~5_combout  & ((\Master_0|Add1~8_combout ) # ((!\Master_0|Selector23~9_combout ))))

	.dataa(\Master_0|Add1~8_combout ),
	.datab(\Master_0|Selector23~5_combout ),
	.datac(\Master_0|layer0_A [5]),
	.datad(\Master_0|Selector23~9_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector21~0 .lut_mask = 16'hE233;
defparam \Master_0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \Master_0|Selector21~1 (
// Equation(s):
// \Master_0|Selector21~1_combout  = (\Master_0|Selector23~3_combout  & (((\Master_0|Selector21~0_combout )))) # (!\Master_0|Selector23~3_combout  & ((\Master_0|Selector21~0_combout  & ((\Master_0|op_x [5]))) # (!\Master_0|Selector21~0_combout  & 
// (\Master_0|Add0~14_combout ))))

	.dataa(\Master_0|Add0~14_combout ),
	.datab(\Master_0|Selector23~3_combout ),
	.datac(\Master_0|op_x [5]),
	.datad(\Master_0|Selector21~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector21~1 .lut_mask = 16'hFC22;
defparam \Master_0|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \Master_0|Selector21~2 (
// Equation(s):
// \Master_0|Selector21~2_combout  = (\Master_0|L0_current_state.L0_IDLE~q  & ((\Master_0|ADDR_M~0_combout  & (\Master_0|op_max_pool_y [0])) # (!\Master_0|ADDR_M~0_combout  & ((\Master_0|Selector21~1_combout )))))

	.dataa(\Master_0|ADDR_M~0_combout ),
	.datab(\Master_0|L0_current_state.L0_IDLE~q ),
	.datac(\Master_0|op_max_pool_y [0]),
	.datad(\Master_0|Selector21~1_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector21~2 .lut_mask = 16'hC480;
defparam \Master_0|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \Master_0|Selector20~1 (
// Equation(s):
// \Master_0|Selector20~1_combout  = (\Master_0|mul_add_counter [3]) # ((\Master_0|mul_add_counter [1] & \Master_0|mul_add_counter [2]))

	.dataa(\Master_0|mul_add_counter [3]),
	.datab(\Master_0|mul_add_counter [1]),
	.datac(gnd),
	.datad(\Master_0|mul_add_counter [2]),
	.cin(gnd),
	.combout(\Master_0|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector20~1 .lut_mask = 16'hEEAA;
defparam \Master_0|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \Master_0|Selector18~2 (
// Equation(s):
// \Master_0|Selector18~2_combout  = (\Master_0|mul_add_counter [2]) # ((\Master_0|mul_add_counter [1] & \Master_0|mul_add_counter [0]))

	.dataa(\Master_0|mul_add_counter [2]),
	.datab(\Master_0|mul_add_counter [1]),
	.datac(gnd),
	.datad(\Master_0|mul_add_counter [0]),
	.cin(gnd),
	.combout(\Master_0|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector18~2 .lut_mask = 16'hEEAA;
defparam \Master_0|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \Master_0|LessThan2~0 (
// Equation(s):
// \Master_0|LessThan2~0_combout  = (\Master_0|op_y [3]) # ((\Master_0|op_y [5]) # ((\Master_0|op_y [2]) # (\Master_0|op_y [4])))

	.dataa(\Master_0|op_y [3]),
	.datab(\Master_0|op_y [5]),
	.datac(\Master_0|op_y [2]),
	.datad(\Master_0|op_y [4]),
	.cin(gnd),
	.combout(\Master_0|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|LessThan2~0 .lut_mask = 16'hFFFE;
defparam \Master_0|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \Master_0|LessThan2~1 (
// Equation(s):
// \Master_0|LessThan2~1_combout  = (\Master_0|op_y [1]) # (\Master_0|LessThan2~0_combout )

	.dataa(\Master_0|op_y [1]),
	.datab(gnd),
	.datac(\Master_0|LessThan2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|LessThan2~1 .lut_mask = 16'hFAFA;
defparam \Master_0|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \Master_0|Selector20~2 (
// Equation(s):
// \Master_0|Selector20~2_combout  = (\Master_0|mul_add_counter [2]) # ((\Master_0|Selector18~2_combout ) # ((\Master_0|mul_add_counter [3]) # (\Master_0|LessThan2~1_combout )))

	.dataa(\Master_0|mul_add_counter [2]),
	.datab(\Master_0|Selector18~2_combout ),
	.datac(\Master_0|mul_add_counter [3]),
	.datad(\Master_0|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector20~2 .lut_mask = 16'hFFFE;
defparam \Master_0|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \Master_0|Selector20~3 (
// Equation(s):
// \Master_0|Selector20~3_combout  = (\Master_0|op_y [0] & ((\Master_0|Selector20~2_combout ) # ((\Master_0|Selector20~1_combout  & \Master_0|L0_next_state~1_combout )))) # (!\Master_0|op_y [0] & (\Master_0|Selector20~1_combout  & 
// ((\Master_0|L0_next_state~1_combout ))))

	.dataa(\Master_0|op_y [0]),
	.datab(\Master_0|Selector20~1_combout ),
	.datac(\Master_0|Selector20~2_combout ),
	.datad(\Master_0|L0_next_state~1_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector20~3 .lut_mask = 16'hECA0;
defparam \Master_0|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N19
dffeas \Master_0|op_max_pool_y[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_max_pool_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_max_pool_y[1] .is_wysiwyg = "true";
defparam \Master_0|op_max_pool_y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N25
dffeas \Master_0|layer0_A[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_y [0]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer0_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer0_A[6] .is_wysiwyg = "true";
defparam \Master_0|layer0_A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \Master_0|Selector20~0 (
// Equation(s):
// \Master_0|Selector20~0_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & ((\Master_0|layer0_A [6]) # ((\Master_0|ADDR_M~0_combout  & \Master_0|op_max_pool_y [1])))) # (!\Master_0|L0_current_state.L0_WRITE~q  & (\Master_0|ADDR_M~0_combout  & 
// (\Master_0|op_max_pool_y [1])))

	.dataa(\Master_0|L0_current_state.L0_WRITE~q ),
	.datab(\Master_0|ADDR_M~0_combout ),
	.datac(\Master_0|op_max_pool_y [1]),
	.datad(\Master_0|layer0_A [6]),
	.cin(gnd),
	.combout(\Master_0|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector20~0 .lut_mask = 16'hEAC0;
defparam \Master_0|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \Master_0|Selector20~4 (
// Equation(s):
// \Master_0|Selector20~4_combout  = (\Master_0|Selector20~0_combout ) # ((\Master_0|Selector20~3_combout  & \Master_0|L0_current_state.L0_MUL_ADD~q ))

	.dataa(\Master_0|Selector20~3_combout ),
	.datab(\Master_0|Selector20~0_combout ),
	.datac(gnd),
	.datad(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.cin(gnd),
	.combout(\Master_0|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector20~4 .lut_mask = 16'hEECC;
defparam \Master_0|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N9
dffeas \Master_0|op_max_pool_y[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_max_pool_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_max_pool_y[2] .is_wysiwyg = "true";
defparam \Master_0|op_max_pool_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \Master_0|Add2~0 (
// Equation(s):
// \Master_0|Add2~0_combout  = \Master_0|op_y [1] $ (VCC)
// \Master_0|Add2~1  = CARRY(\Master_0|op_y [1])

	.dataa(\Master_0|op_y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add2~0_combout ),
	.cout(\Master_0|Add2~1 ));
// synopsys translate_off
defparam \Master_0|Add2~0 .lut_mask = 16'h55AA;
defparam \Master_0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \Master_0|Add2~2 (
// Equation(s):
// \Master_0|Add2~2_combout  = (\Master_0|Add2~0_combout  & ((\Master_0|LessThan2~0_combout ) # (\Master_0|op_y [1])))

	.dataa(gnd),
	.datab(\Master_0|LessThan2~0_combout ),
	.datac(\Master_0|Add2~0_combout ),
	.datad(\Master_0|op_y [1]),
	.cin(gnd),
	.combout(\Master_0|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add2~2 .lut_mask = 16'hF0C0;
defparam \Master_0|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \Master_0|Selector18~3 (
// Equation(s):
// \Master_0|Selector18~3_combout  = (\Master_0|mul_add_counter [3]) # ((\Master_0|L0_current_state.L0_WRITE~q ) # ((\Master_0|mul_add_counter [1] & \Master_0|mul_add_counter [2])))

	.dataa(\Master_0|mul_add_counter [3]),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|mul_add_counter [1]),
	.datad(\Master_0|mul_add_counter [2]),
	.cin(gnd),
	.combout(\Master_0|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector18~3 .lut_mask = 16'hFEEE;
defparam \Master_0|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \Master_0|Selector18~8 (
// Equation(s):
// \Master_0|Selector18~8_combout  = (\Master_0|Selector18~3_combout  & (((\Master_0|L0_current_state.L0_WRITE~q ) # (!\Master_0|L0_next_state~0_combout )) # (!\Master_0|op_y [5])))

	.dataa(\Master_0|op_y [5]),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|Selector18~3_combout ),
	.datad(\Master_0|L0_next_state~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector18~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector18~8 .lut_mask = 16'hD0F0;
defparam \Master_0|Selector18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N1
dffeas \Master_0|layer0_A[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_y [1]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer0_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer0_A[7] .is_wysiwyg = "true";
defparam \Master_0|layer0_A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \Master_0|Selector18~4 (
// Equation(s):
// \Master_0|Selector18~4_combout  = (\Master_0|L0_current_state.L0_WRITE~q ) # ((!\Master_0|Selector18~3_combout  & \Master_0|Selector18~2_combout ))

	.dataa(\Master_0|L0_current_state.L0_WRITE~q ),
	.datab(gnd),
	.datac(\Master_0|Selector18~3_combout ),
	.datad(\Master_0|Selector18~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector18~4 .lut_mask = 16'hAFAA;
defparam \Master_0|Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \Master_0|Selector19~0 (
// Equation(s):
// \Master_0|Selector19~0_combout  = (\Master_0|Selector18~8_combout  & ((\Master_0|Selector18~4_combout  & ((\Master_0|layer0_A [7]))) # (!\Master_0|Selector18~4_combout  & (!\Master_0|op_y [1])))) # (!\Master_0|Selector18~8_combout  & 
// (((!\Master_0|Selector18~4_combout ))))

	.dataa(\Master_0|Selector18~8_combout ),
	.datab(\Master_0|op_y [1]),
	.datac(\Master_0|layer0_A [7]),
	.datad(\Master_0|Selector18~4_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector19~0 .lut_mask = 16'hA077;
defparam \Master_0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \Master_0|Selector19~1 (
// Equation(s):
// \Master_0|Selector19~1_combout  = (\Master_0|Selector18~3_combout  & (((\Master_0|Selector19~0_combout )))) # (!\Master_0|Selector18~3_combout  & ((\Master_0|Selector19~0_combout  & (\Master_0|Add2~2_combout )) # (!\Master_0|Selector19~0_combout  & 
// ((\Master_0|op_y [1])))))

	.dataa(\Master_0|Add2~2_combout ),
	.datab(\Master_0|op_y [1]),
	.datac(\Master_0|Selector18~3_combout ),
	.datad(\Master_0|Selector19~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector19~1 .lut_mask = 16'hFA0C;
defparam \Master_0|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \Master_0|Selector19~2 (
// Equation(s):
// \Master_0|Selector19~2_combout  = (\Master_0|L0_current_state.L0_IDLE~q  & ((\Master_0|ADDR_M~0_combout  & (\Master_0|op_max_pool_y [2])) # (!\Master_0|ADDR_M~0_combout  & ((\Master_0|Selector19~1_combout )))))

	.dataa(\Master_0|ADDR_M~0_combout ),
	.datab(\Master_0|L0_current_state.L0_IDLE~q ),
	.datac(\Master_0|op_max_pool_y [2]),
	.datad(\Master_0|Selector19~1_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector19~2 .lut_mask = 16'hC480;
defparam \Master_0|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N19
dffeas \Master_0|op_max_pool_y[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_y [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_max_pool_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_max_pool_y[3] .is_wysiwyg = "true";
defparam \Master_0|op_max_pool_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \Master_0|Add2~3 (
// Equation(s):
// \Master_0|Add2~3_combout  = (\Master_0|op_y [2] & (\Master_0|Add2~1  & VCC)) # (!\Master_0|op_y [2] & (!\Master_0|Add2~1 ))
// \Master_0|Add2~4  = CARRY((!\Master_0|op_y [2] & !\Master_0|Add2~1 ))

	.dataa(\Master_0|op_y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add2~1 ),
	.combout(\Master_0|Add2~3_combout ),
	.cout(\Master_0|Add2~4 ));
// synopsys translate_off
defparam \Master_0|Add2~3 .lut_mask = 16'hA505;
defparam \Master_0|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \Master_0|Add2~5 (
// Equation(s):
// \Master_0|Add2~5_combout  = (\Master_0|Add2~3_combout  & ((\Master_0|op_y [1]) # (\Master_0|LessThan2~0_combout )))

	.dataa(\Master_0|op_y [1]),
	.datab(gnd),
	.datac(\Master_0|LessThan2~0_combout ),
	.datad(\Master_0|Add2~3_combout ),
	.cin(gnd),
	.combout(\Master_0|Add2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add2~5 .lut_mask = 16'hFA00;
defparam \Master_0|Add2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N29
dffeas \Master_0|layer0_A[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_y [2]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer0_A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer0_A[8] .is_wysiwyg = "true";
defparam \Master_0|layer0_A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \Master_0|Selector18~5 (
// Equation(s):
// \Master_0|Selector18~5_combout  = (\Master_0|Selector18~8_combout  & ((\Master_0|Selector18~4_combout  & ((\Master_0|layer0_A [8]))) # (!\Master_0|Selector18~4_combout  & (\Master_0|Add3~0_combout )))) # (!\Master_0|Selector18~8_combout  & 
// (((!\Master_0|Selector18~4_combout ))))

	.dataa(\Master_0|Selector18~8_combout ),
	.datab(\Master_0|Add3~0_combout ),
	.datac(\Master_0|layer0_A [8]),
	.datad(\Master_0|Selector18~4_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector18~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector18~5 .lut_mask = 16'hA0DD;
defparam \Master_0|Selector18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \Master_0|Selector18~6 (
// Equation(s):
// \Master_0|Selector18~6_combout  = (\Master_0|Selector18~3_combout  & (((\Master_0|Selector18~5_combout )))) # (!\Master_0|Selector18~3_combout  & ((\Master_0|Selector18~5_combout  & (\Master_0|Add2~5_combout )) # (!\Master_0|Selector18~5_combout  & 
// ((\Master_0|op_y [2])))))

	.dataa(\Master_0|Add2~5_combout ),
	.datab(\Master_0|Selector18~3_combout ),
	.datac(\Master_0|op_y [2]),
	.datad(\Master_0|Selector18~5_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector18~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector18~6 .lut_mask = 16'hEE30;
defparam \Master_0|Selector18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \Master_0|Selector18~7 (
// Equation(s):
// \Master_0|Selector18~7_combout  = (\Master_0|L0_current_state.L0_IDLE~q  & ((\Master_0|ADDR_M~0_combout  & (\Master_0|op_max_pool_y [3])) # (!\Master_0|ADDR_M~0_combout  & ((\Master_0|Selector18~6_combout )))))

	.dataa(\Master_0|ADDR_M~0_combout ),
	.datab(\Master_0|L0_current_state.L0_IDLE~q ),
	.datac(\Master_0|op_max_pool_y [3]),
	.datad(\Master_0|Selector18~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector18~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector18~7 .lut_mask = 16'hC480;
defparam \Master_0|Selector18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \Master_0|op_max_pool_y[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_y [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|op_max_pool_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|op_max_pool_y[4] .is_wysiwyg = "true";
defparam \Master_0|op_max_pool_y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N9
dffeas \Master_0|layer0_A[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_y [3]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer0_A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer0_A[9] .is_wysiwyg = "true";
defparam \Master_0|layer0_A[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \Master_0|Selector17~0 (
// Equation(s):
// \Master_0|Selector17~0_combout  = (\Master_0|Selector18~8_combout  & ((\Master_0|Selector18~4_combout  & (\Master_0|layer0_A [9])) # (!\Master_0|Selector18~4_combout  & ((\Master_0|Add3~1_combout ))))) # (!\Master_0|Selector18~8_combout  & 
// (((!\Master_0|Selector18~4_combout ))))

	.dataa(\Master_0|Selector18~8_combout ),
	.datab(\Master_0|layer0_A [9]),
	.datac(\Master_0|Add3~1_combout ),
	.datad(\Master_0|Selector18~4_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector17~0 .lut_mask = 16'h88F5;
defparam \Master_0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \Master_0|Add2~6 (
// Equation(s):
// \Master_0|Add2~6_combout  = (\Master_0|op_y [3] & ((GND) # (!\Master_0|Add2~4 ))) # (!\Master_0|op_y [3] & (\Master_0|Add2~4  $ (GND)))
// \Master_0|Add2~7  = CARRY((\Master_0|op_y [3]) # (!\Master_0|Add2~4 ))

	.dataa(\Master_0|op_y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add2~4 ),
	.combout(\Master_0|Add2~6_combout ),
	.cout(\Master_0|Add2~7 ));
// synopsys translate_off
defparam \Master_0|Add2~6 .lut_mask = 16'h5AAF;
defparam \Master_0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \Master_0|Add2~8 (
// Equation(s):
// \Master_0|Add2~8_combout  = (\Master_0|Add2~6_combout  & ((\Master_0|op_y [1]) # (\Master_0|LessThan2~0_combout )))

	.dataa(\Master_0|op_y [1]),
	.datab(gnd),
	.datac(\Master_0|LessThan2~0_combout ),
	.datad(\Master_0|Add2~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add2~8 .lut_mask = 16'hFA00;
defparam \Master_0|Add2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \Master_0|Selector17~1 (
// Equation(s):
// \Master_0|Selector17~1_combout  = (\Master_0|Selector17~0_combout  & (((\Master_0|Selector18~3_combout ) # (\Master_0|Add2~8_combout )))) # (!\Master_0|Selector17~0_combout  & (\Master_0|op_y [3] & (!\Master_0|Selector18~3_combout )))

	.dataa(\Master_0|op_y [3]),
	.datab(\Master_0|Selector17~0_combout ),
	.datac(\Master_0|Selector18~3_combout ),
	.datad(\Master_0|Add2~8_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector17~1 .lut_mask = 16'hCEC2;
defparam \Master_0|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \Master_0|Selector17~2 (
// Equation(s):
// \Master_0|Selector17~2_combout  = (\Master_0|L0_current_state.L0_IDLE~q  & ((\Master_0|ADDR_M~0_combout  & (\Master_0|op_max_pool_y [4])) # (!\Master_0|ADDR_M~0_combout  & ((\Master_0|Selector17~1_combout )))))

	.dataa(\Master_0|L0_current_state.L0_IDLE~q ),
	.datab(\Master_0|ADDR_M~0_combout ),
	.datac(\Master_0|op_max_pool_y [4]),
	.datad(\Master_0|Selector17~1_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector17~2 .lut_mask = 16'hA280;
defparam \Master_0|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \Master_0|Add2~9 (
// Equation(s):
// \Master_0|Add2~9_combout  = (\Master_0|op_y [4] & (\Master_0|Add2~7  & VCC)) # (!\Master_0|op_y [4] & (!\Master_0|Add2~7 ))
// \Master_0|Add2~10  = CARRY((!\Master_0|op_y [4] & !\Master_0|Add2~7 ))

	.dataa(gnd),
	.datab(\Master_0|op_y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add2~7 ),
	.combout(\Master_0|Add2~9_combout ),
	.cout(\Master_0|Add2~10 ));
// synopsys translate_off
defparam \Master_0|Add2~9 .lut_mask = 16'hC303;
defparam \Master_0|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \Master_0|Selector16~0 (
// Equation(s):
// \Master_0|Selector16~0_combout  = (\Master_0|Selector18~2_combout  & (((\Master_0|op_y [4])))) # (!\Master_0|Selector18~2_combout  & (\Master_0|Add2~9_combout  & ((\Master_0|LessThan2~1_combout ))))

	.dataa(\Master_0|Add2~9_combout ),
	.datab(\Master_0|op_y [4]),
	.datac(\Master_0|Selector18~2_combout ),
	.datad(\Master_0|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector16~0 .lut_mask = 16'hCAC0;
defparam \Master_0|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \Master_0|Selector16~1 (
// Equation(s):
// \Master_0|Selector16~1_combout  = (\Master_0|Selector20~1_combout  & ((\Master_0|L0_next_state~1_combout ) # ((\Master_0|Add3~2_combout )))) # (!\Master_0|Selector20~1_combout  & (((\Master_0|Selector16~0_combout ))))

	.dataa(\Master_0|L0_next_state~1_combout ),
	.datab(\Master_0|Selector16~0_combout ),
	.datac(\Master_0|Selector20~1_combout ),
	.datad(\Master_0|Add3~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector16~1 .lut_mask = 16'hFCAC;
defparam \Master_0|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N23
dffeas \Master_0|layer0_A[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_y [4]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer0_A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer0_A[10] .is_wysiwyg = "true";
defparam \Master_0|layer0_A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \Master_0|Selector16~2 (
// Equation(s):
// \Master_0|Selector16~2_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & ((\Master_0|layer0_A [10]) # ((\Master_0|Selector16~1_combout  & \Master_0|L0_current_state.L0_MUL_ADD~q )))) # (!\Master_0|L0_current_state.L0_WRITE~q  & 
// (\Master_0|Selector16~1_combout  & ((\Master_0|L0_current_state.L0_MUL_ADD~q ))))

	.dataa(\Master_0|L0_current_state.L0_WRITE~q ),
	.datab(\Master_0|Selector16~1_combout ),
	.datac(\Master_0|layer0_A [10]),
	.datad(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.cin(gnd),
	.combout(\Master_0|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector16~2 .lut_mask = 16'hECA0;
defparam \Master_0|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N19
dffeas \Master_0|layer0_A[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|op_y [5]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|layer0_A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|layer0_A[11] .is_wysiwyg = "true";
defparam \Master_0|layer0_A[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \Master_0|Add2~11 (
// Equation(s):
// \Master_0|Add2~11_combout  = \Master_0|Add2~10  $ (\Master_0|op_y [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|op_y [5]),
	.cin(\Master_0|Add2~10 ),
	.combout(\Master_0|Add2~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add2~11 .lut_mask = 16'h0FF0;
defparam \Master_0|Add2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \Master_0|Selector15~0 (
// Equation(s):
// \Master_0|Selector15~0_combout  = (\Master_0|Selector18~2_combout  & (\Master_0|op_y [5])) # (!\Master_0|Selector18~2_combout  & (((\Master_0|Add2~11_combout  & \Master_0|LessThan2~1_combout ))))

	.dataa(\Master_0|op_y [5]),
	.datab(\Master_0|Selector18~2_combout ),
	.datac(\Master_0|Add2~11_combout ),
	.datad(\Master_0|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector15~0 .lut_mask = 16'hB888;
defparam \Master_0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \Master_0|Selector15~1 (
// Equation(s):
// \Master_0|Selector15~1_combout  = (\Master_0|Selector20~1_combout  & ((\Master_0|op_y [5]) # ((\Master_0|L0_next_state~0_combout )))) # (!\Master_0|Selector20~1_combout  & (((\Master_0|Selector15~0_combout ))))

	.dataa(\Master_0|op_y [5]),
	.datab(\Master_0|Selector15~0_combout ),
	.datac(\Master_0|Selector20~1_combout ),
	.datad(\Master_0|L0_next_state~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector15~1 .lut_mask = 16'hFCAC;
defparam \Master_0|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \Master_0|Selector15~2 (
// Equation(s):
// \Master_0|Selector15~2_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & ((\Master_0|layer0_A [11]) # ((\Master_0|L0_current_state.L0_MUL_ADD~q  & \Master_0|Selector15~1_combout )))) # (!\Master_0|L0_current_state.L0_WRITE~q  & 
// (\Master_0|L0_current_state.L0_MUL_ADD~q  & ((\Master_0|Selector15~1_combout ))))

	.dataa(\Master_0|L0_current_state.L0_WRITE~q ),
	.datab(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.datac(\Master_0|layer0_A [11]),
	.datad(\Master_0|Selector15~1_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector15~2 .lut_mask = 16'hECA0;
defparam \Master_0|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[0]~input (
	.i(ROM_Q_IMG[0]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[0]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[0]~input .bus_hold = "false";
defparam \ROM_Q_IMG[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y53_N15
cycloneive_io_ibuf \ROM_Q_IMG[1]~input (
	.i(ROM_Q_IMG[1]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[1]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[1]~input .bus_hold = "false";
defparam \ROM_Q_IMG[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y53_N15
cycloneive_io_ibuf \ROM_Q_IMG[2]~input (
	.i(ROM_Q_IMG[2]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[2]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[2]~input .bus_hold = "false";
defparam \ROM_Q_IMG[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y53_N8
cycloneive_io_ibuf \ROM_Q_IMG[3]~input (
	.i(ROM_Q_IMG[3]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[3]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[3]~input .bus_hold = "false";
defparam \ROM_Q_IMG[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y53_N22
cycloneive_io_ibuf \ROM_Q_IMG[4]~input (
	.i(ROM_Q_IMG[4]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[4]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[4]~input .bus_hold = "false";
defparam \ROM_Q_IMG[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y53_N15
cycloneive_io_ibuf \ROM_Q_IMG[5]~input (
	.i(ROM_Q_IMG[5]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[5]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[5]~input .bus_hold = "false";
defparam \ROM_Q_IMG[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y38_N22
cycloneive_io_ibuf \ROM_Q_IMG[6]~input (
	.i(ROM_Q_IMG[6]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[6]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[6]~input .bus_hold = "false";
defparam \ROM_Q_IMG[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y53_N22
cycloneive_io_ibuf \ROM_Q_IMG[7]~input (
	.i(ROM_Q_IMG[7]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[7]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[7]~input .bus_hold = "false";
defparam \ROM_Q_IMG[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y53_N22
cycloneive_io_ibuf \ROM_Q_IMG[8]~input (
	.i(ROM_Q_IMG[8]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[8]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[8]~input .bus_hold = "false";
defparam \ROM_Q_IMG[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y32_N15
cycloneive_io_ibuf \ROM_Q_IMG[9]~input (
	.i(ROM_Q_IMG[9]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[9]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[9]~input .bus_hold = "false";
defparam \ROM_Q_IMG[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[10]~input (
	.i(ROM_Q_IMG[10]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[10]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[10]~input .bus_hold = "false";
defparam \ROM_Q_IMG[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y53_N15
cycloneive_io_ibuf \ROM_Q_IMG[11]~input (
	.i(ROM_Q_IMG[11]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[11]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[11]~input .bus_hold = "false";
defparam \ROM_Q_IMG[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y37_N1
cycloneive_io_ibuf \ROM_Q_IMG[12]~input (
	.i(ROM_Q_IMG[12]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[12]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[12]~input .bus_hold = "false";
defparam \ROM_Q_IMG[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[13]~input (
	.i(ROM_Q_IMG[13]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[13]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[13]~input .bus_hold = "false";
defparam \ROM_Q_IMG[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[14]~input (
	.i(ROM_Q_IMG[14]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[14]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[14]~input .bus_hold = "false";
defparam \ROM_Q_IMG[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y53_N22
cycloneive_io_ibuf \ROM_Q_IMG[15]~input (
	.i(ROM_Q_IMG[15]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[15]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[15]~input .bus_hold = "false";
defparam \ROM_Q_IMG[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \Master_0|WideOr8~0 (
// Equation(s):
// \Master_0|WideOr8~0_combout  = (\Master_0|mul_add_counter [3]) # ((!\Master_0|mul_add_counter [0] & ((\Master_0|mul_add_counter [1]) # (!\Master_0|mul_add_counter [2]))))

	.dataa(\Master_0|mul_add_counter [1]),
	.datab(\Master_0|mul_add_counter [0]),
	.datac(\Master_0|mul_add_counter [3]),
	.datad(\Master_0|mul_add_counter [2]),
	.cin(gnd),
	.combout(\Master_0|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideOr8~0 .lut_mask = 16'hF2F3;
defparam \Master_0|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \Master_0|WideOr7~0 (
// Equation(s):
// \Master_0|WideOr7~0_combout  = (\Master_0|mul_add_counter [3]) # ((\Master_0|mul_add_counter [1] & ((\Master_0|mul_add_counter [2]) # (!\Master_0|mul_add_counter [0]))) # (!\Master_0|mul_add_counter [1] & ((!\Master_0|mul_add_counter [2]))))

	.dataa(\Master_0|mul_add_counter [1]),
	.datab(\Master_0|mul_add_counter [0]),
	.datac(\Master_0|mul_add_counter [3]),
	.datad(\Master_0|mul_add_counter [2]),
	.cin(gnd),
	.combout(\Master_0|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideOr7~0 .lut_mask = 16'hFAF7;
defparam \Master_0|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \Master_0|Decoder0~0 (
// Equation(s):
// \Master_0|Decoder0~0_combout  = (\Master_0|mul_add_counter [1]) # (((\Master_0|mul_add_counter [3]) # (\Master_0|mul_add_counter [0])) # (!\Master_0|mul_add_counter [2]))

	.dataa(\Master_0|mul_add_counter [1]),
	.datab(\Master_0|mul_add_counter [2]),
	.datac(\Master_0|mul_add_counter [3]),
	.datad(\Master_0|mul_add_counter [0]),
	.cin(gnd),
	.combout(\Master_0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Decoder0~0 .lut_mask = 16'hFFFB;
defparam \Master_0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X54_Y36_N0
cycloneive_mac_mult \Master_0|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\ROM_Q_IMG[15]~input_o ,\ROM_Q_IMG[14]~input_o ,\ROM_Q_IMG[13]~input_o ,\ROM_Q_IMG[12]~input_o ,\ROM_Q_IMG[11]~input_o ,\ROM_Q_IMG[10]~input_o ,\ROM_Q_IMG[9]~input_o ,\ROM_Q_IMG[8]~input_o ,\ROM_Q_IMG[7]~input_o ,\ROM_Q_IMG[6]~input_o ,\ROM_Q_IMG[5]~input_o ,
\ROM_Q_IMG[4]~input_o ,\ROM_Q_IMG[3]~input_o ,\ROM_Q_IMG[2]~input_o ,\ROM_Q_IMG[1]~input_o ,\ROM_Q_IMG[0]~input_o ,gnd,gnd}),
	.datab({\Master_0|Decoder0~0_combout ,vcc,\Master_0|Decoder0~0_combout ,\Master_0|Decoder0~0_combout ,\Master_0|WideOr7~0_combout ,\Master_0|WideOr8~0_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Master_0|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Master_0|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Master_0|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Master_0|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Master_0|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Master_0|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X54_Y36_N2
cycloneive_mac_out \Master_0|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Master_0|Mult0|auto_generated|mac_mult1~dataout ,\Master_0|Mult0|auto_generated|mac_mult1~13 ,\Master_0|Mult0|auto_generated|mac_mult1~12 ,\Master_0|Mult0|auto_generated|mac_mult1~11 ,
\Master_0|Mult0|auto_generated|mac_mult1~10 ,\Master_0|Mult0|auto_generated|mac_mult1~9 ,\Master_0|Mult0|auto_generated|mac_mult1~8 ,\Master_0|Mult0|auto_generated|mac_mult1~7 ,\Master_0|Mult0|auto_generated|mac_mult1~6 ,
\Master_0|Mult0|auto_generated|mac_mult1~5 ,\Master_0|Mult0|auto_generated|mac_mult1~4 ,\Master_0|Mult0|auto_generated|mac_mult1~3 ,\Master_0|Mult0|auto_generated|mac_mult1~2 ,\Master_0|Mult0|auto_generated|mac_mult1~1 ,
\Master_0|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Master_0|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Master_0|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \Master_0|psum[0]~22 (
// Equation(s):
// \Master_0|psum[0]~22_combout  = (\Master_0|Mult0|auto_generated|mac_out2~dataout  & (\Master_0|psum [0] $ (VCC))) # (!\Master_0|Mult0|auto_generated|mac_out2~dataout  & (\Master_0|psum [0] & VCC))
// \Master_0|psum[0]~23  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~dataout  & \Master_0|psum [0]))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~dataout ),
	.datab(\Master_0|psum [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|psum[0]~22_combout ),
	.cout(\Master_0|psum[0]~23 ));
// synopsys translate_off
defparam \Master_0|psum[0]~22 .lut_mask = 16'h6688;
defparam \Master_0|psum[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \Master_0|psum[20]~32 (
// Equation(s):
// \Master_0|psum[20]~32_combout  = (!\Master_0|current_state.L0~q ) # (!\Master_0|L0_current_state.L0_MUL_ADD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.datad(\Master_0|current_state.L0~q ),
	.cin(gnd),
	.combout(\Master_0|psum[20]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|psum[20]~32 .lut_mask = 16'h0FFF;
defparam \Master_0|psum[20]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N11
dffeas \Master_0|psum[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[0]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[0] .is_wysiwyg = "true";
defparam \Master_0|psum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \Master_0|psum[1]~24 (
// Equation(s):
// \Master_0|psum[1]~24_combout  = (\Master_0|psum [1] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT1  & (\Master_0|psum[0]~23  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\Master_0|psum[0]~23 )))) # (!\Master_0|psum [1] & 
// ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\Master_0|psum[0]~23 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\Master_0|psum[0]~23 ) # (GND)))))
// \Master_0|psum[1]~25  = CARRY((\Master_0|psum [1] & (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT1  & !\Master_0|psum[0]~23 )) # (!\Master_0|psum [1] & ((!\Master_0|psum[0]~23 ) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT1 ))))

	.dataa(\Master_0|psum [1]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[0]~23 ),
	.combout(\Master_0|psum[1]~24_combout ),
	.cout(\Master_0|psum[1]~25 ));
// synopsys translate_off
defparam \Master_0|psum[1]~24 .lut_mask = 16'h9617;
defparam \Master_0|psum[1]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N13
dffeas \Master_0|psum[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[1]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[1] .is_wysiwyg = "true";
defparam \Master_0|psum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \Master_0|psum[2]~26 (
// Equation(s):
// \Master_0|psum[2]~26_combout  = ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT2  $ (\Master_0|psum [2] $ (!\Master_0|psum[1]~25 )))) # (GND)
// \Master_0|psum[2]~27  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT2  & ((\Master_0|psum [2]) # (!\Master_0|psum[1]~25 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT2  & (\Master_0|psum [2] & !\Master_0|psum[1]~25 )))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\Master_0|psum [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[1]~25 ),
	.combout(\Master_0|psum[2]~26_combout ),
	.cout(\Master_0|psum[2]~27 ));
// synopsys translate_off
defparam \Master_0|psum[2]~26 .lut_mask = 16'h698E;
defparam \Master_0|psum[2]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N15
dffeas \Master_0|psum[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[2]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[2] .is_wysiwyg = "true";
defparam \Master_0|psum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \Master_0|psum[3]~28 (
// Equation(s):
// \Master_0|psum[3]~28_combout  = (\Master_0|psum [3] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT3  & (\Master_0|psum[2]~27  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\Master_0|psum[2]~27 )))) # (!\Master_0|psum [3] & 
// ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\Master_0|psum[2]~27 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\Master_0|psum[2]~27 ) # (GND)))))
// \Master_0|psum[3]~29  = CARRY((\Master_0|psum [3] & (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT3  & !\Master_0|psum[2]~27 )) # (!\Master_0|psum [3] & ((!\Master_0|psum[2]~27 ) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\Master_0|psum [3]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[2]~27 ),
	.combout(\Master_0|psum[3]~28_combout ),
	.cout(\Master_0|psum[3]~29 ));
// synopsys translate_off
defparam \Master_0|psum[3]~28 .lut_mask = 16'h9617;
defparam \Master_0|psum[3]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \Master_0|psum[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[3]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[3] .is_wysiwyg = "true";
defparam \Master_0|psum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \Master_0|psum[4]~30 (
// Equation(s):
// \Master_0|psum[4]~30_combout  = ((\Master_0|psum [4] $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT4  $ (!\Master_0|psum[3]~29 )))) # (GND)
// \Master_0|psum[4]~31  = CARRY((\Master_0|psum [4] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT4 ) # (!\Master_0|psum[3]~29 ))) # (!\Master_0|psum [4] & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT4  & !\Master_0|psum[3]~29 )))

	.dataa(\Master_0|psum [4]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[3]~29 ),
	.combout(\Master_0|psum[4]~30_combout ),
	.cout(\Master_0|psum[4]~31 ));
// synopsys translate_off
defparam \Master_0|psum[4]~30 .lut_mask = 16'h698E;
defparam \Master_0|psum[4]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N19
dffeas \Master_0|psum[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[4]~30_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[4] .is_wysiwyg = "true";
defparam \Master_0|psum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \Master_0|psum[5]~33 (
// Equation(s):
// \Master_0|psum[5]~33_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\Master_0|psum [5] & (\Master_0|psum[4]~31  & VCC)) # (!\Master_0|psum [5] & (!\Master_0|psum[4]~31 )))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT5  & 
// ((\Master_0|psum [5] & (!\Master_0|psum[4]~31 )) # (!\Master_0|psum [5] & ((\Master_0|psum[4]~31 ) # (GND)))))
// \Master_0|psum[5]~34  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\Master_0|psum [5] & !\Master_0|psum[4]~31 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT5  & ((!\Master_0|psum[4]~31 ) # (!\Master_0|psum [5]))))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\Master_0|psum [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[4]~31 ),
	.combout(\Master_0|psum[5]~33_combout ),
	.cout(\Master_0|psum[5]~34 ));
// synopsys translate_off
defparam \Master_0|psum[5]~33 .lut_mask = 16'h9617;
defparam \Master_0|psum[5]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N21
dffeas \Master_0|psum[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[5]~33_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[5] .is_wysiwyg = "true";
defparam \Master_0|psum[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \Master_0|psum[6]~35 (
// Equation(s):
// \Master_0|psum[6]~35_combout  = ((\Master_0|psum [6] $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\Master_0|psum[5]~34 )))) # (GND)
// \Master_0|psum[6]~36  = CARRY((\Master_0|psum [6] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\Master_0|psum[5]~34 ))) # (!\Master_0|psum [6] & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT6  & !\Master_0|psum[5]~34 )))

	.dataa(\Master_0|psum [6]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[5]~34 ),
	.combout(\Master_0|psum[6]~35_combout ),
	.cout(\Master_0|psum[6]~36 ));
// synopsys translate_off
defparam \Master_0|psum[6]~35 .lut_mask = 16'h698E;
defparam \Master_0|psum[6]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N23
dffeas \Master_0|psum[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[6]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[6] .is_wysiwyg = "true";
defparam \Master_0|psum[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \Master_0|psum[7]~37 (
// Equation(s):
// \Master_0|psum[7]~37_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\Master_0|psum [7] & (\Master_0|psum[6]~36  & VCC)) # (!\Master_0|psum [7] & (!\Master_0|psum[6]~36 )))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT7  & 
// ((\Master_0|psum [7] & (!\Master_0|psum[6]~36 )) # (!\Master_0|psum [7] & ((\Master_0|psum[6]~36 ) # (GND)))))
// \Master_0|psum[7]~38  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\Master_0|psum [7] & !\Master_0|psum[6]~36 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\Master_0|psum[6]~36 ) # (!\Master_0|psum [7]))))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\Master_0|psum [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[6]~36 ),
	.combout(\Master_0|psum[7]~37_combout ),
	.cout(\Master_0|psum[7]~38 ));
// synopsys translate_off
defparam \Master_0|psum[7]~37 .lut_mask = 16'h9617;
defparam \Master_0|psum[7]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N25
dffeas \Master_0|psum[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[7]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[7] .is_wysiwyg = "true";
defparam \Master_0|psum[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \Master_0|psum[8]~39 (
// Equation(s):
// \Master_0|psum[8]~39_combout  = ((\Master_0|psum [8] $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT8  $ (!\Master_0|psum[7]~38 )))) # (GND)
// \Master_0|psum[8]~40  = CARRY((\Master_0|psum [8] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT8 ) # (!\Master_0|psum[7]~38 ))) # (!\Master_0|psum [8] & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT8  & !\Master_0|psum[7]~38 )))

	.dataa(\Master_0|psum [8]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[7]~38 ),
	.combout(\Master_0|psum[8]~39_combout ),
	.cout(\Master_0|psum[8]~40 ));
// synopsys translate_off
defparam \Master_0|psum[8]~39 .lut_mask = 16'h698E;
defparam \Master_0|psum[8]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N27
dffeas \Master_0|psum[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[8] .is_wysiwyg = "true";
defparam \Master_0|psum[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \Master_0|psum[9]~41 (
// Equation(s):
// \Master_0|psum[9]~41_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\Master_0|psum [9] & (\Master_0|psum[8]~40  & VCC)) # (!\Master_0|psum [9] & (!\Master_0|psum[8]~40 )))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT9  & 
// ((\Master_0|psum [9] & (!\Master_0|psum[8]~40 )) # (!\Master_0|psum [9] & ((\Master_0|psum[8]~40 ) # (GND)))))
// \Master_0|psum[9]~42  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\Master_0|psum [9] & !\Master_0|psum[8]~40 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\Master_0|psum[8]~40 ) # (!\Master_0|psum [9]))))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\Master_0|psum [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[8]~40 ),
	.combout(\Master_0|psum[9]~41_combout ),
	.cout(\Master_0|psum[9]~42 ));
// synopsys translate_off
defparam \Master_0|psum[9]~41 .lut_mask = 16'h9617;
defparam \Master_0|psum[9]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N29
dffeas \Master_0|psum[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[9]~41_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[9] .is_wysiwyg = "true";
defparam \Master_0|psum[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \Master_0|psum[10]~43 (
// Equation(s):
// \Master_0|psum[10]~43_combout  = ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT10  $ (\Master_0|psum [10] $ (!\Master_0|psum[9]~42 )))) # (GND)
// \Master_0|psum[10]~44  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT10  & ((\Master_0|psum [10]) # (!\Master_0|psum[9]~42 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT10  & (\Master_0|psum [10] & !\Master_0|psum[9]~42 )))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\Master_0|psum [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[9]~42 ),
	.combout(\Master_0|psum[10]~43_combout ),
	.cout(\Master_0|psum[10]~44 ));
// synopsys translate_off
defparam \Master_0|psum[10]~43 .lut_mask = 16'h698E;
defparam \Master_0|psum[10]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N31
dffeas \Master_0|psum[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[10]~43_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[10] .is_wysiwyg = "true";
defparam \Master_0|psum[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \Master_0|psum[11]~45 (
// Equation(s):
// \Master_0|psum[11]~45_combout  = (\Master_0|psum [11] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11  & (\Master_0|psum[10]~44  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\Master_0|psum[10]~44 )))) # (!\Master_0|psum [11] & 
// ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\Master_0|psum[10]~44 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\Master_0|psum[10]~44 ) # (GND)))))
// \Master_0|psum[11]~46  = CARRY((\Master_0|psum [11] & (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11  & !\Master_0|psum[10]~44 )) # (!\Master_0|psum [11] & ((!\Master_0|psum[10]~44 ) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\Master_0|psum [11]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[10]~44 ),
	.combout(\Master_0|psum[11]~45_combout ),
	.cout(\Master_0|psum[11]~46 ));
// synopsys translate_off
defparam \Master_0|psum[11]~45 .lut_mask = 16'h9617;
defparam \Master_0|psum[11]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y35_N1
dffeas \Master_0|psum[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[11]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[11] .is_wysiwyg = "true";
defparam \Master_0|psum[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \Master_0|psum[12]~47 (
// Equation(s):
// \Master_0|psum[12]~47_combout  = ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\Master_0|psum [12] $ (!\Master_0|psum[11]~46 )))) # (GND)
// \Master_0|psum[12]~48  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\Master_0|psum [12]) # (!\Master_0|psum[11]~46 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT12  & (\Master_0|psum [12] & !\Master_0|psum[11]~46 )))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\Master_0|psum [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[11]~46 ),
	.combout(\Master_0|psum[12]~47_combout ),
	.cout(\Master_0|psum[12]~48 ));
// synopsys translate_off
defparam \Master_0|psum[12]~47 .lut_mask = 16'h698E;
defparam \Master_0|psum[12]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y35_N3
dffeas \Master_0|psum[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[12]~47_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[12] .is_wysiwyg = "true";
defparam \Master_0|psum[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \Master_0|psum[13]~49 (
// Equation(s):
// \Master_0|psum[13]~49_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\Master_0|psum [13] & (\Master_0|psum[12]~48  & VCC)) # (!\Master_0|psum [13] & (!\Master_0|psum[12]~48 )))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT13  & 
// ((\Master_0|psum [13] & (!\Master_0|psum[12]~48 )) # (!\Master_0|psum [13] & ((\Master_0|psum[12]~48 ) # (GND)))))
// \Master_0|psum[13]~50  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\Master_0|psum [13] & !\Master_0|psum[12]~48 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\Master_0|psum[12]~48 ) # (!\Master_0|psum [13]))))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\Master_0|psum [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[12]~48 ),
	.combout(\Master_0|psum[13]~49_combout ),
	.cout(\Master_0|psum[13]~50 ));
// synopsys translate_off
defparam \Master_0|psum[13]~49 .lut_mask = 16'h9617;
defparam \Master_0|psum[13]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y35_N5
dffeas \Master_0|psum[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[13]~49_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[13] .is_wysiwyg = "true";
defparam \Master_0|psum[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \Master_0|psum[14]~51 (
// Equation(s):
// \Master_0|psum[14]~51_combout  = ((\Master_0|psum [14] $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT14  $ (!\Master_0|psum[13]~50 )))) # (GND)
// \Master_0|psum[14]~52  = CARRY((\Master_0|psum [14] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\Master_0|psum[13]~50 ))) # (!\Master_0|psum [14] & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT14  & !\Master_0|psum[13]~50 )))

	.dataa(\Master_0|psum [14]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[13]~50 ),
	.combout(\Master_0|psum[14]~51_combout ),
	.cout(\Master_0|psum[14]~52 ));
// synopsys translate_off
defparam \Master_0|psum[14]~51 .lut_mask = 16'h698E;
defparam \Master_0|psum[14]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y35_N7
dffeas \Master_0|psum[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[14]~51_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[14] .is_wysiwyg = "true";
defparam \Master_0|psum[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \Master_0|psum[15]~53 (
// Equation(s):
// \Master_0|psum[15]~53_combout  = (\Master_0|psum [15] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT15  & (\Master_0|psum[14]~52  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\Master_0|psum[14]~52 )))) # (!\Master_0|psum [15] & 
// ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\Master_0|psum[14]~52 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\Master_0|psum[14]~52 ) # (GND)))))
// \Master_0|psum[15]~54  = CARRY((\Master_0|psum [15] & (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT15  & !\Master_0|psum[14]~52 )) # (!\Master_0|psum [15] & ((!\Master_0|psum[14]~52 ) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\Master_0|psum [15]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[14]~52 ),
	.combout(\Master_0|psum[15]~53_combout ),
	.cout(\Master_0|psum[15]~54 ));
// synopsys translate_off
defparam \Master_0|psum[15]~53 .lut_mask = 16'h9617;
defparam \Master_0|psum[15]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \Master_0|psum[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[15]~53_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[15] .is_wysiwyg = "true";
defparam \Master_0|psum[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \Master_0|psum[16]~55 (
// Equation(s):
// \Master_0|psum[16]~55_combout  = ((\Master_0|psum [16] $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT16  $ (!\Master_0|psum[15]~54 )))) # (GND)
// \Master_0|psum[16]~56  = CARRY((\Master_0|psum [16] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT16 ) # (!\Master_0|psum[15]~54 ))) # (!\Master_0|psum [16] & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT16  & !\Master_0|psum[15]~54 )))

	.dataa(\Master_0|psum [16]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[15]~54 ),
	.combout(\Master_0|psum[16]~55_combout ),
	.cout(\Master_0|psum[16]~56 ));
// synopsys translate_off
defparam \Master_0|psum[16]~55 .lut_mask = 16'h698E;
defparam \Master_0|psum[16]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y35_N11
dffeas \Master_0|psum[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[16]~55_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[16] .is_wysiwyg = "true";
defparam \Master_0|psum[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \Master_0|psum[17]~57 (
// Equation(s):
// \Master_0|psum[17]~57_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\Master_0|psum [17] & (\Master_0|psum[16]~56  & VCC)) # (!\Master_0|psum [17] & (!\Master_0|psum[16]~56 )))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT17  & 
// ((\Master_0|psum [17] & (!\Master_0|psum[16]~56 )) # (!\Master_0|psum [17] & ((\Master_0|psum[16]~56 ) # (GND)))))
// \Master_0|psum[17]~58  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\Master_0|psum [17] & !\Master_0|psum[16]~56 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\Master_0|psum[16]~56 ) # (!\Master_0|psum [17]))))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\Master_0|psum [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[16]~56 ),
	.combout(\Master_0|psum[17]~57_combout ),
	.cout(\Master_0|psum[17]~58 ));
// synopsys translate_off
defparam \Master_0|psum[17]~57 .lut_mask = 16'h9617;
defparam \Master_0|psum[17]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y35_N13
dffeas \Master_0|psum[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[17]~57_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[17] .is_wysiwyg = "true";
defparam \Master_0|psum[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \Master_0|psum[18]~59 (
// Equation(s):
// \Master_0|psum[18]~59_combout  = ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\Master_0|psum [18] $ (!\Master_0|psum[17]~58 )))) # (GND)
// \Master_0|psum[18]~60  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\Master_0|psum [18]) # (!\Master_0|psum[17]~58 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT18  & (\Master_0|psum [18] & !\Master_0|psum[17]~58 )))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\Master_0|psum [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[17]~58 ),
	.combout(\Master_0|psum[18]~59_combout ),
	.cout(\Master_0|psum[18]~60 ));
// synopsys translate_off
defparam \Master_0|psum[18]~59 .lut_mask = 16'h698E;
defparam \Master_0|psum[18]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y35_N15
dffeas \Master_0|psum[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[18]~59_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[18] .is_wysiwyg = "true";
defparam \Master_0|psum[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \Master_0|psum[19]~61 (
// Equation(s):
// \Master_0|psum[19]~61_combout  = (\Master_0|psum [19] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT19  & (\Master_0|psum[18]~60  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\Master_0|psum[18]~60 )))) # (!\Master_0|psum [19] & 
// ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\Master_0|psum[18]~60 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\Master_0|psum[18]~60 ) # (GND)))))
// \Master_0|psum[19]~62  = CARRY((\Master_0|psum [19] & (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT19  & !\Master_0|psum[18]~60 )) # (!\Master_0|psum [19] & ((!\Master_0|psum[18]~60 ) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\Master_0|psum [19]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[18]~60 ),
	.combout(\Master_0|psum[19]~61_combout ),
	.cout(\Master_0|psum[19]~62 ));
// synopsys translate_off
defparam \Master_0|psum[19]~61 .lut_mask = 16'h9617;
defparam \Master_0|psum[19]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y35_N17
dffeas \Master_0|psum[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[19]~61_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[19] .is_wysiwyg = "true";
defparam \Master_0|psum[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \Master_0|psum[20]~63 (
// Equation(s):
// \Master_0|psum[20]~63_combout  = ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\Master_0|psum [20] $ (!\Master_0|psum[19]~62 )))) # (GND)
// \Master_0|psum[20]~64  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\Master_0|psum [20]) # (!\Master_0|psum[19]~62 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT20  & (\Master_0|psum [20] & !\Master_0|psum[19]~62 )))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\Master_0|psum [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|psum[19]~62 ),
	.combout(\Master_0|psum[20]~63_combout ),
	.cout(\Master_0|psum[20]~64 ));
// synopsys translate_off
defparam \Master_0|psum[20]~63 .lut_mask = 16'h698E;
defparam \Master_0|psum[20]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y35_N19
dffeas \Master_0|psum[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[20]~63_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[20] .is_wysiwyg = "true";
defparam \Master_0|psum[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \Master_0|psum[21]~65 (
// Equation(s):
// \Master_0|psum[21]~65_combout  = \Master_0|psum [21] $ (\Master_0|psum[20]~64  $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ))

	.dataa(gnd),
	.datab(\Master_0|psum [21]),
	.datac(gnd),
	.datad(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.cin(\Master_0|psum[20]~64 ),
	.combout(\Master_0|psum[21]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|psum[21]~65 .lut_mask = 16'hC33C;
defparam \Master_0|psum[21]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y35_N21
dffeas \Master_0|psum[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|psum[21]~65_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Master_0|psum[20]~32_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|psum [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|psum[21] .is_wysiwyg = "true";
defparam \Master_0|psum[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \Master_0|WDATA_M[0]~0 (
// Equation(s):
// \Master_0|WDATA_M[0]~0_combout  = (\Master_0|psum [4] & (\Master_0|L0_current_state.L0_WRITE~q  & !\Master_0|psum [21]))

	.dataa(\Master_0|psum [4]),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|psum [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[0]~0 .lut_mask = 16'h0808;
defparam \Master_0|WDATA_M[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \Master_0|WDATA_M[1]~1 (
// Equation(s):
// \Master_0|WDATA_M[1]~1_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & (!\Master_0|psum [21] & \Master_0|psum [5]))

	.dataa(gnd),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|psum [21]),
	.datad(\Master_0|psum [5]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[1]~1 .lut_mask = 16'h0C00;
defparam \Master_0|WDATA_M[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \Master_0|WDATA_M[2]~2 (
// Equation(s):
// \Master_0|WDATA_M[2]~2_combout  = (\Master_0|psum [6] & (\Master_0|L0_current_state.L0_WRITE~q  & !\Master_0|psum [21]))

	.dataa(\Master_0|psum [6]),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|psum [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[2]~2 .lut_mask = 16'h0808;
defparam \Master_0|WDATA_M[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \Master_0|WDATA_M[3]~3 (
// Equation(s):
// \Master_0|WDATA_M[3]~3_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & (!\Master_0|psum [21] & \Master_0|psum [7]))

	.dataa(gnd),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|psum [21]),
	.datad(\Master_0|psum [7]),
	.cin(gnd),
	.combout(\Master_0|WDATA_M[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WDATA_M[3]~3 .lut_mask = 16'h0C00;
defparam \Master_0|WDATA_M[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \Master_0|max~1 (
// Equation(s):
// \Master_0|max~1_combout  = (!\Master_0|op_control [1] & (!\Master_0|op_control [0] & (\Master_0|L0_current_state.L0_MUL_ADD~q  & !\Master_0|L0_current_state.L0_WRITE~q )))

	.dataa(\Master_0|op_control [1]),
	.datab(\Master_0|op_control [0]),
	.datac(\Master_0|L0_current_state.L0_MUL_ADD~q ),
	.datad(\Master_0|L0_current_state.L0_WRITE~q ),
	.cin(gnd),
	.combout(\Master_0|max~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max~1 .lut_mask = 16'h0010;
defparam \Master_0|max~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \Master_0|layer0_D[15]~11 (
// Equation(s):
// \Master_0|layer0_D[15]~11_combout  = (\Master_0|psum [19] & !\Master_0|psum [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|psum [19]),
	.datad(\Master_0|psum [21]),
	.cin(gnd),
	.combout(\Master_0|layer0_D[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[15]~11 .lut_mask = 16'h00F0;
defparam \Master_0|layer0_D[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \Master_0|max~13 (
// Equation(s):
// \Master_0|max~13_combout  = (\Master_0|psum [19] & (\Master_0|L0_current_state.L0_WRITE~q  & !\Master_0|psum [21]))

	.dataa(\Master_0|psum [19]),
	.datab(gnd),
	.datac(\Master_0|L0_current_state.L0_WRITE~q ),
	.datad(\Master_0|psum [21]),
	.cin(gnd),
	.combout(\Master_0|max~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max~13 .lut_mask = 16'h00A0;
defparam \Master_0|max~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N27
dffeas \Master_0|max[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|max~13_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|max~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max[15] .is_wysiwyg = "true";
defparam \Master_0|max[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \Master_0|max~12 (
// Equation(s):
// \Master_0|max~12_combout  = (\Master_0|psum [18] & (\Master_0|L0_current_state.L0_WRITE~q  & !\Master_0|psum [21]))

	.dataa(\Master_0|psum [18]),
	.datab(gnd),
	.datac(\Master_0|L0_current_state.L0_WRITE~q ),
	.datad(\Master_0|psum [21]),
	.cin(gnd),
	.combout(\Master_0|max~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max~12 .lut_mask = 16'h00A0;
defparam \Master_0|max~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N15
dffeas \Master_0|max[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|max~12_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|max~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max[14] .is_wysiwyg = "true";
defparam \Master_0|max[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \Master_0|layer0_D[14]~10 (
// Equation(s):
// \Master_0|layer0_D[14]~10_combout  = (!\Master_0|psum [21] & \Master_0|psum [18])

	.dataa(gnd),
	.datab(\Master_0|psum [21]),
	.datac(gnd),
	.datad(\Master_0|psum [18]),
	.cin(gnd),
	.combout(\Master_0|layer0_D[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[14]~10 .lut_mask = 16'h3300;
defparam \Master_0|layer0_D[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \Master_0|max~11 (
// Equation(s):
// \Master_0|max~11_combout  = (\Master_0|psum [17] & (\Master_0|L0_current_state.L0_WRITE~q  & !\Master_0|psum [21]))

	.dataa(\Master_0|psum [17]),
	.datab(gnd),
	.datac(\Master_0|L0_current_state.L0_WRITE~q ),
	.datad(\Master_0|psum [21]),
	.cin(gnd),
	.combout(\Master_0|max~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max~11 .lut_mask = 16'h00A0;
defparam \Master_0|max~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N25
dffeas \Master_0|max[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|max~11_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|max~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max[13] .is_wysiwyg = "true";
defparam \Master_0|max[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \Master_0|layer0_D[13]~9 (
// Equation(s):
// \Master_0|layer0_D[13]~9_combout  = (!\Master_0|psum [21] & \Master_0|psum [17])

	.dataa(gnd),
	.datab(\Master_0|psum [21]),
	.datac(gnd),
	.datad(\Master_0|psum [17]),
	.cin(gnd),
	.combout(\Master_0|layer0_D[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[13]~9 .lut_mask = 16'h3300;
defparam \Master_0|layer0_D[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \Master_0|max~10 (
// Equation(s):
// \Master_0|max~10_combout  = (\Master_0|psum [16] & (\Master_0|L0_current_state.L0_WRITE~q  & !\Master_0|psum [21]))

	.dataa(\Master_0|psum [16]),
	.datab(gnd),
	.datac(\Master_0|L0_current_state.L0_WRITE~q ),
	.datad(\Master_0|psum [21]),
	.cin(gnd),
	.combout(\Master_0|max~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max~10 .lut_mask = 16'h00A0;
defparam \Master_0|max~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N9
dffeas \Master_0|max[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|max~10_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|max~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max[12] .is_wysiwyg = "true";
defparam \Master_0|max[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \Master_0|layer0_D[12]~8 (
// Equation(s):
// \Master_0|layer0_D[12]~8_combout  = (!\Master_0|psum [21] & \Master_0|psum [16])

	.dataa(gnd),
	.datab(\Master_0|psum [21]),
	.datac(gnd),
	.datad(\Master_0|psum [16]),
	.cin(gnd),
	.combout(\Master_0|layer0_D[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[12]~8 .lut_mask = 16'h3300;
defparam \Master_0|layer0_D[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \Master_0|max~9 (
// Equation(s):
// \Master_0|max~9_combout  = (\Master_0|psum [15] & (\Master_0|L0_current_state.L0_WRITE~q  & !\Master_0|psum [21]))

	.dataa(\Master_0|psum [15]),
	.datab(gnd),
	.datac(\Master_0|L0_current_state.L0_WRITE~q ),
	.datad(\Master_0|psum [21]),
	.cin(gnd),
	.combout(\Master_0|max~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max~9 .lut_mask = 16'h00A0;
defparam \Master_0|max~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N17
dffeas \Master_0|max[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|max~9_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|max~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max[11] .is_wysiwyg = "true";
defparam \Master_0|max[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \Master_0|layer0_D[11]~7 (
// Equation(s):
// \Master_0|layer0_D[11]~7_combout  = (!\Master_0|psum [21] & \Master_0|psum [15])

	.dataa(gnd),
	.datab(\Master_0|psum [21]),
	.datac(gnd),
	.datad(\Master_0|psum [15]),
	.cin(gnd),
	.combout(\Master_0|layer0_D[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[11]~7 .lut_mask = 16'h3300;
defparam \Master_0|layer0_D[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \Master_0|max~8 (
// Equation(s):
// \Master_0|max~8_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & (!\Master_0|psum [21] & \Master_0|psum [14]))

	.dataa(gnd),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|psum [21]),
	.datad(\Master_0|psum [14]),
	.cin(gnd),
	.combout(\Master_0|max~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max~8 .lut_mask = 16'h0C00;
defparam \Master_0|max~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N21
dffeas \Master_0|max[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max[10] .is_wysiwyg = "true";
defparam \Master_0|max[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \Master_0|layer0_D[10]~6 (
// Equation(s):
// \Master_0|layer0_D[10]~6_combout  = (!\Master_0|psum [21] & \Master_0|psum [14])

	.dataa(gnd),
	.datab(\Master_0|psum [21]),
	.datac(gnd),
	.datad(\Master_0|psum [14]),
	.cin(gnd),
	.combout(\Master_0|layer0_D[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[10]~6 .lut_mask = 16'h3300;
defparam \Master_0|layer0_D[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \Master_0|layer0_D[9]~5 (
// Equation(s):
// \Master_0|layer0_D[9]~5_combout  = (\Master_0|psum [13] & !\Master_0|psum [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|psum [13]),
	.datad(\Master_0|psum [21]),
	.cin(gnd),
	.combout(\Master_0|layer0_D[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[9]~5 .lut_mask = 16'h00F0;
defparam \Master_0|layer0_D[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \Master_0|max~7 (
// Equation(s):
// \Master_0|max~7_combout  = (!\Master_0|psum [21] & (\Master_0|psum [13] & \Master_0|L0_current_state.L0_WRITE~q ))

	.dataa(gnd),
	.datab(\Master_0|psum [21]),
	.datac(\Master_0|psum [13]),
	.datad(\Master_0|L0_current_state.L0_WRITE~q ),
	.cin(gnd),
	.combout(\Master_0|max~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max~7 .lut_mask = 16'h3000;
defparam \Master_0|max~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N1
dffeas \Master_0|max[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max[9] .is_wysiwyg = "true";
defparam \Master_0|max[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \Master_0|max~6 (
// Equation(s):
// \Master_0|max~6_combout  = (\Master_0|psum [12] & (\Master_0|L0_current_state.L0_WRITE~q  & !\Master_0|psum [21]))

	.dataa(\Master_0|psum [12]),
	.datab(gnd),
	.datac(\Master_0|L0_current_state.L0_WRITE~q ),
	.datad(\Master_0|psum [21]),
	.cin(gnd),
	.combout(\Master_0|max~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max~6 .lut_mask = 16'h00A0;
defparam \Master_0|max~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N11
dffeas \Master_0|max[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|max~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|max~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max[8] .is_wysiwyg = "true";
defparam \Master_0|max[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \Master_0|layer0_D[8]~4 (
// Equation(s):
// \Master_0|layer0_D[8]~4_combout  = (!\Master_0|psum [21] & \Master_0|psum [12])

	.dataa(gnd),
	.datab(\Master_0|psum [21]),
	.datac(gnd),
	.datad(\Master_0|psum [12]),
	.cin(gnd),
	.combout(\Master_0|layer0_D[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[8]~4 .lut_mask = 16'h3300;
defparam \Master_0|layer0_D[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \Master_0|layer0_D[7]~3 (
// Equation(s):
// \Master_0|layer0_D[7]~3_combout  = (!\Master_0|psum [21] & \Master_0|psum [11])

	.dataa(gnd),
	.datab(\Master_0|psum [21]),
	.datac(gnd),
	.datad(\Master_0|psum [11]),
	.cin(gnd),
	.combout(\Master_0|layer0_D[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[7]~3 .lut_mask = 16'h3300;
defparam \Master_0|layer0_D[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \Master_0|max~5 (
// Equation(s):
// \Master_0|max~5_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & (!\Master_0|psum [21] & \Master_0|psum [11]))

	.dataa(gnd),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|psum [21]),
	.datad(\Master_0|psum [11]),
	.cin(gnd),
	.combout(\Master_0|max~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max~5 .lut_mask = 16'h0C00;
defparam \Master_0|max~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N15
dffeas \Master_0|max[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max[7] .is_wysiwyg = "true";
defparam \Master_0|max[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \Master_0|layer0_D[6]~2 (
// Equation(s):
// \Master_0|layer0_D[6]~2_combout  = (!\Master_0|psum [21] & \Master_0|psum [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|psum [21]),
	.datad(\Master_0|psum [10]),
	.cin(gnd),
	.combout(\Master_0|layer0_D[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[6]~2 .lut_mask = 16'h0F00;
defparam \Master_0|layer0_D[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \Master_0|max~4 (
// Equation(s):
// \Master_0|max~4_combout  = (\Master_0|psum [10] & (!\Master_0|psum [21] & \Master_0|L0_current_state.L0_WRITE~q ))

	.dataa(gnd),
	.datab(\Master_0|psum [10]),
	.datac(\Master_0|psum [21]),
	.datad(\Master_0|L0_current_state.L0_WRITE~q ),
	.cin(gnd),
	.combout(\Master_0|max~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max~4 .lut_mask = 16'h0C00;
defparam \Master_0|max~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N17
dffeas \Master_0|max[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max[6] .is_wysiwyg = "true";
defparam \Master_0|max[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \Master_0|layer0_D[5]~1 (
// Equation(s):
// \Master_0|layer0_D[5]~1_combout  = (\Master_0|psum [9] & !\Master_0|psum [21])

	.dataa(\Master_0|psum [9]),
	.datab(gnd),
	.datac(\Master_0|psum [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|layer0_D[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[5]~1 .lut_mask = 16'h0A0A;
defparam \Master_0|layer0_D[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \Master_0|max~3 (
// Equation(s):
// \Master_0|max~3_combout  = (\Master_0|psum [9] & (!\Master_0|psum [21] & \Master_0|L0_current_state.L0_WRITE~q ))

	.dataa(\Master_0|psum [9]),
	.datab(gnd),
	.datac(\Master_0|psum [21]),
	.datad(\Master_0|L0_current_state.L0_WRITE~q ),
	.cin(gnd),
	.combout(\Master_0|max~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max~3 .lut_mask = 16'h0A00;
defparam \Master_0|max~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N25
dffeas \Master_0|max[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max[5] .is_wysiwyg = "true";
defparam \Master_0|max[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \Master_0|layer0_D[4]~0 (
// Equation(s):
// \Master_0|layer0_D[4]~0_combout  = (\Master_0|psum [8] & !\Master_0|psum [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|psum [8]),
	.datad(\Master_0|psum [21]),
	.cin(gnd),
	.combout(\Master_0|layer0_D[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[4]~0 .lut_mask = 16'h00F0;
defparam \Master_0|layer0_D[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \Master_0|max~0 (
// Equation(s):
// \Master_0|max~0_combout  = (\Master_0|psum [8] & (\Master_0|L0_current_state.L0_WRITE~q  & !\Master_0|psum [21]))

	.dataa(\Master_0|psum [8]),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|psum [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|max~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max~0 .lut_mask = 16'h0808;
defparam \Master_0|max~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N9
dffeas \Master_0|max[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max[4] .is_wysiwyg = "true";
defparam \Master_0|max[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \Master_0|layer0_D[3]~12 (
// Equation(s):
// \Master_0|layer0_D[3]~12_combout  = (!\Master_0|psum [21] & \Master_0|psum [7])

	.dataa(\Master_0|psum [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|psum [7]),
	.cin(gnd),
	.combout(\Master_0|layer0_D[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[3]~12 .lut_mask = 16'h5500;
defparam \Master_0|layer0_D[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N13
dffeas \Master_0|max[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|WDATA_M[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max[2] .is_wysiwyg = "true";
defparam \Master_0|max[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \Master_0|layer0_D[2]~13 (
// Equation(s):
// \Master_0|layer0_D[2]~13_combout  = (\Master_0|psum [6] & !\Master_0|psum [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|psum [6]),
	.datad(\Master_0|psum [21]),
	.cin(gnd),
	.combout(\Master_0|layer0_D[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[2]~13 .lut_mask = 16'h00F0;
defparam \Master_0|layer0_D[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N19
dffeas \Master_0|max[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|WDATA_M[1]~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|max~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max[1] .is_wysiwyg = "true";
defparam \Master_0|max[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \Master_0|layer0_D[1]~14 (
// Equation(s):
// \Master_0|layer0_D[1]~14_combout  = (!\Master_0|psum [21] & \Master_0|psum [5])

	.dataa(\Master_0|psum [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|psum [5]),
	.cin(gnd),
	.combout(\Master_0|layer0_D[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[1]~14 .lut_mask = 16'h5500;
defparam \Master_0|layer0_D[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \Master_0|layer0_D[0]~15 (
// Equation(s):
// \Master_0|layer0_D[0]~15_combout  = (!\Master_0|psum [21] & \Master_0|psum [4])

	.dataa(\Master_0|psum [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|psum [4]),
	.cin(gnd),
	.combout(\Master_0|layer0_D[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|layer0_D[0]~15 .lut_mask = 16'h5500;
defparam \Master_0|layer0_D[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N29
dffeas \Master_0|max[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|WDATA_M[0]~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Master_0|max~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max[0] .is_wysiwyg = "true";
defparam \Master_0|max[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \Master_0|LessThan4~1 (
// Equation(s):
// \Master_0|LessThan4~1_cout  = CARRY((\Master_0|layer0_D[0]~15_combout  & !\Master_0|max [0]))

	.dataa(\Master_0|layer0_D[0]~15_combout ),
	.datab(\Master_0|max [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|LessThan4~1_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~1 .lut_mask = 16'h0022;
defparam \Master_0|LessThan4~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \Master_0|LessThan4~3 (
// Equation(s):
// \Master_0|LessThan4~3_cout  = CARRY((\Master_0|max [1] & ((!\Master_0|LessThan4~1_cout ) # (!\Master_0|layer0_D[1]~14_combout ))) # (!\Master_0|max [1] & (!\Master_0|layer0_D[1]~14_combout  & !\Master_0|LessThan4~1_cout )))

	.dataa(\Master_0|max [1]),
	.datab(\Master_0|layer0_D[1]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~1_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~3_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~3 .lut_mask = 16'h002B;
defparam \Master_0|LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \Master_0|LessThan4~5 (
// Equation(s):
// \Master_0|LessThan4~5_cout  = CARRY((\Master_0|max [2] & (\Master_0|layer0_D[2]~13_combout  & !\Master_0|LessThan4~3_cout )) # (!\Master_0|max [2] & ((\Master_0|layer0_D[2]~13_combout ) # (!\Master_0|LessThan4~3_cout ))))

	.dataa(\Master_0|max [2]),
	.datab(\Master_0|layer0_D[2]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~3_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~5_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~5 .lut_mask = 16'h004D;
defparam \Master_0|LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \Master_0|LessThan4~7 (
// Equation(s):
// \Master_0|LessThan4~7_cout  = CARRY((\Master_0|layer0_D[3]~12_combout  & (\Master_0|max [3] & !\Master_0|LessThan4~5_cout )) # (!\Master_0|layer0_D[3]~12_combout  & ((\Master_0|max [3]) # (!\Master_0|LessThan4~5_cout ))))

	.dataa(\Master_0|layer0_D[3]~12_combout ),
	.datab(\Master_0|max [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~5_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~7_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~7 .lut_mask = 16'h004D;
defparam \Master_0|LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \Master_0|LessThan4~9 (
// Equation(s):
// \Master_0|LessThan4~9_cout  = CARRY((\Master_0|layer0_D[4]~0_combout  & ((!\Master_0|LessThan4~7_cout ) # (!\Master_0|max [4]))) # (!\Master_0|layer0_D[4]~0_combout  & (!\Master_0|max [4] & !\Master_0|LessThan4~7_cout )))

	.dataa(\Master_0|layer0_D[4]~0_combout ),
	.datab(\Master_0|max [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~7_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~9_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~9 .lut_mask = 16'h002B;
defparam \Master_0|LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \Master_0|LessThan4~11 (
// Equation(s):
// \Master_0|LessThan4~11_cout  = CARRY((\Master_0|layer0_D[5]~1_combout  & (\Master_0|max [5] & !\Master_0|LessThan4~9_cout )) # (!\Master_0|layer0_D[5]~1_combout  & ((\Master_0|max [5]) # (!\Master_0|LessThan4~9_cout ))))

	.dataa(\Master_0|layer0_D[5]~1_combout ),
	.datab(\Master_0|max [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~9_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~11_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~11 .lut_mask = 16'h004D;
defparam \Master_0|LessThan4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \Master_0|LessThan4~13 (
// Equation(s):
// \Master_0|LessThan4~13_cout  = CARRY((\Master_0|layer0_D[6]~2_combout  & ((!\Master_0|LessThan4~11_cout ) # (!\Master_0|max [6]))) # (!\Master_0|layer0_D[6]~2_combout  & (!\Master_0|max [6] & !\Master_0|LessThan4~11_cout )))

	.dataa(\Master_0|layer0_D[6]~2_combout ),
	.datab(\Master_0|max [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~11_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~13_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~13 .lut_mask = 16'h002B;
defparam \Master_0|LessThan4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \Master_0|LessThan4~15 (
// Equation(s):
// \Master_0|LessThan4~15_cout  = CARRY((\Master_0|layer0_D[7]~3_combout  & (\Master_0|max [7] & !\Master_0|LessThan4~13_cout )) # (!\Master_0|layer0_D[7]~3_combout  & ((\Master_0|max [7]) # (!\Master_0|LessThan4~13_cout ))))

	.dataa(\Master_0|layer0_D[7]~3_combout ),
	.datab(\Master_0|max [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~13_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~15_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~15 .lut_mask = 16'h004D;
defparam \Master_0|LessThan4~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \Master_0|LessThan4~17 (
// Equation(s):
// \Master_0|LessThan4~17_cout  = CARRY((\Master_0|max [8] & (\Master_0|layer0_D[8]~4_combout  & !\Master_0|LessThan4~15_cout )) # (!\Master_0|max [8] & ((\Master_0|layer0_D[8]~4_combout ) # (!\Master_0|LessThan4~15_cout ))))

	.dataa(\Master_0|max [8]),
	.datab(\Master_0|layer0_D[8]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~15_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~17_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~17 .lut_mask = 16'h004D;
defparam \Master_0|LessThan4~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \Master_0|LessThan4~19 (
// Equation(s):
// \Master_0|LessThan4~19_cout  = CARRY((\Master_0|layer0_D[9]~5_combout  & (\Master_0|max [9] & !\Master_0|LessThan4~17_cout )) # (!\Master_0|layer0_D[9]~5_combout  & ((\Master_0|max [9]) # (!\Master_0|LessThan4~17_cout ))))

	.dataa(\Master_0|layer0_D[9]~5_combout ),
	.datab(\Master_0|max [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~17_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~19_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~19 .lut_mask = 16'h004D;
defparam \Master_0|LessThan4~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \Master_0|LessThan4~21 (
// Equation(s):
// \Master_0|LessThan4~21_cout  = CARRY((\Master_0|max [10] & (\Master_0|layer0_D[10]~6_combout  & !\Master_0|LessThan4~19_cout )) # (!\Master_0|max [10] & ((\Master_0|layer0_D[10]~6_combout ) # (!\Master_0|LessThan4~19_cout ))))

	.dataa(\Master_0|max [10]),
	.datab(\Master_0|layer0_D[10]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~19_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~21_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~21 .lut_mask = 16'h004D;
defparam \Master_0|LessThan4~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \Master_0|LessThan4~23 (
// Equation(s):
// \Master_0|LessThan4~23_cout  = CARRY((\Master_0|max [11] & ((!\Master_0|LessThan4~21_cout ) # (!\Master_0|layer0_D[11]~7_combout ))) # (!\Master_0|max [11] & (!\Master_0|layer0_D[11]~7_combout  & !\Master_0|LessThan4~21_cout )))

	.dataa(\Master_0|max [11]),
	.datab(\Master_0|layer0_D[11]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~21_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~23_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~23 .lut_mask = 16'h002B;
defparam \Master_0|LessThan4~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \Master_0|LessThan4~25 (
// Equation(s):
// \Master_0|LessThan4~25_cout  = CARRY((\Master_0|max [12] & (\Master_0|layer0_D[12]~8_combout  & !\Master_0|LessThan4~23_cout )) # (!\Master_0|max [12] & ((\Master_0|layer0_D[12]~8_combout ) # (!\Master_0|LessThan4~23_cout ))))

	.dataa(\Master_0|max [12]),
	.datab(\Master_0|layer0_D[12]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~23_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~25_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~25 .lut_mask = 16'h004D;
defparam \Master_0|LessThan4~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \Master_0|LessThan4~27 (
// Equation(s):
// \Master_0|LessThan4~27_cout  = CARRY((\Master_0|max [13] & ((!\Master_0|LessThan4~25_cout ) # (!\Master_0|layer0_D[13]~9_combout ))) # (!\Master_0|max [13] & (!\Master_0|layer0_D[13]~9_combout  & !\Master_0|LessThan4~25_cout )))

	.dataa(\Master_0|max [13]),
	.datab(\Master_0|layer0_D[13]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~25_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~27_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~27 .lut_mask = 16'h002B;
defparam \Master_0|LessThan4~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \Master_0|LessThan4~29 (
// Equation(s):
// \Master_0|LessThan4~29_cout  = CARRY((\Master_0|max [14] & (\Master_0|layer0_D[14]~10_combout  & !\Master_0|LessThan4~27_cout )) # (!\Master_0|max [14] & ((\Master_0|layer0_D[14]~10_combout ) # (!\Master_0|LessThan4~27_cout ))))

	.dataa(\Master_0|max [14]),
	.datab(\Master_0|layer0_D[14]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~27_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~29_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~29 .lut_mask = 16'h004D;
defparam \Master_0|LessThan4~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \Master_0|LessThan4~30 (
// Equation(s):
// \Master_0|LessThan4~30_combout  = (\Master_0|layer0_D[15]~11_combout  & ((\Master_0|LessThan4~29_cout ) # (!\Master_0|max [15]))) # (!\Master_0|layer0_D[15]~11_combout  & (\Master_0|LessThan4~29_cout  & !\Master_0|max [15]))

	.dataa(gnd),
	.datab(\Master_0|layer0_D[15]~11_combout ),
	.datac(gnd),
	.datad(\Master_0|max [15]),
	.cin(\Master_0|LessThan4~29_cout ),
	.combout(\Master_0|LessThan4~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|LessThan4~30 .lut_mask = 16'hC0FC;
defparam \Master_0|LessThan4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \Master_0|max~2 (
// Equation(s):
// \Master_0|max~2_combout  = (\Master_0|max~1_combout ) # ((\Master_0|L0_current_state.L0_WRITE~q  & \Master_0|LessThan4~30_combout ))

	.dataa(gnd),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|max~1_combout ),
	.datad(\Master_0|LessThan4~30_combout ),
	.cin(gnd),
	.combout(\Master_0|max~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max~2 .lut_mask = 16'hFCF0;
defparam \Master_0|max~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N23
dffeas \Master_0|max[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|WDATA_M[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max[3] .is_wysiwyg = "true";
defparam \Master_0|max[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \Master_0|WideOr9~0 (
// Equation(s):
// \Master_0|WideOr9~0_combout  = (\Master_0|max [3]) # ((\Master_0|max [1]) # ((\Master_0|max [0]) # (\Master_0|max [2])))

	.dataa(\Master_0|max [3]),
	.datab(\Master_0|max [1]),
	.datac(\Master_0|max [0]),
	.datad(\Master_0|max [2]),
	.cin(gnd),
	.combout(\Master_0|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideOr9~0 .lut_mask = 16'hFFFE;
defparam \Master_0|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \Master_0|max_plus_one[4]~0 (
// Equation(s):
// \Master_0|max_plus_one[4]~0_combout  = (\Master_0|WideOr9~0_combout  & (\Master_0|max [4] $ (VCC))) # (!\Master_0|WideOr9~0_combout  & (\Master_0|max [4] & VCC))
// \Master_0|max_plus_one[4]~1  = CARRY((\Master_0|WideOr9~0_combout  & \Master_0|max [4]))

	.dataa(\Master_0|WideOr9~0_combout ),
	.datab(\Master_0|max [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|max_plus_one[4]~0_combout ),
	.cout(\Master_0|max_plus_one[4]~1 ));
// synopsys translate_off
defparam \Master_0|max_plus_one[4]~0 .lut_mask = 16'h6688;
defparam \Master_0|max_plus_one[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \Master_0|Add10~24 (
// Equation(s):
// \Master_0|Add10~24_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & (\Master_0|psum [8] & (!\Master_0|psum [21]))) # (!\Master_0|L0_current_state.L0_WRITE~q  & (((\Master_0|max_plus_one[4]~0_combout ))))

	.dataa(\Master_0|psum [8]),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|psum [21]),
	.datad(\Master_0|max_plus_one[4]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Add10~24_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add10~24 .lut_mask = 16'h3B08;
defparam \Master_0|Add10~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \Master_0|max_plus_one[5]~2 (
// Equation(s):
// \Master_0|max_plus_one[5]~2_combout  = (\Master_0|max [5] & (!\Master_0|max_plus_one[4]~1 )) # (!\Master_0|max [5] & ((\Master_0|max_plus_one[4]~1 ) # (GND)))
// \Master_0|max_plus_one[5]~3  = CARRY((!\Master_0|max_plus_one[4]~1 ) # (!\Master_0|max [5]))

	.dataa(gnd),
	.datab(\Master_0|max [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_plus_one[4]~1 ),
	.combout(\Master_0|max_plus_one[5]~2_combout ),
	.cout(\Master_0|max_plus_one[5]~3 ));
// synopsys translate_off
defparam \Master_0|max_plus_one[5]~2 .lut_mask = 16'h3C3F;
defparam \Master_0|max_plus_one[5]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \Master_0|Add10~25 (
// Equation(s):
// \Master_0|Add10~25_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & (((\Master_0|psum [9] & !\Master_0|psum [21])))) # (!\Master_0|L0_current_state.L0_WRITE~q  & (\Master_0|max_plus_one[5]~2_combout ))

	.dataa(\Master_0|max_plus_one[5]~2_combout ),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|psum [9]),
	.datad(\Master_0|psum [21]),
	.cin(gnd),
	.combout(\Master_0|Add10~25_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add10~25 .lut_mask = 16'h22E2;
defparam \Master_0|Add10~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \Master_0|max_plus_one[6]~4 (
// Equation(s):
// \Master_0|max_plus_one[6]~4_combout  = (\Master_0|max [6] & (\Master_0|max_plus_one[5]~3  $ (GND))) # (!\Master_0|max [6] & (!\Master_0|max_plus_one[5]~3  & VCC))
// \Master_0|max_plus_one[6]~5  = CARRY((\Master_0|max [6] & !\Master_0|max_plus_one[5]~3 ))

	.dataa(gnd),
	.datab(\Master_0|max [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_plus_one[5]~3 ),
	.combout(\Master_0|max_plus_one[6]~4_combout ),
	.cout(\Master_0|max_plus_one[6]~5 ));
// synopsys translate_off
defparam \Master_0|max_plus_one[6]~4 .lut_mask = 16'hC30C;
defparam \Master_0|max_plus_one[6]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \Master_0|Add10~26 (
// Equation(s):
// \Master_0|Add10~26_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & (\Master_0|psum [10] & (!\Master_0|psum [21]))) # (!\Master_0|L0_current_state.L0_WRITE~q  & (((\Master_0|max_plus_one[6]~4_combout ))))

	.dataa(\Master_0|psum [10]),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|psum [21]),
	.datad(\Master_0|max_plus_one[6]~4_combout ),
	.cin(gnd),
	.combout(\Master_0|Add10~26_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add10~26 .lut_mask = 16'h3B08;
defparam \Master_0|Add10~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \Master_0|max_plus_one[7]~6 (
// Equation(s):
// \Master_0|max_plus_one[7]~6_combout  = (\Master_0|max [7] & (!\Master_0|max_plus_one[6]~5 )) # (!\Master_0|max [7] & ((\Master_0|max_plus_one[6]~5 ) # (GND)))
// \Master_0|max_plus_one[7]~7  = CARRY((!\Master_0|max_plus_one[6]~5 ) # (!\Master_0|max [7]))

	.dataa(\Master_0|max [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_plus_one[6]~5 ),
	.combout(\Master_0|max_plus_one[7]~6_combout ),
	.cout(\Master_0|max_plus_one[7]~7 ));
// synopsys translate_off
defparam \Master_0|max_plus_one[7]~6 .lut_mask = 16'h5A5F;
defparam \Master_0|max_plus_one[7]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \Master_0|Add10~27 (
// Equation(s):
// \Master_0|Add10~27_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & (\Master_0|psum [11] & ((!\Master_0|psum [21])))) # (!\Master_0|L0_current_state.L0_WRITE~q  & (((\Master_0|max_plus_one[7]~6_combout ))))

	.dataa(\Master_0|psum [11]),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|max_plus_one[7]~6_combout ),
	.datad(\Master_0|psum [21]),
	.cin(gnd),
	.combout(\Master_0|Add10~27_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add10~27 .lut_mask = 16'h30B8;
defparam \Master_0|Add10~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \Master_0|max_plus_one[8]~8 (
// Equation(s):
// \Master_0|max_plus_one[8]~8_combout  = (\Master_0|max [8] & (\Master_0|max_plus_one[7]~7  $ (GND))) # (!\Master_0|max [8] & (!\Master_0|max_plus_one[7]~7  & VCC))
// \Master_0|max_plus_one[8]~9  = CARRY((\Master_0|max [8] & !\Master_0|max_plus_one[7]~7 ))

	.dataa(\Master_0|max [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_plus_one[7]~7 ),
	.combout(\Master_0|max_plus_one[8]~8_combout ),
	.cout(\Master_0|max_plus_one[8]~9 ));
// synopsys translate_off
defparam \Master_0|max_plus_one[8]~8 .lut_mask = 16'hA50A;
defparam \Master_0|max_plus_one[8]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \Master_0|Add10~28 (
// Equation(s):
// \Master_0|Add10~28_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & (\Master_0|psum [12] & (!\Master_0|psum [21]))) # (!\Master_0|L0_current_state.L0_WRITE~q  & (((\Master_0|max_plus_one[8]~8_combout ))))

	.dataa(\Master_0|psum [12]),
	.datab(\Master_0|psum [21]),
	.datac(\Master_0|L0_current_state.L0_WRITE~q ),
	.datad(\Master_0|max_plus_one[8]~8_combout ),
	.cin(gnd),
	.combout(\Master_0|Add10~28_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add10~28 .lut_mask = 16'h2F20;
defparam \Master_0|Add10~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \Master_0|max_plus_one[9]~10 (
// Equation(s):
// \Master_0|max_plus_one[9]~10_combout  = (\Master_0|max [9] & (!\Master_0|max_plus_one[8]~9 )) # (!\Master_0|max [9] & ((\Master_0|max_plus_one[8]~9 ) # (GND)))
// \Master_0|max_plus_one[9]~11  = CARRY((!\Master_0|max_plus_one[8]~9 ) # (!\Master_0|max [9]))

	.dataa(gnd),
	.datab(\Master_0|max [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_plus_one[8]~9 ),
	.combout(\Master_0|max_plus_one[9]~10_combout ),
	.cout(\Master_0|max_plus_one[9]~11 ));
// synopsys translate_off
defparam \Master_0|max_plus_one[9]~10 .lut_mask = 16'h3C3F;
defparam \Master_0|max_plus_one[9]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \Master_0|Add10~29 (
// Equation(s):
// \Master_0|Add10~29_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & (((\Master_0|psum [13] & !\Master_0|psum [21])))) # (!\Master_0|L0_current_state.L0_WRITE~q  & (\Master_0|max_plus_one[9]~10_combout ))

	.dataa(\Master_0|max_plus_one[9]~10_combout ),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|psum [13]),
	.datad(\Master_0|psum [21]),
	.cin(gnd),
	.combout(\Master_0|Add10~29_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add10~29 .lut_mask = 16'h22E2;
defparam \Master_0|Add10~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \Master_0|max_plus_one[10]~12 (
// Equation(s):
// \Master_0|max_plus_one[10]~12_combout  = (\Master_0|max [10] & (\Master_0|max_plus_one[9]~11  $ (GND))) # (!\Master_0|max [10] & (!\Master_0|max_plus_one[9]~11  & VCC))
// \Master_0|max_plus_one[10]~13  = CARRY((\Master_0|max [10] & !\Master_0|max_plus_one[9]~11 ))

	.dataa(\Master_0|max [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_plus_one[9]~11 ),
	.combout(\Master_0|max_plus_one[10]~12_combout ),
	.cout(\Master_0|max_plus_one[10]~13 ));
// synopsys translate_off
defparam \Master_0|max_plus_one[10]~12 .lut_mask = 16'hA50A;
defparam \Master_0|max_plus_one[10]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \Master_0|Add10~30 (
// Equation(s):
// \Master_0|Add10~30_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & (!\Master_0|psum [21] & (\Master_0|psum [14]))) # (!\Master_0|L0_current_state.L0_WRITE~q  & (((\Master_0|max_plus_one[10]~12_combout ))))

	.dataa(\Master_0|psum [21]),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|psum [14]),
	.datad(\Master_0|max_plus_one[10]~12_combout ),
	.cin(gnd),
	.combout(\Master_0|Add10~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add10~30 .lut_mask = 16'h7340;
defparam \Master_0|Add10~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \Master_0|max_plus_one[11]~14 (
// Equation(s):
// \Master_0|max_plus_one[11]~14_combout  = (\Master_0|max [11] & (!\Master_0|max_plus_one[10]~13 )) # (!\Master_0|max [11] & ((\Master_0|max_plus_one[10]~13 ) # (GND)))
// \Master_0|max_plus_one[11]~15  = CARRY((!\Master_0|max_plus_one[10]~13 ) # (!\Master_0|max [11]))

	.dataa(gnd),
	.datab(\Master_0|max [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_plus_one[10]~13 ),
	.combout(\Master_0|max_plus_one[11]~14_combout ),
	.cout(\Master_0|max_plus_one[11]~15 ));
// synopsys translate_off
defparam \Master_0|max_plus_one[11]~14 .lut_mask = 16'h3C3F;
defparam \Master_0|max_plus_one[11]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \Master_0|Add10~31 (
// Equation(s):
// \Master_0|Add10~31_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & (\Master_0|psum [15] & (!\Master_0|psum [21]))) # (!\Master_0|L0_current_state.L0_WRITE~q  & (((\Master_0|max_plus_one[11]~14_combout ))))

	.dataa(\Master_0|psum [15]),
	.datab(\Master_0|psum [21]),
	.datac(\Master_0|L0_current_state.L0_WRITE~q ),
	.datad(\Master_0|max_plus_one[11]~14_combout ),
	.cin(gnd),
	.combout(\Master_0|Add10~31_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add10~31 .lut_mask = 16'h2F20;
defparam \Master_0|Add10~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \Master_0|max_plus_one[12]~16 (
// Equation(s):
// \Master_0|max_plus_one[12]~16_combout  = (\Master_0|max [12] & (\Master_0|max_plus_one[11]~15  $ (GND))) # (!\Master_0|max [12] & (!\Master_0|max_plus_one[11]~15  & VCC))
// \Master_0|max_plus_one[12]~17  = CARRY((\Master_0|max [12] & !\Master_0|max_plus_one[11]~15 ))

	.dataa(gnd),
	.datab(\Master_0|max [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_plus_one[11]~15 ),
	.combout(\Master_0|max_plus_one[12]~16_combout ),
	.cout(\Master_0|max_plus_one[12]~17 ));
// synopsys translate_off
defparam \Master_0|max_plus_one[12]~16 .lut_mask = 16'hC30C;
defparam \Master_0|max_plus_one[12]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \Master_0|Add10~32 (
// Equation(s):
// \Master_0|Add10~32_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & (\Master_0|psum [16] & (!\Master_0|psum [21]))) # (!\Master_0|L0_current_state.L0_WRITE~q  & (((\Master_0|max_plus_one[12]~16_combout ))))

	.dataa(\Master_0|psum [16]),
	.datab(\Master_0|psum [21]),
	.datac(\Master_0|L0_current_state.L0_WRITE~q ),
	.datad(\Master_0|max_plus_one[12]~16_combout ),
	.cin(gnd),
	.combout(\Master_0|Add10~32_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add10~32 .lut_mask = 16'h2F20;
defparam \Master_0|Add10~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \Master_0|max_plus_one[13]~18 (
// Equation(s):
// \Master_0|max_plus_one[13]~18_combout  = (\Master_0|max [13] & (!\Master_0|max_plus_one[12]~17 )) # (!\Master_0|max [13] & ((\Master_0|max_plus_one[12]~17 ) # (GND)))
// \Master_0|max_plus_one[13]~19  = CARRY((!\Master_0|max_plus_one[12]~17 ) # (!\Master_0|max [13]))

	.dataa(gnd),
	.datab(\Master_0|max [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_plus_one[12]~17 ),
	.combout(\Master_0|max_plus_one[13]~18_combout ),
	.cout(\Master_0|max_plus_one[13]~19 ));
// synopsys translate_off
defparam \Master_0|max_plus_one[13]~18 .lut_mask = 16'h3C3F;
defparam \Master_0|max_plus_one[13]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \Master_0|Add10~33 (
// Equation(s):
// \Master_0|Add10~33_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & (\Master_0|psum [17] & (!\Master_0|psum [21]))) # (!\Master_0|L0_current_state.L0_WRITE~q  & (((\Master_0|max_plus_one[13]~18_combout ))))

	.dataa(\Master_0|psum [17]),
	.datab(\Master_0|psum [21]),
	.datac(\Master_0|L0_current_state.L0_WRITE~q ),
	.datad(\Master_0|max_plus_one[13]~18_combout ),
	.cin(gnd),
	.combout(\Master_0|Add10~33_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add10~33 .lut_mask = 16'h2F20;
defparam \Master_0|Add10~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \Master_0|max_plus_one[14]~20 (
// Equation(s):
// \Master_0|max_plus_one[14]~20_combout  = (\Master_0|max [14] & (\Master_0|max_plus_one[13]~19  $ (GND))) # (!\Master_0|max [14] & (!\Master_0|max_plus_one[13]~19  & VCC))
// \Master_0|max_plus_one[14]~21  = CARRY((\Master_0|max [14] & !\Master_0|max_plus_one[13]~19 ))

	.dataa(gnd),
	.datab(\Master_0|max [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_plus_one[13]~19 ),
	.combout(\Master_0|max_plus_one[14]~20_combout ),
	.cout(\Master_0|max_plus_one[14]~21 ));
// synopsys translate_off
defparam \Master_0|max_plus_one[14]~20 .lut_mask = 16'hC30C;
defparam \Master_0|max_plus_one[14]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \Master_0|Add10~34 (
// Equation(s):
// \Master_0|Add10~34_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & (\Master_0|psum [18] & (!\Master_0|psum [21]))) # (!\Master_0|L0_current_state.L0_WRITE~q  & (((\Master_0|max_plus_one[14]~20_combout ))))

	.dataa(\Master_0|psum [18]),
	.datab(\Master_0|psum [21]),
	.datac(\Master_0|L0_current_state.L0_WRITE~q ),
	.datad(\Master_0|max_plus_one[14]~20_combout ),
	.cin(gnd),
	.combout(\Master_0|Add10~34_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add10~34 .lut_mask = 16'h2F20;
defparam \Master_0|Add10~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \Master_0|max_plus_one[15]~22 (
// Equation(s):
// \Master_0|max_plus_one[15]~22_combout  = \Master_0|max [15] $ (\Master_0|max_plus_one[14]~21 )

	.dataa(\Master_0|max [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|max_plus_one[14]~21 ),
	.combout(\Master_0|max_plus_one[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max_plus_one[15]~22 .lut_mask = 16'h5A5A;
defparam \Master_0|max_plus_one[15]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \Master_0|Add10~35 (
// Equation(s):
// \Master_0|Add10~35_combout  = (\Master_0|L0_current_state.L0_WRITE~q  & (\Master_0|psum [19] & ((!\Master_0|psum [21])))) # (!\Master_0|L0_current_state.L0_WRITE~q  & (((\Master_0|max_plus_one[15]~22_combout ))))

	.dataa(\Master_0|psum [19]),
	.datab(\Master_0|L0_current_state.L0_WRITE~q ),
	.datac(\Master_0|max_plus_one[15]~22_combout ),
	.datad(\Master_0|psum [21]),
	.cin(gnd),
	.combout(\Master_0|Add10~35_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add10~35 .lut_mask = 16'h30B8;
defparam \Master_0|Add10~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N22
cycloneive_io_ibuf \SRAM_Q_L0[0]~input (
	.i(SRAM_Q_L0[0]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[0]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[0]~input .bus_hold = "false";
defparam \SRAM_Q_L0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \SRAM_Q_L0[1]~input (
	.i(SRAM_Q_L0[1]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[1]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[1]~input .bus_hold = "false";
defparam \SRAM_Q_L0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N8
cycloneive_io_ibuf \SRAM_Q_L0[2]~input (
	.i(SRAM_Q_L0[2]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[2]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[2]~input .bus_hold = "false";
defparam \SRAM_Q_L0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[3]~input (
	.i(SRAM_Q_L0[3]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[3]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[3]~input .bus_hold = "false";
defparam \SRAM_Q_L0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y21_N15
cycloneive_io_ibuf \SRAM_Q_L0[4]~input (
	.i(SRAM_Q_L0[4]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[4]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[4]~input .bus_hold = "false";
defparam \SRAM_Q_L0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \SRAM_Q_L0[5]~input (
	.i(SRAM_Q_L0[5]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[5]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[5]~input .bus_hold = "false";
defparam \SRAM_Q_L0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L0[6]~input (
	.i(SRAM_Q_L0[6]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[6]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[6]~input .bus_hold = "false";
defparam \SRAM_Q_L0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L0[7]~input (
	.i(SRAM_Q_L0[7]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[7]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[7]~input .bus_hold = "false";
defparam \SRAM_Q_L0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N22
cycloneive_io_ibuf \SRAM_Q_L0[8]~input (
	.i(SRAM_Q_L0[8]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[8]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[8]~input .bus_hold = "false";
defparam \SRAM_Q_L0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L0[9]~input (
	.i(SRAM_Q_L0[9]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[9]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[9]~input .bus_hold = "false";
defparam \SRAM_Q_L0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \SRAM_Q_L0[10]~input (
	.i(SRAM_Q_L0[10]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[10]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[10]~input .bus_hold = "false";
defparam \SRAM_Q_L0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \SRAM_Q_L0[11]~input (
	.i(SRAM_Q_L0[11]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[11]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[11]~input .bus_hold = "false";
defparam \SRAM_Q_L0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y16_N8
cycloneive_io_ibuf \SRAM_Q_L0[12]~input (
	.i(SRAM_Q_L0[12]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[12]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[12]~input .bus_hold = "false";
defparam \SRAM_Q_L0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L0[13]~input (
	.i(SRAM_Q_L0[13]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[13]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[13]~input .bus_hold = "false";
defparam \SRAM_Q_L0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y19_N15
cycloneive_io_ibuf \SRAM_Q_L0[14]~input (
	.i(SRAM_Q_L0[14]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[14]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[14]~input .bus_hold = "false";
defparam \SRAM_Q_L0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[15]~input (
	.i(SRAM_Q_L0[15]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[15]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[15]~input .bus_hold = "false";
defparam \SRAM_Q_L0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L1[0]~input (
	.i(SRAM_Q_L1[0]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[0]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[0]~input .bus_hold = "false";
defparam \SRAM_Q_L1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L1[1]~input (
	.i(SRAM_Q_L1[1]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[1]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[1]~input .bus_hold = "false";
defparam \SRAM_Q_L1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L1[2]~input (
	.i(SRAM_Q_L1[2]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[2]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[2]~input .bus_hold = "false";
defparam \SRAM_Q_L1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N22
cycloneive_io_ibuf \SRAM_Q_L1[3]~input (
	.i(SRAM_Q_L1[3]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[3]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[3]~input .bus_hold = "false";
defparam \SRAM_Q_L1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L1[4]~input (
	.i(SRAM_Q_L1[4]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[4]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[4]~input .bus_hold = "false";
defparam \SRAM_Q_L1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L1[5]~input (
	.i(SRAM_Q_L1[5]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[5]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[5]~input .bus_hold = "false";
defparam \SRAM_Q_L1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cycloneive_io_ibuf \SRAM_Q_L1[6]~input (
	.i(SRAM_Q_L1[6]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[6]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[6]~input .bus_hold = "false";
defparam \SRAM_Q_L1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y53_N15
cycloneive_io_ibuf \SRAM_Q_L1[7]~input (
	.i(SRAM_Q_L1[7]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[7]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[7]~input .bus_hold = "false";
defparam \SRAM_Q_L1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y53_N15
cycloneive_io_ibuf \SRAM_Q_L1[8]~input (
	.i(SRAM_Q_L1[8]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[8]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[8]~input .bus_hold = "false";
defparam \SRAM_Q_L1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y37_N1
cycloneive_io_ibuf \SRAM_Q_L1[9]~input (
	.i(SRAM_Q_L1[9]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[9]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[9]~input .bus_hold = "false";
defparam \SRAM_Q_L1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L1[10]~input (
	.i(SRAM_Q_L1[10]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[10]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[10]~input .bus_hold = "false";
defparam \SRAM_Q_L1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L1[11]~input (
	.i(SRAM_Q_L1[11]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[11]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[11]~input .bus_hold = "false";
defparam \SRAM_Q_L1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N22
cycloneive_io_ibuf \SRAM_Q_L1[12]~input (
	.i(SRAM_Q_L1[12]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[12]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[12]~input .bus_hold = "false";
defparam \SRAM_Q_L1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \SRAM_Q_L1[13]~input (
	.i(SRAM_Q_L1[13]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[13]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[13]~input .bus_hold = "false";
defparam \SRAM_Q_L1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N1
cycloneive_io_ibuf \SRAM_Q_L1[14]~input (
	.i(SRAM_Q_L1[14]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[14]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[14]~input .bus_hold = "false";
defparam \SRAM_Q_L1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \SRAM_Q_L1[15]~input (
	.i(SRAM_Q_L1[15]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[15]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[15]~input .bus_hold = "false";
defparam \SRAM_Q_L1[15]~input .simulate_z_as = "z";
// synopsys translate_on

assign done = \done~output_o ;

assign SRAM_A_L0[0] = \SRAM_A_L0[0]~output_o ;

assign SRAM_A_L0[1] = \SRAM_A_L0[1]~output_o ;

assign SRAM_A_L0[2] = \SRAM_A_L0[2]~output_o ;

assign SRAM_A_L0[3] = \SRAM_A_L0[3]~output_o ;

assign SRAM_A_L0[4] = \SRAM_A_L0[4]~output_o ;

assign SRAM_A_L0[5] = \SRAM_A_L0[5]~output_o ;

assign SRAM_A_L0[6] = \SRAM_A_L0[6]~output_o ;

assign SRAM_A_L0[7] = \SRAM_A_L0[7]~output_o ;

assign SRAM_A_L0[8] = \SRAM_A_L0[8]~output_o ;

assign SRAM_A_L0[9] = \SRAM_A_L0[9]~output_o ;

assign SRAM_A_L0[10] = \SRAM_A_L0[10]~output_o ;

assign SRAM_A_L0[11] = \SRAM_A_L0[11]~output_o ;

assign SRAM_D_L0[0] = \SRAM_D_L0[0]~output_o ;

assign SRAM_D_L0[1] = \SRAM_D_L0[1]~output_o ;

assign SRAM_D_L0[2] = \SRAM_D_L0[2]~output_o ;

assign SRAM_D_L0[3] = \SRAM_D_L0[3]~output_o ;

assign SRAM_D_L0[4] = \SRAM_D_L0[4]~output_o ;

assign SRAM_D_L0[5] = \SRAM_D_L0[5]~output_o ;

assign SRAM_D_L0[6] = \SRAM_D_L0[6]~output_o ;

assign SRAM_D_L0[7] = \SRAM_D_L0[7]~output_o ;

assign SRAM_D_L0[8] = \SRAM_D_L0[8]~output_o ;

assign SRAM_D_L0[9] = \SRAM_D_L0[9]~output_o ;

assign SRAM_D_L0[10] = \SRAM_D_L0[10]~output_o ;

assign SRAM_D_L0[11] = \SRAM_D_L0[11]~output_o ;

assign SRAM_D_L0[12] = \SRAM_D_L0[12]~output_o ;

assign SRAM_D_L0[13] = \SRAM_D_L0[13]~output_o ;

assign SRAM_D_L0[14] = \SRAM_D_L0[14]~output_o ;

assign SRAM_D_L0[15] = \SRAM_D_L0[15]~output_o ;

assign SRAM_ceb_L0 = \SRAM_ceb_L0~output_o ;

assign SRAM_web_L0 = \SRAM_web_L0~output_o ;

assign SRAM_A_L1[0] = \SRAM_A_L1[0]~output_o ;

assign SRAM_A_L1[1] = \SRAM_A_L1[1]~output_o ;

assign SRAM_A_L1[2] = \SRAM_A_L1[2]~output_o ;

assign SRAM_A_L1[3] = \SRAM_A_L1[3]~output_o ;

assign SRAM_A_L1[4] = \SRAM_A_L1[4]~output_o ;

assign SRAM_A_L1[5] = \SRAM_A_L1[5]~output_o ;

assign SRAM_A_L1[6] = \SRAM_A_L1[6]~output_o ;

assign SRAM_A_L1[7] = \SRAM_A_L1[7]~output_o ;

assign SRAM_A_L1[8] = \SRAM_A_L1[8]~output_o ;

assign SRAM_A_L1[9] = \SRAM_A_L1[9]~output_o ;

assign SRAM_A_L1[10] = \SRAM_A_L1[10]~output_o ;

assign SRAM_A_L1[11] = \SRAM_A_L1[11]~output_o ;

assign SRAM_D_L1[0] = \SRAM_D_L1[0]~output_o ;

assign SRAM_D_L1[1] = \SRAM_D_L1[1]~output_o ;

assign SRAM_D_L1[2] = \SRAM_D_L1[2]~output_o ;

assign SRAM_D_L1[3] = \SRAM_D_L1[3]~output_o ;

assign SRAM_D_L1[4] = \SRAM_D_L1[4]~output_o ;

assign SRAM_D_L1[5] = \SRAM_D_L1[5]~output_o ;

assign SRAM_D_L1[6] = \SRAM_D_L1[6]~output_o ;

assign SRAM_D_L1[7] = \SRAM_D_L1[7]~output_o ;

assign SRAM_D_L1[8] = \SRAM_D_L1[8]~output_o ;

assign SRAM_D_L1[9] = \SRAM_D_L1[9]~output_o ;

assign SRAM_D_L1[10] = \SRAM_D_L1[10]~output_o ;

assign SRAM_D_L1[11] = \SRAM_D_L1[11]~output_o ;

assign SRAM_D_L1[12] = \SRAM_D_L1[12]~output_o ;

assign SRAM_D_L1[13] = \SRAM_D_L1[13]~output_o ;

assign SRAM_D_L1[14] = \SRAM_D_L1[14]~output_o ;

assign SRAM_D_L1[15] = \SRAM_D_L1[15]~output_o ;

assign SRAM_ceb_L1 = \SRAM_ceb_L1~output_o ;

assign SRAM_web_L1 = \SRAM_web_L1~output_o ;

assign ROM_A_IMG[0] = \ROM_A_IMG[0]~output_o ;

assign ROM_A_IMG[1] = \ROM_A_IMG[1]~output_o ;

assign ROM_A_IMG[2] = \ROM_A_IMG[2]~output_o ;

assign ROM_A_IMG[3] = \ROM_A_IMG[3]~output_o ;

assign ROM_A_IMG[4] = \ROM_A_IMG[4]~output_o ;

assign ROM_A_IMG[5] = \ROM_A_IMG[5]~output_o ;

assign ROM_A_IMG[6] = \ROM_A_IMG[6]~output_o ;

assign ROM_A_IMG[7] = \ROM_A_IMG[7]~output_o ;

assign ROM_A_IMG[8] = \ROM_A_IMG[8]~output_o ;

assign ROM_A_IMG[9] = \ROM_A_IMG[9]~output_o ;

assign ROM_A_IMG[10] = \ROM_A_IMG[10]~output_o ;

assign ROM_A_IMG[11] = \ROM_A_IMG[11]~output_o ;

assign ROM_rd_IMG = \ROM_rd_IMG~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
