#! /usr/local/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c18d9a0f60 .scope module, "testshiftregister" "testshiftregister" 2 15;
 .timescale 0 0;
v0x55c18d9dff70_0 .var "clk", 0 0;
v0x55c18d9e0030_0 .var "parallelDataIn", 7 0;
v0x55c18d9e0100_0 .net "parallelDataOut", 7 0, v0x55c18d9df970_0;  1 drivers
v0x55c18d9e0200_0 .var "parallelLoad", 0 0;
v0x55c18d9e02d0_0 .var "peripheralClkEdge", 0 0;
v0x55c18d9e03c0_0 .var "serialDataIn", 0 0;
v0x55c18d9e0490_0 .net "serialDataOut", 0 0, v0x55c18d9dfcf0_0;  1 drivers
S_0x55c18d9a10e0 .scope module, "dut" "shiftregister" 2 26, 3 9 0, S_0x55c18d9a0f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x55c18d9a1260 .param/l "width" 0 3 10, +C4<00000000000000000000000000001000>;
v0x55c18d9b4ec0_0 .net "clk", 0 0, v0x55c18d9dff70_0;  1 drivers
v0x55c18d9b4f60_0 .net "parallelDataIn", 7 0, v0x55c18d9e0030_0;  1 drivers
v0x55c18d9df970_0 .var "parallelDataOut", 7 0;
v0x55c18d9dfa60_0 .net "parallelLoad", 0 0, v0x55c18d9e0200_0;  1 drivers
v0x55c18d9dfb20_0 .net "peripheralClkEdge", 0 0, v0x55c18d9e02d0_0;  1 drivers
v0x55c18d9dfc30_0 .net "serialDataIn", 0 0, v0x55c18d9e03c0_0;  1 drivers
v0x55c18d9dfcf0_0 .var "serialDataOut", 0 0;
v0x55c18d9dfdb0_0 .var "shiftregistermem", 7 0;
E_0x55c18d99f680 .event posedge, v0x55c18d9b4ec0_0;
    .scope S_0x55c18d9a10e0;
T_0 ;
    %wait E_0x55c18d99f680;
    %load/vec4 v0x55c18d9dfa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55c18d9b4f60_0;
    %assign/vec4 v0x55c18d9dfdb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c18d9dfb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55c18d9dfdb0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55c18d9dfc30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c18d9dfdb0_0, 0;
T_0.2 ;
T_0.1 ;
    %load/vec4 v0x55c18d9df970_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x55c18d9dfcf0_0, 0;
    %load/vec4 v0x55c18d9dfdb0_0;
    %assign/vec4 v0x55c18d9df970_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c18d9a0f60;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9dff70_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55c18d9a0f60;
T_2 ;
    %delay 10, 0;
    %load/vec4 v0x55c18d9dff70_0;
    %nor/r;
    %store/vec4 v0x55c18d9dff70_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c18d9a0f60;
T_3 ;
    %vpi_call 2 39 "$dumpfile", "shiftregister.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e0200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e03c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e03c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e03c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e03c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e03c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e03c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e03c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e03c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 50, 0;
    %load/vec4 v0x55c18d9e0100_0;
    %load/vec4 v0x55c18d9dfdb0_0;
    %cmp/ne;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 2 74 "$display", "Test Case 0 failed: parallelDataOut does not match the contents of the shift register." {0 0 0};
T_3.0 ;
    %load/vec4 v0x55c18d9e0100_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_3.2, 4;
    %vpi_call 2 80 "$display", "Test Case 1 failed: parallelDataOut does not match the serial input sequence at time %t", $time {0 0 0};
    %vpi_call 2 81 "$displayb", "parallelDataOut: %b", v0x55c18d9e0100_0 {0 0 0};
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e03c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 50, 0;
    %load/vec4 v0x55c18d9e0100_0;
    %cmpi/ne 171, 0, 8;
    %jmp/0xz  T_3.4, 4;
    %vpi_call 2 92 "$display", "Test Case 2 failed: parallelDataOut not shifted one position from the previous reading." {0 0 0};
    %vpi_call 2 93 "$displayb", "parallelDataOut: %b", v0x55c18d9e0100_0 {0 0 0};
T_3.4 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e0200_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c18d9e0030_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x55c18d9e0100_0;
    %load/vec4 v0x55c18d9e0030_0;
    %cmp/ne;
    %jmp/0xz  T_3.6, 4;
    %vpi_call 2 108 "$display", "Test Case 3 failed: parallelDataIn does not match parallelDataOut despite enabled parallelLoad %t", $time {0 0 0};
    %vpi_call 2 109 "$displayb", "parallelDataOut: %b", v0x55c18d9e0100_0 {0 0 0};
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e03c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e03c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e03c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e03c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e03c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e03c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e03c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e02d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e03c0_0, 0, 1;
    %delay 50, 0;
    %load/vec4 v0x55c18d9e0100_0;
    %load/vec4 v0x55c18d9e0030_0;
    %cmp/ne;
    %jmp/0xz  T_3.8, 4;
    %vpi_call 2 141 "$display", "Test Case 4 failed: parallelDataIn does not match parallelDataOut despite enabled parallelLoad %t", $time {0 0 0};
    %vpi_call 2 142 "$displayb", "parallelDataOut: %b", v0x55c18d9e0100_0 {0 0 0};
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c18d9e0200_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x55c18d9e0030_0, 0, 8;
    %delay 50, 0;
    %load/vec4 v0x55c18d9e0490_0;
    %load/vec4 v0x55c18d9e0030_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %jmp/0xz  T_3.10, 4;
    %vpi_call 2 152 "$display", "Test Case 5 failed: serial out does not match parallel in at time %t", $time {0 0 0};
    %vpi_call 2 153 "$displayb", "serialDataOut: %b", v0x55c18d9e0490_0 {0 0 0};
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c18d9e0200_0, 0, 1;
    %pushi/vec4 213, 0, 8;
    %store/vec4 v0x55c18d9e0030_0, 0, 8;
    %delay 50, 0;
    %load/vec4 v0x55c18d9e0100_0;
    %cmpi/e 213, 0, 8;
    %jmp/0xz  T_3.12, 4;
    %vpi_call 2 165 "$display", "Test Case 6 failed: parallelDataOut changed without parallelLoad enabled %t", $time {0 0 0};
    %vpi_call 2 166 "$displayb", "serialDataOut: %b", v0x55c18d9e0490_0 {0 0 0};
T_3.12 ;
    %vpi_call 2 169 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mindew.t.v";
    "./shiftregister.v";
