/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [13:0] _02_;
  wire [11:0] _03_;
  wire [16:0] _04_;
  wire [9:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [25:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [9:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [50:0] celloutsig_0_48z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [25:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~(celloutsig_0_11z[21] | celloutsig_0_10z[3]);
  assign celloutsig_0_9z = ~(celloutsig_0_2z | celloutsig_0_1z);
  assign celloutsig_0_12z = ~(celloutsig_0_1z | celloutsig_0_3z);
  assign celloutsig_0_19z = ~celloutsig_0_5z;
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_1z) & (in_data[53] | celloutsig_0_0z[3]));
  assign celloutsig_1_18z = ~((celloutsig_1_12z[0] | celloutsig_1_3z) & (celloutsig_1_1z[2] | celloutsig_1_11z));
  assign celloutsig_0_20z = ~((celloutsig_0_12z | celloutsig_0_9z) & (celloutsig_0_2z | celloutsig_0_3z));
  assign celloutsig_0_24z = ~((celloutsig_0_5z | celloutsig_0_17z) & (_00_ | celloutsig_0_4z[1]));
  assign celloutsig_0_17z = celloutsig_0_7z | celloutsig_0_0z[8];
  assign celloutsig_0_47z = celloutsig_0_29z[9] ^ celloutsig_0_2z;
  assign celloutsig_1_5z = celloutsig_1_3z ^ celloutsig_1_0z;
  assign celloutsig_1_6z = in_data[184] ^ in_data[101];
  assign celloutsig_1_13z = celloutsig_1_7z[3] ^ celloutsig_1_0z;
  assign celloutsig_0_1z = in_data[2] ^ celloutsig_0_0z[9];
  assign celloutsig_0_2z = celloutsig_0_1z ^ in_data[91];
  assign celloutsig_0_21z = celloutsig_0_0z[8] ^ celloutsig_0_4z[5];
  assign celloutsig_0_28z = celloutsig_0_3z ^ celloutsig_0_27z[2];
  assign celloutsig_0_33z = ~(celloutsig_0_32z[8] ^ celloutsig_0_11z[25]);
  assign celloutsig_0_41z = ~(celloutsig_0_1z ^ in_data[26]);
  assign celloutsig_1_11z = ~(celloutsig_1_5z ^ celloutsig_1_3z);
  assign celloutsig_0_18z = ~(_01_ ^ celloutsig_0_5z);
  assign celloutsig_0_22z = ~(celloutsig_0_16z[3] ^ celloutsig_0_18z);
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _02_ <= 14'h0000;
    else _02_ <= { in_data[115:106], celloutsig_1_7z };
  reg [11:0] _28_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _28_ <= 12'h000;
    else _28_ <= { in_data[66], celloutsig_0_4z };
  assign { _03_[11:4], _01_, _03_[2:0] } = _28_;
  reg [16:0] _29_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _29_ <= 17'h00000;
    else _29_ <= in_data[89:73];
  assign { _04_[16:2], _00_, _04_[0] } = _29_;
  assign celloutsig_0_8z = { celloutsig_0_0z[5:4], celloutsig_0_3z } / { 1'h1, in_data[54:53] };
  assign celloutsig_1_0z = in_data[159:141] > in_data[156:138];
  assign celloutsig_1_4z = { in_data[150:144], celloutsig_1_0z } > in_data[165:158];
  assign celloutsig_1_10z = { celloutsig_1_9z[7:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } > { celloutsig_1_9z[21:10], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_34z = { celloutsig_0_29z[5], celloutsig_0_12z, celloutsig_0_1z } <= { celloutsig_0_6z[8:7], celloutsig_0_20z };
  assign celloutsig_0_7z = { celloutsig_0_0z[5:1], celloutsig_0_1z, celloutsig_0_4z } <= { celloutsig_0_6z[10:4], celloutsig_0_0z };
  assign celloutsig_0_46z = celloutsig_0_17z & ~(celloutsig_0_18z);
  assign celloutsig_0_32z = { in_data[22:16], celloutsig_0_8z } % { 1'h1, _03_[8:4], _01_, _03_[2], celloutsig_0_20z, celloutsig_0_12z };
  assign celloutsig_1_1z = { in_data[189:187], celloutsig_1_0z } % { 1'h1, in_data[156:155], in_data[96] };
  assign celloutsig_1_9z = { in_data[145:143], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, _02_, celloutsig_1_0z } % { 1'h1, _02_[6:5], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z, _02_ };
  assign celloutsig_0_6z = { in_data[69:61], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, in_data[16:5] };
  assign celloutsig_0_11z = { celloutsig_0_0z[9:3], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_10z } % { 1'h1, in_data[50:27], celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_13z[1], celloutsig_0_9z, celloutsig_0_8z } % { 1'h1, celloutsig_0_19z, celloutsig_0_8z[2:1], in_data[0] };
  assign celloutsig_0_35z = celloutsig_0_34z ? celloutsig_0_16z[4:2] : { celloutsig_0_27z[1], celloutsig_0_21z, celloutsig_0_2z };
  assign celloutsig_0_48z = celloutsig_0_10z[0] ? { celloutsig_0_34z, celloutsig_0_12z, celloutsig_0_31z, celloutsig_0_46z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_41z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_32z, celloutsig_0_33z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_6z } : { celloutsig_0_40z[13:0], celloutsig_0_11z, celloutsig_0_46z, celloutsig_0_0z };
  assign celloutsig_1_3z = ~^ { celloutsig_1_2z[1], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_5z = ~^ celloutsig_0_0z[7:3];
  assign celloutsig_0_0z = in_data[57:48] >> in_data[76:67];
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_10z } >> { in_data[133:124], celloutsig_1_11z };
  assign celloutsig_1_19z = { celloutsig_1_12z[5:1], celloutsig_1_13z } >> in_data[168:163];
  assign celloutsig_0_10z = { celloutsig_0_4z[5:1], celloutsig_0_7z } >> { in_data[46:45], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_40z = { in_data[47:35], celloutsig_0_17z, celloutsig_0_28z } <<< { celloutsig_0_18z, celloutsig_0_35z, celloutsig_0_34z, celloutsig_0_29z };
  assign celloutsig_0_4z = in_data[81:71] <<< { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[191:189], celloutsig_1_0z } <<< { in_data[104:102], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z } <<< { celloutsig_1_1z[2:0], celloutsig_1_4z };
  assign celloutsig_0_16z = in_data[51:43] <<< { celloutsig_0_13z[8:1], celloutsig_0_3z };
  assign celloutsig_0_29z = celloutsig_0_11z[9:0] <<< { celloutsig_0_0z[7:5], celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_0_13z = { celloutsig_0_0z[6:1], celloutsig_0_8z } ^ { celloutsig_0_11z[18:11], celloutsig_0_12z };
  assign _03_[3] = _01_;
  assign _04_[1] = _00_;
  assign { out_data[128], out_data[101:96], out_data[32:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z[40:9] };
endmodule
