// 각종 enable, clock를 위한 분주기 모듈
module div (
    input   wire  clk, rst,
    output  reg   en_1hz,
    output  reg   debclk_10hz
);

    reg     [25:0] en_1hz_cnt;
    reg     [21:0] debclk_10hz_cnt;

    always @(posedge clk or negedge rst) begin : EN_1HZ
        if (!rst) begin
            en_1hz      <= 0;
            en_1hz_cnt  <= 0;
        end
        else if (en_1hz_cnt == 26'd49_999_999) begin
            en_1hz      <= 1'd1;
            en_1hz_cnt  <= 0;
        end 
        else begin
            en_1hz      <= 0;
            en_1hz_cnt  <= en_1hz_cnt + 1'b1;
        end
    end

    always @(posedge clk or negedge rst) begin : DEBCLK_10HZ
		if (!rst) begin
			debclk_10hz     <= 0;
			debclk_10hz_cnt <= 0;
		end
		else if (debclk_10hz_cnt == 22'd2_499_999) begin
            debclk_10hz		<= ~debclk_10hz;
			debclk_10hz_cnt <= 0;
		end
		else
			debclk_10hz_cnt	<= debclk_10hz_cnt + 1'b1;
	end

endmodule