// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_dataflow_in_loop_VITIS_LOOP_66_1 (
        A_0_address0,
        A_0_ce0,
        A_0_d0,
        A_0_q0,
        A_0_we0,
        A_0_address1,
        A_0_ce1,
        A_0_d1,
        A_0_q1,
        A_0_we1,
        ii,
        A_1_address0,
        A_1_ce0,
        A_1_d0,
        A_1_q0,
        A_1_we0,
        A_1_address1,
        A_1_ce1,
        A_1_d1,
        A_1_q1,
        A_1_we1,
        A_2_address0,
        A_2_ce0,
        A_2_d0,
        A_2_q0,
        A_2_we0,
        A_2_address1,
        A_2_ce1,
        A_2_d1,
        A_2_q1,
        A_2_we1,
        A_3_address0,
        A_3_ce0,
        A_3_d0,
        A_3_q0,
        A_3_we0,
        A_3_address1,
        A_3_ce1,
        A_3_d1,
        A_3_q1,
        A_3_we1,
        B_0_address0,
        B_0_ce0,
        B_0_d0,
        B_0_q0,
        B_0_we0,
        B_0_address1,
        B_0_ce1,
        B_0_d1,
        B_0_q1,
        B_0_we1,
        jj,
        B_1_address0,
        B_1_ce0,
        B_1_d0,
        B_1_q0,
        B_1_we0,
        B_1_address1,
        B_1_ce1,
        B_1_d1,
        B_1_q1,
        B_1_we1,
        B_2_address0,
        B_2_ce0,
        B_2_d0,
        B_2_q0,
        B_2_we0,
        B_2_address1,
        B_2_ce1,
        B_2_d1,
        B_2_q1,
        B_2_we1,
        B_3_address0,
        B_3_ce0,
        B_3_d0,
        B_3_q0,
        B_3_we0,
        B_3_address1,
        B_3_ce1,
        B_3_d1,
        B_3_q1,
        B_3_we1,
        C_3_address0,
        C_3_ce0,
        C_3_d0,
        C_3_q0,
        C_3_we0,
        C_3_address1,
        C_3_ce1,
        C_3_d1,
        C_3_q1,
        C_3_we1,
        C_2_address0,
        C_2_ce0,
        C_2_d0,
        C_2_q0,
        C_2_we0,
        C_2_address1,
        C_2_ce1,
        C_2_d1,
        C_2_q1,
        C_2_we1,
        C_1_address0,
        C_1_ce0,
        C_1_d0,
        C_1_q0,
        C_1_we0,
        C_1_address1,
        C_1_ce1,
        C_1_d1,
        C_1_q1,
        C_1_we1,
        C_0_address0,
        C_0_ce0,
        C_0_d0,
        C_0_q0,
        C_0_we0,
        C_0_address1,
        C_0_ce1,
        C_0_d1,
        C_0_q1,
        C_0_we1,
        ap_clk,
        ap_rst,
        ii_ap_vld,
        jj_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output  [7:0] A_0_address0;
output   A_0_ce0;
output  [7:0] A_0_d0;
input  [7:0] A_0_q0;
output   A_0_we0;
output  [7:0] A_0_address1;
output   A_0_ce1;
output  [7:0] A_0_d1;
input  [7:0] A_0_q1;
output   A_0_we1;
input  [1:0] ii;
output  [7:0] A_1_address0;
output   A_1_ce0;
output  [7:0] A_1_d0;
input  [7:0] A_1_q0;
output   A_1_we0;
output  [7:0] A_1_address1;
output   A_1_ce1;
output  [7:0] A_1_d1;
input  [7:0] A_1_q1;
output   A_1_we1;
output  [7:0] A_2_address0;
output   A_2_ce0;
output  [7:0] A_2_d0;
input  [7:0] A_2_q0;
output   A_2_we0;
output  [7:0] A_2_address1;
output   A_2_ce1;
output  [7:0] A_2_d1;
input  [7:0] A_2_q1;
output   A_2_we1;
output  [7:0] A_3_address0;
output   A_3_ce0;
output  [7:0] A_3_d0;
input  [7:0] A_3_q0;
output   A_3_we0;
output  [7:0] A_3_address1;
output   A_3_ce1;
output  [7:0] A_3_d1;
input  [7:0] A_3_q1;
output   A_3_we1;
output  [7:0] B_0_address0;
output   B_0_ce0;
output  [7:0] B_0_d0;
input  [7:0] B_0_q0;
output   B_0_we0;
output  [7:0] B_0_address1;
output   B_0_ce1;
output  [7:0] B_0_d1;
input  [7:0] B_0_q1;
output   B_0_we1;
input  [1:0] jj;
output  [7:0] B_1_address0;
output   B_1_ce0;
output  [7:0] B_1_d0;
input  [7:0] B_1_q0;
output   B_1_we0;
output  [7:0] B_1_address1;
output   B_1_ce1;
output  [7:0] B_1_d1;
input  [7:0] B_1_q1;
output   B_1_we1;
output  [7:0] B_2_address0;
output   B_2_ce0;
output  [7:0] B_2_d0;
input  [7:0] B_2_q0;
output   B_2_we0;
output  [7:0] B_2_address1;
output   B_2_ce1;
output  [7:0] B_2_d1;
input  [7:0] B_2_q1;
output   B_2_we1;
output  [7:0] B_3_address0;
output   B_3_ce0;
output  [7:0] B_3_d0;
input  [7:0] B_3_q0;
output   B_3_we0;
output  [7:0] B_3_address1;
output   B_3_ce1;
output  [7:0] B_3_d1;
input  [7:0] B_3_q1;
output   B_3_we1;
output  [5:0] C_3_address0;
output   C_3_ce0;
output  [23:0] C_3_d0;
input  [23:0] C_3_q0;
output   C_3_we0;
output  [5:0] C_3_address1;
output   C_3_ce1;
output  [23:0] C_3_d1;
input  [23:0] C_3_q1;
output   C_3_we1;
output  [5:0] C_2_address0;
output   C_2_ce0;
output  [23:0] C_2_d0;
input  [23:0] C_2_q0;
output   C_2_we0;
output  [5:0] C_2_address1;
output   C_2_ce1;
output  [23:0] C_2_d1;
input  [23:0] C_2_q1;
output   C_2_we1;
output  [5:0] C_1_address0;
output   C_1_ce0;
output  [23:0] C_1_d0;
input  [23:0] C_1_q0;
output   C_1_we0;
output  [5:0] C_1_address1;
output   C_1_ce1;
output  [23:0] C_1_d1;
input  [23:0] C_1_q1;
output   C_1_we1;
output  [5:0] C_0_address0;
output   C_0_ce0;
output  [23:0] C_0_d0;
input  [23:0] C_0_q0;
output   C_0_we0;
output  [5:0] C_0_address1;
output   C_0_ce1;
output  [23:0] C_0_d1;
input  [23:0] C_0_q1;
output   C_0_we1;
input   ap_clk;
input   ap_rst;
input   ii_ap_vld;
input   jj_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    init_block_AB_proc_U0_ap_start;
wire    init_block_AB_proc_U0_ap_done;
wire    init_block_AB_proc_U0_ap_continue;
wire    init_block_AB_proc_U0_ap_idle;
wire    init_block_AB_proc_U0_ap_ready;
wire    init_block_AB_proc_U0_start_out;
wire    init_block_AB_proc_U0_start_write;
wire   [7:0] init_block_AB_proc_U0_A_0_address0;
wire    init_block_AB_proc_U0_A_0_ce0;
wire   [7:0] init_block_AB_proc_U0_block_A_loader_01_din;
wire    init_block_AB_proc_U0_block_A_loader_01_write;
wire   [7:0] init_block_AB_proc_U0_A_1_address0;
wire    init_block_AB_proc_U0_A_1_ce0;
wire   [7:0] init_block_AB_proc_U0_block_A_loader_12_din;
wire    init_block_AB_proc_U0_block_A_loader_12_write;
wire   [7:0] init_block_AB_proc_U0_A_2_address0;
wire    init_block_AB_proc_U0_A_2_ce0;
wire   [7:0] init_block_AB_proc_U0_block_A_loader_23_din;
wire    init_block_AB_proc_U0_block_A_loader_23_write;
wire   [7:0] init_block_AB_proc_U0_A_3_address0;
wire    init_block_AB_proc_U0_A_3_ce0;
wire   [7:0] init_block_AB_proc_U0_block_A_loader_34_din;
wire    init_block_AB_proc_U0_block_A_loader_34_write;
wire   [7:0] init_block_AB_proc_U0_B_0_address0;
wire    init_block_AB_proc_U0_B_0_ce0;
wire   [7:0] init_block_AB_proc_U0_block_B_loader_05_din;
wire    init_block_AB_proc_U0_block_B_loader_05_write;
wire   [7:0] init_block_AB_proc_U0_B_1_address0;
wire    init_block_AB_proc_U0_B_1_ce0;
wire   [7:0] init_block_AB_proc_U0_block_B_loader_16_din;
wire    init_block_AB_proc_U0_block_B_loader_16_write;
wire   [7:0] init_block_AB_proc_U0_B_2_address0;
wire    init_block_AB_proc_U0_B_2_ce0;
wire   [7:0] init_block_AB_proc_U0_block_B_loader_27_din;
wire    init_block_AB_proc_U0_block_B_loader_27_write;
wire   [7:0] init_block_AB_proc_U0_B_3_address0;
wire    init_block_AB_proc_U0_B_3_ce0;
wire   [7:0] init_block_AB_proc_U0_block_B_loader_38_din;
wire    init_block_AB_proc_U0_block_B_loader_38_write;
wire   [1:0] init_block_AB_proc_U0_ii_c_din;
wire    init_block_AB_proc_U0_ii_c_write;
wire   [1:0] init_block_AB_proc_U0_ii_c1_din;
wire    init_block_AB_proc_U0_ii_c1_write;
wire   [1:0] init_block_AB_proc_U0_ii_c2_din;
wire    init_block_AB_proc_U0_ii_c2_write;
wire   [1:0] init_block_AB_proc_U0_ii_c3_din;
wire    init_block_AB_proc_U0_ii_c3_write;
wire   [1:0] init_block_AB_proc_U0_jj_c_din;
wire    init_block_AB_proc_U0_jj_c_write;
wire   [1:0] init_block_AB_proc_U0_jj_c4_din;
wire    init_block_AB_proc_U0_jj_c4_write;
wire   [1:0] init_block_AB_proc_U0_jj_c5_din;
wire    init_block_AB_proc_U0_jj_c5_write;
wire   [1:0] init_block_AB_proc_U0_jj_c6_din;
wire    init_block_AB_proc_U0_jj_c6_write;
wire    systolic_array_k_64_U0_block_A_loader_0_read;
wire    systolic_array_k_64_U0_block_A_loader_1_read;
wire    systolic_array_k_64_U0_block_A_loader_2_read;
wire    systolic_array_k_64_U0_block_A_loader_3_read;
wire    systolic_array_k_64_U0_block_B_loader_0_read;
wire    systolic_array_k_64_U0_block_B_loader_1_read;
wire    systolic_array_k_64_U0_block_B_loader_2_read;
wire    systolic_array_k_64_U0_block_B_loader_3_read;
wire   [23:0] systolic_array_k_64_U0_block_C_drainer_0_din;
wire    systolic_array_k_64_U0_block_C_drainer_0_write;
wire   [23:0] systolic_array_k_64_U0_block_C_drainer_1_din;
wire    systolic_array_k_64_U0_block_C_drainer_1_write;
wire   [23:0] systolic_array_k_64_U0_block_C_drainer_2_din;
wire    systolic_array_k_64_U0_block_C_drainer_2_write;
wire   [23:0] systolic_array_k_64_U0_block_C_drainer_3_din;
wire    systolic_array_k_64_U0_block_C_drainer_3_write;
wire    systolic_array_k_64_U0_ap_start;
wire    systolic_array_k_64_U0_ap_done;
wire    systolic_array_k_64_U0_ap_ready;
wire    systolic_array_k_64_U0_ap_idle;
wire    systolic_array_k_64_U0_ap_continue;
wire    VITIS_LOOP_86_4_proc_U0_ap_start;
wire    VITIS_LOOP_86_4_proc_U0_ap_done;
wire    VITIS_LOOP_86_4_proc_U0_ap_continue;
wire    VITIS_LOOP_86_4_proc_U0_ap_idle;
wire    VITIS_LOOP_86_4_proc_U0_ap_ready;
wire   [5:0] VITIS_LOOP_86_4_proc_U0_C_0_address0;
wire    VITIS_LOOP_86_4_proc_U0_C_0_ce0;
wire    VITIS_LOOP_86_4_proc_U0_C_0_we0;
wire   [23:0] VITIS_LOOP_86_4_proc_U0_C_0_d0;
wire   [5:0] VITIS_LOOP_86_4_proc_U0_C_0_address1;
wire    VITIS_LOOP_86_4_proc_U0_C_0_ce1;
wire    VITIS_LOOP_86_4_proc_U0_block_C_drainer_09_read;
wire    VITIS_LOOP_86_4_proc_U0_jj_read;
wire    VITIS_LOOP_86_4_proc_U0_ii_read;
wire    ap_sync_continue;
wire    VITIS_LOOP_86_4_proc25_U0_ap_start;
wire    VITIS_LOOP_86_4_proc25_U0_ap_done;
wire    VITIS_LOOP_86_4_proc25_U0_ap_continue;
wire    VITIS_LOOP_86_4_proc25_U0_ap_idle;
wire    VITIS_LOOP_86_4_proc25_U0_ap_ready;
wire   [5:0] VITIS_LOOP_86_4_proc25_U0_C_1_address0;
wire    VITIS_LOOP_86_4_proc25_U0_C_1_ce0;
wire    VITIS_LOOP_86_4_proc25_U0_C_1_we0;
wire   [23:0] VITIS_LOOP_86_4_proc25_U0_C_1_d0;
wire   [5:0] VITIS_LOOP_86_4_proc25_U0_C_1_address1;
wire    VITIS_LOOP_86_4_proc25_U0_C_1_ce1;
wire    VITIS_LOOP_86_4_proc25_U0_block_C_drainer_110_read;
wire    VITIS_LOOP_86_4_proc25_U0_jj_read;
wire    VITIS_LOOP_86_4_proc25_U0_ii_read;
wire    VITIS_LOOP_86_4_proc26_U0_ap_start;
wire    VITIS_LOOP_86_4_proc26_U0_ap_done;
wire    VITIS_LOOP_86_4_proc26_U0_ap_continue;
wire    VITIS_LOOP_86_4_proc26_U0_ap_idle;
wire    VITIS_LOOP_86_4_proc26_U0_ap_ready;
wire   [5:0] VITIS_LOOP_86_4_proc26_U0_C_2_address0;
wire    VITIS_LOOP_86_4_proc26_U0_C_2_ce0;
wire    VITIS_LOOP_86_4_proc26_U0_C_2_we0;
wire   [23:0] VITIS_LOOP_86_4_proc26_U0_C_2_d0;
wire   [5:0] VITIS_LOOP_86_4_proc26_U0_C_2_address1;
wire    VITIS_LOOP_86_4_proc26_U0_C_2_ce1;
wire    VITIS_LOOP_86_4_proc26_U0_block_C_drainer_211_read;
wire    VITIS_LOOP_86_4_proc26_U0_jj_read;
wire    VITIS_LOOP_86_4_proc26_U0_ii_read;
wire    VITIS_LOOP_86_4_proc27_U0_ap_start;
wire    VITIS_LOOP_86_4_proc27_U0_ap_done;
wire    VITIS_LOOP_86_4_proc27_U0_ap_continue;
wire    VITIS_LOOP_86_4_proc27_U0_ap_idle;
wire    VITIS_LOOP_86_4_proc27_U0_ap_ready;
wire   [5:0] VITIS_LOOP_86_4_proc27_U0_C_3_address0;
wire    VITIS_LOOP_86_4_proc27_U0_C_3_ce0;
wire    VITIS_LOOP_86_4_proc27_U0_C_3_we0;
wire   [23:0] VITIS_LOOP_86_4_proc27_U0_C_3_d0;
wire   [5:0] VITIS_LOOP_86_4_proc27_U0_C_3_address1;
wire    VITIS_LOOP_86_4_proc27_U0_C_3_ce1;
wire    VITIS_LOOP_86_4_proc27_U0_block_C_drainer_312_read;
wire    VITIS_LOOP_86_4_proc27_U0_jj_read;
wire    VITIS_LOOP_86_4_proc27_U0_ii_read;
wire    block_A_loader_01_full_n;
wire   [7:0] block_A_loader_01_dout;
wire   [1:0] block_A_loader_01_num_data_valid;
wire   [1:0] block_A_loader_01_fifo_cap;
wire    block_A_loader_01_empty_n;
wire    block_A_loader_12_full_n;
wire   [7:0] block_A_loader_12_dout;
wire   [1:0] block_A_loader_12_num_data_valid;
wire   [1:0] block_A_loader_12_fifo_cap;
wire    block_A_loader_12_empty_n;
wire    block_A_loader_23_full_n;
wire   [7:0] block_A_loader_23_dout;
wire   [1:0] block_A_loader_23_num_data_valid;
wire   [1:0] block_A_loader_23_fifo_cap;
wire    block_A_loader_23_empty_n;
wire    block_A_loader_34_full_n;
wire   [7:0] block_A_loader_34_dout;
wire   [1:0] block_A_loader_34_num_data_valid;
wire   [1:0] block_A_loader_34_fifo_cap;
wire    block_A_loader_34_empty_n;
wire    block_B_loader_05_full_n;
wire   [7:0] block_B_loader_05_dout;
wire   [1:0] block_B_loader_05_num_data_valid;
wire   [1:0] block_B_loader_05_fifo_cap;
wire    block_B_loader_05_empty_n;
wire    block_B_loader_16_full_n;
wire   [7:0] block_B_loader_16_dout;
wire   [1:0] block_B_loader_16_num_data_valid;
wire   [1:0] block_B_loader_16_fifo_cap;
wire    block_B_loader_16_empty_n;
wire    block_B_loader_27_full_n;
wire   [7:0] block_B_loader_27_dout;
wire   [1:0] block_B_loader_27_num_data_valid;
wire   [1:0] block_B_loader_27_fifo_cap;
wire    block_B_loader_27_empty_n;
wire    block_B_loader_38_full_n;
wire   [7:0] block_B_loader_38_dout;
wire   [1:0] block_B_loader_38_num_data_valid;
wire   [1:0] block_B_loader_38_fifo_cap;
wire    block_B_loader_38_empty_n;
wire    ii_c_full_n;
wire   [1:0] ii_c_dout;
wire   [2:0] ii_c_num_data_valid;
wire   [2:0] ii_c_fifo_cap;
wire    ii_c_empty_n;
wire    ii_c1_full_n;
wire   [1:0] ii_c1_dout;
wire   [2:0] ii_c1_num_data_valid;
wire   [2:0] ii_c1_fifo_cap;
wire    ii_c1_empty_n;
wire    ii_c2_full_n;
wire   [1:0] ii_c2_dout;
wire   [2:0] ii_c2_num_data_valid;
wire   [2:0] ii_c2_fifo_cap;
wire    ii_c2_empty_n;
wire    ii_c3_full_n;
wire   [1:0] ii_c3_dout;
wire   [2:0] ii_c3_num_data_valid;
wire   [2:0] ii_c3_fifo_cap;
wire    ii_c3_empty_n;
wire    jj_c_full_n;
wire   [1:0] jj_c_dout;
wire   [2:0] jj_c_num_data_valid;
wire   [2:0] jj_c_fifo_cap;
wire    jj_c_empty_n;
wire    jj_c4_full_n;
wire   [1:0] jj_c4_dout;
wire   [2:0] jj_c4_num_data_valid;
wire   [2:0] jj_c4_fifo_cap;
wire    jj_c4_empty_n;
wire    jj_c5_full_n;
wire   [1:0] jj_c5_dout;
wire   [2:0] jj_c5_num_data_valid;
wire   [2:0] jj_c5_fifo_cap;
wire    jj_c5_empty_n;
wire    jj_c6_full_n;
wire   [1:0] jj_c6_dout;
wire   [2:0] jj_c6_num_data_valid;
wire   [2:0] jj_c6_fifo_cap;
wire    jj_c6_empty_n;
wire    block_C_drainer_09_full_n;
wire   [23:0] block_C_drainer_09_dout;
wire   [1:0] block_C_drainer_09_num_data_valid;
wire   [1:0] block_C_drainer_09_fifo_cap;
wire    block_C_drainer_09_empty_n;
wire    block_C_drainer_110_full_n;
wire   [23:0] block_C_drainer_110_dout;
wire   [1:0] block_C_drainer_110_num_data_valid;
wire   [1:0] block_C_drainer_110_fifo_cap;
wire    block_C_drainer_110_empty_n;
wire    block_C_drainer_211_full_n;
wire   [23:0] block_C_drainer_211_dout;
wire   [1:0] block_C_drainer_211_num_data_valid;
wire   [1:0] block_C_drainer_211_fifo_cap;
wire    block_C_drainer_211_empty_n;
wire    block_C_drainer_312_full_n;
wire   [23:0] block_C_drainer_312_dout;
wire   [1:0] block_C_drainer_312_num_data_valid;
wire   [1:0] block_C_drainer_312_fifo_cap;
wire    block_C_drainer_312_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_init_block_AB_proc_U0_ap_ready;
wire    ap_sync_init_block_AB_proc_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_86_4_proc_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_86_4_proc_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_86_4_proc25_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_86_4_proc25_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_86_4_proc26_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_86_4_proc26_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_86_4_proc27_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_86_4_proc27_U0_ap_ready;
wire   [0:0] start_for_systolic_array_k_64_U0_din;
wire    start_for_systolic_array_k_64_U0_full_n;
wire   [0:0] start_for_systolic_array_k_64_U0_dout;
wire    start_for_systolic_array_k_64_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_init_block_AB_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_86_4_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_86_4_proc25_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_86_4_proc26_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_86_4_proc27_U0_ap_ready = 1'b0;
end

Bert_layer_init_block_AB_proc init_block_AB_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(init_block_AB_proc_U0_ap_start),
    .start_full_n(start_for_systolic_array_k_64_U0_full_n),
    .ap_done(init_block_AB_proc_U0_ap_done),
    .ap_continue(init_block_AB_proc_U0_ap_continue),
    .ap_idle(init_block_AB_proc_U0_ap_idle),
    .ap_ready(init_block_AB_proc_U0_ap_ready),
    .start_out(init_block_AB_proc_U0_start_out),
    .start_write(init_block_AB_proc_U0_start_write),
    .A_0_address0(init_block_AB_proc_U0_A_0_address0),
    .A_0_ce0(init_block_AB_proc_U0_A_0_ce0),
    .A_0_q0(A_0_q0),
    .ii(ii),
    .block_A_loader_01_din(init_block_AB_proc_U0_block_A_loader_01_din),
    .block_A_loader_01_num_data_valid(block_A_loader_01_num_data_valid),
    .block_A_loader_01_fifo_cap(block_A_loader_01_fifo_cap),
    .block_A_loader_01_full_n(block_A_loader_01_full_n),
    .block_A_loader_01_write(init_block_AB_proc_U0_block_A_loader_01_write),
    .A_1_address0(init_block_AB_proc_U0_A_1_address0),
    .A_1_ce0(init_block_AB_proc_U0_A_1_ce0),
    .A_1_q0(A_1_q0),
    .block_A_loader_12_din(init_block_AB_proc_U0_block_A_loader_12_din),
    .block_A_loader_12_num_data_valid(block_A_loader_12_num_data_valid),
    .block_A_loader_12_fifo_cap(block_A_loader_12_fifo_cap),
    .block_A_loader_12_full_n(block_A_loader_12_full_n),
    .block_A_loader_12_write(init_block_AB_proc_U0_block_A_loader_12_write),
    .A_2_address0(init_block_AB_proc_U0_A_2_address0),
    .A_2_ce0(init_block_AB_proc_U0_A_2_ce0),
    .A_2_q0(A_2_q0),
    .block_A_loader_23_din(init_block_AB_proc_U0_block_A_loader_23_din),
    .block_A_loader_23_num_data_valid(block_A_loader_23_num_data_valid),
    .block_A_loader_23_fifo_cap(block_A_loader_23_fifo_cap),
    .block_A_loader_23_full_n(block_A_loader_23_full_n),
    .block_A_loader_23_write(init_block_AB_proc_U0_block_A_loader_23_write),
    .A_3_address0(init_block_AB_proc_U0_A_3_address0),
    .A_3_ce0(init_block_AB_proc_U0_A_3_ce0),
    .A_3_q0(A_3_q0),
    .block_A_loader_34_din(init_block_AB_proc_U0_block_A_loader_34_din),
    .block_A_loader_34_num_data_valid(block_A_loader_34_num_data_valid),
    .block_A_loader_34_fifo_cap(block_A_loader_34_fifo_cap),
    .block_A_loader_34_full_n(block_A_loader_34_full_n),
    .block_A_loader_34_write(init_block_AB_proc_U0_block_A_loader_34_write),
    .B_0_address0(init_block_AB_proc_U0_B_0_address0),
    .B_0_ce0(init_block_AB_proc_U0_B_0_ce0),
    .B_0_q0(B_0_q0),
    .jj(jj),
    .block_B_loader_05_din(init_block_AB_proc_U0_block_B_loader_05_din),
    .block_B_loader_05_num_data_valid(block_B_loader_05_num_data_valid),
    .block_B_loader_05_fifo_cap(block_B_loader_05_fifo_cap),
    .block_B_loader_05_full_n(block_B_loader_05_full_n),
    .block_B_loader_05_write(init_block_AB_proc_U0_block_B_loader_05_write),
    .B_1_address0(init_block_AB_proc_U0_B_1_address0),
    .B_1_ce0(init_block_AB_proc_U0_B_1_ce0),
    .B_1_q0(B_1_q0),
    .block_B_loader_16_din(init_block_AB_proc_U0_block_B_loader_16_din),
    .block_B_loader_16_num_data_valid(block_B_loader_16_num_data_valid),
    .block_B_loader_16_fifo_cap(block_B_loader_16_fifo_cap),
    .block_B_loader_16_full_n(block_B_loader_16_full_n),
    .block_B_loader_16_write(init_block_AB_proc_U0_block_B_loader_16_write),
    .B_2_address0(init_block_AB_proc_U0_B_2_address0),
    .B_2_ce0(init_block_AB_proc_U0_B_2_ce0),
    .B_2_q0(B_2_q0),
    .block_B_loader_27_din(init_block_AB_proc_U0_block_B_loader_27_din),
    .block_B_loader_27_num_data_valid(block_B_loader_27_num_data_valid),
    .block_B_loader_27_fifo_cap(block_B_loader_27_fifo_cap),
    .block_B_loader_27_full_n(block_B_loader_27_full_n),
    .block_B_loader_27_write(init_block_AB_proc_U0_block_B_loader_27_write),
    .B_3_address0(init_block_AB_proc_U0_B_3_address0),
    .B_3_ce0(init_block_AB_proc_U0_B_3_ce0),
    .B_3_q0(B_3_q0),
    .block_B_loader_38_din(init_block_AB_proc_U0_block_B_loader_38_din),
    .block_B_loader_38_num_data_valid(block_B_loader_38_num_data_valid),
    .block_B_loader_38_fifo_cap(block_B_loader_38_fifo_cap),
    .block_B_loader_38_full_n(block_B_loader_38_full_n),
    .block_B_loader_38_write(init_block_AB_proc_U0_block_B_loader_38_write),
    .ii_c_din(init_block_AB_proc_U0_ii_c_din),
    .ii_c_num_data_valid(ii_c_num_data_valid),
    .ii_c_fifo_cap(ii_c_fifo_cap),
    .ii_c_full_n(ii_c_full_n),
    .ii_c_write(init_block_AB_proc_U0_ii_c_write),
    .ii_c1_din(init_block_AB_proc_U0_ii_c1_din),
    .ii_c1_num_data_valid(ii_c1_num_data_valid),
    .ii_c1_fifo_cap(ii_c1_fifo_cap),
    .ii_c1_full_n(ii_c1_full_n),
    .ii_c1_write(init_block_AB_proc_U0_ii_c1_write),
    .ii_c2_din(init_block_AB_proc_U0_ii_c2_din),
    .ii_c2_num_data_valid(ii_c2_num_data_valid),
    .ii_c2_fifo_cap(ii_c2_fifo_cap),
    .ii_c2_full_n(ii_c2_full_n),
    .ii_c2_write(init_block_AB_proc_U0_ii_c2_write),
    .ii_c3_din(init_block_AB_proc_U0_ii_c3_din),
    .ii_c3_num_data_valid(ii_c3_num_data_valid),
    .ii_c3_fifo_cap(ii_c3_fifo_cap),
    .ii_c3_full_n(ii_c3_full_n),
    .ii_c3_write(init_block_AB_proc_U0_ii_c3_write),
    .jj_c_din(init_block_AB_proc_U0_jj_c_din),
    .jj_c_num_data_valid(jj_c_num_data_valid),
    .jj_c_fifo_cap(jj_c_fifo_cap),
    .jj_c_full_n(jj_c_full_n),
    .jj_c_write(init_block_AB_proc_U0_jj_c_write),
    .jj_c4_din(init_block_AB_proc_U0_jj_c4_din),
    .jj_c4_num_data_valid(jj_c4_num_data_valid),
    .jj_c4_fifo_cap(jj_c4_fifo_cap),
    .jj_c4_full_n(jj_c4_full_n),
    .jj_c4_write(init_block_AB_proc_U0_jj_c4_write),
    .jj_c5_din(init_block_AB_proc_U0_jj_c5_din),
    .jj_c5_num_data_valid(jj_c5_num_data_valid),
    .jj_c5_fifo_cap(jj_c5_fifo_cap),
    .jj_c5_full_n(jj_c5_full_n),
    .jj_c5_write(init_block_AB_proc_U0_jj_c5_write),
    .jj_c6_din(init_block_AB_proc_U0_jj_c6_din),
    .jj_c6_num_data_valid(jj_c6_num_data_valid),
    .jj_c6_fifo_cap(jj_c6_fifo_cap),
    .jj_c6_full_n(jj_c6_full_n),
    .jj_c6_write(init_block_AB_proc_U0_jj_c6_write)
);

Bert_layer_systolic_array_k_64 systolic_array_k_64_U0(
    .block_A_loader_0_dout(block_A_loader_01_dout),
    .block_A_loader_0_empty_n(block_A_loader_01_empty_n),
    .block_A_loader_0_read(systolic_array_k_64_U0_block_A_loader_0_read),
    .block_A_loader_1_dout(block_A_loader_12_dout),
    .block_A_loader_1_empty_n(block_A_loader_12_empty_n),
    .block_A_loader_1_read(systolic_array_k_64_U0_block_A_loader_1_read),
    .block_A_loader_2_dout(block_A_loader_23_dout),
    .block_A_loader_2_empty_n(block_A_loader_23_empty_n),
    .block_A_loader_2_read(systolic_array_k_64_U0_block_A_loader_2_read),
    .block_A_loader_3_dout(block_A_loader_34_dout),
    .block_A_loader_3_empty_n(block_A_loader_34_empty_n),
    .block_A_loader_3_read(systolic_array_k_64_U0_block_A_loader_3_read),
    .block_B_loader_0_dout(block_B_loader_05_dout),
    .block_B_loader_0_empty_n(block_B_loader_05_empty_n),
    .block_B_loader_0_read(systolic_array_k_64_U0_block_B_loader_0_read),
    .block_B_loader_1_dout(block_B_loader_16_dout),
    .block_B_loader_1_empty_n(block_B_loader_16_empty_n),
    .block_B_loader_1_read(systolic_array_k_64_U0_block_B_loader_1_read),
    .block_B_loader_2_dout(block_B_loader_27_dout),
    .block_B_loader_2_empty_n(block_B_loader_27_empty_n),
    .block_B_loader_2_read(systolic_array_k_64_U0_block_B_loader_2_read),
    .block_B_loader_3_dout(block_B_loader_38_dout),
    .block_B_loader_3_empty_n(block_B_loader_38_empty_n),
    .block_B_loader_3_read(systolic_array_k_64_U0_block_B_loader_3_read),
    .block_C_drainer_0_din(systolic_array_k_64_U0_block_C_drainer_0_din),
    .block_C_drainer_0_full_n(block_C_drainer_09_full_n),
    .block_C_drainer_0_write(systolic_array_k_64_U0_block_C_drainer_0_write),
    .block_C_drainer_1_din(systolic_array_k_64_U0_block_C_drainer_1_din),
    .block_C_drainer_1_full_n(block_C_drainer_110_full_n),
    .block_C_drainer_1_write(systolic_array_k_64_U0_block_C_drainer_1_write),
    .block_C_drainer_2_din(systolic_array_k_64_U0_block_C_drainer_2_din),
    .block_C_drainer_2_full_n(block_C_drainer_211_full_n),
    .block_C_drainer_2_write(systolic_array_k_64_U0_block_C_drainer_2_write),
    .block_C_drainer_3_din(systolic_array_k_64_U0_block_C_drainer_3_din),
    .block_C_drainer_3_full_n(block_C_drainer_312_full_n),
    .block_C_drainer_3_write(systolic_array_k_64_U0_block_C_drainer_3_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(systolic_array_k_64_U0_ap_start),
    .ap_done(systolic_array_k_64_U0_ap_done),
    .ap_ready(systolic_array_k_64_U0_ap_ready),
    .ap_idle(systolic_array_k_64_U0_ap_idle),
    .ap_continue(systolic_array_k_64_U0_ap_continue)
);

Bert_layer_VITIS_LOOP_86_4_proc VITIS_LOOP_86_4_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_86_4_proc_U0_ap_start),
    .ap_done(VITIS_LOOP_86_4_proc_U0_ap_done),
    .ap_continue(VITIS_LOOP_86_4_proc_U0_ap_continue),
    .ap_idle(VITIS_LOOP_86_4_proc_U0_ap_idle),
    .ap_ready(VITIS_LOOP_86_4_proc_U0_ap_ready),
    .C_0_address0(VITIS_LOOP_86_4_proc_U0_C_0_address0),
    .C_0_ce0(VITIS_LOOP_86_4_proc_U0_C_0_ce0),
    .C_0_we0(VITIS_LOOP_86_4_proc_U0_C_0_we0),
    .C_0_d0(VITIS_LOOP_86_4_proc_U0_C_0_d0),
    .C_0_address1(VITIS_LOOP_86_4_proc_U0_C_0_address1),
    .C_0_ce1(VITIS_LOOP_86_4_proc_U0_C_0_ce1),
    .C_0_q1(C_0_q1),
    .block_C_drainer_09_dout(block_C_drainer_09_dout),
    .block_C_drainer_09_num_data_valid(block_C_drainer_09_num_data_valid),
    .block_C_drainer_09_fifo_cap(block_C_drainer_09_fifo_cap),
    .block_C_drainer_09_empty_n(block_C_drainer_09_empty_n),
    .block_C_drainer_09_read(VITIS_LOOP_86_4_proc_U0_block_C_drainer_09_read),
    .jj_dout(jj_c6_dout),
    .jj_num_data_valid(jj_c6_num_data_valid),
    .jj_fifo_cap(jj_c6_fifo_cap),
    .jj_empty_n(jj_c6_empty_n),
    .jj_read(VITIS_LOOP_86_4_proc_U0_jj_read),
    .ii_dout(ii_c3_dout),
    .ii_num_data_valid(ii_c3_num_data_valid),
    .ii_fifo_cap(ii_c3_fifo_cap),
    .ii_empty_n(ii_c3_empty_n),
    .ii_read(VITIS_LOOP_86_4_proc_U0_ii_read)
);

Bert_layer_VITIS_LOOP_86_4_proc25 VITIS_LOOP_86_4_proc25_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_86_4_proc25_U0_ap_start),
    .ap_done(VITIS_LOOP_86_4_proc25_U0_ap_done),
    .ap_continue(VITIS_LOOP_86_4_proc25_U0_ap_continue),
    .ap_idle(VITIS_LOOP_86_4_proc25_U0_ap_idle),
    .ap_ready(VITIS_LOOP_86_4_proc25_U0_ap_ready),
    .C_1_address0(VITIS_LOOP_86_4_proc25_U0_C_1_address0),
    .C_1_ce0(VITIS_LOOP_86_4_proc25_U0_C_1_ce0),
    .C_1_we0(VITIS_LOOP_86_4_proc25_U0_C_1_we0),
    .C_1_d0(VITIS_LOOP_86_4_proc25_U0_C_1_d0),
    .C_1_address1(VITIS_LOOP_86_4_proc25_U0_C_1_address1),
    .C_1_ce1(VITIS_LOOP_86_4_proc25_U0_C_1_ce1),
    .C_1_q1(C_1_q1),
    .block_C_drainer_110_dout(block_C_drainer_110_dout),
    .block_C_drainer_110_num_data_valid(block_C_drainer_110_num_data_valid),
    .block_C_drainer_110_fifo_cap(block_C_drainer_110_fifo_cap),
    .block_C_drainer_110_empty_n(block_C_drainer_110_empty_n),
    .block_C_drainer_110_read(VITIS_LOOP_86_4_proc25_U0_block_C_drainer_110_read),
    .jj_dout(jj_c5_dout),
    .jj_num_data_valid(jj_c5_num_data_valid),
    .jj_fifo_cap(jj_c5_fifo_cap),
    .jj_empty_n(jj_c5_empty_n),
    .jj_read(VITIS_LOOP_86_4_proc25_U0_jj_read),
    .ii_dout(ii_c2_dout),
    .ii_num_data_valid(ii_c2_num_data_valid),
    .ii_fifo_cap(ii_c2_fifo_cap),
    .ii_empty_n(ii_c2_empty_n),
    .ii_read(VITIS_LOOP_86_4_proc25_U0_ii_read)
);

Bert_layer_VITIS_LOOP_86_4_proc26 VITIS_LOOP_86_4_proc26_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_86_4_proc26_U0_ap_start),
    .ap_done(VITIS_LOOP_86_4_proc26_U0_ap_done),
    .ap_continue(VITIS_LOOP_86_4_proc26_U0_ap_continue),
    .ap_idle(VITIS_LOOP_86_4_proc26_U0_ap_idle),
    .ap_ready(VITIS_LOOP_86_4_proc26_U0_ap_ready),
    .C_2_address0(VITIS_LOOP_86_4_proc26_U0_C_2_address0),
    .C_2_ce0(VITIS_LOOP_86_4_proc26_U0_C_2_ce0),
    .C_2_we0(VITIS_LOOP_86_4_proc26_U0_C_2_we0),
    .C_2_d0(VITIS_LOOP_86_4_proc26_U0_C_2_d0),
    .C_2_address1(VITIS_LOOP_86_4_proc26_U0_C_2_address1),
    .C_2_ce1(VITIS_LOOP_86_4_proc26_U0_C_2_ce1),
    .C_2_q1(C_2_q1),
    .block_C_drainer_211_dout(block_C_drainer_211_dout),
    .block_C_drainer_211_num_data_valid(block_C_drainer_211_num_data_valid),
    .block_C_drainer_211_fifo_cap(block_C_drainer_211_fifo_cap),
    .block_C_drainer_211_empty_n(block_C_drainer_211_empty_n),
    .block_C_drainer_211_read(VITIS_LOOP_86_4_proc26_U0_block_C_drainer_211_read),
    .jj_dout(jj_c4_dout),
    .jj_num_data_valid(jj_c4_num_data_valid),
    .jj_fifo_cap(jj_c4_fifo_cap),
    .jj_empty_n(jj_c4_empty_n),
    .jj_read(VITIS_LOOP_86_4_proc26_U0_jj_read),
    .ii_dout(ii_c1_dout),
    .ii_num_data_valid(ii_c1_num_data_valid),
    .ii_fifo_cap(ii_c1_fifo_cap),
    .ii_empty_n(ii_c1_empty_n),
    .ii_read(VITIS_LOOP_86_4_proc26_U0_ii_read)
);

Bert_layer_VITIS_LOOP_86_4_proc27 VITIS_LOOP_86_4_proc27_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_86_4_proc27_U0_ap_start),
    .ap_done(VITIS_LOOP_86_4_proc27_U0_ap_done),
    .ap_continue(VITIS_LOOP_86_4_proc27_U0_ap_continue),
    .ap_idle(VITIS_LOOP_86_4_proc27_U0_ap_idle),
    .ap_ready(VITIS_LOOP_86_4_proc27_U0_ap_ready),
    .C_3_address0(VITIS_LOOP_86_4_proc27_U0_C_3_address0),
    .C_3_ce0(VITIS_LOOP_86_4_proc27_U0_C_3_ce0),
    .C_3_we0(VITIS_LOOP_86_4_proc27_U0_C_3_we0),
    .C_3_d0(VITIS_LOOP_86_4_proc27_U0_C_3_d0),
    .C_3_address1(VITIS_LOOP_86_4_proc27_U0_C_3_address1),
    .C_3_ce1(VITIS_LOOP_86_4_proc27_U0_C_3_ce1),
    .C_3_q1(C_3_q1),
    .block_C_drainer_312_dout(block_C_drainer_312_dout),
    .block_C_drainer_312_num_data_valid(block_C_drainer_312_num_data_valid),
    .block_C_drainer_312_fifo_cap(block_C_drainer_312_fifo_cap),
    .block_C_drainer_312_empty_n(block_C_drainer_312_empty_n),
    .block_C_drainer_312_read(VITIS_LOOP_86_4_proc27_U0_block_C_drainer_312_read),
    .jj_dout(jj_c_dout),
    .jj_num_data_valid(jj_c_num_data_valid),
    .jj_fifo_cap(jj_c_fifo_cap),
    .jj_empty_n(jj_c_empty_n),
    .jj_read(VITIS_LOOP_86_4_proc27_U0_jj_read),
    .ii_dout(ii_c_dout),
    .ii_num_data_valid(ii_c_num_data_valid),
    .ii_fifo_cap(ii_c_fifo_cap),
    .ii_empty_n(ii_c_empty_n),
    .ii_read(VITIS_LOOP_86_4_proc27_U0_ii_read)
);

Bert_layer_fifo_w8_d2_S_x1 block_A_loader_01_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc_U0_block_A_loader_01_din),
    .if_full_n(block_A_loader_01_full_n),
    .if_write(init_block_AB_proc_U0_block_A_loader_01_write),
    .if_dout(block_A_loader_01_dout),
    .if_num_data_valid(block_A_loader_01_num_data_valid),
    .if_fifo_cap(block_A_loader_01_fifo_cap),
    .if_empty_n(block_A_loader_01_empty_n),
    .if_read(systolic_array_k_64_U0_block_A_loader_0_read)
);

Bert_layer_fifo_w8_d2_S_x1 block_A_loader_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc_U0_block_A_loader_12_din),
    .if_full_n(block_A_loader_12_full_n),
    .if_write(init_block_AB_proc_U0_block_A_loader_12_write),
    .if_dout(block_A_loader_12_dout),
    .if_num_data_valid(block_A_loader_12_num_data_valid),
    .if_fifo_cap(block_A_loader_12_fifo_cap),
    .if_empty_n(block_A_loader_12_empty_n),
    .if_read(systolic_array_k_64_U0_block_A_loader_1_read)
);

Bert_layer_fifo_w8_d2_S_x1 block_A_loader_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc_U0_block_A_loader_23_din),
    .if_full_n(block_A_loader_23_full_n),
    .if_write(init_block_AB_proc_U0_block_A_loader_23_write),
    .if_dout(block_A_loader_23_dout),
    .if_num_data_valid(block_A_loader_23_num_data_valid),
    .if_fifo_cap(block_A_loader_23_fifo_cap),
    .if_empty_n(block_A_loader_23_empty_n),
    .if_read(systolic_array_k_64_U0_block_A_loader_2_read)
);

Bert_layer_fifo_w8_d2_S_x1 block_A_loader_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc_U0_block_A_loader_34_din),
    .if_full_n(block_A_loader_34_full_n),
    .if_write(init_block_AB_proc_U0_block_A_loader_34_write),
    .if_dout(block_A_loader_34_dout),
    .if_num_data_valid(block_A_loader_34_num_data_valid),
    .if_fifo_cap(block_A_loader_34_fifo_cap),
    .if_empty_n(block_A_loader_34_empty_n),
    .if_read(systolic_array_k_64_U0_block_A_loader_3_read)
);

Bert_layer_fifo_w8_d2_S_x1 block_B_loader_05_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc_U0_block_B_loader_05_din),
    .if_full_n(block_B_loader_05_full_n),
    .if_write(init_block_AB_proc_U0_block_B_loader_05_write),
    .if_dout(block_B_loader_05_dout),
    .if_num_data_valid(block_B_loader_05_num_data_valid),
    .if_fifo_cap(block_B_loader_05_fifo_cap),
    .if_empty_n(block_B_loader_05_empty_n),
    .if_read(systolic_array_k_64_U0_block_B_loader_0_read)
);

Bert_layer_fifo_w8_d2_S_x1 block_B_loader_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc_U0_block_B_loader_16_din),
    .if_full_n(block_B_loader_16_full_n),
    .if_write(init_block_AB_proc_U0_block_B_loader_16_write),
    .if_dout(block_B_loader_16_dout),
    .if_num_data_valid(block_B_loader_16_num_data_valid),
    .if_fifo_cap(block_B_loader_16_fifo_cap),
    .if_empty_n(block_B_loader_16_empty_n),
    .if_read(systolic_array_k_64_U0_block_B_loader_1_read)
);

Bert_layer_fifo_w8_d2_S_x1 block_B_loader_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc_U0_block_B_loader_27_din),
    .if_full_n(block_B_loader_27_full_n),
    .if_write(init_block_AB_proc_U0_block_B_loader_27_write),
    .if_dout(block_B_loader_27_dout),
    .if_num_data_valid(block_B_loader_27_num_data_valid),
    .if_fifo_cap(block_B_loader_27_fifo_cap),
    .if_empty_n(block_B_loader_27_empty_n),
    .if_read(systolic_array_k_64_U0_block_B_loader_2_read)
);

Bert_layer_fifo_w8_d2_S_x1 block_B_loader_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc_U0_block_B_loader_38_din),
    .if_full_n(block_B_loader_38_full_n),
    .if_write(init_block_AB_proc_U0_block_B_loader_38_write),
    .if_dout(block_B_loader_38_dout),
    .if_num_data_valid(block_B_loader_38_num_data_valid),
    .if_fifo_cap(block_B_loader_38_fifo_cap),
    .if_empty_n(block_B_loader_38_empty_n),
    .if_read(systolic_array_k_64_U0_block_B_loader_3_read)
);

Bert_layer_fifo_w2_d3_S ii_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc_U0_ii_c_din),
    .if_full_n(ii_c_full_n),
    .if_write(init_block_AB_proc_U0_ii_c_write),
    .if_dout(ii_c_dout),
    .if_num_data_valid(ii_c_num_data_valid),
    .if_fifo_cap(ii_c_fifo_cap),
    .if_empty_n(ii_c_empty_n),
    .if_read(VITIS_LOOP_86_4_proc27_U0_ii_read)
);

Bert_layer_fifo_w2_d3_S ii_c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc_U0_ii_c1_din),
    .if_full_n(ii_c1_full_n),
    .if_write(init_block_AB_proc_U0_ii_c1_write),
    .if_dout(ii_c1_dout),
    .if_num_data_valid(ii_c1_num_data_valid),
    .if_fifo_cap(ii_c1_fifo_cap),
    .if_empty_n(ii_c1_empty_n),
    .if_read(VITIS_LOOP_86_4_proc26_U0_ii_read)
);

Bert_layer_fifo_w2_d3_S ii_c2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc_U0_ii_c2_din),
    .if_full_n(ii_c2_full_n),
    .if_write(init_block_AB_proc_U0_ii_c2_write),
    .if_dout(ii_c2_dout),
    .if_num_data_valid(ii_c2_num_data_valid),
    .if_fifo_cap(ii_c2_fifo_cap),
    .if_empty_n(ii_c2_empty_n),
    .if_read(VITIS_LOOP_86_4_proc25_U0_ii_read)
);

Bert_layer_fifo_w2_d3_S ii_c3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc_U0_ii_c3_din),
    .if_full_n(ii_c3_full_n),
    .if_write(init_block_AB_proc_U0_ii_c3_write),
    .if_dout(ii_c3_dout),
    .if_num_data_valid(ii_c3_num_data_valid),
    .if_fifo_cap(ii_c3_fifo_cap),
    .if_empty_n(ii_c3_empty_n),
    .if_read(VITIS_LOOP_86_4_proc_U0_ii_read)
);

Bert_layer_fifo_w2_d3_S jj_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc_U0_jj_c_din),
    .if_full_n(jj_c_full_n),
    .if_write(init_block_AB_proc_U0_jj_c_write),
    .if_dout(jj_c_dout),
    .if_num_data_valid(jj_c_num_data_valid),
    .if_fifo_cap(jj_c_fifo_cap),
    .if_empty_n(jj_c_empty_n),
    .if_read(VITIS_LOOP_86_4_proc27_U0_jj_read)
);

Bert_layer_fifo_w2_d3_S jj_c4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc_U0_jj_c4_din),
    .if_full_n(jj_c4_full_n),
    .if_write(init_block_AB_proc_U0_jj_c4_write),
    .if_dout(jj_c4_dout),
    .if_num_data_valid(jj_c4_num_data_valid),
    .if_fifo_cap(jj_c4_fifo_cap),
    .if_empty_n(jj_c4_empty_n),
    .if_read(VITIS_LOOP_86_4_proc26_U0_jj_read)
);

Bert_layer_fifo_w2_d3_S jj_c5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc_U0_jj_c5_din),
    .if_full_n(jj_c5_full_n),
    .if_write(init_block_AB_proc_U0_jj_c5_write),
    .if_dout(jj_c5_dout),
    .if_num_data_valid(jj_c5_num_data_valid),
    .if_fifo_cap(jj_c5_fifo_cap),
    .if_empty_n(jj_c5_empty_n),
    .if_read(VITIS_LOOP_86_4_proc25_U0_jj_read)
);

Bert_layer_fifo_w2_d3_S jj_c6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc_U0_jj_c6_din),
    .if_full_n(jj_c6_full_n),
    .if_write(init_block_AB_proc_U0_jj_c6_write),
    .if_dout(jj_c6_dout),
    .if_num_data_valid(jj_c6_num_data_valid),
    .if_fifo_cap(jj_c6_fifo_cap),
    .if_empty_n(jj_c6_empty_n),
    .if_read(VITIS_LOOP_86_4_proc_U0_jj_read)
);

Bert_layer_fifo_w24_d2_S_x block_C_drainer_09_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_array_k_64_U0_block_C_drainer_0_din),
    .if_full_n(block_C_drainer_09_full_n),
    .if_write(systolic_array_k_64_U0_block_C_drainer_0_write),
    .if_dout(block_C_drainer_09_dout),
    .if_num_data_valid(block_C_drainer_09_num_data_valid),
    .if_fifo_cap(block_C_drainer_09_fifo_cap),
    .if_empty_n(block_C_drainer_09_empty_n),
    .if_read(VITIS_LOOP_86_4_proc_U0_block_C_drainer_09_read)
);

Bert_layer_fifo_w24_d2_S_x block_C_drainer_110_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_array_k_64_U0_block_C_drainer_1_din),
    .if_full_n(block_C_drainer_110_full_n),
    .if_write(systolic_array_k_64_U0_block_C_drainer_1_write),
    .if_dout(block_C_drainer_110_dout),
    .if_num_data_valid(block_C_drainer_110_num_data_valid),
    .if_fifo_cap(block_C_drainer_110_fifo_cap),
    .if_empty_n(block_C_drainer_110_empty_n),
    .if_read(VITIS_LOOP_86_4_proc25_U0_block_C_drainer_110_read)
);

Bert_layer_fifo_w24_d2_S_x block_C_drainer_211_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_array_k_64_U0_block_C_drainer_2_din),
    .if_full_n(block_C_drainer_211_full_n),
    .if_write(systolic_array_k_64_U0_block_C_drainer_2_write),
    .if_dout(block_C_drainer_211_dout),
    .if_num_data_valid(block_C_drainer_211_num_data_valid),
    .if_fifo_cap(block_C_drainer_211_fifo_cap),
    .if_empty_n(block_C_drainer_211_empty_n),
    .if_read(VITIS_LOOP_86_4_proc26_U0_block_C_drainer_211_read)
);

Bert_layer_fifo_w24_d2_S_x block_C_drainer_312_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_array_k_64_U0_block_C_drainer_3_din),
    .if_full_n(block_C_drainer_312_full_n),
    .if_write(systolic_array_k_64_U0_block_C_drainer_3_write),
    .if_dout(block_C_drainer_312_dout),
    .if_num_data_valid(block_C_drainer_312_num_data_valid),
    .if_fifo_cap(block_C_drainer_312_fifo_cap),
    .if_empty_n(block_C_drainer_312_empty_n),
    .if_read(VITIS_LOOP_86_4_proc27_U0_block_C_drainer_312_read)
);

Bert_layer_start_for_systolic_array_k_64_U0 start_for_systolic_array_k_64_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_systolic_array_k_64_U0_din),
    .if_full_n(start_for_systolic_array_k_64_U0_full_n),
    .if_write(init_block_AB_proc_U0_start_write),
    .if_dout(start_for_systolic_array_k_64_U0_dout),
    .if_empty_n(start_for_systolic_array_k_64_U0_empty_n),
    .if_read(systolic_array_k_64_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_86_4_proc25_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_86_4_proc25_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_86_4_proc25_U0_ap_ready <= ap_sync_VITIS_LOOP_86_4_proc25_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_86_4_proc26_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_86_4_proc26_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_86_4_proc26_U0_ap_ready <= ap_sync_VITIS_LOOP_86_4_proc26_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_86_4_proc27_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_86_4_proc27_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_86_4_proc27_U0_ap_ready <= ap_sync_VITIS_LOOP_86_4_proc27_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_86_4_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_86_4_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_86_4_proc_U0_ap_ready <= ap_sync_VITIS_LOOP_86_4_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_init_block_AB_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_init_block_AB_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_init_block_AB_proc_U0_ap_ready <= ap_sync_init_block_AB_proc_U0_ap_ready;
        end
    end
end

assign A_0_address0 = init_block_AB_proc_U0_A_0_address0;

assign A_0_address1 = 8'd0;

assign A_0_ce0 = init_block_AB_proc_U0_A_0_ce0;

assign A_0_ce1 = 1'b0;

assign A_0_d0 = 8'd0;

assign A_0_d1 = 8'd0;

assign A_0_we0 = 1'b0;

assign A_0_we1 = 1'b0;

assign A_1_address0 = init_block_AB_proc_U0_A_1_address0;

assign A_1_address1 = 8'd0;

assign A_1_ce0 = init_block_AB_proc_U0_A_1_ce0;

assign A_1_ce1 = 1'b0;

assign A_1_d0 = 8'd0;

assign A_1_d1 = 8'd0;

assign A_1_we0 = 1'b0;

assign A_1_we1 = 1'b0;

assign A_2_address0 = init_block_AB_proc_U0_A_2_address0;

assign A_2_address1 = 8'd0;

assign A_2_ce0 = init_block_AB_proc_U0_A_2_ce0;

assign A_2_ce1 = 1'b0;

assign A_2_d0 = 8'd0;

assign A_2_d1 = 8'd0;

assign A_2_we0 = 1'b0;

assign A_2_we1 = 1'b0;

assign A_3_address0 = init_block_AB_proc_U0_A_3_address0;

assign A_3_address1 = 8'd0;

assign A_3_ce0 = init_block_AB_proc_U0_A_3_ce0;

assign A_3_ce1 = 1'b0;

assign A_3_d0 = 8'd0;

assign A_3_d1 = 8'd0;

assign A_3_we0 = 1'b0;

assign A_3_we1 = 1'b0;

assign B_0_address0 = init_block_AB_proc_U0_B_0_address0;

assign B_0_address1 = 8'd0;

assign B_0_ce0 = init_block_AB_proc_U0_B_0_ce0;

assign B_0_ce1 = 1'b0;

assign B_0_d0 = 8'd0;

assign B_0_d1 = 8'd0;

assign B_0_we0 = 1'b0;

assign B_0_we1 = 1'b0;

assign B_1_address0 = init_block_AB_proc_U0_B_1_address0;

assign B_1_address1 = 8'd0;

assign B_1_ce0 = init_block_AB_proc_U0_B_1_ce0;

assign B_1_ce1 = 1'b0;

assign B_1_d0 = 8'd0;

assign B_1_d1 = 8'd0;

assign B_1_we0 = 1'b0;

assign B_1_we1 = 1'b0;

assign B_2_address0 = init_block_AB_proc_U0_B_2_address0;

assign B_2_address1 = 8'd0;

assign B_2_ce0 = init_block_AB_proc_U0_B_2_ce0;

assign B_2_ce1 = 1'b0;

assign B_2_d0 = 8'd0;

assign B_2_d1 = 8'd0;

assign B_2_we0 = 1'b0;

assign B_2_we1 = 1'b0;

assign B_3_address0 = init_block_AB_proc_U0_B_3_address0;

assign B_3_address1 = 8'd0;

assign B_3_ce0 = init_block_AB_proc_U0_B_3_ce0;

assign B_3_ce1 = 1'b0;

assign B_3_d0 = 8'd0;

assign B_3_d1 = 8'd0;

assign B_3_we0 = 1'b0;

assign B_3_we1 = 1'b0;

assign C_0_address0 = VITIS_LOOP_86_4_proc_U0_C_0_address0;

assign C_0_address1 = VITIS_LOOP_86_4_proc_U0_C_0_address1;

assign C_0_ce0 = VITIS_LOOP_86_4_proc_U0_C_0_ce0;

assign C_0_ce1 = VITIS_LOOP_86_4_proc_U0_C_0_ce1;

assign C_0_d0 = VITIS_LOOP_86_4_proc_U0_C_0_d0;

assign C_0_d1 = 24'd0;

assign C_0_we0 = VITIS_LOOP_86_4_proc_U0_C_0_we0;

assign C_0_we1 = 1'b0;

assign C_1_address0 = VITIS_LOOP_86_4_proc25_U0_C_1_address0;

assign C_1_address1 = VITIS_LOOP_86_4_proc25_U0_C_1_address1;

assign C_1_ce0 = VITIS_LOOP_86_4_proc25_U0_C_1_ce0;

assign C_1_ce1 = VITIS_LOOP_86_4_proc25_U0_C_1_ce1;

assign C_1_d0 = VITIS_LOOP_86_4_proc25_U0_C_1_d0;

assign C_1_d1 = 24'd0;

assign C_1_we0 = VITIS_LOOP_86_4_proc25_U0_C_1_we0;

assign C_1_we1 = 1'b0;

assign C_2_address0 = VITIS_LOOP_86_4_proc26_U0_C_2_address0;

assign C_2_address1 = VITIS_LOOP_86_4_proc26_U0_C_2_address1;

assign C_2_ce0 = VITIS_LOOP_86_4_proc26_U0_C_2_ce0;

assign C_2_ce1 = VITIS_LOOP_86_4_proc26_U0_C_2_ce1;

assign C_2_d0 = VITIS_LOOP_86_4_proc26_U0_C_2_d0;

assign C_2_d1 = 24'd0;

assign C_2_we0 = VITIS_LOOP_86_4_proc26_U0_C_2_we0;

assign C_2_we1 = 1'b0;

assign C_3_address0 = VITIS_LOOP_86_4_proc27_U0_C_3_address0;

assign C_3_address1 = VITIS_LOOP_86_4_proc27_U0_C_3_address1;

assign C_3_ce0 = VITIS_LOOP_86_4_proc27_U0_C_3_ce0;

assign C_3_ce1 = VITIS_LOOP_86_4_proc27_U0_C_3_ce1;

assign C_3_d0 = VITIS_LOOP_86_4_proc27_U0_C_3_d0;

assign C_3_d1 = 24'd0;

assign C_3_we0 = VITIS_LOOP_86_4_proc27_U0_C_3_we0;

assign C_3_we1 = 1'b0;

assign VITIS_LOOP_86_4_proc25_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_86_4_proc25_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_86_4_proc25_U0_ap_ready ^ 1'b1) & ap_start);

assign VITIS_LOOP_86_4_proc26_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_86_4_proc26_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_86_4_proc26_U0_ap_ready ^ 1'b1) & ap_start);

assign VITIS_LOOP_86_4_proc27_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_86_4_proc27_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_86_4_proc27_U0_ap_ready ^ 1'b1) & ap_start);

assign VITIS_LOOP_86_4_proc_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_86_4_proc_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_86_4_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign ap_done = ap_sync_done;

assign ap_idle = (systolic_array_k_64_U0_ap_idle & init_block_AB_proc_U0_ap_idle & VITIS_LOOP_86_4_proc_U0_ap_idle & VITIS_LOOP_86_4_proc27_U0_ap_idle & VITIS_LOOP_86_4_proc26_U0_ap_idle & VITIS_LOOP_86_4_proc25_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_VITIS_LOOP_86_4_proc25_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_86_4_proc25_U0_ap_ready | VITIS_LOOP_86_4_proc25_U0_ap_ready);

assign ap_sync_VITIS_LOOP_86_4_proc26_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_86_4_proc26_U0_ap_ready | VITIS_LOOP_86_4_proc26_U0_ap_ready);

assign ap_sync_VITIS_LOOP_86_4_proc27_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_86_4_proc27_U0_ap_ready | VITIS_LOOP_86_4_proc27_U0_ap_ready);

assign ap_sync_VITIS_LOOP_86_4_proc_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_86_4_proc_U0_ap_ready | VITIS_LOOP_86_4_proc_U0_ap_ready);

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (VITIS_LOOP_86_4_proc_U0_ap_done & VITIS_LOOP_86_4_proc27_U0_ap_done & VITIS_LOOP_86_4_proc26_U0_ap_done & VITIS_LOOP_86_4_proc25_U0_ap_done);

assign ap_sync_init_block_AB_proc_U0_ap_ready = (init_block_AB_proc_U0_ap_ready | ap_sync_reg_init_block_AB_proc_U0_ap_ready);

assign ap_sync_ready = (ap_sync_init_block_AB_proc_U0_ap_ready & ap_sync_VITIS_LOOP_86_4_proc_U0_ap_ready & ap_sync_VITIS_LOOP_86_4_proc27_U0_ap_ready & ap_sync_VITIS_LOOP_86_4_proc26_U0_ap_ready & ap_sync_VITIS_LOOP_86_4_proc25_U0_ap_ready);

assign init_block_AB_proc_U0_ap_continue = 1'b1;

assign init_block_AB_proc_U0_ap_start = ((ap_sync_reg_init_block_AB_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign start_for_systolic_array_k_64_U0_din = 1'b1;

assign systolic_array_k_64_U0_ap_continue = 1'b1;

assign systolic_array_k_64_U0_ap_start = start_for_systolic_array_k_64_U0_empty_n;

endmodule //Bert_layer_dataflow_in_loop_VITIS_LOOP_66_1
