
Zad_zaliczeniowe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009010  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e0  080091e0  080091e0  0000a1e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093c0  080093c0  0000b1f8  2**0
                  CONTENTS
  4 .ARM          00000008  080093c0  080093c0  0000a3c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093c8  080093c8  0000b1f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093c8  080093c8  0000a3c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080093cc  080093cc  0000a3cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b8  20000000  080093d0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200000b8  08009488  0000b0b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000158  08009528  0000b158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000b1c  200001f8  080095c8  0000b1f8  2**3
                  ALLOC
 12 ._user_heap_stack 00000604  20000d14  080095c8  0000bd14  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0000b1f8  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001be1a  00000000  00000000  0000b228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003ca4  00000000  00000000  00027042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001670  00000000  00000000  0002ace8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000116e  00000000  00000000  0002c358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029daa  00000000  00000000  0002d4c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001dbdf  00000000  00000000  00057270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000fd6e2  00000000  00000000  00074e4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00172531  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006604  00000000  00000000  00172574  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000098  00000000  00000000  00178b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f8 	.word	0x200001f8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080091c8 	.word	0x080091c8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001fc 	.word	0x200001fc
 800020c:	080091c8 	.word	0x080091c8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_d2iz>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b64:	d215      	bcs.n	8000b92 <__aeabi_d2iz+0x36>
 8000b66:	d511      	bpl.n	8000b8c <__aeabi_d2iz+0x30>
 8000b68:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b70:	d912      	bls.n	8000b98 <__aeabi_d2iz+0x3c>
 8000b72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	4770      	bx	lr
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b96:	d105      	bne.n	8000ba4 <__aeabi_d2iz+0x48>
 8000b98:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b9c:	bf08      	it	eq
 8000b9e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_d2uiz>:
 8000bac:	004a      	lsls	r2, r1, #1
 8000bae:	d211      	bcs.n	8000bd4 <__aeabi_d2uiz+0x28>
 8000bb0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb4:	d211      	bcs.n	8000bda <__aeabi_d2uiz+0x2e>
 8000bb6:	d50d      	bpl.n	8000bd4 <__aeabi_d2uiz+0x28>
 8000bb8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bbc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc0:	d40e      	bmi.n	8000be0 <__aeabi_d2uiz+0x34>
 8000bc2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	4770      	bx	lr
 8000bd4:	f04f 0000 	mov.w	r0, #0
 8000bd8:	4770      	bx	lr
 8000bda:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bde:	d102      	bne.n	8000be6 <__aeabi_d2uiz+0x3a>
 8000be0:	f04f 30ff 	mov.w	r0, #4294967295
 8000be4:	4770      	bx	lr
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	4770      	bx	lr

08000bec <__aeabi_d2f>:
 8000bec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf4:	bf24      	itt	cs
 8000bf6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bfa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfe:	d90d      	bls.n	8000c1c <__aeabi_d2f+0x30>
 8000c00:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c04:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c08:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c0c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c10:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c14:	bf08      	it	eq
 8000c16:	f020 0001 	biceq.w	r0, r0, #1
 8000c1a:	4770      	bx	lr
 8000c1c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c20:	d121      	bne.n	8000c66 <__aeabi_d2f+0x7a>
 8000c22:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c26:	bfbc      	itt	lt
 8000c28:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c2c:	4770      	bxlt	lr
 8000c2e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c32:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c36:	f1c2 0218 	rsb	r2, r2, #24
 8000c3a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c42:	fa20 f002 	lsr.w	r0, r0, r2
 8000c46:	bf18      	it	ne
 8000c48:	f040 0001 	orrne.w	r0, r0, #1
 8000c4c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c50:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c54:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c58:	ea40 000c 	orr.w	r0, r0, ip
 8000c5c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c64:	e7cc      	b.n	8000c00 <__aeabi_d2f+0x14>
 8000c66:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c6a:	d107      	bne.n	8000c7c <__aeabi_d2f+0x90>
 8000c6c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c70:	bf1e      	ittt	ne
 8000c72:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c76:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c7a:	4770      	bxne	lr
 8000c7c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c80:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c84:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop

08000c8c <__aeabi_uldivmod>:
 8000c8c:	b953      	cbnz	r3, 8000ca4 <__aeabi_uldivmod+0x18>
 8000c8e:	b94a      	cbnz	r2, 8000ca4 <__aeabi_uldivmod+0x18>
 8000c90:	2900      	cmp	r1, #0
 8000c92:	bf08      	it	eq
 8000c94:	2800      	cmpeq	r0, #0
 8000c96:	bf1c      	itt	ne
 8000c98:	f04f 31ff 	movne.w	r1, #4294967295
 8000c9c:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca0:	f000 b96a 	b.w	8000f78 <__aeabi_idiv0>
 8000ca4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cac:	f000 f806 	bl	8000cbc <__udivmoddi4>
 8000cb0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb8:	b004      	add	sp, #16
 8000cba:	4770      	bx	lr

08000cbc <__udivmoddi4>:
 8000cbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cc0:	9d08      	ldr	r5, [sp, #32]
 8000cc2:	460c      	mov	r4, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14e      	bne.n	8000d66 <__udivmoddi4+0xaa>
 8000cc8:	4694      	mov	ip, r2
 8000cca:	458c      	cmp	ip, r1
 8000ccc:	4686      	mov	lr, r0
 8000cce:	fab2 f282 	clz	r2, r2
 8000cd2:	d962      	bls.n	8000d9a <__udivmoddi4+0xde>
 8000cd4:	b14a      	cbz	r2, 8000cea <__udivmoddi4+0x2e>
 8000cd6:	f1c2 0320 	rsb	r3, r2, #32
 8000cda:	4091      	lsls	r1, r2
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce4:	4319      	orrs	r1, r3
 8000ce6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cee:	fa1f f68c 	uxth.w	r6, ip
 8000cf2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cfa:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d02:	fb04 f106 	mul.w	r1, r4, r6
 8000d06:	4299      	cmp	r1, r3
 8000d08:	d90a      	bls.n	8000d20 <__udivmoddi4+0x64>
 8000d0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d12:	f080 8112 	bcs.w	8000f3a <__udivmoddi4+0x27e>
 8000d16:	4299      	cmp	r1, r3
 8000d18:	f240 810f 	bls.w	8000f3a <__udivmoddi4+0x27e>
 8000d1c:	3c02      	subs	r4, #2
 8000d1e:	4463      	add	r3, ip
 8000d20:	1a59      	subs	r1, r3, r1
 8000d22:	fa1f f38e 	uxth.w	r3, lr
 8000d26:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d2a:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d32:	fb00 f606 	mul.w	r6, r0, r6
 8000d36:	429e      	cmp	r6, r3
 8000d38:	d90a      	bls.n	8000d50 <__udivmoddi4+0x94>
 8000d3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d42:	f080 80fc 	bcs.w	8000f3e <__udivmoddi4+0x282>
 8000d46:	429e      	cmp	r6, r3
 8000d48:	f240 80f9 	bls.w	8000f3e <__udivmoddi4+0x282>
 8000d4c:	4463      	add	r3, ip
 8000d4e:	3802      	subs	r0, #2
 8000d50:	1b9b      	subs	r3, r3, r6
 8000d52:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d56:	2100      	movs	r1, #0
 8000d58:	b11d      	cbz	r5, 8000d62 <__udivmoddi4+0xa6>
 8000d5a:	40d3      	lsrs	r3, r2
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	e9c5 3200 	strd	r3, r2, [r5]
 8000d62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d66:	428b      	cmp	r3, r1
 8000d68:	d905      	bls.n	8000d76 <__udivmoddi4+0xba>
 8000d6a:	b10d      	cbz	r5, 8000d70 <__udivmoddi4+0xb4>
 8000d6c:	e9c5 0100 	strd	r0, r1, [r5]
 8000d70:	2100      	movs	r1, #0
 8000d72:	4608      	mov	r0, r1
 8000d74:	e7f5      	b.n	8000d62 <__udivmoddi4+0xa6>
 8000d76:	fab3 f183 	clz	r1, r3
 8000d7a:	2900      	cmp	r1, #0
 8000d7c:	d146      	bne.n	8000e0c <__udivmoddi4+0x150>
 8000d7e:	42a3      	cmp	r3, r4
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xcc>
 8000d82:	4290      	cmp	r0, r2
 8000d84:	f0c0 80f0 	bcc.w	8000f68 <__udivmoddi4+0x2ac>
 8000d88:	1a86      	subs	r6, r0, r2
 8000d8a:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	2d00      	cmp	r5, #0
 8000d92:	d0e6      	beq.n	8000d62 <__udivmoddi4+0xa6>
 8000d94:	e9c5 6300 	strd	r6, r3, [r5]
 8000d98:	e7e3      	b.n	8000d62 <__udivmoddi4+0xa6>
 8000d9a:	2a00      	cmp	r2, #0
 8000d9c:	f040 8090 	bne.w	8000ec0 <__udivmoddi4+0x204>
 8000da0:	eba1 040c 	sub.w	r4, r1, ip
 8000da4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da8:	fa1f f78c 	uxth.w	r7, ip
 8000dac:	2101      	movs	r1, #1
 8000dae:	fbb4 f6f8 	udiv	r6, r4, r8
 8000db2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db6:	fb08 4416 	mls	r4, r8, r6, r4
 8000dba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dbe:	fb07 f006 	mul.w	r0, r7, r6
 8000dc2:	4298      	cmp	r0, r3
 8000dc4:	d908      	bls.n	8000dd8 <__udivmoddi4+0x11c>
 8000dc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dca:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dce:	d202      	bcs.n	8000dd6 <__udivmoddi4+0x11a>
 8000dd0:	4298      	cmp	r0, r3
 8000dd2:	f200 80cd 	bhi.w	8000f70 <__udivmoddi4+0x2b4>
 8000dd6:	4626      	mov	r6, r4
 8000dd8:	1a1c      	subs	r4, r3, r0
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb4 f0f8 	udiv	r0, r4, r8
 8000de2:	fb08 4410 	mls	r4, r8, r0, r4
 8000de6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dea:	fb00 f707 	mul.w	r7, r0, r7
 8000dee:	429f      	cmp	r7, r3
 8000df0:	d908      	bls.n	8000e04 <__udivmoddi4+0x148>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x146>
 8000dfc:	429f      	cmp	r7, r3
 8000dfe:	f200 80b0 	bhi.w	8000f62 <__udivmoddi4+0x2a6>
 8000e02:	4620      	mov	r0, r4
 8000e04:	1bdb      	subs	r3, r3, r7
 8000e06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e0a:	e7a5      	b.n	8000d58 <__udivmoddi4+0x9c>
 8000e0c:	f1c1 0620 	rsb	r6, r1, #32
 8000e10:	408b      	lsls	r3, r1
 8000e12:	fa22 f706 	lsr.w	r7, r2, r6
 8000e16:	431f      	orrs	r7, r3
 8000e18:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e1c:	fa04 f301 	lsl.w	r3, r4, r1
 8000e20:	ea43 030c 	orr.w	r3, r3, ip
 8000e24:	40f4      	lsrs	r4, r6
 8000e26:	fa00 f801 	lsl.w	r8, r0, r1
 8000e2a:	0c38      	lsrs	r0, r7, #16
 8000e2c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e30:	fbb4 fef0 	udiv	lr, r4, r0
 8000e34:	fa1f fc87 	uxth.w	ip, r7
 8000e38:	fb00 441e 	mls	r4, r0, lr, r4
 8000e3c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e40:	fb0e f90c 	mul.w	r9, lr, ip
 8000e44:	45a1      	cmp	r9, r4
 8000e46:	fa02 f201 	lsl.w	r2, r2, r1
 8000e4a:	d90a      	bls.n	8000e62 <__udivmoddi4+0x1a6>
 8000e4c:	193c      	adds	r4, r7, r4
 8000e4e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e52:	f080 8084 	bcs.w	8000f5e <__udivmoddi4+0x2a2>
 8000e56:	45a1      	cmp	r9, r4
 8000e58:	f240 8081 	bls.w	8000f5e <__udivmoddi4+0x2a2>
 8000e5c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e60:	443c      	add	r4, r7
 8000e62:	eba4 0409 	sub.w	r4, r4, r9
 8000e66:	fa1f f983 	uxth.w	r9, r3
 8000e6a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6e:	fb00 4413 	mls	r4, r0, r3, r4
 8000e72:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e76:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e7a:	45a4      	cmp	ip, r4
 8000e7c:	d907      	bls.n	8000e8e <__udivmoddi4+0x1d2>
 8000e7e:	193c      	adds	r4, r7, r4
 8000e80:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e84:	d267      	bcs.n	8000f56 <__udivmoddi4+0x29a>
 8000e86:	45a4      	cmp	ip, r4
 8000e88:	d965      	bls.n	8000f56 <__udivmoddi4+0x29a>
 8000e8a:	3b02      	subs	r3, #2
 8000e8c:	443c      	add	r4, r7
 8000e8e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e92:	fba0 9302 	umull	r9, r3, r0, r2
 8000e96:	eba4 040c 	sub.w	r4, r4, ip
 8000e9a:	429c      	cmp	r4, r3
 8000e9c:	46ce      	mov	lr, r9
 8000e9e:	469c      	mov	ip, r3
 8000ea0:	d351      	bcc.n	8000f46 <__udivmoddi4+0x28a>
 8000ea2:	d04e      	beq.n	8000f42 <__udivmoddi4+0x286>
 8000ea4:	b155      	cbz	r5, 8000ebc <__udivmoddi4+0x200>
 8000ea6:	ebb8 030e 	subs.w	r3, r8, lr
 8000eaa:	eb64 040c 	sbc.w	r4, r4, ip
 8000eae:	fa04 f606 	lsl.w	r6, r4, r6
 8000eb2:	40cb      	lsrs	r3, r1
 8000eb4:	431e      	orrs	r6, r3
 8000eb6:	40cc      	lsrs	r4, r1
 8000eb8:	e9c5 6400 	strd	r6, r4, [r5]
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	e750      	b.n	8000d62 <__udivmoddi4+0xa6>
 8000ec0:	f1c2 0320 	rsb	r3, r2, #32
 8000ec4:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ecc:	fa24 f303 	lsr.w	r3, r4, r3
 8000ed0:	4094      	lsls	r4, r2
 8000ed2:	430c      	orrs	r4, r1
 8000ed4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000edc:	fa1f f78c 	uxth.w	r7, ip
 8000ee0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee4:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee8:	0c23      	lsrs	r3, r4, #16
 8000eea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eee:	fb00 f107 	mul.w	r1, r0, r7
 8000ef2:	4299      	cmp	r1, r3
 8000ef4:	d908      	bls.n	8000f08 <__udivmoddi4+0x24c>
 8000ef6:	eb1c 0303 	adds.w	r3, ip, r3
 8000efa:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efe:	d22c      	bcs.n	8000f5a <__udivmoddi4+0x29e>
 8000f00:	4299      	cmp	r1, r3
 8000f02:	d92a      	bls.n	8000f5a <__udivmoddi4+0x29e>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4463      	add	r3, ip
 8000f08:	1a5b      	subs	r3, r3, r1
 8000f0a:	b2a4      	uxth	r4, r4
 8000f0c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f10:	fb08 3311 	mls	r3, r8, r1, r3
 8000f14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f18:	fb01 f307 	mul.w	r3, r1, r7
 8000f1c:	42a3      	cmp	r3, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x276>
 8000f20:	eb1c 0404 	adds.w	r4, ip, r4
 8000f24:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f28:	d213      	bcs.n	8000f52 <__udivmoddi4+0x296>
 8000f2a:	42a3      	cmp	r3, r4
 8000f2c:	d911      	bls.n	8000f52 <__udivmoddi4+0x296>
 8000f2e:	3902      	subs	r1, #2
 8000f30:	4464      	add	r4, ip
 8000f32:	1ae4      	subs	r4, r4, r3
 8000f34:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f38:	e739      	b.n	8000dae <__udivmoddi4+0xf2>
 8000f3a:	4604      	mov	r4, r0
 8000f3c:	e6f0      	b.n	8000d20 <__udivmoddi4+0x64>
 8000f3e:	4608      	mov	r0, r1
 8000f40:	e706      	b.n	8000d50 <__udivmoddi4+0x94>
 8000f42:	45c8      	cmp	r8, r9
 8000f44:	d2ae      	bcs.n	8000ea4 <__udivmoddi4+0x1e8>
 8000f46:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f4a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4e:	3801      	subs	r0, #1
 8000f50:	e7a8      	b.n	8000ea4 <__udivmoddi4+0x1e8>
 8000f52:	4631      	mov	r1, r6
 8000f54:	e7ed      	b.n	8000f32 <__udivmoddi4+0x276>
 8000f56:	4603      	mov	r3, r0
 8000f58:	e799      	b.n	8000e8e <__udivmoddi4+0x1d2>
 8000f5a:	4630      	mov	r0, r6
 8000f5c:	e7d4      	b.n	8000f08 <__udivmoddi4+0x24c>
 8000f5e:	46d6      	mov	lr, sl
 8000f60:	e77f      	b.n	8000e62 <__udivmoddi4+0x1a6>
 8000f62:	4463      	add	r3, ip
 8000f64:	3802      	subs	r0, #2
 8000f66:	e74d      	b.n	8000e04 <__udivmoddi4+0x148>
 8000f68:	4606      	mov	r6, r0
 8000f6a:	4623      	mov	r3, r4
 8000f6c:	4608      	mov	r0, r1
 8000f6e:	e70f      	b.n	8000d90 <__udivmoddi4+0xd4>
 8000f70:	3e02      	subs	r6, #2
 8000f72:	4463      	add	r3, ip
 8000f74:	e730      	b.n	8000dd8 <__udivmoddi4+0x11c>
 8000f76:	bf00      	nop

08000f78 <__aeabi_idiv0>:
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop

08000f7c <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f000 fa47 	bl	8001418 <null_ptr_check>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 8000f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d117      	bne.n	8000fc6 <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8000f96:	6879      	ldr	r1, [r7, #4]
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	20d0      	movs	r0, #208	@ 0xd0
 8000f9e:	f000 f818 	bl	8000fd2 <bmp2_get_regs>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 8000fa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d10b      	bne.n	8000fc6 <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	2b58      	cmp	r3, #88	@ 0x58
 8000fb4:	d105      	bne.n	8000fc2 <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f000 fa79 	bl	80014ae <get_calib_param>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	73fb      	strb	r3, [r7, #15]
 8000fc0:	e001      	b.n	8000fc6 <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 8000fc2:	23fc      	movs	r3, #252	@ 0xfc
 8000fc4:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8000fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3710      	adds	r7, #16
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}

08000fd2 <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8000fd2:	b590      	push	{r4, r7, lr}
 8000fd4:	b087      	sub	sp, #28
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	60b9      	str	r1, [r7, #8]
 8000fda:	607a      	str	r2, [r7, #4]
 8000fdc:	603b      	str	r3, [r7, #0]
 8000fde:	4603      	mov	r3, r0
 8000fe0:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000fe2:	6838      	ldr	r0, [r7, #0]
 8000fe4:	f000 fa18 	bl	8001418 <null_ptr_check>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 8000fec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d11e      	bne.n	8001032 <bmp2_get_regs+0x60>
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d01b      	beq.n	8001032 <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	785b      	ldrb	r3, [r3, #1]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d103      	bne.n	800100a <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 8001002:	7bfb      	ldrb	r3, [r7, #15]
 8001004:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001008:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	68dc      	ldr	r4, [r3, #12]
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	7bf8      	ldrb	r0, [r7, #15]
 8001014:	687a      	ldr	r2, [r7, #4]
 8001016:	68b9      	ldr	r1, [r7, #8]
 8001018:	47a0      	blx	r4
 800101a:	4603      	mov	r3, r0
 800101c:	461a      	mov	r2, r3
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d004      	beq.n	8001036 <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 800102c:	23fe      	movs	r3, #254	@ 0xfe
 800102e:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8001030:	e001      	b.n	8001036 <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001032:	23ff      	movs	r3, #255	@ 0xff
 8001034:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001036:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800103a:	4618      	mov	r0, r3
 800103c:	371c      	adds	r7, #28
 800103e:	46bd      	mov	sp, r7
 8001040:	bd90      	pop	{r4, r7, pc}

08001042 <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8001042:	b590      	push	{r4, r7, lr}
 8001044:	b08b      	sub	sp, #44	@ 0x2c
 8001046:	af00      	add	r7, sp, #0
 8001048:	60f8      	str	r0, [r7, #12]
 800104a:	60b9      	str	r1, [r7, #8]
 800104c:	607a      	str	r2, [r7, #4]
 800104e:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2b04      	cmp	r3, #4
 8001054:	d901      	bls.n	800105a <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 8001056:	2304      	movs	r3, #4
 8001058:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 800105a:	6838      	ldr	r0, [r7, #0]
 800105c:	f000 f9dc 	bl	8001418 <null_ptr_check>
 8001060:	4603      	mov	r3, r0
 8001062:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8001066:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800106a:	2b00      	cmp	r3, #0
 800106c:	d150      	bne.n	8001110 <bmp2_set_regs+0xce>
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d04d      	beq.n	8001110 <bmp2_set_regs+0xce>
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d04a      	beq.n	8001110 <bmp2_set_regs+0xce>
    {
        if (len > 0)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d043      	beq.n	8001108 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	785b      	ldrb	r3, [r3, #1]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d114      	bne.n	80010b8 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800108e:	2300      	movs	r3, #0
 8001090:	77fb      	strb	r3, [r7, #31]
 8001092:	e00d      	b.n	80010b0 <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 8001094:	7ffb      	ldrb	r3, [r7, #31]
 8001096:	68fa      	ldr	r2, [r7, #12]
 8001098:	4413      	add	r3, r2
 800109a:	781a      	ldrb	r2, [r3, #0]
 800109c:	7ffb      	ldrb	r3, [r7, #31]
 800109e:	68f9      	ldr	r1, [r7, #12]
 80010a0:	440b      	add	r3, r1
 80010a2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80010a6:	b2d2      	uxtb	r2, r2
 80010a8:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80010aa:	7ffb      	ldrb	r3, [r7, #31]
 80010ac:	3301      	adds	r3, #1
 80010ae:	77fb      	strb	r3, [r7, #31]
 80010b0:	7ffb      	ldrb	r3, [r7, #31]
 80010b2:	687a      	ldr	r2, [r7, #4]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d8ed      	bhi.n	8001094 <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d90b      	bls.n	80010d6 <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 80010be:	f107 0114 	add.w	r1, r7, #20
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	68ba      	ldr	r2, [r7, #8]
 80010c6:	68f8      	ldr	r0, [r7, #12]
 80010c8:	f000 f9c6 	bl	8001458 <interleave_data>
                temp_len = ((len * 2) - 1);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	3b01      	subs	r3, #1
 80010d2:	623b      	str	r3, [r7, #32]
 80010d4:	e001      	b.n	80010da <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	691c      	ldr	r4, [r3, #16]
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	7818      	ldrb	r0, [r3, #0]
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	f107 0114 	add.w	r1, r7, #20
 80010ea:	6a3a      	ldr	r2, [r7, #32]
 80010ec:	47a0      	blx	r4
 80010ee:	4603      	mov	r3, r0
 80010f0:	461a      	mov	r2, r3
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d00b      	beq.n	8001118 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 8001100:	23fe      	movs	r3, #254	@ 0xfe
 8001102:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 8001106:	e007      	b.n	8001118 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 8001108:	23fd      	movs	r3, #253	@ 0xfd
 800110a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 800110e:	e003      	b.n	8001118 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001110:	23ff      	movs	r3, #255	@ 0xff
 8001112:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001116:	e000      	b.n	800111a <bmp2_set_regs+0xd8>
        if (len > 0)
 8001118:	bf00      	nop
    }

    return rslt;
 800111a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800111e:	4618      	mov	r0, r3
 8001120:	372c      	adds	r7, #44	@ 0x2c
 8001122:	46bd      	mov	sp, r7
 8001124:	bd90      	pop	{r4, r7, pc}

08001126 <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 8001126:	b580      	push	{r7, lr}
 8001128:	b084      	sub	sp, #16
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 800112e:	23e0      	movs	r3, #224	@ 0xe0
 8001130:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 8001132:	23b6      	movs	r3, #182	@ 0xb6
 8001134:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8001136:	f107 010d 	add.w	r1, r7, #13
 800113a:	f107 000e 	add.w	r0, r7, #14
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2201      	movs	r2, #1
 8001142:	f7ff ff7e 	bl	8001042 <bmp2_set_regs>
 8001146:	4603      	mov	r3, r0
 8001148:	73fb      	strb	r3, [r7, #15]

    return rslt;
 800114a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800114e:	4618      	mov	r0, r3
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b084      	sub	sp, #16
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
 800115e:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8001160:	2300      	movs	r3, #0
 8001162:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d02d      	beq.n	80011c6 <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 800116a:	f107 010c 	add.w	r1, r7, #12
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	2202      	movs	r2, #2
 8001172:	20f4      	movs	r0, #244	@ 0xf4
 8001174:	f7ff ff2d 	bl	8000fd2 <bmp2_get_regs>
 8001178:	4603      	mov	r3, r0
 800117a:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 800117c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d122      	bne.n	80011ca <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 8001184:	7b3b      	ldrb	r3, [r7, #12]
 8001186:	095b      	lsrs	r3, r3, #5
 8001188:	b2da      	uxtb	r2, r3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 800118e:	7b3b      	ldrb	r3, [r7, #12]
 8001190:	109b      	asrs	r3, r3, #2
 8001192:	b2db      	uxtb	r3, r3
 8001194:	f003 0307 	and.w	r3, r3, #7
 8001198:	b2da      	uxtb	r2, r3
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 800119e:	7b7b      	ldrb	r3, [r7, #13]
 80011a0:	095b      	lsrs	r3, r3, #5
 80011a2:	b2da      	uxtb	r2, r3
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 80011a8:	7b7b      	ldrb	r3, [r7, #13]
 80011aa:	109b      	asrs	r3, r3, #2
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	f003 0307 	and.w	r3, r3, #7
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 80011b8:	7b7b      	ldrb	r3, [r7, #13]
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	b2da      	uxtb	r2, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	715a      	strb	r2, [r3, #5]
 80011c4:	e001      	b.n	80011ca <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80011c6:	23ff      	movs	r3, #255	@ 0xff
 80011c8:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80011ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3710      	adds	r7, #16
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b082      	sub	sp, #8
 80011da:	af00      	add	r7, sp, #0
 80011dc:	6078      	str	r0, [r7, #4]
 80011de:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 80011e0:	683a      	ldr	r2, [r7, #0]
 80011e2:	6879      	ldr	r1, [r7, #4]
 80011e4:	2000      	movs	r0, #0
 80011e6:	f000 f9fd 	bl	80015e4 <conf_sensor>
 80011ea:	4603      	mov	r3, r0
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d01b      	beq.n	800123c <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 8001204:	f107 010e 	add.w	r1, r7, #14
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	2201      	movs	r2, #1
 800120c:	20f3      	movs	r0, #243	@ 0xf3
 800120e:	f7ff fee0 	bl	8000fd2 <bmp2_get_regs>
 8001212:	4603      	mov	r3, r0
 8001214:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001216:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d110      	bne.n	8001240 <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 800121e:	7bbb      	ldrb	r3, [r7, #14]
 8001220:	10db      	asrs	r3, r3, #3
 8001222:	b2db      	uxtb	r3, r3
 8001224:	f003 0301 	and.w	r3, r3, #1
 8001228:	b2da      	uxtb	r2, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 800122e:	7bbb      	ldrb	r3, [r7, #14]
 8001230:	f003 0301 	and.w	r3, r3, #1
 8001234:	b2da      	uxtb	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	705a      	strb	r2, [r3, #1]
 800123a:	e001      	b.n	8001240 <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800123c:	23ff      	movs	r3, #255	@ 0xff
 800123e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001240:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001244:	4618      	mov	r0, r3
 8001246:	3710      	adds	r7, #16
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}

0800124c <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
 8001258:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 800125a:	7bfb      	ldrb	r3, [r7, #15]
 800125c:	687a      	ldr	r2, [r7, #4]
 800125e:	68b9      	ldr	r1, [r7, #8]
 8001260:	4618      	mov	r0, r3
 8001262:	f000 f9bf 	bl	80015e4 <conf_sensor>
 8001266:	4603      	mov	r3, r0
 8001268:	75fb      	strb	r3, [r7, #23]

    return rslt;
 800126a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800126e:	4618      	mov	r0, r3
 8001270:	3718      	adds	r7, #24
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	b086      	sub	sp, #24
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
 800127e:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 8001280:	2300      	movs	r3, #0
 8001282:	613b      	str	r3, [r7, #16]
 8001284:	2300      	movs	r3, #0
 8001286:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8001288:	f107 0308 	add.w	r3, r7, #8
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d024      	beq.n	80012e2 <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 8001298:	f107 0110 	add.w	r1, r7, #16
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	2206      	movs	r2, #6
 80012a0:	20f7      	movs	r0, #247	@ 0xf7
 80012a2:	f7ff fe96 	bl	8000fd2 <bmp2_get_regs>
 80012a6:	4603      	mov	r3, r0
 80012a8:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80012aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d119      	bne.n	80012e6 <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 80012b2:	f107 0208 	add.w	r2, r7, #8
 80012b6:	f107 0310 	add.w	r3, r7, #16
 80012ba:	4611      	mov	r1, r2
 80012bc:	4618      	mov	r0, r3
 80012be:	f000 fab9 	bl	8001834 <parse_sensor_data>
 80012c2:	4603      	mov	r3, r0
 80012c4:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80012c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d10b      	bne.n	80012e6 <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 80012ce:	f107 0308 	add.w	r3, r7, #8
 80012d2:	683a      	ldr	r2, [r7, #0]
 80012d4:	6879      	ldr	r1, [r7, #4]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f000 f80b 	bl	80012f2 <bmp2_compensate_data>
 80012dc:	4603      	mov	r3, r0
 80012de:	75fb      	strb	r3, [r7, #23]
 80012e0:	e001      	b.n	80012e6 <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80012e2:	23ff      	movs	r3, #255	@ 0xff
 80012e4:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80012e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3718      	adds	r7, #24
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b086      	sub	sp, #24
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	60f8      	str	r0, [r7, #12]
 80012fa:	60b9      	str	r1, [r7, #8]
 80012fc:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f000 f88a 	bl	8001418 <null_ptr_check>
 8001304:	4603      	mov	r3, r0
 8001306:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 8001308:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d129      	bne.n	8001364 <bmp2_compensate_data+0x72>
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d026      	beq.n	8001364 <bmp2_compensate_data+0x72>
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d023      	beq.n	8001364 <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 800131c:	68b9      	ldr	r1, [r7, #8]
 800131e:	f04f 0200 	mov.w	r2, #0
 8001322:	f04f 0300 	mov.w	r3, #0
 8001326:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 800132a:	68b9      	ldr	r1, [r7, #8]
 800132c:	f04f 0200 	mov.w	r2, #0
 8001330:	f04f 0300 	mov.w	r3, #0
 8001334:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	3308      	adds	r3, #8
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	68f9      	ldr	r1, [r7, #12]
 8001340:	4618      	mov	r0, r3
 8001342:	f000 fabb 	bl	80018bc <compensate_temperature>
 8001346:	4603      	mov	r3, r0
 8001348:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 800134a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d10a      	bne.n	8001368 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	687a      	ldr	r2, [r7, #4]
 8001356:	68f9      	ldr	r1, [r7, #12]
 8001358:	4618      	mov	r0, r3
 800135a:	f000 fba5 	bl	8001aa8 <compensate_pressure>
 800135e:	4603      	mov	r3, r0
 8001360:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 8001362:	e001      	b.n	8001368 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001364:	23ff      	movs	r3, #255	@ 0xff
 8001366:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001368:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800136c:	4618      	mov	r0, r3
 800136e:	3718      	adds	r7, #24
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 8001374:	b5b0      	push	{r4, r5, r7, lr}
 8001376:	b092      	sub	sp, #72	@ 0x48
 8001378:	af00      	add	r7, sp, #0
 800137a:	60f8      	str	r0, [r7, #12]
 800137c:	60b9      	str	r1, [r7, #8]
 800137e:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 8001380:	4b23      	ldr	r3, [pc, #140]	@ (8001410 <bmp2_compute_meas_time+0x9c>)
 8001382:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8001386:	461d      	mov	r5, r3
 8001388:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800138a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800138c:	682b      	ldr	r3, [r5, #0]
 800138e:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 8001390:	4b20      	ldr	r3, [pc, #128]	@ (8001414 <bmp2_compute_meas_time+0xa0>)
 8001392:	f107 0410 	add.w	r4, r7, #16
 8001396:	461d      	mov	r5, r3
 8001398:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800139a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800139c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80013a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f000 f837 	bl	8001418 <null_ptr_check>
 80013aa:	4603      	mov	r3, r0
 80013ac:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 80013b0:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d122      	bne.n	80013fe <bmp2_compute_meas_time+0x8a>
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d01f      	beq.n	80013fe <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	7e1b      	ldrb	r3, [r3, #24]
 80013c2:	2b03      	cmp	r3, #3
 80013c4:	d111      	bne.n	80013ea <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	78db      	ldrb	r3, [r3, #3]
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	3348      	adds	r3, #72	@ 0x48
 80013ce:	443b      	add	r3, r7
 80013d0:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	789b      	ldrb	r3, [r3, #2]
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	3348      	adds	r3, #72	@ 0x48
 80013dc:	443b      	add	r3, r7
 80013de:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80013e2:	441a      	add	r2, r3
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80013e8:	e00c      	b.n	8001404 <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	78db      	ldrb	r3, [r3, #3]
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	3348      	adds	r3, #72	@ 0x48
 80013f2:	443b      	add	r3, r7
 80013f4:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80013fc:	e002      	b.n	8001404 <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80013fe:	23ff      	movs	r3, #255	@ 0xff
 8001400:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 8001404:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8001408:	4618      	mov	r0, r3
 800140a:	3748      	adds	r7, #72	@ 0x48
 800140c:	46bd      	mov	sp, r7
 800140e:	bdb0      	pop	{r4, r5, r7, pc}
 8001410:	080091e0 	.word	0x080091e0
 8001414:	080091f4 	.word	0x080091f4

08001418 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 8001418:	b480      	push	{r7}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d00b      	beq.n	800143e <null_ptr_check+0x26>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d007      	beq.n	800143e <null_ptr_check+0x26>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	691b      	ldr	r3, [r3, #16]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d003      	beq.n	800143e <null_ptr_check+0x26>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	695b      	ldr	r3, [r3, #20]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d102      	bne.n	8001444 <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 800143e:	23ff      	movs	r3, #255	@ 0xff
 8001440:	73fb      	strb	r3, [r7, #15]
 8001442:	e001      	b.n	8001448 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 8001444:	2300      	movs	r3, #0
 8001446:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001448:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800144c:	4618      	mov	r0, r3
 800144e:	3714      	adds	r7, #20
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr

08001458 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8001458:	b480      	push	{r7}
 800145a:	b087      	sub	sp, #28
 800145c:	af00      	add	r7, sp, #0
 800145e:	60f8      	str	r0, [r7, #12]
 8001460:	60b9      	str	r1, [r7, #8]
 8001462:	607a      	str	r2, [r7, #4]
 8001464:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 8001466:	2301      	movs	r3, #1
 8001468:	617b      	str	r3, [r7, #20]
 800146a:	e015      	b.n	8001498 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 800146c:	68fa      	ldr	r2, [r7, #12]
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	441a      	add	r2, r3
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	005b      	lsls	r3, r3, #1
 8001476:	3b01      	subs	r3, #1
 8001478:	68b9      	ldr	r1, [r7, #8]
 800147a:	440b      	add	r3, r1
 800147c:	7812      	ldrb	r2, [r2, #0]
 800147e:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	441a      	add	r2, r3
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	005b      	lsls	r3, r3, #1
 800148a:	68b9      	ldr	r1, [r7, #8]
 800148c:	440b      	add	r3, r1
 800148e:	7812      	ldrb	r2, [r2, #0]
 8001490:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	3301      	adds	r3, #1
 8001496:	617b      	str	r3, [r7, #20]
 8001498:	697a      	ldr	r2, [r7, #20]
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	429a      	cmp	r2, r3
 800149e:	d3e5      	bcc.n	800146c <interleave_data+0x14>
    }
}
 80014a0:	bf00      	nop
 80014a2:	bf00      	nop
 80014a4:	371c      	adds	r7, #28
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr

080014ae <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b08a      	sub	sp, #40	@ 0x28
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 80014b6:	2300      	movs	r3, #0
 80014b8:	60fb      	str	r3, [r7, #12]
 80014ba:	f107 0310 	add.w	r3, r7, #16
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	605a      	str	r2, [r3, #4]
 80014c4:	609a      	str	r2, [r3, #8]
 80014c6:	60da      	str	r2, [r3, #12]
 80014c8:	611a      	str	r2, [r3, #16]
 80014ca:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 80014cc:	f107 010c 	add.w	r1, r7, #12
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2219      	movs	r2, #25
 80014d4:	2088      	movs	r0, #136	@ 0x88
 80014d6:	f7ff fd7c 	bl	8000fd2 <bmp2_get_regs>
 80014da:	4603      	mov	r3, r0
 80014dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BMP2_OK)
 80014e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d177      	bne.n	80015d8 <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 80014e8:	7b7b      	ldrb	r3, [r7, #13]
 80014ea:	021b      	lsls	r3, r3, #8
 80014ec:	b21a      	sxth	r2, r3
 80014ee:	7b3b      	ldrb	r3, [r7, #12]
 80014f0:	b21b      	sxth	r3, r3
 80014f2:	4313      	orrs	r3, r2
 80014f4:	b21b      	sxth	r3, r3
 80014f6:	b29a      	uxth	r2, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 80014fc:	7bfb      	ldrb	r3, [r7, #15]
 80014fe:	021b      	lsls	r3, r3, #8
 8001500:	b21a      	sxth	r2, r3
 8001502:	7bbb      	ldrb	r3, [r7, #14]
 8001504:	b21b      	sxth	r3, r3
 8001506:	4313      	orrs	r3, r2
 8001508:	b21a      	sxth	r2, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 800150e:	7c7b      	ldrb	r3, [r7, #17]
 8001510:	021b      	lsls	r3, r3, #8
 8001512:	b21a      	sxth	r2, r3
 8001514:	7c3b      	ldrb	r3, [r7, #16]
 8001516:	b21b      	sxth	r3, r3
 8001518:	4313      	orrs	r3, r2
 800151a:	b21a      	sxth	r2, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 8001520:	7cfb      	ldrb	r3, [r7, #19]
 8001522:	021b      	lsls	r3, r3, #8
 8001524:	b21a      	sxth	r2, r3
 8001526:	7cbb      	ldrb	r3, [r7, #18]
 8001528:	b21b      	sxth	r3, r3
 800152a:	4313      	orrs	r3, r2
 800152c:	b21b      	sxth	r3, r3
 800152e:	b29a      	uxth	r2, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	845a      	strh	r2, [r3, #34]	@ 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 8001534:	7d7b      	ldrb	r3, [r7, #21]
 8001536:	021b      	lsls	r3, r3, #8
 8001538:	b21a      	sxth	r2, r3
 800153a:	7d3b      	ldrb	r3, [r7, #20]
 800153c:	b21b      	sxth	r3, r3
 800153e:	4313      	orrs	r3, r2
 8001540:	b21a      	sxth	r2, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 8001546:	7dfb      	ldrb	r3, [r7, #23]
 8001548:	021b      	lsls	r3, r3, #8
 800154a:	b21a      	sxth	r2, r3
 800154c:	7dbb      	ldrb	r3, [r7, #22]
 800154e:	b21b      	sxth	r3, r3
 8001550:	4313      	orrs	r3, r2
 8001552:	b21a      	sxth	r2, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8001558:	7e7b      	ldrb	r3, [r7, #25]
 800155a:	021b      	lsls	r3, r3, #8
 800155c:	b21a      	sxth	r2, r3
 800155e:	7e3b      	ldrb	r3, [r7, #24]
 8001560:	b21b      	sxth	r3, r3
 8001562:	4313      	orrs	r3, r2
 8001564:	b21a      	sxth	r2, r3
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	851a      	strh	r2, [r3, #40]	@ 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 800156a:	7efb      	ldrb	r3, [r7, #27]
 800156c:	021b      	lsls	r3, r3, #8
 800156e:	b21a      	sxth	r2, r3
 8001570:	7ebb      	ldrb	r3, [r7, #26]
 8001572:	b21b      	sxth	r3, r3
 8001574:	4313      	orrs	r3, r2
 8001576:	b21a      	sxth	r2, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 800157c:	7f7b      	ldrb	r3, [r7, #29]
 800157e:	021b      	lsls	r3, r3, #8
 8001580:	b21a      	sxth	r2, r3
 8001582:	7f3b      	ldrb	r3, [r7, #28]
 8001584:	b21b      	sxth	r3, r3
 8001586:	4313      	orrs	r3, r2
 8001588:	b21a      	sxth	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 800158e:	7ffb      	ldrb	r3, [r7, #31]
 8001590:	021b      	lsls	r3, r3, #8
 8001592:	b21a      	sxth	r2, r3
 8001594:	7fbb      	ldrb	r3, [r7, #30]
 8001596:	b21b      	sxth	r3, r3
 8001598:	4313      	orrs	r3, r2
 800159a:	b21a      	sxth	r2, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	85da      	strh	r2, [r3, #46]	@ 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 80015a0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80015a4:	021b      	lsls	r3, r3, #8
 80015a6:	b21a      	sxth	r2, r3
 80015a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015ac:	b21b      	sxth	r3, r3
 80015ae:	4313      	orrs	r3, r2
 80015b0:	b21a      	sxth	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 80015b6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80015ba:	021b      	lsls	r3, r3, #8
 80015bc:	b21a      	sxth	r2, r3
 80015be:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80015c2:	b21b      	sxth	r3, r3
 80015c4:	4313      	orrs	r3, r2
 80015c6:	b21a      	sxth	r2, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 80015cc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80015d0:	b25a      	sxtb	r2, r3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    return rslt;
 80015d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3728      	adds	r7, #40	@ 0x28
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}

080015e4 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b086      	sub	sp, #24
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	60b9      	str	r1, [r7, #8]
 80015ee:	607a      	str	r2, [r7, #4]
 80015f0:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 80015f2:	2300      	movs	r3, #0
 80015f4:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 80015f6:	f24f 53f4 	movw	r3, #62964	@ 0xf5f4
 80015fa:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d074      	beq.n	80016ec <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001602:	f107 0114 	add.w	r1, r7, #20
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2202      	movs	r2, #2
 800160a:	20f4      	movs	r0, #244	@ 0xf4
 800160c:	f7ff fce1 	bl	8000fd2 <bmp2_get_regs>
 8001610:	4603      	mov	r3, r0
 8001612:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001614:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d169      	bne.n	80016f0 <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f7ff fd82 	bl	8001126 <bmp2_soft_reset>
 8001622:	4603      	mov	r3, r0
 8001624:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8001626:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d160      	bne.n	80016f0 <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 800162e:	f107 0314 	add.w	r3, r7, #20
 8001632:	68b9      	ldr	r1, [r7, #8]
 8001634:	4618      	mov	r0, r3
 8001636:	f000 f861 	bl	80016fc <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 800163a:	7d7b      	ldrb	r3, [r7, #21]
 800163c:	b25b      	sxtb	r3, r3
 800163e:	f003 031f 	and.w	r3, r3, #31
 8001642:	b25a      	sxtb	r2, r3
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	789b      	ldrb	r3, [r3, #2]
 8001648:	015b      	lsls	r3, r3, #5
 800164a:	b25b      	sxtb	r3, r3
 800164c:	4313      	orrs	r3, r2
 800164e:	b25b      	sxtb	r3, r3
 8001650:	b2db      	uxtb	r3, r3
 8001652:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 8001654:	7d7b      	ldrb	r3, [r7, #21]
 8001656:	b25b      	sxtb	r3, r3
 8001658:	f023 031c 	bic.w	r3, r3, #28
 800165c:	b25a      	sxtb	r2, r3
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	791b      	ldrb	r3, [r3, #4]
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	b25b      	sxtb	r3, r3
 8001666:	f003 031c 	and.w	r3, r3, #28
 800166a:	b25b      	sxtb	r3, r3
 800166c:	4313      	orrs	r3, r2
 800166e:	b25b      	sxtb	r3, r3
 8001670:	b2db      	uxtb	r3, r3
 8001672:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 8001674:	7d7b      	ldrb	r3, [r7, #21]
 8001676:	b25b      	sxtb	r3, r3
 8001678:	f023 0301 	bic.w	r3, r3, #1
 800167c:	b25a      	sxtb	r2, r3
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	795b      	ldrb	r3, [r3, #5]
 8001682:	b25b      	sxtb	r3, r3
 8001684:	f003 0301 	and.w	r3, r3, #1
 8001688:	b25b      	sxtb	r3, r3
 800168a:	4313      	orrs	r3, r2
 800168c:	b25b      	sxtb	r3, r3
 800168e:	b2db      	uxtb	r3, r3
 8001690:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 8001692:	f107 0114 	add.w	r1, r7, #20
 8001696:	f107 0010 	add.w	r0, r7, #16
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2202      	movs	r2, #2
 800169e:	f7ff fcd0 	bl	8001042 <bmp2_set_regs>
 80016a2:	4603      	mov	r3, r0
 80016a4:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 80016a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d120      	bne.n	80016f0 <conf_sensor+0x10c>
 80016ae:	7bfb      	ldrb	r3, [r7, #15]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d01d      	beq.n	80016f0 <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	7bfa      	ldrb	r2, [r7, #15]
 80016b8:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 80016ba:	7d3b      	ldrb	r3, [r7, #20]
 80016bc:	b25b      	sxtb	r3, r3
 80016be:	f023 0303 	bic.w	r3, r3, #3
 80016c2:	b25a      	sxtb	r2, r3
 80016c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016c8:	f003 0303 	and.w	r3, r3, #3
 80016cc:	b25b      	sxtb	r3, r3
 80016ce:	4313      	orrs	r3, r2
 80016d0:	b25b      	sxtb	r3, r3
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 80016d6:	f107 0114 	add.w	r1, r7, #20
 80016da:	f107 0010 	add.w	r0, r7, #16
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2201      	movs	r2, #1
 80016e2:	f7ff fcae 	bl	8001042 <bmp2_set_regs>
 80016e6:	4603      	mov	r3, r0
 80016e8:	75fb      	strb	r3, [r7, #23]
 80016ea:	e001      	b.n	80016f0 <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80016ec:	23ff      	movs	r3, #255	@ 0xff
 80016ee:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80016f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3718      	adds	r7, #24
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	78db      	ldrb	r3, [r3, #3]
 800170a:	2b04      	cmp	r3, #4
 800170c:	f200 808b 	bhi.w	8001826 <set_os_mode+0x12a>
 8001710:	a201      	add	r2, pc, #4	@ (adr r2, 8001718 <set_os_mode+0x1c>)
 8001712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001716:	bf00      	nop
 8001718:	0800172d 	.word	0x0800172d
 800171c:	0800175f 	.word	0x0800175f
 8001720:	08001791 	.word	0x08001791
 8001724:	080017c3 	.word	0x080017c3
 8001728:	080017f5 	.word	0x080017f5
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	b25b      	sxtb	r3, r3
 8001732:	f003 031f 	and.w	r3, r3, #31
 8001736:	b25b      	sxtb	r3, r3
 8001738:	f043 0320 	orr.w	r3, r3, #32
 800173c:	b25b      	sxtb	r3, r3
 800173e:	b2da      	uxtb	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	b25b      	sxtb	r3, r3
 800174a:	f023 031c 	bic.w	r3, r3, #28
 800174e:	b25b      	sxtb	r3, r3
 8001750:	f043 0304 	orr.w	r3, r3, #4
 8001754:	b25b      	sxtb	r3, r3
 8001756:	b2da      	uxtb	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	701a      	strb	r2, [r3, #0]
            break;
 800175c:	e064      	b.n	8001828 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	b25b      	sxtb	r3, r3
 8001764:	f003 031f 	and.w	r3, r3, #31
 8001768:	b25b      	sxtb	r3, r3
 800176a:	f043 0320 	orr.w	r3, r3, #32
 800176e:	b25b      	sxtb	r3, r3
 8001770:	b2da      	uxtb	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	b25b      	sxtb	r3, r3
 800177c:	f023 031c 	bic.w	r3, r3, #28
 8001780:	b25b      	sxtb	r3, r3
 8001782:	f043 0308 	orr.w	r3, r3, #8
 8001786:	b25b      	sxtb	r3, r3
 8001788:	b2da      	uxtb	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	701a      	strb	r2, [r3, #0]
            break;
 800178e:	e04b      	b.n	8001828 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	b25b      	sxtb	r3, r3
 8001796:	f003 031f 	and.w	r3, r3, #31
 800179a:	b25b      	sxtb	r3, r3
 800179c:	f043 0320 	orr.w	r3, r3, #32
 80017a0:	b25b      	sxtb	r3, r3
 80017a2:	b2da      	uxtb	r2, r3
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	b25b      	sxtb	r3, r3
 80017ae:	f023 031c 	bic.w	r3, r3, #28
 80017b2:	b25b      	sxtb	r3, r3
 80017b4:	f043 030c 	orr.w	r3, r3, #12
 80017b8:	b25b      	sxtb	r3, r3
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	701a      	strb	r2, [r3, #0]
            break;
 80017c0:	e032      	b.n	8001828 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	b25b      	sxtb	r3, r3
 80017c8:	f003 031f 	and.w	r3, r3, #31
 80017cc:	b25b      	sxtb	r3, r3
 80017ce:	f043 0320 	orr.w	r3, r3, #32
 80017d2:	b25b      	sxtb	r3, r3
 80017d4:	b2da      	uxtb	r2, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	b25b      	sxtb	r3, r3
 80017e0:	f023 031c 	bic.w	r3, r3, #28
 80017e4:	b25b      	sxtb	r3, r3
 80017e6:	f043 0310 	orr.w	r3, r3, #16
 80017ea:	b25b      	sxtb	r3, r3
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	701a      	strb	r2, [r3, #0]
            break;
 80017f2:	e019      	b.n	8001828 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	b25b      	sxtb	r3, r3
 80017fa:	f003 031f 	and.w	r3, r3, #31
 80017fe:	b25b      	sxtb	r3, r3
 8001800:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001804:	b25b      	sxtb	r3, r3
 8001806:	b2da      	uxtb	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	b25b      	sxtb	r3, r3
 8001812:	f023 031c 	bic.w	r3, r3, #28
 8001816:	b25b      	sxtb	r3, r3
 8001818:	f043 0314 	orr.w	r3, r3, #20
 800181c:	b25b      	sxtb	r3, r3
 800181e:	b2da      	uxtb	r2, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	701a      	strb	r2, [r3, #0]
            break;
 8001824:	e000      	b.n	8001828 <set_os_mode+0x12c>
        default:
            break;
 8001826:	bf00      	nop
    }
}
 8001828:	bf00      	nop
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr

08001834 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b086      	sub	sp, #24
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	031b      	lsls	r3, r3, #12
 8001844:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	3301      	adds	r3, #1
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	011b      	lsls	r3, r3, #4
 800184e:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	3302      	adds	r3, #2
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	091b      	lsrs	r3, r3, #4
 8001858:	b2db      	uxtb	r3, r3
 800185a:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 800185c:	697a      	ldr	r2, [r7, #20]
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	431a      	orrs	r2, r3
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	431a      	orrs	r2, r3
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	3303      	adds	r3, #3
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	031b      	lsls	r3, r3, #12
 8001872:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	3304      	adds	r3, #4
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	011b      	lsls	r3, r3, #4
 800187c:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	3305      	adds	r3, #5
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	091b      	lsrs	r3, r3, #4
 8001886:	b2db      	uxtb	r3, r3
 8001888:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 800188a:	697a      	ldr	r2, [r7, #20]
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	431a      	orrs	r2, r3
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	4313      	orrs	r3, r2
 8001894:	461a      	mov	r2, r3
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	4619      	mov	r1, r3
 80018a4:	4610      	mov	r0, r2
 80018a6:	f000 fae3 	bl	8001e70 <st_check_boundaries>
 80018aa:	4603      	mov	r3, r0
 80018ac:	72fb      	strb	r3, [r7, #11]

    return rslt;
 80018ae:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3718      	adds	r7, #24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
	...

080018bc <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 80018bc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018c0:	b08c      	sub	sp, #48	@ 0x30
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	60f8      	str	r0, [r7, #12]
 80018c6:	60b9      	str	r1, [r7, #8]
 80018c8:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 80018ca:	2300      	movs	r3, #0
 80018cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7fe fe3d 	bl	8000554 <__aeabi_i2d>
 80018da:	f04f 0200 	mov.w	r2, #0
 80018de:	4b6c      	ldr	r3, [pc, #432]	@ (8001a90 <compensate_temperature+0x1d4>)
 80018e0:	f7fe ffcc 	bl	800087c <__aeabi_ddiv>
 80018e4:	4602      	mov	r2, r0
 80018e6:	460b      	mov	r3, r1
 80018e8:	4614      	mov	r4, r2
 80018ea:	461d      	mov	r5, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	8b9b      	ldrh	r3, [r3, #28]
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7fe fe1f 	bl	8000534 <__aeabi_ui2d>
 80018f6:	f04f 0200 	mov.w	r2, #0
 80018fa:	4b66      	ldr	r3, [pc, #408]	@ (8001a94 <compensate_temperature+0x1d8>)
 80018fc:	f7fe ffbe 	bl	800087c <__aeabi_ddiv>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4620      	mov	r0, r4
 8001906:	4629      	mov	r1, r5
 8001908:	f7fe fcd6 	bl	80002b8 <__aeabi_dsub>
 800190c:	4602      	mov	r2, r0
 800190e:	460b      	mov	r3, r1
 8001910:	4614      	mov	r4, r2
 8001912:	461d      	mov	r5, r3
           ((double) dev->calib_param.dig_t2);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800191a:	4618      	mov	r0, r3
 800191c:	f7fe fe1a 	bl	8000554 <__aeabi_i2d>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001924:	4620      	mov	r0, r4
 8001926:	4629      	mov	r1, r5
 8001928:	f7fe fe7e 	bl	8000628 <__aeabi_dmul>
 800192c:	4602      	mov	r2, r0
 800192e:	460b      	mov	r3, r1
 8001930:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4618      	mov	r0, r3
 800193a:	f7fe fe0b 	bl	8000554 <__aeabi_i2d>
 800193e:	f04f 0200 	mov.w	r2, #0
 8001942:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001946:	f7fe ff99 	bl	800087c <__aeabi_ddiv>
 800194a:	4602      	mov	r2, r0
 800194c:	460b      	mov	r3, r1
 800194e:	4614      	mov	r4, r2
 8001950:	461d      	mov	r5, r3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	8b9b      	ldrh	r3, [r3, #28]
 8001956:	4618      	mov	r0, r3
 8001958:	f7fe fdec 	bl	8000534 <__aeabi_ui2d>
 800195c:	f04f 0200 	mov.w	r2, #0
 8001960:	4b4d      	ldr	r3, [pc, #308]	@ (8001a98 <compensate_temperature+0x1dc>)
 8001962:	f7fe ff8b 	bl	800087c <__aeabi_ddiv>
 8001966:	4602      	mov	r2, r0
 8001968:	460b      	mov	r3, r1
 800196a:	4620      	mov	r0, r4
 800196c:	4629      	mov	r1, r5
 800196e:	f7fe fca3 	bl	80002b8 <__aeabi_dsub>
 8001972:	4602      	mov	r2, r0
 8001974:	460b      	mov	r3, r1
 8001976:	4614      	mov	r4, r2
 8001978:	461d      	mov	r5, r3
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4618      	mov	r0, r3
 8001980:	f7fe fde8 	bl	8000554 <__aeabi_i2d>
 8001984:	f04f 0200 	mov.w	r2, #0
 8001988:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 800198c:	f7fe ff76 	bl	800087c <__aeabi_ddiv>
 8001990:	4602      	mov	r2, r0
 8001992:	460b      	mov	r3, r1
 8001994:	4690      	mov	r8, r2
 8001996:	4699      	mov	r9, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	8b9b      	ldrh	r3, [r3, #28]
 800199c:	4618      	mov	r0, r3
 800199e:	f7fe fdc9 	bl	8000534 <__aeabi_ui2d>
 80019a2:	f04f 0200 	mov.w	r2, #0
 80019a6:	4b3c      	ldr	r3, [pc, #240]	@ (8001a98 <compensate_temperature+0x1dc>)
 80019a8:	f7fe ff68 	bl	800087c <__aeabi_ddiv>
 80019ac:	4602      	mov	r2, r0
 80019ae:	460b      	mov	r3, r1
 80019b0:	4640      	mov	r0, r8
 80019b2:	4649      	mov	r1, r9
 80019b4:	f7fe fc80 	bl	80002b8 <__aeabi_dsub>
 80019b8:	4602      	mov	r2, r0
 80019ba:	460b      	mov	r3, r1
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 80019bc:	4620      	mov	r0, r4
 80019be:	4629      	mov	r1, r5
 80019c0:	f7fe fe32 	bl	8000628 <__aeabi_dmul>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	4614      	mov	r4, r2
 80019ca:	461d      	mov	r5, r3
        ((double) dev->calib_param.dig_t3);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7fe fdbe 	bl	8000554 <__aeabi_i2d>
 80019d8:	4602      	mov	r2, r0
 80019da:	460b      	mov	r3, r1
    var2 =
 80019dc:	4620      	mov	r0, r4
 80019de:	4629      	mov	r1, r5
 80019e0:	f7fe fe22 	bl	8000628 <__aeabi_dmul>
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
 80019e8:	e9c7 2304 	strd	r2, r3, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 80019ec:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80019f0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80019f4:	f7fe fc62 	bl	80002bc <__adddf3>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	4610      	mov	r0, r2
 80019fe:	4619      	mov	r1, r3
 8001a00:	f7ff f8ac 	bl	8000b5c <__aeabi_d2iz>
 8001a04:	4602      	mov	r2, r0
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	639a      	str	r2, [r3, #56]	@ 0x38
    temperature = (var1 + var2) / 5120.0;
 8001a0a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a0e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a12:	f7fe fc53 	bl	80002bc <__adddf3>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	4610      	mov	r0, r2
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	f04f 0200 	mov.w	r2, #0
 8001a22:	4b1e      	ldr	r3, [pc, #120]	@ (8001a9c <compensate_temperature+0x1e0>)
 8001a24:	f7fe ff2a 	bl	800087c <__aeabi_ddiv>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8001a30:	f04f 0200 	mov.w	r2, #0
 8001a34:	4b1a      	ldr	r3, [pc, #104]	@ (8001aa0 <compensate_temperature+0x1e4>)
 8001a36:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001a3a:	f7ff f867 	bl	8000b0c <__aeabi_dcmplt>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d007      	beq.n	8001a54 <compensate_temperature+0x198>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001a44:	f04f 0200 	mov.w	r2, #0
 8001a48:	4b15      	ldr	r3, [pc, #84]	@ (8001aa0 <compensate_temperature+0x1e4>)
 8001a4a:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001a54:	f04f 0200 	mov.w	r2, #0
 8001a58:	4b12      	ldr	r3, [pc, #72]	@ (8001aa4 <compensate_temperature+0x1e8>)
 8001a5a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001a5e:	f7ff f873 	bl	8000b48 <__aeabi_dcmpgt>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d007      	beq.n	8001a78 <compensate_temperature+0x1bc>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001a68:	f04f 0200 	mov.w	r2, #0
 8001a6c:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa4 <compensate_temperature+0x1e8>)
 8001a6e:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8001a72:	2302      	movs	r3, #2
 8001a74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    (*comp_temperature) = temperature;
 8001a78:	68f9      	ldr	r1, [r7, #12]
 8001a7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001a7e:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001a82:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3730      	adds	r7, #48	@ 0x30
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a90:	40d00000 	.word	0x40d00000
 8001a94:	40900000 	.word	0x40900000
 8001a98:	40c00000 	.word	0x40c00000
 8001a9c:	40b40000 	.word	0x40b40000
 8001aa0:	c0440000 	.word	0xc0440000
 8001aa4:	40554000 	.word	0x40554000

08001aa8 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001aa8:	b5b0      	push	{r4, r5, r7, lr}
 8001aaa:	b08c      	sub	sp, #48	@ 0x30
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	60b9      	str	r1, [r7, #8]
 8001ab2:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001aba:	f04f 0200 	mov.w	r2, #0
 8001abe:	f04f 0300 	mov.w	r3, #0
 8001ac2:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7fe fd42 	bl	8000554 <__aeabi_i2d>
 8001ad0:	f04f 0200 	mov.w	r2, #0
 8001ad4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001ad8:	f7fe fed0 	bl	800087c <__aeabi_ddiv>
 8001adc:	4602      	mov	r2, r0
 8001ade:	460b      	mov	r3, r1
 8001ae0:	4610      	mov	r0, r2
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	f04f 0200 	mov.w	r2, #0
 8001ae8:	4bcb      	ldr	r3, [pc, #812]	@ (8001e18 <compensate_pressure+0x370>)
 8001aea:	f7fe fbe5 	bl	80002b8 <__aeabi_dsub>
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001af6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001afa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001afe:	f7fe fd93 	bl	8000628 <__aeabi_dmul>
 8001b02:	4602      	mov	r2, r0
 8001b04:	460b      	mov	r3, r1
 8001b06:	4614      	mov	r4, r2
 8001b08:	461d      	mov	r5, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7fe fd1f 	bl	8000554 <__aeabi_i2d>
 8001b16:	4602      	mov	r2, r0
 8001b18:	460b      	mov	r3, r1
 8001b1a:	4620      	mov	r0, r4
 8001b1c:	4629      	mov	r1, r5
 8001b1e:	f7fe fd83 	bl	8000628 <__aeabi_dmul>
 8001b22:	4602      	mov	r2, r0
 8001b24:	460b      	mov	r3, r1
 8001b26:	4610      	mov	r0, r2
 8001b28:	4619      	mov	r1, r3
 8001b2a:	f04f 0200 	mov.w	r2, #0
 8001b2e:	4bbb      	ldr	r3, [pc, #748]	@ (8001e1c <compensate_pressure+0x374>)
 8001b30:	f7fe fea4 	bl	800087c <__aeabi_ddiv>
 8001b34:	4602      	mov	r2, r0
 8001b36:	460b      	mov	r3, r1
 8001b38:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7fe fd06 	bl	8000554 <__aeabi_i2d>
 8001b48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b4c:	f7fe fd6c 	bl	8000628 <__aeabi_dmul>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4610      	mov	r0, r2
 8001b56:	4619      	mov	r1, r3
 8001b58:	4602      	mov	r2, r0
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	f7fe fbae 	bl	80002bc <__adddf3>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b68:	f7fe fba8 	bl	80002bc <__adddf3>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	460b      	mov	r3, r1
 8001b70:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001b74:	f04f 0200 	mov.w	r2, #0
 8001b78:	4ba9      	ldr	r3, [pc, #676]	@ (8001e20 <compensate_pressure+0x378>)
 8001b7a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b7e:	f7fe fe7d 	bl	800087c <__aeabi_ddiv>
 8001b82:	4602      	mov	r2, r0
 8001b84:	460b      	mov	r3, r1
 8001b86:	4614      	mov	r4, r2
 8001b88:	461d      	mov	r5, r3
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7fe fcdf 	bl	8000554 <__aeabi_i2d>
 8001b96:	f04f 0200 	mov.w	r2, #0
 8001b9a:	4ba2      	ldr	r3, [pc, #648]	@ (8001e24 <compensate_pressure+0x37c>)
 8001b9c:	f7fe fd44 	bl	8000628 <__aeabi_dmul>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	4620      	mov	r0, r4
 8001ba6:	4629      	mov	r1, r5
 8001ba8:	f7fe fb88 	bl	80002bc <__adddf3>
 8001bac:	4602      	mov	r2, r0
 8001bae:	460b      	mov	r3, r1
 8001bb0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7fe fcca 	bl	8000554 <__aeabi_i2d>
 8001bc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bc4:	f7fe fd30 	bl	8000628 <__aeabi_dmul>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	460b      	mov	r3, r1
 8001bcc:	4610      	mov	r0, r2
 8001bce:	4619      	mov	r1, r3
 8001bd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bd4:	f7fe fd28 	bl	8000628 <__aeabi_dmul>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4610      	mov	r0, r2
 8001bde:	4619      	mov	r1, r3
 8001be0:	f04f 0200 	mov.w	r2, #0
 8001be4:	4b90      	ldr	r3, [pc, #576]	@ (8001e28 <compensate_pressure+0x380>)
 8001be6:	f7fe fe49 	bl	800087c <__aeabi_ddiv>
 8001bea:	4602      	mov	r2, r0
 8001bec:	460b      	mov	r3, r1
 8001bee:	4614      	mov	r4, r2
 8001bf0:	461d      	mov	r5, r3
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7fe fcab 	bl	8000554 <__aeabi_i2d>
 8001bfe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c02:	f7fe fd11 	bl	8000628 <__aeabi_dmul>
 8001c06:	4602      	mov	r2, r0
 8001c08:	460b      	mov	r3, r1
 8001c0a:	4620      	mov	r0, r4
 8001c0c:	4629      	mov	r1, r5
 8001c0e:	f7fe fb55 	bl	80002bc <__adddf3>
 8001c12:	4602      	mov	r2, r0
 8001c14:	460b      	mov	r3, r1
 8001c16:	4610      	mov	r0, r2
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f04f 0200 	mov.w	r2, #0
 8001c1e:	4b82      	ldr	r3, [pc, #520]	@ (8001e28 <compensate_pressure+0x380>)
 8001c20:	f7fe fe2c 	bl	800087c <__aeabi_ddiv>
 8001c24:	4602      	mov	r2, r0
 8001c26:	460b      	mov	r3, r1
 8001c28:	e9c7 2306 	strd	r2, r3, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001c2c:	f04f 0200 	mov.w	r2, #0
 8001c30:	4b7a      	ldr	r3, [pc, #488]	@ (8001e1c <compensate_pressure+0x374>)
 8001c32:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c36:	f7fe fe21 	bl	800087c <__aeabi_ddiv>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	4610      	mov	r0, r2
 8001c40:	4619      	mov	r1, r3
 8001c42:	f04f 0200 	mov.w	r2, #0
 8001c46:	4b79      	ldr	r3, [pc, #484]	@ (8001e2c <compensate_pressure+0x384>)
 8001c48:	f7fe fb38 	bl	80002bc <__adddf3>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	460b      	mov	r3, r1
 8001c50:	4614      	mov	r4, r2
 8001c52:	461d      	mov	r5, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7fe fc6b 	bl	8000534 <__aeabi_ui2d>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	460b      	mov	r3, r1
 8001c62:	4620      	mov	r0, r4
 8001c64:	4629      	mov	r1, r5
 8001c66:	f7fe fcdf 	bl	8000628 <__aeabi_dmul>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001c72:	f04f 0200 	mov.w	r2, #0
 8001c76:	f04f 0300 	mov.w	r3, #0
 8001c7a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c7e:	f7fe ff45 	bl	8000b0c <__aeabi_dcmplt>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d10b      	bne.n	8001ca0 <compensate_pressure+0x1f8>
 8001c88:	f04f 0200 	mov.w	r2, #0
 8001c8c:	f04f 0300 	mov.w	r3, #0
 8001c90:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c94:	f7fe ff58 	bl	8000b48 <__aeabi_dcmpgt>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	f000 80de 	beq.w	8001e5c <compensate_pressure+0x3b4>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7fe fc45 	bl	8000534 <__aeabi_ui2d>
 8001caa:	4602      	mov	r2, r0
 8001cac:	460b      	mov	r3, r1
 8001cae:	f04f 0000 	mov.w	r0, #0
 8001cb2:	495f      	ldr	r1, [pc, #380]	@ (8001e30 <compensate_pressure+0x388>)
 8001cb4:	f7fe fb00 	bl	80002b8 <__aeabi_dsub>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	460b      	mov	r3, r1
 8001cbc:	e9c7 2308 	strd	r2, r3, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001cc0:	f04f 0200 	mov.w	r2, #0
 8001cc4:	4b5b      	ldr	r3, [pc, #364]	@ (8001e34 <compensate_pressure+0x38c>)
 8001cc6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001cca:	f7fe fdd7 	bl	800087c <__aeabi_ddiv>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	460b      	mov	r3, r1
 8001cd2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001cd6:	f7fe faef 	bl	80002b8 <__aeabi_dsub>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	460b      	mov	r3, r1
 8001cde:	4610      	mov	r0, r2
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	a347      	add	r3, pc, #284	@ (adr r3, 8001e00 <compensate_pressure+0x358>)
 8001ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce8:	f7fe fc9e 	bl	8000628 <__aeabi_dmul>
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	4610      	mov	r0, r2
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001cf8:	f7fe fdc0 	bl	800087c <__aeabi_ddiv>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	460b      	mov	r3, r1
 8001d00:	e9c7 2308 	strd	r2, r3, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7fe fc22 	bl	8000554 <__aeabi_i2d>
 8001d10:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d14:	f7fe fc88 	bl	8000628 <__aeabi_dmul>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	4610      	mov	r0, r2
 8001d1e:	4619      	mov	r1, r3
 8001d20:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d24:	f7fe fc80 	bl	8000628 <__aeabi_dmul>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	460b      	mov	r3, r1
 8001d2c:	4610      	mov	r0, r2
 8001d2e:	4619      	mov	r1, r3
 8001d30:	f04f 0200 	mov.w	r2, #0
 8001d34:	4b40      	ldr	r3, [pc, #256]	@ (8001e38 <compensate_pressure+0x390>)
 8001d36:	f7fe fda1 	bl	800087c <__aeabi_ddiv>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7fe fc03 	bl	8000554 <__aeabi_i2d>
 8001d4e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d52:	f7fe fc69 	bl	8000628 <__aeabi_dmul>
 8001d56:	4602      	mov	r2, r0
 8001d58:	460b      	mov	r3, r1
 8001d5a:	4610      	mov	r0, r2
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	f04f 0200 	mov.w	r2, #0
 8001d62:	4b2e      	ldr	r3, [pc, #184]	@ (8001e1c <compensate_pressure+0x374>)
 8001d64:	f7fe fd8a 	bl	800087c <__aeabi_ddiv>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	460b      	mov	r3, r1
 8001d6c:	e9c7 2304 	strd	r2, r3, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001d70:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001d74:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d78:	f7fe faa0 	bl	80002bc <__adddf3>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4614      	mov	r4, r2
 8001d82:	461d      	mov	r5, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7fe fbe2 	bl	8000554 <__aeabi_i2d>
 8001d90:	4602      	mov	r2, r0
 8001d92:	460b      	mov	r3, r1
 8001d94:	4620      	mov	r0, r4
 8001d96:	4629      	mov	r1, r5
 8001d98:	f7fe fa90 	bl	80002bc <__adddf3>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	460b      	mov	r3, r1
 8001da0:	4610      	mov	r0, r2
 8001da2:	4619      	mov	r1, r3
 8001da4:	f04f 0200 	mov.w	r2, #0
 8001da8:	4b24      	ldr	r3, [pc, #144]	@ (8001e3c <compensate_pressure+0x394>)
 8001daa:	f7fe fd67 	bl	800087c <__aeabi_ddiv>
 8001dae:	4602      	mov	r2, r0
 8001db0:	460b      	mov	r3, r1
 8001db2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001db6:	f7fe fa81 	bl	80002bc <__adddf3>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 8001dc2:	a311      	add	r3, pc, #68	@ (adr r3, 8001e08 <compensate_pressure+0x360>)
 8001dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001dcc:	f7fe fe9e 	bl	8000b0c <__aeabi_dcmplt>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d007      	beq.n	8001de6 <compensate_pressure+0x33e>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8001dd6:	a30c      	add	r3, pc, #48	@ (adr r3, 8001e08 <compensate_pressure+0x360>)
 8001dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ddc:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8001de0:	2303      	movs	r3, #3
 8001de2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8001de6:	a30a      	add	r3, pc, #40	@ (adr r3, 8001e10 <compensate_pressure+0x368>)
 8001de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dec:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001df0:	f7fe feaa 	bl	8000b48 <__aeabi_dcmpgt>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	e022      	b.n	8001e40 <compensate_pressure+0x398>
 8001dfa:	bf00      	nop
 8001dfc:	f3af 8000 	nop.w
 8001e00:	00000000 	.word	0x00000000
 8001e04:	40b86a00 	.word	0x40b86a00
 8001e08:	00000000 	.word	0x00000000
 8001e0c:	40dd4c00 	.word	0x40dd4c00
 8001e10:	00000000 	.word	0x00000000
 8001e14:	40fadb00 	.word	0x40fadb00
 8001e18:	40ef4000 	.word	0x40ef4000
 8001e1c:	40e00000 	.word	0x40e00000
 8001e20:	40100000 	.word	0x40100000
 8001e24:	40f00000 	.word	0x40f00000
 8001e28:	41200000 	.word	0x41200000
 8001e2c:	3ff00000 	.word	0x3ff00000
 8001e30:	41300000 	.word	0x41300000
 8001e34:	40b00000 	.word	0x40b00000
 8001e38:	41e00000 	.word	0x41e00000
 8001e3c:	40300000 	.word	0x40300000
 8001e40:	d007      	beq.n	8001e52 <compensate_pressure+0x3aa>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8001e42:	a309      	add	r3, pc, #36	@ (adr r3, 8001e68 <compensate_pressure+0x3c0>)
 8001e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e48:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 8001e4c:	2304      	movs	r3, #4
 8001e4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        (*comp_pressure) = pressure;
 8001e52:	68f9      	ldr	r1, [r7, #12]
 8001e54:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e58:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 8001e5c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3730      	adds	r7, #48	@ 0x30
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bdb0      	pop	{r4, r5, r7, pc}
 8001e68:	00000000 	.word	0x00000000
 8001e6c:	40fadb00 	.word	0x40fadb00

08001e70 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b085      	sub	sp, #20
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	db03      	blt.n	8001e8c <st_check_boundaries+0x1c>
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	4a1c      	ldr	r2, [pc, #112]	@ (8001ef8 <st_check_boundaries+0x88>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	dd09      	ble.n	8001ea0 <st_check_boundaries+0x30>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	db06      	blt.n	8001ea0 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a18      	ldr	r2, [pc, #96]	@ (8001ef8 <st_check_boundaries+0x88>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	dc02      	bgt.n	8001ea0 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 8001e9a:	23fa      	movs	r3, #250	@ 0xfa
 8001e9c:	73fb      	strb	r3, [r7, #15]
 8001e9e:	e023      	b.n	8001ee8 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	db03      	blt.n	8001eae <st_check_boundaries+0x3e>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a13      	ldr	r2, [pc, #76]	@ (8001ef8 <st_check_boundaries+0x88>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	dd09      	ble.n	8001ec2 <st_check_boundaries+0x52>
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	db06      	blt.n	8001ec2 <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	4a10      	ldr	r2, [pc, #64]	@ (8001ef8 <st_check_boundaries+0x88>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	dc02      	bgt.n	8001ec2 <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 8001ebc:	23fb      	movs	r3, #251	@ 0xfb
 8001ebe:	73fb      	strb	r3, [r7, #15]
 8001ec0:	e012      	b.n	8001ee8 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	db03      	blt.n	8001ed0 <st_check_boundaries+0x60>
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	4a0b      	ldr	r2, [pc, #44]	@ (8001ef8 <st_check_boundaries+0x88>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	dd09      	ble.n	8001ee4 <st_check_boundaries+0x74>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	db03      	blt.n	8001ede <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a07      	ldr	r2, [pc, #28]	@ (8001ef8 <st_check_boundaries+0x88>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	dd02      	ble.n	8001ee4 <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 8001ede:	23f9      	movs	r3, #249	@ 0xf9
 8001ee0:	73fb      	strb	r3, [r7, #15]
 8001ee2:	e001      	b.n	8001ee8 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001ee8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3714      	adds	r7, #20
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr
 8001ef8:	000ffff0 	.word	0x000ffff0

08001efc <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f7ff f839 	bl	8000f7c <bmp2_init>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 8001f0e:	f107 0308 	add.w	r3, r7, #8
 8001f12:	6879      	ldr	r1, [r7, #4]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7ff f91e 	bl	8001156 <bmp2_get_config>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_COEFF_8;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8001f22:	2300      	movs	r3, #0
 8001f24:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8001f26:	2303      	movs	r3, #3
 8001f28:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 8001f2a:	f107 0308 	add.w	r3, r7, #8
 8001f2e:	6879      	ldr	r1, [r7, #4]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff f950 	bl	80011d6 <bmp2_set_config>
 8001f36:	4603      	mov	r3, r0
 8001f38:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 8001f3a:	f107 0308 	add.w	r3, r7, #8
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	4619      	mov	r1, r3
 8001f42:	2003      	movs	r0, #3
 8001f44:	f7ff f982 	bl	800124c <bmp2_set_power_mode>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 8001f4c:	f107 0108 	add.w	r1, r7, #8
 8001f50:	f107 0310 	add.w	r3, r7, #16
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7ff fa0c 	bl	8001374 <bmp2_compute_meas_time>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8001f60:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3718      	adds	r7, #24
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b086      	sub	sp, #24
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	60b9      	str	r1, [r7, #8]
 8001f74:	607a      	str	r2, [r7, #4]
 8001f76:	603b      	str	r3, [r7, #0]
 8001f78:	4603      	mov	r3, r0
 8001f7a:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8001f80:	2300      	movs	r3, #0
 8001f82:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	6858      	ldr	r0, [r3, #4]
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	891b      	ldrh	r3, [r3, #8]
 8001f90:	2200      	movs	r2, #0
 8001f92:	4619      	mov	r1, r3
 8001f94:	f002 f832 	bl	8003ffc <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	6818      	ldr	r0, [r3, #0]
 8001f9c:	f107 010f 	add.w	r1, r7, #15
 8001fa0:	2305      	movs	r3, #5
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f003 faf3 	bl	800558e <HAL_SPI_Transmit>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	6818      	ldr	r0, [r3, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	b29a      	uxth	r2, r3
 8001fb4:	2305      	movs	r3, #5
 8001fb6:	68b9      	ldr	r1, [r7, #8]
 8001fb8:	f003 fc5e 	bl	8005878 <HAL_SPI_Receive>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	461a      	mov	r2, r3
 8001fc0:	7dbb      	ldrb	r3, [r7, #22]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	6858      	ldr	r0, [r3, #4]
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	891b      	ldrh	r3, [r3, #8]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	f002 f813 	bl	8003ffc <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8001fd6:	7dbb      	ldrb	r3, [r7, #22]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <bmp2_spi_read+0x74>
    iError = -1;
 8001fdc:	23ff      	movs	r3, #255	@ 0xff
 8001fde:	75fb      	strb	r3, [r7, #23]

  return iError;
 8001fe0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3718      	adds	r7, #24
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}

08001fec <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b086      	sub	sp, #24
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	60b9      	str	r1, [r7, #8]
 8001ff4:	607a      	str	r2, [r7, #4]
 8001ff6:	603b      	str	r3, [r7, #0]
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8002000:	2300      	movs	r3, #0
 8002002:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	6858      	ldr	r0, [r3, #4]
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	891b      	ldrh	r3, [r3, #8]
 8002010:	2200      	movs	r2, #0
 8002012:	4619      	mov	r1, r3
 8002014:	f001 fff2 	bl	8003ffc <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	6818      	ldr	r0, [r3, #0]
 800201c:	f107 010f 	add.w	r1, r7, #15
 8002020:	2305      	movs	r3, #5
 8002022:	2201      	movs	r2, #1
 8002024:	f003 fab3 	bl	800558e <HAL_SPI_Transmit>
 8002028:	4603      	mov	r3, r0
 800202a:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	6818      	ldr	r0, [r3, #0]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	b29a      	uxth	r2, r3
 8002034:	2305      	movs	r3, #5
 8002036:	68b9      	ldr	r1, [r7, #8]
 8002038:	f003 faa9 	bl	800558e <HAL_SPI_Transmit>
 800203c:	4603      	mov	r3, r0
 800203e:	461a      	mov	r2, r3
 8002040:	7dbb      	ldrb	r3, [r7, #22]
 8002042:	4413      	add	r3, r2
 8002044:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	6858      	ldr	r0, [r3, #4]
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	891b      	ldrh	r3, [r3, #8]
 800204e:	2201      	movs	r2, #1
 8002050:	4619      	mov	r1, r3
 8002052:	f001 ffd3 	bl	8003ffc <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8002056:	7dbb      	ldrb	r3, [r7, #22]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <bmp2_spi_write+0x74>
    iError = -1;
 800205c:	23ff      	movs	r3, #255	@ 0xff
 800205e:	75fb      	strb	r3, [r7, #23]

  return iError;
 8002060:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002064:	4618      	mov	r0, r3
 8002066:	3718      	adds	r7, #24
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4a05      	ldr	r2, [pc, #20]	@ (8002090 <bmp2_delay_us+0x24>)
 800207a:	fba2 2303 	umull	r2, r3, r2, r3
 800207e:	099b      	lsrs	r3, r3, #6
 8002080:	4618      	mov	r0, r3
 8002082:	f001 f815 	bl	80030b0 <HAL_Delay>
}
 8002086:	bf00      	nop
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	10624dd3 	.word	0x10624dd3

08002094 <BMP2_ReadData>:
 *  @retval 0 -> Success.
 *  @retval <0 -> Failure.
 *
 */
int8_t BMP2_ReadData(struct bmp2_dev *dev, double* press, double* temp)
{
 8002094:	b590      	push	{r4, r7, lr}
 8002096:	b08b      	sub	sp, #44	@ 0x2c
 8002098:	af00      	add	r7, sp, #0
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 80020a0:	23ff      	movs	r3, #255	@ 0xff
 80020a2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  struct bmp2_status status;
  struct bmp2_data comp_data;
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	899b      	ldrh	r3, [r3, #12]
 80020ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 80020b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020b4:	68f9      	ldr	r1, [r7, #12]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7ff f89c 	bl	80011f4 <bmp2_get_status>
 80020bc:	4603      	mov	r3, r0
 80020be:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 80020c2:	f107 0310 	add.w	r3, r7, #16
 80020c6:	68f9      	ldr	r1, [r7, #12]
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7ff f8d4 	bl	8001276 <bmp2_get_sensor_data>
 80020ce:	4603      	mov	r3, r0
 80020d0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    *temp = comp_data.temperature;
 80020d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020d8:	6879      	ldr	r1, [r7, #4]
 80020da:	e9c1 2300 	strd	r2, r3, [r1]
    *press = comp_data.pressure / 100.0;
 80020de:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80020e2:	f04f 0200 	mov.w	r2, #0
 80020e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002158 <BMP2_ReadData+0xc4>)
 80020e8:	f7fe fbc8 	bl	800087c <__aeabi_ddiv>
 80020ec:	4602      	mov	r2, r0
 80020ee:	460b      	mov	r3, r1
 80020f0:	68b9      	ldr	r1, [r7, #8]
 80020f2:	e9c1 2300 	strd	r2, r3, [r1]
    try--;
 80020f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	3b01      	subs	r3, #1
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 8002104:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002108:	2b00      	cmp	r3, #0
 800210a:	d003      	beq.n	8002114 <BMP2_ReadData+0x80>
 800210c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002110:	2b00      	cmp	r3, #0
 8002112:	dccd      	bgt.n	80020b0 <BMP2_ReadData+0x1c>

  /* Save reading result in sensor handler */
  BMP2_GET_PRESS(dev) = *press;
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800211a:	68f9      	ldr	r1, [r7, #12]
 800211c:	684c      	ldr	r4, [r1, #4]
 800211e:	4610      	mov	r0, r2
 8002120:	4619      	mov	r1, r3
 8002122:	f7fe fd63 	bl	8000bec <__aeabi_d2f>
 8002126:	4603      	mov	r3, r0
 8002128:	6163      	str	r3, [r4, #20]
  BMP2_GET_TEMP(dev) = *temp;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002130:	68f9      	ldr	r1, [r7, #12]
 8002132:	684c      	ldr	r4, [r1, #4]
 8002134:	4610      	mov	r0, r2
 8002136:	4619      	mov	r1, r3
 8002138:	f7fe fd58 	bl	8000bec <__aeabi_d2f>
 800213c:	4603      	mov	r3, r0
 800213e:	6123      	str	r3, [r4, #16]
  BMP2_GET_STATUS(dev) = rslt;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002148:	729a      	strb	r2, [r3, #10]

  return rslt;
 800214a:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
}
 800214e:	4618      	mov	r0, r3
 8002150:	372c      	adds	r7, #44	@ 0x2c
 8002152:	46bd      	mov	sp, r7
 8002154:	bd90      	pop	{r4, r7, pc}
 8002156:	bf00      	nop
 8002158:	40590000 	.word	0x40590000

0800215c <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8002160:	4b1f      	ldr	r3, [pc, #124]	@ (80021e0 <MX_ETH_Init+0x84>)
 8002162:	4a20      	ldr	r2, [pc, #128]	@ (80021e4 <MX_ETH_Init+0x88>)
 8002164:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8002166:	4b20      	ldr	r3, [pc, #128]	@ (80021e8 <MX_ETH_Init+0x8c>)
 8002168:	2200      	movs	r2, #0
 800216a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800216c:	4b1e      	ldr	r3, [pc, #120]	@ (80021e8 <MX_ETH_Init+0x8c>)
 800216e:	2280      	movs	r2, #128	@ 0x80
 8002170:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8002172:	4b1d      	ldr	r3, [pc, #116]	@ (80021e8 <MX_ETH_Init+0x8c>)
 8002174:	22e1      	movs	r2, #225	@ 0xe1
 8002176:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8002178:	4b1b      	ldr	r3, [pc, #108]	@ (80021e8 <MX_ETH_Init+0x8c>)
 800217a:	2200      	movs	r2, #0
 800217c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800217e:	4b1a      	ldr	r3, [pc, #104]	@ (80021e8 <MX_ETH_Init+0x8c>)
 8002180:	2200      	movs	r2, #0
 8002182:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8002184:	4b18      	ldr	r3, [pc, #96]	@ (80021e8 <MX_ETH_Init+0x8c>)
 8002186:	2200      	movs	r2, #0
 8002188:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800218a:	4b15      	ldr	r3, [pc, #84]	@ (80021e0 <MX_ETH_Init+0x84>)
 800218c:	4a16      	ldr	r2, [pc, #88]	@ (80021e8 <MX_ETH_Init+0x8c>)
 800218e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8002190:	4b13      	ldr	r3, [pc, #76]	@ (80021e0 <MX_ETH_Init+0x84>)
 8002192:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002196:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8002198:	4b11      	ldr	r3, [pc, #68]	@ (80021e0 <MX_ETH_Init+0x84>)
 800219a:	4a14      	ldr	r2, [pc, #80]	@ (80021ec <MX_ETH_Init+0x90>)
 800219c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800219e:	4b10      	ldr	r3, [pc, #64]	@ (80021e0 <MX_ETH_Init+0x84>)
 80021a0:	4a13      	ldr	r2, [pc, #76]	@ (80021f0 <MX_ETH_Init+0x94>)
 80021a2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80021a4:	4b0e      	ldr	r3, [pc, #56]	@ (80021e0 <MX_ETH_Init+0x84>)
 80021a6:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80021aa:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80021ac:	480c      	ldr	r0, [pc, #48]	@ (80021e0 <MX_ETH_Init+0x84>)
 80021ae:	f001 f947 	bl	8003440 <HAL_ETH_Init>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80021b8:	f000 fbfc 	bl	80029b4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80021bc:	2238      	movs	r2, #56	@ 0x38
 80021be:	2100      	movs	r1, #0
 80021c0:	480c      	ldr	r0, [pc, #48]	@ (80021f4 <MX_ETH_Init+0x98>)
 80021c2:	f006 fb81 	bl	80088c8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80021c6:	4b0b      	ldr	r3, [pc, #44]	@ (80021f4 <MX_ETH_Init+0x98>)
 80021c8:	2221      	movs	r2, #33	@ 0x21
 80021ca:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80021cc:	4b09      	ldr	r3, [pc, #36]	@ (80021f4 <MX_ETH_Init+0x98>)
 80021ce:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80021d2:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80021d4:	4b07      	ldr	r3, [pc, #28]	@ (80021f4 <MX_ETH_Init+0x98>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	2000024c 	.word	0x2000024c
 80021e4:	40028000 	.word	0x40028000
 80021e8:	200002fc 	.word	0x200002fc
 80021ec:	20000158 	.word	0x20000158
 80021f0:	200000b8 	.word	0x200000b8
 80021f4:	20000214 	.word	0x20000214

080021f8 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b08e      	sub	sp, #56	@ 0x38
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002200:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002204:	2200      	movs	r2, #0
 8002206:	601a      	str	r2, [r3, #0]
 8002208:	605a      	str	r2, [r3, #4]
 800220a:	609a      	str	r2, [r3, #8]
 800220c:	60da      	str	r2, [r3, #12]
 800220e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a52      	ldr	r2, [pc, #328]	@ (8002360 <HAL_ETH_MspInit+0x168>)
 8002216:	4293      	cmp	r3, r2
 8002218:	f040 809e 	bne.w	8002358 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800221c:	4b51      	ldr	r3, [pc, #324]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 800221e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002220:	4a50      	ldr	r2, [pc, #320]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 8002222:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002226:	6313      	str	r3, [r2, #48]	@ 0x30
 8002228:	4b4e      	ldr	r3, [pc, #312]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 800222a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002230:	623b      	str	r3, [r7, #32]
 8002232:	6a3b      	ldr	r3, [r7, #32]
 8002234:	4b4b      	ldr	r3, [pc, #300]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 8002236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002238:	4a4a      	ldr	r2, [pc, #296]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 800223a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800223e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002240:	4b48      	ldr	r3, [pc, #288]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 8002242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002244:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002248:	61fb      	str	r3, [r7, #28]
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	4b45      	ldr	r3, [pc, #276]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 800224e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002250:	4a44      	ldr	r2, [pc, #272]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 8002252:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002256:	6313      	str	r3, [r2, #48]	@ 0x30
 8002258:	4b42      	ldr	r3, [pc, #264]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 800225a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002260:	61bb      	str	r3, [r7, #24]
 8002262:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002264:	4b3f      	ldr	r3, [pc, #252]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 8002266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002268:	4a3e      	ldr	r2, [pc, #248]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 800226a:	f043 0304 	orr.w	r3, r3, #4
 800226e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002270:	4b3c      	ldr	r3, [pc, #240]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 8002272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002274:	f003 0304 	and.w	r3, r3, #4
 8002278:	617b      	str	r3, [r7, #20]
 800227a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800227c:	4b39      	ldr	r3, [pc, #228]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 800227e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002280:	4a38      	ldr	r2, [pc, #224]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 8002282:	f043 0301 	orr.w	r3, r3, #1
 8002286:	6313      	str	r3, [r2, #48]	@ 0x30
 8002288:	4b36      	ldr	r3, [pc, #216]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 800228a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228c:	f003 0301 	and.w	r3, r3, #1
 8002290:	613b      	str	r3, [r7, #16]
 8002292:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002294:	4b33      	ldr	r3, [pc, #204]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 8002296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002298:	4a32      	ldr	r2, [pc, #200]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 800229a:	f043 0302 	orr.w	r3, r3, #2
 800229e:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a0:	4b30      	ldr	r3, [pc, #192]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 80022a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a4:	f003 0302 	and.w	r3, r3, #2
 80022a8:	60fb      	str	r3, [r7, #12]
 80022aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80022ac:	4b2d      	ldr	r3, [pc, #180]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 80022ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b0:	4a2c      	ldr	r2, [pc, #176]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 80022b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80022b8:	4b2a      	ldr	r3, [pc, #168]	@ (8002364 <HAL_ETH_MspInit+0x16c>)
 80022ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022c0:	60bb      	str	r3, [r7, #8]
 80022c2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80022c4:	2332      	movs	r3, #50	@ 0x32
 80022c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c8:	2302      	movs	r3, #2
 80022ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d0:	2303      	movs	r3, #3
 80022d2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80022d4:	230b      	movs	r3, #11
 80022d6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022dc:	4619      	mov	r1, r3
 80022de:	4822      	ldr	r0, [pc, #136]	@ (8002368 <HAL_ETH_MspInit+0x170>)
 80022e0:	f001 fce0 	bl	8003ca4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80022e4:	2386      	movs	r3, #134	@ 0x86
 80022e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e8:	2302      	movs	r3, #2
 80022ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ec:	2300      	movs	r3, #0
 80022ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f0:	2303      	movs	r3, #3
 80022f2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80022f4:	230b      	movs	r3, #11
 80022f6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022fc:	4619      	mov	r1, r3
 80022fe:	481b      	ldr	r0, [pc, #108]	@ (800236c <HAL_ETH_MspInit+0x174>)
 8002300:	f001 fcd0 	bl	8003ca4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002304:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002308:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230a:	2302      	movs	r3, #2
 800230c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230e:	2300      	movs	r3, #0
 8002310:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002312:	2303      	movs	r3, #3
 8002314:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002316:	230b      	movs	r3, #11
 8002318:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800231a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800231e:	4619      	mov	r1, r3
 8002320:	4813      	ldr	r0, [pc, #76]	@ (8002370 <HAL_ETH_MspInit+0x178>)
 8002322:	f001 fcbf 	bl	8003ca4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002326:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800232a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232c:	2302      	movs	r3, #2
 800232e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002330:	2300      	movs	r3, #0
 8002332:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002334:	2303      	movs	r3, #3
 8002336:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002338:	230b      	movs	r3, #11
 800233a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800233c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002340:	4619      	mov	r1, r3
 8002342:	480c      	ldr	r0, [pc, #48]	@ (8002374 <HAL_ETH_MspInit+0x17c>)
 8002344:	f001 fcae 	bl	8003ca4 <HAL_GPIO_Init>

    /* ETH interrupt Init */
    HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 8002348:	2200      	movs	r2, #0
 800234a:	2100      	movs	r1, #0
 800234c:	203d      	movs	r0, #61	@ 0x3d
 800234e:	f000 ffae 	bl	80032ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8002352:	203d      	movs	r0, #61	@ 0x3d
 8002354:	f000 ffc7 	bl	80032e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8002358:	bf00      	nop
 800235a:	3738      	adds	r7, #56	@ 0x38
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40028000 	.word	0x40028000
 8002364:	40023800 	.word	0x40023800
 8002368:	40020800 	.word	0x40020800
 800236c:	40020000 	.word	0x40020000
 8002370:	40020400 	.word	0x40020400
 8002374:	40021800 	.word	0x40021800

08002378 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b08c      	sub	sp, #48	@ 0x30
 800237c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800237e:	f107 031c 	add.w	r3, r7, #28
 8002382:	2200      	movs	r2, #0
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	605a      	str	r2, [r3, #4]
 8002388:	609a      	str	r2, [r3, #8]
 800238a:	60da      	str	r2, [r3, #12]
 800238c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800238e:	4b62      	ldr	r3, [pc, #392]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002392:	4a61      	ldr	r2, [pc, #388]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 8002394:	f043 0310 	orr.w	r3, r3, #16
 8002398:	6313      	str	r3, [r2, #48]	@ 0x30
 800239a:	4b5f      	ldr	r3, [pc, #380]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239e:	f003 0310 	and.w	r3, r3, #16
 80023a2:	61bb      	str	r3, [r7, #24]
 80023a4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023a6:	4b5c      	ldr	r3, [pc, #368]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023aa:	4a5b      	ldr	r2, [pc, #364]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 80023ac:	f043 0304 	orr.w	r3, r3, #4
 80023b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023b2:	4b59      	ldr	r3, [pc, #356]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b6:	f003 0304 	and.w	r3, r3, #4
 80023ba:	617b      	str	r3, [r7, #20]
 80023bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023be:	4b56      	ldr	r3, [pc, #344]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 80023c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c2:	4a55      	ldr	r2, [pc, #340]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 80023c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023ca:	4b53      	ldr	r3, [pc, #332]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 80023cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023d2:	613b      	str	r3, [r7, #16]
 80023d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d6:	4b50      	ldr	r3, [pc, #320]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023da:	4a4f      	ldr	r2, [pc, #316]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 80023dc:	f043 0301 	orr.w	r3, r3, #1
 80023e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023e2:	4b4d      	ldr	r3, [pc, #308]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 80023e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	60fb      	str	r3, [r7, #12]
 80023ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ee:	4b4a      	ldr	r3, [pc, #296]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f2:	4a49      	ldr	r2, [pc, #292]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 80023f4:	f043 0302 	orr.w	r3, r3, #2
 80023f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023fa:	4b47      	ldr	r3, [pc, #284]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	60bb      	str	r3, [r7, #8]
 8002404:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002406:	4b44      	ldr	r3, [pc, #272]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 8002408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240a:	4a43      	ldr	r2, [pc, #268]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 800240c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002410:	6313      	str	r3, [r2, #48]	@ 0x30
 8002412:	4b41      	ldr	r3, [pc, #260]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 8002414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002416:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800241a:	607b      	str	r3, [r7, #4]
 800241c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800241e:	4b3e      	ldr	r3, [pc, #248]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002422:	4a3d      	ldr	r2, [pc, #244]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 8002424:	f043 0308 	orr.w	r3, r3, #8
 8002428:	6313      	str	r3, [r2, #48]	@ 0x30
 800242a:	4b3b      	ldr	r3, [pc, #236]	@ (8002518 <MX_GPIO_Init+0x1a0>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242e:	f003 0308 	and.w	r3, r3, #8
 8002432:	603b      	str	r3, [r7, #0]
 8002434:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMP2_CSB_GPIO_Port, BMP2_CSB_Pin, GPIO_PIN_SET);
 8002436:	2201      	movs	r2, #1
 8002438:	2110      	movs	r1, #16
 800243a:	4838      	ldr	r0, [pc, #224]	@ (800251c <MX_GPIO_Init+0x1a4>)
 800243c:	f001 fdde 	bl	8003ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002440:	2200      	movs	r2, #0
 8002442:	f244 0181 	movw	r1, #16513	@ 0x4081
 8002446:	4836      	ldr	r0, [pc, #216]	@ (8002520 <MX_GPIO_Init+0x1a8>)
 8002448:	f001 fdd8 	bl	8003ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(przek_wiatrak_GPIO_Port, przek_wiatrak_Pin, GPIO_PIN_SET);
 800244c:	2201      	movs	r2, #1
 800244e:	2101      	movs	r1, #1
 8002450:	4834      	ldr	r0, [pc, #208]	@ (8002524 <MX_GPIO_Init+0x1ac>)
 8002452:	f001 fdd3 	bl	8003ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002456:	2200      	movs	r2, #0
 8002458:	2140      	movs	r1, #64	@ 0x40
 800245a:	4832      	ldr	r0, [pc, #200]	@ (8002524 <MX_GPIO_Init+0x1ac>)
 800245c:	f001 fdce 	bl	8003ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(przek_grzalka_GPIO_Port, przek_grzalka_Pin, GPIO_PIN_SET);
 8002460:	2201      	movs	r2, #1
 8002462:	2102      	movs	r1, #2
 8002464:	4830      	ldr	r0, [pc, #192]	@ (8002528 <MX_GPIO_Init+0x1b0>)
 8002466:	f001 fdc9 	bl	8003ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BMP2_CSB_Pin;
 800246a:	2310      	movs	r3, #16
 800246c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800246e:	2301      	movs	r3, #1
 8002470:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002472:	2300      	movs	r3, #0
 8002474:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002476:	2302      	movs	r3, #2
 8002478:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BMP2_CSB_GPIO_Port, &GPIO_InitStruct);
 800247a:	f107 031c 	add.w	r3, r7, #28
 800247e:	4619      	mov	r1, r3
 8002480:	4826      	ldr	r0, [pc, #152]	@ (800251c <MX_GPIO_Init+0x1a4>)
 8002482:	f001 fc0f 	bl	8003ca4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002486:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800248a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800248c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002490:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002492:	2300      	movs	r3, #0
 8002494:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002496:	f107 031c 	add.w	r3, r7, #28
 800249a:	4619      	mov	r1, r3
 800249c:	4823      	ldr	r0, [pc, #140]	@ (800252c <MX_GPIO_Init+0x1b4>)
 800249e:	f001 fc01 	bl	8003ca4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80024a2:	f244 0381 	movw	r3, #16513	@ 0x4081
 80024a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024a8:	2301      	movs	r3, #1
 80024aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ac:	2300      	movs	r3, #0
 80024ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b0:	2300      	movs	r3, #0
 80024b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024b4:	f107 031c 	add.w	r3, r7, #28
 80024b8:	4619      	mov	r1, r3
 80024ba:	4819      	ldr	r0, [pc, #100]	@ (8002520 <MX_GPIO_Init+0x1a8>)
 80024bc:	f001 fbf2 	bl	8003ca4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = przek_wiatrak_Pin|USB_PowerSwitchOn_Pin;
 80024c0:	2341      	movs	r3, #65	@ 0x41
 80024c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024c4:	2301      	movs	r3, #1
 80024c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c8:	2300      	movs	r3, #0
 80024ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024cc:	2300      	movs	r3, #0
 80024ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80024d0:	f107 031c 	add.w	r3, r7, #28
 80024d4:	4619      	mov	r1, r3
 80024d6:	4813      	ldr	r0, [pc, #76]	@ (8002524 <MX_GPIO_Init+0x1ac>)
 80024d8:	f001 fbe4 	bl	8003ca4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80024dc:	2380      	movs	r3, #128	@ 0x80
 80024de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024e0:	2300      	movs	r3, #0
 80024e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80024e8:	f107 031c 	add.w	r3, r7, #28
 80024ec:	4619      	mov	r1, r3
 80024ee:	480d      	ldr	r0, [pc, #52]	@ (8002524 <MX_GPIO_Init+0x1ac>)
 80024f0:	f001 fbd8 	bl	8003ca4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = przek_grzalka_Pin;
 80024f4:	2302      	movs	r3, #2
 80024f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024f8:	2301      	movs	r3, #1
 80024fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fc:	2300      	movs	r3, #0
 80024fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002500:	2300      	movs	r3, #0
 8002502:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(przek_grzalka_GPIO_Port, &GPIO_InitStruct);
 8002504:	f107 031c 	add.w	r3, r7, #28
 8002508:	4619      	mov	r1, r3
 800250a:	4807      	ldr	r0, [pc, #28]	@ (8002528 <MX_GPIO_Init+0x1b0>)
 800250c:	f001 fbca 	bl	8003ca4 <HAL_GPIO_Init>

}
 8002510:	bf00      	nop
 8002512:	3730      	adds	r7, #48	@ 0x30
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	40023800 	.word	0x40023800
 800251c:	40021000 	.word	0x40021000
 8002520:	40020400 	.word	0x40020400
 8002524:	40021800 	.word	0x40021800
 8002528:	40020c00 	.word	0x40020c00
 800252c:	40020800 	.word	0x40020800

08002530 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_IT(&huart3, rx_buffer, rx_msg_len);
 8002538:	4b21      	ldr	r3, [pc, #132]	@ (80025c0 <HAL_UART_RxCpltCallback+0x90>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	b29b      	uxth	r3, r3
 800253e:	461a      	mov	r2, r3
 8002540:	4920      	ldr	r1, [pc, #128]	@ (80025c4 <HAL_UART_RxCpltCallback+0x94>)
 8002542:	4821      	ldr	r0, [pc, #132]	@ (80025c8 <HAL_UART_RxCpltCallback+0x98>)
 8002544:	f004 fc19 	bl	8006d7a <HAL_UART_Receive_IT>
	if(sizeof(strtol((char*)&rx_buffer[0], 0, 10)) == 4)//jesli to int
		wartosc_odebrana = strtol((char*)&rx_buffer[0], 0, 10);
 8002548:	220a      	movs	r2, #10
 800254a:	2100      	movs	r1, #0
 800254c:	481d      	ldr	r0, [pc, #116]	@ (80025c4 <HAL_UART_RxCpltCallback+0x94>)
 800254e:	f006 f991 	bl	8008874 <strtol>
 8002552:	4603      	mov	r3, r0
 8002554:	4a1d      	ldr	r2, [pc, #116]	@ (80025cc <HAL_UART_RxCpltCallback+0x9c>)
 8002556:	6013      	str	r3, [r2, #0]

	prosba_temp = prosba_temp * 10 + wartosc_odebrana;
 8002558:	4b1d      	ldr	r3, [pc, #116]	@ (80025d0 <HAL_UART_RxCpltCallback+0xa0>)
 800255a:	881b      	ldrh	r3, [r3, #0]
 800255c:	461a      	mov	r2, r3
 800255e:	0092      	lsls	r2, r2, #2
 8002560:	4413      	add	r3, r2
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	b29a      	uxth	r2, r3
 8002566:	4b19      	ldr	r3, [pc, #100]	@ (80025cc <HAL_UART_RxCpltCallback+0x9c>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	b29b      	uxth	r3, r3
 800256c:	4413      	add	r3, r2
 800256e:	b29a      	uxth	r2, r3
 8002570:	4b17      	ldr	r3, [pc, #92]	@ (80025d0 <HAL_UART_RxCpltCallback+0xa0>)
 8002572:	801a      	strh	r2, [r3, #0]

	if (huart->Instance == USART3) {  // Jeśli UART odebrał znak
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a16      	ldr	r2, [pc, #88]	@ (80025d4 <HAL_UART_RxCpltCallback+0xa4>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d105      	bne.n	800258a <HAL_UART_RxCpltCallback+0x5a>
		odebrane_znaki++;
 800257e:	4b16      	ldr	r3, [pc, #88]	@ (80025d8 <HAL_UART_RxCpltCallback+0xa8>)
 8002580:	881b      	ldrh	r3, [r3, #0]
 8002582:	3301      	adds	r3, #1
 8002584:	b29a      	uxth	r2, r3
 8002586:	4b14      	ldr	r3, [pc, #80]	@ (80025d8 <HAL_UART_RxCpltCallback+0xa8>)
 8002588:	801a      	strh	r2, [r3, #0]
	}

	if(odebrane_znaki == 2){
 800258a:	4b13      	ldr	r3, [pc, #76]	@ (80025d8 <HAL_UART_RxCpltCallback+0xa8>)
 800258c:	881b      	ldrh	r3, [r3, #0]
 800258e:	2b02      	cmp	r3, #2
 8002590:	d112      	bne.n	80025b8 <HAL_UART_RxCpltCallback+0x88>
		odebrane_znaki = 0;
 8002592:	4b11      	ldr	r3, [pc, #68]	@ (80025d8 <HAL_UART_RxCpltCallback+0xa8>)
 8002594:	2200      	movs	r2, #0
 8002596:	801a      	strh	r2, [r3, #0]
		if(prosba_temp >= 12 && prosba_temp <= 41){
 8002598:	4b0d      	ldr	r3, [pc, #52]	@ (80025d0 <HAL_UART_RxCpltCallback+0xa0>)
 800259a:	881b      	ldrh	r3, [r3, #0]
 800259c:	2b0b      	cmp	r3, #11
 800259e:	d908      	bls.n	80025b2 <HAL_UART_RxCpltCallback+0x82>
 80025a0:	4b0b      	ldr	r3, [pc, #44]	@ (80025d0 <HAL_UART_RxCpltCallback+0xa0>)
 80025a2:	881b      	ldrh	r3, [r3, #0]
 80025a4:	2b29      	cmp	r3, #41	@ 0x29
 80025a6:	d804      	bhi.n	80025b2 <HAL_UART_RxCpltCallback+0x82>
			temp_zadana = prosba_temp;
 80025a8:	4b09      	ldr	r3, [pc, #36]	@ (80025d0 <HAL_UART_RxCpltCallback+0xa0>)
 80025aa:	881b      	ldrh	r3, [r3, #0]
 80025ac:	461a      	mov	r2, r3
 80025ae:	4b0b      	ldr	r3, [pc, #44]	@ (80025dc <HAL_UART_RxCpltCallback+0xac>)
 80025b0:	601a      	str	r2, [r3, #0]
		}
		prosba_temp = 0;
 80025b2:	4b07      	ldr	r3, [pc, #28]	@ (80025d0 <HAL_UART_RxCpltCallback+0xa0>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	801a      	strh	r2, [r3, #0]
	}
}
 80025b8:	bf00      	nop
 80025ba:	3708      	adds	r7, #8
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	20000054 	.word	0x20000054
 80025c4:	20000518 	.word	0x20000518
 80025c8:	20000660 	.word	0x20000660
 80025cc:	200005a0 	.word	0x200005a0
 80025d0:	200005a8 	.word	0x200005a8
 80025d4:	40004800 	.word	0x40004800
 80025d8:	200005a6 	.word	0x200005a6
 80025dc:	2000059c 	.word	0x2000059c

080025e0 <grzanie_f>:

void grzanie_f(int temp_zadana)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(przek_grzalka_GPIO_Port, przek_grzalka_Pin, GPIO_PIN_SET);
 80025e8:	2201      	movs	r2, #1
 80025ea:	2102      	movs	r1, #2
 80025ec:	4805      	ldr	r0, [pc, #20]	@ (8002604 <grzanie_f+0x24>)
 80025ee:	f001 fd05 	bl	8003ffc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(przek_wiatrak_GPIO_Port, przek_wiatrak_Pin, GPIO_PIN_RESET);
 80025f2:	2200      	movs	r2, #0
 80025f4:	2101      	movs	r1, #1
 80025f6:	4804      	ldr	r0, [pc, #16]	@ (8002608 <grzanie_f+0x28>)
 80025f8:	f001 fd00 	bl	8003ffc <HAL_GPIO_WritePin>
}
 80025fc:	bf00      	nop
 80025fe:	3708      	adds	r7, #8
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	40020c00 	.word	0x40020c00
 8002608:	40021800 	.word	0x40021800

0800260c <chlodzenie_f>:
void chlodzenie_f(int temp_zadana)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(przek_wiatrak_GPIO_Port, przek_wiatrak_Pin, GPIO_PIN_SET);
 8002614:	2201      	movs	r2, #1
 8002616:	2101      	movs	r1, #1
 8002618:	4805      	ldr	r0, [pc, #20]	@ (8002630 <chlodzenie_f+0x24>)
 800261a:	f001 fcef 	bl	8003ffc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(przek_grzalka_GPIO_Port, przek_grzalka_Pin, GPIO_PIN_RESET);
 800261e:	2200      	movs	r2, #0
 8002620:	2102      	movs	r1, #2
 8002622:	4804      	ldr	r0, [pc, #16]	@ (8002634 <chlodzenie_f+0x28>)
 8002624:	f001 fcea 	bl	8003ffc <HAL_GPIO_WritePin>
}
 8002628:	bf00      	nop
 800262a:	3708      	adds	r7, #8
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	40021800 	.word	0x40021800
 8002634:	40020c00 	.word	0x40020c00

08002638 <odbieranie_usart_f>:

void odbieranie_usart_f()
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
	BMP2_ReadData(&bmp2dev, &press, &temp);
 800263c:	4a27      	ldr	r2, [pc, #156]	@ (80026dc <odbieranie_usart_f+0xa4>)
 800263e:	4928      	ldr	r1, [pc, #160]	@ (80026e0 <odbieranie_usart_f+0xa8>)
 8002640:	4828      	ldr	r0, [pc, #160]	@ (80026e4 <odbieranie_usart_f+0xac>)
 8002642:	f7ff fd27 	bl	8002094 <BMP2_ReadData>
	press_calk = 1000.0f * press / 1000;
 8002646:	4b26      	ldr	r3, [pc, #152]	@ (80026e0 <odbieranie_usart_f+0xa8>)
 8002648:	e9d3 0100 	ldrd	r0, r1, [r3]
 800264c:	f04f 0200 	mov.w	r2, #0
 8002650:	4b25      	ldr	r3, [pc, #148]	@ (80026e8 <odbieranie_usart_f+0xb0>)
 8002652:	f7fd ffe9 	bl	8000628 <__aeabi_dmul>
 8002656:	4602      	mov	r2, r0
 8002658:	460b      	mov	r3, r1
 800265a:	4610      	mov	r0, r2
 800265c:	4619      	mov	r1, r3
 800265e:	f04f 0200 	mov.w	r2, #0
 8002662:	4b21      	ldr	r3, [pc, #132]	@ (80026e8 <odbieranie_usart_f+0xb0>)
 8002664:	f7fe f90a 	bl	800087c <__aeabi_ddiv>
 8002668:	4602      	mov	r2, r0
 800266a:	460b      	mov	r3, r1
 800266c:	4610      	mov	r0, r2
 800266e:	4619      	mov	r1, r3
 8002670:	f7fe fa9c 	bl	8000bac <__aeabi_d2uiz>
 8002674:	4603      	mov	r3, r0
 8002676:	4a1d      	ldr	r2, [pc, #116]	@ (80026ec <odbieranie_usart_f+0xb4>)
 8002678:	6013      	str	r3, [r2, #0]
	temp_calk = 1000.0f * temp / 1000;
 800267a:	4b18      	ldr	r3, [pc, #96]	@ (80026dc <odbieranie_usart_f+0xa4>)
 800267c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002680:	f04f 0200 	mov.w	r2, #0
 8002684:	4b18      	ldr	r3, [pc, #96]	@ (80026e8 <odbieranie_usart_f+0xb0>)
 8002686:	f7fd ffcf 	bl	8000628 <__aeabi_dmul>
 800268a:	4602      	mov	r2, r0
 800268c:	460b      	mov	r3, r1
 800268e:	4610      	mov	r0, r2
 8002690:	4619      	mov	r1, r3
 8002692:	f04f 0200 	mov.w	r2, #0
 8002696:	4b14      	ldr	r3, [pc, #80]	@ (80026e8 <odbieranie_usart_f+0xb0>)
 8002698:	f7fe f8f0 	bl	800087c <__aeabi_ddiv>
 800269c:	4602      	mov	r2, r0
 800269e:	460b      	mov	r3, r1
 80026a0:	4610      	mov	r0, r2
 80026a2:	4619      	mov	r1, r3
 80026a4:	f7fe fa82 	bl	8000bac <__aeabi_d2uiz>
 80026a8:	4603      	mov	r3, r0
 80026aa:	4a11      	ldr	r2, [pc, #68]	@ (80026f0 <odbieranie_usart_f+0xb8>)
 80026ac:	6013      	str	r3, [r2, #0]

	HAL_UART_Receive_IT(&huart3, rx_buffer, rx_msg_len);
 80026ae:	4b11      	ldr	r3, [pc, #68]	@ (80026f4 <odbieranie_usart_f+0xbc>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	461a      	mov	r2, r3
 80026b6:	4910      	ldr	r1, [pc, #64]	@ (80026f8 <odbieranie_usart_f+0xc0>)
 80026b8:	4810      	ldr	r0, [pc, #64]	@ (80026fc <odbieranie_usart_f+0xc4>)
 80026ba:	f004 fb5e 	bl	8006d7a <HAL_UART_Receive_IT>
	if(wartosc_odebrana >= 12 && wartosc_odebrana <= 41)
 80026be:	4b10      	ldr	r3, [pc, #64]	@ (8002700 <odbieranie_usart_f+0xc8>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2b0b      	cmp	r3, #11
 80026c4:	dd07      	ble.n	80026d6 <odbieranie_usart_f+0x9e>
 80026c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002700 <odbieranie_usart_f+0xc8>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2b29      	cmp	r3, #41	@ 0x29
 80026cc:	dc03      	bgt.n	80026d6 <odbieranie_usart_f+0x9e>
		temp_zadana = wartosc_odebrana;
 80026ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002700 <odbieranie_usart_f+0xc8>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a0c      	ldr	r2, [pc, #48]	@ (8002704 <odbieranie_usart_f+0xcc>)
 80026d4:	6013      	str	r3, [r2, #0]
}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	20000308 	.word	0x20000308
 80026e0:	20000310 	.word	0x20000310
 80026e4:	20000018 	.word	0x20000018
 80026e8:	408f4000 	.word	0x408f4000
 80026ec:	20000594 	.word	0x20000594
 80026f0:	20000598 	.word	0x20000598
 80026f4:	20000054 	.word	0x20000054
 80026f8:	20000518 	.word	0x20000518
 80026fc:	20000660 	.word	0x20000660
 8002700:	200005a0 	.word	0x200005a0
 8002704:	2000059c 	.word	0x2000059c

08002708 <sterowanie_f>:

void sterowanie_f()
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
	  if(temp_zadana + 1 < temp_calk){
 800270c:	4b29      	ldr	r3, [pc, #164]	@ (80027b4 <sterowanie_f+0xac>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	3301      	adds	r3, #1
 8002712:	461a      	mov	r2, r3
 8002714:	4b28      	ldr	r3, [pc, #160]	@ (80027b8 <sterowanie_f+0xb0>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	429a      	cmp	r2, r3
 800271a:	d209      	bcs.n	8002730 <sterowanie_f+0x28>
		  tryb_swobodny = 0;
 800271c:	4b27      	ldr	r3, [pc, #156]	@ (80027bc <sterowanie_f+0xb4>)
 800271e:	2200      	movs	r2, #0
 8002720:	701a      	strb	r2, [r3, #0]
		  grzanie = 0;
 8002722:	4b27      	ldr	r3, [pc, #156]	@ (80027c0 <sterowanie_f+0xb8>)
 8002724:	2200      	movs	r2, #0
 8002726:	701a      	strb	r2, [r3, #0]
		  chlodzenie = 1;
 8002728:	4b26      	ldr	r3, [pc, #152]	@ (80027c4 <sterowanie_f+0xbc>)
 800272a:	2201      	movs	r2, #1
 800272c:	701a      	strb	r2, [r3, #0]
 800272e:	e017      	b.n	8002760 <sterowanie_f+0x58>
	  }else if(temp_zadana - 1 > temp_calk){
 8002730:	4b20      	ldr	r3, [pc, #128]	@ (80027b4 <sterowanie_f+0xac>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	3b01      	subs	r3, #1
 8002736:	461a      	mov	r2, r3
 8002738:	4b1f      	ldr	r3, [pc, #124]	@ (80027b8 <sterowanie_f+0xb0>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	429a      	cmp	r2, r3
 800273e:	d909      	bls.n	8002754 <sterowanie_f+0x4c>
		  tryb_swobodny = 0;
 8002740:	4b1e      	ldr	r3, [pc, #120]	@ (80027bc <sterowanie_f+0xb4>)
 8002742:	2200      	movs	r2, #0
 8002744:	701a      	strb	r2, [r3, #0]
		  chlodzenie = 0;
 8002746:	4b1f      	ldr	r3, [pc, #124]	@ (80027c4 <sterowanie_f+0xbc>)
 8002748:	2200      	movs	r2, #0
 800274a:	701a      	strb	r2, [r3, #0]
		  grzanie = 1;
 800274c:	4b1c      	ldr	r3, [pc, #112]	@ (80027c0 <sterowanie_f+0xb8>)
 800274e:	2201      	movs	r2, #1
 8002750:	701a      	strb	r2, [r3, #0]
 8002752:	e005      	b.n	8002760 <sterowanie_f+0x58>
	  }else{
		  grzanie = 0;
 8002754:	4b1a      	ldr	r3, [pc, #104]	@ (80027c0 <sterowanie_f+0xb8>)
 8002756:	2200      	movs	r2, #0
 8002758:	701a      	strb	r2, [r3, #0]
		  chlodzenie = 0;
 800275a:	4b1a      	ldr	r3, [pc, #104]	@ (80027c4 <sterowanie_f+0xbc>)
 800275c:	2200      	movs	r2, #0
 800275e:	701a      	strb	r2, [r3, #0]
	  }

	  if(grzanie == 1){
 8002760:	4b17      	ldr	r3, [pc, #92]	@ (80027c0 <sterowanie_f+0xb8>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d010      	beq.n	800278a <sterowanie_f+0x82>
		  if(temp_zadana - 1 < temp_calk){
 8002768:	4b12      	ldr	r3, [pc, #72]	@ (80027b4 <sterowanie_f+0xac>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	3b01      	subs	r3, #1
 800276e:	461a      	mov	r2, r3
 8002770:	4b11      	ldr	r3, [pc, #68]	@ (80027b8 <sterowanie_f+0xb0>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	429a      	cmp	r2, r3
 8002776:	d21b      	bcs.n	80027b0 <sterowanie_f+0xa8>
			  grzanie = 0;
 8002778:	4b11      	ldr	r3, [pc, #68]	@ (80027c0 <sterowanie_f+0xb8>)
 800277a:	2200      	movs	r2, #0
 800277c:	701a      	strb	r2, [r3, #0]
			  grzanie_f(temp_zadana);
 800277e:	4b0d      	ldr	r3, [pc, #52]	@ (80027b4 <sterowanie_f+0xac>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4618      	mov	r0, r3
 8002784:	f7ff ff2c 	bl	80025e0 <grzanie_f>
		  if(temp_zadana > temp_calk){
			  chlodzenie_f(temp_zadana);
			  chlodzenie = 0;
		  }
	  }
}
 8002788:	e012      	b.n	80027b0 <sterowanie_f+0xa8>
	  }else if(chlodzenie == 1){
 800278a:	4b0e      	ldr	r3, [pc, #56]	@ (80027c4 <sterowanie_f+0xbc>)
 800278c:	781b      	ldrb	r3, [r3, #0]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d00e      	beq.n	80027b0 <sterowanie_f+0xa8>
		  if(temp_zadana > temp_calk){
 8002792:	4b08      	ldr	r3, [pc, #32]	@ (80027b4 <sterowanie_f+0xac>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	461a      	mov	r2, r3
 8002798:	4b07      	ldr	r3, [pc, #28]	@ (80027b8 <sterowanie_f+0xb0>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	429a      	cmp	r2, r3
 800279e:	d907      	bls.n	80027b0 <sterowanie_f+0xa8>
			  chlodzenie_f(temp_zadana);
 80027a0:	4b04      	ldr	r3, [pc, #16]	@ (80027b4 <sterowanie_f+0xac>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7ff ff31 	bl	800260c <chlodzenie_f>
			  chlodzenie = 0;
 80027aa:	4b06      	ldr	r3, [pc, #24]	@ (80027c4 <sterowanie_f+0xbc>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	701a      	strb	r2, [r3, #0]
}
 80027b0:	bf00      	nop
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	2000059c 	.word	0x2000059c
 80027b8:	20000598 	.word	0x20000598
 80027bc:	20000058 	.word	0x20000058
 80027c0:	200005a4 	.word	0x200005a4
 80027c4:	200005a5 	.word	0x200005a5

080027c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027cc:	f000 fc13 	bl	8002ff6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027d0:	f000 f888 	bl	80028e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027d4:	f7ff fdd0 	bl	8002378 <MX_GPIO_Init>
  MX_ETH_Init();
 80027d8:	f7ff fcc0 	bl	800215c <MX_ETH_Init>
  MX_USART3_UART_Init();
 80027dc:	f000 faa2 	bl	8002d24 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80027e0:	f000 fb38 	bl	8002e54 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI4_Init();
 80027e4:	f000 f8ec 	bl	80029c0 <MX_SPI4_Init>
  MX_TIM4_Init();
 80027e8:	f000 fa26 	bl	8002c38 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  BMP2_Init(&bmp2dev);
 80027ec:	482f      	ldr	r0, [pc, #188]	@ (80028ac <main+0xe4>)
 80027ee:	f7ff fb85 	bl	8001efc <BMP2_Init>
  HAL_UART_Receive_IT(&huart3, tx_buffer, tx_msg_len);
 80027f2:	4b2f      	ldr	r3, [pc, #188]	@ (80028b0 <main+0xe8>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	461a      	mov	r2, r3
 80027fa:	492e      	ldr	r1, [pc, #184]	@ (80028b4 <main+0xec>)
 80027fc:	482e      	ldr	r0, [pc, #184]	@ (80028b8 <main+0xf0>)
 80027fe:	f004 fabc 	bl	8006d7a <HAL_UART_Receive_IT>

  HAL_GPIO_WritePin(przek_grzalka_GPIO_Port, przek_grzalka_Pin, GPIO_PIN_SET);
 8002802:	2201      	movs	r2, #1
 8002804:	2102      	movs	r1, #2
 8002806:	482d      	ldr	r0, [pc, #180]	@ (80028bc <main+0xf4>)
 8002808:	f001 fbf8 	bl	8003ffc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(przek_wiatrak_GPIO_Port, przek_wiatrak_Pin, GPIO_PIN_SET);
 800280c:	2201      	movs	r2, #1
 800280e:	2101      	movs	r1, #1
 8002810:	482b      	ldr	r0, [pc, #172]	@ (80028c0 <main+0xf8>)
 8002812:	f001 fbf3 	bl	8003ffc <HAL_GPIO_WritePin>

  BMP2_ReadData(&bmp2dev, &press, &temp);
 8002816:	4a2b      	ldr	r2, [pc, #172]	@ (80028c4 <main+0xfc>)
 8002818:	492b      	ldr	r1, [pc, #172]	@ (80028c8 <main+0x100>)
 800281a:	4824      	ldr	r0, [pc, #144]	@ (80028ac <main+0xe4>)
 800281c:	f7ff fc3a 	bl	8002094 <BMP2_ReadData>
  HAL_Delay(10);
 8002820:	200a      	movs	r0, #10
 8002822:	f000 fc45 	bl	80030b0 <HAL_Delay>
  BMP2_ReadData(&bmp2dev, &press, &temp);
 8002826:	4a27      	ldr	r2, [pc, #156]	@ (80028c4 <main+0xfc>)
 8002828:	4927      	ldr	r1, [pc, #156]	@ (80028c8 <main+0x100>)
 800282a:	4820      	ldr	r0, [pc, #128]	@ (80028ac <main+0xe4>)
 800282c:	f7ff fc32 	bl	8002094 <BMP2_ReadData>
  temp_zadana = 1000.0f * temp / 1000;
 8002830:	4b24      	ldr	r3, [pc, #144]	@ (80028c4 <main+0xfc>)
 8002832:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002836:	f04f 0200 	mov.w	r2, #0
 800283a:	4b24      	ldr	r3, [pc, #144]	@ (80028cc <main+0x104>)
 800283c:	f7fd fef4 	bl	8000628 <__aeabi_dmul>
 8002840:	4602      	mov	r2, r0
 8002842:	460b      	mov	r3, r1
 8002844:	4610      	mov	r0, r2
 8002846:	4619      	mov	r1, r3
 8002848:	f04f 0200 	mov.w	r2, #0
 800284c:	4b1f      	ldr	r3, [pc, #124]	@ (80028cc <main+0x104>)
 800284e:	f7fe f815 	bl	800087c <__aeabi_ddiv>
 8002852:	4602      	mov	r2, r0
 8002854:	460b      	mov	r3, r1
 8002856:	4610      	mov	r0, r2
 8002858:	4619      	mov	r1, r3
 800285a:	f7fe f97f 	bl	8000b5c <__aeabi_d2iz>
 800285e:	4603      	mov	r3, r0
 8002860:	4a1b      	ldr	r2, [pc, #108]	@ (80028d0 <main+0x108>)
 8002862:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  odbieranie_usart_f();
 8002864:	f7ff fee8 	bl	8002638 <odbieranie_usart_f>

	  tx_msg_len = sprintf((char*)tx_buffer, "Aktualna temperatura: %2u C, ustawiona temperatura: %2u C. Ustaw wybrana wartosc temperatury:\r", temp_calk, temp_zadana);
 8002868:	4b1a      	ldr	r3, [pc, #104]	@ (80028d4 <main+0x10c>)
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	4b18      	ldr	r3, [pc, #96]	@ (80028d0 <main+0x108>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4919      	ldr	r1, [pc, #100]	@ (80028d8 <main+0x110>)
 8002872:	4810      	ldr	r0, [pc, #64]	@ (80028b4 <main+0xec>)
 8002874:	f006 f808 	bl	8008888 <siprintf>
 8002878:	4603      	mov	r3, r0
 800287a:	461a      	mov	r2, r3
 800287c:	4b0c      	ldr	r3, [pc, #48]	@ (80028b0 <main+0xe8>)
 800287e:	601a      	str	r2, [r3, #0]
	  HAL_UART_Transmit(&huart3, tx_buffer, tx_msg_len, 100);
 8002880:	4b0b      	ldr	r3, [pc, #44]	@ (80028b0 <main+0xe8>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	b29a      	uxth	r2, r3
 8002886:	2364      	movs	r3, #100	@ 0x64
 8002888:	490a      	ldr	r1, [pc, #40]	@ (80028b4 <main+0xec>)
 800288a:	480b      	ldr	r0, [pc, #44]	@ (80028b8 <main+0xf0>)
 800288c:	f004 f9ec 	bl	8006c68 <HAL_UART_Transmit>

	  odebrane_znaki = 0;
 8002890:	4b12      	ldr	r3, [pc, #72]	@ (80028dc <main+0x114>)
 8002892:	2200      	movs	r2, #0
 8002894:	801a      	strh	r2, [r3, #0]
	  prosba_temp = 0;
 8002896:	4b12      	ldr	r3, [pc, #72]	@ (80028e0 <main+0x118>)
 8002898:	2200      	movs	r2, #0
 800289a:	801a      	strh	r2, [r3, #0]

	  sterowanie_f();
 800289c:	f7ff ff34 	bl	8002708 <sterowanie_f>

	  HAL_Delay(500);
 80028a0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80028a4:	f000 fc04 	bl	80030b0 <HAL_Delay>
	  odbieranie_usart_f();
 80028a8:	bf00      	nop
 80028aa:	e7db      	b.n	8002864 <main+0x9c>
 80028ac:	20000018 	.word	0x20000018
 80028b0:	20000590 	.word	0x20000590
 80028b4:	20000318 	.word	0x20000318
 80028b8:	20000660 	.word	0x20000660
 80028bc:	40020c00 	.word	0x40020c00
 80028c0:	40021800 	.word	0x40021800
 80028c4:	20000308 	.word	0x20000308
 80028c8:	20000310 	.word	0x20000310
 80028cc:	408f4000 	.word	0x408f4000
 80028d0:	2000059c 	.word	0x2000059c
 80028d4:	20000598 	.word	0x20000598
 80028d8:	08009214 	.word	0x08009214
 80028dc:	200005a6 	.word	0x200005a6
 80028e0:	200005a8 	.word	0x200005a8

080028e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b094      	sub	sp, #80	@ 0x50
 80028e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028ea:	f107 0320 	add.w	r3, r7, #32
 80028ee:	2230      	movs	r2, #48	@ 0x30
 80028f0:	2100      	movs	r1, #0
 80028f2:	4618      	mov	r0, r3
 80028f4:	f005 ffe8 	bl	80088c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80028f8:	f107 030c 	add.w	r3, r7, #12
 80028fc:	2200      	movs	r2, #0
 80028fe:	601a      	str	r2, [r3, #0]
 8002900:	605a      	str	r2, [r3, #4]
 8002902:	609a      	str	r2, [r3, #8]
 8002904:	60da      	str	r2, [r3, #12]
 8002906:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002908:	f001 fccc 	bl	80042a4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800290c:	4b27      	ldr	r3, [pc, #156]	@ (80029ac <SystemClock_Config+0xc8>)
 800290e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002910:	4a26      	ldr	r2, [pc, #152]	@ (80029ac <SystemClock_Config+0xc8>)
 8002912:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002916:	6413      	str	r3, [r2, #64]	@ 0x40
 8002918:	4b24      	ldr	r3, [pc, #144]	@ (80029ac <SystemClock_Config+0xc8>)
 800291a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002920:	60bb      	str	r3, [r7, #8]
 8002922:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002924:	4b22      	ldr	r3, [pc, #136]	@ (80029b0 <SystemClock_Config+0xcc>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800292c:	4a20      	ldr	r2, [pc, #128]	@ (80029b0 <SystemClock_Config+0xcc>)
 800292e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002932:	6013      	str	r3, [r2, #0]
 8002934:	4b1e      	ldr	r3, [pc, #120]	@ (80029b0 <SystemClock_Config+0xcc>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800293c:	607b      	str	r3, [r7, #4]
 800293e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002940:	2301      	movs	r3, #1
 8002942:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002944:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8002948:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800294a:	2302      	movs	r3, #2
 800294c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800294e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002952:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002954:	2304      	movs	r3, #4
 8002956:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8002958:	2348      	movs	r3, #72	@ 0x48
 800295a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800295c:	2302      	movs	r3, #2
 800295e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8002960:	2303      	movs	r3, #3
 8002962:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002964:	f107 0320 	add.w	r3, r7, #32
 8002968:	4618      	mov	r0, r3
 800296a:	f001 fcab 	bl	80042c4 <HAL_RCC_OscConfig>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002974:	f000 f81e 	bl	80029b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002978:	230f      	movs	r3, #15
 800297a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800297c:	2302      	movs	r3, #2
 800297e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002980:	2300      	movs	r3, #0
 8002982:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002984:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002988:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800298a:	2300      	movs	r3, #0
 800298c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800298e:	f107 030c 	add.w	r3, r7, #12
 8002992:	2102      	movs	r1, #2
 8002994:	4618      	mov	r0, r3
 8002996:	f001 ff39 	bl	800480c <HAL_RCC_ClockConfig>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80029a0:	f000 f808 	bl	80029b4 <Error_Handler>
  }
}
 80029a4:	bf00      	nop
 80029a6:	3750      	adds	r7, #80	@ 0x50
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	40023800 	.word	0x40023800
 80029b0:	40007000 	.word	0x40007000

080029b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029b8:	b672      	cpsid	i
}
 80029ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029bc:	bf00      	nop
 80029be:	e7fd      	b.n	80029bc <Error_Handler+0x8>

080029c0 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 80029c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002a34 <MX_SPI4_Init+0x74>)
 80029c6:	4a1c      	ldr	r2, [pc, #112]	@ (8002a38 <MX_SPI4_Init+0x78>)
 80029c8:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80029ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002a34 <MX_SPI4_Init+0x74>)
 80029cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80029d0:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80029d2:	4b18      	ldr	r3, [pc, #96]	@ (8002a34 <MX_SPI4_Init+0x74>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80029d8:	4b16      	ldr	r3, [pc, #88]	@ (8002a34 <MX_SPI4_Init+0x74>)
 80029da:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80029de:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80029e0:	4b14      	ldr	r3, [pc, #80]	@ (8002a34 <MX_SPI4_Init+0x74>)
 80029e2:	2202      	movs	r2, #2
 80029e4:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 80029e6:	4b13      	ldr	r3, [pc, #76]	@ (8002a34 <MX_SPI4_Init+0x74>)
 80029e8:	2201      	movs	r2, #1
 80029ea:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80029ec:	4b11      	ldr	r3, [pc, #68]	@ (8002a34 <MX_SPI4_Init+0x74>)
 80029ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029f2:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80029f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002a34 <MX_SPI4_Init+0x74>)
 80029f6:	2210      	movs	r2, #16
 80029f8:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80029fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002a34 <MX_SPI4_Init+0x74>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a00:	4b0c      	ldr	r3, [pc, #48]	@ (8002a34 <MX_SPI4_Init+0x74>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a06:	4b0b      	ldr	r3, [pc, #44]	@ (8002a34 <MX_SPI4_Init+0x74>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002a0c:	4b09      	ldr	r3, [pc, #36]	@ (8002a34 <MX_SPI4_Init+0x74>)
 8002a0e:	2207      	movs	r2, #7
 8002a10:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002a12:	4b08      	ldr	r3, [pc, #32]	@ (8002a34 <MX_SPI4_Init+0x74>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002a18:	4b06      	ldr	r3, [pc, #24]	@ (8002a34 <MX_SPI4_Init+0x74>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002a1e:	4805      	ldr	r0, [pc, #20]	@ (8002a34 <MX_SPI4_Init+0x74>)
 8002a20:	f002 fd0a 	bl	8005438 <HAL_SPI_Init>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d001      	beq.n	8002a2e <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8002a2a:	f7ff ffc3 	bl	80029b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002a2e:	bf00      	nop
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	200005ac 	.word	0x200005ac
 8002a38:	40013400 	.word	0x40013400

08002a3c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b08a      	sub	sp, #40	@ 0x28
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a44:	f107 0314 	add.w	r3, r7, #20
 8002a48:	2200      	movs	r2, #0
 8002a4a:	601a      	str	r2, [r3, #0]
 8002a4c:	605a      	str	r2, [r3, #4]
 8002a4e:	609a      	str	r2, [r3, #8]
 8002a50:	60da      	str	r2, [r3, #12]
 8002a52:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a17      	ldr	r2, [pc, #92]	@ (8002ab8 <HAL_SPI_MspInit+0x7c>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d127      	bne.n	8002aae <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002a5e:	4b17      	ldr	r3, [pc, #92]	@ (8002abc <HAL_SPI_MspInit+0x80>)
 8002a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a62:	4a16      	ldr	r2, [pc, #88]	@ (8002abc <HAL_SPI_MspInit+0x80>)
 8002a64:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a68:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a6a:	4b14      	ldr	r3, [pc, #80]	@ (8002abc <HAL_SPI_MspInit+0x80>)
 8002a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a72:	613b      	str	r3, [r7, #16]
 8002a74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a76:	4b11      	ldr	r3, [pc, #68]	@ (8002abc <HAL_SPI_MspInit+0x80>)
 8002a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7a:	4a10      	ldr	r2, [pc, #64]	@ (8002abc <HAL_SPI_MspInit+0x80>)
 8002a7c:	f043 0310 	orr.w	r3, r3, #16
 8002a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a82:	4b0e      	ldr	r3, [pc, #56]	@ (8002abc <HAL_SPI_MspInit+0x80>)
 8002a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a86:	f003 0310 	and.w	r3, r3, #16
 8002a8a:	60fb      	str	r3, [r7, #12]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = BMP2_SCK_Pin|BMP2_SDO_Pin|BMP2_SDA_Pin;
 8002a8e:	2364      	movs	r3, #100	@ 0x64
 8002a90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a92:	2302      	movs	r3, #2
 8002a94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a96:	2300      	movs	r3, #0
 8002a98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002a9e:	2305      	movs	r3, #5
 8002aa0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002aa2:	f107 0314 	add.w	r3, r7, #20
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	4805      	ldr	r0, [pc, #20]	@ (8002ac0 <HAL_SPI_MspInit+0x84>)
 8002aaa:	f001 f8fb 	bl	8003ca4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8002aae:	bf00      	nop
 8002ab0:	3728      	adds	r7, #40	@ 0x28
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40013400 	.word	0x40013400
 8002abc:	40023800 	.word	0x40023800
 8002ac0:	40021000 	.word	0x40021000

08002ac4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002aca:	4b0f      	ldr	r3, [pc, #60]	@ (8002b08 <HAL_MspInit+0x44>)
 8002acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ace:	4a0e      	ldr	r2, [pc, #56]	@ (8002b08 <HAL_MspInit+0x44>)
 8002ad0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ad4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8002b08 <HAL_MspInit+0x44>)
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ada:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ade:	607b      	str	r3, [r7, #4]
 8002ae0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ae2:	4b09      	ldr	r3, [pc, #36]	@ (8002b08 <HAL_MspInit+0x44>)
 8002ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ae6:	4a08      	ldr	r2, [pc, #32]	@ (8002b08 <HAL_MspInit+0x44>)
 8002ae8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002aec:	6453      	str	r3, [r2, #68]	@ 0x44
 8002aee:	4b06      	ldr	r3, [pc, #24]	@ (8002b08 <HAL_MspInit+0x44>)
 8002af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002af6:	603b      	str	r3, [r7, #0]
 8002af8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002afa:	bf00      	nop
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	40023800 	.word	0x40023800

08002b0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b10:	bf00      	nop
 8002b12:	e7fd      	b.n	8002b10 <NMI_Handler+0x4>

08002b14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b18:	bf00      	nop
 8002b1a:	e7fd      	b.n	8002b18 <HardFault_Handler+0x4>

08002b1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b20:	bf00      	nop
 8002b22:	e7fd      	b.n	8002b20 <MemManage_Handler+0x4>

08002b24 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b28:	bf00      	nop
 8002b2a:	e7fd      	b.n	8002b28 <BusFault_Handler+0x4>

08002b2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b30:	bf00      	nop
 8002b32:	e7fd      	b.n	8002b30 <UsageFault_Handler+0x4>

08002b34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b38:	bf00      	nop
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr

08002b42 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b42:	b480      	push	{r7}
 8002b44:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b46:	bf00      	nop
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b54:	bf00      	nop
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr

08002b5e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b62:	f000 fa85 	bl	8003070 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b66:	bf00      	nop
 8002b68:	bd80      	pop	{r7, pc}
	...

08002b6c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002b70:	4802      	ldr	r0, [pc, #8]	@ (8002b7c <TIM4_IRQHandler+0x10>)
 8002b72:	f003 fc36 	bl	80063e2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002b76:	bf00      	nop
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	20000614 	.word	0x20000614

08002b80 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002b84:	4802      	ldr	r0, [pc, #8]	@ (8002b90 <USART3_IRQHandler+0x10>)
 8002b86:	f004 f93d 	bl	8006e04 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002b8a:	bf00      	nop
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	20000660 	.word	0x20000660

08002b94 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002b98:	4802      	ldr	r0, [pc, #8]	@ (8002ba4 <ETH_IRQHandler+0x10>)
 8002b9a:	f000 fceb 	bl	8003574 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8002b9e:	bf00      	nop
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	2000024c 	.word	0x2000024c

08002ba8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b086      	sub	sp, #24
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bb0:	4a14      	ldr	r2, [pc, #80]	@ (8002c04 <_sbrk+0x5c>)
 8002bb2:	4b15      	ldr	r3, [pc, #84]	@ (8002c08 <_sbrk+0x60>)
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bbc:	4b13      	ldr	r3, [pc, #76]	@ (8002c0c <_sbrk+0x64>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d102      	bne.n	8002bca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bc4:	4b11      	ldr	r3, [pc, #68]	@ (8002c0c <_sbrk+0x64>)
 8002bc6:	4a12      	ldr	r2, [pc, #72]	@ (8002c10 <_sbrk+0x68>)
 8002bc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bca:	4b10      	ldr	r3, [pc, #64]	@ (8002c0c <_sbrk+0x64>)
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4413      	add	r3, r2
 8002bd2:	693a      	ldr	r2, [r7, #16]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d207      	bcs.n	8002be8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002bd8:	f005 fe7e 	bl	80088d8 <__errno>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	220c      	movs	r2, #12
 8002be0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002be2:	f04f 33ff 	mov.w	r3, #4294967295
 8002be6:	e009      	b.n	8002bfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002be8:	4b08      	ldr	r3, [pc, #32]	@ (8002c0c <_sbrk+0x64>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bee:	4b07      	ldr	r3, [pc, #28]	@ (8002c0c <_sbrk+0x64>)
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	4a05      	ldr	r2, [pc, #20]	@ (8002c0c <_sbrk+0x64>)
 8002bf8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3718      	adds	r7, #24
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}
 8002c04:	20050000 	.word	0x20050000
 8002c08:	00000400 	.word	0x00000400
 8002c0c:	20000610 	.word	0x20000610
 8002c10:	20000d18 	.word	0x20000d18

08002c14 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c18:	4b06      	ldr	r3, [pc, #24]	@ (8002c34 <SystemInit+0x20>)
 8002c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c1e:	4a05      	ldr	r2, [pc, #20]	@ (8002c34 <SystemInit+0x20>)
 8002c20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c28:	bf00      	nop
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	e000ed00 	.word	0xe000ed00

08002c38 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b088      	sub	sp, #32
 8002c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c3e:	f107 0310 	add.w	r3, r7, #16
 8002c42:	2200      	movs	r2, #0
 8002c44:	601a      	str	r2, [r3, #0]
 8002c46:	605a      	str	r2, [r3, #4]
 8002c48:	609a      	str	r2, [r3, #8]
 8002c4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c4c:	1d3b      	adds	r3, r7, #4
 8002c4e:	2200      	movs	r2, #0
 8002c50:	601a      	str	r2, [r3, #0]
 8002c52:	605a      	str	r2, [r3, #4]
 8002c54:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002c56:	4b1e      	ldr	r3, [pc, #120]	@ (8002cd0 <MX_TIM4_Init+0x98>)
 8002c58:	4a1e      	ldr	r2, [pc, #120]	@ (8002cd4 <MX_TIM4_Init+0x9c>)
 8002c5a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4999;
 8002c5c:	4b1c      	ldr	r3, [pc, #112]	@ (8002cd0 <MX_TIM4_Init+0x98>)
 8002c5e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002c62:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c64:	4b1a      	ldr	r3, [pc, #104]	@ (8002cd0 <MX_TIM4_Init+0x98>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 719;
 8002c6a:	4b19      	ldr	r3, [pc, #100]	@ (8002cd0 <MX_TIM4_Init+0x98>)
 8002c6c:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8002c70:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c72:	4b17      	ldr	r3, [pc, #92]	@ (8002cd0 <MX_TIM4_Init+0x98>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c78:	4b15      	ldr	r3, [pc, #84]	@ (8002cd0 <MX_TIM4_Init+0x98>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002c7e:	4814      	ldr	r0, [pc, #80]	@ (8002cd0 <MX_TIM4_Init+0x98>)
 8002c80:	f003 fb58 	bl	8006334 <HAL_TIM_Base_Init>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d001      	beq.n	8002c8e <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8002c8a:	f7ff fe93 	bl	80029b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c92:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002c94:	f107 0310 	add.w	r3, r7, #16
 8002c98:	4619      	mov	r1, r3
 8002c9a:	480d      	ldr	r0, [pc, #52]	@ (8002cd0 <MX_TIM4_Init+0x98>)
 8002c9c:	f003 fca8 	bl	80065f0 <HAL_TIM_ConfigClockSource>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d001      	beq.n	8002caa <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8002ca6:	f7ff fe85 	bl	80029b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002caa:	2300      	movs	r3, #0
 8002cac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002cb2:	1d3b      	adds	r3, r7, #4
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	4806      	ldr	r0, [pc, #24]	@ (8002cd0 <MX_TIM4_Init+0x98>)
 8002cb8:	f003 fedc 	bl	8006a74 <HAL_TIMEx_MasterConfigSynchronization>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8002cc2:	f7ff fe77 	bl	80029b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002cc6:	bf00      	nop
 8002cc8:	3720      	adds	r7, #32
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	20000614 	.word	0x20000614
 8002cd4:	40000800 	.word	0x40000800

08002cd8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a0d      	ldr	r2, [pc, #52]	@ (8002d1c <HAL_TIM_Base_MspInit+0x44>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d113      	bne.n	8002d12 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002cea:	4b0d      	ldr	r3, [pc, #52]	@ (8002d20 <HAL_TIM_Base_MspInit+0x48>)
 8002cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cee:	4a0c      	ldr	r2, [pc, #48]	@ (8002d20 <HAL_TIM_Base_MspInit+0x48>)
 8002cf0:	f043 0304 	orr.w	r3, r3, #4
 8002cf4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8002d20 <HAL_TIM_Base_MspInit+0x48>)
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfa:	f003 0304 	and.w	r3, r3, #4
 8002cfe:	60fb      	str	r3, [r7, #12]
 8002d00:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002d02:	2200      	movs	r2, #0
 8002d04:	2100      	movs	r1, #0
 8002d06:	201e      	movs	r0, #30
 8002d08:	f000 fad1 	bl	80032ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002d0c:	201e      	movs	r0, #30
 8002d0e:	f000 faea 	bl	80032e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002d12:	bf00      	nop
 8002d14:	3710      	adds	r7, #16
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	40000800 	.word	0x40000800
 8002d20:	40023800 	.word	0x40023800

08002d24 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002d28:	4b14      	ldr	r3, [pc, #80]	@ (8002d7c <MX_USART3_UART_Init+0x58>)
 8002d2a:	4a15      	ldr	r2, [pc, #84]	@ (8002d80 <MX_USART3_UART_Init+0x5c>)
 8002d2c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002d2e:	4b13      	ldr	r3, [pc, #76]	@ (8002d7c <MX_USART3_UART_Init+0x58>)
 8002d30:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002d34:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002d36:	4b11      	ldr	r3, [pc, #68]	@ (8002d7c <MX_USART3_UART_Init+0x58>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002d7c <MX_USART3_UART_Init+0x58>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002d42:	4b0e      	ldr	r3, [pc, #56]	@ (8002d7c <MX_USART3_UART_Init+0x58>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002d48:	4b0c      	ldr	r3, [pc, #48]	@ (8002d7c <MX_USART3_UART_Init+0x58>)
 8002d4a:	220c      	movs	r2, #12
 8002d4c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8002d7c <MX_USART3_UART_Init+0x58>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d54:	4b09      	ldr	r3, [pc, #36]	@ (8002d7c <MX_USART3_UART_Init+0x58>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d5a:	4b08      	ldr	r3, [pc, #32]	@ (8002d7c <MX_USART3_UART_Init+0x58>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d60:	4b06      	ldr	r3, [pc, #24]	@ (8002d7c <MX_USART3_UART_Init+0x58>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002d66:	4805      	ldr	r0, [pc, #20]	@ (8002d7c <MX_USART3_UART_Init+0x58>)
 8002d68:	f003 ff30 	bl	8006bcc <HAL_UART_Init>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002d72:	f7ff fe1f 	bl	80029b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002d76:	bf00      	nop
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	20000660 	.word	0x20000660
 8002d80:	40004800 	.word	0x40004800

08002d84 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b0aa      	sub	sp, #168	@ 0xa8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d8c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002d90:	2200      	movs	r2, #0
 8002d92:	601a      	str	r2, [r3, #0]
 8002d94:	605a      	str	r2, [r3, #4]
 8002d96:	609a      	str	r2, [r3, #8]
 8002d98:	60da      	str	r2, [r3, #12]
 8002d9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d9c:	f107 0310 	add.w	r3, r7, #16
 8002da0:	2284      	movs	r2, #132	@ 0x84
 8002da2:	2100      	movs	r1, #0
 8002da4:	4618      	mov	r0, r3
 8002da6:	f005 fd8f 	bl	80088c8 <memset>
  if(uartHandle->Instance==USART3)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a26      	ldr	r2, [pc, #152]	@ (8002e48 <HAL_UART_MspInit+0xc4>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d144      	bne.n	8002e3e <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002db4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002db8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002dbe:	f107 0310 	add.w	r3, r7, #16
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f001 ff48 	bl	8004c58 <HAL_RCCEx_PeriphCLKConfig>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002dce:	f7ff fdf1 	bl	80029b4 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002dd2:	4b1e      	ldr	r3, [pc, #120]	@ (8002e4c <HAL_UART_MspInit+0xc8>)
 8002dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd6:	4a1d      	ldr	r2, [pc, #116]	@ (8002e4c <HAL_UART_MspInit+0xc8>)
 8002dd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ddc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dde:	4b1b      	ldr	r3, [pc, #108]	@ (8002e4c <HAL_UART_MspInit+0xc8>)
 8002de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002de6:	60fb      	str	r3, [r7, #12]
 8002de8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002dea:	4b18      	ldr	r3, [pc, #96]	@ (8002e4c <HAL_UART_MspInit+0xc8>)
 8002dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dee:	4a17      	ldr	r2, [pc, #92]	@ (8002e4c <HAL_UART_MspInit+0xc8>)
 8002df0:	f043 0308 	orr.w	r3, r3, #8
 8002df4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002df6:	4b15      	ldr	r3, [pc, #84]	@ (8002e4c <HAL_UART_MspInit+0xc8>)
 8002df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dfa:	f003 0308 	and.w	r3, r3, #8
 8002dfe:	60bb      	str	r3, [r7, #8]
 8002e00:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002e02:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002e06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e0a:	2302      	movs	r3, #2
 8002e0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e10:	2301      	movs	r3, #1
 8002e12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e16:	2303      	movs	r3, #3
 8002e18:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002e1c:	2307      	movs	r3, #7
 8002e1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e22:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002e26:	4619      	mov	r1, r3
 8002e28:	4809      	ldr	r0, [pc, #36]	@ (8002e50 <HAL_UART_MspInit+0xcc>)
 8002e2a:	f000 ff3b 	bl	8003ca4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002e2e:	2200      	movs	r2, #0
 8002e30:	2100      	movs	r1, #0
 8002e32:	2027      	movs	r0, #39	@ 0x27
 8002e34:	f000 fa3b 	bl	80032ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002e38:	2027      	movs	r0, #39	@ 0x27
 8002e3a:	f000 fa54 	bl	80032e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002e3e:	bf00      	nop
 8002e40:	37a8      	adds	r7, #168	@ 0xa8
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	40004800 	.word	0x40004800
 8002e4c:	40023800 	.word	0x40023800
 8002e50:	40020c00 	.word	0x40020c00

08002e54 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002e58:	4b14      	ldr	r3, [pc, #80]	@ (8002eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002e5a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002e5e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002e60:	4b12      	ldr	r3, [pc, #72]	@ (8002eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002e62:	2206      	movs	r2, #6
 8002e64:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002e66:	4b11      	ldr	r3, [pc, #68]	@ (8002eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002e68:	2202      	movs	r2, #2
 8002e6a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8002eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002e72:	4b0e      	ldr	r3, [pc, #56]	@ (8002eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002e74:	2202      	movs	r2, #2
 8002e76:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002e78:	4b0c      	ldr	r3, [pc, #48]	@ (8002eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8002eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002e84:	4b09      	ldr	r3, [pc, #36]	@ (8002eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002e8a:	4b08      	ldr	r3, [pc, #32]	@ (8002eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002e90:	4b06      	ldr	r3, [pc, #24]	@ (8002eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002e96:	4805      	ldr	r0, [pc, #20]	@ (8002eac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002e98:	f001 f8c9 	bl	800402e <HAL_PCD_Init>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8002ea2:	f7ff fd87 	bl	80029b4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002ea6:	bf00      	nop
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	200006e8 	.word	0x200006e8

08002eb0 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b0ac      	sub	sp, #176	@ 0xb0
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eb8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	605a      	str	r2, [r3, #4]
 8002ec2:	609a      	str	r2, [r3, #8]
 8002ec4:	60da      	str	r2, [r3, #12]
 8002ec6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ec8:	f107 0318 	add.w	r3, r7, #24
 8002ecc:	2284      	movs	r2, #132	@ 0x84
 8002ece:	2100      	movs	r1, #0
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f005 fcf9 	bl	80088c8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ede:	d159      	bne.n	8002f94 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002ee0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002ee4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002eec:	f107 0318 	add.w	r3, r7, #24
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f001 feb1 	bl	8004c58 <HAL_RCCEx_PeriphCLKConfig>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d001      	beq.n	8002f00 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002efc:	f7ff fd5a 	bl	80029b4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f00:	4b26      	ldr	r3, [pc, #152]	@ (8002f9c <HAL_PCD_MspInit+0xec>)
 8002f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f04:	4a25      	ldr	r2, [pc, #148]	@ (8002f9c <HAL_PCD_MspInit+0xec>)
 8002f06:	f043 0301 	orr.w	r3, r3, #1
 8002f0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f0c:	4b23      	ldr	r3, [pc, #140]	@ (8002f9c <HAL_PCD_MspInit+0xec>)
 8002f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f10:	f003 0301 	and.w	r3, r3, #1
 8002f14:	617b      	str	r3, [r7, #20]
 8002f16:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002f18:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002f1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f20:	2302      	movs	r3, #2
 8002f22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f26:	2300      	movs	r3, #0
 8002f28:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002f32:	230a      	movs	r3, #10
 8002f34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f38:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	4818      	ldr	r0, [pc, #96]	@ (8002fa0 <HAL_PCD_MspInit+0xf0>)
 8002f40:	f000 feb0 	bl	8003ca4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002f44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002f48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f52:	2300      	movs	r3, #0
 8002f54:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002f58:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	4810      	ldr	r0, [pc, #64]	@ (8002fa0 <HAL_PCD_MspInit+0xf0>)
 8002f60:	f000 fea0 	bl	8003ca4 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002f64:	4b0d      	ldr	r3, [pc, #52]	@ (8002f9c <HAL_PCD_MspInit+0xec>)
 8002f66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f68:	4a0c      	ldr	r2, [pc, #48]	@ (8002f9c <HAL_PCD_MspInit+0xec>)
 8002f6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f6e:	6353      	str	r3, [r2, #52]	@ 0x34
 8002f70:	4b0a      	ldr	r3, [pc, #40]	@ (8002f9c <HAL_PCD_MspInit+0xec>)
 8002f72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f78:	613b      	str	r3, [r7, #16]
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	4b07      	ldr	r3, [pc, #28]	@ (8002f9c <HAL_PCD_MspInit+0xec>)
 8002f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f80:	4a06      	ldr	r2, [pc, #24]	@ (8002f9c <HAL_PCD_MspInit+0xec>)
 8002f82:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f86:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f88:	4b04      	ldr	r3, [pc, #16]	@ (8002f9c <HAL_PCD_MspInit+0xec>)
 8002f8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f90:	60fb      	str	r3, [r7, #12]
 8002f92:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8002f94:	bf00      	nop
 8002f96:	37b0      	adds	r7, #176	@ 0xb0
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	40023800 	.word	0x40023800
 8002fa0:	40020000 	.word	0x40020000

08002fa4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002fa4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002fdc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002fa8:	f7ff fe34 	bl	8002c14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002fac:	480c      	ldr	r0, [pc, #48]	@ (8002fe0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002fae:	490d      	ldr	r1, [pc, #52]	@ (8002fe4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002fb0:	4a0d      	ldr	r2, [pc, #52]	@ (8002fe8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002fb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fb4:	e002      	b.n	8002fbc <LoopCopyDataInit>

08002fb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fba:	3304      	adds	r3, #4

08002fbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fc0:	d3f9      	bcc.n	8002fb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fc2:	4a0a      	ldr	r2, [pc, #40]	@ (8002fec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002fc4:	4c0a      	ldr	r4, [pc, #40]	@ (8002ff0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002fc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fc8:	e001      	b.n	8002fce <LoopFillZerobss>

08002fca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fcc:	3204      	adds	r2, #4

08002fce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fd0:	d3fb      	bcc.n	8002fca <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002fd2:	f005 fc87 	bl	80088e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002fd6:	f7ff fbf7 	bl	80027c8 <main>
  bx  lr    
 8002fda:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002fdc:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002fe0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fe4:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 8002fe8:	080093d0 	.word	0x080093d0
  ldr r2, =_sbss
 8002fec:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002ff0:	20000d14 	.word	0x20000d14

08002ff4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ff4:	e7fe      	b.n	8002ff4 <ADC_IRQHandler>

08002ff6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ffa:	2003      	movs	r0, #3
 8002ffc:	f000 f94c 	bl	8003298 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003000:	2000      	movs	r0, #0
 8003002:	f000 f805 	bl	8003010 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003006:	f7ff fd5d 	bl	8002ac4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800300a:	2300      	movs	r3, #0
}
 800300c:	4618      	mov	r0, r3
 800300e:	bd80      	pop	{r7, pc}

08003010 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003018:	4b12      	ldr	r3, [pc, #72]	@ (8003064 <HAL_InitTick+0x54>)
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	4b12      	ldr	r3, [pc, #72]	@ (8003068 <HAL_InitTick+0x58>)
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	4619      	mov	r1, r3
 8003022:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003026:	fbb3 f3f1 	udiv	r3, r3, r1
 800302a:	fbb2 f3f3 	udiv	r3, r2, r3
 800302e:	4618      	mov	r0, r3
 8003030:	f000 f967 	bl	8003302 <HAL_SYSTICK_Config>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e00e      	b.n	800305c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2b0f      	cmp	r3, #15
 8003042:	d80a      	bhi.n	800305a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003044:	2200      	movs	r2, #0
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	f04f 30ff 	mov.w	r0, #4294967295
 800304c:	f000 f92f 	bl	80032ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003050:	4a06      	ldr	r2, [pc, #24]	@ (800306c <HAL_InitTick+0x5c>)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003056:	2300      	movs	r3, #0
 8003058:	e000      	b.n	800305c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
}
 800305c:	4618      	mov	r0, r3
 800305e:	3708      	adds	r7, #8
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	2000005c 	.word	0x2000005c
 8003068:	20000064 	.word	0x20000064
 800306c:	20000060 	.word	0x20000060

08003070 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003074:	4b06      	ldr	r3, [pc, #24]	@ (8003090 <HAL_IncTick+0x20>)
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	461a      	mov	r2, r3
 800307a:	4b06      	ldr	r3, [pc, #24]	@ (8003094 <HAL_IncTick+0x24>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4413      	add	r3, r2
 8003080:	4a04      	ldr	r2, [pc, #16]	@ (8003094 <HAL_IncTick+0x24>)
 8003082:	6013      	str	r3, [r2, #0]
}
 8003084:	bf00      	nop
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	20000064 	.word	0x20000064
 8003094:	20000bc8 	.word	0x20000bc8

08003098 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  return uwTick;
 800309c:	4b03      	ldr	r3, [pc, #12]	@ (80030ac <HAL_GetTick+0x14>)
 800309e:	681b      	ldr	r3, [r3, #0]
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	20000bc8 	.word	0x20000bc8

080030b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030b8:	f7ff ffee 	bl	8003098 <HAL_GetTick>
 80030bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030c8:	d005      	beq.n	80030d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030ca:	4b0a      	ldr	r3, [pc, #40]	@ (80030f4 <HAL_Delay+0x44>)
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	461a      	mov	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	4413      	add	r3, r2
 80030d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80030d6:	bf00      	nop
 80030d8:	f7ff ffde 	bl	8003098 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	68fa      	ldr	r2, [r7, #12]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d8f7      	bhi.n	80030d8 <HAL_Delay+0x28>
  {
  }
}
 80030e8:	bf00      	nop
 80030ea:	bf00      	nop
 80030ec:	3710      	adds	r7, #16
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	20000064 	.word	0x20000064

080030f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b085      	sub	sp, #20
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f003 0307 	and.w	r3, r3, #7
 8003106:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003108:	4b0b      	ldr	r3, [pc, #44]	@ (8003138 <__NVIC_SetPriorityGrouping+0x40>)
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800310e:	68ba      	ldr	r2, [r7, #8]
 8003110:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003114:	4013      	ands	r3, r2
 8003116:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003120:	4b06      	ldr	r3, [pc, #24]	@ (800313c <__NVIC_SetPriorityGrouping+0x44>)
 8003122:	4313      	orrs	r3, r2
 8003124:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003126:	4a04      	ldr	r2, [pc, #16]	@ (8003138 <__NVIC_SetPriorityGrouping+0x40>)
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	60d3      	str	r3, [r2, #12]
}
 800312c:	bf00      	nop
 800312e:	3714      	adds	r7, #20
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr
 8003138:	e000ed00 	.word	0xe000ed00
 800313c:	05fa0000 	.word	0x05fa0000

08003140 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003144:	4b04      	ldr	r3, [pc, #16]	@ (8003158 <__NVIC_GetPriorityGrouping+0x18>)
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	0a1b      	lsrs	r3, r3, #8
 800314a:	f003 0307 	and.w	r3, r3, #7
}
 800314e:	4618      	mov	r0, r3
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr
 8003158:	e000ed00 	.word	0xe000ed00

0800315c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	4603      	mov	r3, r0
 8003164:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800316a:	2b00      	cmp	r3, #0
 800316c:	db0b      	blt.n	8003186 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800316e:	79fb      	ldrb	r3, [r7, #7]
 8003170:	f003 021f 	and.w	r2, r3, #31
 8003174:	4907      	ldr	r1, [pc, #28]	@ (8003194 <__NVIC_EnableIRQ+0x38>)
 8003176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317a:	095b      	lsrs	r3, r3, #5
 800317c:	2001      	movs	r0, #1
 800317e:	fa00 f202 	lsl.w	r2, r0, r2
 8003182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003186:	bf00      	nop
 8003188:	370c      	adds	r7, #12
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	e000e100 	.word	0xe000e100

08003198 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	4603      	mov	r3, r0
 80031a0:	6039      	str	r1, [r7, #0]
 80031a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	db0a      	blt.n	80031c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	b2da      	uxtb	r2, r3
 80031b0:	490c      	ldr	r1, [pc, #48]	@ (80031e4 <__NVIC_SetPriority+0x4c>)
 80031b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b6:	0112      	lsls	r2, r2, #4
 80031b8:	b2d2      	uxtb	r2, r2
 80031ba:	440b      	add	r3, r1
 80031bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031c0:	e00a      	b.n	80031d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	b2da      	uxtb	r2, r3
 80031c6:	4908      	ldr	r1, [pc, #32]	@ (80031e8 <__NVIC_SetPriority+0x50>)
 80031c8:	79fb      	ldrb	r3, [r7, #7]
 80031ca:	f003 030f 	and.w	r3, r3, #15
 80031ce:	3b04      	subs	r3, #4
 80031d0:	0112      	lsls	r2, r2, #4
 80031d2:	b2d2      	uxtb	r2, r2
 80031d4:	440b      	add	r3, r1
 80031d6:	761a      	strb	r2, [r3, #24]
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	e000e100 	.word	0xe000e100
 80031e8:	e000ed00 	.word	0xe000ed00

080031ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b089      	sub	sp, #36	@ 0x24
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f003 0307 	and.w	r3, r3, #7
 80031fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	f1c3 0307 	rsb	r3, r3, #7
 8003206:	2b04      	cmp	r3, #4
 8003208:	bf28      	it	cs
 800320a:	2304      	movcs	r3, #4
 800320c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	3304      	adds	r3, #4
 8003212:	2b06      	cmp	r3, #6
 8003214:	d902      	bls.n	800321c <NVIC_EncodePriority+0x30>
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	3b03      	subs	r3, #3
 800321a:	e000      	b.n	800321e <NVIC_EncodePriority+0x32>
 800321c:	2300      	movs	r3, #0
 800321e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003220:	f04f 32ff 	mov.w	r2, #4294967295
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	fa02 f303 	lsl.w	r3, r2, r3
 800322a:	43da      	mvns	r2, r3
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	401a      	ands	r2, r3
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003234:	f04f 31ff 	mov.w	r1, #4294967295
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	fa01 f303 	lsl.w	r3, r1, r3
 800323e:	43d9      	mvns	r1, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003244:	4313      	orrs	r3, r2
         );
}
 8003246:	4618      	mov	r0, r3
 8003248:	3724      	adds	r7, #36	@ 0x24
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
	...

08003254 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	3b01      	subs	r3, #1
 8003260:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003264:	d301      	bcc.n	800326a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003266:	2301      	movs	r3, #1
 8003268:	e00f      	b.n	800328a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800326a:	4a0a      	ldr	r2, [pc, #40]	@ (8003294 <SysTick_Config+0x40>)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	3b01      	subs	r3, #1
 8003270:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003272:	210f      	movs	r1, #15
 8003274:	f04f 30ff 	mov.w	r0, #4294967295
 8003278:	f7ff ff8e 	bl	8003198 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800327c:	4b05      	ldr	r3, [pc, #20]	@ (8003294 <SysTick_Config+0x40>)
 800327e:	2200      	movs	r2, #0
 8003280:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003282:	4b04      	ldr	r3, [pc, #16]	@ (8003294 <SysTick_Config+0x40>)
 8003284:	2207      	movs	r2, #7
 8003286:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	3708      	adds	r7, #8
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	e000e010 	.word	0xe000e010

08003298 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f7ff ff29 	bl	80030f8 <__NVIC_SetPriorityGrouping>
}
 80032a6:	bf00      	nop
 80032a8:	3708      	adds	r7, #8
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}

080032ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032ae:	b580      	push	{r7, lr}
 80032b0:	b086      	sub	sp, #24
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	4603      	mov	r3, r0
 80032b6:	60b9      	str	r1, [r7, #8]
 80032b8:	607a      	str	r2, [r7, #4]
 80032ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80032bc:	2300      	movs	r3, #0
 80032be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032c0:	f7ff ff3e 	bl	8003140 <__NVIC_GetPriorityGrouping>
 80032c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	68b9      	ldr	r1, [r7, #8]
 80032ca:	6978      	ldr	r0, [r7, #20]
 80032cc:	f7ff ff8e 	bl	80031ec <NVIC_EncodePriority>
 80032d0:	4602      	mov	r2, r0
 80032d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032d6:	4611      	mov	r1, r2
 80032d8:	4618      	mov	r0, r3
 80032da:	f7ff ff5d 	bl	8003198 <__NVIC_SetPriority>
}
 80032de:	bf00      	nop
 80032e0:	3718      	adds	r7, #24
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b082      	sub	sp, #8
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	4603      	mov	r3, r0
 80032ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7ff ff31 	bl	800315c <__NVIC_EnableIRQ>
}
 80032fa:	bf00      	nop
 80032fc:	3708      	adds	r7, #8
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}

08003302 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	b082      	sub	sp, #8
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f7ff ffa2 	bl	8003254 <SysTick_Config>
 8003310:	4603      	mov	r3, r0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3708      	adds	r7, #8
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}

0800331a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800331a:	b580      	push	{r7, lr}
 800331c:	b084      	sub	sp, #16
 800331e:	af00      	add	r7, sp, #0
 8003320:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003326:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003328:	f7ff feb6 	bl	8003098 <HAL_GetTick>
 800332c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b02      	cmp	r3, #2
 8003338:	d008      	beq.n	800334c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2280      	movs	r2, #128	@ 0x80
 800333e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e052      	b.n	80033f2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f022 0216 	bic.w	r2, r2, #22
 800335a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	695a      	ldr	r2, [r3, #20]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800336a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003370:	2b00      	cmp	r3, #0
 8003372:	d103      	bne.n	800337c <HAL_DMA_Abort+0x62>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003378:	2b00      	cmp	r3, #0
 800337a:	d007      	beq.n	800338c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f022 0208 	bic.w	r2, r2, #8
 800338a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f022 0201 	bic.w	r2, r2, #1
 800339a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800339c:	e013      	b.n	80033c6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800339e:	f7ff fe7b 	bl	8003098 <HAL_GetTick>
 80033a2:	4602      	mov	r2, r0
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	2b05      	cmp	r3, #5
 80033aa:	d90c      	bls.n	80033c6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2220      	movs	r2, #32
 80033b0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2203      	movs	r2, #3
 80033b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e015      	b.n	80033f2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0301 	and.w	r3, r3, #1
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d1e4      	bne.n	800339e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033d8:	223f      	movs	r2, #63	@ 0x3f
 80033da:	409a      	lsls	r2, r3
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3710      	adds	r7, #16
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033fa:	b480      	push	{r7}
 80033fc:	b083      	sub	sp, #12
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003408:	b2db      	uxtb	r3, r3
 800340a:	2b02      	cmp	r3, #2
 800340c:	d004      	beq.n	8003418 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2280      	movs	r2, #128	@ 0x80
 8003412:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e00c      	b.n	8003432 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2205      	movs	r2, #5
 800341c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f022 0201 	bic.w	r2, r2, #1
 800342e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003430:	2300      	movs	r3, #0
}
 8003432:	4618      	mov	r0, r3
 8003434:	370c      	adds	r7, #12
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr
	...

08003440 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d101      	bne.n	8003452 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e086      	b.n	8003560 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003458:	2b00      	cmp	r3, #0
 800345a:	d106      	bne.n	800346a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2223      	movs	r2, #35	@ 0x23
 8003460:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f7fe fec7 	bl	80021f8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800346a:	4b3f      	ldr	r3, [pc, #252]	@ (8003568 <HAL_ETH_Init+0x128>)
 800346c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800346e:	4a3e      	ldr	r2, [pc, #248]	@ (8003568 <HAL_ETH_Init+0x128>)
 8003470:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003474:	6453      	str	r3, [r2, #68]	@ 0x44
 8003476:	4b3c      	ldr	r3, [pc, #240]	@ (8003568 <HAL_ETH_Init+0x128>)
 8003478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800347a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800347e:	60bb      	str	r3, [r7, #8]
 8003480:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003482:	4b3a      	ldr	r3, [pc, #232]	@ (800356c <HAL_ETH_Init+0x12c>)
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	4a39      	ldr	r2, [pc, #228]	@ (800356c <HAL_ETH_Init+0x12c>)
 8003488:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800348c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800348e:	4b37      	ldr	r3, [pc, #220]	@ (800356c <HAL_ETH_Init+0x12c>)
 8003490:	685a      	ldr	r2, [r3, #4]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	4935      	ldr	r1, [pc, #212]	@ (800356c <HAL_ETH_Init+0x12c>)
 8003498:	4313      	orrs	r3, r2
 800349a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800349c:	4b33      	ldr	r3, [pc, #204]	@ (800356c <HAL_ETH_Init+0x12c>)
 800349e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	6812      	ldr	r2, [r2, #0]
 80034ae:	f043 0301 	orr.w	r3, r3, #1
 80034b2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80034b6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80034b8:	f7ff fdee 	bl	8003098 <HAL_GetTick>
 80034bc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80034be:	e011      	b.n	80034e4 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80034c0:	f7ff fdea 	bl	8003098 <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80034ce:	d909      	bls.n	80034e4 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2204      	movs	r2, #4
 80034d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	22e0      	movs	r2, #224	@ 0xe0
 80034dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e03d      	b.n	8003560 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d1e4      	bne.n	80034c0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f000 fa5e 	bl	80039b8 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	f000 fb09 	bl	8003b14 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	f000 fb5f 	bl	8003bc6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	461a      	mov	r2, r3
 800350e:	2100      	movs	r1, #0
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f000 fac7 	bl	8003aa4 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8003524:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	4b0f      	ldr	r3, [pc, #60]	@ (8003570 <HAL_ETH_Init+0x130>)
 8003534:	430b      	orrs	r3, r1
 8003536:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800354a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2210      	movs	r2, #16
 800355a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800355e:	2300      	movs	r3, #0
}
 8003560:	4618      	mov	r0, r3
 8003562:	3710      	adds	r7, #16
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}
 8003568:	40023800 	.word	0x40023800
 800356c:	40013800 	.word	0x40013800
 8003570:	00020060 	.word	0x00020060

08003574 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b086      	sub	sp, #24
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003582:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800358c:	695b      	ldr	r3, [r3, #20]
 800358e:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003598:	69db      	ldr	r3, [r3, #28]
 800359a:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 800359c:	4b4b      	ldr	r3, [pc, #300]	@ (80036cc <HAL_ETH_IRQHandler+0x158>)
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d00e      	beq.n	80035ca <HAL_ETH_IRQHandler+0x56>
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d009      	beq.n	80035ca <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035be:	461a      	mov	r2, r3
 80035c0:	4b43      	ldr	r3, [pc, #268]	@ (80036d0 <HAL_ETH_IRQHandler+0x15c>)
 80035c2:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f000 f891 	bl	80036ec <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	f003 0301 	and.w	r3, r3, #1
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00f      	beq.n	80035f4 <HAL_ETH_IRQHandler+0x80>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f003 0301 	and.w	r3, r3, #1
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00a      	beq.n	80035f4 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035e6:	461a      	mov	r2, r3
 80035e8:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 80035ec:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 f872 	bl	80036d8 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d042      	beq.n	8003684 <HAL_ETH_IRQHandler+0x110>
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d03d      	beq.n	8003684 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800360e:	f043 0208 	orr.w	r2, r3, #8
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d01a      	beq.n	8003658 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800362a:	695a      	ldr	r2, [r3, #20]
 800362c:	4b29      	ldr	r3, [pc, #164]	@ (80036d4 <HAL_ETH_IRQHandler+0x160>)
 800362e:	4013      	ands	r3, r2
 8003630:	687a      	ldr	r2, [r7, #4]
 8003632:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800363e:	69db      	ldr	r3, [r3, #28]
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	6812      	ldr	r2, [r2, #0]
 8003644:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8003648:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800364c:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	22e0      	movs	r2, #224	@ 0xe0
 8003652:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8003656:	e012      	b.n	800367e <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003660:	695a      	ldr	r2, [r3, #20]
 8003662:	f248 6380 	movw	r3, #34432	@ 0x8680
 8003666:	4013      	ands	r3, r2
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003676:	461a      	mov	r2, r3
 8003678:	f248 6380 	movw	r3, #34432	@ 0x8680
 800367c:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f000 f83e 	bl	8003700 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	f003 0308 	and.w	r3, r3, #8
 800368a:	2b00      	cmp	r3, #0
 800368c:	d00e      	beq.n	80036ac <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003694:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f000 f838 	bl	8003714 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d006      	beq.n	80036c4 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 80036b6:	4b05      	ldr	r3, [pc, #20]	@ (80036cc <HAL_ETH_IRQHandler+0x158>)
 80036b8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80036bc:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f000 f832 	bl	8003728 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 80036c4:	bf00      	nop
 80036c6:	3718      	adds	r7, #24
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	40013c00 	.word	0x40013c00
 80036d0:	00010040 	.word	0x00010040
 80036d4:	007e2000 	.word	0x007e2000

080036d8 <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80036e0:	bf00      	nop
 80036e2:	370c      	adds	r7, #12
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <HAL_ETH_RxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_RxCpltCallback could be implemented in the user file
  */
}
 80036f4:	bf00      	nop
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr

08003700 <HAL_ETH_ErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */
}
 8003708:	bf00      	nop
 800370a:	370c      	adds	r7, #12
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 800371c:	bf00      	nop
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr

08003728 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8003730:	bf00      	nop
 8003732:	370c      	adds	r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b084      	sub	sp, #16
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800374e:	68fa      	ldr	r2, [r7, #12]
 8003750:	4b53      	ldr	r3, [pc, #332]	@ (80038a0 <ETH_SetMACConfig+0x164>)
 8003752:	4013      	ands	r3, r2
 8003754:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	7b9b      	ldrb	r3, [r3, #14]
 800375a:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800375c:	683a      	ldr	r2, [r7, #0]
 800375e:	7c12      	ldrb	r2, [r2, #16]
 8003760:	2a00      	cmp	r2, #0
 8003762:	d102      	bne.n	800376a <ETH_SetMACConfig+0x2e>
 8003764:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003768:	e000      	b.n	800376c <ETH_SetMACConfig+0x30>
 800376a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800376c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800376e:	683a      	ldr	r2, [r7, #0]
 8003770:	7c52      	ldrb	r2, [r2, #17]
 8003772:	2a00      	cmp	r2, #0
 8003774:	d102      	bne.n	800377c <ETH_SetMACConfig+0x40>
 8003776:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800377a:	e000      	b.n	800377e <ETH_SetMACConfig+0x42>
 800377c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800377e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003784:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	7fdb      	ldrb	r3, [r3, #31]
 800378a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 800378c:	431a      	orrs	r2, r3
                        macconf->Speed |
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003792:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003794:	683a      	ldr	r2, [r7, #0]
 8003796:	7f92      	ldrb	r2, [r2, #30]
 8003798:	2a00      	cmp	r2, #0
 800379a:	d102      	bne.n	80037a2 <ETH_SetMACConfig+0x66>
 800379c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80037a0:	e000      	b.n	80037a4 <ETH_SetMACConfig+0x68>
 80037a2:	2200      	movs	r2, #0
                        macconf->Speed |
 80037a4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	7f1b      	ldrb	r3, [r3, #28]
 80037aa:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80037ac:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80037b2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	791b      	ldrb	r3, [r3, #4]
 80037b8:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80037ba:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80037bc:	683a      	ldr	r2, [r7, #0]
 80037be:	f892 2020 	ldrb.w	r2, [r2, #32]
 80037c2:	2a00      	cmp	r2, #0
 80037c4:	d102      	bne.n	80037cc <ETH_SetMACConfig+0x90>
 80037c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037ca:	e000      	b.n	80037ce <ETH_SetMACConfig+0x92>
 80037cc:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80037ce:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	7bdb      	ldrb	r3, [r3, #15]
 80037d4:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80037d6:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80037dc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80037e4:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80037e6:	4313      	orrs	r3, r2
 80037e8:	68fa      	ldr	r2, [r7, #12]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	68fa      	ldr	r2, [r7, #12]
 80037f4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80037fe:	2001      	movs	r0, #1
 8003800:	f7ff fc56 	bl	80030b0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68fa      	ldr	r2, [r7, #12]
 800380a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	699b      	ldr	r3, [r3, #24]
 8003812:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800381a:	4013      	ands	r3, r2
 800381c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003822:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003824:	683a      	ldr	r2, [r7, #0]
 8003826:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800382a:	2a00      	cmp	r2, #0
 800382c:	d101      	bne.n	8003832 <ETH_SetMACConfig+0xf6>
 800382e:	2280      	movs	r2, #128	@ 0x80
 8003830:	e000      	b.n	8003834 <ETH_SetMACConfig+0xf8>
 8003832:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003834:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800383a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800383c:	683a      	ldr	r2, [r7, #0]
 800383e:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8003842:	2a01      	cmp	r2, #1
 8003844:	d101      	bne.n	800384a <ETH_SetMACConfig+0x10e>
 8003846:	2208      	movs	r2, #8
 8003848:	e000      	b.n	800384c <ETH_SetMACConfig+0x110>
 800384a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 800384c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800384e:	683a      	ldr	r2, [r7, #0]
 8003850:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003854:	2a01      	cmp	r2, #1
 8003856:	d101      	bne.n	800385c <ETH_SetMACConfig+0x120>
 8003858:	2204      	movs	r2, #4
 800385a:	e000      	b.n	800385e <ETH_SetMACConfig+0x122>
 800385c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800385e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003860:	683a      	ldr	r2, [r7, #0]
 8003862:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003866:	2a01      	cmp	r2, #1
 8003868:	d101      	bne.n	800386e <ETH_SetMACConfig+0x132>
 800386a:	2202      	movs	r2, #2
 800386c:	e000      	b.n	8003870 <ETH_SetMACConfig+0x134>
 800386e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003870:	4313      	orrs	r3, r2
 8003872:	68fa      	ldr	r2, [r7, #12]
 8003874:	4313      	orrs	r3, r2
 8003876:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	68fa      	ldr	r2, [r7, #12]
 800387e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	699b      	ldr	r3, [r3, #24]
 8003886:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003888:	2001      	movs	r0, #1
 800388a:	f7ff fc11 	bl	80030b0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	619a      	str	r2, [r3, #24]
}
 8003896:	bf00      	nop
 8003898:	3710      	adds	r7, #16
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	fd20810f 	.word	0xfd20810f

080038a4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038b6:	699b      	ldr	r3, [r3, #24]
 80038b8:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80038ba:	68fa      	ldr	r2, [r7, #12]
 80038bc:	4b3d      	ldr	r3, [pc, #244]	@ (80039b4 <ETH_SetDMAConfig+0x110>)
 80038be:	4013      	ands	r3, r2
 80038c0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	7b1b      	ldrb	r3, [r3, #12]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d102      	bne.n	80038d0 <ETH_SetDMAConfig+0x2c>
 80038ca:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80038ce:	e000      	b.n	80038d2 <ETH_SetDMAConfig+0x2e>
 80038d0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	7b5b      	ldrb	r3, [r3, #13]
 80038d6:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80038d8:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80038da:	683a      	ldr	r2, [r7, #0]
 80038dc:	7f52      	ldrb	r2, [r2, #29]
 80038de:	2a00      	cmp	r2, #0
 80038e0:	d102      	bne.n	80038e8 <ETH_SetDMAConfig+0x44>
 80038e2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80038e6:	e000      	b.n	80038ea <ETH_SetDMAConfig+0x46>
 80038e8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80038ea:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	7b9b      	ldrb	r3, [r3, #14]
 80038f0:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80038f2:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80038f8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	7f1b      	ldrb	r3, [r3, #28]
 80038fe:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003900:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	7f9b      	ldrb	r3, [r3, #30]
 8003906:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003908:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800390e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003916:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003918:	4313      	orrs	r3, r2
 800391a:	68fa      	ldr	r2, [r7, #12]
 800391c:	4313      	orrs	r3, r2
 800391e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003928:	461a      	mov	r2, r3
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800393a:	2001      	movs	r0, #1
 800393c:	f7ff fbb8 	bl	80030b0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003948:	461a      	mov	r2, r3
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	791b      	ldrb	r3, [r3, #4]
 8003952:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003958:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800395e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003964:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800396c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800396e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003974:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003976:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800397c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	6812      	ldr	r2, [r2, #0]
 8003982:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003986:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800398a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003998:	2001      	movs	r0, #1
 800399a:	f7ff fb89 	bl	80030b0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039a6:	461a      	mov	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6013      	str	r3, [r2, #0]
}
 80039ac:	bf00      	nop
 80039ae:	3710      	adds	r7, #16
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	f8de3f23 	.word	0xf8de3f23

080039b8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b0a6      	sub	sp, #152	@ 0x98
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80039c0:	2301      	movs	r3, #1
 80039c2:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80039c6:	2301      	movs	r3, #1
 80039c8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80039cc:	2300      	movs	r3, #0
 80039ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80039d0:	2300      	movs	r3, #0
 80039d2:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80039d6:	2301      	movs	r3, #1
 80039d8:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80039dc:	2300      	movs	r3, #0
 80039de:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80039e2:	2301      	movs	r3, #1
 80039e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80039e8:	2301      	movs	r3, #1
 80039ea:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80039ee:	2300      	movs	r3, #0
 80039f0:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80039f4:	2300      	movs	r3, #0
 80039f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80039fa:	2300      	movs	r3, #0
 80039fc:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80039fe:	2300      	movs	r3, #0
 8003a00:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003a04:	2300      	movs	r3, #0
 8003a06:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003a14:	2300      	movs	r3, #0
 8003a16:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003a20:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003a24:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003a26:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003a2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003a32:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003a36:	4619      	mov	r1, r3
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f7ff fe7f 	bl	800373c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003a42:	2301      	movs	r3, #1
 8003a44:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003a46:	2301      	movs	r3, #1
 8003a48:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003a50:	2300      	movs	r3, #0
 8003a52:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003a54:	2300      	movs	r3, #0
 8003a56:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003a60:	2300      	movs	r3, #0
 8003a62:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003a64:	2301      	movs	r3, #1
 8003a66:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003a6e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003a72:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003a74:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003a78:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003a7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003a7e:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003a80:	2301      	movs	r3, #1
 8003a82:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003a86:	2300      	movs	r3, #0
 8003a88:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003a8e:	f107 0308 	add.w	r3, r7, #8
 8003a92:	4619      	mov	r1, r3
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f7ff ff05 	bl	80038a4 <ETH_SetDMAConfig>
}
 8003a9a:	bf00      	nop
 8003a9c:	3798      	adds	r7, #152	@ 0x98
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
	...

08003aa4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b087      	sub	sp, #28
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	3305      	adds	r3, #5
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	021b      	lsls	r3, r3, #8
 8003ab8:	687a      	ldr	r2, [r7, #4]
 8003aba:	3204      	adds	r2, #4
 8003abc:	7812      	ldrb	r2, [r2, #0]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003ac2:	68ba      	ldr	r2, [r7, #8]
 8003ac4:	4b11      	ldr	r3, [pc, #68]	@ (8003b0c <ETH_MACAddressConfig+0x68>)
 8003ac6:	4413      	add	r3, r2
 8003ac8:	461a      	mov	r2, r3
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	3303      	adds	r3, #3
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	061a      	lsls	r2, r3, #24
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	3302      	adds	r3, #2
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	041b      	lsls	r3, r3, #16
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	021b      	lsls	r3, r3, #8
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	7812      	ldrb	r2, [r2, #0]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003af2:	68ba      	ldr	r2, [r7, #8]
 8003af4:	4b06      	ldr	r3, [pc, #24]	@ (8003b10 <ETH_MACAddressConfig+0x6c>)
 8003af6:	4413      	add	r3, r2
 8003af8:	461a      	mov	r2, r3
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	6013      	str	r3, [r2, #0]
}
 8003afe:	bf00      	nop
 8003b00:	371c      	adds	r7, #28
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr
 8003b0a:	bf00      	nop
 8003b0c:	40028040 	.word	0x40028040
 8003b10:	40028044 	.word	0x40028044

08003b14 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b085      	sub	sp, #20
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	60fb      	str	r3, [r7, #12]
 8003b20:	e03e      	b.n	8003ba0 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	68d9      	ldr	r1, [r3, #12]
 8003b26:	68fa      	ldr	r2, [r7, #12]
 8003b28:	4613      	mov	r3, r2
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	4413      	add	r3, r2
 8003b2e:	00db      	lsls	r3, r3, #3
 8003b30:	440b      	add	r3, r1
 8003b32:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	2200      	movs	r2, #0
 8003b38:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	2200      	movs	r2, #0
 8003b44:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003b4c:	68b9      	ldr	r1, [r7, #8]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	68fa      	ldr	r2, [r7, #12]
 8003b52:	3206      	adds	r2, #6
 8003b54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d80c      	bhi.n	8003b84 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	68d9      	ldr	r1, [r3, #12]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	1c5a      	adds	r2, r3, #1
 8003b72:	4613      	mov	r3, r2
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	4413      	add	r3, r2
 8003b78:	00db      	lsls	r3, r3, #3
 8003b7a:	440b      	add	r3, r1
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	60da      	str	r2, [r3, #12]
 8003b82:	e004      	b.n	8003b8e <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	461a      	mov	r2, r3
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	3301      	adds	r3, #1
 8003b9e:	60fb      	str	r3, [r7, #12]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2b03      	cmp	r3, #3
 8003ba4:	d9bd      	bls.n	8003b22 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	68da      	ldr	r2, [r3, #12]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003bb8:	611a      	str	r2, [r3, #16]
}
 8003bba:	bf00      	nop
 8003bbc:	3714      	adds	r7, #20
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr

08003bc6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003bc6:	b480      	push	{r7}
 8003bc8:	b085      	sub	sp, #20
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003bce:	2300      	movs	r3, #0
 8003bd0:	60fb      	str	r3, [r7, #12]
 8003bd2:	e048      	b.n	8003c66 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6919      	ldr	r1, [r3, #16]
 8003bd8:	68fa      	ldr	r2, [r7, #12]
 8003bda:	4613      	mov	r3, r2
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	4413      	add	r3, r2
 8003be0:	00db      	lsls	r3, r3, #3
 8003be2:	440b      	add	r3, r1
 8003be4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	2200      	movs	r2, #0
 8003bea:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	2200      	movs	r2, #0
 8003c02:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	2200      	movs	r2, #0
 8003c08:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003c10:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	695b      	ldr	r3, [r3, #20]
 8003c16:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003c2a:	68b9      	ldr	r1, [r7, #8]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	68fa      	ldr	r2, [r7, #12]
 8003c30:	3212      	adds	r2, #18
 8003c32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d80c      	bhi.n	8003c56 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6919      	ldr	r1, [r3, #16]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	1c5a      	adds	r2, r3, #1
 8003c44:	4613      	mov	r3, r2
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	4413      	add	r3, r2
 8003c4a:	00db      	lsls	r3, r3, #3
 8003c4c:	440b      	add	r3, r1
 8003c4e:	461a      	mov	r2, r3
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	60da      	str	r2, [r3, #12]
 8003c54:	e004      	b.n	8003c60 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	3301      	adds	r3, #1
 8003c64:	60fb      	str	r3, [r7, #12]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2b03      	cmp	r3, #3
 8003c6a:	d9b3      	bls.n	8003bd4 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	691a      	ldr	r2, [r3, #16]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c96:	60da      	str	r2, [r3, #12]
}
 8003c98:	bf00      	nop
 8003c9a:	3714      	adds	r7, #20
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca2:	4770      	bx	lr

08003ca4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b089      	sub	sp, #36	@ 0x24
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	61fb      	str	r3, [r7, #28]
 8003cc2:	e175      	b.n	8003fb0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ccc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	697a      	ldr	r2, [r7, #20]
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003cd8:	693a      	ldr	r2, [r7, #16]
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	f040 8164 	bne.w	8003faa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	f003 0303 	and.w	r3, r3, #3
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d005      	beq.n	8003cfa <HAL_GPIO_Init+0x56>
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f003 0303 	and.w	r3, r3, #3
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d130      	bne.n	8003d5c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	005b      	lsls	r3, r3, #1
 8003d04:	2203      	movs	r2, #3
 8003d06:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0a:	43db      	mvns	r3, r3
 8003d0c:	69ba      	ldr	r2, [r7, #24]
 8003d0e:	4013      	ands	r3, r2
 8003d10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	68da      	ldr	r2, [r3, #12]
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	005b      	lsls	r3, r3, #1
 8003d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1e:	69ba      	ldr	r2, [r7, #24]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	69ba      	ldr	r2, [r7, #24]
 8003d28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d30:	2201      	movs	r2, #1
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	fa02 f303 	lsl.w	r3, r2, r3
 8003d38:	43db      	mvns	r3, r3
 8003d3a:	69ba      	ldr	r2, [r7, #24]
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	091b      	lsrs	r3, r3, #4
 8003d46:	f003 0201 	and.w	r2, r3, #1
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	4313      	orrs	r3, r2
 8003d54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	69ba      	ldr	r2, [r7, #24]
 8003d5a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	f003 0303 	and.w	r3, r3, #3
 8003d64:	2b03      	cmp	r3, #3
 8003d66:	d017      	beq.n	8003d98 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	005b      	lsls	r3, r3, #1
 8003d72:	2203      	movs	r2, #3
 8003d74:	fa02 f303 	lsl.w	r3, r2, r3
 8003d78:	43db      	mvns	r3, r3
 8003d7a:	69ba      	ldr	r2, [r7, #24]
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	689a      	ldr	r2, [r3, #8]
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	005b      	lsls	r3, r3, #1
 8003d88:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8c:	69ba      	ldr	r2, [r7, #24]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	69ba      	ldr	r2, [r7, #24]
 8003d96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f003 0303 	and.w	r3, r3, #3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d123      	bne.n	8003dec <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	08da      	lsrs	r2, r3, #3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	3208      	adds	r2, #8
 8003dac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003db0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	f003 0307 	and.w	r3, r3, #7
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	220f      	movs	r2, #15
 8003dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc0:	43db      	mvns	r3, r3
 8003dc2:	69ba      	ldr	r2, [r7, #24]
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	691a      	ldr	r2, [r3, #16]
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	f003 0307 	and.w	r3, r3, #7
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd8:	69ba      	ldr	r2, [r7, #24]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	08da      	lsrs	r2, r3, #3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	3208      	adds	r2, #8
 8003de6:	69b9      	ldr	r1, [r7, #24]
 8003de8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	005b      	lsls	r3, r3, #1
 8003df6:	2203      	movs	r2, #3
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	43db      	mvns	r3, r3
 8003dfe:	69ba      	ldr	r2, [r7, #24]
 8003e00:	4013      	ands	r3, r2
 8003e02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f003 0203 	and.w	r2, r3, #3
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	005b      	lsls	r3, r3, #1
 8003e10:	fa02 f303 	lsl.w	r3, r2, r3
 8003e14:	69ba      	ldr	r2, [r7, #24]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	69ba      	ldr	r2, [r7, #24]
 8003e1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f000 80be 	beq.w	8003faa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e2e:	4b66      	ldr	r3, [pc, #408]	@ (8003fc8 <HAL_GPIO_Init+0x324>)
 8003e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e32:	4a65      	ldr	r2, [pc, #404]	@ (8003fc8 <HAL_GPIO_Init+0x324>)
 8003e34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e38:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e3a:	4b63      	ldr	r3, [pc, #396]	@ (8003fc8 <HAL_GPIO_Init+0x324>)
 8003e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e42:	60fb      	str	r3, [r7, #12]
 8003e44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003e46:	4a61      	ldr	r2, [pc, #388]	@ (8003fcc <HAL_GPIO_Init+0x328>)
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	089b      	lsrs	r3, r3, #2
 8003e4c:	3302      	adds	r3, #2
 8003e4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e52:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	f003 0303 	and.w	r3, r3, #3
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	220f      	movs	r2, #15
 8003e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e62:	43db      	mvns	r3, r3
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	4013      	ands	r3, r2
 8003e68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a58      	ldr	r2, [pc, #352]	@ (8003fd0 <HAL_GPIO_Init+0x32c>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d037      	beq.n	8003ee2 <HAL_GPIO_Init+0x23e>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a57      	ldr	r2, [pc, #348]	@ (8003fd4 <HAL_GPIO_Init+0x330>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d031      	beq.n	8003ede <HAL_GPIO_Init+0x23a>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a56      	ldr	r2, [pc, #344]	@ (8003fd8 <HAL_GPIO_Init+0x334>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d02b      	beq.n	8003eda <HAL_GPIO_Init+0x236>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a55      	ldr	r2, [pc, #340]	@ (8003fdc <HAL_GPIO_Init+0x338>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d025      	beq.n	8003ed6 <HAL_GPIO_Init+0x232>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a54      	ldr	r2, [pc, #336]	@ (8003fe0 <HAL_GPIO_Init+0x33c>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d01f      	beq.n	8003ed2 <HAL_GPIO_Init+0x22e>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a53      	ldr	r2, [pc, #332]	@ (8003fe4 <HAL_GPIO_Init+0x340>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d019      	beq.n	8003ece <HAL_GPIO_Init+0x22a>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a52      	ldr	r2, [pc, #328]	@ (8003fe8 <HAL_GPIO_Init+0x344>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d013      	beq.n	8003eca <HAL_GPIO_Init+0x226>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a51      	ldr	r2, [pc, #324]	@ (8003fec <HAL_GPIO_Init+0x348>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d00d      	beq.n	8003ec6 <HAL_GPIO_Init+0x222>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a50      	ldr	r2, [pc, #320]	@ (8003ff0 <HAL_GPIO_Init+0x34c>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d007      	beq.n	8003ec2 <HAL_GPIO_Init+0x21e>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a4f      	ldr	r2, [pc, #316]	@ (8003ff4 <HAL_GPIO_Init+0x350>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d101      	bne.n	8003ebe <HAL_GPIO_Init+0x21a>
 8003eba:	2309      	movs	r3, #9
 8003ebc:	e012      	b.n	8003ee4 <HAL_GPIO_Init+0x240>
 8003ebe:	230a      	movs	r3, #10
 8003ec0:	e010      	b.n	8003ee4 <HAL_GPIO_Init+0x240>
 8003ec2:	2308      	movs	r3, #8
 8003ec4:	e00e      	b.n	8003ee4 <HAL_GPIO_Init+0x240>
 8003ec6:	2307      	movs	r3, #7
 8003ec8:	e00c      	b.n	8003ee4 <HAL_GPIO_Init+0x240>
 8003eca:	2306      	movs	r3, #6
 8003ecc:	e00a      	b.n	8003ee4 <HAL_GPIO_Init+0x240>
 8003ece:	2305      	movs	r3, #5
 8003ed0:	e008      	b.n	8003ee4 <HAL_GPIO_Init+0x240>
 8003ed2:	2304      	movs	r3, #4
 8003ed4:	e006      	b.n	8003ee4 <HAL_GPIO_Init+0x240>
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e004      	b.n	8003ee4 <HAL_GPIO_Init+0x240>
 8003eda:	2302      	movs	r3, #2
 8003edc:	e002      	b.n	8003ee4 <HAL_GPIO_Init+0x240>
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e000      	b.n	8003ee4 <HAL_GPIO_Init+0x240>
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	69fa      	ldr	r2, [r7, #28]
 8003ee6:	f002 0203 	and.w	r2, r2, #3
 8003eea:	0092      	lsls	r2, r2, #2
 8003eec:	4093      	lsls	r3, r2
 8003eee:	69ba      	ldr	r2, [r7, #24]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003ef4:	4935      	ldr	r1, [pc, #212]	@ (8003fcc <HAL_GPIO_Init+0x328>)
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	089b      	lsrs	r3, r3, #2
 8003efa:	3302      	adds	r3, #2
 8003efc:	69ba      	ldr	r2, [r7, #24]
 8003efe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f02:	4b3d      	ldr	r3, [pc, #244]	@ (8003ff8 <HAL_GPIO_Init+0x354>)
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	43db      	mvns	r3, r3
 8003f0c:	69ba      	ldr	r2, [r7, #24]
 8003f0e:	4013      	ands	r3, r2
 8003f10:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d003      	beq.n	8003f26 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003f1e:	69ba      	ldr	r2, [r7, #24]
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f26:	4a34      	ldr	r2, [pc, #208]	@ (8003ff8 <HAL_GPIO_Init+0x354>)
 8003f28:	69bb      	ldr	r3, [r7, #24]
 8003f2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f2c:	4b32      	ldr	r3, [pc, #200]	@ (8003ff8 <HAL_GPIO_Init+0x354>)
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	43db      	mvns	r3, r3
 8003f36:	69ba      	ldr	r2, [r7, #24]
 8003f38:	4013      	ands	r3, r2
 8003f3a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d003      	beq.n	8003f50 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003f48:	69ba      	ldr	r2, [r7, #24]
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f50:	4a29      	ldr	r2, [pc, #164]	@ (8003ff8 <HAL_GPIO_Init+0x354>)
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f56:	4b28      	ldr	r3, [pc, #160]	@ (8003ff8 <HAL_GPIO_Init+0x354>)
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	43db      	mvns	r3, r3
 8003f60:	69ba      	ldr	r2, [r7, #24]
 8003f62:	4013      	ands	r3, r2
 8003f64:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d003      	beq.n	8003f7a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003f72:	69ba      	ldr	r2, [r7, #24]
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f7a:	4a1f      	ldr	r2, [pc, #124]	@ (8003ff8 <HAL_GPIO_Init+0x354>)
 8003f7c:	69bb      	ldr	r3, [r7, #24]
 8003f7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f80:	4b1d      	ldr	r3, [pc, #116]	@ (8003ff8 <HAL_GPIO_Init+0x354>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	43db      	mvns	r3, r3
 8003f8a:	69ba      	ldr	r2, [r7, #24]
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d003      	beq.n	8003fa4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003f9c:	69ba      	ldr	r2, [r7, #24]
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003fa4:	4a14      	ldr	r2, [pc, #80]	@ (8003ff8 <HAL_GPIO_Init+0x354>)
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	3301      	adds	r3, #1
 8003fae:	61fb      	str	r3, [r7, #28]
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	2b0f      	cmp	r3, #15
 8003fb4:	f67f ae86 	bls.w	8003cc4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003fb8:	bf00      	nop
 8003fba:	bf00      	nop
 8003fbc:	3724      	adds	r7, #36	@ 0x24
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc4:	4770      	bx	lr
 8003fc6:	bf00      	nop
 8003fc8:	40023800 	.word	0x40023800
 8003fcc:	40013800 	.word	0x40013800
 8003fd0:	40020000 	.word	0x40020000
 8003fd4:	40020400 	.word	0x40020400
 8003fd8:	40020800 	.word	0x40020800
 8003fdc:	40020c00 	.word	0x40020c00
 8003fe0:	40021000 	.word	0x40021000
 8003fe4:	40021400 	.word	0x40021400
 8003fe8:	40021800 	.word	0x40021800
 8003fec:	40021c00 	.word	0x40021c00
 8003ff0:	40022000 	.word	0x40022000
 8003ff4:	40022400 	.word	0x40022400
 8003ff8:	40013c00 	.word	0x40013c00

08003ffc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	460b      	mov	r3, r1
 8004006:	807b      	strh	r3, [r7, #2]
 8004008:	4613      	mov	r3, r2
 800400a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800400c:	787b      	ldrb	r3, [r7, #1]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d003      	beq.n	800401a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004012:	887a      	ldrh	r2, [r7, #2]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004018:	e003      	b.n	8004022 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800401a:	887b      	ldrh	r3, [r7, #2]
 800401c:	041a      	lsls	r2, r3, #16
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	619a      	str	r2, [r3, #24]
}
 8004022:	bf00      	nop
 8004024:	370c      	adds	r7, #12
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr

0800402e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800402e:	b580      	push	{r7, lr}
 8004030:	b086      	sub	sp, #24
 8004032:	af02      	add	r7, sp, #8
 8004034:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d101      	bne.n	8004040 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e108      	b.n	8004252 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800404c:	b2db      	uxtb	r3, r3
 800404e:	2b00      	cmp	r3, #0
 8004050:	d106      	bne.n	8004060 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7fe ff28 	bl	8002eb0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2203      	movs	r2, #3
 8004064:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800406e:	d102      	bne.n	8004076 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4618      	mov	r0, r3
 800407c:	f004 f8ea 	bl	8008254 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6818      	ldr	r0, [r3, #0]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	7c1a      	ldrb	r2, [r3, #16]
 8004088:	f88d 2000 	strb.w	r2, [sp]
 800408c:	3304      	adds	r3, #4
 800408e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004090:	f004 f886 	bl	80081a0 <USB_CoreInit>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d005      	beq.n	80040a6 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2202      	movs	r2, #2
 800409e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e0d5      	b.n	8004252 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2100      	movs	r1, #0
 80040ac:	4618      	mov	r0, r3
 80040ae:	f004 f8e2 	bl	8008276 <USB_SetCurrentMode>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d005      	beq.n	80040c4 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2202      	movs	r2, #2
 80040bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e0c6      	b.n	8004252 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040c4:	2300      	movs	r3, #0
 80040c6:	73fb      	strb	r3, [r7, #15]
 80040c8:	e04a      	b.n	8004160 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80040ca:	7bfa      	ldrb	r2, [r7, #15]
 80040cc:	6879      	ldr	r1, [r7, #4]
 80040ce:	4613      	mov	r3, r2
 80040d0:	00db      	lsls	r3, r3, #3
 80040d2:	4413      	add	r3, r2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	440b      	add	r3, r1
 80040d8:	3315      	adds	r3, #21
 80040da:	2201      	movs	r2, #1
 80040dc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80040de:	7bfa      	ldrb	r2, [r7, #15]
 80040e0:	6879      	ldr	r1, [r7, #4]
 80040e2:	4613      	mov	r3, r2
 80040e4:	00db      	lsls	r3, r3, #3
 80040e6:	4413      	add	r3, r2
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	440b      	add	r3, r1
 80040ec:	3314      	adds	r3, #20
 80040ee:	7bfa      	ldrb	r2, [r7, #15]
 80040f0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80040f2:	7bfa      	ldrb	r2, [r7, #15]
 80040f4:	7bfb      	ldrb	r3, [r7, #15]
 80040f6:	b298      	uxth	r0, r3
 80040f8:	6879      	ldr	r1, [r7, #4]
 80040fa:	4613      	mov	r3, r2
 80040fc:	00db      	lsls	r3, r3, #3
 80040fe:	4413      	add	r3, r2
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	440b      	add	r3, r1
 8004104:	332e      	adds	r3, #46	@ 0x2e
 8004106:	4602      	mov	r2, r0
 8004108:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800410a:	7bfa      	ldrb	r2, [r7, #15]
 800410c:	6879      	ldr	r1, [r7, #4]
 800410e:	4613      	mov	r3, r2
 8004110:	00db      	lsls	r3, r3, #3
 8004112:	4413      	add	r3, r2
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	440b      	add	r3, r1
 8004118:	3318      	adds	r3, #24
 800411a:	2200      	movs	r2, #0
 800411c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800411e:	7bfa      	ldrb	r2, [r7, #15]
 8004120:	6879      	ldr	r1, [r7, #4]
 8004122:	4613      	mov	r3, r2
 8004124:	00db      	lsls	r3, r3, #3
 8004126:	4413      	add	r3, r2
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	440b      	add	r3, r1
 800412c:	331c      	adds	r3, #28
 800412e:	2200      	movs	r2, #0
 8004130:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004132:	7bfa      	ldrb	r2, [r7, #15]
 8004134:	6879      	ldr	r1, [r7, #4]
 8004136:	4613      	mov	r3, r2
 8004138:	00db      	lsls	r3, r3, #3
 800413a:	4413      	add	r3, r2
 800413c:	009b      	lsls	r3, r3, #2
 800413e:	440b      	add	r3, r1
 8004140:	3320      	adds	r3, #32
 8004142:	2200      	movs	r2, #0
 8004144:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004146:	7bfa      	ldrb	r2, [r7, #15]
 8004148:	6879      	ldr	r1, [r7, #4]
 800414a:	4613      	mov	r3, r2
 800414c:	00db      	lsls	r3, r3, #3
 800414e:	4413      	add	r3, r2
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	440b      	add	r3, r1
 8004154:	3324      	adds	r3, #36	@ 0x24
 8004156:	2200      	movs	r2, #0
 8004158:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800415a:	7bfb      	ldrb	r3, [r7, #15]
 800415c:	3301      	adds	r3, #1
 800415e:	73fb      	strb	r3, [r7, #15]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	791b      	ldrb	r3, [r3, #4]
 8004164:	7bfa      	ldrb	r2, [r7, #15]
 8004166:	429a      	cmp	r2, r3
 8004168:	d3af      	bcc.n	80040ca <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800416a:	2300      	movs	r3, #0
 800416c:	73fb      	strb	r3, [r7, #15]
 800416e:	e044      	b.n	80041fa <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004170:	7bfa      	ldrb	r2, [r7, #15]
 8004172:	6879      	ldr	r1, [r7, #4]
 8004174:	4613      	mov	r3, r2
 8004176:	00db      	lsls	r3, r3, #3
 8004178:	4413      	add	r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	440b      	add	r3, r1
 800417e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004182:	2200      	movs	r2, #0
 8004184:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004186:	7bfa      	ldrb	r2, [r7, #15]
 8004188:	6879      	ldr	r1, [r7, #4]
 800418a:	4613      	mov	r3, r2
 800418c:	00db      	lsls	r3, r3, #3
 800418e:	4413      	add	r3, r2
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	440b      	add	r3, r1
 8004194:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004198:	7bfa      	ldrb	r2, [r7, #15]
 800419a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800419c:	7bfa      	ldrb	r2, [r7, #15]
 800419e:	6879      	ldr	r1, [r7, #4]
 80041a0:	4613      	mov	r3, r2
 80041a2:	00db      	lsls	r3, r3, #3
 80041a4:	4413      	add	r3, r2
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	440b      	add	r3, r1
 80041aa:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80041ae:	2200      	movs	r2, #0
 80041b0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80041b2:	7bfa      	ldrb	r2, [r7, #15]
 80041b4:	6879      	ldr	r1, [r7, #4]
 80041b6:	4613      	mov	r3, r2
 80041b8:	00db      	lsls	r3, r3, #3
 80041ba:	4413      	add	r3, r2
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	440b      	add	r3, r1
 80041c0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80041c4:	2200      	movs	r2, #0
 80041c6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80041c8:	7bfa      	ldrb	r2, [r7, #15]
 80041ca:	6879      	ldr	r1, [r7, #4]
 80041cc:	4613      	mov	r3, r2
 80041ce:	00db      	lsls	r3, r3, #3
 80041d0:	4413      	add	r3, r2
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	440b      	add	r3, r1
 80041d6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80041da:	2200      	movs	r2, #0
 80041dc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80041de:	7bfa      	ldrb	r2, [r7, #15]
 80041e0:	6879      	ldr	r1, [r7, #4]
 80041e2:	4613      	mov	r3, r2
 80041e4:	00db      	lsls	r3, r3, #3
 80041e6:	4413      	add	r3, r2
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	440b      	add	r3, r1
 80041ec:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80041f0:	2200      	movs	r2, #0
 80041f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041f4:	7bfb      	ldrb	r3, [r7, #15]
 80041f6:	3301      	adds	r3, #1
 80041f8:	73fb      	strb	r3, [r7, #15]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	791b      	ldrb	r3, [r3, #4]
 80041fe:	7bfa      	ldrb	r2, [r7, #15]
 8004200:	429a      	cmp	r2, r3
 8004202:	d3b5      	bcc.n	8004170 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6818      	ldr	r0, [r3, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	7c1a      	ldrb	r2, [r3, #16]
 800420c:	f88d 2000 	strb.w	r2, [sp]
 8004210:	3304      	adds	r3, #4
 8004212:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004214:	f004 f87c 	bl	8008310 <USB_DevInit>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d005      	beq.n	800422a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2202      	movs	r2, #2
 8004222:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e013      	b.n	8004252 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	7b1b      	ldrb	r3, [r3, #12]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d102      	bne.n	8004246 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f000 f80b 	bl	800425c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4618      	mov	r0, r3
 800424c:	f004 fa37 	bl	80086be <USB_DevDisconnect>

  return HAL_OK;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3710      	adds	r7, #16
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
	...

0800425c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800425c:	b480      	push	{r7}
 800425e:	b085      	sub	sp, #20
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2201      	movs	r2, #1
 800426e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800428a:	4b05      	ldr	r3, [pc, #20]	@ (80042a0 <HAL_PCDEx_ActivateLPM+0x44>)
 800428c:	4313      	orrs	r3, r2
 800428e:	68fa      	ldr	r2, [r7, #12]
 8004290:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004292:	2300      	movs	r3, #0
}
 8004294:	4618      	mov	r0, r3
 8004296:	3714      	adds	r7, #20
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr
 80042a0:	10000003 	.word	0x10000003

080042a4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80042a4:	b480      	push	{r7}
 80042a6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042a8:	4b05      	ldr	r3, [pc, #20]	@ (80042c0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a04      	ldr	r2, [pc, #16]	@ (80042c0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80042ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042b2:	6013      	str	r3, [r2, #0]
}
 80042b4:	bf00      	nop
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop
 80042c0:	40007000 	.word	0x40007000

080042c4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b086      	sub	sp, #24
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80042cc:	2300      	movs	r3, #0
 80042ce:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d101      	bne.n	80042da <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e291      	b.n	80047fe <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	f000 8087 	beq.w	80043f6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80042e8:	4b96      	ldr	r3, [pc, #600]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f003 030c 	and.w	r3, r3, #12
 80042f0:	2b04      	cmp	r3, #4
 80042f2:	d00c      	beq.n	800430e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042f4:	4b93      	ldr	r3, [pc, #588]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f003 030c 	and.w	r3, r3, #12
 80042fc:	2b08      	cmp	r3, #8
 80042fe:	d112      	bne.n	8004326 <HAL_RCC_OscConfig+0x62>
 8004300:	4b90      	ldr	r3, [pc, #576]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004308:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800430c:	d10b      	bne.n	8004326 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800430e:	4b8d      	ldr	r3, [pc, #564]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d06c      	beq.n	80043f4 <HAL_RCC_OscConfig+0x130>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d168      	bne.n	80043f4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e26b      	b.n	80047fe <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800432e:	d106      	bne.n	800433e <HAL_RCC_OscConfig+0x7a>
 8004330:	4b84      	ldr	r3, [pc, #528]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a83      	ldr	r2, [pc, #524]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004336:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800433a:	6013      	str	r3, [r2, #0]
 800433c:	e02e      	b.n	800439c <HAL_RCC_OscConfig+0xd8>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d10c      	bne.n	8004360 <HAL_RCC_OscConfig+0x9c>
 8004346:	4b7f      	ldr	r3, [pc, #508]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a7e      	ldr	r2, [pc, #504]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 800434c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004350:	6013      	str	r3, [r2, #0]
 8004352:	4b7c      	ldr	r3, [pc, #496]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a7b      	ldr	r2, [pc, #492]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004358:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800435c:	6013      	str	r3, [r2, #0]
 800435e:	e01d      	b.n	800439c <HAL_RCC_OscConfig+0xd8>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004368:	d10c      	bne.n	8004384 <HAL_RCC_OscConfig+0xc0>
 800436a:	4b76      	ldr	r3, [pc, #472]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a75      	ldr	r2, [pc, #468]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004370:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004374:	6013      	str	r3, [r2, #0]
 8004376:	4b73      	ldr	r3, [pc, #460]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a72      	ldr	r2, [pc, #456]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 800437c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004380:	6013      	str	r3, [r2, #0]
 8004382:	e00b      	b.n	800439c <HAL_RCC_OscConfig+0xd8>
 8004384:	4b6f      	ldr	r3, [pc, #444]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a6e      	ldr	r2, [pc, #440]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 800438a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800438e:	6013      	str	r3, [r2, #0]
 8004390:	4b6c      	ldr	r3, [pc, #432]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a6b      	ldr	r2, [pc, #428]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004396:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800439a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d013      	beq.n	80043cc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a4:	f7fe fe78 	bl	8003098 <HAL_GetTick>
 80043a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043aa:	e008      	b.n	80043be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043ac:	f7fe fe74 	bl	8003098 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b64      	cmp	r3, #100	@ 0x64
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e21f      	b.n	80047fe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043be:	4b61      	ldr	r3, [pc, #388]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d0f0      	beq.n	80043ac <HAL_RCC_OscConfig+0xe8>
 80043ca:	e014      	b.n	80043f6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043cc:	f7fe fe64 	bl	8003098 <HAL_GetTick>
 80043d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043d2:	e008      	b.n	80043e6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043d4:	f7fe fe60 	bl	8003098 <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	2b64      	cmp	r3, #100	@ 0x64
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e20b      	b.n	80047fe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043e6:	4b57      	ldr	r3, [pc, #348]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1f0      	bne.n	80043d4 <HAL_RCC_OscConfig+0x110>
 80043f2:	e000      	b.n	80043f6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 0302 	and.w	r3, r3, #2
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d069      	beq.n	80044d6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004402:	4b50      	ldr	r3, [pc, #320]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	f003 030c 	and.w	r3, r3, #12
 800440a:	2b00      	cmp	r3, #0
 800440c:	d00b      	beq.n	8004426 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800440e:	4b4d      	ldr	r3, [pc, #308]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f003 030c 	and.w	r3, r3, #12
 8004416:	2b08      	cmp	r3, #8
 8004418:	d11c      	bne.n	8004454 <HAL_RCC_OscConfig+0x190>
 800441a:	4b4a      	ldr	r3, [pc, #296]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004422:	2b00      	cmp	r3, #0
 8004424:	d116      	bne.n	8004454 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004426:	4b47      	ldr	r3, [pc, #284]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 0302 	and.w	r3, r3, #2
 800442e:	2b00      	cmp	r3, #0
 8004430:	d005      	beq.n	800443e <HAL_RCC_OscConfig+0x17a>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	68db      	ldr	r3, [r3, #12]
 8004436:	2b01      	cmp	r3, #1
 8004438:	d001      	beq.n	800443e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e1df      	b.n	80047fe <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800443e:	4b41      	ldr	r3, [pc, #260]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	00db      	lsls	r3, r3, #3
 800444c:	493d      	ldr	r1, [pc, #244]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 800444e:	4313      	orrs	r3, r2
 8004450:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004452:	e040      	b.n	80044d6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d023      	beq.n	80044a4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800445c:	4b39      	ldr	r3, [pc, #228]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a38      	ldr	r2, [pc, #224]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004462:	f043 0301 	orr.w	r3, r3, #1
 8004466:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004468:	f7fe fe16 	bl	8003098 <HAL_GetTick>
 800446c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800446e:	e008      	b.n	8004482 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004470:	f7fe fe12 	bl	8003098 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	2b02      	cmp	r3, #2
 800447c:	d901      	bls.n	8004482 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	e1bd      	b.n	80047fe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004482:	4b30      	ldr	r3, [pc, #192]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 0302 	and.w	r3, r3, #2
 800448a:	2b00      	cmp	r3, #0
 800448c:	d0f0      	beq.n	8004470 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800448e:	4b2d      	ldr	r3, [pc, #180]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	691b      	ldr	r3, [r3, #16]
 800449a:	00db      	lsls	r3, r3, #3
 800449c:	4929      	ldr	r1, [pc, #164]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 800449e:	4313      	orrs	r3, r2
 80044a0:	600b      	str	r3, [r1, #0]
 80044a2:	e018      	b.n	80044d6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044a4:	4b27      	ldr	r3, [pc, #156]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a26      	ldr	r2, [pc, #152]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 80044aa:	f023 0301 	bic.w	r3, r3, #1
 80044ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b0:	f7fe fdf2 	bl	8003098 <HAL_GetTick>
 80044b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044b6:	e008      	b.n	80044ca <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044b8:	f7fe fdee 	bl	8003098 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e199      	b.n	80047fe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ca:	4b1e      	ldr	r3, [pc, #120]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d1f0      	bne.n	80044b8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0308 	and.w	r3, r3, #8
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d038      	beq.n	8004554 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	695b      	ldr	r3, [r3, #20]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d019      	beq.n	800451e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044ea:	4b16      	ldr	r3, [pc, #88]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 80044ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044ee:	4a15      	ldr	r2, [pc, #84]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 80044f0:	f043 0301 	orr.w	r3, r3, #1
 80044f4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044f6:	f7fe fdcf 	bl	8003098 <HAL_GetTick>
 80044fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044fc:	e008      	b.n	8004510 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044fe:	f7fe fdcb 	bl	8003098 <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	2b02      	cmp	r3, #2
 800450a:	d901      	bls.n	8004510 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e176      	b.n	80047fe <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004510:	4b0c      	ldr	r3, [pc, #48]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004512:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004514:	f003 0302 	and.w	r3, r3, #2
 8004518:	2b00      	cmp	r3, #0
 800451a:	d0f0      	beq.n	80044fe <HAL_RCC_OscConfig+0x23a>
 800451c:	e01a      	b.n	8004554 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800451e:	4b09      	ldr	r3, [pc, #36]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004520:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004522:	4a08      	ldr	r2, [pc, #32]	@ (8004544 <HAL_RCC_OscConfig+0x280>)
 8004524:	f023 0301 	bic.w	r3, r3, #1
 8004528:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800452a:	f7fe fdb5 	bl	8003098 <HAL_GetTick>
 800452e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004530:	e00a      	b.n	8004548 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004532:	f7fe fdb1 	bl	8003098 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	2b02      	cmp	r3, #2
 800453e:	d903      	bls.n	8004548 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e15c      	b.n	80047fe <HAL_RCC_OscConfig+0x53a>
 8004544:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004548:	4b91      	ldr	r3, [pc, #580]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 800454a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800454c:	f003 0302 	and.w	r3, r3, #2
 8004550:	2b00      	cmp	r3, #0
 8004552:	d1ee      	bne.n	8004532 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0304 	and.w	r3, r3, #4
 800455c:	2b00      	cmp	r3, #0
 800455e:	f000 80a4 	beq.w	80046aa <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004562:	4b8b      	ldr	r3, [pc, #556]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 8004564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004566:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d10d      	bne.n	800458a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800456e:	4b88      	ldr	r3, [pc, #544]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 8004570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004572:	4a87      	ldr	r2, [pc, #540]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 8004574:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004578:	6413      	str	r3, [r2, #64]	@ 0x40
 800457a:	4b85      	ldr	r3, [pc, #532]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 800457c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004582:	60bb      	str	r3, [r7, #8]
 8004584:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004586:	2301      	movs	r3, #1
 8004588:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800458a:	4b82      	ldr	r3, [pc, #520]	@ (8004794 <HAL_RCC_OscConfig+0x4d0>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004592:	2b00      	cmp	r3, #0
 8004594:	d118      	bne.n	80045c8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004596:	4b7f      	ldr	r3, [pc, #508]	@ (8004794 <HAL_RCC_OscConfig+0x4d0>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a7e      	ldr	r2, [pc, #504]	@ (8004794 <HAL_RCC_OscConfig+0x4d0>)
 800459c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045a2:	f7fe fd79 	bl	8003098 <HAL_GetTick>
 80045a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045a8:	e008      	b.n	80045bc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045aa:	f7fe fd75 	bl	8003098 <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	2b64      	cmp	r3, #100	@ 0x64
 80045b6:	d901      	bls.n	80045bc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80045b8:	2303      	movs	r3, #3
 80045ba:	e120      	b.n	80047fe <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045bc:	4b75      	ldr	r3, [pc, #468]	@ (8004794 <HAL_RCC_OscConfig+0x4d0>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d0f0      	beq.n	80045aa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d106      	bne.n	80045de <HAL_RCC_OscConfig+0x31a>
 80045d0:	4b6f      	ldr	r3, [pc, #444]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 80045d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045d4:	4a6e      	ldr	r2, [pc, #440]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 80045d6:	f043 0301 	orr.w	r3, r3, #1
 80045da:	6713      	str	r3, [r2, #112]	@ 0x70
 80045dc:	e02d      	b.n	800463a <HAL_RCC_OscConfig+0x376>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d10c      	bne.n	8004600 <HAL_RCC_OscConfig+0x33c>
 80045e6:	4b6a      	ldr	r3, [pc, #424]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 80045e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ea:	4a69      	ldr	r2, [pc, #420]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 80045ec:	f023 0301 	bic.w	r3, r3, #1
 80045f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80045f2:	4b67      	ldr	r3, [pc, #412]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 80045f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045f6:	4a66      	ldr	r2, [pc, #408]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 80045f8:	f023 0304 	bic.w	r3, r3, #4
 80045fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80045fe:	e01c      	b.n	800463a <HAL_RCC_OscConfig+0x376>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	2b05      	cmp	r3, #5
 8004606:	d10c      	bne.n	8004622 <HAL_RCC_OscConfig+0x35e>
 8004608:	4b61      	ldr	r3, [pc, #388]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 800460a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800460c:	4a60      	ldr	r2, [pc, #384]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 800460e:	f043 0304 	orr.w	r3, r3, #4
 8004612:	6713      	str	r3, [r2, #112]	@ 0x70
 8004614:	4b5e      	ldr	r3, [pc, #376]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 8004616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004618:	4a5d      	ldr	r2, [pc, #372]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 800461a:	f043 0301 	orr.w	r3, r3, #1
 800461e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004620:	e00b      	b.n	800463a <HAL_RCC_OscConfig+0x376>
 8004622:	4b5b      	ldr	r3, [pc, #364]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 8004624:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004626:	4a5a      	ldr	r2, [pc, #360]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 8004628:	f023 0301 	bic.w	r3, r3, #1
 800462c:	6713      	str	r3, [r2, #112]	@ 0x70
 800462e:	4b58      	ldr	r3, [pc, #352]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 8004630:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004632:	4a57      	ldr	r2, [pc, #348]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 8004634:	f023 0304 	bic.w	r3, r3, #4
 8004638:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d015      	beq.n	800466e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004642:	f7fe fd29 	bl	8003098 <HAL_GetTick>
 8004646:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004648:	e00a      	b.n	8004660 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800464a:	f7fe fd25 	bl	8003098 <HAL_GetTick>
 800464e:	4602      	mov	r2, r0
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004658:	4293      	cmp	r3, r2
 800465a:	d901      	bls.n	8004660 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800465c:	2303      	movs	r3, #3
 800465e:	e0ce      	b.n	80047fe <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004660:	4b4b      	ldr	r3, [pc, #300]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 8004662:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004664:	f003 0302 	and.w	r3, r3, #2
 8004668:	2b00      	cmp	r3, #0
 800466a:	d0ee      	beq.n	800464a <HAL_RCC_OscConfig+0x386>
 800466c:	e014      	b.n	8004698 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800466e:	f7fe fd13 	bl	8003098 <HAL_GetTick>
 8004672:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004674:	e00a      	b.n	800468c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004676:	f7fe fd0f 	bl	8003098 <HAL_GetTick>
 800467a:	4602      	mov	r2, r0
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	1ad3      	subs	r3, r2, r3
 8004680:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004684:	4293      	cmp	r3, r2
 8004686:	d901      	bls.n	800468c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004688:	2303      	movs	r3, #3
 800468a:	e0b8      	b.n	80047fe <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800468c:	4b40      	ldr	r3, [pc, #256]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 800468e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004690:	f003 0302 	and.w	r3, r3, #2
 8004694:	2b00      	cmp	r3, #0
 8004696:	d1ee      	bne.n	8004676 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004698:	7dfb      	ldrb	r3, [r7, #23]
 800469a:	2b01      	cmp	r3, #1
 800469c:	d105      	bne.n	80046aa <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800469e:	4b3c      	ldr	r3, [pc, #240]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 80046a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a2:	4a3b      	ldr	r2, [pc, #236]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 80046a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046a8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	699b      	ldr	r3, [r3, #24]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	f000 80a4 	beq.w	80047fc <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046b4:	4b36      	ldr	r3, [pc, #216]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	f003 030c 	and.w	r3, r3, #12
 80046bc:	2b08      	cmp	r3, #8
 80046be:	d06b      	beq.n	8004798 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	699b      	ldr	r3, [r3, #24]
 80046c4:	2b02      	cmp	r3, #2
 80046c6:	d149      	bne.n	800475c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046c8:	4b31      	ldr	r3, [pc, #196]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a30      	ldr	r2, [pc, #192]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 80046ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046d4:	f7fe fce0 	bl	8003098 <HAL_GetTick>
 80046d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046da:	e008      	b.n	80046ee <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046dc:	f7fe fcdc 	bl	8003098 <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d901      	bls.n	80046ee <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e087      	b.n	80047fe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046ee:	4b28      	ldr	r3, [pc, #160]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1f0      	bne.n	80046dc <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	69da      	ldr	r2, [r3, #28]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a1b      	ldr	r3, [r3, #32]
 8004702:	431a      	orrs	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004708:	019b      	lsls	r3, r3, #6
 800470a:	431a      	orrs	r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004710:	085b      	lsrs	r3, r3, #1
 8004712:	3b01      	subs	r3, #1
 8004714:	041b      	lsls	r3, r3, #16
 8004716:	431a      	orrs	r2, r3
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800471c:	061b      	lsls	r3, r3, #24
 800471e:	4313      	orrs	r3, r2
 8004720:	4a1b      	ldr	r2, [pc, #108]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 8004722:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004726:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004728:	4b19      	ldr	r3, [pc, #100]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a18      	ldr	r2, [pc, #96]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 800472e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004732:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004734:	f7fe fcb0 	bl	8003098 <HAL_GetTick>
 8004738:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800473a:	e008      	b.n	800474e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800473c:	f7fe fcac 	bl	8003098 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	2b02      	cmp	r3, #2
 8004748:	d901      	bls.n	800474e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e057      	b.n	80047fe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800474e:	4b10      	ldr	r3, [pc, #64]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d0f0      	beq.n	800473c <HAL_RCC_OscConfig+0x478>
 800475a:	e04f      	b.n	80047fc <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800475c:	4b0c      	ldr	r3, [pc, #48]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a0b      	ldr	r2, [pc, #44]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 8004762:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004766:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004768:	f7fe fc96 	bl	8003098 <HAL_GetTick>
 800476c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800476e:	e008      	b.n	8004782 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004770:	f7fe fc92 	bl	8003098 <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	2b02      	cmp	r3, #2
 800477c:	d901      	bls.n	8004782 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	e03d      	b.n	80047fe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004782:	4b03      	ldr	r3, [pc, #12]	@ (8004790 <HAL_RCC_OscConfig+0x4cc>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d1f0      	bne.n	8004770 <HAL_RCC_OscConfig+0x4ac>
 800478e:	e035      	b.n	80047fc <HAL_RCC_OscConfig+0x538>
 8004790:	40023800 	.word	0x40023800
 8004794:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004798:	4b1b      	ldr	r3, [pc, #108]	@ (8004808 <HAL_RCC_OscConfig+0x544>)
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	699b      	ldr	r3, [r3, #24]
 80047a2:	2b01      	cmp	r3, #1
 80047a4:	d028      	beq.n	80047f8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d121      	bne.n	80047f8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047be:	429a      	cmp	r2, r3
 80047c0:	d11a      	bne.n	80047f8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047c2:	68fa      	ldr	r2, [r7, #12]
 80047c4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80047c8:	4013      	ands	r3, r2
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047ce:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d111      	bne.n	80047f8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047de:	085b      	lsrs	r3, r3, #1
 80047e0:	3b01      	subs	r3, #1
 80047e2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d107      	bne.n	80047f8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d001      	beq.n	80047fc <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e000      	b.n	80047fe <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80047fc:	2300      	movs	r3, #0
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3718      	adds	r7, #24
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	40023800 	.word	0x40023800

0800480c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004816:	2300      	movs	r3, #0
 8004818:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d101      	bne.n	8004824 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e0d0      	b.n	80049c6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004824:	4b6a      	ldr	r3, [pc, #424]	@ (80049d0 <HAL_RCC_ClockConfig+0x1c4>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 030f 	and.w	r3, r3, #15
 800482c:	683a      	ldr	r2, [r7, #0]
 800482e:	429a      	cmp	r2, r3
 8004830:	d910      	bls.n	8004854 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004832:	4b67      	ldr	r3, [pc, #412]	@ (80049d0 <HAL_RCC_ClockConfig+0x1c4>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f023 020f 	bic.w	r2, r3, #15
 800483a:	4965      	ldr	r1, [pc, #404]	@ (80049d0 <HAL_RCC_ClockConfig+0x1c4>)
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	4313      	orrs	r3, r2
 8004840:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004842:	4b63      	ldr	r3, [pc, #396]	@ (80049d0 <HAL_RCC_ClockConfig+0x1c4>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 030f 	and.w	r3, r3, #15
 800484a:	683a      	ldr	r2, [r7, #0]
 800484c:	429a      	cmp	r2, r3
 800484e:	d001      	beq.n	8004854 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e0b8      	b.n	80049c6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0302 	and.w	r3, r3, #2
 800485c:	2b00      	cmp	r3, #0
 800485e:	d020      	beq.n	80048a2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f003 0304 	and.w	r3, r3, #4
 8004868:	2b00      	cmp	r3, #0
 800486a:	d005      	beq.n	8004878 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800486c:	4b59      	ldr	r3, [pc, #356]	@ (80049d4 <HAL_RCC_ClockConfig+0x1c8>)
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	4a58      	ldr	r2, [pc, #352]	@ (80049d4 <HAL_RCC_ClockConfig+0x1c8>)
 8004872:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004876:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0308 	and.w	r3, r3, #8
 8004880:	2b00      	cmp	r3, #0
 8004882:	d005      	beq.n	8004890 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004884:	4b53      	ldr	r3, [pc, #332]	@ (80049d4 <HAL_RCC_ClockConfig+0x1c8>)
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	4a52      	ldr	r2, [pc, #328]	@ (80049d4 <HAL_RCC_ClockConfig+0x1c8>)
 800488a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800488e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004890:	4b50      	ldr	r3, [pc, #320]	@ (80049d4 <HAL_RCC_ClockConfig+0x1c8>)
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	494d      	ldr	r1, [pc, #308]	@ (80049d4 <HAL_RCC_ClockConfig+0x1c8>)
 800489e:	4313      	orrs	r3, r2
 80048a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0301 	and.w	r3, r3, #1
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d040      	beq.n	8004930 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d107      	bne.n	80048c6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048b6:	4b47      	ldr	r3, [pc, #284]	@ (80049d4 <HAL_RCC_ClockConfig+0x1c8>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d115      	bne.n	80048ee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e07f      	b.n	80049c6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	2b02      	cmp	r3, #2
 80048cc:	d107      	bne.n	80048de <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048ce:	4b41      	ldr	r3, [pc, #260]	@ (80049d4 <HAL_RCC_ClockConfig+0x1c8>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d109      	bne.n	80048ee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e073      	b.n	80049c6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048de:	4b3d      	ldr	r3, [pc, #244]	@ (80049d4 <HAL_RCC_ClockConfig+0x1c8>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0302 	and.w	r3, r3, #2
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d101      	bne.n	80048ee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e06b      	b.n	80049c6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048ee:	4b39      	ldr	r3, [pc, #228]	@ (80049d4 <HAL_RCC_ClockConfig+0x1c8>)
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	f023 0203 	bic.w	r2, r3, #3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	4936      	ldr	r1, [pc, #216]	@ (80049d4 <HAL_RCC_ClockConfig+0x1c8>)
 80048fc:	4313      	orrs	r3, r2
 80048fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004900:	f7fe fbca 	bl	8003098 <HAL_GetTick>
 8004904:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004906:	e00a      	b.n	800491e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004908:	f7fe fbc6 	bl	8003098 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004916:	4293      	cmp	r3, r2
 8004918:	d901      	bls.n	800491e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e053      	b.n	80049c6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800491e:	4b2d      	ldr	r3, [pc, #180]	@ (80049d4 <HAL_RCC_ClockConfig+0x1c8>)
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	f003 020c 	and.w	r2, r3, #12
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	429a      	cmp	r2, r3
 800492e:	d1eb      	bne.n	8004908 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004930:	4b27      	ldr	r3, [pc, #156]	@ (80049d0 <HAL_RCC_ClockConfig+0x1c4>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 030f 	and.w	r3, r3, #15
 8004938:	683a      	ldr	r2, [r7, #0]
 800493a:	429a      	cmp	r2, r3
 800493c:	d210      	bcs.n	8004960 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800493e:	4b24      	ldr	r3, [pc, #144]	@ (80049d0 <HAL_RCC_ClockConfig+0x1c4>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f023 020f 	bic.w	r2, r3, #15
 8004946:	4922      	ldr	r1, [pc, #136]	@ (80049d0 <HAL_RCC_ClockConfig+0x1c4>)
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	4313      	orrs	r3, r2
 800494c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800494e:	4b20      	ldr	r3, [pc, #128]	@ (80049d0 <HAL_RCC_ClockConfig+0x1c4>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 030f 	and.w	r3, r3, #15
 8004956:	683a      	ldr	r2, [r7, #0]
 8004958:	429a      	cmp	r2, r3
 800495a:	d001      	beq.n	8004960 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e032      	b.n	80049c6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 0304 	and.w	r3, r3, #4
 8004968:	2b00      	cmp	r3, #0
 800496a:	d008      	beq.n	800497e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800496c:	4b19      	ldr	r3, [pc, #100]	@ (80049d4 <HAL_RCC_ClockConfig+0x1c8>)
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	4916      	ldr	r1, [pc, #88]	@ (80049d4 <HAL_RCC_ClockConfig+0x1c8>)
 800497a:	4313      	orrs	r3, r2
 800497c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 0308 	and.w	r3, r3, #8
 8004986:	2b00      	cmp	r3, #0
 8004988:	d009      	beq.n	800499e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800498a:	4b12      	ldr	r3, [pc, #72]	@ (80049d4 <HAL_RCC_ClockConfig+0x1c8>)
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	00db      	lsls	r3, r3, #3
 8004998:	490e      	ldr	r1, [pc, #56]	@ (80049d4 <HAL_RCC_ClockConfig+0x1c8>)
 800499a:	4313      	orrs	r3, r2
 800499c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800499e:	f000 f821 	bl	80049e4 <HAL_RCC_GetSysClockFreq>
 80049a2:	4602      	mov	r2, r0
 80049a4:	4b0b      	ldr	r3, [pc, #44]	@ (80049d4 <HAL_RCC_ClockConfig+0x1c8>)
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	091b      	lsrs	r3, r3, #4
 80049aa:	f003 030f 	and.w	r3, r3, #15
 80049ae:	490a      	ldr	r1, [pc, #40]	@ (80049d8 <HAL_RCC_ClockConfig+0x1cc>)
 80049b0:	5ccb      	ldrb	r3, [r1, r3]
 80049b2:	fa22 f303 	lsr.w	r3, r2, r3
 80049b6:	4a09      	ldr	r2, [pc, #36]	@ (80049dc <HAL_RCC_ClockConfig+0x1d0>)
 80049b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80049ba:	4b09      	ldr	r3, [pc, #36]	@ (80049e0 <HAL_RCC_ClockConfig+0x1d4>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4618      	mov	r0, r3
 80049c0:	f7fe fb26 	bl	8003010 <HAL_InitTick>

  return HAL_OK;
 80049c4:	2300      	movs	r3, #0
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3710      	adds	r7, #16
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}
 80049ce:	bf00      	nop
 80049d0:	40023c00 	.word	0x40023c00
 80049d4:	40023800 	.word	0x40023800
 80049d8:	08009274 	.word	0x08009274
 80049dc:	2000005c 	.word	0x2000005c
 80049e0:	20000060 	.word	0x20000060

080049e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049e8:	b094      	sub	sp, #80	@ 0x50
 80049ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80049ec:	2300      	movs	r3, #0
 80049ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80049f0:	2300      	movs	r3, #0
 80049f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049f4:	2300      	movs	r3, #0
 80049f6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80049f8:	2300      	movs	r3, #0
 80049fa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049fc:	4b79      	ldr	r3, [pc, #484]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x200>)
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f003 030c 	and.w	r3, r3, #12
 8004a04:	2b08      	cmp	r3, #8
 8004a06:	d00d      	beq.n	8004a24 <HAL_RCC_GetSysClockFreq+0x40>
 8004a08:	2b08      	cmp	r3, #8
 8004a0a:	f200 80e1 	bhi.w	8004bd0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d002      	beq.n	8004a18 <HAL_RCC_GetSysClockFreq+0x34>
 8004a12:	2b04      	cmp	r3, #4
 8004a14:	d003      	beq.n	8004a1e <HAL_RCC_GetSysClockFreq+0x3a>
 8004a16:	e0db      	b.n	8004bd0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a18:	4b73      	ldr	r3, [pc, #460]	@ (8004be8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a1a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a1c:	e0db      	b.n	8004bd6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a1e:	4b73      	ldr	r3, [pc, #460]	@ (8004bec <HAL_RCC_GetSysClockFreq+0x208>)
 8004a20:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a22:	e0d8      	b.n	8004bd6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a24:	4b6f      	ldr	r3, [pc, #444]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a2c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004a2e:	4b6d      	ldr	r3, [pc, #436]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d063      	beq.n	8004b02 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a3a:	4b6a      	ldr	r3, [pc, #424]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	099b      	lsrs	r3, r3, #6
 8004a40:	2200      	movs	r2, #0
 8004a42:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a44:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a4e:	2300      	movs	r3, #0
 8004a50:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a52:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004a56:	4622      	mov	r2, r4
 8004a58:	462b      	mov	r3, r5
 8004a5a:	f04f 0000 	mov.w	r0, #0
 8004a5e:	f04f 0100 	mov.w	r1, #0
 8004a62:	0159      	lsls	r1, r3, #5
 8004a64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a68:	0150      	lsls	r0, r2, #5
 8004a6a:	4602      	mov	r2, r0
 8004a6c:	460b      	mov	r3, r1
 8004a6e:	4621      	mov	r1, r4
 8004a70:	1a51      	subs	r1, r2, r1
 8004a72:	6139      	str	r1, [r7, #16]
 8004a74:	4629      	mov	r1, r5
 8004a76:	eb63 0301 	sbc.w	r3, r3, r1
 8004a7a:	617b      	str	r3, [r7, #20]
 8004a7c:	f04f 0200 	mov.w	r2, #0
 8004a80:	f04f 0300 	mov.w	r3, #0
 8004a84:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a88:	4659      	mov	r1, fp
 8004a8a:	018b      	lsls	r3, r1, #6
 8004a8c:	4651      	mov	r1, sl
 8004a8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004a92:	4651      	mov	r1, sl
 8004a94:	018a      	lsls	r2, r1, #6
 8004a96:	4651      	mov	r1, sl
 8004a98:	ebb2 0801 	subs.w	r8, r2, r1
 8004a9c:	4659      	mov	r1, fp
 8004a9e:	eb63 0901 	sbc.w	r9, r3, r1
 8004aa2:	f04f 0200 	mov.w	r2, #0
 8004aa6:	f04f 0300 	mov.w	r3, #0
 8004aaa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004aae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ab2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ab6:	4690      	mov	r8, r2
 8004ab8:	4699      	mov	r9, r3
 8004aba:	4623      	mov	r3, r4
 8004abc:	eb18 0303 	adds.w	r3, r8, r3
 8004ac0:	60bb      	str	r3, [r7, #8]
 8004ac2:	462b      	mov	r3, r5
 8004ac4:	eb49 0303 	adc.w	r3, r9, r3
 8004ac8:	60fb      	str	r3, [r7, #12]
 8004aca:	f04f 0200 	mov.w	r2, #0
 8004ace:	f04f 0300 	mov.w	r3, #0
 8004ad2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004ad6:	4629      	mov	r1, r5
 8004ad8:	024b      	lsls	r3, r1, #9
 8004ada:	4621      	mov	r1, r4
 8004adc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ae0:	4621      	mov	r1, r4
 8004ae2:	024a      	lsls	r2, r1, #9
 8004ae4:	4610      	mov	r0, r2
 8004ae6:	4619      	mov	r1, r3
 8004ae8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004aea:	2200      	movs	r2, #0
 8004aec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004aee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004af0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004af4:	f7fc f8ca 	bl	8000c8c <__aeabi_uldivmod>
 8004af8:	4602      	mov	r2, r0
 8004afa:	460b      	mov	r3, r1
 8004afc:	4613      	mov	r3, r2
 8004afe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b00:	e058      	b.n	8004bb4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b02:	4b38      	ldr	r3, [pc, #224]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	099b      	lsrs	r3, r3, #6
 8004b08:	2200      	movs	r2, #0
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	4611      	mov	r1, r2
 8004b0e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004b12:	623b      	str	r3, [r7, #32]
 8004b14:	2300      	movs	r3, #0
 8004b16:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b18:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004b1c:	4642      	mov	r2, r8
 8004b1e:	464b      	mov	r3, r9
 8004b20:	f04f 0000 	mov.w	r0, #0
 8004b24:	f04f 0100 	mov.w	r1, #0
 8004b28:	0159      	lsls	r1, r3, #5
 8004b2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b2e:	0150      	lsls	r0, r2, #5
 8004b30:	4602      	mov	r2, r0
 8004b32:	460b      	mov	r3, r1
 8004b34:	4641      	mov	r1, r8
 8004b36:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b3a:	4649      	mov	r1, r9
 8004b3c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b40:	f04f 0200 	mov.w	r2, #0
 8004b44:	f04f 0300 	mov.w	r3, #0
 8004b48:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004b4c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004b50:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004b54:	ebb2 040a 	subs.w	r4, r2, sl
 8004b58:	eb63 050b 	sbc.w	r5, r3, fp
 8004b5c:	f04f 0200 	mov.w	r2, #0
 8004b60:	f04f 0300 	mov.w	r3, #0
 8004b64:	00eb      	lsls	r3, r5, #3
 8004b66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b6a:	00e2      	lsls	r2, r4, #3
 8004b6c:	4614      	mov	r4, r2
 8004b6e:	461d      	mov	r5, r3
 8004b70:	4643      	mov	r3, r8
 8004b72:	18e3      	adds	r3, r4, r3
 8004b74:	603b      	str	r3, [r7, #0]
 8004b76:	464b      	mov	r3, r9
 8004b78:	eb45 0303 	adc.w	r3, r5, r3
 8004b7c:	607b      	str	r3, [r7, #4]
 8004b7e:	f04f 0200 	mov.w	r2, #0
 8004b82:	f04f 0300 	mov.w	r3, #0
 8004b86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004b8a:	4629      	mov	r1, r5
 8004b8c:	028b      	lsls	r3, r1, #10
 8004b8e:	4621      	mov	r1, r4
 8004b90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b94:	4621      	mov	r1, r4
 8004b96:	028a      	lsls	r2, r1, #10
 8004b98:	4610      	mov	r0, r2
 8004b9a:	4619      	mov	r1, r3
 8004b9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	61bb      	str	r3, [r7, #24]
 8004ba2:	61fa      	str	r2, [r7, #28]
 8004ba4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ba8:	f7fc f870 	bl	8000c8c <__aeabi_uldivmod>
 8004bac:	4602      	mov	r2, r0
 8004bae:	460b      	mov	r3, r1
 8004bb0:	4613      	mov	r3, r2
 8004bb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8004be4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	0c1b      	lsrs	r3, r3, #16
 8004bba:	f003 0303 	and.w	r3, r3, #3
 8004bbe:	3301      	adds	r3, #1
 8004bc0:	005b      	lsls	r3, r3, #1
 8004bc2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004bc4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004bc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bcc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bce:	e002      	b.n	8004bd6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004bd0:	4b05      	ldr	r3, [pc, #20]	@ (8004be8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004bd2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3750      	adds	r7, #80	@ 0x50
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004be2:	bf00      	nop
 8004be4:	40023800 	.word	0x40023800
 8004be8:	00f42400 	.word	0x00f42400
 8004bec:	007a1200 	.word	0x007a1200

08004bf0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bf4:	4b03      	ldr	r3, [pc, #12]	@ (8004c04 <HAL_RCC_GetHCLKFreq+0x14>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop
 8004c04:	2000005c 	.word	0x2000005c

08004c08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c0c:	f7ff fff0 	bl	8004bf0 <HAL_RCC_GetHCLKFreq>
 8004c10:	4602      	mov	r2, r0
 8004c12:	4b05      	ldr	r3, [pc, #20]	@ (8004c28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	0a9b      	lsrs	r3, r3, #10
 8004c18:	f003 0307 	and.w	r3, r3, #7
 8004c1c:	4903      	ldr	r1, [pc, #12]	@ (8004c2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c1e:	5ccb      	ldrb	r3, [r1, r3]
 8004c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	40023800 	.word	0x40023800
 8004c2c:	08009284 	.word	0x08009284

08004c30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c34:	f7ff ffdc 	bl	8004bf0 <HAL_RCC_GetHCLKFreq>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	4b05      	ldr	r3, [pc, #20]	@ (8004c50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	0b5b      	lsrs	r3, r3, #13
 8004c40:	f003 0307 	and.w	r3, r3, #7
 8004c44:	4903      	ldr	r1, [pc, #12]	@ (8004c54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c46:	5ccb      	ldrb	r3, [r1, r3]
 8004c48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	40023800 	.word	0x40023800
 8004c54:	08009284 	.word	0x08009284

08004c58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b088      	sub	sp, #32
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004c60:	2300      	movs	r3, #0
 8004c62:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004c64:	2300      	movs	r3, #0
 8004c66:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004c70:	2300      	movs	r3, #0
 8004c72:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0301 	and.w	r3, r3, #1
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d012      	beq.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004c80:	4b69      	ldr	r3, [pc, #420]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	4a68      	ldr	r2, [pc, #416]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c86:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004c8a:	6093      	str	r3, [r2, #8]
 8004c8c:	4b66      	ldr	r3, [pc, #408]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c8e:	689a      	ldr	r2, [r3, #8]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c94:	4964      	ldr	r1, [pc, #400]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c96:	4313      	orrs	r3, r2
 8004c98:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d101      	bne.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d017      	beq.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004cb2:	4b5d      	ldr	r3, [pc, #372]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cb8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cc0:	4959      	ldr	r1, [pc, #356]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ccc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004cd0:	d101      	bne.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d101      	bne.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d017      	beq.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004cee:	4b4e      	ldr	r3, [pc, #312]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cf4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cfc:	494a      	ldr	r1, [pc, #296]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d0c:	d101      	bne.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d101      	bne.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d001      	beq.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 0320 	and.w	r3, r3, #32
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	f000 808b 	beq.w	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d3c:	4b3a      	ldr	r3, [pc, #232]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d40:	4a39      	ldr	r2, [pc, #228]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d46:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d48:	4b37      	ldr	r3, [pc, #220]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d50:	60bb      	str	r3, [r7, #8]
 8004d52:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004d54:	4b35      	ldr	r3, [pc, #212]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a34      	ldr	r2, [pc, #208]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d5e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d60:	f7fe f99a 	bl	8003098 <HAL_GetTick>
 8004d64:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004d66:	e008      	b.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d68:	f7fe f996 	bl	8003098 <HAL_GetTick>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	1ad3      	subs	r3, r2, r3
 8004d72:	2b64      	cmp	r3, #100	@ 0x64
 8004d74:	d901      	bls.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004d76:	2303      	movs	r3, #3
 8004d78:	e357      	b.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004d7a:	4b2c      	ldr	r3, [pc, #176]	@ (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d0f0      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d86:	4b28      	ldr	r3, [pc, #160]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d8e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d035      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d9e:	693a      	ldr	r2, [r7, #16]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d02e      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004da4:	4b20      	ldr	r3, [pc, #128]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004da6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004da8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dac:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004dae:	4b1e      	ldr	r3, [pc, #120]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004db0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004db2:	4a1d      	ldr	r2, [pc, #116]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004db4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004db8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004dba:	4b1b      	ldr	r3, [pc, #108]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dbe:	4a1a      	ldr	r2, [pc, #104]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dc4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004dc6:	4a18      	ldr	r2, [pc, #96]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004dcc:	4b16      	ldr	r3, [pc, #88]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dd0:	f003 0301 	and.w	r3, r3, #1
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d114      	bne.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dd8:	f7fe f95e 	bl	8003098 <HAL_GetTick>
 8004ddc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dde:	e00a      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004de0:	f7fe f95a 	bl	8003098 <HAL_GetTick>
 8004de4:	4602      	mov	r2, r0
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d901      	bls.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004df2:	2303      	movs	r3, #3
 8004df4:	e319      	b.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004df6:	4b0c      	ldr	r3, [pc, #48]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004df8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dfa:	f003 0302 	and.w	r3, r3, #2
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d0ee      	beq.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e0e:	d111      	bne.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004e10:	4b05      	ldr	r3, [pc, #20]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004e1c:	4b04      	ldr	r3, [pc, #16]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004e1e:	400b      	ands	r3, r1
 8004e20:	4901      	ldr	r1, [pc, #4]	@ (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e22:	4313      	orrs	r3, r2
 8004e24:	608b      	str	r3, [r1, #8]
 8004e26:	e00b      	b.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004e28:	40023800 	.word	0x40023800
 8004e2c:	40007000 	.word	0x40007000
 8004e30:	0ffffcff 	.word	0x0ffffcff
 8004e34:	4baa      	ldr	r3, [pc, #680]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	4aa9      	ldr	r2, [pc, #676]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e3a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004e3e:	6093      	str	r3, [r2, #8]
 8004e40:	4ba7      	ldr	r3, [pc, #668]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e42:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e4c:	49a4      	ldr	r1, [pc, #656]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0310 	and.w	r3, r3, #16
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d010      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e5e:	4ba0      	ldr	r3, [pc, #640]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e60:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e64:	4a9e      	ldr	r2, [pc, #632]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e6a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004e6e:	4b9c      	ldr	r3, [pc, #624]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e70:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e78:	4999      	ldr	r1, [pc, #612]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d00a      	beq.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e8c:	4b94      	ldr	r3, [pc, #592]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e92:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e9a:	4991      	ldr	r1, [pc, #580]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d00a      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004eae:	4b8c      	ldr	r3, [pc, #560]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eb4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ebc:	4988      	ldr	r1, [pc, #544]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00a      	beq.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004ed0:	4b83      	ldr	r3, [pc, #524]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ed6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ede:	4980      	ldr	r1, [pc, #512]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00a      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004ef2:	4b7b      	ldr	r3, [pc, #492]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ef8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f00:	4977      	ldr	r1, [pc, #476]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d00a      	beq.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f14:	4b72      	ldr	r3, [pc, #456]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f1a:	f023 0203 	bic.w	r2, r3, #3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f22:	496f      	ldr	r1, [pc, #444]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d00a      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f36:	4b6a      	ldr	r3, [pc, #424]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f3c:	f023 020c 	bic.w	r2, r3, #12
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f44:	4966      	ldr	r1, [pc, #408]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d00a      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f58:	4b61      	ldr	r3, [pc, #388]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f5e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f66:	495e      	ldr	r1, [pc, #376]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d00a      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f7a:	4b59      	ldr	r3, [pc, #356]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f80:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f88:	4955      	ldr	r1, [pc, #340]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d00a      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004f9c:	4b50      	ldr	r3, [pc, #320]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fa2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004faa:	494d      	ldr	r1, [pc, #308]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00a      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004fbe:	4b48      	ldr	r3, [pc, #288]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fc4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fcc:	4944      	ldr	r1, [pc, #272]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00a      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004fe0:	4b3f      	ldr	r3, [pc, #252]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fe6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fee:	493c      	ldr	r1, [pc, #240]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00a      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005002:	4b37      	ldr	r3, [pc, #220]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005004:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005008:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005010:	4933      	ldr	r1, [pc, #204]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005012:	4313      	orrs	r3, r2
 8005014:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005020:	2b00      	cmp	r3, #0
 8005022:	d00a      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005024:	4b2e      	ldr	r3, [pc, #184]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800502a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005032:	492b      	ldr	r1, [pc, #172]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005034:	4313      	orrs	r3, r2
 8005036:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005042:	2b00      	cmp	r3, #0
 8005044:	d011      	beq.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005046:	4b26      	ldr	r3, [pc, #152]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005048:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800504c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005054:	4922      	ldr	r1, [pc, #136]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005056:	4313      	orrs	r3, r2
 8005058:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005060:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005064:	d101      	bne.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005066:	2301      	movs	r3, #1
 8005068:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f003 0308 	and.w	r3, r3, #8
 8005072:	2b00      	cmp	r3, #0
 8005074:	d001      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005076:	2301      	movs	r3, #1
 8005078:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d00a      	beq.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005086:	4b16      	ldr	r3, [pc, #88]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005088:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800508c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005094:	4912      	ldr	r1, [pc, #72]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005096:	4313      	orrs	r3, r2
 8005098:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d00b      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80050a8:	4b0d      	ldr	r3, [pc, #52]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ae:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050b8:	4909      	ldr	r1, [pc, #36]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050ba:	4313      	orrs	r3, r2
 80050bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d006      	beq.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	f000 80d9 	beq.w	8005286 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80050d4:	4b02      	ldr	r3, [pc, #8]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a01      	ldr	r2, [pc, #4]	@ (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80050de:	e001      	b.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80050e0:	40023800 	.word	0x40023800
 80050e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050e6:	f7fd ffd7 	bl	8003098 <HAL_GetTick>
 80050ea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80050ec:	e008      	b.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80050ee:	f7fd ffd3 	bl	8003098 <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	2b64      	cmp	r3, #100	@ 0x64
 80050fa:	d901      	bls.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050fc:	2303      	movs	r3, #3
 80050fe:	e194      	b.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005100:	4b6c      	ldr	r3, [pc, #432]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1f0      	bne.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0301 	and.w	r3, r3, #1
 8005114:	2b00      	cmp	r3, #0
 8005116:	d021      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800511c:	2b00      	cmp	r3, #0
 800511e:	d11d      	bne.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005120:	4b64      	ldr	r3, [pc, #400]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005122:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005126:	0c1b      	lsrs	r3, r3, #16
 8005128:	f003 0303 	and.w	r3, r3, #3
 800512c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800512e:	4b61      	ldr	r3, [pc, #388]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005130:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005134:	0e1b      	lsrs	r3, r3, #24
 8005136:	f003 030f 	and.w	r3, r3, #15
 800513a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	019a      	lsls	r2, r3, #6
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	041b      	lsls	r3, r3, #16
 8005146:	431a      	orrs	r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	061b      	lsls	r3, r3, #24
 800514c:	431a      	orrs	r2, r3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	071b      	lsls	r3, r3, #28
 8005154:	4957      	ldr	r1, [pc, #348]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005156:	4313      	orrs	r3, r2
 8005158:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005164:	2b00      	cmp	r3, #0
 8005166:	d004      	beq.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800516c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005170:	d00a      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800517a:	2b00      	cmp	r3, #0
 800517c:	d02e      	beq.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005182:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005186:	d129      	bne.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005188:	4b4a      	ldr	r3, [pc, #296]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800518a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800518e:	0c1b      	lsrs	r3, r3, #16
 8005190:	f003 0303 	and.w	r3, r3, #3
 8005194:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005196:	4b47      	ldr	r3, [pc, #284]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005198:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800519c:	0f1b      	lsrs	r3, r3, #28
 800519e:	f003 0307 	and.w	r3, r3, #7
 80051a2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	019a      	lsls	r2, r3, #6
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	041b      	lsls	r3, r3, #16
 80051ae:	431a      	orrs	r2, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	061b      	lsls	r3, r3, #24
 80051b6:	431a      	orrs	r2, r3
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	071b      	lsls	r3, r3, #28
 80051bc:	493d      	ldr	r1, [pc, #244]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051be:	4313      	orrs	r3, r2
 80051c0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80051c4:	4b3b      	ldr	r3, [pc, #236]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80051ca:	f023 021f 	bic.w	r2, r3, #31
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d2:	3b01      	subs	r3, #1
 80051d4:	4937      	ldr	r1, [pc, #220]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051d6:	4313      	orrs	r3, r2
 80051d8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d01d      	beq.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80051e8:	4b32      	ldr	r3, [pc, #200]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051ee:	0e1b      	lsrs	r3, r3, #24
 80051f0:	f003 030f 	and.w	r3, r3, #15
 80051f4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80051f6:	4b2f      	ldr	r3, [pc, #188]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051fc:	0f1b      	lsrs	r3, r3, #28
 80051fe:	f003 0307 	and.w	r3, r3, #7
 8005202:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	019a      	lsls	r2, r3, #6
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	691b      	ldr	r3, [r3, #16]
 800520e:	041b      	lsls	r3, r3, #16
 8005210:	431a      	orrs	r2, r3
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	061b      	lsls	r3, r3, #24
 8005216:	431a      	orrs	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	071b      	lsls	r3, r3, #28
 800521c:	4925      	ldr	r1, [pc, #148]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800521e:	4313      	orrs	r3, r2
 8005220:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800522c:	2b00      	cmp	r3, #0
 800522e:	d011      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	019a      	lsls	r2, r3, #6
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	041b      	lsls	r3, r3, #16
 800523c:	431a      	orrs	r2, r3
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	68db      	ldr	r3, [r3, #12]
 8005242:	061b      	lsls	r3, r3, #24
 8005244:	431a      	orrs	r2, r3
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	071b      	lsls	r3, r3, #28
 800524c:	4919      	ldr	r1, [pc, #100]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800524e:	4313      	orrs	r3, r2
 8005250:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005254:	4b17      	ldr	r3, [pc, #92]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a16      	ldr	r2, [pc, #88]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800525a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800525e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005260:	f7fd ff1a 	bl	8003098 <HAL_GetTick>
 8005264:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005266:	e008      	b.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005268:	f7fd ff16 	bl	8003098 <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	2b64      	cmp	r3, #100	@ 0x64
 8005274:	d901      	bls.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e0d7      	b.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800527a:	4b0e      	ldr	r3, [pc, #56]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005282:	2b00      	cmp	r3, #0
 8005284:	d0f0      	beq.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	2b01      	cmp	r3, #1
 800528a:	f040 80cd 	bne.w	8005428 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800528e:	4b09      	ldr	r3, [pc, #36]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a08      	ldr	r2, [pc, #32]	@ (80052b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005294:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005298:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800529a:	f7fd fefd 	bl	8003098 <HAL_GetTick>
 800529e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052a0:	e00a      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80052a2:	f7fd fef9 	bl	8003098 <HAL_GetTick>
 80052a6:	4602      	mov	r2, r0
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	1ad3      	subs	r3, r2, r3
 80052ac:	2b64      	cmp	r3, #100	@ 0x64
 80052ae:	d903      	bls.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052b0:	2303      	movs	r3, #3
 80052b2:	e0ba      	b.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80052b4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052b8:	4b5e      	ldr	r3, [pc, #376]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80052c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052c4:	d0ed      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d003      	beq.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x682>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d009      	beq.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d02e      	beq.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d12a      	bne.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80052ee:	4b51      	ldr	r3, [pc, #324]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80052f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052f4:	0c1b      	lsrs	r3, r3, #16
 80052f6:	f003 0303 	and.w	r3, r3, #3
 80052fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80052fc:	4b4d      	ldr	r3, [pc, #308]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80052fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005302:	0f1b      	lsrs	r3, r3, #28
 8005304:	f003 0307 	and.w	r3, r3, #7
 8005308:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	695b      	ldr	r3, [r3, #20]
 800530e:	019a      	lsls	r2, r3, #6
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	041b      	lsls	r3, r3, #16
 8005314:	431a      	orrs	r2, r3
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	699b      	ldr	r3, [r3, #24]
 800531a:	061b      	lsls	r3, r3, #24
 800531c:	431a      	orrs	r2, r3
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	071b      	lsls	r3, r3, #28
 8005322:	4944      	ldr	r1, [pc, #272]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005324:	4313      	orrs	r3, r2
 8005326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800532a:	4b42      	ldr	r3, [pc, #264]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800532c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005330:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005338:	3b01      	subs	r3, #1
 800533a:	021b      	lsls	r3, r3, #8
 800533c:	493d      	ldr	r1, [pc, #244]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800533e:	4313      	orrs	r3, r2
 8005340:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800534c:	2b00      	cmp	r3, #0
 800534e:	d022      	beq.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005354:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005358:	d11d      	bne.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800535a:	4b36      	ldr	r3, [pc, #216]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800535c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005360:	0e1b      	lsrs	r3, r3, #24
 8005362:	f003 030f 	and.w	r3, r3, #15
 8005366:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005368:	4b32      	ldr	r3, [pc, #200]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800536a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800536e:	0f1b      	lsrs	r3, r3, #28
 8005370:	f003 0307 	and.w	r3, r3, #7
 8005374:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	695b      	ldr	r3, [r3, #20]
 800537a:	019a      	lsls	r2, r3, #6
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a1b      	ldr	r3, [r3, #32]
 8005380:	041b      	lsls	r3, r3, #16
 8005382:	431a      	orrs	r2, r3
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	061b      	lsls	r3, r3, #24
 8005388:	431a      	orrs	r2, r3
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	071b      	lsls	r3, r3, #28
 800538e:	4929      	ldr	r1, [pc, #164]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005390:	4313      	orrs	r3, r2
 8005392:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0308 	and.w	r3, r3, #8
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d028      	beq.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80053a2:	4b24      	ldr	r3, [pc, #144]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80053a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053a8:	0e1b      	lsrs	r3, r3, #24
 80053aa:	f003 030f 	and.w	r3, r3, #15
 80053ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80053b0:	4b20      	ldr	r3, [pc, #128]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80053b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053b6:	0c1b      	lsrs	r3, r3, #16
 80053b8:	f003 0303 	and.w	r3, r3, #3
 80053bc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	695b      	ldr	r3, [r3, #20]
 80053c2:	019a      	lsls	r2, r3, #6
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	041b      	lsls	r3, r3, #16
 80053c8:	431a      	orrs	r2, r3
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	061b      	lsls	r3, r3, #24
 80053ce:	431a      	orrs	r2, r3
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	69db      	ldr	r3, [r3, #28]
 80053d4:	071b      	lsls	r3, r3, #28
 80053d6:	4917      	ldr	r1, [pc, #92]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80053d8:	4313      	orrs	r3, r2
 80053da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80053de:	4b15      	ldr	r3, [pc, #84]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80053e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ec:	4911      	ldr	r1, [pc, #68]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80053ee:	4313      	orrs	r3, r2
 80053f0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80053f4:	4b0f      	ldr	r3, [pc, #60]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a0e      	ldr	r2, [pc, #56]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80053fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005400:	f7fd fe4a 	bl	8003098 <HAL_GetTick>
 8005404:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005406:	e008      	b.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005408:	f7fd fe46 	bl	8003098 <HAL_GetTick>
 800540c:	4602      	mov	r2, r0
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	1ad3      	subs	r3, r2, r3
 8005412:	2b64      	cmp	r3, #100	@ 0x64
 8005414:	d901      	bls.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005416:	2303      	movs	r3, #3
 8005418:	e007      	b.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800541a:	4b06      	ldr	r3, [pc, #24]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005422:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005426:	d1ef      	bne.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005428:	2300      	movs	r3, #0
}
 800542a:	4618      	mov	r0, r3
 800542c:	3720      	adds	r7, #32
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
 8005432:	bf00      	nop
 8005434:	40023800 	.word	0x40023800

08005438 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b084      	sub	sp, #16
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d101      	bne.n	800544a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	e09d      	b.n	8005586 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800544e:	2b00      	cmp	r3, #0
 8005450:	d108      	bne.n	8005464 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800545a:	d009      	beq.n	8005470 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	61da      	str	r2, [r3, #28]
 8005462:	e005      	b.n	8005470 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2200      	movs	r2, #0
 8005468:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800547c:	b2db      	uxtb	r3, r3
 800547e:	2b00      	cmp	r3, #0
 8005480:	d106      	bne.n	8005490 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f7fd fad6 	bl	8002a3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2202      	movs	r2, #2
 8005494:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054a6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80054b0:	d902      	bls.n	80054b8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80054b2:	2300      	movs	r3, #0
 80054b4:	60fb      	str	r3, [r7, #12]
 80054b6:	e002      	b.n	80054be <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80054b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80054bc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80054c6:	d007      	beq.n	80054d8 <HAL_SPI_Init+0xa0>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80054d0:	d002      	beq.n	80054d8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80054e8:	431a      	orrs	r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	691b      	ldr	r3, [r3, #16]
 80054ee:	f003 0302 	and.w	r3, r3, #2
 80054f2:	431a      	orrs	r2, r3
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	695b      	ldr	r3, [r3, #20]
 80054f8:	f003 0301 	and.w	r3, r3, #1
 80054fc:	431a      	orrs	r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	699b      	ldr	r3, [r3, #24]
 8005502:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005506:	431a      	orrs	r2, r3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	69db      	ldr	r3, [r3, #28]
 800550c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005510:	431a      	orrs	r2, r3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6a1b      	ldr	r3, [r3, #32]
 8005516:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800551a:	ea42 0103 	orr.w	r1, r2, r3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005522:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	430a      	orrs	r2, r1
 800552c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	699b      	ldr	r3, [r3, #24]
 8005532:	0c1b      	lsrs	r3, r3, #16
 8005534:	f003 0204 	and.w	r2, r3, #4
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800553c:	f003 0310 	and.w	r3, r3, #16
 8005540:	431a      	orrs	r2, r3
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005546:	f003 0308 	and.w	r3, r3, #8
 800554a:	431a      	orrs	r2, r3
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005554:	ea42 0103 	orr.w	r1, r2, r3
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	430a      	orrs	r2, r1
 8005564:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	69da      	ldr	r2, [r3, #28]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005574:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005584:	2300      	movs	r3, #0
}
 8005586:	4618      	mov	r0, r3
 8005588:	3710      	adds	r7, #16
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}

0800558e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800558e:	b580      	push	{r7, lr}
 8005590:	b088      	sub	sp, #32
 8005592:	af00      	add	r7, sp, #0
 8005594:	60f8      	str	r0, [r7, #12]
 8005596:	60b9      	str	r1, [r7, #8]
 8005598:	603b      	str	r3, [r7, #0]
 800559a:	4613      	mov	r3, r2
 800559c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800559e:	2300      	movs	r3, #0
 80055a0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d101      	bne.n	80055b0 <HAL_SPI_Transmit+0x22>
 80055ac:	2302      	movs	r3, #2
 80055ae:	e15f      	b.n	8005870 <HAL_SPI_Transmit+0x2e2>
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055b8:	f7fd fd6e 	bl	8003098 <HAL_GetTick>
 80055bc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80055be:	88fb      	ldrh	r3, [r7, #6]
 80055c0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d002      	beq.n	80055d4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80055ce:	2302      	movs	r3, #2
 80055d0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80055d2:	e148      	b.n	8005866 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d002      	beq.n	80055e0 <HAL_SPI_Transmit+0x52>
 80055da:	88fb      	ldrh	r3, [r7, #6]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d102      	bne.n	80055e6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80055e0:	2301      	movs	r3, #1
 80055e2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80055e4:	e13f      	b.n	8005866 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2203      	movs	r2, #3
 80055ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2200      	movs	r2, #0
 80055f2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	68ba      	ldr	r2, [r7, #8]
 80055f8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	88fa      	ldrh	r2, [r7, #6]
 80055fe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	88fa      	ldrh	r2, [r7, #6]
 8005604:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2200      	movs	r2, #0
 8005610:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2200      	movs	r2, #0
 8005618:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2200      	movs	r2, #0
 8005620:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2200      	movs	r2, #0
 8005626:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005630:	d10f      	bne.n	8005652 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005640:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005650:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800565c:	2b40      	cmp	r3, #64	@ 0x40
 800565e:	d007      	beq.n	8005670 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800566e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005678:	d94f      	bls.n	800571a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d002      	beq.n	8005688 <HAL_SPI_Transmit+0xfa>
 8005682:	8afb      	ldrh	r3, [r7, #22]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d142      	bne.n	800570e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800568c:	881a      	ldrh	r2, [r3, #0]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005698:	1c9a      	adds	r2, r3, #2
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	3b01      	subs	r3, #1
 80056a6:	b29a      	uxth	r2, r3
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80056ac:	e02f      	b.n	800570e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	f003 0302 	and.w	r3, r3, #2
 80056b8:	2b02      	cmp	r3, #2
 80056ba:	d112      	bne.n	80056e2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c0:	881a      	ldrh	r2, [r3, #0]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056cc:	1c9a      	adds	r2, r3, #2
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056d6:	b29b      	uxth	r3, r3
 80056d8:	3b01      	subs	r3, #1
 80056da:	b29a      	uxth	r2, r3
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80056e0:	e015      	b.n	800570e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056e2:	f7fd fcd9 	bl	8003098 <HAL_GetTick>
 80056e6:	4602      	mov	r2, r0
 80056e8:	69bb      	ldr	r3, [r7, #24]
 80056ea:	1ad3      	subs	r3, r2, r3
 80056ec:	683a      	ldr	r2, [r7, #0]
 80056ee:	429a      	cmp	r2, r3
 80056f0:	d803      	bhi.n	80056fa <HAL_SPI_Transmit+0x16c>
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056f8:	d102      	bne.n	8005700 <HAL_SPI_Transmit+0x172>
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d106      	bne.n	800570e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8005700:	2303      	movs	r3, #3
 8005702:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800570c:	e0ab      	b.n	8005866 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005712:	b29b      	uxth	r3, r3
 8005714:	2b00      	cmp	r3, #0
 8005716:	d1ca      	bne.n	80056ae <HAL_SPI_Transmit+0x120>
 8005718:	e080      	b.n	800581c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d002      	beq.n	8005728 <HAL_SPI_Transmit+0x19a>
 8005722:	8afb      	ldrh	r3, [r7, #22]
 8005724:	2b01      	cmp	r3, #1
 8005726:	d174      	bne.n	8005812 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800572c:	b29b      	uxth	r3, r3
 800572e:	2b01      	cmp	r3, #1
 8005730:	d912      	bls.n	8005758 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005736:	881a      	ldrh	r2, [r3, #0]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005742:	1c9a      	adds	r2, r3, #2
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800574c:	b29b      	uxth	r3, r3
 800574e:	3b02      	subs	r3, #2
 8005750:	b29a      	uxth	r2, r3
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005756:	e05c      	b.n	8005812 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	330c      	adds	r3, #12
 8005762:	7812      	ldrb	r2, [r2, #0]
 8005764:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800576a:	1c5a      	adds	r2, r3, #1
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005774:	b29b      	uxth	r3, r3
 8005776:	3b01      	subs	r3, #1
 8005778:	b29a      	uxth	r2, r3
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800577e:	e048      	b.n	8005812 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	f003 0302 	and.w	r3, r3, #2
 800578a:	2b02      	cmp	r3, #2
 800578c:	d12b      	bne.n	80057e6 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005792:	b29b      	uxth	r3, r3
 8005794:	2b01      	cmp	r3, #1
 8005796:	d912      	bls.n	80057be <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800579c:	881a      	ldrh	r2, [r3, #0]
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057a8:	1c9a      	adds	r2, r3, #2
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	3b02      	subs	r3, #2
 80057b6:	b29a      	uxth	r2, r3
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80057bc:	e029      	b.n	8005812 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	330c      	adds	r3, #12
 80057c8:	7812      	ldrb	r2, [r2, #0]
 80057ca:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057d0:	1c5a      	adds	r2, r3, #1
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057da:	b29b      	uxth	r3, r3
 80057dc:	3b01      	subs	r3, #1
 80057de:	b29a      	uxth	r2, r3
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80057e4:	e015      	b.n	8005812 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057e6:	f7fd fc57 	bl	8003098 <HAL_GetTick>
 80057ea:	4602      	mov	r2, r0
 80057ec:	69bb      	ldr	r3, [r7, #24]
 80057ee:	1ad3      	subs	r3, r2, r3
 80057f0:	683a      	ldr	r2, [r7, #0]
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d803      	bhi.n	80057fe <HAL_SPI_Transmit+0x270>
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057fc:	d102      	bne.n	8005804 <HAL_SPI_Transmit+0x276>
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d106      	bne.n	8005812 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8005804:	2303      	movs	r3, #3
 8005806:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005810:	e029      	b.n	8005866 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005816:	b29b      	uxth	r3, r3
 8005818:	2b00      	cmp	r3, #0
 800581a:	d1b1      	bne.n	8005780 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800581c:	69ba      	ldr	r2, [r7, #24]
 800581e:	6839      	ldr	r1, [r7, #0]
 8005820:	68f8      	ldr	r0, [r7, #12]
 8005822:	f000 fd1d 	bl	8006260 <SPI_EndRxTxTransaction>
 8005826:	4603      	mov	r3, r0
 8005828:	2b00      	cmp	r3, #0
 800582a:	d002      	beq.n	8005832 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2220      	movs	r2, #32
 8005830:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d10a      	bne.n	8005850 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800583a:	2300      	movs	r3, #0
 800583c:	613b      	str	r3, [r7, #16]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	613b      	str	r3, [r7, #16]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	613b      	str	r3, [r7, #16]
 800584e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005854:	2b00      	cmp	r3, #0
 8005856:	d002      	beq.n	800585e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	77fb      	strb	r3, [r7, #31]
 800585c:	e003      	b.n	8005866 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2201      	movs	r2, #1
 8005862:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2200      	movs	r2, #0
 800586a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800586e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005870:	4618      	mov	r0, r3
 8005872:	3720      	adds	r7, #32
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b088      	sub	sp, #32
 800587c:	af02      	add	r7, sp, #8
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	603b      	str	r3, [r7, #0]
 8005884:	4613      	mov	r3, r2
 8005886:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005888:	2300      	movs	r3, #0
 800588a:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005892:	b2db      	uxtb	r3, r3
 8005894:	2b01      	cmp	r3, #1
 8005896:	d002      	beq.n	800589e <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8005898:	2302      	movs	r3, #2
 800589a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800589c:	e11a      	b.n	8005ad4 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058a6:	d112      	bne.n	80058ce <HAL_SPI_Receive+0x56>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d10e      	bne.n	80058ce <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2204      	movs	r2, #4
 80058b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80058b8:	88fa      	ldrh	r2, [r7, #6]
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	9300      	str	r3, [sp, #0]
 80058be:	4613      	mov	r3, r2
 80058c0:	68ba      	ldr	r2, [r7, #8]
 80058c2:	68b9      	ldr	r1, [r7, #8]
 80058c4:	68f8      	ldr	r0, [r7, #12]
 80058c6:	f000 f90e 	bl	8005ae6 <HAL_SPI_TransmitReceive>
 80058ca:	4603      	mov	r3, r0
 80058cc:	e107      	b.n	8005ade <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	d101      	bne.n	80058dc <HAL_SPI_Receive+0x64>
 80058d8:	2302      	movs	r3, #2
 80058da:	e100      	b.n	8005ade <HAL_SPI_Receive+0x266>
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2201      	movs	r2, #1
 80058e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058e4:	f7fd fbd8 	bl	8003098 <HAL_GetTick>
 80058e8:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d002      	beq.n	80058f6 <HAL_SPI_Receive+0x7e>
 80058f0:	88fb      	ldrh	r3, [r7, #6]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d102      	bne.n	80058fc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80058fa:	e0eb      	b.n	8005ad4 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2204      	movs	r2, #4
 8005900:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	68ba      	ldr	r2, [r7, #8]
 800590e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	88fa      	ldrh	r2, [r7, #6]
 8005914:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	88fa      	ldrh	r2, [r7, #6]
 800591c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2200      	movs	r2, #0
 800592a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2200      	movs	r2, #0
 8005930:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2200      	movs	r2, #0
 8005936:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005946:	d908      	bls.n	800595a <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	685a      	ldr	r2, [r3, #4]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005956:	605a      	str	r2, [r3, #4]
 8005958:	e007      	b.n	800596a <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	685a      	ldr	r2, [r3, #4]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005968:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005972:	d10f      	bne.n	8005994 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005982:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005992:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800599e:	2b40      	cmp	r3, #64	@ 0x40
 80059a0:	d007      	beq.n	80059b2 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059b0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80059ba:	d86f      	bhi.n	8005a9c <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80059bc:	e034      	b.n	8005a28 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	f003 0301 	and.w	r3, r3, #1
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d117      	bne.n	80059fc <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f103 020c 	add.w	r2, r3, #12
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059d8:	7812      	ldrb	r2, [r2, #0]
 80059da:	b2d2      	uxtb	r2, r2
 80059dc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059e2:	1c5a      	adds	r2, r3, #1
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	3b01      	subs	r3, #1
 80059f2:	b29a      	uxth	r2, r3
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80059fa:	e015      	b.n	8005a28 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059fc:	f7fd fb4c 	bl	8003098 <HAL_GetTick>
 8005a00:	4602      	mov	r2, r0
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	1ad3      	subs	r3, r2, r3
 8005a06:	683a      	ldr	r2, [r7, #0]
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d803      	bhi.n	8005a14 <HAL_SPI_Receive+0x19c>
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a12:	d102      	bne.n	8005a1a <HAL_SPI_Receive+0x1a2>
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d106      	bne.n	8005a28 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2201      	movs	r2, #1
 8005a22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005a26:	e055      	b.n	8005ad4 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a2e:	b29b      	uxth	r3, r3
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d1c4      	bne.n	80059be <HAL_SPI_Receive+0x146>
 8005a34:	e038      	b.n	8005aa8 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	f003 0301 	and.w	r3, r3, #1
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d115      	bne.n	8005a70 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	68da      	ldr	r2, [r3, #12]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a4e:	b292      	uxth	r2, r2
 8005a50:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a56:	1c9a      	adds	r2, r3, #2
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	3b01      	subs	r3, #1
 8005a66:	b29a      	uxth	r2, r3
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005a6e:	e015      	b.n	8005a9c <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a70:	f7fd fb12 	bl	8003098 <HAL_GetTick>
 8005a74:	4602      	mov	r2, r0
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	1ad3      	subs	r3, r2, r3
 8005a7a:	683a      	ldr	r2, [r7, #0]
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d803      	bhi.n	8005a88 <HAL_SPI_Receive+0x210>
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a86:	d102      	bne.n	8005a8e <HAL_SPI_Receive+0x216>
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d106      	bne.n	8005a9c <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2201      	movs	r2, #1
 8005a96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005a9a:	e01b      	b.n	8005ad4 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d1c6      	bne.n	8005a36 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005aa8:	693a      	ldr	r2, [r7, #16]
 8005aaa:	6839      	ldr	r1, [r7, #0]
 8005aac:	68f8      	ldr	r0, [r7, #12]
 8005aae:	f000 fb5b 	bl	8006168 <SPI_EndRxTransaction>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d002      	beq.n	8005abe <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2220      	movs	r2, #32
 8005abc:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d002      	beq.n	8005acc <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	75fb      	strb	r3, [r7, #23]
 8005aca:	e003      	b.n	8005ad4 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005adc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3718      	adds	r7, #24
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}

08005ae6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005ae6:	b580      	push	{r7, lr}
 8005ae8:	b08a      	sub	sp, #40	@ 0x28
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	60f8      	str	r0, [r7, #12]
 8005aee:	60b9      	str	r1, [r7, #8]
 8005af0:	607a      	str	r2, [r7, #4]
 8005af2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005af4:	2301      	movs	r3, #1
 8005af6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005af8:	2300      	movs	r3, #0
 8005afa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d101      	bne.n	8005b0c <HAL_SPI_TransmitReceive+0x26>
 8005b08:	2302      	movs	r3, #2
 8005b0a:	e20a      	b.n	8005f22 <HAL_SPI_TransmitReceive+0x43c>
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b14:	f7fd fac0 	bl	8003098 <HAL_GetTick>
 8005b18:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005b20:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005b28:	887b      	ldrh	r3, [r7, #2]
 8005b2a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005b2c:	887b      	ldrh	r3, [r7, #2]
 8005b2e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005b30:	7efb      	ldrb	r3, [r7, #27]
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d00e      	beq.n	8005b54 <HAL_SPI_TransmitReceive+0x6e>
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b3c:	d106      	bne.n	8005b4c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d102      	bne.n	8005b4c <HAL_SPI_TransmitReceive+0x66>
 8005b46:	7efb      	ldrb	r3, [r7, #27]
 8005b48:	2b04      	cmp	r3, #4
 8005b4a:	d003      	beq.n	8005b54 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005b4c:	2302      	movs	r3, #2
 8005b4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005b52:	e1e0      	b.n	8005f16 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d005      	beq.n	8005b66 <HAL_SPI_TransmitReceive+0x80>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d002      	beq.n	8005b66 <HAL_SPI_TransmitReceive+0x80>
 8005b60:	887b      	ldrh	r3, [r7, #2]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d103      	bne.n	8005b6e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005b6c:	e1d3      	b.n	8005f16 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	2b04      	cmp	r3, #4
 8005b78:	d003      	beq.n	8005b82 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2205      	movs	r2, #5
 8005b7e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2200      	movs	r2, #0
 8005b86:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	887a      	ldrh	r2, [r7, #2]
 8005b92:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	887a      	ldrh	r2, [r7, #2]
 8005b9a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	68ba      	ldr	r2, [r7, #8]
 8005ba2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	887a      	ldrh	r2, [r7, #2]
 8005ba8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	887a      	ldrh	r2, [r7, #2]
 8005bae:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005bc4:	d802      	bhi.n	8005bcc <HAL_SPI_TransmitReceive+0xe6>
 8005bc6:	8a3b      	ldrh	r3, [r7, #16]
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d908      	bls.n	8005bde <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	685a      	ldr	r2, [r3, #4]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005bda:	605a      	str	r2, [r3, #4]
 8005bdc:	e007      	b.n	8005bee <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	685a      	ldr	r2, [r3, #4]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005bec:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bf8:	2b40      	cmp	r3, #64	@ 0x40
 8005bfa:	d007      	beq.n	8005c0c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c0a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	68db      	ldr	r3, [r3, #12]
 8005c10:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005c14:	f240 8081 	bls.w	8005d1a <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d002      	beq.n	8005c26 <HAL_SPI_TransmitReceive+0x140>
 8005c20:	8a7b      	ldrh	r3, [r7, #18]
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d16d      	bne.n	8005d02 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c2a:	881a      	ldrh	r2, [r3, #0]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c36:	1c9a      	adds	r2, r3, #2
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	3b01      	subs	r3, #1
 8005c44:	b29a      	uxth	r2, r3
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c4a:	e05a      	b.n	8005d02 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	f003 0302 	and.w	r3, r3, #2
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	d11b      	bne.n	8005c92 <HAL_SPI_TransmitReceive+0x1ac>
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c5e:	b29b      	uxth	r3, r3
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d016      	beq.n	8005c92 <HAL_SPI_TransmitReceive+0x1ac>
 8005c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d113      	bne.n	8005c92 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c6e:	881a      	ldrh	r2, [r3, #0]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c7a:	1c9a      	adds	r2, r3, #2
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	3b01      	subs	r3, #1
 8005c88:	b29a      	uxth	r2, r3
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	f003 0301 	and.w	r3, r3, #1
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d11c      	bne.n	8005cda <HAL_SPI_TransmitReceive+0x1f4>
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d016      	beq.n	8005cda <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	68da      	ldr	r2, [r3, #12]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cb6:	b292      	uxth	r2, r2
 8005cb8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cbe:	1c9a      	adds	r2, r3, #2
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	3b01      	subs	r3, #1
 8005cce:	b29a      	uxth	r2, r3
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005cda:	f7fd f9dd 	bl	8003098 <HAL_GetTick>
 8005cde:	4602      	mov	r2, r0
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	1ad3      	subs	r3, r2, r3
 8005ce4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	d80b      	bhi.n	8005d02 <HAL_SPI_TransmitReceive+0x21c>
 8005cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf0:	d007      	beq.n	8005d02 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005d00:	e109      	b.n	8005f16 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d19f      	bne.n	8005c4c <HAL_SPI_TransmitReceive+0x166>
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d199      	bne.n	8005c4c <HAL_SPI_TransmitReceive+0x166>
 8005d18:	e0e3      	b.n	8005ee2 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d003      	beq.n	8005d2a <HAL_SPI_TransmitReceive+0x244>
 8005d22:	8a7b      	ldrh	r3, [r7, #18]
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	f040 80cf 	bne.w	8005ec8 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d912      	bls.n	8005d5a <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d38:	881a      	ldrh	r2, [r3, #0]
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d44:	1c9a      	adds	r2, r3, #2
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d4e:	b29b      	uxth	r3, r3
 8005d50:	3b02      	subs	r3, #2
 8005d52:	b29a      	uxth	r2, r3
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d58:	e0b6      	b.n	8005ec8 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	330c      	adds	r3, #12
 8005d64:	7812      	ldrb	r2, [r2, #0]
 8005d66:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d6c:	1c5a      	adds	r2, r3, #1
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	3b01      	subs	r3, #1
 8005d7a:	b29a      	uxth	r2, r3
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d80:	e0a2      	b.n	8005ec8 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	f003 0302 	and.w	r3, r3, #2
 8005d8c:	2b02      	cmp	r3, #2
 8005d8e:	d134      	bne.n	8005dfa <HAL_SPI_TransmitReceive+0x314>
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d02f      	beq.n	8005dfa <HAL_SPI_TransmitReceive+0x314>
 8005d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d12c      	bne.n	8005dfa <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005da4:	b29b      	uxth	r3, r3
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	d912      	bls.n	8005dd0 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dae:	881a      	ldrh	r2, [r3, #0]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dba:	1c9a      	adds	r2, r3, #2
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	3b02      	subs	r3, #2
 8005dc8:	b29a      	uxth	r2, r3
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005dce:	e012      	b.n	8005df6 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	330c      	adds	r3, #12
 8005dda:	7812      	ldrb	r2, [r2, #0]
 8005ddc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005de2:	1c5a      	adds	r2, r3, #1
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	3b01      	subs	r3, #1
 8005df0:	b29a      	uxth	r2, r3
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005df6:	2300      	movs	r3, #0
 8005df8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	f003 0301 	and.w	r3, r3, #1
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	d148      	bne.n	8005e9a <HAL_SPI_TransmitReceive+0x3b4>
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d042      	beq.n	8005e9a <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d923      	bls.n	8005e68 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68da      	ldr	r2, [r3, #12]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e2a:	b292      	uxth	r2, r2
 8005e2c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e32:	1c9a      	adds	r2, r3, #2
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	3b02      	subs	r3, #2
 8005e42:	b29a      	uxth	r2, r3
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e50:	b29b      	uxth	r3, r3
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d81f      	bhi.n	8005e96 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	685a      	ldr	r2, [r3, #4]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005e64:	605a      	str	r2, [r3, #4]
 8005e66:	e016      	b.n	8005e96 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f103 020c 	add.w	r2, r3, #12
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e74:	7812      	ldrb	r2, [r2, #0]
 8005e76:	b2d2      	uxtb	r2, r2
 8005e78:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e7e:	1c5a      	adds	r2, r3, #1
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	3b01      	subs	r3, #1
 8005e8e:	b29a      	uxth	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e96:	2301      	movs	r3, #1
 8005e98:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005e9a:	f7fd f8fd 	bl	8003098 <HAL_GetTick>
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	1ad3      	subs	r3, r2, r3
 8005ea4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d803      	bhi.n	8005eb2 <HAL_SPI_TransmitReceive+0x3cc>
 8005eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eb0:	d102      	bne.n	8005eb8 <HAL_SPI_TransmitReceive+0x3d2>
 8005eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d107      	bne.n	8005ec8 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8005eb8:	2303      	movs	r3, #3
 8005eba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005ec6:	e026      	b.n	8005f16 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	f47f af57 	bne.w	8005d82 <HAL_SPI_TransmitReceive+0x29c>
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005eda:	b29b      	uxth	r3, r3
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	f47f af50 	bne.w	8005d82 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ee2:	69fa      	ldr	r2, [r7, #28]
 8005ee4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005ee6:	68f8      	ldr	r0, [r7, #12]
 8005ee8:	f000 f9ba 	bl	8006260 <SPI_EndRxTxTransaction>
 8005eec:	4603      	mov	r3, r0
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d005      	beq.n	8005efe <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2220      	movs	r2, #32
 8005efc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d003      	beq.n	8005f0e <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f0c:	e003      	b.n	8005f16 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2201      	movs	r2, #1
 8005f12:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005f1e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	3728      	adds	r7, #40	@ 0x28
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}
	...

08005f2c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b088      	sub	sp, #32
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	60f8      	str	r0, [r7, #12]
 8005f34:	60b9      	str	r1, [r7, #8]
 8005f36:	603b      	str	r3, [r7, #0]
 8005f38:	4613      	mov	r3, r2
 8005f3a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005f3c:	f7fd f8ac 	bl	8003098 <HAL_GetTick>
 8005f40:	4602      	mov	r2, r0
 8005f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f44:	1a9b      	subs	r3, r3, r2
 8005f46:	683a      	ldr	r2, [r7, #0]
 8005f48:	4413      	add	r3, r2
 8005f4a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005f4c:	f7fd f8a4 	bl	8003098 <HAL_GetTick>
 8005f50:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005f52:	4b39      	ldr	r3, [pc, #228]	@ (8006038 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	015b      	lsls	r3, r3, #5
 8005f58:	0d1b      	lsrs	r3, r3, #20
 8005f5a:	69fa      	ldr	r2, [r7, #28]
 8005f5c:	fb02 f303 	mul.w	r3, r2, r3
 8005f60:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f62:	e054      	b.n	800600e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f6a:	d050      	beq.n	800600e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f6c:	f7fd f894 	bl	8003098 <HAL_GetTick>
 8005f70:	4602      	mov	r2, r0
 8005f72:	69bb      	ldr	r3, [r7, #24]
 8005f74:	1ad3      	subs	r3, r2, r3
 8005f76:	69fa      	ldr	r2, [r7, #28]
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d902      	bls.n	8005f82 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005f7c:	69fb      	ldr	r3, [r7, #28]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d13d      	bne.n	8005ffe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	685a      	ldr	r2, [r3, #4]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005f90:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f9a:	d111      	bne.n	8005fc0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fa4:	d004      	beq.n	8005fb0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fae:	d107      	bne.n	8005fc0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fbe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005fc8:	d10f      	bne.n	8005fea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005fd8:	601a      	str	r2, [r3, #0]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005fe8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2201      	movs	r2, #1
 8005fee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e017      	b.n	800602e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d101      	bne.n	8006008 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006004:	2300      	movs	r3, #0
 8006006:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	3b01      	subs	r3, #1
 800600c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	689a      	ldr	r2, [r3, #8]
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	4013      	ands	r3, r2
 8006018:	68ba      	ldr	r2, [r7, #8]
 800601a:	429a      	cmp	r2, r3
 800601c:	bf0c      	ite	eq
 800601e:	2301      	moveq	r3, #1
 8006020:	2300      	movne	r3, #0
 8006022:	b2db      	uxtb	r3, r3
 8006024:	461a      	mov	r2, r3
 8006026:	79fb      	ldrb	r3, [r7, #7]
 8006028:	429a      	cmp	r2, r3
 800602a:	d19b      	bne.n	8005f64 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800602c:	2300      	movs	r3, #0
}
 800602e:	4618      	mov	r0, r3
 8006030:	3720      	adds	r7, #32
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	2000005c 	.word	0x2000005c

0800603c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b08a      	sub	sp, #40	@ 0x28
 8006040:	af00      	add	r7, sp, #0
 8006042:	60f8      	str	r0, [r7, #12]
 8006044:	60b9      	str	r1, [r7, #8]
 8006046:	607a      	str	r2, [r7, #4]
 8006048:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800604a:	2300      	movs	r3, #0
 800604c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800604e:	f7fd f823 	bl	8003098 <HAL_GetTick>
 8006052:	4602      	mov	r2, r0
 8006054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006056:	1a9b      	subs	r3, r3, r2
 8006058:	683a      	ldr	r2, [r7, #0]
 800605a:	4413      	add	r3, r2
 800605c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800605e:	f7fd f81b 	bl	8003098 <HAL_GetTick>
 8006062:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	330c      	adds	r3, #12
 800606a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800606c:	4b3d      	ldr	r3, [pc, #244]	@ (8006164 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	4613      	mov	r3, r2
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	4413      	add	r3, r2
 8006076:	00da      	lsls	r2, r3, #3
 8006078:	1ad3      	subs	r3, r2, r3
 800607a:	0d1b      	lsrs	r3, r3, #20
 800607c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800607e:	fb02 f303 	mul.w	r3, r2, r3
 8006082:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006084:	e060      	b.n	8006148 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800608c:	d107      	bne.n	800609e <SPI_WaitFifoStateUntilTimeout+0x62>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d104      	bne.n	800609e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006094:	69fb      	ldr	r3, [r7, #28]
 8006096:	781b      	ldrb	r3, [r3, #0]
 8006098:	b2db      	uxtb	r3, r3
 800609a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800609c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060a4:	d050      	beq.n	8006148 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80060a6:	f7fc fff7 	bl	8003098 <HAL_GetTick>
 80060aa:	4602      	mov	r2, r0
 80060ac:	6a3b      	ldr	r3, [r7, #32]
 80060ae:	1ad3      	subs	r3, r2, r3
 80060b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d902      	bls.n	80060bc <SPI_WaitFifoStateUntilTimeout+0x80>
 80060b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d13d      	bne.n	8006138 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	685a      	ldr	r2, [r3, #4]
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80060ca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060d4:	d111      	bne.n	80060fa <SPI_WaitFifoStateUntilTimeout+0xbe>
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060de:	d004      	beq.n	80060ea <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060e8:	d107      	bne.n	80060fa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006102:	d10f      	bne.n	8006124 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006112:	601a      	str	r2, [r3, #0]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006122:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2200      	movs	r2, #0
 8006130:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006134:	2303      	movs	r3, #3
 8006136:	e010      	b.n	800615a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006138:	69bb      	ldr	r3, [r7, #24]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d101      	bne.n	8006142 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800613e:	2300      	movs	r3, #0
 8006140:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006142:	69bb      	ldr	r3, [r7, #24]
 8006144:	3b01      	subs	r3, #1
 8006146:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	689a      	ldr	r2, [r3, #8]
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	4013      	ands	r3, r2
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	429a      	cmp	r2, r3
 8006156:	d196      	bne.n	8006086 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006158:	2300      	movs	r3, #0
}
 800615a:	4618      	mov	r0, r3
 800615c:	3728      	adds	r7, #40	@ 0x28
 800615e:	46bd      	mov	sp, r7
 8006160:	bd80      	pop	{r7, pc}
 8006162:	bf00      	nop
 8006164:	2000005c 	.word	0x2000005c

08006168 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b088      	sub	sp, #32
 800616c:	af02      	add	r7, sp, #8
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	60b9      	str	r1, [r7, #8]
 8006172:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800617c:	d111      	bne.n	80061a2 <SPI_EndRxTransaction+0x3a>
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006186:	d004      	beq.n	8006192 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006190:	d107      	bne.n	80061a2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061a0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061aa:	d112      	bne.n	80061d2 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	9300      	str	r3, [sp, #0]
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	2200      	movs	r2, #0
 80061b4:	2180      	movs	r1, #128	@ 0x80
 80061b6:	68f8      	ldr	r0, [r7, #12]
 80061b8:	f7ff feb8 	bl	8005f2c <SPI_WaitFlagStateUntilTimeout>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d021      	beq.n	8006206 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061c6:	f043 0220 	orr.w	r2, r3, #32
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80061ce:	2303      	movs	r3, #3
 80061d0:	e03d      	b.n	800624e <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in µs */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80061d2:	4b21      	ldr	r3, [pc, #132]	@ (8006258 <SPI_EndRxTransaction+0xf0>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a21      	ldr	r2, [pc, #132]	@ (800625c <SPI_EndRxTransaction+0xf4>)
 80061d8:	fba2 2303 	umull	r2, r3, r2, r3
 80061dc:	0d5b      	lsrs	r3, r3, #21
 80061de:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80061e2:	fb02 f303 	mul.w	r3, r2, r3
 80061e6:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00a      	beq.n	8006204 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	3b01      	subs	r3, #1
 80061f2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061fe:	2b80      	cmp	r3, #128	@ 0x80
 8006200:	d0f2      	beq.n	80061e8 <SPI_EndRxTransaction+0x80>
 8006202:	e000      	b.n	8006206 <SPI_EndRxTransaction+0x9e>
        break;
 8006204:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800620e:	d11d      	bne.n	800624c <SPI_EndRxTransaction+0xe4>
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006218:	d004      	beq.n	8006224 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006222:	d113      	bne.n	800624c <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	9300      	str	r3, [sp, #0]
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	2200      	movs	r2, #0
 800622c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006230:	68f8      	ldr	r0, [r7, #12]
 8006232:	f7ff ff03 	bl	800603c <SPI_WaitFifoStateUntilTimeout>
 8006236:	4603      	mov	r3, r0
 8006238:	2b00      	cmp	r3, #0
 800623a:	d007      	beq.n	800624c <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006240:	f043 0220 	orr.w	r2, r3, #32
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006248:	2303      	movs	r3, #3
 800624a:	e000      	b.n	800624e <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 800624c:	2300      	movs	r3, #0
}
 800624e:	4618      	mov	r0, r3
 8006250:	3718      	adds	r7, #24
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}
 8006256:	bf00      	nop
 8006258:	2000005c 	.word	0x2000005c
 800625c:	165e9f81 	.word	0x165e9f81

08006260 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b088      	sub	sp, #32
 8006264:	af02      	add	r7, sp, #8
 8006266:	60f8      	str	r0, [r7, #12]
 8006268:	60b9      	str	r1, [r7, #8]
 800626a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	9300      	str	r3, [sp, #0]
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	2200      	movs	r2, #0
 8006274:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006278:	68f8      	ldr	r0, [r7, #12]
 800627a:	f7ff fedf 	bl	800603c <SPI_WaitFifoStateUntilTimeout>
 800627e:	4603      	mov	r3, r0
 8006280:	2b00      	cmp	r3, #0
 8006282:	d007      	beq.n	8006294 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006288:	f043 0220 	orr.w	r2, r3, #32
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006290:	2303      	movs	r3, #3
 8006292:	e046      	b.n	8006322 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006294:	4b25      	ldr	r3, [pc, #148]	@ (800632c <SPI_EndRxTxTransaction+0xcc>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a25      	ldr	r2, [pc, #148]	@ (8006330 <SPI_EndRxTxTransaction+0xd0>)
 800629a:	fba2 2303 	umull	r2, r3, r2, r3
 800629e:	0d5b      	lsrs	r3, r3, #21
 80062a0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80062a4:	fb02 f303 	mul.w	r3, r2, r3
 80062a8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062b2:	d112      	bne.n	80062da <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	9300      	str	r3, [sp, #0]
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	2200      	movs	r2, #0
 80062bc:	2180      	movs	r1, #128	@ 0x80
 80062be:	68f8      	ldr	r0, [r7, #12]
 80062c0:	f7ff fe34 	bl	8005f2c <SPI_WaitFlagStateUntilTimeout>
 80062c4:	4603      	mov	r3, r0
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d016      	beq.n	80062f8 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062ce:	f043 0220 	orr.w	r2, r3, #32
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80062d6:	2303      	movs	r3, #3
 80062d8:	e023      	b.n	8006322 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d00a      	beq.n	80062f6 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	3b01      	subs	r3, #1
 80062e4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062f0:	2b80      	cmp	r3, #128	@ 0x80
 80062f2:	d0f2      	beq.n	80062da <SPI_EndRxTxTransaction+0x7a>
 80062f4:	e000      	b.n	80062f8 <SPI_EndRxTxTransaction+0x98>
        break;
 80062f6:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	9300      	str	r3, [sp, #0]
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	2200      	movs	r2, #0
 8006300:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006304:	68f8      	ldr	r0, [r7, #12]
 8006306:	f7ff fe99 	bl	800603c <SPI_WaitFifoStateUntilTimeout>
 800630a:	4603      	mov	r3, r0
 800630c:	2b00      	cmp	r3, #0
 800630e:	d007      	beq.n	8006320 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006314:	f043 0220 	orr.w	r2, r3, #32
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800631c:	2303      	movs	r3, #3
 800631e:	e000      	b.n	8006322 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	3718      	adds	r7, #24
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	2000005c 	.word	0x2000005c
 8006330:	165e9f81 	.word	0x165e9f81

08006334 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b082      	sub	sp, #8
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d101      	bne.n	8006346 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	e049      	b.n	80063da <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800634c:	b2db      	uxtb	r3, r3
 800634e:	2b00      	cmp	r3, #0
 8006350:	d106      	bne.n	8006360 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2200      	movs	r2, #0
 8006356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f7fc fcbc 	bl	8002cd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2202      	movs	r2, #2
 8006364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	3304      	adds	r3, #4
 8006370:	4619      	mov	r1, r3
 8006372:	4610      	mov	r0, r2
 8006374:	f000 fa38 	bl	80067e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2201      	movs	r2, #1
 8006384:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2201      	movs	r2, #1
 8006394:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2201      	movs	r2, #1
 800639c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2201      	movs	r2, #1
 80063a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2201      	movs	r2, #1
 80063ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2201      	movs	r2, #1
 80063b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2201      	movs	r2, #1
 80063c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2201      	movs	r2, #1
 80063cc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2201      	movs	r2, #1
 80063d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3708      	adds	r7, #8
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}

080063e2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063e2:	b580      	push	{r7, lr}
 80063e4:	b084      	sub	sp, #16
 80063e6:	af00      	add	r7, sp, #0
 80063e8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	691b      	ldr	r3, [r3, #16]
 80063f8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	f003 0302 	and.w	r3, r3, #2
 8006400:	2b00      	cmp	r3, #0
 8006402:	d020      	beq.n	8006446 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f003 0302 	and.w	r3, r3, #2
 800640a:	2b00      	cmp	r3, #0
 800640c:	d01b      	beq.n	8006446 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f06f 0202 	mvn.w	r2, #2
 8006416:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	699b      	ldr	r3, [r3, #24]
 8006424:	f003 0303 	and.w	r3, r3, #3
 8006428:	2b00      	cmp	r3, #0
 800642a:	d003      	beq.n	8006434 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f000 f9bd 	bl	80067ac <HAL_TIM_IC_CaptureCallback>
 8006432:	e005      	b.n	8006440 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	f000 f9af 	bl	8006798 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f000 f9c0 	bl	80067c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2200      	movs	r2, #0
 8006444:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	f003 0304 	and.w	r3, r3, #4
 800644c:	2b00      	cmp	r3, #0
 800644e:	d020      	beq.n	8006492 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f003 0304 	and.w	r3, r3, #4
 8006456:	2b00      	cmp	r3, #0
 8006458:	d01b      	beq.n	8006492 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f06f 0204 	mvn.w	r2, #4
 8006462:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2202      	movs	r2, #2
 8006468:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	699b      	ldr	r3, [r3, #24]
 8006470:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006474:	2b00      	cmp	r3, #0
 8006476:	d003      	beq.n	8006480 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f000 f997 	bl	80067ac <HAL_TIM_IC_CaptureCallback>
 800647e:	e005      	b.n	800648c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f000 f989 	bl	8006798 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 f99a 	bl	80067c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2200      	movs	r2, #0
 8006490:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	f003 0308 	and.w	r3, r3, #8
 8006498:	2b00      	cmp	r3, #0
 800649a:	d020      	beq.n	80064de <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f003 0308 	and.w	r3, r3, #8
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d01b      	beq.n	80064de <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f06f 0208 	mvn.w	r2, #8
 80064ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2204      	movs	r2, #4
 80064b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	69db      	ldr	r3, [r3, #28]
 80064bc:	f003 0303 	and.w	r3, r3, #3
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d003      	beq.n	80064cc <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f000 f971 	bl	80067ac <HAL_TIM_IC_CaptureCallback>
 80064ca:	e005      	b.n	80064d8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f000 f963 	bl	8006798 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f000 f974 	bl	80067c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	f003 0310 	and.w	r3, r3, #16
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d020      	beq.n	800652a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f003 0310 	and.w	r3, r3, #16
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d01b      	beq.n	800652a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f06f 0210 	mvn.w	r2, #16
 80064fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2208      	movs	r2, #8
 8006500:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	69db      	ldr	r3, [r3, #28]
 8006508:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800650c:	2b00      	cmp	r3, #0
 800650e:	d003      	beq.n	8006518 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006510:	6878      	ldr	r0, [r7, #4]
 8006512:	f000 f94b 	bl	80067ac <HAL_TIM_IC_CaptureCallback>
 8006516:	e005      	b.n	8006524 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006518:	6878      	ldr	r0, [r7, #4]
 800651a:	f000 f93d 	bl	8006798 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	f000 f94e 	bl	80067c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2200      	movs	r2, #0
 8006528:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	f003 0301 	and.w	r3, r3, #1
 8006530:	2b00      	cmp	r3, #0
 8006532:	d00c      	beq.n	800654e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f003 0301 	and.w	r3, r3, #1
 800653a:	2b00      	cmp	r3, #0
 800653c:	d007      	beq.n	800654e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f06f 0201 	mvn.w	r2, #1
 8006546:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006548:	6878      	ldr	r0, [r7, #4]
 800654a:	f000 f91b 	bl	8006784 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006554:	2b00      	cmp	r3, #0
 8006556:	d104      	bne.n	8006562 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00c      	beq.n	800657c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006568:	2b00      	cmp	r3, #0
 800656a:	d007      	beq.n	800657c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006574:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 fb14 	bl	8006ba4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006582:	2b00      	cmp	r3, #0
 8006584:	d00c      	beq.n	80065a0 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800658c:	2b00      	cmp	r3, #0
 800658e:	d007      	beq.n	80065a0 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006598:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f000 fb0c 	bl	8006bb8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00c      	beq.n	80065c4 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d007      	beq.n	80065c4 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80065bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f000 f908 	bl	80067d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	f003 0320 	and.w	r3, r3, #32
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d00c      	beq.n	80065e8 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	f003 0320 	and.w	r3, r3, #32
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d007      	beq.n	80065e8 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f06f 0220 	mvn.w	r2, #32
 80065e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 fad4 	bl	8006b90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80065e8:	bf00      	nop
 80065ea:	3710      	adds	r7, #16
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}

080065f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065fa:	2300      	movs	r3, #0
 80065fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006604:	2b01      	cmp	r3, #1
 8006606:	d101      	bne.n	800660c <HAL_TIM_ConfigClockSource+0x1c>
 8006608:	2302      	movs	r3, #2
 800660a:	e0b4      	b.n	8006776 <HAL_TIM_ConfigClockSource+0x186>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2202      	movs	r2, #2
 8006618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006624:	68ba      	ldr	r2, [r7, #8]
 8006626:	4b56      	ldr	r3, [pc, #344]	@ (8006780 <HAL_TIM_ConfigClockSource+0x190>)
 8006628:	4013      	ands	r3, r2
 800662a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006632:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	68ba      	ldr	r2, [r7, #8]
 800663a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006644:	d03e      	beq.n	80066c4 <HAL_TIM_ConfigClockSource+0xd4>
 8006646:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800664a:	f200 8087 	bhi.w	800675c <HAL_TIM_ConfigClockSource+0x16c>
 800664e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006652:	f000 8086 	beq.w	8006762 <HAL_TIM_ConfigClockSource+0x172>
 8006656:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800665a:	d87f      	bhi.n	800675c <HAL_TIM_ConfigClockSource+0x16c>
 800665c:	2b70      	cmp	r3, #112	@ 0x70
 800665e:	d01a      	beq.n	8006696 <HAL_TIM_ConfigClockSource+0xa6>
 8006660:	2b70      	cmp	r3, #112	@ 0x70
 8006662:	d87b      	bhi.n	800675c <HAL_TIM_ConfigClockSource+0x16c>
 8006664:	2b60      	cmp	r3, #96	@ 0x60
 8006666:	d050      	beq.n	800670a <HAL_TIM_ConfigClockSource+0x11a>
 8006668:	2b60      	cmp	r3, #96	@ 0x60
 800666a:	d877      	bhi.n	800675c <HAL_TIM_ConfigClockSource+0x16c>
 800666c:	2b50      	cmp	r3, #80	@ 0x50
 800666e:	d03c      	beq.n	80066ea <HAL_TIM_ConfigClockSource+0xfa>
 8006670:	2b50      	cmp	r3, #80	@ 0x50
 8006672:	d873      	bhi.n	800675c <HAL_TIM_ConfigClockSource+0x16c>
 8006674:	2b40      	cmp	r3, #64	@ 0x40
 8006676:	d058      	beq.n	800672a <HAL_TIM_ConfigClockSource+0x13a>
 8006678:	2b40      	cmp	r3, #64	@ 0x40
 800667a:	d86f      	bhi.n	800675c <HAL_TIM_ConfigClockSource+0x16c>
 800667c:	2b30      	cmp	r3, #48	@ 0x30
 800667e:	d064      	beq.n	800674a <HAL_TIM_ConfigClockSource+0x15a>
 8006680:	2b30      	cmp	r3, #48	@ 0x30
 8006682:	d86b      	bhi.n	800675c <HAL_TIM_ConfigClockSource+0x16c>
 8006684:	2b20      	cmp	r3, #32
 8006686:	d060      	beq.n	800674a <HAL_TIM_ConfigClockSource+0x15a>
 8006688:	2b20      	cmp	r3, #32
 800668a:	d867      	bhi.n	800675c <HAL_TIM_ConfigClockSource+0x16c>
 800668c:	2b00      	cmp	r3, #0
 800668e:	d05c      	beq.n	800674a <HAL_TIM_ConfigClockSource+0x15a>
 8006690:	2b10      	cmp	r3, #16
 8006692:	d05a      	beq.n	800674a <HAL_TIM_ConfigClockSource+0x15a>
 8006694:	e062      	b.n	800675c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80066a6:	f000 f9c5 	bl	8006a34 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80066b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	68ba      	ldr	r2, [r7, #8]
 80066c0:	609a      	str	r2, [r3, #8]
      break;
 80066c2:	e04f      	b.n	8006764 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80066d4:	f000 f9ae 	bl	8006a34 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	689a      	ldr	r2, [r3, #8]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80066e6:	609a      	str	r2, [r3, #8]
      break;
 80066e8:	e03c      	b.n	8006764 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066f6:	461a      	mov	r2, r3
 80066f8:	f000 f922 	bl	8006940 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	2150      	movs	r1, #80	@ 0x50
 8006702:	4618      	mov	r0, r3
 8006704:	f000 f97b 	bl	80069fe <TIM_ITRx_SetConfig>
      break;
 8006708:	e02c      	b.n	8006764 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006716:	461a      	mov	r2, r3
 8006718:	f000 f941 	bl	800699e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	2160      	movs	r1, #96	@ 0x60
 8006722:	4618      	mov	r0, r3
 8006724:	f000 f96b 	bl	80069fe <TIM_ITRx_SetConfig>
      break;
 8006728:	e01c      	b.n	8006764 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006736:	461a      	mov	r2, r3
 8006738:	f000 f902 	bl	8006940 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	2140      	movs	r1, #64	@ 0x40
 8006742:	4618      	mov	r0, r3
 8006744:	f000 f95b 	bl	80069fe <TIM_ITRx_SetConfig>
      break;
 8006748:	e00c      	b.n	8006764 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4619      	mov	r1, r3
 8006754:	4610      	mov	r0, r2
 8006756:	f000 f952 	bl	80069fe <TIM_ITRx_SetConfig>
      break;
 800675a:	e003      	b.n	8006764 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	73fb      	strb	r3, [r7, #15]
      break;
 8006760:	e000      	b.n	8006764 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006762:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2201      	movs	r2, #1
 8006768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2200      	movs	r2, #0
 8006770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006774:	7bfb      	ldrb	r3, [r7, #15]
}
 8006776:	4618      	mov	r0, r3
 8006778:	3710      	adds	r7, #16
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}
 800677e:	bf00      	nop
 8006780:	fffeff88 	.word	0xfffeff88

08006784 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006784:	b480      	push	{r7}
 8006786:	b083      	sub	sp, #12
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800678c:	bf00      	nop
 800678e:	370c      	adds	r7, #12
 8006790:	46bd      	mov	sp, r7
 8006792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006796:	4770      	bx	lr

08006798 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006798:	b480      	push	{r7}
 800679a:	b083      	sub	sp, #12
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067a0:	bf00      	nop
 80067a2:	370c      	adds	r7, #12
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr

080067ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b083      	sub	sp, #12
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80067b4:	bf00      	nop
 80067b6:	370c      	adds	r7, #12
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b083      	sub	sp, #12
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80067c8:	bf00      	nop
 80067ca:	370c      	adds	r7, #12
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr

080067d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80067dc:	bf00      	nop
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr

080067e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b085      	sub	sp, #20
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	4a46      	ldr	r2, [pc, #280]	@ (8006914 <TIM_Base_SetConfig+0x12c>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d013      	beq.n	8006828 <TIM_Base_SetConfig+0x40>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006806:	d00f      	beq.n	8006828 <TIM_Base_SetConfig+0x40>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4a43      	ldr	r2, [pc, #268]	@ (8006918 <TIM_Base_SetConfig+0x130>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d00b      	beq.n	8006828 <TIM_Base_SetConfig+0x40>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	4a42      	ldr	r2, [pc, #264]	@ (800691c <TIM_Base_SetConfig+0x134>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d007      	beq.n	8006828 <TIM_Base_SetConfig+0x40>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	4a41      	ldr	r2, [pc, #260]	@ (8006920 <TIM_Base_SetConfig+0x138>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d003      	beq.n	8006828 <TIM_Base_SetConfig+0x40>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	4a40      	ldr	r2, [pc, #256]	@ (8006924 <TIM_Base_SetConfig+0x13c>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d108      	bne.n	800683a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800682e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	68fa      	ldr	r2, [r7, #12]
 8006836:	4313      	orrs	r3, r2
 8006838:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a35      	ldr	r2, [pc, #212]	@ (8006914 <TIM_Base_SetConfig+0x12c>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d02b      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006848:	d027      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a32      	ldr	r2, [pc, #200]	@ (8006918 <TIM_Base_SetConfig+0x130>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d023      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a31      	ldr	r2, [pc, #196]	@ (800691c <TIM_Base_SetConfig+0x134>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d01f      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a30      	ldr	r2, [pc, #192]	@ (8006920 <TIM_Base_SetConfig+0x138>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d01b      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4a2f      	ldr	r2, [pc, #188]	@ (8006924 <TIM_Base_SetConfig+0x13c>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d017      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	4a2e      	ldr	r2, [pc, #184]	@ (8006928 <TIM_Base_SetConfig+0x140>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d013      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	4a2d      	ldr	r2, [pc, #180]	@ (800692c <TIM_Base_SetConfig+0x144>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d00f      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a2c      	ldr	r2, [pc, #176]	@ (8006930 <TIM_Base_SetConfig+0x148>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d00b      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	4a2b      	ldr	r2, [pc, #172]	@ (8006934 <TIM_Base_SetConfig+0x14c>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d007      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	4a2a      	ldr	r2, [pc, #168]	@ (8006938 <TIM_Base_SetConfig+0x150>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d003      	beq.n	800689a <TIM_Base_SetConfig+0xb2>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4a29      	ldr	r2, [pc, #164]	@ (800693c <TIM_Base_SetConfig+0x154>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d108      	bne.n	80068ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	68db      	ldr	r3, [r3, #12]
 80068a6:	68fa      	ldr	r2, [r7, #12]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	695b      	ldr	r3, [r3, #20]
 80068b6:	4313      	orrs	r3, r2
 80068b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	68fa      	ldr	r2, [r7, #12]
 80068be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	689a      	ldr	r2, [r3, #8]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	4a10      	ldr	r2, [pc, #64]	@ (8006914 <TIM_Base_SetConfig+0x12c>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d003      	beq.n	80068e0 <TIM_Base_SetConfig+0xf8>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	4a12      	ldr	r2, [pc, #72]	@ (8006924 <TIM_Base_SetConfig+0x13c>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d103      	bne.n	80068e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	691a      	ldr	r2, [r3, #16]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	691b      	ldr	r3, [r3, #16]
 80068f2:	f003 0301 	and.w	r3, r3, #1
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d105      	bne.n	8006906 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	691b      	ldr	r3, [r3, #16]
 80068fe:	f023 0201 	bic.w	r2, r3, #1
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	611a      	str	r2, [r3, #16]
  }
}
 8006906:	bf00      	nop
 8006908:	3714      	adds	r7, #20
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr
 8006912:	bf00      	nop
 8006914:	40010000 	.word	0x40010000
 8006918:	40000400 	.word	0x40000400
 800691c:	40000800 	.word	0x40000800
 8006920:	40000c00 	.word	0x40000c00
 8006924:	40010400 	.word	0x40010400
 8006928:	40014000 	.word	0x40014000
 800692c:	40014400 	.word	0x40014400
 8006930:	40014800 	.word	0x40014800
 8006934:	40001800 	.word	0x40001800
 8006938:	40001c00 	.word	0x40001c00
 800693c:	40002000 	.word	0x40002000

08006940 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006940:	b480      	push	{r7}
 8006942:	b087      	sub	sp, #28
 8006944:	af00      	add	r7, sp, #0
 8006946:	60f8      	str	r0, [r7, #12]
 8006948:	60b9      	str	r1, [r7, #8]
 800694a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	6a1b      	ldr	r3, [r3, #32]
 8006950:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6a1b      	ldr	r3, [r3, #32]
 8006956:	f023 0201 	bic.w	r2, r3, #1
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	699b      	ldr	r3, [r3, #24]
 8006962:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800696a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	011b      	lsls	r3, r3, #4
 8006970:	693a      	ldr	r2, [r7, #16]
 8006972:	4313      	orrs	r3, r2
 8006974:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	f023 030a 	bic.w	r3, r3, #10
 800697c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800697e:	697a      	ldr	r2, [r7, #20]
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	4313      	orrs	r3, r2
 8006984:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	693a      	ldr	r2, [r7, #16]
 800698a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	697a      	ldr	r2, [r7, #20]
 8006990:	621a      	str	r2, [r3, #32]
}
 8006992:	bf00      	nop
 8006994:	371c      	adds	r7, #28
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr

0800699e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800699e:	b480      	push	{r7}
 80069a0:	b087      	sub	sp, #28
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	60f8      	str	r0, [r7, #12]
 80069a6:	60b9      	str	r1, [r7, #8]
 80069a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	6a1b      	ldr	r3, [r3, #32]
 80069ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6a1b      	ldr	r3, [r3, #32]
 80069b4:	f023 0210 	bic.w	r2, r3, #16
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	699b      	ldr	r3, [r3, #24]
 80069c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069c2:	693b      	ldr	r3, [r7, #16]
 80069c4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80069c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	031b      	lsls	r3, r3, #12
 80069ce:	693a      	ldr	r2, [r7, #16]
 80069d0:	4313      	orrs	r3, r2
 80069d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80069da:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	011b      	lsls	r3, r3, #4
 80069e0:	697a      	ldr	r2, [r7, #20]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	693a      	ldr	r2, [r7, #16]
 80069ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	697a      	ldr	r2, [r7, #20]
 80069f0:	621a      	str	r2, [r3, #32]
}
 80069f2:	bf00      	nop
 80069f4:	371c      	adds	r7, #28
 80069f6:	46bd      	mov	sp, r7
 80069f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fc:	4770      	bx	lr

080069fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80069fe:	b480      	push	{r7}
 8006a00:	b085      	sub	sp, #20
 8006a02:	af00      	add	r7, sp, #0
 8006a04:	6078      	str	r0, [r7, #4]
 8006a06:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	689b      	ldr	r3, [r3, #8]
 8006a0c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a14:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a16:	683a      	ldr	r2, [r7, #0]
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	f043 0307 	orr.w	r3, r3, #7
 8006a20:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	68fa      	ldr	r2, [r7, #12]
 8006a26:	609a      	str	r2, [r3, #8]
}
 8006a28:	bf00      	nop
 8006a2a:	3714      	adds	r7, #20
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a32:	4770      	bx	lr

08006a34 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a34:	b480      	push	{r7}
 8006a36:	b087      	sub	sp, #28
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	60f8      	str	r0, [r7, #12]
 8006a3c:	60b9      	str	r1, [r7, #8]
 8006a3e:	607a      	str	r2, [r7, #4]
 8006a40:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a4e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	021a      	lsls	r2, r3, #8
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	431a      	orrs	r2, r3
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	697a      	ldr	r2, [r7, #20]
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	697a      	ldr	r2, [r7, #20]
 8006a66:	609a      	str	r2, [r3, #8]
}
 8006a68:	bf00      	nop
 8006a6a:	371c      	adds	r7, #28
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr

08006a74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b085      	sub	sp, #20
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a84:	2b01      	cmp	r3, #1
 8006a86:	d101      	bne.n	8006a8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a88:	2302      	movs	r3, #2
 8006a8a:	e06d      	b.n	8006b68 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2202      	movs	r2, #2
 8006a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a30      	ldr	r2, [pc, #192]	@ (8006b74 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d004      	beq.n	8006ac0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a2f      	ldr	r2, [pc, #188]	@ (8006b78 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d108      	bne.n	8006ad2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006ac6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	68fa      	ldr	r2, [r7, #12]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ad8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	68fa      	ldr	r2, [r7, #12]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	68fa      	ldr	r2, [r7, #12]
 8006aea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a20      	ldr	r2, [pc, #128]	@ (8006b74 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d022      	beq.n	8006b3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006afe:	d01d      	beq.n	8006b3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a1d      	ldr	r2, [pc, #116]	@ (8006b7c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d018      	beq.n	8006b3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a1c      	ldr	r2, [pc, #112]	@ (8006b80 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d013      	beq.n	8006b3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a1a      	ldr	r2, [pc, #104]	@ (8006b84 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d00e      	beq.n	8006b3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a15      	ldr	r2, [pc, #84]	@ (8006b78 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d009      	beq.n	8006b3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a16      	ldr	r2, [pc, #88]	@ (8006b88 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d004      	beq.n	8006b3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a15      	ldr	r2, [pc, #84]	@ (8006b8c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d10c      	bne.n	8006b56 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b42:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	68ba      	ldr	r2, [r7, #8]
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	68ba      	ldr	r2, [r7, #8]
 8006b54:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2201      	movs	r2, #1
 8006b5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2200      	movs	r2, #0
 8006b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b66:	2300      	movs	r3, #0
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	3714      	adds	r7, #20
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b72:	4770      	bx	lr
 8006b74:	40010000 	.word	0x40010000
 8006b78:	40010400 	.word	0x40010400
 8006b7c:	40000400 	.word	0x40000400
 8006b80:	40000800 	.word	0x40000800
 8006b84:	40000c00 	.word	0x40000c00
 8006b88:	40014000 	.word	0x40014000
 8006b8c:	40001800 	.word	0x40001800

08006b90 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b083      	sub	sp, #12
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b98:	bf00      	nop
 8006b9a:	370c      	adds	r7, #12
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr

08006ba4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b083      	sub	sp, #12
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006bac:	bf00      	nop
 8006bae:	370c      	adds	r7, #12
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr

08006bb8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b083      	sub	sp, #12
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006bc0:	bf00      	nop
 8006bc2:	370c      	adds	r7, #12
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bca:	4770      	bx	lr

08006bcc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b082      	sub	sp, #8
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d101      	bne.n	8006bde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e040      	b.n	8006c60 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d106      	bne.n	8006bf4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2200      	movs	r2, #0
 8006bea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f7fc f8c8 	bl	8002d84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2224      	movs	r2, #36	@ 0x24
 8006bf8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f022 0201 	bic.w	r2, r2, #1
 8006c08:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d002      	beq.n	8006c18 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f000 fe4c 	bl	80078b0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f000 fbe5 	bl	80073e8 <UART_SetConfig>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d101      	bne.n	8006c28 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	e01b      	b.n	8006c60 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	685a      	ldr	r2, [r3, #4]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	689a      	ldr	r2, [r3, #8]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f042 0201 	orr.w	r2, r2, #1
 8006c56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f000 fecb 	bl	80079f4 <UART_CheckIdleState>
 8006c5e:	4603      	mov	r3, r0
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3708      	adds	r7, #8
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b08a      	sub	sp, #40	@ 0x28
 8006c6c:	af02      	add	r7, sp, #8
 8006c6e:	60f8      	str	r0, [r7, #12]
 8006c70:	60b9      	str	r1, [r7, #8]
 8006c72:	603b      	str	r3, [r7, #0]
 8006c74:	4613      	mov	r3, r2
 8006c76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c7c:	2b20      	cmp	r3, #32
 8006c7e:	d177      	bne.n	8006d70 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d002      	beq.n	8006c8c <HAL_UART_Transmit+0x24>
 8006c86:	88fb      	ldrh	r3, [r7, #6]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d101      	bne.n	8006c90 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e070      	b.n	8006d72 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2200      	movs	r2, #0
 8006c94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	2221      	movs	r2, #33	@ 0x21
 8006c9c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c9e:	f7fc f9fb 	bl	8003098 <HAL_GetTick>
 8006ca2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	88fa      	ldrh	r2, [r7, #6]
 8006ca8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	88fa      	ldrh	r2, [r7, #6]
 8006cb0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cbc:	d108      	bne.n	8006cd0 <HAL_UART_Transmit+0x68>
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	691b      	ldr	r3, [r3, #16]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d104      	bne.n	8006cd0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	61bb      	str	r3, [r7, #24]
 8006cce:	e003      	b.n	8006cd8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006cd8:	e02f      	b.n	8006d3a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	9300      	str	r3, [sp, #0]
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	2180      	movs	r1, #128	@ 0x80
 8006ce4:	68f8      	ldr	r0, [r7, #12]
 8006ce6:	f000 fedc 	bl	8007aa2 <UART_WaitOnFlagUntilTimeout>
 8006cea:	4603      	mov	r3, r0
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d004      	beq.n	8006cfa <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2220      	movs	r2, #32
 8006cf4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006cf6:	2303      	movs	r3, #3
 8006cf8:	e03b      	b.n	8006d72 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d10b      	bne.n	8006d18 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d00:	69bb      	ldr	r3, [r7, #24]
 8006d02:	881b      	ldrh	r3, [r3, #0]
 8006d04:	461a      	mov	r2, r3
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d0e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006d10:	69bb      	ldr	r3, [r7, #24]
 8006d12:	3302      	adds	r3, #2
 8006d14:	61bb      	str	r3, [r7, #24]
 8006d16:	e007      	b.n	8006d28 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d18:	69fb      	ldr	r3, [r7, #28]
 8006d1a:	781a      	ldrb	r2, [r3, #0]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006d22:	69fb      	ldr	r3, [r7, #28]
 8006d24:	3301      	adds	r3, #1
 8006d26:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006d2e:	b29b      	uxth	r3, r3
 8006d30:	3b01      	subs	r3, #1
 8006d32:	b29a      	uxth	r2, r3
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1c9      	bne.n	8006cda <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	9300      	str	r3, [sp, #0]
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	2140      	movs	r1, #64	@ 0x40
 8006d50:	68f8      	ldr	r0, [r7, #12]
 8006d52:	f000 fea6 	bl	8007aa2 <UART_WaitOnFlagUntilTimeout>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d004      	beq.n	8006d66 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2220      	movs	r2, #32
 8006d60:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006d62:	2303      	movs	r3, #3
 8006d64:	e005      	b.n	8006d72 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	2220      	movs	r2, #32
 8006d6a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	e000      	b.n	8006d72 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006d70:	2302      	movs	r3, #2
  }
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3720      	adds	r7, #32
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}

08006d7a <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d7a:	b580      	push	{r7, lr}
 8006d7c:	b08a      	sub	sp, #40	@ 0x28
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	60f8      	str	r0, [r7, #12]
 8006d82:	60b9      	str	r1, [r7, #8]
 8006d84:	4613      	mov	r3, r2
 8006d86:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d8e:	2b20      	cmp	r3, #32
 8006d90:	d132      	bne.n	8006df8 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d002      	beq.n	8006d9e <HAL_UART_Receive_IT+0x24>
 8006d98:	88fb      	ldrh	r3, [r7, #6]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d101      	bne.n	8006da2 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e02b      	b.n	8006dfa <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2200      	movs	r2, #0
 8006da6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d018      	beq.n	8006de8 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	e853 3f00 	ldrex	r3, [r3]
 8006dc2:	613b      	str	r3, [r7, #16]
   return(result);
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006dca:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	461a      	mov	r2, r3
 8006dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd4:	623b      	str	r3, [r7, #32]
 8006dd6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd8:	69f9      	ldr	r1, [r7, #28]
 8006dda:	6a3a      	ldr	r2, [r7, #32]
 8006ddc:	e841 2300 	strex	r3, r2, [r1]
 8006de0:	61bb      	str	r3, [r7, #24]
   return(result);
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d1e6      	bne.n	8006db6 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006de8:	88fb      	ldrh	r3, [r7, #6]
 8006dea:	461a      	mov	r2, r3
 8006dec:	68b9      	ldr	r1, [r7, #8]
 8006dee:	68f8      	ldr	r0, [r7, #12]
 8006df0:	f000 fec4 	bl	8007b7c <UART_Start_Receive_IT>
 8006df4:	4603      	mov	r3, r0
 8006df6:	e000      	b.n	8006dfa <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8006df8:	2302      	movs	r3, #2
  }
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3728      	adds	r7, #40	@ 0x28
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
	...

08006e04 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b0ba      	sub	sp, #232	@ 0xe8
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	69db      	ldr	r3, [r3, #28]
 8006e12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006e2a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006e2e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006e32:	4013      	ands	r3, r2
 8006e34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006e38:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d115      	bne.n	8006e6c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006e40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e44:	f003 0320 	and.w	r3, r3, #32
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d00f      	beq.n	8006e6c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006e4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e50:	f003 0320 	and.w	r3, r3, #32
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d009      	beq.n	8006e6c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	f000 8297 	beq.w	8007390 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	4798      	blx	r3
      }
      return;
 8006e6a:	e291      	b.n	8007390 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006e6c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	f000 8117 	beq.w	80070a4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006e76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e7a:	f003 0301 	and.w	r3, r3, #1
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d106      	bne.n	8006e90 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006e82:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006e86:	4b85      	ldr	r3, [pc, #532]	@ (800709c <HAL_UART_IRQHandler+0x298>)
 8006e88:	4013      	ands	r3, r2
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	f000 810a 	beq.w	80070a4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006e90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e94:	f003 0301 	and.w	r3, r3, #1
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d011      	beq.n	8006ec0 <HAL_UART_IRQHandler+0xbc>
 8006e9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ea0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d00b      	beq.n	8006ec0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	2201      	movs	r2, #1
 8006eae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006eb6:	f043 0201 	orr.w	r2, r3, #1
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ec0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ec4:	f003 0302 	and.w	r3, r3, #2
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d011      	beq.n	8006ef0 <HAL_UART_IRQHandler+0xec>
 8006ecc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ed0:	f003 0301 	and.w	r3, r3, #1
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d00b      	beq.n	8006ef0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	2202      	movs	r2, #2
 8006ede:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ee6:	f043 0204 	orr.w	r2, r3, #4
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ef0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ef4:	f003 0304 	and.w	r3, r3, #4
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d011      	beq.n	8006f20 <HAL_UART_IRQHandler+0x11c>
 8006efc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f00:	f003 0301 	and.w	r3, r3, #1
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d00b      	beq.n	8006f20 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	2204      	movs	r2, #4
 8006f0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f16:	f043 0202 	orr.w	r2, r3, #2
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006f20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f24:	f003 0308 	and.w	r3, r3, #8
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d017      	beq.n	8006f5c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006f2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f30:	f003 0320 	and.w	r3, r3, #32
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d105      	bne.n	8006f44 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006f38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f3c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d00b      	beq.n	8006f5c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	2208      	movs	r2, #8
 8006f4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f52:	f043 0208 	orr.w	r2, r3, #8
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006f5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d012      	beq.n	8006f8e <HAL_UART_IRQHandler+0x18a>
 8006f68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f6c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d00c      	beq.n	8006f8e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f7c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f84:	f043 0220 	orr.w	r2, r3, #32
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	f000 81fd 	beq.w	8007394 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006f9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f9e:	f003 0320 	and.w	r3, r3, #32
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d00d      	beq.n	8006fc2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006fa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006faa:	f003 0320 	and.w	r3, r3, #32
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d007      	beq.n	8006fc2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d003      	beq.n	8006fc2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006fc8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fd6:	2b40      	cmp	r3, #64	@ 0x40
 8006fd8:	d005      	beq.n	8006fe6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006fda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006fde:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d04f      	beq.n	8007086 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f000 fe8e 	bl	8007d08 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ff6:	2b40      	cmp	r3, #64	@ 0x40
 8006ff8:	d141      	bne.n	800707e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	3308      	adds	r3, #8
 8007000:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007004:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007008:	e853 3f00 	ldrex	r3, [r3]
 800700c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007010:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007014:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007018:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	3308      	adds	r3, #8
 8007022:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007026:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800702a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800702e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007032:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007036:	e841 2300 	strex	r3, r2, [r1]
 800703a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800703e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007042:	2b00      	cmp	r3, #0
 8007044:	d1d9      	bne.n	8006ffa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800704a:	2b00      	cmp	r3, #0
 800704c:	d013      	beq.n	8007076 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007052:	4a13      	ldr	r2, [pc, #76]	@ (80070a0 <HAL_UART_IRQHandler+0x29c>)
 8007054:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800705a:	4618      	mov	r0, r3
 800705c:	f7fc f9cd 	bl	80033fa <HAL_DMA_Abort_IT>
 8007060:	4603      	mov	r3, r0
 8007062:	2b00      	cmp	r3, #0
 8007064:	d017      	beq.n	8007096 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800706a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007070:	4610      	mov	r0, r2
 8007072:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007074:	e00f      	b.n	8007096 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f000 f9a0 	bl	80073bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800707c:	e00b      	b.n	8007096 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 f99c 	bl	80073bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007084:	e007      	b.n	8007096 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 f998 	bl	80073bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2200      	movs	r2, #0
 8007090:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007094:	e17e      	b.n	8007394 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007096:	bf00      	nop
    return;
 8007098:	e17c      	b.n	8007394 <HAL_UART_IRQHandler+0x590>
 800709a:	bf00      	nop
 800709c:	04000120 	.word	0x04000120
 80070a0:	08007dd1 	.word	0x08007dd1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	f040 814c 	bne.w	8007346 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80070ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070b2:	f003 0310 	and.w	r3, r3, #16
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	f000 8145 	beq.w	8007346 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80070bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070c0:	f003 0310 	and.w	r3, r3, #16
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	f000 813e 	beq.w	8007346 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	2210      	movs	r2, #16
 80070d0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	689b      	ldr	r3, [r3, #8]
 80070d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070dc:	2b40      	cmp	r3, #64	@ 0x40
 80070de:	f040 80b6 	bne.w	800724e <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80070ee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	f000 8150 	beq.w	8007398 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80070fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007102:	429a      	cmp	r2, r3
 8007104:	f080 8148 	bcs.w	8007398 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800710e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007116:	69db      	ldr	r3, [r3, #28]
 8007118:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800711c:	f000 8086 	beq.w	800722c <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007128:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800712c:	e853 3f00 	ldrex	r3, [r3]
 8007130:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007134:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007138:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800713c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	461a      	mov	r2, r3
 8007146:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800714a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800714e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007152:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007156:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800715a:	e841 2300 	strex	r3, r2, [r1]
 800715e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007162:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007166:	2b00      	cmp	r3, #0
 8007168:	d1da      	bne.n	8007120 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	3308      	adds	r3, #8
 8007170:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007172:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007174:	e853 3f00 	ldrex	r3, [r3]
 8007178:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800717a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800717c:	f023 0301 	bic.w	r3, r3, #1
 8007180:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	3308      	adds	r3, #8
 800718a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800718e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007192:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007194:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007196:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800719a:	e841 2300 	strex	r3, r2, [r1]
 800719e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80071a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d1e1      	bne.n	800716a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	3308      	adds	r3, #8
 80071ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071b0:	e853 3f00 	ldrex	r3, [r3]
 80071b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80071b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	3308      	adds	r3, #8
 80071c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80071ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80071cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80071d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80071d2:	e841 2300 	strex	r3, r2, [r1]
 80071d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80071d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d1e3      	bne.n	80071a6 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2220      	movs	r2, #32
 80071e2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2200      	movs	r2, #0
 80071ea:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071f4:	e853 3f00 	ldrex	r3, [r3]
 80071f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80071fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071fc:	f023 0310 	bic.w	r3, r3, #16
 8007200:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	461a      	mov	r2, r3
 800720a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800720e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007210:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007212:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007214:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007216:	e841 2300 	strex	r3, r2, [r1]
 800721a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800721c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800721e:	2b00      	cmp	r3, #0
 8007220:	d1e4      	bne.n	80071ec <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007226:	4618      	mov	r0, r3
 8007228:	f7fc f877 	bl	800331a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2202      	movs	r2, #2
 8007230:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800723e:	b29b      	uxth	r3, r3
 8007240:	1ad3      	subs	r3, r2, r3
 8007242:	b29b      	uxth	r3, r3
 8007244:	4619      	mov	r1, r3
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f000 f8c2 	bl	80073d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800724c:	e0a4      	b.n	8007398 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800725a:	b29b      	uxth	r3, r3
 800725c:	1ad3      	subs	r3, r2, r3
 800725e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007268:	b29b      	uxth	r3, r3
 800726a:	2b00      	cmp	r3, #0
 800726c:	f000 8096 	beq.w	800739c <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8007270:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007274:	2b00      	cmp	r3, #0
 8007276:	f000 8091 	beq.w	800739c <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007282:	e853 3f00 	ldrex	r3, [r3]
 8007286:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800728a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800728e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	461a      	mov	r2, r3
 8007298:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800729c:	647b      	str	r3, [r7, #68]	@ 0x44
 800729e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072a4:	e841 2300 	strex	r3, r2, [r1]
 80072a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d1e4      	bne.n	800727a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	3308      	adds	r3, #8
 80072b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ba:	e853 3f00 	ldrex	r3, [r3]
 80072be:	623b      	str	r3, [r7, #32]
   return(result);
 80072c0:	6a3b      	ldr	r3, [r7, #32]
 80072c2:	f023 0301 	bic.w	r3, r3, #1
 80072c6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	3308      	adds	r3, #8
 80072d0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80072d4:	633a      	str	r2, [r7, #48]	@ 0x30
 80072d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072dc:	e841 2300 	strex	r3, r2, [r1]
 80072e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80072e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d1e3      	bne.n	80072b0 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2220      	movs	r2, #32
 80072ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	e853 3f00 	ldrex	r3, [r3]
 8007308:	60fb      	str	r3, [r7, #12]
   return(result);
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f023 0310 	bic.w	r3, r3, #16
 8007310:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	461a      	mov	r2, r3
 800731a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800731e:	61fb      	str	r3, [r7, #28]
 8007320:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007322:	69b9      	ldr	r1, [r7, #24]
 8007324:	69fa      	ldr	r2, [r7, #28]
 8007326:	e841 2300 	strex	r3, r2, [r1]
 800732a:	617b      	str	r3, [r7, #20]
   return(result);
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d1e4      	bne.n	80072fc <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2202      	movs	r2, #2
 8007336:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007338:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800733c:	4619      	mov	r1, r3
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 f846 	bl	80073d0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007344:	e02a      	b.n	800739c <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800734a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800734e:	2b00      	cmp	r3, #0
 8007350:	d00e      	beq.n	8007370 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007352:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007356:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800735a:	2b00      	cmp	r3, #0
 800735c:	d008      	beq.n	8007370 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007362:	2b00      	cmp	r3, #0
 8007364:	d01c      	beq.n	80073a0 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	4798      	blx	r3
    }
    return;
 800736e:	e017      	b.n	80073a0 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007370:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007374:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007378:	2b00      	cmp	r3, #0
 800737a:	d012      	beq.n	80073a2 <HAL_UART_IRQHandler+0x59e>
 800737c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007380:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007384:	2b00      	cmp	r3, #0
 8007386:	d00c      	beq.n	80073a2 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f000 fd37 	bl	8007dfc <UART_EndTransmit_IT>
    return;
 800738e:	e008      	b.n	80073a2 <HAL_UART_IRQHandler+0x59e>
      return;
 8007390:	bf00      	nop
 8007392:	e006      	b.n	80073a2 <HAL_UART_IRQHandler+0x59e>
    return;
 8007394:	bf00      	nop
 8007396:	e004      	b.n	80073a2 <HAL_UART_IRQHandler+0x59e>
      return;
 8007398:	bf00      	nop
 800739a:	e002      	b.n	80073a2 <HAL_UART_IRQHandler+0x59e>
      return;
 800739c:	bf00      	nop
 800739e:	e000      	b.n	80073a2 <HAL_UART_IRQHandler+0x59e>
    return;
 80073a0:	bf00      	nop
  }

}
 80073a2:	37e8      	adds	r7, #232	@ 0xe8
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b083      	sub	sp, #12
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80073b0:	bf00      	nop
 80073b2:	370c      	adds	r7, #12
 80073b4:	46bd      	mov	sp, r7
 80073b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ba:	4770      	bx	lr

080073bc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073bc:	b480      	push	{r7}
 80073be:	b083      	sub	sp, #12
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80073c4:	bf00      	nop
 80073c6:	370c      	adds	r7, #12
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr

080073d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b083      	sub	sp, #12
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
 80073d8:	460b      	mov	r3, r1
 80073da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80073dc:	bf00      	nop
 80073de:	370c      	adds	r7, #12
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr

080073e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b088      	sub	sp, #32
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80073f0:	2300      	movs	r3, #0
 80073f2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	689a      	ldr	r2, [r3, #8]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	691b      	ldr	r3, [r3, #16]
 80073fc:	431a      	orrs	r2, r3
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	695b      	ldr	r3, [r3, #20]
 8007402:	431a      	orrs	r2, r3
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	69db      	ldr	r3, [r3, #28]
 8007408:	4313      	orrs	r3, r2
 800740a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	4ba6      	ldr	r3, [pc, #664]	@ (80076ac <UART_SetConfig+0x2c4>)
 8007414:	4013      	ands	r3, r2
 8007416:	687a      	ldr	r2, [r7, #4]
 8007418:	6812      	ldr	r2, [r2, #0]
 800741a:	6979      	ldr	r1, [r7, #20]
 800741c:	430b      	orrs	r3, r1
 800741e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	68da      	ldr	r2, [r3, #12]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	430a      	orrs	r2, r1
 8007434:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	699b      	ldr	r3, [r3, #24]
 800743a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6a1b      	ldr	r3, [r3, #32]
 8007440:	697a      	ldr	r2, [r7, #20]
 8007442:	4313      	orrs	r3, r2
 8007444:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	697a      	ldr	r2, [r7, #20]
 8007456:	430a      	orrs	r2, r1
 8007458:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a94      	ldr	r2, [pc, #592]	@ (80076b0 <UART_SetConfig+0x2c8>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d120      	bne.n	80074a6 <UART_SetConfig+0xbe>
 8007464:	4b93      	ldr	r3, [pc, #588]	@ (80076b4 <UART_SetConfig+0x2cc>)
 8007466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800746a:	f003 0303 	and.w	r3, r3, #3
 800746e:	2b03      	cmp	r3, #3
 8007470:	d816      	bhi.n	80074a0 <UART_SetConfig+0xb8>
 8007472:	a201      	add	r2, pc, #4	@ (adr r2, 8007478 <UART_SetConfig+0x90>)
 8007474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007478:	08007489 	.word	0x08007489
 800747c:	08007495 	.word	0x08007495
 8007480:	0800748f 	.word	0x0800748f
 8007484:	0800749b 	.word	0x0800749b
 8007488:	2301      	movs	r3, #1
 800748a:	77fb      	strb	r3, [r7, #31]
 800748c:	e150      	b.n	8007730 <UART_SetConfig+0x348>
 800748e:	2302      	movs	r3, #2
 8007490:	77fb      	strb	r3, [r7, #31]
 8007492:	e14d      	b.n	8007730 <UART_SetConfig+0x348>
 8007494:	2304      	movs	r3, #4
 8007496:	77fb      	strb	r3, [r7, #31]
 8007498:	e14a      	b.n	8007730 <UART_SetConfig+0x348>
 800749a:	2308      	movs	r3, #8
 800749c:	77fb      	strb	r3, [r7, #31]
 800749e:	e147      	b.n	8007730 <UART_SetConfig+0x348>
 80074a0:	2310      	movs	r3, #16
 80074a2:	77fb      	strb	r3, [r7, #31]
 80074a4:	e144      	b.n	8007730 <UART_SetConfig+0x348>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a83      	ldr	r2, [pc, #524]	@ (80076b8 <UART_SetConfig+0x2d0>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d132      	bne.n	8007516 <UART_SetConfig+0x12e>
 80074b0:	4b80      	ldr	r3, [pc, #512]	@ (80076b4 <UART_SetConfig+0x2cc>)
 80074b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074b6:	f003 030c 	and.w	r3, r3, #12
 80074ba:	2b0c      	cmp	r3, #12
 80074bc:	d828      	bhi.n	8007510 <UART_SetConfig+0x128>
 80074be:	a201      	add	r2, pc, #4	@ (adr r2, 80074c4 <UART_SetConfig+0xdc>)
 80074c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074c4:	080074f9 	.word	0x080074f9
 80074c8:	08007511 	.word	0x08007511
 80074cc:	08007511 	.word	0x08007511
 80074d0:	08007511 	.word	0x08007511
 80074d4:	08007505 	.word	0x08007505
 80074d8:	08007511 	.word	0x08007511
 80074dc:	08007511 	.word	0x08007511
 80074e0:	08007511 	.word	0x08007511
 80074e4:	080074ff 	.word	0x080074ff
 80074e8:	08007511 	.word	0x08007511
 80074ec:	08007511 	.word	0x08007511
 80074f0:	08007511 	.word	0x08007511
 80074f4:	0800750b 	.word	0x0800750b
 80074f8:	2300      	movs	r3, #0
 80074fa:	77fb      	strb	r3, [r7, #31]
 80074fc:	e118      	b.n	8007730 <UART_SetConfig+0x348>
 80074fe:	2302      	movs	r3, #2
 8007500:	77fb      	strb	r3, [r7, #31]
 8007502:	e115      	b.n	8007730 <UART_SetConfig+0x348>
 8007504:	2304      	movs	r3, #4
 8007506:	77fb      	strb	r3, [r7, #31]
 8007508:	e112      	b.n	8007730 <UART_SetConfig+0x348>
 800750a:	2308      	movs	r3, #8
 800750c:	77fb      	strb	r3, [r7, #31]
 800750e:	e10f      	b.n	8007730 <UART_SetConfig+0x348>
 8007510:	2310      	movs	r3, #16
 8007512:	77fb      	strb	r3, [r7, #31]
 8007514:	e10c      	b.n	8007730 <UART_SetConfig+0x348>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a68      	ldr	r2, [pc, #416]	@ (80076bc <UART_SetConfig+0x2d4>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d120      	bne.n	8007562 <UART_SetConfig+0x17a>
 8007520:	4b64      	ldr	r3, [pc, #400]	@ (80076b4 <UART_SetConfig+0x2cc>)
 8007522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007526:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800752a:	2b30      	cmp	r3, #48	@ 0x30
 800752c:	d013      	beq.n	8007556 <UART_SetConfig+0x16e>
 800752e:	2b30      	cmp	r3, #48	@ 0x30
 8007530:	d814      	bhi.n	800755c <UART_SetConfig+0x174>
 8007532:	2b20      	cmp	r3, #32
 8007534:	d009      	beq.n	800754a <UART_SetConfig+0x162>
 8007536:	2b20      	cmp	r3, #32
 8007538:	d810      	bhi.n	800755c <UART_SetConfig+0x174>
 800753a:	2b00      	cmp	r3, #0
 800753c:	d002      	beq.n	8007544 <UART_SetConfig+0x15c>
 800753e:	2b10      	cmp	r3, #16
 8007540:	d006      	beq.n	8007550 <UART_SetConfig+0x168>
 8007542:	e00b      	b.n	800755c <UART_SetConfig+0x174>
 8007544:	2300      	movs	r3, #0
 8007546:	77fb      	strb	r3, [r7, #31]
 8007548:	e0f2      	b.n	8007730 <UART_SetConfig+0x348>
 800754a:	2302      	movs	r3, #2
 800754c:	77fb      	strb	r3, [r7, #31]
 800754e:	e0ef      	b.n	8007730 <UART_SetConfig+0x348>
 8007550:	2304      	movs	r3, #4
 8007552:	77fb      	strb	r3, [r7, #31]
 8007554:	e0ec      	b.n	8007730 <UART_SetConfig+0x348>
 8007556:	2308      	movs	r3, #8
 8007558:	77fb      	strb	r3, [r7, #31]
 800755a:	e0e9      	b.n	8007730 <UART_SetConfig+0x348>
 800755c:	2310      	movs	r3, #16
 800755e:	77fb      	strb	r3, [r7, #31]
 8007560:	e0e6      	b.n	8007730 <UART_SetConfig+0x348>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a56      	ldr	r2, [pc, #344]	@ (80076c0 <UART_SetConfig+0x2d8>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d120      	bne.n	80075ae <UART_SetConfig+0x1c6>
 800756c:	4b51      	ldr	r3, [pc, #324]	@ (80076b4 <UART_SetConfig+0x2cc>)
 800756e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007572:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007576:	2bc0      	cmp	r3, #192	@ 0xc0
 8007578:	d013      	beq.n	80075a2 <UART_SetConfig+0x1ba>
 800757a:	2bc0      	cmp	r3, #192	@ 0xc0
 800757c:	d814      	bhi.n	80075a8 <UART_SetConfig+0x1c0>
 800757e:	2b80      	cmp	r3, #128	@ 0x80
 8007580:	d009      	beq.n	8007596 <UART_SetConfig+0x1ae>
 8007582:	2b80      	cmp	r3, #128	@ 0x80
 8007584:	d810      	bhi.n	80075a8 <UART_SetConfig+0x1c0>
 8007586:	2b00      	cmp	r3, #0
 8007588:	d002      	beq.n	8007590 <UART_SetConfig+0x1a8>
 800758a:	2b40      	cmp	r3, #64	@ 0x40
 800758c:	d006      	beq.n	800759c <UART_SetConfig+0x1b4>
 800758e:	e00b      	b.n	80075a8 <UART_SetConfig+0x1c0>
 8007590:	2300      	movs	r3, #0
 8007592:	77fb      	strb	r3, [r7, #31]
 8007594:	e0cc      	b.n	8007730 <UART_SetConfig+0x348>
 8007596:	2302      	movs	r3, #2
 8007598:	77fb      	strb	r3, [r7, #31]
 800759a:	e0c9      	b.n	8007730 <UART_SetConfig+0x348>
 800759c:	2304      	movs	r3, #4
 800759e:	77fb      	strb	r3, [r7, #31]
 80075a0:	e0c6      	b.n	8007730 <UART_SetConfig+0x348>
 80075a2:	2308      	movs	r3, #8
 80075a4:	77fb      	strb	r3, [r7, #31]
 80075a6:	e0c3      	b.n	8007730 <UART_SetConfig+0x348>
 80075a8:	2310      	movs	r3, #16
 80075aa:	77fb      	strb	r3, [r7, #31]
 80075ac:	e0c0      	b.n	8007730 <UART_SetConfig+0x348>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4a44      	ldr	r2, [pc, #272]	@ (80076c4 <UART_SetConfig+0x2dc>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d125      	bne.n	8007604 <UART_SetConfig+0x21c>
 80075b8:	4b3e      	ldr	r3, [pc, #248]	@ (80076b4 <UART_SetConfig+0x2cc>)
 80075ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075c6:	d017      	beq.n	80075f8 <UART_SetConfig+0x210>
 80075c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075cc:	d817      	bhi.n	80075fe <UART_SetConfig+0x216>
 80075ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075d2:	d00b      	beq.n	80075ec <UART_SetConfig+0x204>
 80075d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075d8:	d811      	bhi.n	80075fe <UART_SetConfig+0x216>
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d003      	beq.n	80075e6 <UART_SetConfig+0x1fe>
 80075de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075e2:	d006      	beq.n	80075f2 <UART_SetConfig+0x20a>
 80075e4:	e00b      	b.n	80075fe <UART_SetConfig+0x216>
 80075e6:	2300      	movs	r3, #0
 80075e8:	77fb      	strb	r3, [r7, #31]
 80075ea:	e0a1      	b.n	8007730 <UART_SetConfig+0x348>
 80075ec:	2302      	movs	r3, #2
 80075ee:	77fb      	strb	r3, [r7, #31]
 80075f0:	e09e      	b.n	8007730 <UART_SetConfig+0x348>
 80075f2:	2304      	movs	r3, #4
 80075f4:	77fb      	strb	r3, [r7, #31]
 80075f6:	e09b      	b.n	8007730 <UART_SetConfig+0x348>
 80075f8:	2308      	movs	r3, #8
 80075fa:	77fb      	strb	r3, [r7, #31]
 80075fc:	e098      	b.n	8007730 <UART_SetConfig+0x348>
 80075fe:	2310      	movs	r3, #16
 8007600:	77fb      	strb	r3, [r7, #31]
 8007602:	e095      	b.n	8007730 <UART_SetConfig+0x348>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a2f      	ldr	r2, [pc, #188]	@ (80076c8 <UART_SetConfig+0x2e0>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d125      	bne.n	800765a <UART_SetConfig+0x272>
 800760e:	4b29      	ldr	r3, [pc, #164]	@ (80076b4 <UART_SetConfig+0x2cc>)
 8007610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007614:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007618:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800761c:	d017      	beq.n	800764e <UART_SetConfig+0x266>
 800761e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007622:	d817      	bhi.n	8007654 <UART_SetConfig+0x26c>
 8007624:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007628:	d00b      	beq.n	8007642 <UART_SetConfig+0x25a>
 800762a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800762e:	d811      	bhi.n	8007654 <UART_SetConfig+0x26c>
 8007630:	2b00      	cmp	r3, #0
 8007632:	d003      	beq.n	800763c <UART_SetConfig+0x254>
 8007634:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007638:	d006      	beq.n	8007648 <UART_SetConfig+0x260>
 800763a:	e00b      	b.n	8007654 <UART_SetConfig+0x26c>
 800763c:	2301      	movs	r3, #1
 800763e:	77fb      	strb	r3, [r7, #31]
 8007640:	e076      	b.n	8007730 <UART_SetConfig+0x348>
 8007642:	2302      	movs	r3, #2
 8007644:	77fb      	strb	r3, [r7, #31]
 8007646:	e073      	b.n	8007730 <UART_SetConfig+0x348>
 8007648:	2304      	movs	r3, #4
 800764a:	77fb      	strb	r3, [r7, #31]
 800764c:	e070      	b.n	8007730 <UART_SetConfig+0x348>
 800764e:	2308      	movs	r3, #8
 8007650:	77fb      	strb	r3, [r7, #31]
 8007652:	e06d      	b.n	8007730 <UART_SetConfig+0x348>
 8007654:	2310      	movs	r3, #16
 8007656:	77fb      	strb	r3, [r7, #31]
 8007658:	e06a      	b.n	8007730 <UART_SetConfig+0x348>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4a1b      	ldr	r2, [pc, #108]	@ (80076cc <UART_SetConfig+0x2e4>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d138      	bne.n	80076d6 <UART_SetConfig+0x2ee>
 8007664:	4b13      	ldr	r3, [pc, #76]	@ (80076b4 <UART_SetConfig+0x2cc>)
 8007666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800766a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800766e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007672:	d017      	beq.n	80076a4 <UART_SetConfig+0x2bc>
 8007674:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007678:	d82a      	bhi.n	80076d0 <UART_SetConfig+0x2e8>
 800767a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800767e:	d00b      	beq.n	8007698 <UART_SetConfig+0x2b0>
 8007680:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007684:	d824      	bhi.n	80076d0 <UART_SetConfig+0x2e8>
 8007686:	2b00      	cmp	r3, #0
 8007688:	d003      	beq.n	8007692 <UART_SetConfig+0x2aa>
 800768a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800768e:	d006      	beq.n	800769e <UART_SetConfig+0x2b6>
 8007690:	e01e      	b.n	80076d0 <UART_SetConfig+0x2e8>
 8007692:	2300      	movs	r3, #0
 8007694:	77fb      	strb	r3, [r7, #31]
 8007696:	e04b      	b.n	8007730 <UART_SetConfig+0x348>
 8007698:	2302      	movs	r3, #2
 800769a:	77fb      	strb	r3, [r7, #31]
 800769c:	e048      	b.n	8007730 <UART_SetConfig+0x348>
 800769e:	2304      	movs	r3, #4
 80076a0:	77fb      	strb	r3, [r7, #31]
 80076a2:	e045      	b.n	8007730 <UART_SetConfig+0x348>
 80076a4:	2308      	movs	r3, #8
 80076a6:	77fb      	strb	r3, [r7, #31]
 80076a8:	e042      	b.n	8007730 <UART_SetConfig+0x348>
 80076aa:	bf00      	nop
 80076ac:	efff69f3 	.word	0xefff69f3
 80076b0:	40011000 	.word	0x40011000
 80076b4:	40023800 	.word	0x40023800
 80076b8:	40004400 	.word	0x40004400
 80076bc:	40004800 	.word	0x40004800
 80076c0:	40004c00 	.word	0x40004c00
 80076c4:	40005000 	.word	0x40005000
 80076c8:	40011400 	.word	0x40011400
 80076cc:	40007800 	.word	0x40007800
 80076d0:	2310      	movs	r3, #16
 80076d2:	77fb      	strb	r3, [r7, #31]
 80076d4:	e02c      	b.n	8007730 <UART_SetConfig+0x348>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a72      	ldr	r2, [pc, #456]	@ (80078a4 <UART_SetConfig+0x4bc>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d125      	bne.n	800772c <UART_SetConfig+0x344>
 80076e0:	4b71      	ldr	r3, [pc, #452]	@ (80078a8 <UART_SetConfig+0x4c0>)
 80076e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076e6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80076ea:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80076ee:	d017      	beq.n	8007720 <UART_SetConfig+0x338>
 80076f0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80076f4:	d817      	bhi.n	8007726 <UART_SetConfig+0x33e>
 80076f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076fa:	d00b      	beq.n	8007714 <UART_SetConfig+0x32c>
 80076fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007700:	d811      	bhi.n	8007726 <UART_SetConfig+0x33e>
 8007702:	2b00      	cmp	r3, #0
 8007704:	d003      	beq.n	800770e <UART_SetConfig+0x326>
 8007706:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800770a:	d006      	beq.n	800771a <UART_SetConfig+0x332>
 800770c:	e00b      	b.n	8007726 <UART_SetConfig+0x33e>
 800770e:	2300      	movs	r3, #0
 8007710:	77fb      	strb	r3, [r7, #31]
 8007712:	e00d      	b.n	8007730 <UART_SetConfig+0x348>
 8007714:	2302      	movs	r3, #2
 8007716:	77fb      	strb	r3, [r7, #31]
 8007718:	e00a      	b.n	8007730 <UART_SetConfig+0x348>
 800771a:	2304      	movs	r3, #4
 800771c:	77fb      	strb	r3, [r7, #31]
 800771e:	e007      	b.n	8007730 <UART_SetConfig+0x348>
 8007720:	2308      	movs	r3, #8
 8007722:	77fb      	strb	r3, [r7, #31]
 8007724:	e004      	b.n	8007730 <UART_SetConfig+0x348>
 8007726:	2310      	movs	r3, #16
 8007728:	77fb      	strb	r3, [r7, #31]
 800772a:	e001      	b.n	8007730 <UART_SetConfig+0x348>
 800772c:	2310      	movs	r3, #16
 800772e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	69db      	ldr	r3, [r3, #28]
 8007734:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007738:	d15b      	bne.n	80077f2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800773a:	7ffb      	ldrb	r3, [r7, #31]
 800773c:	2b08      	cmp	r3, #8
 800773e:	d828      	bhi.n	8007792 <UART_SetConfig+0x3aa>
 8007740:	a201      	add	r2, pc, #4	@ (adr r2, 8007748 <UART_SetConfig+0x360>)
 8007742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007746:	bf00      	nop
 8007748:	0800776d 	.word	0x0800776d
 800774c:	08007775 	.word	0x08007775
 8007750:	0800777d 	.word	0x0800777d
 8007754:	08007793 	.word	0x08007793
 8007758:	08007783 	.word	0x08007783
 800775c:	08007793 	.word	0x08007793
 8007760:	08007793 	.word	0x08007793
 8007764:	08007793 	.word	0x08007793
 8007768:	0800778b 	.word	0x0800778b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800776c:	f7fd fa4c 	bl	8004c08 <HAL_RCC_GetPCLK1Freq>
 8007770:	61b8      	str	r0, [r7, #24]
        break;
 8007772:	e013      	b.n	800779c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007774:	f7fd fa5c 	bl	8004c30 <HAL_RCC_GetPCLK2Freq>
 8007778:	61b8      	str	r0, [r7, #24]
        break;
 800777a:	e00f      	b.n	800779c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800777c:	4b4b      	ldr	r3, [pc, #300]	@ (80078ac <UART_SetConfig+0x4c4>)
 800777e:	61bb      	str	r3, [r7, #24]
        break;
 8007780:	e00c      	b.n	800779c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007782:	f7fd f92f 	bl	80049e4 <HAL_RCC_GetSysClockFreq>
 8007786:	61b8      	str	r0, [r7, #24]
        break;
 8007788:	e008      	b.n	800779c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800778a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800778e:	61bb      	str	r3, [r7, #24]
        break;
 8007790:	e004      	b.n	800779c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007792:	2300      	movs	r3, #0
 8007794:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007796:	2301      	movs	r3, #1
 8007798:	77bb      	strb	r3, [r7, #30]
        break;
 800779a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800779c:	69bb      	ldr	r3, [r7, #24]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d074      	beq.n	800788c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80077a2:	69bb      	ldr	r3, [r7, #24]
 80077a4:	005a      	lsls	r2, r3, #1
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	085b      	lsrs	r3, r3, #1
 80077ac:	441a      	add	r2, r3
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80077b6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	2b0f      	cmp	r3, #15
 80077bc:	d916      	bls.n	80077ec <UART_SetConfig+0x404>
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077c4:	d212      	bcs.n	80077ec <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	f023 030f 	bic.w	r3, r3, #15
 80077ce:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	085b      	lsrs	r3, r3, #1
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	f003 0307 	and.w	r3, r3, #7
 80077da:	b29a      	uxth	r2, r3
 80077dc:	89fb      	ldrh	r3, [r7, #14]
 80077de:	4313      	orrs	r3, r2
 80077e0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	89fa      	ldrh	r2, [r7, #14]
 80077e8:	60da      	str	r2, [r3, #12]
 80077ea:	e04f      	b.n	800788c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	77bb      	strb	r3, [r7, #30]
 80077f0:	e04c      	b.n	800788c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80077f2:	7ffb      	ldrb	r3, [r7, #31]
 80077f4:	2b08      	cmp	r3, #8
 80077f6:	d828      	bhi.n	800784a <UART_SetConfig+0x462>
 80077f8:	a201      	add	r2, pc, #4	@ (adr r2, 8007800 <UART_SetConfig+0x418>)
 80077fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077fe:	bf00      	nop
 8007800:	08007825 	.word	0x08007825
 8007804:	0800782d 	.word	0x0800782d
 8007808:	08007835 	.word	0x08007835
 800780c:	0800784b 	.word	0x0800784b
 8007810:	0800783b 	.word	0x0800783b
 8007814:	0800784b 	.word	0x0800784b
 8007818:	0800784b 	.word	0x0800784b
 800781c:	0800784b 	.word	0x0800784b
 8007820:	08007843 	.word	0x08007843
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007824:	f7fd f9f0 	bl	8004c08 <HAL_RCC_GetPCLK1Freq>
 8007828:	61b8      	str	r0, [r7, #24]
        break;
 800782a:	e013      	b.n	8007854 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800782c:	f7fd fa00 	bl	8004c30 <HAL_RCC_GetPCLK2Freq>
 8007830:	61b8      	str	r0, [r7, #24]
        break;
 8007832:	e00f      	b.n	8007854 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007834:	4b1d      	ldr	r3, [pc, #116]	@ (80078ac <UART_SetConfig+0x4c4>)
 8007836:	61bb      	str	r3, [r7, #24]
        break;
 8007838:	e00c      	b.n	8007854 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800783a:	f7fd f8d3 	bl	80049e4 <HAL_RCC_GetSysClockFreq>
 800783e:	61b8      	str	r0, [r7, #24]
        break;
 8007840:	e008      	b.n	8007854 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007842:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007846:	61bb      	str	r3, [r7, #24]
        break;
 8007848:	e004      	b.n	8007854 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800784a:	2300      	movs	r3, #0
 800784c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	77bb      	strb	r3, [r7, #30]
        break;
 8007852:	bf00      	nop
    }

    if (pclk != 0U)
 8007854:	69bb      	ldr	r3, [r7, #24]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d018      	beq.n	800788c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	085a      	lsrs	r2, r3, #1
 8007860:	69bb      	ldr	r3, [r7, #24]
 8007862:	441a      	add	r2, r3
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	fbb2 f3f3 	udiv	r3, r2, r3
 800786c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	2b0f      	cmp	r3, #15
 8007872:	d909      	bls.n	8007888 <UART_SetConfig+0x4a0>
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800787a:	d205      	bcs.n	8007888 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	b29a      	uxth	r2, r3
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	60da      	str	r2, [r3, #12]
 8007886:	e001      	b.n	800788c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007888:	2301      	movs	r3, #1
 800788a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2200      	movs	r2, #0
 8007890:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007898:	7fbb      	ldrb	r3, [r7, #30]
}
 800789a:	4618      	mov	r0, r3
 800789c:	3720      	adds	r7, #32
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop
 80078a4:	40007c00 	.word	0x40007c00
 80078a8:	40023800 	.word	0x40023800
 80078ac:	00f42400 	.word	0x00f42400

080078b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b083      	sub	sp, #12
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078bc:	f003 0308 	and.w	r3, r3, #8
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d00a      	beq.n	80078da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	685b      	ldr	r3, [r3, #4]
 80078ca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	430a      	orrs	r2, r1
 80078d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078de:	f003 0301 	and.w	r3, r3, #1
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d00a      	beq.n	80078fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	685b      	ldr	r3, [r3, #4]
 80078ec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	430a      	orrs	r2, r1
 80078fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007900:	f003 0302 	and.w	r3, r3, #2
 8007904:	2b00      	cmp	r3, #0
 8007906:	d00a      	beq.n	800791e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	685b      	ldr	r3, [r3, #4]
 800790e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	430a      	orrs	r2, r1
 800791c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007922:	f003 0304 	and.w	r3, r3, #4
 8007926:	2b00      	cmp	r3, #0
 8007928:	d00a      	beq.n	8007940 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	430a      	orrs	r2, r1
 800793e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007944:	f003 0310 	and.w	r3, r3, #16
 8007948:	2b00      	cmp	r3, #0
 800794a:	d00a      	beq.n	8007962 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	689b      	ldr	r3, [r3, #8]
 8007952:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	430a      	orrs	r2, r1
 8007960:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007966:	f003 0320 	and.w	r3, r3, #32
 800796a:	2b00      	cmp	r3, #0
 800796c:	d00a      	beq.n	8007984 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	430a      	orrs	r2, r1
 8007982:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800798c:	2b00      	cmp	r3, #0
 800798e:	d01a      	beq.n	80079c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	430a      	orrs	r2, r1
 80079a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80079ae:	d10a      	bne.n	80079c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	430a      	orrs	r2, r1
 80079c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d00a      	beq.n	80079e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	430a      	orrs	r2, r1
 80079e6:	605a      	str	r2, [r3, #4]
  }
}
 80079e8:	bf00      	nop
 80079ea:	370c      	adds	r7, #12
 80079ec:	46bd      	mov	sp, r7
 80079ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f2:	4770      	bx	lr

080079f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b08c      	sub	sp, #48	@ 0x30
 80079f8:	af02      	add	r7, sp, #8
 80079fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2200      	movs	r2, #0
 8007a00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a04:	f7fb fb48 	bl	8003098 <HAL_GetTick>
 8007a08:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f003 0308 	and.w	r3, r3, #8
 8007a14:	2b08      	cmp	r3, #8
 8007a16:	d12e      	bne.n	8007a76 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a18:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a1c:	9300      	str	r3, [sp, #0]
 8007a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a20:	2200      	movs	r2, #0
 8007a22:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f000 f83b 	bl	8007aa2 <UART_WaitOnFlagUntilTimeout>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d021      	beq.n	8007a76 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	e853 3f00 	ldrex	r3, [r3]
 8007a3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a46:	623b      	str	r3, [r7, #32]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	6a3b      	ldr	r3, [r7, #32]
 8007a50:	61fb      	str	r3, [r7, #28]
 8007a52:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a54:	69b9      	ldr	r1, [r7, #24]
 8007a56:	69fa      	ldr	r2, [r7, #28]
 8007a58:	e841 2300 	strex	r3, r2, [r1]
 8007a5c:	617b      	str	r3, [r7, #20]
   return(result);
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d1e6      	bne.n	8007a32 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2220      	movs	r2, #32
 8007a68:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a72:	2303      	movs	r3, #3
 8007a74:	e011      	b.n	8007a9a <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2220      	movs	r2, #32
 8007a7a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2220      	movs	r2, #32
 8007a80:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2200      	movs	r2, #0
 8007a88:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2200      	movs	r2, #0
 8007a94:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007a98:	2300      	movs	r3, #0
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3728      	adds	r7, #40	@ 0x28
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}

08007aa2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007aa2:	b580      	push	{r7, lr}
 8007aa4:	b084      	sub	sp, #16
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	60f8      	str	r0, [r7, #12]
 8007aaa:	60b9      	str	r1, [r7, #8]
 8007aac:	603b      	str	r3, [r7, #0]
 8007aae:	4613      	mov	r3, r2
 8007ab0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ab2:	e04f      	b.n	8007b54 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ab4:	69bb      	ldr	r3, [r7, #24]
 8007ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aba:	d04b      	beq.n	8007b54 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007abc:	f7fb faec 	bl	8003098 <HAL_GetTick>
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	1ad3      	subs	r3, r2, r3
 8007ac6:	69ba      	ldr	r2, [r7, #24]
 8007ac8:	429a      	cmp	r2, r3
 8007aca:	d302      	bcc.n	8007ad2 <UART_WaitOnFlagUntilTimeout+0x30>
 8007acc:	69bb      	ldr	r3, [r7, #24]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d101      	bne.n	8007ad6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ad2:	2303      	movs	r3, #3
 8007ad4:	e04e      	b.n	8007b74 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f003 0304 	and.w	r3, r3, #4
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d037      	beq.n	8007b54 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	2b80      	cmp	r3, #128	@ 0x80
 8007ae8:	d034      	beq.n	8007b54 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	2b40      	cmp	r3, #64	@ 0x40
 8007aee:	d031      	beq.n	8007b54 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	69db      	ldr	r3, [r3, #28]
 8007af6:	f003 0308 	and.w	r3, r3, #8
 8007afa:	2b08      	cmp	r3, #8
 8007afc:	d110      	bne.n	8007b20 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	2208      	movs	r2, #8
 8007b04:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b06:	68f8      	ldr	r0, [r7, #12]
 8007b08:	f000 f8fe 	bl	8007d08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2208      	movs	r2, #8
 8007b10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2200      	movs	r2, #0
 8007b18:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e029      	b.n	8007b74 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	69db      	ldr	r3, [r3, #28]
 8007b26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b2e:	d111      	bne.n	8007b54 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007b38:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b3a:	68f8      	ldr	r0, [r7, #12]
 8007b3c:	f000 f8e4 	bl	8007d08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2220      	movs	r2, #32
 8007b44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007b50:	2303      	movs	r3, #3
 8007b52:	e00f      	b.n	8007b74 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	69da      	ldr	r2, [r3, #28]
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	4013      	ands	r3, r2
 8007b5e:	68ba      	ldr	r2, [r7, #8]
 8007b60:	429a      	cmp	r2, r3
 8007b62:	bf0c      	ite	eq
 8007b64:	2301      	moveq	r3, #1
 8007b66:	2300      	movne	r3, #0
 8007b68:	b2db      	uxtb	r3, r3
 8007b6a:	461a      	mov	r2, r3
 8007b6c:	79fb      	ldrb	r3, [r7, #7]
 8007b6e:	429a      	cmp	r2, r3
 8007b70:	d0a0      	beq.n	8007ab4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b72:	2300      	movs	r3, #0
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3710      	adds	r7, #16
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}

08007b7c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b097      	sub	sp, #92	@ 0x5c
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	60f8      	str	r0, [r7, #12]
 8007b84:	60b9      	str	r1, [r7, #8]
 8007b86:	4613      	mov	r3, r2
 8007b88:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	68ba      	ldr	r2, [r7, #8]
 8007b8e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	88fa      	ldrh	r2, [r7, #6]
 8007b94:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	88fa      	ldrh	r2, [r7, #6]
 8007b9c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007bae:	d10e      	bne.n	8007bce <UART_Start_Receive_IT+0x52>
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	691b      	ldr	r3, [r3, #16]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d105      	bne.n	8007bc4 <UART_Start_Receive_IT+0x48>
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007bbe:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007bc2:	e02d      	b.n	8007c20 <UART_Start_Receive_IT+0xa4>
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	22ff      	movs	r2, #255	@ 0xff
 8007bc8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007bcc:	e028      	b.n	8007c20 <UART_Start_Receive_IT+0xa4>
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d10d      	bne.n	8007bf2 <UART_Start_Receive_IT+0x76>
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	691b      	ldr	r3, [r3, #16]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d104      	bne.n	8007be8 <UART_Start_Receive_IT+0x6c>
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	22ff      	movs	r2, #255	@ 0xff
 8007be2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007be6:	e01b      	b.n	8007c20 <UART_Start_Receive_IT+0xa4>
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	227f      	movs	r2, #127	@ 0x7f
 8007bec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007bf0:	e016      	b.n	8007c20 <UART_Start_Receive_IT+0xa4>
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	689b      	ldr	r3, [r3, #8]
 8007bf6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007bfa:	d10d      	bne.n	8007c18 <UART_Start_Receive_IT+0x9c>
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	691b      	ldr	r3, [r3, #16]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d104      	bne.n	8007c0e <UART_Start_Receive_IT+0x92>
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	227f      	movs	r2, #127	@ 0x7f
 8007c08:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007c0c:	e008      	b.n	8007c20 <UART_Start_Receive_IT+0xa4>
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	223f      	movs	r2, #63	@ 0x3f
 8007c12:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007c16:	e003      	b.n	8007c20 <UART_Start_Receive_IT+0xa4>
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2222      	movs	r2, #34	@ 0x22
 8007c2c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	3308      	adds	r3, #8
 8007c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c3a:	e853 3f00 	ldrex	r3, [r3]
 8007c3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c42:	f043 0301 	orr.w	r3, r3, #1
 8007c46:	657b      	str	r3, [r7, #84]	@ 0x54
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	3308      	adds	r3, #8
 8007c4e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007c50:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007c52:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c54:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007c56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c58:	e841 2300 	strex	r3, r2, [r1]
 8007c5c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007c5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d1e5      	bne.n	8007c30 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	689b      	ldr	r3, [r3, #8]
 8007c68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c6c:	d107      	bne.n	8007c7e <UART_Start_Receive_IT+0x102>
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	691b      	ldr	r3, [r3, #16]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d103      	bne.n	8007c7e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	4a21      	ldr	r2, [pc, #132]	@ (8007d00 <UART_Start_Receive_IT+0x184>)
 8007c7a:	669a      	str	r2, [r3, #104]	@ 0x68
 8007c7c:	e002      	b.n	8007c84 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	4a20      	ldr	r2, [pc, #128]	@ (8007d04 <UART_Start_Receive_IT+0x188>)
 8007c82:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	691b      	ldr	r3, [r3, #16]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d019      	beq.n	8007cc0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c94:	e853 3f00 	ldrex	r3, [r3]
 8007c98:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c9c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007ca0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	461a      	mov	r2, r3
 8007ca8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007caa:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cac:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007cb0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007cb2:	e841 2300 	strex	r3, r2, [r1]
 8007cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d1e6      	bne.n	8007c8c <UART_Start_Receive_IT+0x110>
 8007cbe:	e018      	b.n	8007cf2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	e853 3f00 	ldrex	r3, [r3]
 8007ccc:	613b      	str	r3, [r7, #16]
   return(result);
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	f043 0320 	orr.w	r3, r3, #32
 8007cd4:	653b      	str	r3, [r7, #80]	@ 0x50
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	461a      	mov	r2, r3
 8007cdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007cde:	623b      	str	r3, [r7, #32]
 8007ce0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce2:	69f9      	ldr	r1, [r7, #28]
 8007ce4:	6a3a      	ldr	r2, [r7, #32]
 8007ce6:	e841 2300 	strex	r3, r2, [r1]
 8007cea:	61bb      	str	r3, [r7, #24]
   return(result);
 8007cec:	69bb      	ldr	r3, [r7, #24]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d1e6      	bne.n	8007cc0 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8007cf2:	2300      	movs	r3, #0
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	375c      	adds	r7, #92	@ 0x5c
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfe:	4770      	bx	lr
 8007d00:	08007ff9 	.word	0x08007ff9
 8007d04:	08007e51 	.word	0x08007e51

08007d08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007d08:	b480      	push	{r7}
 8007d0a:	b095      	sub	sp, #84	@ 0x54
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d18:	e853 3f00 	ldrex	r3, [r3]
 8007d1c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	461a      	mov	r2, r3
 8007d2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d30:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d32:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007d34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007d36:	e841 2300 	strex	r3, r2, [r1]
 8007d3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d1e6      	bne.n	8007d10 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	3308      	adds	r3, #8
 8007d48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d4a:	6a3b      	ldr	r3, [r7, #32]
 8007d4c:	e853 3f00 	ldrex	r3, [r3]
 8007d50:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d52:	69fb      	ldr	r3, [r7, #28]
 8007d54:	f023 0301 	bic.w	r3, r3, #1
 8007d58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	3308      	adds	r3, #8
 8007d60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007d64:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d6a:	e841 2300 	strex	r3, r2, [r1]
 8007d6e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d1e5      	bne.n	8007d42 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d7a:	2b01      	cmp	r3, #1
 8007d7c:	d118      	bne.n	8007db0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	e853 3f00 	ldrex	r3, [r3]
 8007d8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	f023 0310 	bic.w	r3, r3, #16
 8007d92:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	461a      	mov	r2, r3
 8007d9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d9c:	61bb      	str	r3, [r7, #24]
 8007d9e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007da0:	6979      	ldr	r1, [r7, #20]
 8007da2:	69ba      	ldr	r2, [r7, #24]
 8007da4:	e841 2300 	strex	r3, r2, [r1]
 8007da8:	613b      	str	r3, [r7, #16]
   return(result);
 8007daa:	693b      	ldr	r3, [r7, #16]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d1e6      	bne.n	8007d7e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2220      	movs	r2, #32
 8007db4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007dc4:	bf00      	nop
 8007dc6:	3754      	adds	r7, #84	@ 0x54
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr

08007dd0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b084      	sub	sp, #16
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ddc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2200      	movs	r2, #0
 8007de2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2200      	movs	r2, #0
 8007dea:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007dee:	68f8      	ldr	r0, [r7, #12]
 8007df0:	f7ff fae4 	bl	80073bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007df4:	bf00      	nop
 8007df6:	3710      	adds	r7, #16
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}

08007dfc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b088      	sub	sp, #32
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	e853 3f00 	ldrex	r3, [r3]
 8007e10:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e18:	61fb      	str	r3, [r7, #28]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	461a      	mov	r2, r3
 8007e20:	69fb      	ldr	r3, [r7, #28]
 8007e22:	61bb      	str	r3, [r7, #24]
 8007e24:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e26:	6979      	ldr	r1, [r7, #20]
 8007e28:	69ba      	ldr	r2, [r7, #24]
 8007e2a:	e841 2300 	strex	r3, r2, [r1]
 8007e2e:	613b      	str	r3, [r7, #16]
   return(result);
 8007e30:	693b      	ldr	r3, [r7, #16]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d1e6      	bne.n	8007e04 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2220      	movs	r2, #32
 8007e3a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f7ff fab0 	bl	80073a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e48:	bf00      	nop
 8007e4a:	3720      	adds	r7, #32
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}

08007e50 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b09c      	sub	sp, #112	@ 0x70
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e5e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e68:	2b22      	cmp	r3, #34	@ 0x22
 8007e6a:	f040 80b9 	bne.w	8007fe0 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e74:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007e78:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007e7c:	b2d9      	uxtb	r1, r3
 8007e7e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007e82:	b2da      	uxtb	r2, r3
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e88:	400a      	ands	r2, r1
 8007e8a:	b2d2      	uxtb	r2, r2
 8007e8c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e92:	1c5a      	adds	r2, r3, #1
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007e9e:	b29b      	uxth	r3, r3
 8007ea0:	3b01      	subs	r3, #1
 8007ea2:	b29a      	uxth	r2, r3
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	f040 809c 	bne.w	8007ff0 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ebe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ec0:	e853 3f00 	ldrex	r3, [r3]
 8007ec4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007ec6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ec8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ecc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007ed6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ed8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eda:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007edc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ede:	e841 2300 	strex	r3, r2, [r1]
 8007ee2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007ee4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d1e6      	bne.n	8007eb8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	3308      	adds	r3, #8
 8007ef0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ef4:	e853 3f00 	ldrex	r3, [r3]
 8007ef8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007efa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007efc:	f023 0301 	bic.w	r3, r3, #1
 8007f00:	667b      	str	r3, [r7, #100]	@ 0x64
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	3308      	adds	r3, #8
 8007f08:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007f0a:	647a      	str	r2, [r7, #68]	@ 0x44
 8007f0c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f0e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007f10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f12:	e841 2300 	strex	r3, r2, [r1]
 8007f16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d1e5      	bne.n	8007eea <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2220      	movs	r2, #32
 8007f22:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	685b      	ldr	r3, [r3, #4]
 8007f38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d018      	beq.n	8007f72 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f48:	e853 3f00 	ldrex	r3, [r3]
 8007f4c:	623b      	str	r3, [r7, #32]
   return(result);
 8007f4e:	6a3b      	ldr	r3, [r7, #32]
 8007f50:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007f54:	663b      	str	r3, [r7, #96]	@ 0x60
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	461a      	mov	r2, r3
 8007f5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007f5e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f60:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f66:	e841 2300 	strex	r3, r2, [r1]
 8007f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d1e6      	bne.n	8007f40 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f76:	2b01      	cmp	r3, #1
 8007f78:	d12e      	bne.n	8007fd8 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	e853 3f00 	ldrex	r3, [r3]
 8007f8c:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	f023 0310 	bic.w	r3, r3, #16
 8007f94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007f9e:	61fb      	str	r3, [r7, #28]
 8007fa0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa2:	69b9      	ldr	r1, [r7, #24]
 8007fa4:	69fa      	ldr	r2, [r7, #28]
 8007fa6:	e841 2300 	strex	r3, r2, [r1]
 8007faa:	617b      	str	r3, [r7, #20]
   return(result);
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d1e6      	bne.n	8007f80 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	69db      	ldr	r3, [r3, #28]
 8007fb8:	f003 0310 	and.w	r3, r3, #16
 8007fbc:	2b10      	cmp	r3, #16
 8007fbe:	d103      	bne.n	8007fc8 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	2210      	movs	r2, #16
 8007fc6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007fce:	4619      	mov	r1, r3
 8007fd0:	6878      	ldr	r0, [r7, #4]
 8007fd2:	f7ff f9fd 	bl	80073d0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007fd6:	e00b      	b.n	8007ff0 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f7fa faa9 	bl	8002530 <HAL_UART_RxCpltCallback>
}
 8007fde:	e007      	b.n	8007ff0 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	699a      	ldr	r2, [r3, #24]
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f042 0208 	orr.w	r2, r2, #8
 8007fee:	619a      	str	r2, [r3, #24]
}
 8007ff0:	bf00      	nop
 8007ff2:	3770      	adds	r7, #112	@ 0x70
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}

08007ff8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b09c      	sub	sp, #112	@ 0x70
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008006:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008010:	2b22      	cmp	r3, #34	@ 0x22
 8008012:	f040 80b9 	bne.w	8008188 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800801c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008024:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008026:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800802a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800802e:	4013      	ands	r3, r2
 8008030:	b29a      	uxth	r2, r3
 8008032:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008034:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800803a:	1c9a      	adds	r2, r3, #2
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008046:	b29b      	uxth	r3, r3
 8008048:	3b01      	subs	r3, #1
 800804a:	b29a      	uxth	r2, r3
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008058:	b29b      	uxth	r3, r3
 800805a:	2b00      	cmp	r3, #0
 800805c:	f040 809c 	bne.w	8008198 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008066:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008068:	e853 3f00 	ldrex	r3, [r3]
 800806c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800806e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008070:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008074:	667b      	str	r3, [r7, #100]	@ 0x64
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	461a      	mov	r2, r3
 800807c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800807e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008080:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008082:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008084:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008086:	e841 2300 	strex	r3, r2, [r1]
 800808a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800808c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800808e:	2b00      	cmp	r3, #0
 8008090:	d1e6      	bne.n	8008060 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	3308      	adds	r3, #8
 8008098:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800809a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800809c:	e853 3f00 	ldrex	r3, [r3]
 80080a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80080a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a4:	f023 0301 	bic.w	r3, r3, #1
 80080a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	3308      	adds	r3, #8
 80080b0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80080b2:	643a      	str	r2, [r7, #64]	@ 0x40
 80080b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80080b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80080ba:	e841 2300 	strex	r3, r2, [r1]
 80080be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80080c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d1e5      	bne.n	8008092 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2220      	movs	r2, #32
 80080ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2200      	movs	r2, #0
 80080d2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2200      	movs	r2, #0
 80080d8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	685b      	ldr	r3, [r3, #4]
 80080e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d018      	beq.n	800811a <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ee:	6a3b      	ldr	r3, [r7, #32]
 80080f0:	e853 3f00 	ldrex	r3, [r3]
 80080f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80080f6:	69fb      	ldr	r3, [r7, #28]
 80080f8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80080fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	461a      	mov	r2, r3
 8008104:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008106:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008108:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800810a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800810c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800810e:	e841 2300 	strex	r3, r2, [r1]
 8008112:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008116:	2b00      	cmp	r3, #0
 8008118:	d1e6      	bne.n	80080e8 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800811e:	2b01      	cmp	r3, #1
 8008120:	d12e      	bne.n	8008180 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2200      	movs	r2, #0
 8008126:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	e853 3f00 	ldrex	r3, [r3]
 8008134:	60bb      	str	r3, [r7, #8]
   return(result);
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	f023 0310 	bic.w	r3, r3, #16
 800813c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	461a      	mov	r2, r3
 8008144:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008146:	61bb      	str	r3, [r7, #24]
 8008148:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800814a:	6979      	ldr	r1, [r7, #20]
 800814c:	69ba      	ldr	r2, [r7, #24]
 800814e:	e841 2300 	strex	r3, r2, [r1]
 8008152:	613b      	str	r3, [r7, #16]
   return(result);
 8008154:	693b      	ldr	r3, [r7, #16]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d1e6      	bne.n	8008128 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	69db      	ldr	r3, [r3, #28]
 8008160:	f003 0310 	and.w	r3, r3, #16
 8008164:	2b10      	cmp	r3, #16
 8008166:	d103      	bne.n	8008170 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	2210      	movs	r2, #16
 800816e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008176:	4619      	mov	r1, r3
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f7ff f929 	bl	80073d0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800817e:	e00b      	b.n	8008198 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008180:	6878      	ldr	r0, [r7, #4]
 8008182:	f7fa f9d5 	bl	8002530 <HAL_UART_RxCpltCallback>
}
 8008186:	e007      	b.n	8008198 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	699a      	ldr	r2, [r3, #24]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f042 0208 	orr.w	r2, r2, #8
 8008196:	619a      	str	r2, [r3, #24]
}
 8008198:	bf00      	nop
 800819a:	3770      	adds	r7, #112	@ 0x70
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}

080081a0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80081a0:	b084      	sub	sp, #16
 80081a2:	b580      	push	{r7, lr}
 80081a4:	b084      	sub	sp, #16
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	6078      	str	r0, [r7, #4]
 80081aa:	f107 001c 	add.w	r0, r7, #28
 80081ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80081b2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80081b6:	2b01      	cmp	r3, #1
 80081b8:	d121      	bne.n	80081fe <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081be:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	68da      	ldr	r2, [r3, #12]
 80081ca:	4b21      	ldr	r3, [pc, #132]	@ (8008250 <USB_CoreInit+0xb0>)
 80081cc:	4013      	ands	r3, r2
 80081ce:	687a      	ldr	r2, [r7, #4]
 80081d0:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	68db      	ldr	r3, [r3, #12]
 80081d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80081de:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80081e2:	2b01      	cmp	r3, #1
 80081e4:	d105      	bne.n	80081f2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	68db      	ldr	r3, [r3, #12]
 80081ea:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f000 fa92 	bl	800871c <USB_CoreReset>
 80081f8:	4603      	mov	r3, r0
 80081fa:	73fb      	strb	r3, [r7, #15]
 80081fc:	e010      	b.n	8008220 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	68db      	ldr	r3, [r3, #12]
 8008202:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800820a:	6878      	ldr	r0, [r7, #4]
 800820c:	f000 fa86 	bl	800871c <USB_CoreReset>
 8008210:	4603      	mov	r3, r0
 8008212:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008218:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8008220:	7fbb      	ldrb	r3, [r7, #30]
 8008222:	2b01      	cmp	r3, #1
 8008224:	d10b      	bne.n	800823e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	689b      	ldr	r3, [r3, #8]
 800822a:	f043 0206 	orr.w	r2, r3, #6
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	689b      	ldr	r3, [r3, #8]
 8008236:	f043 0220 	orr.w	r2, r3, #32
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800823e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008240:	4618      	mov	r0, r3
 8008242:	3710      	adds	r7, #16
 8008244:	46bd      	mov	sp, r7
 8008246:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800824a:	b004      	add	sp, #16
 800824c:	4770      	bx	lr
 800824e:	bf00      	nop
 8008250:	ffbdffbf 	.word	0xffbdffbf

08008254 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008254:	b480      	push	{r7}
 8008256:	b083      	sub	sp, #12
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	689b      	ldr	r3, [r3, #8]
 8008260:	f023 0201 	bic.w	r2, r3, #1
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008268:	2300      	movs	r3, #0
}
 800826a:	4618      	mov	r0, r3
 800826c:	370c      	adds	r7, #12
 800826e:	46bd      	mov	sp, r7
 8008270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008274:	4770      	bx	lr

08008276 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008276:	b580      	push	{r7, lr}
 8008278:	b084      	sub	sp, #16
 800827a:	af00      	add	r7, sp, #0
 800827c:	6078      	str	r0, [r7, #4]
 800827e:	460b      	mov	r3, r1
 8008280:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008282:	2300      	movs	r3, #0
 8008284:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	68db      	ldr	r3, [r3, #12]
 800828a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008292:	78fb      	ldrb	r3, [r7, #3]
 8008294:	2b01      	cmp	r3, #1
 8008296:	d115      	bne.n	80082c4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	68db      	ldr	r3, [r3, #12]
 800829c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80082a4:	200a      	movs	r0, #10
 80082a6:	f7fa ff03 	bl	80030b0 <HAL_Delay>
      ms += 10U;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	330a      	adds	r3, #10
 80082ae:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f000 fa25 	bl	8008700 <USB_GetMode>
 80082b6:	4603      	mov	r3, r0
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	d01e      	beq.n	80082fa <USB_SetCurrentMode+0x84>
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	2bc7      	cmp	r3, #199	@ 0xc7
 80082c0:	d9f0      	bls.n	80082a4 <USB_SetCurrentMode+0x2e>
 80082c2:	e01a      	b.n	80082fa <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80082c4:	78fb      	ldrb	r3, [r7, #3]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d115      	bne.n	80082f6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	68db      	ldr	r3, [r3, #12]
 80082ce:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80082d6:	200a      	movs	r0, #10
 80082d8:	f7fa feea 	bl	80030b0 <HAL_Delay>
      ms += 10U;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	330a      	adds	r3, #10
 80082e0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f000 fa0c 	bl	8008700 <USB_GetMode>
 80082e8:	4603      	mov	r3, r0
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d005      	beq.n	80082fa <USB_SetCurrentMode+0x84>
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	2bc7      	cmp	r3, #199	@ 0xc7
 80082f2:	d9f0      	bls.n	80082d6 <USB_SetCurrentMode+0x60>
 80082f4:	e001      	b.n	80082fa <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80082f6:	2301      	movs	r3, #1
 80082f8:	e005      	b.n	8008306 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	2bc8      	cmp	r3, #200	@ 0xc8
 80082fe:	d101      	bne.n	8008304 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008300:	2301      	movs	r3, #1
 8008302:	e000      	b.n	8008306 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008304:	2300      	movs	r3, #0
}
 8008306:	4618      	mov	r0, r3
 8008308:	3710      	adds	r7, #16
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}
	...

08008310 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008310:	b084      	sub	sp, #16
 8008312:	b580      	push	{r7, lr}
 8008314:	b086      	sub	sp, #24
 8008316:	af00      	add	r7, sp, #0
 8008318:	6078      	str	r0, [r7, #4]
 800831a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800831e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008322:	2300      	movs	r3, #0
 8008324:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800832a:	2300      	movs	r3, #0
 800832c:	613b      	str	r3, [r7, #16]
 800832e:	e009      	b.n	8008344 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008330:	687a      	ldr	r2, [r7, #4]
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	3340      	adds	r3, #64	@ 0x40
 8008336:	009b      	lsls	r3, r3, #2
 8008338:	4413      	add	r3, r2
 800833a:	2200      	movs	r2, #0
 800833c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	3301      	adds	r3, #1
 8008342:	613b      	str	r3, [r7, #16]
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	2b0e      	cmp	r3, #14
 8008348:	d9f2      	bls.n	8008330 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800834a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800834e:	2b00      	cmp	r3, #0
 8008350:	d11c      	bne.n	800838c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	68fa      	ldr	r2, [r7, #12]
 800835c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008360:	f043 0302 	orr.w	r3, r3, #2
 8008364:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800836a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	601a      	str	r2, [r3, #0]
 800838a:	e005      	b.n	8008398 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008390:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800839e:	461a      	mov	r2, r3
 80083a0:	2300      	movs	r3, #0
 80083a2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80083a4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	d10d      	bne.n	80083c8 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80083ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d104      	bne.n	80083be <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80083b4:	2100      	movs	r1, #0
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f000 f968 	bl	800868c <USB_SetDevSpeed>
 80083bc:	e008      	b.n	80083d0 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80083be:	2101      	movs	r1, #1
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f000 f963 	bl	800868c <USB_SetDevSpeed>
 80083c6:	e003      	b.n	80083d0 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80083c8:	2103      	movs	r1, #3
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	f000 f95e 	bl	800868c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80083d0:	2110      	movs	r1, #16
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 f8fa 	bl	80085cc <USB_FlushTxFifo>
 80083d8:	4603      	mov	r3, r0
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d001      	beq.n	80083e2 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80083de:	2301      	movs	r3, #1
 80083e0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f000 f924 	bl	8008630 <USB_FlushRxFifo>
 80083e8:	4603      	mov	r3, r0
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d001      	beq.n	80083f2 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80083ee:	2301      	movs	r3, #1
 80083f0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083f8:	461a      	mov	r2, r3
 80083fa:	2300      	movs	r3, #0
 80083fc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008404:	461a      	mov	r2, r3
 8008406:	2300      	movs	r3, #0
 8008408:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008410:	461a      	mov	r2, r3
 8008412:	2300      	movs	r3, #0
 8008414:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008416:	2300      	movs	r3, #0
 8008418:	613b      	str	r3, [r7, #16]
 800841a:	e043      	b.n	80084a4 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	015a      	lsls	r2, r3, #5
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	4413      	add	r3, r2
 8008424:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800842e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008432:	d118      	bne.n	8008466 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8008434:	693b      	ldr	r3, [r7, #16]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d10a      	bne.n	8008450 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800843a:	693b      	ldr	r3, [r7, #16]
 800843c:	015a      	lsls	r2, r3, #5
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	4413      	add	r3, r2
 8008442:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008446:	461a      	mov	r2, r3
 8008448:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800844c:	6013      	str	r3, [r2, #0]
 800844e:	e013      	b.n	8008478 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008450:	693b      	ldr	r3, [r7, #16]
 8008452:	015a      	lsls	r2, r3, #5
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	4413      	add	r3, r2
 8008458:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800845c:	461a      	mov	r2, r3
 800845e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008462:	6013      	str	r3, [r2, #0]
 8008464:	e008      	b.n	8008478 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	015a      	lsls	r2, r3, #5
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	4413      	add	r3, r2
 800846e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008472:	461a      	mov	r2, r3
 8008474:	2300      	movs	r3, #0
 8008476:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	015a      	lsls	r2, r3, #5
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	4413      	add	r3, r2
 8008480:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008484:	461a      	mov	r2, r3
 8008486:	2300      	movs	r3, #0
 8008488:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800848a:	693b      	ldr	r3, [r7, #16]
 800848c:	015a      	lsls	r2, r3, #5
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	4413      	add	r3, r2
 8008492:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008496:	461a      	mov	r2, r3
 8008498:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800849c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800849e:	693b      	ldr	r3, [r7, #16]
 80084a0:	3301      	adds	r3, #1
 80084a2:	613b      	str	r3, [r7, #16]
 80084a4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80084a8:	461a      	mov	r2, r3
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d3b5      	bcc.n	800841c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80084b0:	2300      	movs	r3, #0
 80084b2:	613b      	str	r3, [r7, #16]
 80084b4:	e043      	b.n	800853e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	015a      	lsls	r2, r3, #5
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	4413      	add	r3, r2
 80084be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084cc:	d118      	bne.n	8008500 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d10a      	bne.n	80084ea <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80084d4:	693b      	ldr	r3, [r7, #16]
 80084d6:	015a      	lsls	r2, r3, #5
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	4413      	add	r3, r2
 80084dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084e0:	461a      	mov	r2, r3
 80084e2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80084e6:	6013      	str	r3, [r2, #0]
 80084e8:	e013      	b.n	8008512 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	015a      	lsls	r2, r3, #5
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	4413      	add	r3, r2
 80084f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084f6:	461a      	mov	r2, r3
 80084f8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80084fc:	6013      	str	r3, [r2, #0]
 80084fe:	e008      	b.n	8008512 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	015a      	lsls	r2, r3, #5
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	4413      	add	r3, r2
 8008508:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800850c:	461a      	mov	r2, r3
 800850e:	2300      	movs	r3, #0
 8008510:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	015a      	lsls	r2, r3, #5
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	4413      	add	r3, r2
 800851a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800851e:	461a      	mov	r2, r3
 8008520:	2300      	movs	r3, #0
 8008522:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	015a      	lsls	r2, r3, #5
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	4413      	add	r3, r2
 800852c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008530:	461a      	mov	r2, r3
 8008532:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008536:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	3301      	adds	r3, #1
 800853c:	613b      	str	r3, [r7, #16]
 800853e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008542:	461a      	mov	r2, r3
 8008544:	693b      	ldr	r3, [r7, #16]
 8008546:	4293      	cmp	r3, r2
 8008548:	d3b5      	bcc.n	80084b6 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008550:	691b      	ldr	r3, [r3, #16]
 8008552:	68fa      	ldr	r2, [r7, #12]
 8008554:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008558:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800855c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2200      	movs	r2, #0
 8008562:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800856a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800856c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008570:	2b00      	cmp	r3, #0
 8008572:	d105      	bne.n	8008580 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	699b      	ldr	r3, [r3, #24]
 8008578:	f043 0210 	orr.w	r2, r3, #16
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	699a      	ldr	r2, [r3, #24]
 8008584:	4b0f      	ldr	r3, [pc, #60]	@ (80085c4 <USB_DevInit+0x2b4>)
 8008586:	4313      	orrs	r3, r2
 8008588:	687a      	ldr	r2, [r7, #4]
 800858a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800858c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008590:	2b00      	cmp	r3, #0
 8008592:	d005      	beq.n	80085a0 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	699b      	ldr	r3, [r3, #24]
 8008598:	f043 0208 	orr.w	r2, r3, #8
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80085a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80085a4:	2b01      	cmp	r3, #1
 80085a6:	d105      	bne.n	80085b4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	699a      	ldr	r2, [r3, #24]
 80085ac:	4b06      	ldr	r3, [pc, #24]	@ (80085c8 <USB_DevInit+0x2b8>)
 80085ae:	4313      	orrs	r3, r2
 80085b0:	687a      	ldr	r2, [r7, #4]
 80085b2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80085b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3718      	adds	r7, #24
 80085ba:	46bd      	mov	sp, r7
 80085bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80085c0:	b004      	add	sp, #16
 80085c2:	4770      	bx	lr
 80085c4:	803c3800 	.word	0x803c3800
 80085c8:	40000004 	.word	0x40000004

080085cc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b085      	sub	sp, #20
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
 80085d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80085d6:	2300      	movs	r3, #0
 80085d8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	3301      	adds	r3, #1
 80085de:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80085e6:	d901      	bls.n	80085ec <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80085e8:	2303      	movs	r3, #3
 80085ea:	e01b      	b.n	8008624 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	691b      	ldr	r3, [r3, #16]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	daf2      	bge.n	80085da <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80085f4:	2300      	movs	r3, #0
 80085f6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	019b      	lsls	r3, r3, #6
 80085fc:	f043 0220 	orr.w	r2, r3, #32
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	3301      	adds	r3, #1
 8008608:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008610:	d901      	bls.n	8008616 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008612:	2303      	movs	r3, #3
 8008614:	e006      	b.n	8008624 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	691b      	ldr	r3, [r3, #16]
 800861a:	f003 0320 	and.w	r3, r3, #32
 800861e:	2b20      	cmp	r3, #32
 8008620:	d0f0      	beq.n	8008604 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008622:	2300      	movs	r3, #0
}
 8008624:	4618      	mov	r0, r3
 8008626:	3714      	adds	r7, #20
 8008628:	46bd      	mov	sp, r7
 800862a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862e:	4770      	bx	lr

08008630 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008630:	b480      	push	{r7}
 8008632:	b085      	sub	sp, #20
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008638:	2300      	movs	r3, #0
 800863a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	3301      	adds	r3, #1
 8008640:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008648:	d901      	bls.n	800864e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800864a:	2303      	movs	r3, #3
 800864c:	e018      	b.n	8008680 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	691b      	ldr	r3, [r3, #16]
 8008652:	2b00      	cmp	r3, #0
 8008654:	daf2      	bge.n	800863c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008656:	2300      	movs	r3, #0
 8008658:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2210      	movs	r2, #16
 800865e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	3301      	adds	r3, #1
 8008664:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800866c:	d901      	bls.n	8008672 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800866e:	2303      	movs	r3, #3
 8008670:	e006      	b.n	8008680 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	691b      	ldr	r3, [r3, #16]
 8008676:	f003 0310 	and.w	r3, r3, #16
 800867a:	2b10      	cmp	r3, #16
 800867c:	d0f0      	beq.n	8008660 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800867e:	2300      	movs	r3, #0
}
 8008680:	4618      	mov	r0, r3
 8008682:	3714      	adds	r7, #20
 8008684:	46bd      	mov	sp, r7
 8008686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868a:	4770      	bx	lr

0800868c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800868c:	b480      	push	{r7}
 800868e:	b085      	sub	sp, #20
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
 8008694:	460b      	mov	r3, r1
 8008696:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086a2:	681a      	ldr	r2, [r3, #0]
 80086a4:	78fb      	ldrb	r3, [r7, #3]
 80086a6:	68f9      	ldr	r1, [r7, #12]
 80086a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80086ac:	4313      	orrs	r3, r2
 80086ae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80086b0:	2300      	movs	r3, #0
}
 80086b2:	4618      	mov	r0, r3
 80086b4:	3714      	adds	r7, #20
 80086b6:	46bd      	mov	sp, r7
 80086b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086bc:	4770      	bx	lr

080086be <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80086be:	b480      	push	{r7}
 80086c0:	b085      	sub	sp, #20
 80086c2:	af00      	add	r7, sp, #0
 80086c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	68fa      	ldr	r2, [r7, #12]
 80086d4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80086d8:	f023 0303 	bic.w	r3, r3, #3
 80086dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	68fa      	ldr	r2, [r7, #12]
 80086e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80086ec:	f043 0302 	orr.w	r3, r3, #2
 80086f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80086f2:	2300      	movs	r3, #0
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3714      	adds	r7, #20
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr

08008700 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008700:	b480      	push	{r7}
 8008702:	b083      	sub	sp, #12
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	695b      	ldr	r3, [r3, #20]
 800870c:	f003 0301 	and.w	r3, r3, #1
}
 8008710:	4618      	mov	r0, r3
 8008712:	370c      	adds	r7, #12
 8008714:	46bd      	mov	sp, r7
 8008716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871a:	4770      	bx	lr

0800871c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800871c:	b480      	push	{r7}
 800871e:	b085      	sub	sp, #20
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008724:	2300      	movs	r3, #0
 8008726:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	3301      	adds	r3, #1
 800872c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008734:	d901      	bls.n	800873a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008736:	2303      	movs	r3, #3
 8008738:	e01b      	b.n	8008772 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	691b      	ldr	r3, [r3, #16]
 800873e:	2b00      	cmp	r3, #0
 8008740:	daf2      	bge.n	8008728 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008742:	2300      	movs	r3, #0
 8008744:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	691b      	ldr	r3, [r3, #16]
 800874a:	f043 0201 	orr.w	r2, r3, #1
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	3301      	adds	r3, #1
 8008756:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800875e:	d901      	bls.n	8008764 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008760:	2303      	movs	r3, #3
 8008762:	e006      	b.n	8008772 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	691b      	ldr	r3, [r3, #16]
 8008768:	f003 0301 	and.w	r3, r3, #1
 800876c:	2b01      	cmp	r3, #1
 800876e:	d0f0      	beq.n	8008752 <USB_CoreReset+0x36>

  return HAL_OK;
 8008770:	2300      	movs	r3, #0
}
 8008772:	4618      	mov	r0, r3
 8008774:	3714      	adds	r7, #20
 8008776:	46bd      	mov	sp, r7
 8008778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877c:	4770      	bx	lr
	...

08008780 <_strtol_l.constprop.0>:
 8008780:	2b24      	cmp	r3, #36	@ 0x24
 8008782:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008786:	4686      	mov	lr, r0
 8008788:	4690      	mov	r8, r2
 800878a:	d801      	bhi.n	8008790 <_strtol_l.constprop.0+0x10>
 800878c:	2b01      	cmp	r3, #1
 800878e:	d106      	bne.n	800879e <_strtol_l.constprop.0+0x1e>
 8008790:	f000 f8a2 	bl	80088d8 <__errno>
 8008794:	2316      	movs	r3, #22
 8008796:	6003      	str	r3, [r0, #0]
 8008798:	2000      	movs	r0, #0
 800879a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800879e:	4834      	ldr	r0, [pc, #208]	@ (8008870 <_strtol_l.constprop.0+0xf0>)
 80087a0:	460d      	mov	r5, r1
 80087a2:	462a      	mov	r2, r5
 80087a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80087a8:	5d06      	ldrb	r6, [r0, r4]
 80087aa:	f016 0608 	ands.w	r6, r6, #8
 80087ae:	d1f8      	bne.n	80087a2 <_strtol_l.constprop.0+0x22>
 80087b0:	2c2d      	cmp	r4, #45	@ 0x2d
 80087b2:	d12d      	bne.n	8008810 <_strtol_l.constprop.0+0x90>
 80087b4:	782c      	ldrb	r4, [r5, #0]
 80087b6:	2601      	movs	r6, #1
 80087b8:	1c95      	adds	r5, r2, #2
 80087ba:	f033 0210 	bics.w	r2, r3, #16
 80087be:	d109      	bne.n	80087d4 <_strtol_l.constprop.0+0x54>
 80087c0:	2c30      	cmp	r4, #48	@ 0x30
 80087c2:	d12a      	bne.n	800881a <_strtol_l.constprop.0+0x9a>
 80087c4:	782a      	ldrb	r2, [r5, #0]
 80087c6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80087ca:	2a58      	cmp	r2, #88	@ 0x58
 80087cc:	d125      	bne.n	800881a <_strtol_l.constprop.0+0x9a>
 80087ce:	786c      	ldrb	r4, [r5, #1]
 80087d0:	2310      	movs	r3, #16
 80087d2:	3502      	adds	r5, #2
 80087d4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80087d8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80087dc:	2200      	movs	r2, #0
 80087de:	fbbc f9f3 	udiv	r9, ip, r3
 80087e2:	4610      	mov	r0, r2
 80087e4:	fb03 ca19 	mls	sl, r3, r9, ip
 80087e8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80087ec:	2f09      	cmp	r7, #9
 80087ee:	d81b      	bhi.n	8008828 <_strtol_l.constprop.0+0xa8>
 80087f0:	463c      	mov	r4, r7
 80087f2:	42a3      	cmp	r3, r4
 80087f4:	dd27      	ble.n	8008846 <_strtol_l.constprop.0+0xc6>
 80087f6:	1c57      	adds	r7, r2, #1
 80087f8:	d007      	beq.n	800880a <_strtol_l.constprop.0+0x8a>
 80087fa:	4581      	cmp	r9, r0
 80087fc:	d320      	bcc.n	8008840 <_strtol_l.constprop.0+0xc0>
 80087fe:	d101      	bne.n	8008804 <_strtol_l.constprop.0+0x84>
 8008800:	45a2      	cmp	sl, r4
 8008802:	db1d      	blt.n	8008840 <_strtol_l.constprop.0+0xc0>
 8008804:	fb00 4003 	mla	r0, r0, r3, r4
 8008808:	2201      	movs	r2, #1
 800880a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800880e:	e7eb      	b.n	80087e8 <_strtol_l.constprop.0+0x68>
 8008810:	2c2b      	cmp	r4, #43	@ 0x2b
 8008812:	bf04      	itt	eq
 8008814:	782c      	ldrbeq	r4, [r5, #0]
 8008816:	1c95      	addeq	r5, r2, #2
 8008818:	e7cf      	b.n	80087ba <_strtol_l.constprop.0+0x3a>
 800881a:	2b00      	cmp	r3, #0
 800881c:	d1da      	bne.n	80087d4 <_strtol_l.constprop.0+0x54>
 800881e:	2c30      	cmp	r4, #48	@ 0x30
 8008820:	bf0c      	ite	eq
 8008822:	2308      	moveq	r3, #8
 8008824:	230a      	movne	r3, #10
 8008826:	e7d5      	b.n	80087d4 <_strtol_l.constprop.0+0x54>
 8008828:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800882c:	2f19      	cmp	r7, #25
 800882e:	d801      	bhi.n	8008834 <_strtol_l.constprop.0+0xb4>
 8008830:	3c37      	subs	r4, #55	@ 0x37
 8008832:	e7de      	b.n	80087f2 <_strtol_l.constprop.0+0x72>
 8008834:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008838:	2f19      	cmp	r7, #25
 800883a:	d804      	bhi.n	8008846 <_strtol_l.constprop.0+0xc6>
 800883c:	3c57      	subs	r4, #87	@ 0x57
 800883e:	e7d8      	b.n	80087f2 <_strtol_l.constprop.0+0x72>
 8008840:	f04f 32ff 	mov.w	r2, #4294967295
 8008844:	e7e1      	b.n	800880a <_strtol_l.constprop.0+0x8a>
 8008846:	1c53      	adds	r3, r2, #1
 8008848:	d108      	bne.n	800885c <_strtol_l.constprop.0+0xdc>
 800884a:	2322      	movs	r3, #34	@ 0x22
 800884c:	f8ce 3000 	str.w	r3, [lr]
 8008850:	4660      	mov	r0, ip
 8008852:	f1b8 0f00 	cmp.w	r8, #0
 8008856:	d0a0      	beq.n	800879a <_strtol_l.constprop.0+0x1a>
 8008858:	1e69      	subs	r1, r5, #1
 800885a:	e006      	b.n	800886a <_strtol_l.constprop.0+0xea>
 800885c:	b106      	cbz	r6, 8008860 <_strtol_l.constprop.0+0xe0>
 800885e:	4240      	negs	r0, r0
 8008860:	f1b8 0f00 	cmp.w	r8, #0
 8008864:	d099      	beq.n	800879a <_strtol_l.constprop.0+0x1a>
 8008866:	2a00      	cmp	r2, #0
 8008868:	d1f6      	bne.n	8008858 <_strtol_l.constprop.0+0xd8>
 800886a:	f8c8 1000 	str.w	r1, [r8]
 800886e:	e794      	b.n	800879a <_strtol_l.constprop.0+0x1a>
 8008870:	0800928d 	.word	0x0800928d

08008874 <strtol>:
 8008874:	4613      	mov	r3, r2
 8008876:	460a      	mov	r2, r1
 8008878:	4601      	mov	r1, r0
 800887a:	4802      	ldr	r0, [pc, #8]	@ (8008884 <strtol+0x10>)
 800887c:	6800      	ldr	r0, [r0, #0]
 800887e:	f7ff bf7f 	b.w	8008780 <_strtol_l.constprop.0>
 8008882:	bf00      	nop
 8008884:	20000068 	.word	0x20000068

08008888 <siprintf>:
 8008888:	b40e      	push	{r1, r2, r3}
 800888a:	b500      	push	{lr}
 800888c:	b09c      	sub	sp, #112	@ 0x70
 800888e:	ab1d      	add	r3, sp, #116	@ 0x74
 8008890:	9002      	str	r0, [sp, #8]
 8008892:	9006      	str	r0, [sp, #24]
 8008894:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008898:	4809      	ldr	r0, [pc, #36]	@ (80088c0 <siprintf+0x38>)
 800889a:	9107      	str	r1, [sp, #28]
 800889c:	9104      	str	r1, [sp, #16]
 800889e:	4909      	ldr	r1, [pc, #36]	@ (80088c4 <siprintf+0x3c>)
 80088a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80088a4:	9105      	str	r1, [sp, #20]
 80088a6:	6800      	ldr	r0, [r0, #0]
 80088a8:	9301      	str	r3, [sp, #4]
 80088aa:	a902      	add	r1, sp, #8
 80088ac:	f000 f994 	bl	8008bd8 <_svfiprintf_r>
 80088b0:	9b02      	ldr	r3, [sp, #8]
 80088b2:	2200      	movs	r2, #0
 80088b4:	701a      	strb	r2, [r3, #0]
 80088b6:	b01c      	add	sp, #112	@ 0x70
 80088b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80088bc:	b003      	add	sp, #12
 80088be:	4770      	bx	lr
 80088c0:	20000068 	.word	0x20000068
 80088c4:	ffff0208 	.word	0xffff0208

080088c8 <memset>:
 80088c8:	4402      	add	r2, r0
 80088ca:	4603      	mov	r3, r0
 80088cc:	4293      	cmp	r3, r2
 80088ce:	d100      	bne.n	80088d2 <memset+0xa>
 80088d0:	4770      	bx	lr
 80088d2:	f803 1b01 	strb.w	r1, [r3], #1
 80088d6:	e7f9      	b.n	80088cc <memset+0x4>

080088d8 <__errno>:
 80088d8:	4b01      	ldr	r3, [pc, #4]	@ (80088e0 <__errno+0x8>)
 80088da:	6818      	ldr	r0, [r3, #0]
 80088dc:	4770      	bx	lr
 80088de:	bf00      	nop
 80088e0:	20000068 	.word	0x20000068

080088e4 <__libc_init_array>:
 80088e4:	b570      	push	{r4, r5, r6, lr}
 80088e6:	4d0d      	ldr	r5, [pc, #52]	@ (800891c <__libc_init_array+0x38>)
 80088e8:	4c0d      	ldr	r4, [pc, #52]	@ (8008920 <__libc_init_array+0x3c>)
 80088ea:	1b64      	subs	r4, r4, r5
 80088ec:	10a4      	asrs	r4, r4, #2
 80088ee:	2600      	movs	r6, #0
 80088f0:	42a6      	cmp	r6, r4
 80088f2:	d109      	bne.n	8008908 <__libc_init_array+0x24>
 80088f4:	4d0b      	ldr	r5, [pc, #44]	@ (8008924 <__libc_init_array+0x40>)
 80088f6:	4c0c      	ldr	r4, [pc, #48]	@ (8008928 <__libc_init_array+0x44>)
 80088f8:	f000 fc66 	bl	80091c8 <_init>
 80088fc:	1b64      	subs	r4, r4, r5
 80088fe:	10a4      	asrs	r4, r4, #2
 8008900:	2600      	movs	r6, #0
 8008902:	42a6      	cmp	r6, r4
 8008904:	d105      	bne.n	8008912 <__libc_init_array+0x2e>
 8008906:	bd70      	pop	{r4, r5, r6, pc}
 8008908:	f855 3b04 	ldr.w	r3, [r5], #4
 800890c:	4798      	blx	r3
 800890e:	3601      	adds	r6, #1
 8008910:	e7ee      	b.n	80088f0 <__libc_init_array+0xc>
 8008912:	f855 3b04 	ldr.w	r3, [r5], #4
 8008916:	4798      	blx	r3
 8008918:	3601      	adds	r6, #1
 800891a:	e7f2      	b.n	8008902 <__libc_init_array+0x1e>
 800891c:	080093c8 	.word	0x080093c8
 8008920:	080093c8 	.word	0x080093c8
 8008924:	080093c8 	.word	0x080093c8
 8008928:	080093cc 	.word	0x080093cc

0800892c <__retarget_lock_acquire_recursive>:
 800892c:	4770      	bx	lr

0800892e <__retarget_lock_release_recursive>:
 800892e:	4770      	bx	lr

08008930 <_free_r>:
 8008930:	b538      	push	{r3, r4, r5, lr}
 8008932:	4605      	mov	r5, r0
 8008934:	2900      	cmp	r1, #0
 8008936:	d041      	beq.n	80089bc <_free_r+0x8c>
 8008938:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800893c:	1f0c      	subs	r4, r1, #4
 800893e:	2b00      	cmp	r3, #0
 8008940:	bfb8      	it	lt
 8008942:	18e4      	addlt	r4, r4, r3
 8008944:	f000 f8e0 	bl	8008b08 <__malloc_lock>
 8008948:	4a1d      	ldr	r2, [pc, #116]	@ (80089c0 <_free_r+0x90>)
 800894a:	6813      	ldr	r3, [r2, #0]
 800894c:	b933      	cbnz	r3, 800895c <_free_r+0x2c>
 800894e:	6063      	str	r3, [r4, #4]
 8008950:	6014      	str	r4, [r2, #0]
 8008952:	4628      	mov	r0, r5
 8008954:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008958:	f000 b8dc 	b.w	8008b14 <__malloc_unlock>
 800895c:	42a3      	cmp	r3, r4
 800895e:	d908      	bls.n	8008972 <_free_r+0x42>
 8008960:	6820      	ldr	r0, [r4, #0]
 8008962:	1821      	adds	r1, r4, r0
 8008964:	428b      	cmp	r3, r1
 8008966:	bf01      	itttt	eq
 8008968:	6819      	ldreq	r1, [r3, #0]
 800896a:	685b      	ldreq	r3, [r3, #4]
 800896c:	1809      	addeq	r1, r1, r0
 800896e:	6021      	streq	r1, [r4, #0]
 8008970:	e7ed      	b.n	800894e <_free_r+0x1e>
 8008972:	461a      	mov	r2, r3
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	b10b      	cbz	r3, 800897c <_free_r+0x4c>
 8008978:	42a3      	cmp	r3, r4
 800897a:	d9fa      	bls.n	8008972 <_free_r+0x42>
 800897c:	6811      	ldr	r1, [r2, #0]
 800897e:	1850      	adds	r0, r2, r1
 8008980:	42a0      	cmp	r0, r4
 8008982:	d10b      	bne.n	800899c <_free_r+0x6c>
 8008984:	6820      	ldr	r0, [r4, #0]
 8008986:	4401      	add	r1, r0
 8008988:	1850      	adds	r0, r2, r1
 800898a:	4283      	cmp	r3, r0
 800898c:	6011      	str	r1, [r2, #0]
 800898e:	d1e0      	bne.n	8008952 <_free_r+0x22>
 8008990:	6818      	ldr	r0, [r3, #0]
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	6053      	str	r3, [r2, #4]
 8008996:	4408      	add	r0, r1
 8008998:	6010      	str	r0, [r2, #0]
 800899a:	e7da      	b.n	8008952 <_free_r+0x22>
 800899c:	d902      	bls.n	80089a4 <_free_r+0x74>
 800899e:	230c      	movs	r3, #12
 80089a0:	602b      	str	r3, [r5, #0]
 80089a2:	e7d6      	b.n	8008952 <_free_r+0x22>
 80089a4:	6820      	ldr	r0, [r4, #0]
 80089a6:	1821      	adds	r1, r4, r0
 80089a8:	428b      	cmp	r3, r1
 80089aa:	bf04      	itt	eq
 80089ac:	6819      	ldreq	r1, [r3, #0]
 80089ae:	685b      	ldreq	r3, [r3, #4]
 80089b0:	6063      	str	r3, [r4, #4]
 80089b2:	bf04      	itt	eq
 80089b4:	1809      	addeq	r1, r1, r0
 80089b6:	6021      	streq	r1, [r4, #0]
 80089b8:	6054      	str	r4, [r2, #4]
 80089ba:	e7ca      	b.n	8008952 <_free_r+0x22>
 80089bc:	bd38      	pop	{r3, r4, r5, pc}
 80089be:	bf00      	nop
 80089c0:	20000d10 	.word	0x20000d10

080089c4 <sbrk_aligned>:
 80089c4:	b570      	push	{r4, r5, r6, lr}
 80089c6:	4e0f      	ldr	r6, [pc, #60]	@ (8008a04 <sbrk_aligned+0x40>)
 80089c8:	460c      	mov	r4, r1
 80089ca:	6831      	ldr	r1, [r6, #0]
 80089cc:	4605      	mov	r5, r0
 80089ce:	b911      	cbnz	r1, 80089d6 <sbrk_aligned+0x12>
 80089d0:	f000 fba6 	bl	8009120 <_sbrk_r>
 80089d4:	6030      	str	r0, [r6, #0]
 80089d6:	4621      	mov	r1, r4
 80089d8:	4628      	mov	r0, r5
 80089da:	f000 fba1 	bl	8009120 <_sbrk_r>
 80089de:	1c43      	adds	r3, r0, #1
 80089e0:	d103      	bne.n	80089ea <sbrk_aligned+0x26>
 80089e2:	f04f 34ff 	mov.w	r4, #4294967295
 80089e6:	4620      	mov	r0, r4
 80089e8:	bd70      	pop	{r4, r5, r6, pc}
 80089ea:	1cc4      	adds	r4, r0, #3
 80089ec:	f024 0403 	bic.w	r4, r4, #3
 80089f0:	42a0      	cmp	r0, r4
 80089f2:	d0f8      	beq.n	80089e6 <sbrk_aligned+0x22>
 80089f4:	1a21      	subs	r1, r4, r0
 80089f6:	4628      	mov	r0, r5
 80089f8:	f000 fb92 	bl	8009120 <_sbrk_r>
 80089fc:	3001      	adds	r0, #1
 80089fe:	d1f2      	bne.n	80089e6 <sbrk_aligned+0x22>
 8008a00:	e7ef      	b.n	80089e2 <sbrk_aligned+0x1e>
 8008a02:	bf00      	nop
 8008a04:	20000d0c 	.word	0x20000d0c

08008a08 <_malloc_r>:
 8008a08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a0c:	1ccd      	adds	r5, r1, #3
 8008a0e:	f025 0503 	bic.w	r5, r5, #3
 8008a12:	3508      	adds	r5, #8
 8008a14:	2d0c      	cmp	r5, #12
 8008a16:	bf38      	it	cc
 8008a18:	250c      	movcc	r5, #12
 8008a1a:	2d00      	cmp	r5, #0
 8008a1c:	4606      	mov	r6, r0
 8008a1e:	db01      	blt.n	8008a24 <_malloc_r+0x1c>
 8008a20:	42a9      	cmp	r1, r5
 8008a22:	d904      	bls.n	8008a2e <_malloc_r+0x26>
 8008a24:	230c      	movs	r3, #12
 8008a26:	6033      	str	r3, [r6, #0]
 8008a28:	2000      	movs	r0, #0
 8008a2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b04 <_malloc_r+0xfc>
 8008a32:	f000 f869 	bl	8008b08 <__malloc_lock>
 8008a36:	f8d8 3000 	ldr.w	r3, [r8]
 8008a3a:	461c      	mov	r4, r3
 8008a3c:	bb44      	cbnz	r4, 8008a90 <_malloc_r+0x88>
 8008a3e:	4629      	mov	r1, r5
 8008a40:	4630      	mov	r0, r6
 8008a42:	f7ff ffbf 	bl	80089c4 <sbrk_aligned>
 8008a46:	1c43      	adds	r3, r0, #1
 8008a48:	4604      	mov	r4, r0
 8008a4a:	d158      	bne.n	8008afe <_malloc_r+0xf6>
 8008a4c:	f8d8 4000 	ldr.w	r4, [r8]
 8008a50:	4627      	mov	r7, r4
 8008a52:	2f00      	cmp	r7, #0
 8008a54:	d143      	bne.n	8008ade <_malloc_r+0xd6>
 8008a56:	2c00      	cmp	r4, #0
 8008a58:	d04b      	beq.n	8008af2 <_malloc_r+0xea>
 8008a5a:	6823      	ldr	r3, [r4, #0]
 8008a5c:	4639      	mov	r1, r7
 8008a5e:	4630      	mov	r0, r6
 8008a60:	eb04 0903 	add.w	r9, r4, r3
 8008a64:	f000 fb5c 	bl	8009120 <_sbrk_r>
 8008a68:	4581      	cmp	r9, r0
 8008a6a:	d142      	bne.n	8008af2 <_malloc_r+0xea>
 8008a6c:	6821      	ldr	r1, [r4, #0]
 8008a6e:	1a6d      	subs	r5, r5, r1
 8008a70:	4629      	mov	r1, r5
 8008a72:	4630      	mov	r0, r6
 8008a74:	f7ff ffa6 	bl	80089c4 <sbrk_aligned>
 8008a78:	3001      	adds	r0, #1
 8008a7a:	d03a      	beq.n	8008af2 <_malloc_r+0xea>
 8008a7c:	6823      	ldr	r3, [r4, #0]
 8008a7e:	442b      	add	r3, r5
 8008a80:	6023      	str	r3, [r4, #0]
 8008a82:	f8d8 3000 	ldr.w	r3, [r8]
 8008a86:	685a      	ldr	r2, [r3, #4]
 8008a88:	bb62      	cbnz	r2, 8008ae4 <_malloc_r+0xdc>
 8008a8a:	f8c8 7000 	str.w	r7, [r8]
 8008a8e:	e00f      	b.n	8008ab0 <_malloc_r+0xa8>
 8008a90:	6822      	ldr	r2, [r4, #0]
 8008a92:	1b52      	subs	r2, r2, r5
 8008a94:	d420      	bmi.n	8008ad8 <_malloc_r+0xd0>
 8008a96:	2a0b      	cmp	r2, #11
 8008a98:	d917      	bls.n	8008aca <_malloc_r+0xc2>
 8008a9a:	1961      	adds	r1, r4, r5
 8008a9c:	42a3      	cmp	r3, r4
 8008a9e:	6025      	str	r5, [r4, #0]
 8008aa0:	bf18      	it	ne
 8008aa2:	6059      	strne	r1, [r3, #4]
 8008aa4:	6863      	ldr	r3, [r4, #4]
 8008aa6:	bf08      	it	eq
 8008aa8:	f8c8 1000 	streq.w	r1, [r8]
 8008aac:	5162      	str	r2, [r4, r5]
 8008aae:	604b      	str	r3, [r1, #4]
 8008ab0:	4630      	mov	r0, r6
 8008ab2:	f000 f82f 	bl	8008b14 <__malloc_unlock>
 8008ab6:	f104 000b 	add.w	r0, r4, #11
 8008aba:	1d23      	adds	r3, r4, #4
 8008abc:	f020 0007 	bic.w	r0, r0, #7
 8008ac0:	1ac2      	subs	r2, r0, r3
 8008ac2:	bf1c      	itt	ne
 8008ac4:	1a1b      	subne	r3, r3, r0
 8008ac6:	50a3      	strne	r3, [r4, r2]
 8008ac8:	e7af      	b.n	8008a2a <_malloc_r+0x22>
 8008aca:	6862      	ldr	r2, [r4, #4]
 8008acc:	42a3      	cmp	r3, r4
 8008ace:	bf0c      	ite	eq
 8008ad0:	f8c8 2000 	streq.w	r2, [r8]
 8008ad4:	605a      	strne	r2, [r3, #4]
 8008ad6:	e7eb      	b.n	8008ab0 <_malloc_r+0xa8>
 8008ad8:	4623      	mov	r3, r4
 8008ada:	6864      	ldr	r4, [r4, #4]
 8008adc:	e7ae      	b.n	8008a3c <_malloc_r+0x34>
 8008ade:	463c      	mov	r4, r7
 8008ae0:	687f      	ldr	r7, [r7, #4]
 8008ae2:	e7b6      	b.n	8008a52 <_malloc_r+0x4a>
 8008ae4:	461a      	mov	r2, r3
 8008ae6:	685b      	ldr	r3, [r3, #4]
 8008ae8:	42a3      	cmp	r3, r4
 8008aea:	d1fb      	bne.n	8008ae4 <_malloc_r+0xdc>
 8008aec:	2300      	movs	r3, #0
 8008aee:	6053      	str	r3, [r2, #4]
 8008af0:	e7de      	b.n	8008ab0 <_malloc_r+0xa8>
 8008af2:	230c      	movs	r3, #12
 8008af4:	6033      	str	r3, [r6, #0]
 8008af6:	4630      	mov	r0, r6
 8008af8:	f000 f80c 	bl	8008b14 <__malloc_unlock>
 8008afc:	e794      	b.n	8008a28 <_malloc_r+0x20>
 8008afe:	6005      	str	r5, [r0, #0]
 8008b00:	e7d6      	b.n	8008ab0 <_malloc_r+0xa8>
 8008b02:	bf00      	nop
 8008b04:	20000d10 	.word	0x20000d10

08008b08 <__malloc_lock>:
 8008b08:	4801      	ldr	r0, [pc, #4]	@ (8008b10 <__malloc_lock+0x8>)
 8008b0a:	f7ff bf0f 	b.w	800892c <__retarget_lock_acquire_recursive>
 8008b0e:	bf00      	nop
 8008b10:	20000d08 	.word	0x20000d08

08008b14 <__malloc_unlock>:
 8008b14:	4801      	ldr	r0, [pc, #4]	@ (8008b1c <__malloc_unlock+0x8>)
 8008b16:	f7ff bf0a 	b.w	800892e <__retarget_lock_release_recursive>
 8008b1a:	bf00      	nop
 8008b1c:	20000d08 	.word	0x20000d08

08008b20 <__ssputs_r>:
 8008b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b24:	688e      	ldr	r6, [r1, #8]
 8008b26:	461f      	mov	r7, r3
 8008b28:	42be      	cmp	r6, r7
 8008b2a:	680b      	ldr	r3, [r1, #0]
 8008b2c:	4682      	mov	sl, r0
 8008b2e:	460c      	mov	r4, r1
 8008b30:	4690      	mov	r8, r2
 8008b32:	d82d      	bhi.n	8008b90 <__ssputs_r+0x70>
 8008b34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b38:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008b3c:	d026      	beq.n	8008b8c <__ssputs_r+0x6c>
 8008b3e:	6965      	ldr	r5, [r4, #20]
 8008b40:	6909      	ldr	r1, [r1, #16]
 8008b42:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008b46:	eba3 0901 	sub.w	r9, r3, r1
 8008b4a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008b4e:	1c7b      	adds	r3, r7, #1
 8008b50:	444b      	add	r3, r9
 8008b52:	106d      	asrs	r5, r5, #1
 8008b54:	429d      	cmp	r5, r3
 8008b56:	bf38      	it	cc
 8008b58:	461d      	movcc	r5, r3
 8008b5a:	0553      	lsls	r3, r2, #21
 8008b5c:	d527      	bpl.n	8008bae <__ssputs_r+0x8e>
 8008b5e:	4629      	mov	r1, r5
 8008b60:	f7ff ff52 	bl	8008a08 <_malloc_r>
 8008b64:	4606      	mov	r6, r0
 8008b66:	b360      	cbz	r0, 8008bc2 <__ssputs_r+0xa2>
 8008b68:	6921      	ldr	r1, [r4, #16]
 8008b6a:	464a      	mov	r2, r9
 8008b6c:	f000 fae8 	bl	8009140 <memcpy>
 8008b70:	89a3      	ldrh	r3, [r4, #12]
 8008b72:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008b76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b7a:	81a3      	strh	r3, [r4, #12]
 8008b7c:	6126      	str	r6, [r4, #16]
 8008b7e:	6165      	str	r5, [r4, #20]
 8008b80:	444e      	add	r6, r9
 8008b82:	eba5 0509 	sub.w	r5, r5, r9
 8008b86:	6026      	str	r6, [r4, #0]
 8008b88:	60a5      	str	r5, [r4, #8]
 8008b8a:	463e      	mov	r6, r7
 8008b8c:	42be      	cmp	r6, r7
 8008b8e:	d900      	bls.n	8008b92 <__ssputs_r+0x72>
 8008b90:	463e      	mov	r6, r7
 8008b92:	6820      	ldr	r0, [r4, #0]
 8008b94:	4632      	mov	r2, r6
 8008b96:	4641      	mov	r1, r8
 8008b98:	f000 faa8 	bl	80090ec <memmove>
 8008b9c:	68a3      	ldr	r3, [r4, #8]
 8008b9e:	1b9b      	subs	r3, r3, r6
 8008ba0:	60a3      	str	r3, [r4, #8]
 8008ba2:	6823      	ldr	r3, [r4, #0]
 8008ba4:	4433      	add	r3, r6
 8008ba6:	6023      	str	r3, [r4, #0]
 8008ba8:	2000      	movs	r0, #0
 8008baa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bae:	462a      	mov	r2, r5
 8008bb0:	f000 fad4 	bl	800915c <_realloc_r>
 8008bb4:	4606      	mov	r6, r0
 8008bb6:	2800      	cmp	r0, #0
 8008bb8:	d1e0      	bne.n	8008b7c <__ssputs_r+0x5c>
 8008bba:	6921      	ldr	r1, [r4, #16]
 8008bbc:	4650      	mov	r0, sl
 8008bbe:	f7ff feb7 	bl	8008930 <_free_r>
 8008bc2:	230c      	movs	r3, #12
 8008bc4:	f8ca 3000 	str.w	r3, [sl]
 8008bc8:	89a3      	ldrh	r3, [r4, #12]
 8008bca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bce:	81a3      	strh	r3, [r4, #12]
 8008bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8008bd4:	e7e9      	b.n	8008baa <__ssputs_r+0x8a>
	...

08008bd8 <_svfiprintf_r>:
 8008bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bdc:	4698      	mov	r8, r3
 8008bde:	898b      	ldrh	r3, [r1, #12]
 8008be0:	061b      	lsls	r3, r3, #24
 8008be2:	b09d      	sub	sp, #116	@ 0x74
 8008be4:	4607      	mov	r7, r0
 8008be6:	460d      	mov	r5, r1
 8008be8:	4614      	mov	r4, r2
 8008bea:	d510      	bpl.n	8008c0e <_svfiprintf_r+0x36>
 8008bec:	690b      	ldr	r3, [r1, #16]
 8008bee:	b973      	cbnz	r3, 8008c0e <_svfiprintf_r+0x36>
 8008bf0:	2140      	movs	r1, #64	@ 0x40
 8008bf2:	f7ff ff09 	bl	8008a08 <_malloc_r>
 8008bf6:	6028      	str	r0, [r5, #0]
 8008bf8:	6128      	str	r0, [r5, #16]
 8008bfa:	b930      	cbnz	r0, 8008c0a <_svfiprintf_r+0x32>
 8008bfc:	230c      	movs	r3, #12
 8008bfe:	603b      	str	r3, [r7, #0]
 8008c00:	f04f 30ff 	mov.w	r0, #4294967295
 8008c04:	b01d      	add	sp, #116	@ 0x74
 8008c06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c0a:	2340      	movs	r3, #64	@ 0x40
 8008c0c:	616b      	str	r3, [r5, #20]
 8008c0e:	2300      	movs	r3, #0
 8008c10:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c12:	2320      	movs	r3, #32
 8008c14:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008c18:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c1c:	2330      	movs	r3, #48	@ 0x30
 8008c1e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008dbc <_svfiprintf_r+0x1e4>
 8008c22:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008c26:	f04f 0901 	mov.w	r9, #1
 8008c2a:	4623      	mov	r3, r4
 8008c2c:	469a      	mov	sl, r3
 8008c2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c32:	b10a      	cbz	r2, 8008c38 <_svfiprintf_r+0x60>
 8008c34:	2a25      	cmp	r2, #37	@ 0x25
 8008c36:	d1f9      	bne.n	8008c2c <_svfiprintf_r+0x54>
 8008c38:	ebba 0b04 	subs.w	fp, sl, r4
 8008c3c:	d00b      	beq.n	8008c56 <_svfiprintf_r+0x7e>
 8008c3e:	465b      	mov	r3, fp
 8008c40:	4622      	mov	r2, r4
 8008c42:	4629      	mov	r1, r5
 8008c44:	4638      	mov	r0, r7
 8008c46:	f7ff ff6b 	bl	8008b20 <__ssputs_r>
 8008c4a:	3001      	adds	r0, #1
 8008c4c:	f000 80a7 	beq.w	8008d9e <_svfiprintf_r+0x1c6>
 8008c50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c52:	445a      	add	r2, fp
 8008c54:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c56:	f89a 3000 	ldrb.w	r3, [sl]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	f000 809f 	beq.w	8008d9e <_svfiprintf_r+0x1c6>
 8008c60:	2300      	movs	r3, #0
 8008c62:	f04f 32ff 	mov.w	r2, #4294967295
 8008c66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c6a:	f10a 0a01 	add.w	sl, sl, #1
 8008c6e:	9304      	str	r3, [sp, #16]
 8008c70:	9307      	str	r3, [sp, #28]
 8008c72:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008c76:	931a      	str	r3, [sp, #104]	@ 0x68
 8008c78:	4654      	mov	r4, sl
 8008c7a:	2205      	movs	r2, #5
 8008c7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c80:	484e      	ldr	r0, [pc, #312]	@ (8008dbc <_svfiprintf_r+0x1e4>)
 8008c82:	f7f7 fac5 	bl	8000210 <memchr>
 8008c86:	9a04      	ldr	r2, [sp, #16]
 8008c88:	b9d8      	cbnz	r0, 8008cc2 <_svfiprintf_r+0xea>
 8008c8a:	06d0      	lsls	r0, r2, #27
 8008c8c:	bf44      	itt	mi
 8008c8e:	2320      	movmi	r3, #32
 8008c90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c94:	0711      	lsls	r1, r2, #28
 8008c96:	bf44      	itt	mi
 8008c98:	232b      	movmi	r3, #43	@ 0x2b
 8008c9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c9e:	f89a 3000 	ldrb.w	r3, [sl]
 8008ca2:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ca4:	d015      	beq.n	8008cd2 <_svfiprintf_r+0xfa>
 8008ca6:	9a07      	ldr	r2, [sp, #28]
 8008ca8:	4654      	mov	r4, sl
 8008caa:	2000      	movs	r0, #0
 8008cac:	f04f 0c0a 	mov.w	ip, #10
 8008cb0:	4621      	mov	r1, r4
 8008cb2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008cb6:	3b30      	subs	r3, #48	@ 0x30
 8008cb8:	2b09      	cmp	r3, #9
 8008cba:	d94b      	bls.n	8008d54 <_svfiprintf_r+0x17c>
 8008cbc:	b1b0      	cbz	r0, 8008cec <_svfiprintf_r+0x114>
 8008cbe:	9207      	str	r2, [sp, #28]
 8008cc0:	e014      	b.n	8008cec <_svfiprintf_r+0x114>
 8008cc2:	eba0 0308 	sub.w	r3, r0, r8
 8008cc6:	fa09 f303 	lsl.w	r3, r9, r3
 8008cca:	4313      	orrs	r3, r2
 8008ccc:	9304      	str	r3, [sp, #16]
 8008cce:	46a2      	mov	sl, r4
 8008cd0:	e7d2      	b.n	8008c78 <_svfiprintf_r+0xa0>
 8008cd2:	9b03      	ldr	r3, [sp, #12]
 8008cd4:	1d19      	adds	r1, r3, #4
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	9103      	str	r1, [sp, #12]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	bfbb      	ittet	lt
 8008cde:	425b      	neglt	r3, r3
 8008ce0:	f042 0202 	orrlt.w	r2, r2, #2
 8008ce4:	9307      	strge	r3, [sp, #28]
 8008ce6:	9307      	strlt	r3, [sp, #28]
 8008ce8:	bfb8      	it	lt
 8008cea:	9204      	strlt	r2, [sp, #16]
 8008cec:	7823      	ldrb	r3, [r4, #0]
 8008cee:	2b2e      	cmp	r3, #46	@ 0x2e
 8008cf0:	d10a      	bne.n	8008d08 <_svfiprintf_r+0x130>
 8008cf2:	7863      	ldrb	r3, [r4, #1]
 8008cf4:	2b2a      	cmp	r3, #42	@ 0x2a
 8008cf6:	d132      	bne.n	8008d5e <_svfiprintf_r+0x186>
 8008cf8:	9b03      	ldr	r3, [sp, #12]
 8008cfa:	1d1a      	adds	r2, r3, #4
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	9203      	str	r2, [sp, #12]
 8008d00:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008d04:	3402      	adds	r4, #2
 8008d06:	9305      	str	r3, [sp, #20]
 8008d08:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008dcc <_svfiprintf_r+0x1f4>
 8008d0c:	7821      	ldrb	r1, [r4, #0]
 8008d0e:	2203      	movs	r2, #3
 8008d10:	4650      	mov	r0, sl
 8008d12:	f7f7 fa7d 	bl	8000210 <memchr>
 8008d16:	b138      	cbz	r0, 8008d28 <_svfiprintf_r+0x150>
 8008d18:	9b04      	ldr	r3, [sp, #16]
 8008d1a:	eba0 000a 	sub.w	r0, r0, sl
 8008d1e:	2240      	movs	r2, #64	@ 0x40
 8008d20:	4082      	lsls	r2, r0
 8008d22:	4313      	orrs	r3, r2
 8008d24:	3401      	adds	r4, #1
 8008d26:	9304      	str	r3, [sp, #16]
 8008d28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d2c:	4824      	ldr	r0, [pc, #144]	@ (8008dc0 <_svfiprintf_r+0x1e8>)
 8008d2e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008d32:	2206      	movs	r2, #6
 8008d34:	f7f7 fa6c 	bl	8000210 <memchr>
 8008d38:	2800      	cmp	r0, #0
 8008d3a:	d036      	beq.n	8008daa <_svfiprintf_r+0x1d2>
 8008d3c:	4b21      	ldr	r3, [pc, #132]	@ (8008dc4 <_svfiprintf_r+0x1ec>)
 8008d3e:	bb1b      	cbnz	r3, 8008d88 <_svfiprintf_r+0x1b0>
 8008d40:	9b03      	ldr	r3, [sp, #12]
 8008d42:	3307      	adds	r3, #7
 8008d44:	f023 0307 	bic.w	r3, r3, #7
 8008d48:	3308      	adds	r3, #8
 8008d4a:	9303      	str	r3, [sp, #12]
 8008d4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d4e:	4433      	add	r3, r6
 8008d50:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d52:	e76a      	b.n	8008c2a <_svfiprintf_r+0x52>
 8008d54:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d58:	460c      	mov	r4, r1
 8008d5a:	2001      	movs	r0, #1
 8008d5c:	e7a8      	b.n	8008cb0 <_svfiprintf_r+0xd8>
 8008d5e:	2300      	movs	r3, #0
 8008d60:	3401      	adds	r4, #1
 8008d62:	9305      	str	r3, [sp, #20]
 8008d64:	4619      	mov	r1, r3
 8008d66:	f04f 0c0a 	mov.w	ip, #10
 8008d6a:	4620      	mov	r0, r4
 8008d6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d70:	3a30      	subs	r2, #48	@ 0x30
 8008d72:	2a09      	cmp	r2, #9
 8008d74:	d903      	bls.n	8008d7e <_svfiprintf_r+0x1a6>
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d0c6      	beq.n	8008d08 <_svfiprintf_r+0x130>
 8008d7a:	9105      	str	r1, [sp, #20]
 8008d7c:	e7c4      	b.n	8008d08 <_svfiprintf_r+0x130>
 8008d7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d82:	4604      	mov	r4, r0
 8008d84:	2301      	movs	r3, #1
 8008d86:	e7f0      	b.n	8008d6a <_svfiprintf_r+0x192>
 8008d88:	ab03      	add	r3, sp, #12
 8008d8a:	9300      	str	r3, [sp, #0]
 8008d8c:	462a      	mov	r2, r5
 8008d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8008dc8 <_svfiprintf_r+0x1f0>)
 8008d90:	a904      	add	r1, sp, #16
 8008d92:	4638      	mov	r0, r7
 8008d94:	f3af 8000 	nop.w
 8008d98:	1c42      	adds	r2, r0, #1
 8008d9a:	4606      	mov	r6, r0
 8008d9c:	d1d6      	bne.n	8008d4c <_svfiprintf_r+0x174>
 8008d9e:	89ab      	ldrh	r3, [r5, #12]
 8008da0:	065b      	lsls	r3, r3, #25
 8008da2:	f53f af2d 	bmi.w	8008c00 <_svfiprintf_r+0x28>
 8008da6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008da8:	e72c      	b.n	8008c04 <_svfiprintf_r+0x2c>
 8008daa:	ab03      	add	r3, sp, #12
 8008dac:	9300      	str	r3, [sp, #0]
 8008dae:	462a      	mov	r2, r5
 8008db0:	4b05      	ldr	r3, [pc, #20]	@ (8008dc8 <_svfiprintf_r+0x1f0>)
 8008db2:	a904      	add	r1, sp, #16
 8008db4:	4638      	mov	r0, r7
 8008db6:	f000 f879 	bl	8008eac <_printf_i>
 8008dba:	e7ed      	b.n	8008d98 <_svfiprintf_r+0x1c0>
 8008dbc:	0800938d 	.word	0x0800938d
 8008dc0:	08009397 	.word	0x08009397
 8008dc4:	00000000 	.word	0x00000000
 8008dc8:	08008b21 	.word	0x08008b21
 8008dcc:	08009393 	.word	0x08009393

08008dd0 <_printf_common>:
 8008dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dd4:	4616      	mov	r6, r2
 8008dd6:	4698      	mov	r8, r3
 8008dd8:	688a      	ldr	r2, [r1, #8]
 8008dda:	690b      	ldr	r3, [r1, #16]
 8008ddc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008de0:	4293      	cmp	r3, r2
 8008de2:	bfb8      	it	lt
 8008de4:	4613      	movlt	r3, r2
 8008de6:	6033      	str	r3, [r6, #0]
 8008de8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008dec:	4607      	mov	r7, r0
 8008dee:	460c      	mov	r4, r1
 8008df0:	b10a      	cbz	r2, 8008df6 <_printf_common+0x26>
 8008df2:	3301      	adds	r3, #1
 8008df4:	6033      	str	r3, [r6, #0]
 8008df6:	6823      	ldr	r3, [r4, #0]
 8008df8:	0699      	lsls	r1, r3, #26
 8008dfa:	bf42      	ittt	mi
 8008dfc:	6833      	ldrmi	r3, [r6, #0]
 8008dfe:	3302      	addmi	r3, #2
 8008e00:	6033      	strmi	r3, [r6, #0]
 8008e02:	6825      	ldr	r5, [r4, #0]
 8008e04:	f015 0506 	ands.w	r5, r5, #6
 8008e08:	d106      	bne.n	8008e18 <_printf_common+0x48>
 8008e0a:	f104 0a19 	add.w	sl, r4, #25
 8008e0e:	68e3      	ldr	r3, [r4, #12]
 8008e10:	6832      	ldr	r2, [r6, #0]
 8008e12:	1a9b      	subs	r3, r3, r2
 8008e14:	42ab      	cmp	r3, r5
 8008e16:	dc26      	bgt.n	8008e66 <_printf_common+0x96>
 8008e18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008e1c:	6822      	ldr	r2, [r4, #0]
 8008e1e:	3b00      	subs	r3, #0
 8008e20:	bf18      	it	ne
 8008e22:	2301      	movne	r3, #1
 8008e24:	0692      	lsls	r2, r2, #26
 8008e26:	d42b      	bmi.n	8008e80 <_printf_common+0xb0>
 8008e28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008e2c:	4641      	mov	r1, r8
 8008e2e:	4638      	mov	r0, r7
 8008e30:	47c8      	blx	r9
 8008e32:	3001      	adds	r0, #1
 8008e34:	d01e      	beq.n	8008e74 <_printf_common+0xa4>
 8008e36:	6823      	ldr	r3, [r4, #0]
 8008e38:	6922      	ldr	r2, [r4, #16]
 8008e3a:	f003 0306 	and.w	r3, r3, #6
 8008e3e:	2b04      	cmp	r3, #4
 8008e40:	bf02      	ittt	eq
 8008e42:	68e5      	ldreq	r5, [r4, #12]
 8008e44:	6833      	ldreq	r3, [r6, #0]
 8008e46:	1aed      	subeq	r5, r5, r3
 8008e48:	68a3      	ldr	r3, [r4, #8]
 8008e4a:	bf0c      	ite	eq
 8008e4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008e50:	2500      	movne	r5, #0
 8008e52:	4293      	cmp	r3, r2
 8008e54:	bfc4      	itt	gt
 8008e56:	1a9b      	subgt	r3, r3, r2
 8008e58:	18ed      	addgt	r5, r5, r3
 8008e5a:	2600      	movs	r6, #0
 8008e5c:	341a      	adds	r4, #26
 8008e5e:	42b5      	cmp	r5, r6
 8008e60:	d11a      	bne.n	8008e98 <_printf_common+0xc8>
 8008e62:	2000      	movs	r0, #0
 8008e64:	e008      	b.n	8008e78 <_printf_common+0xa8>
 8008e66:	2301      	movs	r3, #1
 8008e68:	4652      	mov	r2, sl
 8008e6a:	4641      	mov	r1, r8
 8008e6c:	4638      	mov	r0, r7
 8008e6e:	47c8      	blx	r9
 8008e70:	3001      	adds	r0, #1
 8008e72:	d103      	bne.n	8008e7c <_printf_common+0xac>
 8008e74:	f04f 30ff 	mov.w	r0, #4294967295
 8008e78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e7c:	3501      	adds	r5, #1
 8008e7e:	e7c6      	b.n	8008e0e <_printf_common+0x3e>
 8008e80:	18e1      	adds	r1, r4, r3
 8008e82:	1c5a      	adds	r2, r3, #1
 8008e84:	2030      	movs	r0, #48	@ 0x30
 8008e86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008e8a:	4422      	add	r2, r4
 8008e8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008e90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008e94:	3302      	adds	r3, #2
 8008e96:	e7c7      	b.n	8008e28 <_printf_common+0x58>
 8008e98:	2301      	movs	r3, #1
 8008e9a:	4622      	mov	r2, r4
 8008e9c:	4641      	mov	r1, r8
 8008e9e:	4638      	mov	r0, r7
 8008ea0:	47c8      	blx	r9
 8008ea2:	3001      	adds	r0, #1
 8008ea4:	d0e6      	beq.n	8008e74 <_printf_common+0xa4>
 8008ea6:	3601      	adds	r6, #1
 8008ea8:	e7d9      	b.n	8008e5e <_printf_common+0x8e>
	...

08008eac <_printf_i>:
 8008eac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008eb0:	7e0f      	ldrb	r7, [r1, #24]
 8008eb2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008eb4:	2f78      	cmp	r7, #120	@ 0x78
 8008eb6:	4691      	mov	r9, r2
 8008eb8:	4680      	mov	r8, r0
 8008eba:	460c      	mov	r4, r1
 8008ebc:	469a      	mov	sl, r3
 8008ebe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008ec2:	d807      	bhi.n	8008ed4 <_printf_i+0x28>
 8008ec4:	2f62      	cmp	r7, #98	@ 0x62
 8008ec6:	d80a      	bhi.n	8008ede <_printf_i+0x32>
 8008ec8:	2f00      	cmp	r7, #0
 8008eca:	f000 80d2 	beq.w	8009072 <_printf_i+0x1c6>
 8008ece:	2f58      	cmp	r7, #88	@ 0x58
 8008ed0:	f000 80b9 	beq.w	8009046 <_printf_i+0x19a>
 8008ed4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ed8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008edc:	e03a      	b.n	8008f54 <_printf_i+0xa8>
 8008ede:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008ee2:	2b15      	cmp	r3, #21
 8008ee4:	d8f6      	bhi.n	8008ed4 <_printf_i+0x28>
 8008ee6:	a101      	add	r1, pc, #4	@ (adr r1, 8008eec <_printf_i+0x40>)
 8008ee8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008eec:	08008f45 	.word	0x08008f45
 8008ef0:	08008f59 	.word	0x08008f59
 8008ef4:	08008ed5 	.word	0x08008ed5
 8008ef8:	08008ed5 	.word	0x08008ed5
 8008efc:	08008ed5 	.word	0x08008ed5
 8008f00:	08008ed5 	.word	0x08008ed5
 8008f04:	08008f59 	.word	0x08008f59
 8008f08:	08008ed5 	.word	0x08008ed5
 8008f0c:	08008ed5 	.word	0x08008ed5
 8008f10:	08008ed5 	.word	0x08008ed5
 8008f14:	08008ed5 	.word	0x08008ed5
 8008f18:	08009059 	.word	0x08009059
 8008f1c:	08008f83 	.word	0x08008f83
 8008f20:	08009013 	.word	0x08009013
 8008f24:	08008ed5 	.word	0x08008ed5
 8008f28:	08008ed5 	.word	0x08008ed5
 8008f2c:	0800907b 	.word	0x0800907b
 8008f30:	08008ed5 	.word	0x08008ed5
 8008f34:	08008f83 	.word	0x08008f83
 8008f38:	08008ed5 	.word	0x08008ed5
 8008f3c:	08008ed5 	.word	0x08008ed5
 8008f40:	0800901b 	.word	0x0800901b
 8008f44:	6833      	ldr	r3, [r6, #0]
 8008f46:	1d1a      	adds	r2, r3, #4
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	6032      	str	r2, [r6, #0]
 8008f4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008f50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008f54:	2301      	movs	r3, #1
 8008f56:	e09d      	b.n	8009094 <_printf_i+0x1e8>
 8008f58:	6833      	ldr	r3, [r6, #0]
 8008f5a:	6820      	ldr	r0, [r4, #0]
 8008f5c:	1d19      	adds	r1, r3, #4
 8008f5e:	6031      	str	r1, [r6, #0]
 8008f60:	0606      	lsls	r6, r0, #24
 8008f62:	d501      	bpl.n	8008f68 <_printf_i+0xbc>
 8008f64:	681d      	ldr	r5, [r3, #0]
 8008f66:	e003      	b.n	8008f70 <_printf_i+0xc4>
 8008f68:	0645      	lsls	r5, r0, #25
 8008f6a:	d5fb      	bpl.n	8008f64 <_printf_i+0xb8>
 8008f6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008f70:	2d00      	cmp	r5, #0
 8008f72:	da03      	bge.n	8008f7c <_printf_i+0xd0>
 8008f74:	232d      	movs	r3, #45	@ 0x2d
 8008f76:	426d      	negs	r5, r5
 8008f78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008f7c:	4859      	ldr	r0, [pc, #356]	@ (80090e4 <_printf_i+0x238>)
 8008f7e:	230a      	movs	r3, #10
 8008f80:	e011      	b.n	8008fa6 <_printf_i+0xfa>
 8008f82:	6821      	ldr	r1, [r4, #0]
 8008f84:	6833      	ldr	r3, [r6, #0]
 8008f86:	0608      	lsls	r0, r1, #24
 8008f88:	f853 5b04 	ldr.w	r5, [r3], #4
 8008f8c:	d402      	bmi.n	8008f94 <_printf_i+0xe8>
 8008f8e:	0649      	lsls	r1, r1, #25
 8008f90:	bf48      	it	mi
 8008f92:	b2ad      	uxthmi	r5, r5
 8008f94:	2f6f      	cmp	r7, #111	@ 0x6f
 8008f96:	4853      	ldr	r0, [pc, #332]	@ (80090e4 <_printf_i+0x238>)
 8008f98:	6033      	str	r3, [r6, #0]
 8008f9a:	bf14      	ite	ne
 8008f9c:	230a      	movne	r3, #10
 8008f9e:	2308      	moveq	r3, #8
 8008fa0:	2100      	movs	r1, #0
 8008fa2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008fa6:	6866      	ldr	r6, [r4, #4]
 8008fa8:	60a6      	str	r6, [r4, #8]
 8008faa:	2e00      	cmp	r6, #0
 8008fac:	bfa2      	ittt	ge
 8008fae:	6821      	ldrge	r1, [r4, #0]
 8008fb0:	f021 0104 	bicge.w	r1, r1, #4
 8008fb4:	6021      	strge	r1, [r4, #0]
 8008fb6:	b90d      	cbnz	r5, 8008fbc <_printf_i+0x110>
 8008fb8:	2e00      	cmp	r6, #0
 8008fba:	d04b      	beq.n	8009054 <_printf_i+0x1a8>
 8008fbc:	4616      	mov	r6, r2
 8008fbe:	fbb5 f1f3 	udiv	r1, r5, r3
 8008fc2:	fb03 5711 	mls	r7, r3, r1, r5
 8008fc6:	5dc7      	ldrb	r7, [r0, r7]
 8008fc8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008fcc:	462f      	mov	r7, r5
 8008fce:	42bb      	cmp	r3, r7
 8008fd0:	460d      	mov	r5, r1
 8008fd2:	d9f4      	bls.n	8008fbe <_printf_i+0x112>
 8008fd4:	2b08      	cmp	r3, #8
 8008fd6:	d10b      	bne.n	8008ff0 <_printf_i+0x144>
 8008fd8:	6823      	ldr	r3, [r4, #0]
 8008fda:	07df      	lsls	r7, r3, #31
 8008fdc:	d508      	bpl.n	8008ff0 <_printf_i+0x144>
 8008fde:	6923      	ldr	r3, [r4, #16]
 8008fe0:	6861      	ldr	r1, [r4, #4]
 8008fe2:	4299      	cmp	r1, r3
 8008fe4:	bfde      	ittt	le
 8008fe6:	2330      	movle	r3, #48	@ 0x30
 8008fe8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008fec:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008ff0:	1b92      	subs	r2, r2, r6
 8008ff2:	6122      	str	r2, [r4, #16]
 8008ff4:	f8cd a000 	str.w	sl, [sp]
 8008ff8:	464b      	mov	r3, r9
 8008ffa:	aa03      	add	r2, sp, #12
 8008ffc:	4621      	mov	r1, r4
 8008ffe:	4640      	mov	r0, r8
 8009000:	f7ff fee6 	bl	8008dd0 <_printf_common>
 8009004:	3001      	adds	r0, #1
 8009006:	d14a      	bne.n	800909e <_printf_i+0x1f2>
 8009008:	f04f 30ff 	mov.w	r0, #4294967295
 800900c:	b004      	add	sp, #16
 800900e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009012:	6823      	ldr	r3, [r4, #0]
 8009014:	f043 0320 	orr.w	r3, r3, #32
 8009018:	6023      	str	r3, [r4, #0]
 800901a:	4833      	ldr	r0, [pc, #204]	@ (80090e8 <_printf_i+0x23c>)
 800901c:	2778      	movs	r7, #120	@ 0x78
 800901e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009022:	6823      	ldr	r3, [r4, #0]
 8009024:	6831      	ldr	r1, [r6, #0]
 8009026:	061f      	lsls	r7, r3, #24
 8009028:	f851 5b04 	ldr.w	r5, [r1], #4
 800902c:	d402      	bmi.n	8009034 <_printf_i+0x188>
 800902e:	065f      	lsls	r7, r3, #25
 8009030:	bf48      	it	mi
 8009032:	b2ad      	uxthmi	r5, r5
 8009034:	6031      	str	r1, [r6, #0]
 8009036:	07d9      	lsls	r1, r3, #31
 8009038:	bf44      	itt	mi
 800903a:	f043 0320 	orrmi.w	r3, r3, #32
 800903e:	6023      	strmi	r3, [r4, #0]
 8009040:	b11d      	cbz	r5, 800904a <_printf_i+0x19e>
 8009042:	2310      	movs	r3, #16
 8009044:	e7ac      	b.n	8008fa0 <_printf_i+0xf4>
 8009046:	4827      	ldr	r0, [pc, #156]	@ (80090e4 <_printf_i+0x238>)
 8009048:	e7e9      	b.n	800901e <_printf_i+0x172>
 800904a:	6823      	ldr	r3, [r4, #0]
 800904c:	f023 0320 	bic.w	r3, r3, #32
 8009050:	6023      	str	r3, [r4, #0]
 8009052:	e7f6      	b.n	8009042 <_printf_i+0x196>
 8009054:	4616      	mov	r6, r2
 8009056:	e7bd      	b.n	8008fd4 <_printf_i+0x128>
 8009058:	6833      	ldr	r3, [r6, #0]
 800905a:	6825      	ldr	r5, [r4, #0]
 800905c:	6961      	ldr	r1, [r4, #20]
 800905e:	1d18      	adds	r0, r3, #4
 8009060:	6030      	str	r0, [r6, #0]
 8009062:	062e      	lsls	r6, r5, #24
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	d501      	bpl.n	800906c <_printf_i+0x1c0>
 8009068:	6019      	str	r1, [r3, #0]
 800906a:	e002      	b.n	8009072 <_printf_i+0x1c6>
 800906c:	0668      	lsls	r0, r5, #25
 800906e:	d5fb      	bpl.n	8009068 <_printf_i+0x1bc>
 8009070:	8019      	strh	r1, [r3, #0]
 8009072:	2300      	movs	r3, #0
 8009074:	6123      	str	r3, [r4, #16]
 8009076:	4616      	mov	r6, r2
 8009078:	e7bc      	b.n	8008ff4 <_printf_i+0x148>
 800907a:	6833      	ldr	r3, [r6, #0]
 800907c:	1d1a      	adds	r2, r3, #4
 800907e:	6032      	str	r2, [r6, #0]
 8009080:	681e      	ldr	r6, [r3, #0]
 8009082:	6862      	ldr	r2, [r4, #4]
 8009084:	2100      	movs	r1, #0
 8009086:	4630      	mov	r0, r6
 8009088:	f7f7 f8c2 	bl	8000210 <memchr>
 800908c:	b108      	cbz	r0, 8009092 <_printf_i+0x1e6>
 800908e:	1b80      	subs	r0, r0, r6
 8009090:	6060      	str	r0, [r4, #4]
 8009092:	6863      	ldr	r3, [r4, #4]
 8009094:	6123      	str	r3, [r4, #16]
 8009096:	2300      	movs	r3, #0
 8009098:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800909c:	e7aa      	b.n	8008ff4 <_printf_i+0x148>
 800909e:	6923      	ldr	r3, [r4, #16]
 80090a0:	4632      	mov	r2, r6
 80090a2:	4649      	mov	r1, r9
 80090a4:	4640      	mov	r0, r8
 80090a6:	47d0      	blx	sl
 80090a8:	3001      	adds	r0, #1
 80090aa:	d0ad      	beq.n	8009008 <_printf_i+0x15c>
 80090ac:	6823      	ldr	r3, [r4, #0]
 80090ae:	079b      	lsls	r3, r3, #30
 80090b0:	d413      	bmi.n	80090da <_printf_i+0x22e>
 80090b2:	68e0      	ldr	r0, [r4, #12]
 80090b4:	9b03      	ldr	r3, [sp, #12]
 80090b6:	4298      	cmp	r0, r3
 80090b8:	bfb8      	it	lt
 80090ba:	4618      	movlt	r0, r3
 80090bc:	e7a6      	b.n	800900c <_printf_i+0x160>
 80090be:	2301      	movs	r3, #1
 80090c0:	4632      	mov	r2, r6
 80090c2:	4649      	mov	r1, r9
 80090c4:	4640      	mov	r0, r8
 80090c6:	47d0      	blx	sl
 80090c8:	3001      	adds	r0, #1
 80090ca:	d09d      	beq.n	8009008 <_printf_i+0x15c>
 80090cc:	3501      	adds	r5, #1
 80090ce:	68e3      	ldr	r3, [r4, #12]
 80090d0:	9903      	ldr	r1, [sp, #12]
 80090d2:	1a5b      	subs	r3, r3, r1
 80090d4:	42ab      	cmp	r3, r5
 80090d6:	dcf2      	bgt.n	80090be <_printf_i+0x212>
 80090d8:	e7eb      	b.n	80090b2 <_printf_i+0x206>
 80090da:	2500      	movs	r5, #0
 80090dc:	f104 0619 	add.w	r6, r4, #25
 80090e0:	e7f5      	b.n	80090ce <_printf_i+0x222>
 80090e2:	bf00      	nop
 80090e4:	0800939e 	.word	0x0800939e
 80090e8:	080093af 	.word	0x080093af

080090ec <memmove>:
 80090ec:	4288      	cmp	r0, r1
 80090ee:	b510      	push	{r4, lr}
 80090f0:	eb01 0402 	add.w	r4, r1, r2
 80090f4:	d902      	bls.n	80090fc <memmove+0x10>
 80090f6:	4284      	cmp	r4, r0
 80090f8:	4623      	mov	r3, r4
 80090fa:	d807      	bhi.n	800910c <memmove+0x20>
 80090fc:	1e43      	subs	r3, r0, #1
 80090fe:	42a1      	cmp	r1, r4
 8009100:	d008      	beq.n	8009114 <memmove+0x28>
 8009102:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009106:	f803 2f01 	strb.w	r2, [r3, #1]!
 800910a:	e7f8      	b.n	80090fe <memmove+0x12>
 800910c:	4402      	add	r2, r0
 800910e:	4601      	mov	r1, r0
 8009110:	428a      	cmp	r2, r1
 8009112:	d100      	bne.n	8009116 <memmove+0x2a>
 8009114:	bd10      	pop	{r4, pc}
 8009116:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800911a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800911e:	e7f7      	b.n	8009110 <memmove+0x24>

08009120 <_sbrk_r>:
 8009120:	b538      	push	{r3, r4, r5, lr}
 8009122:	4d06      	ldr	r5, [pc, #24]	@ (800913c <_sbrk_r+0x1c>)
 8009124:	2300      	movs	r3, #0
 8009126:	4604      	mov	r4, r0
 8009128:	4608      	mov	r0, r1
 800912a:	602b      	str	r3, [r5, #0]
 800912c:	f7f9 fd3c 	bl	8002ba8 <_sbrk>
 8009130:	1c43      	adds	r3, r0, #1
 8009132:	d102      	bne.n	800913a <_sbrk_r+0x1a>
 8009134:	682b      	ldr	r3, [r5, #0]
 8009136:	b103      	cbz	r3, 800913a <_sbrk_r+0x1a>
 8009138:	6023      	str	r3, [r4, #0]
 800913a:	bd38      	pop	{r3, r4, r5, pc}
 800913c:	20000d04 	.word	0x20000d04

08009140 <memcpy>:
 8009140:	440a      	add	r2, r1
 8009142:	4291      	cmp	r1, r2
 8009144:	f100 33ff 	add.w	r3, r0, #4294967295
 8009148:	d100      	bne.n	800914c <memcpy+0xc>
 800914a:	4770      	bx	lr
 800914c:	b510      	push	{r4, lr}
 800914e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009152:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009156:	4291      	cmp	r1, r2
 8009158:	d1f9      	bne.n	800914e <memcpy+0xe>
 800915a:	bd10      	pop	{r4, pc}

0800915c <_realloc_r>:
 800915c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009160:	4680      	mov	r8, r0
 8009162:	4615      	mov	r5, r2
 8009164:	460c      	mov	r4, r1
 8009166:	b921      	cbnz	r1, 8009172 <_realloc_r+0x16>
 8009168:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800916c:	4611      	mov	r1, r2
 800916e:	f7ff bc4b 	b.w	8008a08 <_malloc_r>
 8009172:	b92a      	cbnz	r2, 8009180 <_realloc_r+0x24>
 8009174:	f7ff fbdc 	bl	8008930 <_free_r>
 8009178:	2400      	movs	r4, #0
 800917a:	4620      	mov	r0, r4
 800917c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009180:	f000 f81a 	bl	80091b8 <_malloc_usable_size_r>
 8009184:	4285      	cmp	r5, r0
 8009186:	4606      	mov	r6, r0
 8009188:	d802      	bhi.n	8009190 <_realloc_r+0x34>
 800918a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800918e:	d8f4      	bhi.n	800917a <_realloc_r+0x1e>
 8009190:	4629      	mov	r1, r5
 8009192:	4640      	mov	r0, r8
 8009194:	f7ff fc38 	bl	8008a08 <_malloc_r>
 8009198:	4607      	mov	r7, r0
 800919a:	2800      	cmp	r0, #0
 800919c:	d0ec      	beq.n	8009178 <_realloc_r+0x1c>
 800919e:	42b5      	cmp	r5, r6
 80091a0:	462a      	mov	r2, r5
 80091a2:	4621      	mov	r1, r4
 80091a4:	bf28      	it	cs
 80091a6:	4632      	movcs	r2, r6
 80091a8:	f7ff ffca 	bl	8009140 <memcpy>
 80091ac:	4621      	mov	r1, r4
 80091ae:	4640      	mov	r0, r8
 80091b0:	f7ff fbbe 	bl	8008930 <_free_r>
 80091b4:	463c      	mov	r4, r7
 80091b6:	e7e0      	b.n	800917a <_realloc_r+0x1e>

080091b8 <_malloc_usable_size_r>:
 80091b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091bc:	1f18      	subs	r0, r3, #4
 80091be:	2b00      	cmp	r3, #0
 80091c0:	bfbc      	itt	lt
 80091c2:	580b      	ldrlt	r3, [r1, r0]
 80091c4:	18c0      	addlt	r0, r0, r3
 80091c6:	4770      	bx	lr

080091c8 <_init>:
 80091c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ca:	bf00      	nop
 80091cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091ce:	bc08      	pop	{r3}
 80091d0:	469e      	mov	lr, r3
 80091d2:	4770      	bx	lr

080091d4 <_fini>:
 80091d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091d6:	bf00      	nop
 80091d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091da:	bc08      	pop	{r3}
 80091dc:	469e      	mov	lr, r3
 80091de:	4770      	bx	lr
