Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconcat
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v" into library axis_infrastructure_v1_1
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_mux_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter.v" into library axis_infrastructure_v1_1
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_util_aclken_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v" into library axis_infrastructure_v1_1
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_util_aclken_converter_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v" into library axis_infrastructure_v1_1
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_util_axis2vector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v" into library axis_infrastructure_v1_1
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_util_vector2axis
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog/axis_infrastructure_v1_1_clock_synchronizer.v" into library axis_infrastructure_v1_1
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_clock_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v" into library axis_register_slice_v1_1
INFO: [VRFC 10-311] analyzing module axis_register_slice_v1_1_axisc_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/a6be319f/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v" into library axis_register_slice_v1_1
INFO: [VRFC 10-311] analyzing module axis_register_slice_v1_1_axis_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/ipshared/xilinx.com/axis_dwidth_converter_v1_1/f3947031/hdl/verilog/axis_dwidth_converter_v1_1_axisc_downsizer.v" into library axis_dwidth_converter_v1_1
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_v1_1_axisc_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/ipshared/xilinx.com/axis_dwidth_converter_v1_1/f3947031/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v" into library axis_dwidth_converter_v1_1
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_v1_1_axisc_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/ipshared/xilinx.com/axis_dwidth_converter_v1_1/f3947031/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v" into library axis_dwidth_converter_v1_1
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_v1_1_axis_dwidth_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_1/sim/design_1_axis_dwidth_converter_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_dwidth_converter_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/ipshared/xilinx.com/hls_synchr_strm_v1_0/77a39e34/hdl/verilog/hls_synchr_strm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_synchr_strm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/ipshared/xilinx.com/hls_synchr_strm_v1_0/77a39e34/hdl/verilog/hls_synchr_strm_Block_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_synchr_strm_Block_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/bd/design_1/ip/design_1_hls_synchr_strm_1_0/sim/design_1_hls_synchr_strm_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_hls_synchr_strm_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/subhagato/Codes/smartheadlight_fpga/srihari_vtpg_64X728_with_dw/vtpg/vtpg.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
