

================================================================
== Vitis HLS Report for 'case_1'
================================================================
* Date:           Mon Sep 29 16:58:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_sol_2_directive
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.275 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   23|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    257|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|   5858|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    113|    -|
|Register         |        -|    -|     980|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     980|   6228|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------+----------------------+---------+----+---+-----+-----+
    |mul_10ns_10ns_20_1_1_U6   |mul_10ns_10ns_20_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_10ns_20_1_1_U8   |mul_10ns_10ns_20_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_10ns_20_1_1_U27  |mul_10ns_10ns_20_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_10ns_20_1_1_U33  |mul_10ns_10ns_20_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_15ns_21_1_1_U94  |mul_10ns_15ns_21_1_1  |        0|   0|  0|  244|    0|
    |mul_10ns_4s_14_1_1_U1     |mul_10ns_4s_14_1_1    |        0|   0|  0|  114|    0|
    |mul_10ns_5ns_11_1_1_U14   |mul_10ns_5ns_11_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_5ns_11_1_1_U63   |mul_10ns_5ns_11_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_5s_13_1_1_U36    |mul_10ns_5s_13_1_1    |        0|   0|  0|  114|    0|
    |mul_10ns_7s_15_1_1_U15    |mul_10ns_7s_15_1_1    |        0|   0|  0|  114|    0|
    |mul_10ns_8ns_13_1_1_U86   |mul_10ns_8ns_13_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_8ns_15_1_1_U57   |mul_10ns_8ns_15_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_8ns_17_1_1_U25   |mul_10ns_8ns_17_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_8s_17_1_1_U93    |mul_10ns_8s_17_1_1    |        0|   0|  0|  114|    0|
    |mul_10ns_8s_18_1_1_U79    |mul_10ns_8s_18_1_1    |        0|   0|  0|  114|    0|
    |mul_10ns_9ns_15_1_1_U64   |mul_10ns_9ns_15_1_1   |        0|   0|  0|  114|    0|
    |mul_10s_10s_10_1_1_U17    |mul_10s_10s_10_1_1    |        0|   0|  0|   63|    0|
    |mul_10s_10s_10_1_1_U26    |mul_10s_10s_10_1_1    |        0|   0|  0|   63|    0|
    |mul_10s_10s_10_1_1_U59    |mul_10s_10s_10_1_1    |        0|   0|  0|   63|    0|
    |mul_10s_10s_10_1_1_U61    |mul_10s_10s_10_1_1    |        0|   0|  0|   63|    0|
    |mul_10s_10s_10_1_1_U68    |mul_10s_10s_10_1_1    |        0|   0|  0|   63|    0|
    |mul_10s_10s_10_1_1_U90    |mul_10s_10s_10_1_1    |        0|   0|  0|   63|    0|
    |mul_10s_10s_20_1_1_U2     |mul_10s_10s_20_1_1    |        0|   0|  0|  114|    0|
    |mul_10s_5s_10_1_1_U77     |mul_10s_5s_10_1_1     |        0|   0|  0|   63|    0|
    |mul_10s_5s_10_1_1_U82     |mul_10s_5s_10_1_1     |        0|   0|  0|   63|    0|
    |mul_10s_6s_11_1_1_U83     |mul_10s_6s_11_1_1     |        0|   0|  0|   63|    0|
    |mul_10s_7s_10_1_1_U85     |mul_10s_7s_10_1_1     |        0|   0|  0|   63|    0|
    |mul_10s_7s_17_1_1_U51     |mul_10s_7s_17_1_1     |        0|   0|  0|  114|    0|
    |mul_10s_8s_10_1_1_U48     |mul_10s_8s_10_1_1     |        0|   0|  0|   63|    0|
    |mul_10s_8s_16_1_1_U58     |mul_10s_8s_16_1_1     |        0|   0|  0|   63|    0|
    |mul_10s_9s_10_1_1_U66     |mul_10s_9s_10_1_1     |        0|   0|  0|   63|    0|
    |mul_10s_9s_19_1_1_U47     |mul_10s_9s_19_1_1     |        0|   0|  0|   63|    0|
    |mul_16ns_9ns_19_1_1_U3    |mul_16ns_9ns_19_1_1   |        0|   0|  0|  270|    0|
    |mul_3ns_7s_7_1_1_U16      |mul_3ns_7s_7_1_1      |        0|   0|  0|   52|    0|
    |mul_3s_3s_3_1_1_U11       |mul_3s_3s_3_1_1       |        0|   0|  0|    9|    0|
    |mul_3s_3s_3_1_1_U12       |mul_3s_3s_3_1_1       |        0|   0|  0|    9|    0|
    |mul_3s_3s_3_1_1_U13       |mul_3s_3s_3_1_1       |        0|   0|  0|    9|    0|
    |mul_4ns_4s_8_1_1_U35      |mul_4ns_4s_8_1_1      |        0|   0|  0|   24|    0|
    |mul_4ns_8ns_9_1_1_U92     |mul_4ns_8ns_9_1_1     |        0|   0|  0|   62|    0|
    |mul_4s_3s_4_1_1_U40       |mul_4s_3s_4_1_1       |        0|   0|  0|   13|    0|
    |mul_4s_4s_4_1_1_U39       |mul_4s_4s_4_1_1       |        0|   0|  0|   13|    0|
    |mul_4s_4s_4_1_1_U55       |mul_4s_4s_4_1_1       |        0|   0|  0|   13|    0|
    |mul_4s_4s_4_1_1_U87       |mul_4s_4s_4_1_1       |        0|   0|  0|   13|    0|
    |mul_5ns_3s_7_1_1_U24      |mul_5ns_3s_7_1_1      |        0|   0|  0|   33|    0|
    |mul_5s_2s_7_1_1_U42       |mul_5s_2s_7_1_1       |        0|   0|  0|   17|    0|
    |mul_5s_3s_5_1_1_U28       |mul_5s_3s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_5s_3s_5_1_1_U31       |mul_5s_3s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_5s_5s_5_1_1_U18       |mul_5s_5s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_5s_5s_5_1_1_U19       |mul_5s_5s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_5s_5s_5_1_1_U21       |mul_5s_5s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_5s_5s_5_1_1_U43       |mul_5s_5s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_5s_5s_5_1_1_U49       |mul_5s_5s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_5s_5s_5_1_1_U50       |mul_5s_5s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_5s_5s_5_1_1_U70       |mul_5s_5s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_5s_5s_5_1_1_U71       |mul_5s_5s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_6s_6s_6_1_1_U5        |mul_6s_6s_6_1_1       |        0|   0|  0|   26|    0|
    |mul_7ns_5s_12_1_1_U22     |mul_7ns_5s_12_1_1     |        0|   0|  0|   52|    0|
    |mul_7ns_7ns_14_1_1_U65    |mul_7ns_7ns_14_1_1    |        0|   0|  0|   52|    0|
    |mul_7s_4ns_7_1_1_U29      |mul_7s_4ns_7_1_1      |        0|   0|  0|   52|    0|
    |mul_7s_4s_7_1_1_U96       |mul_7s_4s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_7s_7s_14_1_1_U75      |mul_7s_7s_14_1_1      |        0|   0|  0|   52|    0|
    |mul_7s_7s_7_1_1_U7        |mul_7s_7s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_7s_7s_7_1_1_U20       |mul_7s_7s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_7s_7s_7_1_1_U72       |mul_7s_7s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_7s_7s_7_1_1_U74       |mul_7s_7s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_7s_7s_7_1_1_U76       |mul_7s_7s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_7s_7s_7_1_1_U78       |mul_7s_7s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_7s_7s_7_1_1_U81       |mul_7s_7s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_8ns_4s_9_1_1_U37      |mul_8ns_4s_9_1_1      |        0|   0|  0|   62|    0|
    |mul_8ns_5s_13_1_1_U54     |mul_8ns_5s_13_1_1     |        0|   0|  0|   62|    0|
    |mul_8ns_7ns_13_1_1_U52    |mul_8ns_7ns_13_1_1    |        0|   0|  0|   62|    0|
    |mul_8ns_7s_15_1_1_U73     |mul_8ns_7s_15_1_1     |        0|   0|  0|   62|    0|
    |mul_8ns_8s_16_1_1_U80     |mul_8ns_8s_16_1_1     |        0|   0|  0|   62|    0|
    |mul_8s_3s_11_1_1_U34      |mul_8s_3s_11_1_1      |        0|   0|  0|   62|    0|
    |mul_8s_4s_8_1_1_U44       |mul_8s_4s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_4s_9_1_1_U95       |mul_8s_4s_9_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_5s_8_1_1_U30       |mul_8s_5s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_5s_8_1_1_U41       |mul_8s_5s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_6s_14_1_1_U56      |mul_8s_6s_14_1_1      |        0|   0|  0|   62|    0|
    |mul_8s_7s_15_1_1_U91      |mul_8s_7s_15_1_1      |        0|   0|  0|   41|    0|
    |mul_8s_7s_8_1_1_U32       |mul_8s_7s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_8s_8_1_1_U46       |mul_8s_8s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_8s_8_1_1_U53       |mul_8s_8s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_8s_8_1_1_U60       |mul_8s_8s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_8s_8_1_1_U67       |mul_8s_8s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_8s_8_1_1_U84       |mul_8s_8s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_8s_8_1_1_U88       |mul_8s_8s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_8s_8_1_1_U89       |mul_8s_8s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_9ns_10ns_19_1_1_U9    |mul_9ns_10ns_19_1_1   |        0|   0|  0|  114|    0|
    |mul_9ns_10ns_19_1_1_U23   |mul_9ns_10ns_19_1_1   |        0|   0|  0|  114|    0|
    |mul_9ns_6s_15_1_1_U62     |mul_9ns_6s_15_1_1     |        0|   0|  0|   88|    0|
    |mul_9s_4s_13_1_1_U45      |mul_9s_4s_13_1_1      |        0|   0|  0|   51|    0|
    |mul_9s_8s_9_1_1_U38       |mul_9s_8s_9_1_1       |        0|   0|  0|   51|    0|
    |mul_9s_9s_9_1_1_U4        |mul_9s_9s_9_1_1       |        0|   0|  0|   51|    0|
    |mul_9s_9s_9_1_1_U10       |mul_9s_9s_9_1_1       |        0|   0|  0|   51|    0|
    |mul_9s_9s_9_1_1_U69       |mul_9s_9s_9_1_1       |        0|   0|  0|   51|    0|
    |mul_9s_9s_9_1_1_U97       |mul_9s_9s_9_1_1       |        0|   0|  0|   51|    0|
    +--------------------------+----------------------+---------+----+---+-----+-----+
    |Total                     |                      |        0|   0|  0| 5858|    0|
    +--------------------------+----------------------+---------+----+---+-----+-----+

    * DSP: 
    +----------------------------------+------------------------------+----------------+
    |             Instance             |            Module            |   Expression   |
    +----------------------------------+------------------------------+----------------+
    |am_addmul_10ns_10s_9s_10_4_1_U98  |am_addmul_10ns_10s_9s_10_4_1  |  (i0 + i1) * i2|
    |mac_muladd_8ns_7s_6s_9_4_1_U99    |mac_muladd_8ns_7s_6s_9_4_1    |    i0 * i1 + i2|
    |mac_muladd_9s_9s_9ns_9_4_1_U100   |mac_muladd_9s_9s_9ns_9_4_1    |    i0 + i1 * i2|
    +----------------------------------+------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln189_fu_555_p2   |         +|   0|  0|  14|           9|           9|
    |add_ln191_fu_578_p2   |         +|   0|  0|  13|          10|          10|
    |add_ln226_fu_931_p2   |         +|   0|  0|  13|          10|          10|
    |add_ln235_fu_1111_p2  |         +|   0|  0|  13|          10|          10|
    |add_ln304_fu_1860_p2  |         +|   0|  0|   8|           8|           8|
    |m107_fu_1490_p2       |         +|   0|  0|  15|           8|           8|
    |m125_fu_1646_p2       |         +|   0|  0|  13|          10|          10|
    |m142_fu_1865_p2       |         +|   0|  0|   8|           8|           8|
    |m25_fu_546_p2         |         +|   0|  0|  13|           5|           5|
    |m32_fu_584_p2         |         +|   0|  0|  13|          10|          10|
    |m42_fu_747_p2         |         +|   0|  0|  15|           8|           8|
    |m54_fu_819_p2         |         +|   0|  0|  13|           4|           4|
    |m55_fu_883_p2         |         +|   0|  0|  14|           7|           7|
    |m57_fu_969_p2         |         +|   0|  0|  13|          10|          10|
    |m60_fu_898_p2         |         +|   0|  0|  10|           2|           2|
    |m61_fu_909_p2         |         +|   0|  0|  15|           8|           8|
    |m71_fu_1100_p2        |         +|   0|  0|  13|          10|          10|
    |m82_fu_1179_p2        |         +|   0|  0|  13|          10|          10|
    |m90_fu_1273_p2        |         +|   0|  0|  15|           8|           8|
    |m93_fu_1337_p2        |         +|   0|  0|  13|          10|          10|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 257|         165|         165|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  113|         24|    1|         24|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  113|         24|    1|         24|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln235_reg_2237      |  10|   0|   10|          0|
    |ap_CS_fsm               |  23|   0|   23|          0|
    |m100_reg_2393           |  10|   0|   10|          0|
    |m102_reg_2440           |   8|   0|    8|          0|
    |m104_reg_2445           |  10|   0|   10|          0|
    |m105_reg_2413           |   7|   0|    7|          0|
    |m107_reg_2450           |   8|   0|    8|          0|
    |m108_reg_2497           |   8|   0|    8|          0|
    |m111_reg_2481           |   5|   0|    5|          0|
    |m113_reg_2470           |   9|   0|    9|          0|
    |m114_reg_2523           |   7|   0|    7|          0|
    |m117_reg_2508           |  10|   0|   10|          0|
    |m118_reg_2528           |  10|   0|   10|          0|
    |m120_reg_2534           |   8|   0|    8|          0|
    |m121_reg_2541           |   7|   0|    7|          0|
    |m122_reg_2552           |  10|   0|   10|          0|
    |m124_reg_2606           |   8|   0|    8|          0|
    |m127_reg_2584           |  10|   0|   10|          0|
    |m130_reg_2612           |  10|   0|   10|          0|
    |m132_reg_2590           |   4|   0|    4|          0|
    |m133_reg_2595           |   8|   0|    8|          0|
    |m134_reg_2617           |  15|   0|   15|          0|
    |m137_reg_2622           |   4|   0|    4|          0|
    |m19_reg_1906            |  10|   0|   10|          0|
    |m21_reg_1911            |  10|   0|   10|          0|
    |m22_reg_1926            |   9|   0|    9|          0|
    |m23_reg_1931            |   9|   0|    9|          0|
    |m24_reg_1936            |   6|   0|    6|          0|
    |m25_reg_1958            |   5|   0|    5|          0|
    |m26_reg_1941            |  10|   0|   10|          0|
    |m28_reg_1963            |   7|   0|    7|          0|
    |m30_reg_2010            |   3|   0|    3|          0|
    |m32_reg_1974            |  10|   0|   10|          0|
    |m34_reg_2075            |  10|   0|   10|          0|
    |m36_reg_2015            |   5|   0|    5|          0|
    |m37_reg_1985            |   9|   0|    9|          0|
    |m39_reg_1995            |   3|   0|    3|          0|
    |m40_reg_2020            |   7|   0|    7|          0|
    |m41_reg_2025            |   3|   0|    3|          0|
    |m42_reg_2050            |   8|   0|    8|          0|
    |m43_reg_2032            |  10|   0|   10|          0|
    |m44_reg_2055            |   5|   0|    5|          0|
    |m45_reg_2118            |   8|   0|    8|          0|
    |m48_reg_2125            |  10|   0|   10|          0|
    |m49_reg_2064            |   7|   0|    7|          0|
    |m50_reg_2081            |   7|   0|    7|          0|
    |m51_reg_2130            |  10|   0|   10|          0|
    |m52_reg_2088            |   9|   0|    9|          0|
    |m53_reg_2172            |   4|   0|    4|          0|
    |m54_reg_2093            |   4|   0|    4|          0|
    |m57_reg_2177            |  10|   0|   10|          0|
    |m58_reg_2106            |   3|   0|    3|          0|
    |m59_reg_2135            |   5|   0|    5|          0|
    |m60_reg_2142            |   2|   0|    2|          0|
    |m61_reg_2152            |   8|   0|    8|          0|
    |m63_reg_2157            |   3|   0|    3|          0|
    |m65_reg_2188            |  10|   0|   10|          0|
    |m66_reg_2205            |   6|   0|    6|          0|
    |m67_reg_2193            |   8|   0|    8|          0|
    |m69_reg_2210            |   9|   0|    9|          0|
    |m71_reg_2232            |  10|   0|   10|          0|
    |m72_reg_2216            |   4|   0|    4|          0|
    |m76_reg_2243            |   7|   0|    7|          0|
    |m77_reg_2250            |   5|   0|    5|          0|
    |m78_reg_2256            |   8|   0|    8|          0|
    |m79_reg_2263            |   9|   0|    9|          0|
    |m80_reg_2286            |   8|   0|    8|          0|
    |m81_reg_2293            |  10|   0|   10|          0|
    |m82_reg_2268            |  10|   0|   10|          0|
    |m85_reg_2303            |  10|   0|   10|          0|
    |m86_reg_2308            |   5|   0|    5|          0|
    |m87_reg_2313            |  10|   0|   10|          0|
    |m88_reg_2351            |   7|   0|    7|          0|
    |m89_reg_2318            |   6|   0|    6|          0|
    |m90_reg_2325            |   8|   0|    8|          0|
    |m92_reg_2356            |   9|   0|    9|          0|
    |m93_reg_2361            |  10|   0|   10|          0|
    |m94_reg_2383            |   8|   0|    8|          0|
    |m95_reg_2366            |   7|   0|    7|          0|
    |m98_reg_2371            |  10|   0|   10|          0|
    |m99_reg_2435            |  10|   0|   10|          0|
    |mul_ln232_reg_2167      |   5|   0|    5|          0|
    |mul_ln245_reg_2183      |   8|   0|    8|          0|
    |mul_ln274_reg_2487      |   7|   0|    7|          0|
    |mul_ln286_reg_2579      |   8|   0|    8|          0|
    |mul_ln303_reg_2638      |   9|   0|    9|          0|
    |sext_ln223_1_reg_2147   |   8|   0|    8|          0|
    |sext_ln279_reg_2503     |  10|   0|   10|          0|
    |trunc_ln185_1_reg_1916  |   9|   0|    9|          0|
    |trunc_ln190_reg_1948    |   7|   0|    7|          0|
    |trunc_ln192_2_reg_1953  |   3|   0|    3|          0|
    |trunc_ln204_reg_2000    |   8|   0|    8|          0|
    |trunc_ln206_1_reg_1990  |   5|   0|    5|          0|
    |trunc_ln206_2_reg_2040  |   5|   0|    5|          0|
    |trunc_ln206_reg_1921    |   5|   0|    5|          0|
    |trunc_ln208_reg_2005    |   5|   0|    5|          0|
    |trunc_ln210_reg_1979    |  10|   0|   10|          0|
    |trunc_ln211_1_reg_2045  |   7|   0|    7|          0|
    |trunc_ln216_reg_2070    |   4|   0|    4|          0|
    |trunc_ln222_1_reg_2113  |   2|   0|    2|          0|
    |trunc_ln222_reg_2101    |   2|   0|    2|          0|
    |trunc_ln231_reg_2162    |   9|   0|    9|          0|
    |trunc_ln236_reg_2200    |   4|   0|    4|          0|
    |trunc_ln237_reg_2221    |   8|   0|    8|          0|
    |trunc_ln239_reg_2227    |   5|   0|    5|          0|
    |trunc_ln245_reg_2276    |   8|   0|    8|          0|
    |trunc_ln252_1_reg_2281  |   8|   0|    8|          0|
    |trunc_ln253_1_reg_2336  |   4|   0|    4|          0|
    |trunc_ln253_reg_2331    |   4|   0|    4|          0|
    |trunc_ln256_1_reg_2341  |   8|   0|    8|          0|
    |trunc_ln256_reg_2346    |   8|   0|    8|          0|
    |trunc_ln264_reg_2403    |   8|   0|    8|          0|
    |trunc_ln269_reg_2378    |   8|   0|    8|          0|
    |trunc_ln271_1_reg_2460  |   7|   0|    7|          0|
    |trunc_ln271_reg_2455    |   7|   0|    7|          0|
    |trunc_ln273_1_reg_2465  |   5|   0|    5|          0|
    |trunc_ln273_reg_2408    |   5|   0|    5|          0|
    |trunc_ln274_reg_2425    |   7|   0|    7|          0|
    |trunc_ln275_reg_2398    |   9|   0|    9|          0|
    |trunc_ln276_1_reg_2430  |   7|   0|    7|          0|
    |trunc_ln276_reg_2419    |   7|   0|    7|          0|
    |trunc_ln281_reg_2475    |   7|   0|    7|          0|
    |trunc_ln283_reg_2513    |   7|   0|    7|          0|
    |trunc_ln285_1_reg_2558  |   8|   0|    8|          0|
    |trunc_ln285_reg_2492    |   8|   0|    8|          0|
    |trunc_ln290_reg_2547    |   9|   0|    9|          0|
    |trunc_ln294_1_reg_2569  |   8|   0|    8|          0|
    |trunc_ln294_2_reg_2574  |   4|   0|    4|          0|
    |trunc_ln300_1_reg_2518  |   9|   0|    9|          0|
    |trunc_ln301_reg_2633    |   8|   0|    8|          0|
    |trunc_ln306_reg_2601    |   7|   0|    7|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 980|   0|  980|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|        case_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|        case_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|        case_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|        case_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|        case_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|        case_1|  return value|
|in_data_0           |   in|   16|     ap_none|     in_data_0|       pointer|
|in_data_1           |   in|   16|     ap_none|     in_data_1|       pointer|
|in_data_2           |   in|   16|     ap_none|     in_data_2|       pointer|
|in_data_3           |   in|   16|     ap_none|     in_data_3|       pointer|
|in_data_4           |   in|   16|     ap_none|     in_data_4|       pointer|
|in_data_5           |   in|   16|     ap_none|     in_data_5|       pointer|
|in_data_6           |   in|   16|     ap_none|     in_data_6|       pointer|
|in_data_7           |   in|   16|     ap_none|     in_data_7|       pointer|
|in_data_8           |   in|   16|     ap_none|     in_data_8|       pointer|
|in_data_9           |   in|   16|     ap_none|     in_data_9|       pointer|
|in_data_10          |   in|   16|     ap_none|    in_data_10|       pointer|
|in_data_11          |   in|   16|     ap_none|    in_data_11|       pointer|
|in_data_12          |   in|   16|     ap_none|    in_data_12|       pointer|
|in_data_13          |   in|   16|     ap_none|    in_data_13|       pointer|
|in_data_14          |   in|   16|     ap_none|    in_data_14|       pointer|
|in_data_15          |   in|   16|     ap_none|    in_data_15|       pointer|
|in_data_16          |   in|   16|     ap_none|    in_data_16|       pointer|
|in_data_17          |   in|   16|     ap_none|    in_data_17|       pointer|
|out_data_0          |  out|   16|      ap_vld|    out_data_0|       pointer|
|out_data_0_ap_vld   |  out|    1|      ap_vld|    out_data_0|       pointer|
|out_data_1          |  out|   16|      ap_vld|    out_data_1|       pointer|
|out_data_1_ap_vld   |  out|    1|      ap_vld|    out_data_1|       pointer|
|out_data_2          |  out|   16|      ap_vld|    out_data_2|       pointer|
|out_data_2_ap_vld   |  out|    1|      ap_vld|    out_data_2|       pointer|
|out_data_3          |  out|   16|      ap_vld|    out_data_3|       pointer|
|out_data_3_ap_vld   |  out|    1|      ap_vld|    out_data_3|       pointer|
|out_data_4          |  out|   16|      ap_vld|    out_data_4|       pointer|
|out_data_4_ap_vld   |  out|    1|      ap_vld|    out_data_4|       pointer|
|out_data_5          |  out|   16|      ap_vld|    out_data_5|       pointer|
|out_data_5_ap_vld   |  out|    1|      ap_vld|    out_data_5|       pointer|
|out_data_6          |  out|   16|      ap_vld|    out_data_6|       pointer|
|out_data_6_ap_vld   |  out|    1|      ap_vld|    out_data_6|       pointer|
|out_data_7          |  out|   16|      ap_vld|    out_data_7|       pointer|
|out_data_7_ap_vld   |  out|    1|      ap_vld|    out_data_7|       pointer|
|out_data_8          |  out|   16|      ap_vld|    out_data_8|       pointer|
|out_data_8_ap_vld   |  out|    1|      ap_vld|    out_data_8|       pointer|
|out_data_9          |  out|   16|      ap_vld|    out_data_9|       pointer|
|out_data_9_ap_vld   |  out|    1|      ap_vld|    out_data_9|       pointer|
|out_data_10         |  out|   16|      ap_vld|   out_data_10|       pointer|
|out_data_10_ap_vld  |  out|    1|      ap_vld|   out_data_10|       pointer|
|out_data_11         |  out|   16|      ap_vld|   out_data_11|       pointer|
|out_data_11_ap_vld  |  out|    1|      ap_vld|   out_data_11|       pointer|
|out_data_12         |  out|   16|      ap_vld|   out_data_12|       pointer|
|out_data_12_ap_vld  |  out|    1|      ap_vld|   out_data_12|       pointer|
|out_data_13         |  out|   16|      ap_vld|   out_data_13|       pointer|
|out_data_13_ap_vld  |  out|    1|      ap_vld|   out_data_13|       pointer|
|out_data_14         |  out|   16|      ap_vld|   out_data_14|       pointer|
|out_data_14_ap_vld  |  out|    1|      ap_vld|   out_data_14|       pointer|
|out_data_15         |  out|   16|      ap_vld|   out_data_15|       pointer|
|out_data_15_ap_vld  |  out|    1|      ap_vld|   out_data_15|       pointer|
|out_data_16         |  out|   16|      ap_vld|   out_data_16|       pointer|
|out_data_16_ap_vld  |  out|    1|      ap_vld|   out_data_16|       pointer|
|out_data_17         |  out|   16|      ap_vld|   out_data_17|       pointer|
|out_data_17_ap_vld  |  out|    1|      ap_vld|   out_data_17|       pointer|
|out_data_18         |  out|   16|      ap_vld|   out_data_18|       pointer|
|out_data_18_ap_vld  |  out|    1|      ap_vld|   out_data_18|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

