module ring_cnt (
    input clk,
    input n_rst,
    output reg [3:0] d_out // data out
);

reg [1:0] cnt;

always @(posedge clk or negedge n_rst)
    if(!n_rst)
        cnt <= 2'b0;
    else begin
        cnt <= (cnt == 2'd3)? 2'b0 : cnt + 2'b1;
    end

always @(posedge clk or negedge n_rst)
    if(!n_rst)
        d_out <= 4'b1000;
    else begin
        d_out[3] <= d_out[0] 
        if(cnt <= 2'h3)
            d_out[cnt] <= d_out[cnt + 1] 
    end

endmodule