#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec 23 15:24:00 2018
# Process ID: 21860
# Current directory: C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/bd_0ac3_phy_0_synth_1
# Command line: vivado.exe -log bd_0ac3_phy_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0ac3_phy_0.tcl
# Log file: C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/bd_0ac3_phy_0_synth_1/bd_0ac3_phy_0.vds
# Journal file: C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/bd_0ac3_phy_0_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/biabe/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source bd_0ac3_phy_0.tcl -notrace
Command: synth_design -top bd_0ac3_phy_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6160 
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_1_rx_ppm_fifo with formal parameter declaration list [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ipshared/27d0/hdl/mipi_dphy_v4_1_vl_rfs.v:3267]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_1_tx_rst_logic with formal parameter declaration list [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ipshared/27d0/hdl/mipi_dphy_v4_1_vl_rfs.v:8490]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_1_rx_rst_logic with formal parameter declaration list [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ipshared/27d0/hdl/mipi_dphy_v4_1_vl_rfs.v:9004]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_1_tx_support_rst_logic with formal parameter declaration list [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ipshared/27d0/hdl/mipi_dphy_v4_1_vl_rfs.v:9735]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_1_rx_support_rst_logic with formal parameter declaration list [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ipshared/27d0/hdl/mipi_dphy_v4_1_vl_rfs.v:10110]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_1_rx_data_lane with formal parameter declaration list [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ipshared/27d0/hdl/mipi_dphy_v4_1_vl_rfs.v:11962]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_1_rx_data_lane with formal parameter declaration list [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ipshared/27d0/hdl/mipi_dphy_v4_1_vl_rfs.v:11963]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_1_rx_fab_top with formal parameter declaration list [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ipshared/27d0/hdl/mipi_dphy_v4_1_vl_rfs.v:20804]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_1_rx_fab_top with formal parameter declaration list [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ipshared/27d0/hdl/mipi_dphy_v4_1_vl_rfs.v:20805]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_1_rx_fab_top with formal parameter declaration list [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ipshared/27d0/hdl/mipi_dphy_v4_1_vl_rfs.v:20806]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_1_rx_fab_top with formal parameter declaration list [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ipshared/27d0/hdl/mipi_dphy_v4_1_vl_rfs.v:20840]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 462.270 ; gain = 113.973
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0ac3_phy_0' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0.v:91]
	Parameter C_DPHY_MODE bound to: SLAVE - type: string 
	Parameter C_DPHY_LANES bound to: 2 - type: integer 
	Parameter C_HS_LINE_RATE bound to: 800 - type: integer 
	Parameter C_XMIT_FIRST_DESKEW_SEQ bound to: false - type: string 
	Parameter C_XMIT_PERIODIC_DESKEW_SEQ bound to: false - type: string 
	Parameter C_SKEWCAL_FIRST_TIME bound to: 4096 - type: integer 
	Parameter C_SKEWCAL_PERIODIC_TIME bound to: 128 - type: integer 
	Parameter C_RCVE_DESKEW_SEQ bound to: false - type: string 
	Parameter C_LPX_PERIOD bound to: 50 - type: integer 
	Parameter C_STABLE_CLK_PERIOD bound to: 5.000000 - type: float 
	Parameter C_ESC_CLK_PERIOD bound to: 50.000000 - type: float 
	Parameter C_INIT bound to: 100000 - type: integer 
	Parameter C_WAKEUP bound to: 1000000 - type: integer 
	Parameter C_HS_TIMEOUT bound to: 65541 - type: integer 
	Parameter C_ESC_TIMEOUT bound to: 25600 - type: integer 
	Parameter MTBF_SYNC_STAGES bound to: 3 - type: integer 
	Parameter C_EN_TIMEOUT_REGS bound to: 0 - type: integer 
	Parameter DPHY_PRESET bound to: CSI2RX_XLNX - type: string 
	Parameter SUPPORT_LEVEL bound to: 1 - type: integer 
	Parameter C_EN_REG_IF bound to: 1 - type: integer 
	Parameter C_EN_DEBUG_REGS bound to: 0 - type: integer 
	Parameter C_EXAMPLE_SIMULATION bound to: false - type: string 
	Parameter C_TXPLL_CLKIN_PERIOD bound to: 8.000000 - type: float 
	Parameter C_DIV4_CLK_PERIOD bound to: 10.000000 - type: float 
	Parameter C_CAL_MODE bound to: FIXED - type: string 
	Parameter C_IDLY_TAP bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0ac3_phy_0_core' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0_core.v:91]
	Parameter C_IS_7SERIES bound to: TRUE - type: string 
	Parameter C_DPHY_MODE bound to: SLAVE - type: string 
	Parameter C_DPHY_LANES bound to: 2 - type: integer 
	Parameter C_HS_LINE_RATE bound to: 800 - type: integer 
	Parameter C_XMIT_FIRST_DESKEW_SEQ bound to: false - type: string 
	Parameter C_XMIT_PERIODIC_DESKEW_SEQ bound to: false - type: string 
	Parameter C_SKEWCAL_FIRST_TIME bound to: 4096 - type: integer 
	Parameter C_SKEWCAL_PERIODIC_TIME bound to: 128 - type: integer 
	Parameter C_RCVE_DESKEW_SEQ bound to: false - type: string 
	Parameter C_LPX_PERIOD bound to: 50 - type: integer 
	Parameter C_STABLE_CLK_PERIOD bound to: 5.000000 - type: float 
	Parameter C_ESC_CLK_PERIOD bound to: 50.000000 - type: float 
	Parameter C_INIT bound to: 100000 - type: integer 
	Parameter C_WAKEUP bound to: 1000000 - type: integer 
	Parameter C_EN_ULPS_WAKEUP_CNT bound to: FALSE - type: string 
	Parameter C_EN_HS_OBUFTDS bound to: FALSE - type: string 
	Parameter C_USE_LANE0_TXREADYHS bound to: FALSE - type: string 
	Parameter C_HS_SETTLE_NS bound to: 147 - type: integer 
	Parameter C_HS_TIMEOUT bound to: 65541 - type: integer 
	Parameter C_ESC_TIMEOUT bound to: 25600 - type: integer 
	Parameter MTBF_SYNC_STAGES bound to: 3 - type: integer 
	Parameter C_EN_TIMEOUT_REGS bound to: 0 - type: integer 
	Parameter DPHY_PRESET bound to: CSI2RX_XLNX - type: string 
	Parameter SUPPORT_LEVEL bound to: 1 - type: integer 
	Parameter C_EN_REG_IF bound to: 1 - type: integer 
	Parameter C_EN_DEBUG_REGS bound to: 0 - type: integer 
	Parameter C_EXAMPLE_SIMULATION bound to: false - type: string 
	Parameter C_TXPLL_CLKIN_PERIOD bound to: 8.000000 - type: float 
	Parameter C_DIV4_CLK_PERIOD bound to: 10.000000 - type: float 
	Parameter C_CAL_MODE bound to: FIXED - type: string 
	Parameter C_IDLY_TAP bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_0ac3_phy_0_support' [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/support/bd_0ac3_phy_0_support.v:90]
	Parameter C_IS_7SERIES bound to: TRUE - type: string 
	Parameter C_SHARE_IDLYCTRL bound to: true - type: string 
	Parameter C_EN_CLK300M bound to: FALSE - type: string 
	Parameter C_DPHY_MODE bound to: SLAVE - type: string 
	Parameter C_DPHY_LANES bound to: 2 - type: integer 
	Parameter C_HS_LINE_RATE bound to: 800 - type: integer 
	Parameter C_XMIT_FIRST_DESKEW_SEQ bound to: false - type: string 
	Parameter C_XMIT_PERIODIC_DESKEW_SEQ bound to: false - type: string 
	Parameter C_SKEWCAL_FIRST_TIME bound to: 4096 - type: integer 
	Parameter C_SKEWCAL_PERIODIC_TIME bound to: 128 - type: integer 
	Parameter C_RCVE_DESKEW_SEQ bound to: false - type: string 
	Parameter C_LPX_PERIOD bound to: 50 - type: integer 
	Parameter C_STABLE_CLK_PERIOD bound to: 5.000000 - type: float 
	Parameter C_ESC_CLK_PERIOD bound to: 50.000000 - type: float 
	Parameter C_INIT bound to: 100000 - type: integer 
	Parameter C_WAKEUP bound to: 1000000 - type: integer 
	Parameter C_EN_ULPS_WAKEUP_CNT bound to: FALSE - type: string 
	Parameter C_EN_HS_OBUFTDS bound to: FALSE - type: string 
	Parameter C_USE_LANE0_TXREADYHS bound to: FALSE - type: string 
	Parameter C_HS_SETTLE_NS bound to: 147 - type: integer 
	Parameter C_HS_TIMEOUT bound to: 65541 - type: integer 
	Parameter C_ESC_TIMEOUT bound to: 25600 - type: integer 
	Parameter MTBF_SYNC_STAGES bound to: 3 - type: integer 
	Parameter C_EN_TIMEOUT_REGS bound to: 0 - type: integer 
	Parameter DPHY_PRESET bound to: CSI2RX_XLNX - type: string 
	Parameter SUPPORT_LEVEL bound to: 1 - type: integer 
	Parameter C_EN_REG_IF bound to: 1 - type: integer 
	Parameter C_EN_DEBUG_REGS bound to: 0 - type: integer 
	Parameter C_EXAMPLE_SIMULATION bound to: false - type: string 
	Parameter C_TXPLL_CLKIN_PERIOD bound to: 8.000000 - type: float 
	Parameter C_DIV4_CLK_PERIOD bound to: 10.000000 - type: float 
	Parameter C_CAL_MODE bound to: FIXED - type: string 
	Parameter C_IDLY_TAP bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:21509]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (11#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:21509]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:21522]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (12#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:21522]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (13#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25012]
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (14#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25012]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:833]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (15#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:833]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:886]
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (16#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:886]
WARNING: [Synth 8-350] instance 'bd_0ac3_phy_0_rx_ioi_i' of module 'mipi_dphy_v4_1_1_rx_ioi_7series' requires 19 connections, but only 18 given [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/support/bd_0ac3_phy_0_support.v:722]
WARNING: [Synth 8-3848] Net rx_dl0_fifo_empty_w in module/entity bd_0ac3_phy_0_support does not have driver. [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/support/bd_0ac3_phy_0_support.v:345]
WARNING: [Synth 8-3848] Net rx_dl1_fifo_empty_w in module/entity bd_0ac3_phy_0_support does not have driver. [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/support/bd_0ac3_phy_0_support.v:359]
WARNING: [Synth 8-3848] Net rx_dl2_lp_dp_w in module/entity bd_0ac3_phy_0_support does not have driver. [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/support/bd_0ac3_phy_0_support.v:366]
WARNING: [Synth 8-3848] Net rx_dl2_lp_dn_w in module/entity bd_0ac3_phy_0_support does not have driver. [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/support/bd_0ac3_phy_0_support.v:367]
WARNING: [Synth 8-3848] Net rx_dl2_hs_dp_w in module/entity bd_0ac3_phy_0_support does not have driver. [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/support/bd_0ac3_phy_0_support.v:369]
WARNING: [Synth 8-3848] Net rx_dl2_fifo_empty_w in module/entity bd_0ac3_phy_0_support does not have driver. [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/support/bd_0ac3_phy_0_support.v:372]
WARNING: [Synth 8-3848] Net rx_dl3_lp_dp_w in module/entity bd_0ac3_phy_0_support does not have driver. [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/support/bd_0ac3_phy_0_support.v:379]
WARNING: [Synth 8-3848] Net rx_dl3_lp_dn_w in module/entity bd_0ac3_phy_0_support does not have driver. [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/support/bd_0ac3_phy_0_support.v:380]
WARNING: [Synth 8-3848] Net rx_dl3_hs_dp_w in module/entity bd_0ac3_phy_0_support does not have driver. [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/support/bd_0ac3_phy_0_support.v:382]
WARNING: [Synth 8-3848] Net rx_dl3_fifo_empty_w in module/entity bd_0ac3_phy_0_support does not have driver. [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/support/bd_0ac3_phy_0_support.v:385]
WARNING: [Synth 8-3848] Net rx_cl_fifo_empty_w in module/entity bd_0ac3_phy_0_support does not have driver. [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/support/bd_0ac3_phy_0_support.v:331]
INFO: [Synth 8-6155] done synthesizing module 'bd_0ac3_phy_0_support' (18#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/support/bd_0ac3_phy_0_support.v:90]
INFO: [Synth 8-6155] done synthesizing module 'bd_0ac3_phy_0_core' (19#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0_core.v:91]
INFO: [Synth 8-6155] done synthesizing module 'bd_0ac3_phy_0' (20#1) [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0.v:91]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port io_reset
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port rx_clk_active
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port cal_start
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_val_pass_in[3]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_val_pass_in[2]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_val_pass_in[1]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_val_pass_in[0]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[31]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[30]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[29]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[28]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[27]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[26]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[25]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[24]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[23]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[22]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[21]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[20]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[19]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[18]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[17]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[16]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[15]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[14]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[13]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[7]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[6]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_ioi_7series has unconnected port tap_ioi_dyn[5]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_sync_cell__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_sync_cell__parameterized1 has unconnected port prmry_rst_n
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_sync_cell__parameterized1 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_sync_cell__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_sync_cell__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_sync_cell__parameterized0 has unconnected port prmry_rst_n
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_sync_cell__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_sync_cell__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_rx_sync_cell__parameterized0 has unconnected port scndry_rst_n
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_done_div4clk
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port dl_enable
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[31]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[30]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[29]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[28]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[27]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[26]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[25]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[24]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[23]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[22]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[21]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[20]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[19]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[18]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[17]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[16]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[15]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[14]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[13]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[12]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[11]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[10]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[9]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[8]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[7]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[6]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[5]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[4]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[3]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[2]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[1]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port init_reg[0]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[31]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[30]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[29]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[28]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[27]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[26]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[25]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[24]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[23]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[22]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[21]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[20]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[19]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[18]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[17]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[16]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[15]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[14]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[13]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[12]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[11]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[10]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[9]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[8]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[7]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[6]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[5]
WARNING: [Synth 8-3331] design mipi_dphy_v4_1_1_csi_rx_data_lane_sm has unconnected port wakeup_reg[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 522.016 ; gain = 173.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin slave_rx.dphy_rx_fab_top:rx_dl0_fifo_empty to constant 0 [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/support/bd_0ac3_phy_0_support.v:495]
INFO: [Synth 8-3295] tying undriven pin slave_rx.dphy_rx_fab_top:rx_dl1_fifo_empty to constant 0 [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/support/bd_0ac3_phy_0_support.v:495]
INFO: [Synth 8-3295] tying undriven pin slave_rx.dphy_rx_fab_top:rx_cl_fifo_empty to constant 0 [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0/support/bd_0ac3_phy_0_support.v:495]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 522.016 ; gain = 173.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 522.016 ; gain = 173.719
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0.xdc] for cell 'inst'
Parsing XDC File [C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/bd_0ac3_phy_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/bd_0ac3_phy_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0_clocks.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 889.371 ; gain = 2.215
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 889.371 ; gain = 541.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 889.371 ; gain = 541.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/bd_0ac3_phy_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 889.371 ; gain = 541.074
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rst_blk_state_reg' in module 'mipi_dphy_v4_1_1_rx_rst_logic_7series'
INFO: [Synth 8-5544] ROM "system_rst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_blk_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_blk_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_cl_init_to_blk.init_to_cnt_level2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lp_00_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cl_rx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cl_rx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cl_rx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cl_status_reg_bit_4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cl_status_reg_bit_0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dphy_en_axi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_value_axi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hs_settle_reg_axi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hs_settle_reg_ln1_axi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hs_settle_reg_ln2_axi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hs_settle_reg_ln3_axi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idelay_fixed_tap" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cl_errcontrol_clr_axi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rst_blk_state_reg' in module 'mipi_dphy_v4_1_1_rx_support_rst_logic'
INFO: [Synth 8-5544] ROM "reset_timer_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_blk_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_blk_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_blk_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sot_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_sync_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_sync_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_sync_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_sync_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_sync_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_sync_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_sync_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_sync_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_sync_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_sync_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_sync_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_sync_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_sync_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_sync_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_sync_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_sync_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sot_err_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'dl_rx_state_reg' in module 'mipi_dphy_v4_1_1_csi_rx_data_lane_sm'
INFO: [Synth 8-5546] ROM "lp_00_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dl_rx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dl_en_hs_rx_term" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "time_out_settle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dl_rx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dl_rx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dl_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dl_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dl_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_hs_high_rates_spec_v1_1.dl_state_reg' in module 'mipi_dphy_v4_1_1_rx_data_lane'
INFO: [Synth 8-5546] ROM "stop_state_extn_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stop_extn_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "stop_state_extn_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_falling_edge_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RST_BEGIN |                               00 |                               00
          RESET_FSM_DONE |                               01 |                               10
         WAIT_FOR_ENABLE |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_blk_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_1_1_rx_rst_logic_7series'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RST_BEGIN |                              000 |                              000
       ASSERT_ALL_RESETS |                              001 |                              001
       RELEASE_PHY_RESET |                              010 |                              010
          RESET_FSM_DONE |                              011 |                              100
              CHECK_SRST |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_blk_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_1_1_rx_support_rst_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             DL_RX_BEGIN |                             0000 |                             0000
        DL_WO_INIT_LP_11 |                             0001 |                             0001
                  iSTATE |                             0010 |                             1111
*
         DL_RX_INIT_DONE |                             0011 |                             0010
              DL_RX_STOP |                             0100 |                             0011
           DL_RX_HS_RQST |                             0101 |                             0100
           DL_RX_HS_TERM |                             0110 |                             0101
           DL_RX_HS_SYNC |                             0111 |                             0110
            DL_RX_HS_RUN |                             1000 |                             0111
          DL_RX_HS_ABORT |                             1001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dl_rx_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_1_1_csi_rx_data_lane_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DL_START |                               00 |                               00
                 DL_STOP |                               01 |                               01
               DL_ACTIVE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_hs_high_rates_spec_v1_1.dl_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_1_1_rx_data_lane'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 889.371 ; gain = 541.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 73    
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 27    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 28    
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 240   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	  22 Input     32 Bit        Muxes := 1     
	  10 Input     29 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 3     
	  18 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 118   
	   9 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 23    
	   5 Input      1 Bit        Muxes := 55    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mipi_dphy_v4_1_1_rx_rst_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module mipi_dphy_v4_1_1_rx_sync_cell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module mipi_dphy_v4_1_1_rx_rst_logic_7series 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module mipi_dphy_v4_1_1_rx_rst_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module mipi_dphy_v4_1_1_rx_sync_cell__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module mipi_dphy_v4_1_1_csi_rx_clk_lane 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module mipi_dphy_v4_1_1_rx_sync_cell__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mipi_dphy_v4_1_1_rx_sync_cell__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mipi_dphy_v4_1_1_rx_sync_cell__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mipi_dphy_v4_1_1_rx_sync_cell__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module mipi_dphy_v4_1_1_rx_sync_cell__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module mipi_dphy_v4_1_1_rx_sync_cell__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mipi_dphy_v4_1_1_rx_sync_cell__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module mipi_dphy_v4_1_1_rx_dphy_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                9 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	  22 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  10 Input     29 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 1     
Module mipi_dphy_v4_1_1_rx_sync_cell__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module mipi_dphy_v4_1_1_rx_support_rst_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 7     
Module mipi_dphy_v4_1_1_rx_sync_cell__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module mipi_dphy_v4_1_1_rx_sot_det_align 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 24    
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mipi_dphy_v4_1_1_csi_rx_data_lane_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	  10 Input      1 Bit        Muxes := 11    
Module mipi_dphy_v4_1_1_rx_data_lane 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 5     
Module mipi_dphy_v4_1_1_rx_fab_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mipi_dphy_v4_1_1_rx_ioi_7series 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\u_rx_support_rst_logic/time_out_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxlpdtesc_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_ulpsactivenot_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxlpdtesc_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\bd_0ac3_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_ulpsactivenot_reg )
INFO: [Synth 8-3332] Sequential element (gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[7]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[6]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[5]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[4]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[3]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[2]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[1]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_reg_nxt_reg[0]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_en_hs_rx_term_reg) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[1]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_addr_reg[0]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[31]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[30]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[29]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[23]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[22]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[21]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[15]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[14]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[13]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[7]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[6]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.idelay_fixed_tap_reg[5]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/rd_addr_reg[1]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/rd_addr_reg[0]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (u_rx_support_rst_logic/reset_timer_r_reg) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (u_rx_support_rst_logic/time_out_r_reg) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (u_rx_support_rst_logic/phy_rst_reg) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_out_reg[1]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_out_reg[0]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_ulpsactivenot_reg) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxlpdtesc_reg) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[3]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[2]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[1]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[0]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[6]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[5]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[4]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[3]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[2]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[1]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[0]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_en_hs_rx_term_reg) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.rxdatahs_nxt_reg[7]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.rxdatahs_nxt_reg[6]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.rxdatahs_nxt_reg[5]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.rxdatahs_nxt_reg[4]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.rxdatahs_nxt_reg[3]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.rxdatahs_nxt_reg[2]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.rxdatahs_nxt_reg[1]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.rxdatahs_nxt_reg[0]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[31]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[30]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[29]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[28]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[27]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[26]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[25]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[24]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[23]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[22]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[21]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[20]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[19]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[18]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[17]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[16]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[15]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[14]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[13]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[12]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[11]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[10]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[9]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[8]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[7]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[6]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[5]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[4]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[3]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[2]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[1]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.cnt_r_reg[0]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[0].rx_data_lane_inst/gen_calib_result.tap_val_pass_r_reg) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_out_reg[1]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_out_reg[0]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_ulpsactivenot_reg) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxlpdtesc_reg) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[3]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[2]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[1]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[0]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[6]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[5]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[4]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[3]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Synth 8-3332] Sequential element (gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[2]) is unused and will be removed from module mipi_dphy_v4_1_1_rx_fab_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 889.371 ; gain = 541.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 889.371 ; gain = 541.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 896.297 ; gain = 548.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 939.512 ; gain = 591.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 939.512 ; gain = 591.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 939.512 ; gain = 591.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 939.512 ; gain = 591.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 939.512 ; gain = 591.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 939.512 ; gain = 591.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 939.512 ; gain = 591.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFIO      |     1|
|2     |BUFR       |     1|
|3     |CARRY4     |    24|
|4     |IDELAYCTRL |     1|
|5     |IDELAYE2   |     2|
|6     |ISERDESE2  |     2|
|7     |LUT1       |   750|
|8     |LUT2       |    79|
|9     |LUT3       |    66|
|10    |LUT4       |    63|
|11    |LUT5       |    93|
|12    |LUT6       |   357|
|13    |FDCE       |   150|
|14    |FDPE       |    31|
|15    |FDRE       |  3138|
|16    |IBUFDS     |     3|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------+-------------------------------------------------+------+
|      |Instance                                                    |Module                                           |Cells |
+------+------------------------------------------------------------+-------------------------------------------------+------+
|1     |top                                                         |                                                 |  4761|
|2     |  inst                                                      |bd_0ac3_phy_0_core                               |  4761|
|3     |    bd_0ac3_phy_0_rx_support_i                              |bd_0ac3_phy_0_support                            |  4761|
|4     |      \slave_rx.u_core_rst_coreclk_sync_rx_i                |mipi_dphy_v4_1_1_rx_rst_sync__2                  |     3|
|5     |      \slave_rx.cl_enable_sync_support_i                    |mipi_dphy_v4_1_1_rx_sync_cell__1                 |    25|
|6     |      \slave_rx.u_rx_rst_logic_7series                      |mipi_dphy_v4_1_1_rx_rst_logic_7series            |    34|
|7     |        core_rst_sync_i                                     |mipi_dphy_v4_1_1_rx_sync_cell__2                 |    25|
|8     |      \slave_rx.dphy_rx_fab_top                             |mipi_dphy_v4_1_1_rx_fab_top                      |  4684|
|9     |        maxfrm_wait_done_sync_i                             |mipi_dphy_v4_1_1_rx_sync_cell                    |    26|
|10    |        cl_enable_sync_fab_top_i                            |mipi_dphy_v4_1_1_rx_sync_cell__parameterized1    |    25|
|11    |        clk_active_r_sync                                   |mipi_dphy_v4_1_1_rx_sync_cell__parameterized1_0  |    25|
|12    |        \en_rx_rst_sync_initval.u_sys_rst_byteclk_sync_i    |mipi_dphy_v4_1_1_rx_rst_sync__parameterized0     |     3|
|13    |        \gen_csi_rx_clk_lane.dphy_rx_clk_lane               |mipi_dphy_v4_1_1_csi_rx_clk_lane                 |   243|
|14    |          lp_state_sync0_i                                  |mipi_dphy_v4_1_1_rx_sync_cell__parameterized0_30 |    36|
|15    |          lp_state_sync1_i                                  |mipi_dphy_v4_1_1_rx_sync_cell__parameterized0_31 |    44|
|16    |        \gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst  |mipi_dphy_v4_1_1_rx_dphy_reg                     |  3383|
|17    |          init_done_sync                                    |mipi_dphy_v4_1_1_rx_sync_cell__3                 |    26|
|18    |          cl_errcontrol_sync                                |mipi_dphy_v4_1_1_rx_sync_cell__4                 |    26|
|19    |          clk_prepare_reg_sync                              |mipi_dphy_v4_1_1_rx_sync_cell__parameterized7    |   205|
|20    |          clk_settle_reg_sync                               |mipi_dphy_v4_1_1_rx_sync_cell__parameterized7_13 |   205|
|21    |          clk_termen_reg_sync                               |mipi_dphy_v4_1_1_rx_sync_cell__parameterized7_14 |   205|
|22    |          clk_zero_reg_sync                                 |mipi_dphy_v4_1_1_rx_sync_cell__parameterized7_15 |   205|
|23    |          control_sync                                      |mipi_dphy_v4_1_1_rx_sync_cell__parameterized6    |    26|
|24    |          d_termen_reg_sync                                 |mipi_dphy_v4_1_1_rx_sync_cell__parameterized7_16 |   205|
|25    |          dl0_pkt_cnt_sync                                  |mipi_dphy_v4_1_1_rx_sync_cell__parameterized2    |   131|
|26    |          dl1_pkt_cnt_sync                                  |mipi_dphy_v4_1_1_rx_sync_cell__parameterized2_17 |   129|
|27    |          dl2_pkt_cnt_sync                                  |mipi_dphy_v4_1_1_rx_sync_cell__parameterized2_18 |   109|
|28    |          dl3_pkt_cnt_sync                                  |mipi_dphy_v4_1_1_rx_sync_cell__parameterized2_19 |   110|
|29    |          esc_abort_sync                                    |mipi_dphy_v4_1_1_rx_sync_cell__parameterized3    |    37|
|30    |          esc_timeout_sync                                  |mipi_dphy_v4_1_1_rx_sync_cell__parameterized7_20 |   205|
|31    |          hs_abort_sync                                     |mipi_dphy_v4_1_1_rx_sync_cell__parameterized3_21 |    37|
|32    |          hs_rx_timeout_div4clk_sync                        |mipi_dphy_v4_1_1_rx_sync_cell__parameterized7_22 |   205|
|33    |          hs_settle_reg_ln1_sync                            |mipi_dphy_v4_1_1_rx_sync_cell__parameterized8    |    95|
|34    |          hs_settle_reg_ln2_sync                            |mipi_dphy_v4_1_1_rx_sync_cell__parameterized8_23 |    67|
|35    |          hs_settle_reg_ln3_sync                            |mipi_dphy_v4_1_1_rx_sync_cell__parameterized8_24 |    67|
|36    |          hs_settle_reg_sync                                |mipi_dphy_v4_1_1_rx_sync_cell__parameterized8_25 |    93|
|37    |          hs_skip_reg_sync                                  |mipi_dphy_v4_1_1_rx_sync_cell__parameterized7_26 |   205|
|38    |          idelay_value_sync                                 |mipi_dphy_v4_1_1_rx_sync_cell__parameterized7_27 |   205|
|39    |          init_reg_sync                                     |mipi_dphy_v4_1_1_rx_sync_cell__parameterized7_28 |   205|
|40    |          mode_sync                                         |mipi_dphy_v4_1_1_rx_sync_cell__parameterized5    |    79|
|41    |          stopstate_sync                                    |mipi_dphy_v4_1_1_rx_sync_cell__parameterized4    |    48|
|42    |          ulps_sync                                         |mipi_dphy_v4_1_1_rx_sync_cell__parameterized4_29 |    47|
|43    |        \gen_rx_data_lane[0].rx_data_lane_inst              |mipi_dphy_v4_1_1_rx_data_lane                    |   426|
|44    |          \gen_calib_result.u_tap_comp_rst_byteclk_sync_i   |mipi_dphy_v4_1_1_rx_rst_sync__1                  |     3|
|45    |          \gen_calib_result.cal_done_sync_i                 |mipi_dphy_v4_1_1_rx_sync_cell__parameterized1_6  |    25|
|46    |          \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm      |mipi_dphy_v4_1_1_csi_rx_data_lane_sm_7           |   155|
|47    |            lp_state_sync0_i                                |mipi_dphy_v4_1_1_rx_sync_cell__parameterized0_11 |    39|
|48    |            lp_state_sync1_i                                |mipi_dphy_v4_1_1_rx_sync_cell__parameterized0_12 |    45|
|49    |          \gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i   |mipi_dphy_v4_1_1_rx_sot_det_align_8              |   172|
|50    |            en_hs_lpn_sync_i                                |mipi_dphy_v4_1_1_rx_sync_cell__parameterized0_10 |    25|
|51    |          rxactivehs_sync_i                                 |mipi_dphy_v4_1_1_rx_sync_cell__parameterized1_9  |    27|
|52    |        \gen_rx_data_lane[1].rx_data_lane_inst              |mipi_dphy_v4_1_1_rx_data_lane_1                  |   431|
|53    |          \gen_calib_result.u_tap_comp_rst_byteclk_sync_i   |mipi_dphy_v4_1_1_rx_rst_sync                     |     3|
|54    |          \gen_calib_result.cal_done_sync_i                 |mipi_dphy_v4_1_1_rx_sync_cell__parameterized1_2  |    25|
|55    |          \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm      |mipi_dphy_v4_1_1_csi_rx_data_lane_sm             |   154|
|56    |            lp_state_sync0_i                                |mipi_dphy_v4_1_1_rx_sync_cell__parameterized0_4  |    39|
|57    |            lp_state_sync1_i                                |mipi_dphy_v4_1_1_rx_sync_cell__parameterized0_5  |    45|
|58    |          \gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i   |mipi_dphy_v4_1_1_rx_sot_det_align                |   178|
|59    |            en_hs_lpn_sync_i                                |mipi_dphy_v4_1_1_rx_sync_cell__parameterized0    |    25|
|60    |          rxactivehs_sync_i                                 |mipi_dphy_v4_1_1_rx_sync_cell__parameterized1_3  |    27|
|61    |        init_done_div4clk_sync_i                            |mipi_dphy_v4_1_1_rx_sync_cell__parameterized9    |    25|
|62    |        u_rx_support_rst_logic                              |mipi_dphy_v4_1_1_rx_support_rst_logic            |    68|
|63    |          core_rst_sync_i                                   |mipi_dphy_v4_1_1_rx_sync_cell__5                 |    25|
|64    |          phy_rdy_sync_i                                    |mipi_dphy_v4_1_1_rx_sync_cell__6                 |    25|
|65    |      \slave_rx.bd_0ac3_phy_0_rx_ioi_i                      |mipi_dphy_v4_1_1_rx_ioi_7series                  |    15|
+------+------------------------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 939.512 ; gain = 591.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 540 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 939.512 ; gain = 223.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 939.512 ; gain = 591.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
270 Infos, 123 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 939.512 ; gain = 597.152
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/bd_0ac3_phy_0_synth_1/bd_0ac3_phy_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Digilent19/Zybo-Z7-20-base-linux/src/bd/system/ip/system_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_3/bd_0ac3_phy_0.xci
INFO: [Coretcl 2-1174] Renamed 64 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Digilent19/Zybo-Z7-20-base-linux/proj/base-lin.runs/bd_0ac3_phy_0_synth_1/bd_0ac3_phy_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0ac3_phy_0_utilization_synth.rpt -pb bd_0ac3_phy_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 939.512 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 23 15:25:08 2018...
