{C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/PADDSB.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/PADDSB.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PADDSB

Top level modules:
	PADDSB

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/Register_3.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/Register_3.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Register_3

Top level modules:
	Register_3

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/PFA.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/PFA.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PFA

Top level modules:
	PFA

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/Register_4.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/Register_4.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Register_4

Top level modules:
	Register_4

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/cpu.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/cpu.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cpu

Top level modules:
	cpu

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/addsub_16bit.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/addsub_16bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module addsub_16bit

Top level modules:
	addsub_16bit

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/memory_I.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/memory_I.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module memory_I

Top level modules:
	memory_I

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/memory.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/memory.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module memory1c

Top level modules:
	memory1c

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/WriteDecoder_4_16.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/WriteDecoder_4_16.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module WriteDecoder_4_16

Top level modules:
	WriteDecoder_4_16

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/D-Flip-Flop.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/D-Flip-Flop.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module dff

Top level modules:
	dff

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/PC_control.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/PC_control.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PC_control

Top level modules:
	PC_control

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/forwarding.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/forwarding.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module FWDunit

Top level modules:
	FWDunit

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/shifter.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/shifter.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shifter

Top level modules:
	shifter

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/RegisterFile.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/RegisterFile.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RegisterFile

Top level modules:
	RegisterFile

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/Register.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/Register.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Register

Top level modules:
	Register

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/decoder.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/decoder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module decoder

Top level modules:
	decoder

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/decode_stage.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/decode_stage.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module decode_stage

Top level modules:
	decode_stage

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/BitCell.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/BitCell.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module BitCell

Top level modules:
	BitCell

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/RED_tb.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/RED_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RED_tb

Top level modules:
	RED_tb

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/pc_reg.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/pc_reg.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module pc_reg

Top level modules:
	pc_reg

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/CLA.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/CLA.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CLA_4bit

Top level modules:
	CLA_4bit

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/ALU.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/ALU.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/Register_16.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/Register_16.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Register_16

Top level modules:
	Register_16

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/RED.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/RED.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RED

Top level modules:
	RED

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/ReadDecoder_4_16.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/ReadDecoder_4_16.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ReadDecoder_4_16

Top level modules:
	ReadDecoder_4_16

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/PC.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/PC.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PC

Top level modules:
	PC

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/memory_D.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/memory_D.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module memory_D

Top level modules:
	memory_D

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/full_adder_1bit.sv} {1 {vlog -work work -sv -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/full_adder_1bit.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module full_adder_1bit

Top level modules:
	full_adder_1bit

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/Register_1.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Verilog_File/Register_1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Register_1

Top level modules:
	Register_1

} {} {}} {C:/Users/Dong He/OneDrive/Github/552-pj/Testbench/project-phase2-testbench.v} {1 {vlog -work work -stats=none {C:/Users/Dong He/OneDrive/Github/552-pj/Testbench/project-phase2-testbench.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cpu_ptb

Top level modules:
	cpu_ptb

} {} {}}
