Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 44c0d87e44dd40ad8fa55d078354af10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot keccak_behav xil_defaultlib.keccak xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Sha3/standard-sha3-512/sha3-512-low.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.f_permutation
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.glbl
Built simulation snapshot keccak_behav
