// Seed: 267983094
module module_0 (
    input wor id_0,
    output supply0 id_1,
    output wor id_2,
    output tri0 id_3,
    output supply0 id_4
);
  tri id_6;
  assign id_6 = id_0;
  assign id_2 = 1;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input tri id_2,
    input wire id_3,
    output wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output logic id_7,
    output tri1 id_8
);
  wire id_10;
  tri id_11, id_12;
  assign id_11 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_8,
      id_4,
      id_1
  );
  assign modCall_1.id_4 = 0;
  id_13(
      .id_0(1 / id_6 - ""),
      .id_1(1),
      .id_2($display),
      .id_3(id_8),
      .id_4(id_3),
      .id_5(),
      .id_6(id_4),
      .id_7(""),
      .id_8(1),
      .id_9(),
      .id_10(1),
      .id_11(id_10)
  );
  wire id_14;
  assign id_7 = 1;
  wire id_15;
  wire id_16;
  initial begin : LABEL_0
    id_10 = id_14;
    id_7 <= 1 - 1;
  end
endmodule
