0.7
2020.2
Oct 13 2023
20:47:58
X:/2-Github/POC_Design_Based_on_FPGA/Codes/POC.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
X:/2-Github/POC_Design_Based_on_FPGA/Codes/POC.srcs/sim_1/new/POC_test.v,1740496475,verilog,,,,POC_test,,,,,,,,
X:/2-Github/POC_Design_Based_on_FPGA/Codes/POC.srcs/sources_1/new/POC.v,1740496576,verilog,,X:/2-Github/POC_Design_Based_on_FPGA/Codes/POC.srcs/sources_1/new/printer.v,,POC,,,,,,,,
X:/2-Github/POC_Design_Based_on_FPGA/Codes/POC.srcs/sources_1/new/printer.v,1740496568,verilog,,X:/2-Github/POC_Design_Based_on_FPGA/Codes/POC.srcs/sources_1/new/processor.v,,printer,,,,,,,,
X:/2-Github/POC_Design_Based_on_FPGA/Codes/POC.srcs/sources_1/new/processor.v,1740496552,verilog,,X:/2-Github/POC_Design_Based_on_FPGA/Codes/POC.srcs/sources_1/new/top.v,,processor,,,,,,,,
X:/2-Github/POC_Design_Based_on_FPGA/Codes/POC.srcs/sources_1/new/top.v,1740496529,verilog,,X:/2-Github/POC_Design_Based_on_FPGA/Codes/POC.srcs/sim_1/new/POC_test.v,,top,,,,,,,,
