Reversible logic synthesis with Fredkin and Peres gates