Coverage Report by instance with details

=================================================================================
=== Instance: /tb_top/intf
=== Design Unit: work.alu_if
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /tb_top/intf --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File alu_if.sv
    1                                                interface alu_if;
    2                                                    bit        clk;
    3                                                    logic [3:0] a;
    4                                                    logic [3:0] b;
    5                                                    logic [1:0] op;
    6                                                    logic       c;
    7                                                    logic [3:0] out;
    8                                                    
    9                                                    initial begin
    10              1                          1           forever begin
    11              1                       2050              #10;
    12              1                       2049              clk = ~clk;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         32        31         1    96.87%

================================Toggle Details================================

Toggle Coverage for instance /tb_top/intf --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            a[3-0]           1           1      100.00 
                                            b[3-0]           1           1      100.00 
                                                 c           1           1      100.00 
                                               clk           1           1      100.00 
                                             op[1]           0           1       50.00 
                                             op[0]           1           1      100.00 
                                          out[3-0]           1           1      100.00 

Total Node Count     =         16 
Toggled Node Count   =         15 
Untoggled Node Count =          1 

Toggle Coverage      =      96.87% (31 of 32 bins)

=================================================================================
=== Instance: /tb_top/dut
=== Design Unit: work.ALU
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                      1025      1025         0   100.00%

================================Branch Details================================

Branch Coverage for instance /tb_top/dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DUT.sv
------------------------------------CASE Branch------------------------------------
    15                                      1025     Count coming in to CASE
    16              1                          1                 10'b0000000000: out_data = 5'b01010;
    17              1                          1                 10'b0000000001: out_data = 5'b00111;
    18              1                          1                 10'b0000000010: out_data = 5'b01010;
    19              1                          1                 10'b0000000011: out_data = 5'b00000;
    20              1                          1                 10'b0000000100: out_data = 5'b00111;
    21              1                          1                 10'b0000000101: out_data = 5'b01110;
    22              1                          1                 10'b0000000110: out_data = 5'b00000;
    23              1                          1                 10'b0000000111: out_data = 5'b00110;
    24              1                          1                 10'b0000001000: out_data = 5'b00010;
    25              1                          1                 10'b0000001001: out_data = 5'b00010;
    26              1                          1                 10'b0000001010: out_data = 5'b00000;
    27              1                          1                 10'b0000001011: out_data = 5'b00010;
    28              1                          1                 10'b0000001100: out_data = 5'b00011;
    29              1                          1                 10'b0000001101: out_data = 5'b00011;
    30              1                          1                 10'b0000001110: out_data = 5'b10001;
    31              1                          1                 10'b0000001111: out_data = 5'b00011;
    32              1                          1                 10'b0000010000: out_data = 5'b00100;
    33              1                          1                 10'b0000010001: out_data = 5'b00100;
    34              1                          1                 10'b0000010010: out_data = 5'b00000;
    35              1                          1                 10'b0000010011: out_data = 5'b01000;
    36              1                          1                 10'b0000010100: out_data = 5'b00101;
    37              1                          1                 10'b0000010101: out_data = 5'b00101;
    38              1                          1                 10'b0000010110: out_data = 5'b00000;
    39              1                          1                 10'b0000010111: out_data = 5'b00111;
    40              1                          1                 10'b0000011000: out_data = 5'b00110;
    41              1                          1                 10'b0000011001: out_data = 5'b00110;
    42              1                          1                 10'b0000011010: out_data = 5'b00000;
    43              1                          1                 10'b0000011011: out_data = 5'b00110;
    44              1                          1                 10'b0000011100: out_data = 5'b00111;
    45              1                          1                 10'b0000011101: out_data = 5'b11111;
    46              1                          1                 10'b0000011110: out_data = 5'b00000;
    47              1                          1                 10'b0000011111: out_data = 5'b11000;
    48              1                          1                 10'b0000100000: out_data = 5'b01000;
    49              1                          1                 10'b0000100001: out_data = 5'b01100;
    50              1                          1                 10'b0000100010: out_data = 5'b00000;
    51              1                          1                 10'b0000100011: out_data = 5'b01000;
    52              1                          1                 10'b0000100100: out_data = 5'b01001;
    53              1                          1                 10'b0000100101: out_data = 5'b01001;
    54              1                          1                 10'b0000100110: out_data = 5'b00000;
    55              1                          1                 10'b0000100111: out_data = 5'b01001;
    56              1                          1                 10'b0000101000: out_data = 5'b10010;
    57              1                          1                 10'b0000101001: out_data = 5'b01010;
    58              1                          1                 10'b0000101010: out_data = 5'b10100;
    59              1                          1                 10'b0000101011: out_data = 5'b01010;
    60              1                          1                 10'b0000101100: out_data = 5'b01011;
    61              1                          1                 10'b0000101101: out_data = 5'b01011;
    62              1                          1                 10'b0000101110: out_data = 5'b00000;
    63              1                          1                 10'b0000101111: out_data = 5'b01011;
    64              1                          1                 10'b0000110000: out_data = 5'b01100;
    65              1                          1                 10'b0000110001: out_data = 5'b01100;
    66              1                          1                 10'b0000110010: out_data = 5'b00000;
    67              1                          1                 10'b0000110011: out_data = 5'b11000;
    68              1                          1                 10'b0000110100: out_data = 5'b01101;
    69              1                          1                 10'b0000110101: out_data = 5'b00010;
    70              1                          1                 10'b0000110110: out_data = 5'b10011;
    71              1                          1                 10'b0000110111: out_data = 5'b01101;
    72              1                          1                 10'b0000111000: out_data = 5'b01110;
    73              1                          1                 10'b0000111001: out_data = 5'b01110;
    74              1                          1                 10'b0000111010: out_data = 5'b00000;
    75              1                          1                 10'b0000111011: out_data = 5'b00110;
    76              1                          1                 10'b0000111100: out_data = 5'b10100;
    77              1                          1                 10'b0000111101: out_data = 5'b11001;
    78              1                          1                 10'b0000111110: out_data = 5'b01110;
    79              1                          1                 10'b0000111111: out_data = 5'b01111;
    80              1                          1                 10'b0001000000: out_data = 5'b10011;
    81              1                          1                 10'b0001000001: out_data = 5'b00001;
    82              1                          1                 10'b0001000010: out_data = 5'b00000;
    83              1                          1                 10'b0001000011: out_data = 5'b00001;
    84              1                          1                 10'b0001000100: out_data = 5'b00010;
    85              1                          1                 10'b0001000101: out_data = 5'b00000;
    86              1                          1                 10'b0001000110: out_data = 5'b00001;
    87              1                          1                 10'b0001000111: out_data = 5'b11010;
    88              1                          1                 10'b0001001000: out_data = 5'b00011;
    89              1                          1                 10'b0001001001: out_data = 5'b00011;
    90              1                          1                 10'b0001001010: out_data = 5'b00100;
    91              1                          1                 10'b0001001011: out_data = 5'b10101;
    92              1                          1                 10'b0001001100: out_data = 5'b00100;
    93              1                          1                 10'b0001001101: out_data = 5'b00000;
    94              1                          1                 10'b0001001110: out_data = 5'b00001;
    95              1                          1                 10'b0001001111: out_data = 5'b00011;
    96              1                          1                 10'b0001010000: out_data = 5'b10110;
    97              1                          1                 10'b0001010001: out_data = 5'b00101;
    98              1                          1                 10'b0001010010: out_data = 5'b00000;
    99              1                          1                 10'b0001010011: out_data = 5'b01010;
    100             1                          1                 10'b0001010100: out_data = 5'b00110;
    101             1                          1                 10'b0001010101: out_data = 5'b01010;
    102             1                          1                 10'b0001010110: out_data = 5'b00001;
    103             1                          1                 10'b0001010111: out_data = 5'b00101;
    104             1                          1                 10'b0001011000: out_data = 5'b11100;
    105             1                          1                 10'b0001011001: out_data = 5'b00111;
    106             1                          1                 10'b0001011010: out_data = 5'b00000;
    107             1                          1                 10'b0001011011: out_data = 5'b00111;
    108             1                          1                 10'b0001011100: out_data = 5'b01000;
    109             1                          1                 10'b0001011101: out_data = 5'b00110;
    110             1                          1                 10'b0001011110: out_data = 5'b00001;
    111             1                          1                 10'b0001011111: out_data = 5'b00111;
    112             1                          1                 10'b0001100000: out_data = 5'b01001;
    113             1                          1                 10'b0001100001: out_data = 5'b01001;
    114             1                          1                 10'b0001100010: out_data = 5'b11111;
    115             1                          1                 10'b0001100011: out_data = 5'b00000;
    116             1                          1                 10'b0001100100: out_data = 5'b00001;
    117             1                          1                 10'b0001100101: out_data = 5'b01000;
    118             1                          1                 10'b0001100110: out_data = 5'b00001;
    119             1                          1                 10'b0001100111: out_data = 5'b00101;
    120             1                          1                 10'b0001101000: out_data = 5'b10110;
    121             1                          1                 10'b0001101001: out_data = 5'b01001;
    122             1                          1                 10'b0001101010: out_data = 5'b00000;
    123             1                          1                 10'b0001101011: out_data = 5'b01011;
    124             1                          1                 10'b0001101100: out_data = 5'b01100;
    125             1                          1                 10'b0001101101: out_data = 5'b01010;
    126             1                          1                 10'b0001101110: out_data = 5'b00110;
    127             1                          1                 10'b0001101111: out_data = 5'b01011;
    128             1                          1                 10'b0001110000: out_data = 5'b01101;
    129             1                          1                 10'b0001110001: out_data = 5'b01101;
    130             1                          1                 10'b0001110010: out_data = 5'b10001;
    131             1                          1                 10'b0001110011: out_data = 5'b11001;
    132             1                          1                 10'b0001110100: out_data = 5'b01110;
    133             1                          1                 10'b0001110101: out_data = 5'b01100;
    134             1                          1                 10'b0001110110: out_data = 5'b00001;
    135             1                          1                 10'b0001110111: out_data = 5'b10000;
    136             1                          1                 10'b0001111000: out_data = 5'b01111;
    137             1                          1                 10'b0001111001: out_data = 5'b00010;
    138             1                          1                 10'b0001111010: out_data = 5'b00000;
    139             1                          1                 10'b0001111011: out_data = 5'b01111;
    140             1                          1                 10'b0001111100: out_data = 5'b10000;
    141             1                          1                 10'b0001111101: out_data = 5'b01110;
    142             1                          1                 10'b0001111110: out_data = 5'b11001;
    143             1                          1                 10'b0001111111: out_data = 5'b11100;
    144             1                          1                 10'b0010000000: out_data = 5'b00010;
    145             1                          1                 10'b0010000001: out_data = 5'b00010;
    146             1                          1                 10'b0010000010: out_data = 5'b11111;
    147             1                          1                 10'b0010000011: out_data = 5'b00010;
    148             1                          1                 10'b0010000100: out_data = 5'b00011;
    149             1                          1                 10'b0010000101: out_data = 5'b00011;
    150             1                          1                 10'b0010000110: out_data = 5'b00000;
    151             1                          1                 10'b0010000111: out_data = 5'b00011;
    152             1                          1                 10'b0010001000: out_data = 5'b00100;
    153             1                          1                 10'b0010001001: out_data = 5'b10011;
    154             1                          1                 10'b0010001010: out_data = 5'b11110;
    155             1                          1                 10'b0010001011: out_data = 5'b00010;
    156             1                          1                 10'b0010001100: out_data = 5'b00101;
    157             1                          1                 10'b0010001101: out_data = 5'b11000;
    158             1                          1                 10'b0010001110: out_data = 5'b00010;
    159             1                          1                 10'b0010001111: out_data = 5'b01010;
    160             1                          1                 10'b0010010000: out_data = 5'b00110;
    161             1                          1                 10'b0010010001: out_data = 5'b00110;
    162             1                          1                 10'b0010010010: out_data = 5'b10000;
    163             1                          1                 10'b0010010011: out_data = 5'b00110;
    164             1                          1                 10'b0010010100: out_data = 5'b10001;
    165             1                          1                 10'b0010010101: out_data = 5'b00111;
    166             1                          1                 10'b0010010110: out_data = 5'b00000;
    167             1                          1                 10'b0010010111: out_data = 5'b00111;
    168             1                          1                 10'b0010011000: out_data = 5'b01000;
    169             1                          1                 10'b0010011001: out_data = 5'b00100;
    170             1                          1                 10'b0010011010: out_data = 5'b10001;
    171             1                          1                 10'b0010011011: out_data = 5'b00110;
    172             1                          1                 10'b0010011100: out_data = 5'b01001;
    173             1                          1                 10'b0010011101: out_data = 5'b00101;
    174             1                          1                 10'b0010011110: out_data = 5'b00010;
    175             1                          1                 10'b0010011111: out_data = 5'b00111;
    176             1                          1                 10'b0010100000: out_data = 5'b00111;
    177             1                          1                 10'b0010100001: out_data = 5'b01010;
    178             1                          1                 10'b0010100010: out_data = 5'b00000;
    179             1                          1                 10'b0010100011: out_data = 5'b01010;
    180             1                          1                 10'b0010100100: out_data = 5'b01011;
    181             1                          1                 10'b0010100101: out_data = 5'b01011;
    182             1                          1                 10'b0010100110: out_data = 5'b00000;
    183             1                          1                 10'b0010100111: out_data = 5'b10001;
    184             1                          1                 10'b0010101000: out_data = 5'b01100;
    185             1                          1                 10'b0010101001: out_data = 5'b01000;
    186             1                          1                 10'b0010101010: out_data = 5'b00010;
    187             1                          1                 10'b0010101011: out_data = 5'b01010;
    188             1                          1                 10'b0010101100: out_data = 5'b00111;
    189             1                          1                 10'b0010101101: out_data = 5'b01001;
    190             1                          1                 10'b0010101110: out_data = 5'b00101;
    191             1                          1                 10'b0010101111: out_data = 5'b10000;
    192             1                          1                 10'b0010110000: out_data = 5'b01110;
    193             1                          1                 10'b0010110001: out_data = 5'b01110;
    194             1                          1                 10'b0010110010: out_data = 5'b00000;
    195             1                          1                 10'b0010110011: out_data = 5'b00010;
    196             1                          1                 10'b0010110100: out_data = 5'b01101;
    197             1                          1                 10'b0010110101: out_data = 5'b01111;
    198             1                          1                 10'b0010110110: out_data = 5'b00000;
    199             1                          1                 10'b0010110111: out_data = 5'b11111;
    200             1                          1                 10'b0010111000: out_data = 5'b00101;
    201             1                          1                 10'b0010111001: out_data = 5'b01100;
    202             1                          1                 10'b0010111010: out_data = 5'b11101;
    203             1                          1                 10'b0010111011: out_data = 5'b01110;
    204             1                          1                 10'b0010111100: out_data = 5'b10001;
    205             1                          1                 10'b0010111101: out_data = 5'b10100;
    206             1                          1                 10'b0010111110: out_data = 5'b00010;
    207             1                          1                 10'b0010111111: out_data = 5'b01111;
    208             1                          1                 10'b0011000000: out_data = 5'b00011;
    209             1                          1                 10'b0011000001: out_data = 5'b01111;
    210             1                          1                 10'b0011000010: out_data = 5'b01110;
    211             1                          1                 10'b0011000011: out_data = 5'b00011;
    212             1                          1                 10'b0011000100: out_data = 5'b00100;
    213             1                          1                 10'b0011000101: out_data = 5'b00010;
    214             1                          1                 10'b0011000110: out_data = 5'b00001;
    215             1                          1                 10'b0011000111: out_data = 5'b00011;
    216             1                          1                 10'b0011001000: out_data = 5'b00101;
    217             1                          1                 10'b0011001001: out_data = 5'b01101;
    218             1                          1                 10'b0011001010: out_data = 5'b00010;
    219             1                          1                 10'b0011001011: out_data = 5'b01101;
    220             1                          1                 10'b0011001100: out_data = 5'b00110;
    221             1                          1                 10'b0011001101: out_data = 5'b00000;
    222             1                          1                 10'b0011001110: out_data = 5'b00010;
    223             1                          1                 10'b0011001111: out_data = 5'b00011;
    224             1                          1                 10'b0011010000: out_data = 5'b11101;
    225             1                          1                 10'b0011010001: out_data = 5'b00111;
    226             1                          1                 10'b0011010010: out_data = 5'b00000;
    227             1                          1                 10'b0011010011: out_data = 5'b11111;
    228             1                          1                 10'b0011010100: out_data = 5'b00110;
    229             1                          1                 10'b0011010101: out_data = 5'b00110;
    230             1                          1                 10'b0011010110: out_data = 5'b00001;
    231             1                          1                 10'b0011010111: out_data = 5'b11100;
    232             1                          1                 10'b0011011000: out_data = 5'b01001;
    233             1                          1                 10'b0011011001: out_data = 5'b00011;
    234             1                          1                 10'b0011011010: out_data = 5'b00010;
    235             1                          1                 10'b0011011011: out_data = 5'b10010;
    236             1                          1                 10'b0011011100: out_data = 5'b01010;
    237             1                          1                 10'b0011011101: out_data = 5'b00100;
    238             1                          1                 10'b0011011110: out_data = 5'b00011;
    239             1                          1                 10'b0011011111: out_data = 5'b01011;
    240             1                          1                 10'b0011100000: out_data = 5'b01011;
    241             1                          1                 10'b0011100001: out_data = 5'b10010;
    242             1                          1                 10'b0011100010: out_data = 5'b00000;
    243             1                          1                 10'b0011100011: out_data = 5'b11011;
    244             1                          1                 10'b0011100100: out_data = 5'b01100;
    245             1                          1                 10'b0011100101: out_data = 5'b01010;
    246             1                          1                 10'b0011100110: out_data = 5'b00001;
    247             1                          1                 10'b0011100111: out_data = 5'b01011;
    248             1                          1                 10'b0011101000: out_data = 5'b01101;
    249             1                          1                 10'b0011101001: out_data = 5'b01001;
    250             1                          1                 10'b0011101010: out_data = 5'b00010;
    251             1                          1                 10'b0011101011: out_data = 5'b01011;
    252             1                          1                 10'b0011101100: out_data = 5'b01110;
    253             1                          1                 10'b0011101101: out_data = 5'b00011;
    254             1                          1                 10'b0011101110: out_data = 5'b00011;
    255             1                          1                 10'b0011101111: out_data = 5'b01011;
    256             1                          1                 10'b0011110000: out_data = 5'b01111;
    257             1                          1                 10'b0011110001: out_data = 5'b01111;
    258             1                          1                 10'b0011110010: out_data = 5'b00000;
    259             1                          1                 10'b0011110011: out_data = 5'b01111;
    260             1                          1                 10'b0011110100: out_data = 5'b10000;
    261             1                          1                 10'b0011110101: out_data = 5'b01110;
    262             1                          1                 10'b0011110110: out_data = 5'b00001;
    263             1                          1                 10'b0011110111: out_data = 5'b01111;
    264             1                          1                 10'b0011111000: out_data = 5'b11011;
    265             1                          1                 10'b0011111001: out_data = 5'b01101;
    266             1                          1                 10'b0011111010: out_data = 5'b00010;
    267             1                          1                 10'b0011111011: out_data = 5'b01111;
    268             1                          1                 10'b0011111100: out_data = 5'b10010;
    269             1                          1                 10'b0011111101: out_data = 5'b01100;
    270             1                          1                 10'b0011111110: out_data = 5'b00011;
    271             1                          1                 10'b0011111111: out_data = 5'b01111;
    272             1                          1                 10'b0100000000: out_data = 5'b00100;
    273             1                          1                 10'b0100000001: out_data = 5'b00001;
    274             1                          1                 10'b0100000010: out_data = 5'b00000;
    275             1                          1                 10'b0100000011: out_data = 5'b00100;
    276             1                          1                 10'b0100000100: out_data = 5'b00101;
    277             1                          1                 10'b0100000101: out_data = 5'b00101;
    278             1                          1                 10'b0100000110: out_data = 5'b00000;
    279             1                          1                 10'b0100000111: out_data = 5'b00101;
    280             1                          1                 10'b0100001000: out_data = 5'b11111;
    281             1                          1                 10'b0100001001: out_data = 5'b00110;
    282             1                          1                 10'b0100001010: out_data = 5'b00100;
    283             1                          1                 10'b0100001011: out_data = 5'b00110;
    284             1                          1                 10'b0100001100: out_data = 5'b00111;
    285             1                          1                 10'b0100001101: out_data = 5'b10010;
    286             1                          1                 10'b0100001110: out_data = 5'b00000;
    287             1                          1                 10'b0100001111: out_data = 5'b00111;
    288             1                          1                 10'b0100010000: out_data = 5'b00000;
    289             1                          1                 10'b0100010001: out_data = 5'b01110;
    290             1                          1                 10'b0100010010: out_data = 5'b00100;
    291             1                          1                 10'b0100010011: out_data = 5'b00100;
    292             1                          1                 10'b0100010100: out_data = 5'b01001;
    293             1                          1                 10'b0100010101: out_data = 5'b00001;
    294             1                          1                 10'b0100010110: out_data = 5'b00100;
    295             1                          1                 10'b0100010111: out_data = 5'b00101;
    296             1                          1                 10'b0100011000: out_data = 5'b01010;
    297             1                          1                 10'b0100011001: out_data = 5'b00010;
    298             1                          1                 10'b0100011010: out_data = 5'b00100;
    299             1                          1                 10'b0100011011: out_data = 5'b10011;
    300             1                          1                 10'b0100011100: out_data = 5'b01111;
    301             1                          1                 10'b0100011101: out_data = 5'b11001;
    302             1                          1                 10'b0100011110: out_data = 5'b11001;
    303             1                          1                 10'b0100011111: out_data = 5'b00111;
    304             1                          1                 10'b0100100000: out_data = 5'b01100;
    305             1                          1                 10'b0100100001: out_data = 5'b01100;
    306             1                          1                 10'b0100100010: out_data = 5'b00101;
    307             1                          1                 10'b0100100011: out_data = 5'b01100;
    308             1                          1                 10'b0100100100: out_data = 5'b01101;
    309             1                          1                 10'b0100100101: out_data = 5'b01101;
    310             1                          1                 10'b0100100110: out_data = 5'b01100;
    311             1                          1                 10'b0100100111: out_data = 5'b01101;
    312             1                          1                 10'b0100101000: out_data = 5'b01110;
    313             1                          1                 10'b0100101001: out_data = 5'b11101;
    314             1                          1                 10'b0100101010: out_data = 5'b00000;
    315             1                          1                 10'b0100101011: out_data = 5'b01110;
    316             1                          1                 10'b0100101100: out_data = 5'b01111;
    317             1                          1                 10'b0100101101: out_data = 5'b01111;
    318             1                          1                 10'b0100101110: out_data = 5'b00000;
    319             1                          1                 10'b0100101111: out_data = 5'b01100;
    320             1                          1                 10'b0100110000: out_data = 5'b10000;
    321             1                          1                 10'b0100110001: out_data = 5'b01000;
    322             1                          1                 10'b0100110010: out_data = 5'b00100;
    323             1                          1                 10'b0100110011: out_data = 5'b01110;
    324             1                          1                 10'b0100110100: out_data = 5'b10001;
    325             1                          1                 10'b0100110101: out_data = 5'b01001;
    326             1                          1                 10'b0100110110: out_data = 5'b00100;
    327             1                          1                 10'b0100110111: out_data = 5'b01001;
    328             1                          1                 10'b0100111000: out_data = 5'b01000;
    329             1                          1                 10'b0100111001: out_data = 5'b01010;
    330             1                          1                 10'b0100111010: out_data = 5'b00100;
    331             1                          1                 10'b0100111011: out_data = 5'b01001;
    332             1                          1                 10'b0100111100: out_data = 5'b10011;
    333             1                          1                 10'b0100111101: out_data = 5'b01011;
    334             1                          1                 10'b0100111110: out_data = 5'b00100;
    335             1                          1                 10'b0100111111: out_data = 5'b01111;
    336             1                          1                 10'b0101000000: out_data = 5'b00101;
    337             1                          1                 10'b0101000001: out_data = 5'b00101;
    338             1                          1                 10'b0101000010: out_data = 5'b00000;
    339             1                          1                 10'b0101000011: out_data = 5'b10110;
    340             1                          1                 10'b0101000100: out_data = 5'b00110;
    341             1                          1                 10'b0101000101: out_data = 5'b00100;
    342             1                          1                 10'b0101000110: out_data = 5'b00001;
    343             1                          1                 10'b0101000111: out_data = 5'b00101;
    344             1                          1                 10'b0101001000: out_data = 5'b01100;
    345             1                          1                 10'b0101001001: out_data = 5'b00111;
    346             1                          1                 10'b0101001010: out_data = 5'b00000;
    347             1                          1                 10'b0101001011: out_data = 5'b00111;
    348             1                          1                 10'b0101001100: out_data = 5'b01000;
    349             1                          1                 10'b0101001101: out_data = 5'b01010;
    350             1                          1                 10'b0101001110: out_data = 5'b00001;
    351             1                          1                 10'b0101001111: out_data = 5'b00111;
    352             1                          1                 10'b0101010000: out_data = 5'b01001;
    353             1                          1                 10'b0101010001: out_data = 5'b00001;
    354             1                          1                 10'b0101010010: out_data = 5'b11100;
    355             1                          1                 10'b0101010011: out_data = 5'b01111;
    356             1                          1                 10'b0101010100: out_data = 5'b01010;
    357             1                          1                 10'b0101010101: out_data = 5'b00000;
    358             1                          1                 10'b0101010110: out_data = 5'b00101;
    359             1                          1                 10'b0101010111: out_data = 5'b00101;
    360             1                          1                 10'b0101011000: out_data = 5'b01011;
    361             1                          1                 10'b0101011001: out_data = 5'b00011;
    362             1                          1                 10'b0101011010: out_data = 5'b00100;
    363             1                          1                 10'b0101011011: out_data = 5'b00111;
    364             1                          1                 10'b0101011100: out_data = 5'b00110;
    365             1                          1                 10'b0101011101: out_data = 5'b00010;
    366             1                          1                 10'b0101011110: out_data = 5'b10011;
    367             1                          1                 10'b0101011111: out_data = 5'b00111;
    368             1                          1                 10'b0101100000: out_data = 5'b01101;
    369             1                          1                 10'b0101100001: out_data = 5'b10010;
    370             1                          1                 10'b0101100010: out_data = 5'b11000;
    371             1                          1                 10'b0101100011: out_data = 5'b01101;
    372             1                          1                 10'b0101100100: out_data = 5'b01110;
    373             1                          1                 10'b0101100101: out_data = 5'b01100;
    374             1                          1                 10'b0101100110: out_data = 5'b00001;
    375             1                          1                 10'b0101100111: out_data = 5'b11111;
    376             1                          1                 10'b0101101000: out_data = 5'b01100;
    377             1                          1                 10'b0101101001: out_data = 5'b11000;
    378             1                          1                 10'b0101101010: out_data = 5'b00000;
    379             1                          1                 10'b0101101011: out_data = 5'b01111;
    380             1                          1                 10'b0101101100: out_data = 5'b10000;
    381             1                          1                 10'b0101101101: out_data = 5'b01110;
    382             1                          1                 10'b0101101110: out_data = 5'b00001;
    383             1                          1                 10'b0101101111: out_data = 5'b01111;
    384             1                          1                 10'b0101110000: out_data = 5'b10001;
    385             1                          1                 10'b0101110001: out_data = 5'b10110;
    386             1                          1                 10'b0101110010: out_data = 5'b00100;
    387             1                          1                 10'b0101110011: out_data = 5'b01101;
    388             1                          1                 10'b0101110100: out_data = 5'b10010;
    389             1                          1                 10'b0101110101: out_data = 5'b11010;
    390             1                          1                 10'b0101110110: out_data = 5'b00101;
    391             1                          1                 10'b0101110111: out_data = 5'b01101;
    392             1                          1                 10'b0101111000: out_data = 5'b10011;
    393             1                          1                 10'b0101111001: out_data = 5'b11101;
    394             1                          1                 10'b0101111010: out_data = 5'b00100;
    395             1                          1                 10'b0101111011: out_data = 5'b01111;
    396             1                          1                 10'b0101111100: out_data = 5'b10100;
    397             1                          1                 10'b0101111101: out_data = 5'b10010;
    398             1                          1                 10'b0101111110: out_data = 5'b00101;
    399             1                          1                 10'b0101111111: out_data = 5'b01111;
    400             1                          1                 10'b0110000000: out_data = 5'b00110;
    401             1                          1                 10'b0110000001: out_data = 5'b00110;
    402             1                          1                 10'b0110000010: out_data = 5'b11001;
    403             1                          1                 10'b0110000011: out_data = 5'b00110;
    404             1                          1                 10'b0110000100: out_data = 5'b00111;
    405             1                          1                 10'b0110000101: out_data = 5'b00000;
    406             1                          1                 10'b0110000110: out_data = 5'b10111;
    407             1                          1                 10'b0110000111: out_data = 5'b00111;
    408             1                          1                 10'b0110001000: out_data = 5'b10001;
    409             1                          1                 10'b0110001001: out_data = 5'b00100;
    410             1                          1                 10'b0110001010: out_data = 5'b00010;
    411             1                          1                 10'b0110001011: out_data = 5'b00110;
    412             1                          1                 10'b0110001100: out_data = 5'b01001;
    413             1                          1                 10'b0110001101: out_data = 5'b01100;
    414             1                          1                 10'b0110001110: out_data = 5'b00010;
    415             1                          1                 10'b0110001111: out_data = 5'b00111;
    416             1                          1                 10'b0110010000: out_data = 5'b01010;
    417             1                          1                 10'b0110010001: out_data = 5'b00010;
    418             1                          1                 10'b0110010010: out_data = 5'b00100;
    419             1                          1                 10'b0110010011: out_data = 5'b00110;
    420             1                          1                 10'b0110010100: out_data = 5'b01011;
    421             1                          1                 10'b0110010101: out_data = 5'b00011;
    422             1                          1                 10'b0110010110: out_data = 5'b01011;
    423             1                          1                 10'b0110010111: out_data = 5'b00111;
    424             1                          1                 10'b0110011000: out_data = 5'b01100;
    425             1                          1                 10'b0110011001: out_data = 5'b11100;
    426             1                          1                 10'b0110011010: out_data = 5'b00110;
    427             1                          1                 10'b0110011011: out_data = 5'b00110;
    428             1                          1                 10'b0110011100: out_data = 5'b01101;
    429             1                          1                 10'b0110011101: out_data = 5'b01011;
    430             1                          1                 10'b0110011110: out_data = 5'b00110;
    431             1                          1                 10'b0110011111: out_data = 5'b00111;
    432             1                          1                 10'b0110100000: out_data = 5'b01110;
    433             1                          1                 10'b0110100001: out_data = 5'b01110;
    434             1                          1                 10'b0110100010: out_data = 5'b10011;
    435             1                          1                 10'b0110100011: out_data = 5'b00110;
    436             1                          1                 10'b0110100100: out_data = 5'b01111;
    437             1                          1                 10'b0110100101: out_data = 5'b01111;
    438             1                          1                 10'b0110100110: out_data = 5'b00000;
    439             1                          1                 10'b0110100111: out_data = 5'b01111;
    440             1                          1                 10'b0110101000: out_data = 5'b10000;
    441             1                          1                 10'b0110101001: out_data = 5'b01100;
    442             1                          1                 10'b0110101010: out_data = 5'b00010;
    443             1                          1                 10'b0110101011: out_data = 5'b01110;
    444             1                          1                 10'b0110101100: out_data = 5'b10001;
    445             1                          1                 10'b0110101101: out_data = 5'b01101;
    446             1                          1                 10'b0110101110: out_data = 5'b00011;
    447             1                          1                 10'b0110101111: out_data = 5'b01111;
    448             1                          1                 10'b0110110000: out_data = 5'b10010;
    449             1                          1                 10'b0110110001: out_data = 5'b01010;
    450             1                          1                 10'b0110110010: out_data = 5'b00100;
    451             1                          1                 10'b0110110011: out_data = 5'b11001;
    452             1                          1                 10'b0110110100: out_data = 5'b10011;
    453             1                          1                 10'b0110110101: out_data = 5'b01011;
    454             1                          1                 10'b0110110110: out_data = 5'b00100;
    455             1                          1                 10'b0110110111: out_data = 5'b01111;
    456             1                          1                 10'b0110111000: out_data = 5'b10100;
    457             1                          1                 10'b0110111001: out_data = 5'b01000;
    458             1                          1                 10'b0110111010: out_data = 5'b00010;
    459             1                          1                 10'b0110111011: out_data = 5'b01110;
    460             1                          1                 10'b0110111100: out_data = 5'b00010;
    461             1                          1                 10'b0110111101: out_data = 5'b00000;
    462             1                          1                 10'b0110111110: out_data = 5'b00110;
    463             1                          1                 10'b0110111111: out_data = 5'b01111;
    464             1                          1                 10'b0111000000: out_data = 5'b11010;
    465             1                          1                 10'b0111000001: out_data = 5'b01110;
    466             1                          1                 10'b0111000010: out_data = 5'b00000;
    467             1                          1                 10'b0111000011: out_data = 5'b00111;
    468             1                          1                 10'b0111000100: out_data = 5'b01000;
    469             1                          1                 10'b0111000101: out_data = 5'b00110;
    470             1                          1                 10'b0111000110: out_data = 5'b01011;
    471             1                          1                 10'b0111000111: out_data = 5'b00111;
    472             1                          1                 10'b0111001000: out_data = 5'b01001;
    473             1                          1                 10'b0111001001: out_data = 5'b00101;
    474             1                          1                 10'b0111001010: out_data = 5'b00011;
    475             1                          1                 10'b0111001011: out_data = 5'b00111;
    476             1                          1                 10'b0111001100: out_data = 5'b01010;
    477             1                          1                 10'b0111001101: out_data = 5'b00100;
    478             1                          1                 10'b0111001110: out_data = 5'b00011;
    479             1                          1                 10'b0111001111: out_data = 5'b00111;
    480             1                          1                 10'b0111010000: out_data = 5'b01011;
    481             1                          1                 10'b0111010001: out_data = 5'b00011;
    482             1                          1                 10'b0111010010: out_data = 5'b10010;
    483             1                          1                 10'b0111010011: out_data = 5'b10110;
    484             1                          1                 10'b0111010100: out_data = 5'b01100;
    485             1                          1                 10'b0111010101: out_data = 5'b00010;
    486             1                          1                 10'b0111010110: out_data = 5'b11010;
    487             1                          1                 10'b0111010111: out_data = 5'b11111;
    488             1                          1                 10'b0111011000: out_data = 5'b11001;
    489             1                          1                 10'b0111011001: out_data = 5'b00001;
    490             1                          1                 10'b0111011010: out_data = 5'b00110;
    491             1                          1                 10'b0111011011: out_data = 5'b00111;
    492             1                          1                 10'b0111011100: out_data = 5'b01110;
    493             1                          1                 10'b0111011101: out_data = 5'b00000;
    494             1                          1                 10'b0111011110: out_data = 5'b00111;
    495             1                          1                 10'b0111011111: out_data = 5'b00111;
    496             1                          1                 10'b0111100000: out_data = 5'b01111;
    497             1                          1                 10'b0111100001: out_data = 5'b01111;
    498             1                          1                 10'b0111100010: out_data = 5'b00000;
    499             1                          1                 10'b0111100011: out_data = 5'b01111;
    500             1                          1                 10'b0111100100: out_data = 5'b01011;
    501             1                          1                 10'b0111100101: out_data = 5'b01110;
    502             1                          1                 10'b0111100110: out_data = 5'b00001;
    503             1                          1                 10'b0111100111: out_data = 5'b01111;
    504             1                          1                 10'b0111101000: out_data = 5'b10001;
    505             1                          1                 10'b0111101001: out_data = 5'b01101;
    506             1                          1                 10'b0111101010: out_data = 5'b00010;
    507             1                          1                 10'b0111101011: out_data = 5'b01111;
    508             1                          1                 10'b0111101100: out_data = 5'b01110;
    509             1                          1                 10'b0111101101: out_data = 5'b00111;
    510             1                          1                 10'b0111101110: out_data = 5'b00011;
    511             1                          1                 10'b0111101111: out_data = 5'b11111;
    512             1                          1                 10'b0111110000: out_data = 5'b10011;
    513             1                          1                 10'b0111110001: out_data = 5'b11000;
    514             1                          1                 10'b0111110010: out_data = 5'b00100;
    515             1                          1                 10'b0111110011: out_data = 5'b01111;
    516             1                          1                 10'b0111110100: out_data = 5'b10100;
    517             1                          1                 10'b0111110101: out_data = 5'b01010;
    518             1                          1                 10'b0111110110: out_data = 5'b11110;
    519             1                          1                 10'b0111110111: out_data = 5'b01111;
    520             1                          1                 10'b0111111000: out_data = 5'b10101;
    521             1                          1                 10'b0111111001: out_data = 5'b10000;
    522             1                          1                 10'b0111111010: out_data = 5'b00110;
    523             1                          1                 10'b0111111011: out_data = 5'b01111;
    524             1                          1                 10'b0111111100: out_data = 5'b10110;
    525             1                          1                 10'b0111111101: out_data = 5'b01000;
    526             1                          1                 10'b0111111110: out_data = 5'b00111;
    527             1                          1                 10'b0111111111: out_data = 5'b01111;
    528             1                          1                 10'b1000000000: out_data = 5'b01100;
    529             1                          1                 10'b1000000001: out_data = 5'b01000;
    530             1                          1                 10'b1000000010: out_data = 5'b11010;
    531             1                          1                 10'b1000000011: out_data = 5'b11010;
    532             1                          1                 10'b1000000100: out_data = 5'b01001;
    533             1                          1                 10'b1000000101: out_data = 5'b01001;
    534             1                          1                 10'b1000000110: out_data = 5'b00000;
    535             1                          1                 10'b1000000111: out_data = 5'b10101;
    536             1                          1                 10'b1000001000: out_data = 5'b01010;
    537             1                          1                 10'b1000001001: out_data = 5'b01010;
    538             1                          1                 10'b1000001010: out_data = 5'b00101;
    539             1                          1                 10'b1000001011: out_data = 5'b11000;
    540             1                          1                 10'b1000001100: out_data = 5'b11011;
    541             1                          1                 10'b1000001101: out_data = 5'b01011;
    542             1                          1                 10'b1000001110: out_data = 5'b00000;
    543             1                          1                 10'b1000001111: out_data = 5'b01011;
    544             1                          1                 10'b1000010000: out_data = 5'b01011;
    545             1                          1                 10'b1000010001: out_data = 5'b01100;
    546             1                          1                 10'b1000010010: out_data = 5'b00000;
    547             1                          1                 10'b1000010011: out_data = 5'b10011;
    548             1                          1                 10'b1000010100: out_data = 5'b01101;
    549             1                          1                 10'b1000010101: out_data = 5'b01101;
    550             1                          1                 10'b1000010110: out_data = 5'b00000;
    551             1                          1                 10'b1000010111: out_data = 5'b01101;
    552             1                          1                 10'b1000011000: out_data = 5'b01110;
    553             1                          1                 10'b1000011001: out_data = 5'b01110;
    554             1                          1                 10'b1000011010: out_data = 5'b00000;
    555             1                          1                 10'b1000011011: out_data = 5'b01110;
    556             1                          1                 10'b1000011100: out_data = 5'b01111;
    557             1                          1                 10'b1000011101: out_data = 5'b01111;
    558             1                          1                 10'b1000011110: out_data = 5'b00000;
    559             1                          1                 10'b1000011111: out_data = 5'b01111;
    560             1                          1                 10'b1000100000: out_data = 5'b10000;
    561             1                          1                 10'b1000100001: out_data = 5'b00000;
    562             1                          1                 10'b1000100010: out_data = 5'b01000;
    563             1                          1                 10'b1000100011: out_data = 5'b11001;
    564             1                          1                 10'b1000100100: out_data = 5'b11011;
    565             1                          1                 10'b1000100101: out_data = 5'b00001;
    566             1                          1                 10'b1000100110: out_data = 5'b01000;
    567             1                          1                 10'b1000100111: out_data = 5'b00100;
    568             1                          1                 10'b1000101000: out_data = 5'b00111;
    569             1                          1                 10'b1000101001: out_data = 5'b11010;
    570             1                          1                 10'b1000101010: out_data = 5'b01000;
    571             1                          1                 10'b1000101011: out_data = 5'b01010;
    572             1                          1                 10'b1000101100: out_data = 5'b10011;
    573             1                          1                 10'b1000101101: out_data = 5'b00011;
    574             1                          1                 10'b1000101110: out_data = 5'b01000;
    575             1                          1                 10'b1000101111: out_data = 5'b01011;
    576             1                          1                 10'b1000110000: out_data = 5'b11101;
    577             1                          1                 10'b1000110001: out_data = 5'b00100;
    578             1                          1                 10'b1000110010: out_data = 5'b01000;
    579             1                          1                 10'b1000110011: out_data = 5'b01100;
    580             1                          1                 10'b1000110100: out_data = 5'b10101;
    581             1                          1                 10'b1000110101: out_data = 5'b00101;
    582             1                          1                 10'b1000110110: out_data = 5'b01000;
    583             1                          1                 10'b1000110111: out_data = 5'b01101;
    584             1                          1                 10'b1000111000: out_data = 5'b10110;
    585             1                          1                 10'b1000111001: out_data = 5'b00110;
    586             1                          1                 10'b1000111010: out_data = 5'b01000;
    587             1                          1                 10'b1000111011: out_data = 5'b01110;
    588             1                          1                 10'b1000111100: out_data = 5'b01001;
    589             1                          1                 10'b1000111101: out_data = 5'b00110;
    590             1                          1                 10'b1000111110: out_data = 5'b01000;
    591             1                          1                 10'b1000111111: out_data = 5'b01111;
    592             1                          1                 10'b1001000000: out_data = 5'b01001;
    593             1                          1                 10'b1001000001: out_data = 5'b00100;
    594             1                          1                 10'b1001000010: out_data = 5'b00000;
    595             1                          1                 10'b1001000011: out_data = 5'b01001;
    596             1                          1                 10'b1001000100: out_data = 5'b10001;
    597             1                          1                 10'b1001000101: out_data = 5'b10010;
    598             1                          1                 10'b1001000110: out_data = 5'b00001;
    599             1                          1                 10'b1001000111: out_data = 5'b01001;
    600             1                          1                 10'b1001001000: out_data = 5'b01011;
    601             1                          1                 10'b1001001001: out_data = 5'b10100;
    602             1                          1                 10'b1001001010: out_data = 5'b00000;
    603             1                          1                 10'b1001001011: out_data = 5'b11101;
    604             1                          1                 10'b1001001100: out_data = 5'b01100;
    605             1                          1                 10'b1001001101: out_data = 5'b01010;
    606             1                          1                 10'b1001001110: out_data = 5'b00001;
    607             1                          1                 10'b1001001111: out_data = 5'b00000;
    608             1                          1                 10'b1001010000: out_data = 5'b01101;
    609             1                          1                 10'b1001010001: out_data = 5'b10011;
    610             1                          1                 10'b1001010010: out_data = 5'b00111;
    611             1                          1                 10'b1001010011: out_data = 5'b01101;
    612             1                          1                 10'b1001010100: out_data = 5'b10110;
    613             1                          1                 10'b1001010101: out_data = 5'b01100;
    614             1                          1                 10'b1001010110: out_data = 5'b10010;
    615             1                          1                 10'b1001010111: out_data = 5'b10110;
    616             1                          1                 10'b1001011000: out_data = 5'b10010;
    617             1                          1                 10'b1001011001: out_data = 5'b01111;
    618             1                          1                 10'b1001011010: out_data = 5'b00000;
    619             1                          1                 10'b1001011011: out_data = 5'b01101;
    620             1                          1                 10'b1001011100: out_data = 5'b10000;
    621             1                          1                 10'b1001011101: out_data = 5'b01110;
    622             1                          1                 10'b1001011110: out_data = 5'b00001;
    623             1                          1                 10'b1001011111: out_data = 5'b01111;
    624             1                          1                 10'b1001100000: out_data = 5'b10000;
    625             1                          1                 10'b1001100001: out_data = 5'b11010;
    626             1                          1                 10'b1001100010: out_data = 5'b01000;
    627             1                          1                 10'b1001100011: out_data = 5'b01001;
    628             1                          1                 10'b1001100100: out_data = 5'b00001;
    629             1                          1                 10'b1001100101: out_data = 5'b00000;
    630             1                          1                 10'b1001100110: out_data = 5'b01001;
    631             1                          1                 10'b1001100111: out_data = 5'b01001;
    632             1                          1                 10'b1001101000: out_data = 5'b10011;
    633             1                          1                 10'b1001101001: out_data = 5'b00011;
    634             1                          1                 10'b1001101010: out_data = 5'b01000;
    635             1                          1                 10'b1001101011: out_data = 5'b00101;
    636             1                          1                 10'b1001101100: out_data = 5'b10100;
    637             1                          1                 10'b1001101101: out_data = 5'b00110;
    638             1                          1                 10'b1001101110: out_data = 5'b01001;
    639             1                          1                 10'b1001101111: out_data = 5'b01101;
    640             1                          1                 10'b1001110000: out_data = 5'b10101;
    641             1                          1                 10'b1001110001: out_data = 5'b00101;
    642             1                          1                 10'b1001110010: out_data = 5'b01000;
    643             1                          1                 10'b1001110011: out_data = 5'b01101;
    644             1                          1                 10'b1001110100: out_data = 5'b10110;
    645             1                          1                 10'b1001110101: out_data = 5'b01001;
    646             1                          1                 10'b1001110110: out_data = 5'b01010;
    647             1                          1                 10'b1001110111: out_data = 5'b01101;
    648             1                          1                 10'b1001111000: out_data = 5'b11011;
    649             1                          1                 10'b1001111001: out_data = 5'b11111;
    650             1                          1                 10'b1001111010: out_data = 5'b01000;
    651             1                          1                 10'b1001111011: out_data = 5'b01111;
    652             1                          1                 10'b1001111100: out_data = 5'b11000;
    653             1                          1                 10'b1001111101: out_data = 5'b00110;
    654             1                          1                 10'b1001111110: out_data = 5'b01001;
    655             1                          1                 10'b1001111111: out_data = 5'b01111;
    656             1                          1                 10'b1010000000: out_data = 5'b01010;
    657             1                          1                 10'b1010000001: out_data = 5'b01010;
    658             1                          1                 10'b1010000010: out_data = 5'b00000;
    659             1                          1                 10'b1010000011: out_data = 5'b01010;
    660             1                          1                 10'b1010000100: out_data = 5'b01011;
    661             1                          1                 10'b1010000101: out_data = 5'b01100;
    662             1                          1                 10'b1010000110: out_data = 5'b00101;
    663             1                          1                 10'b1010000111: out_data = 5'b01011;
    664             1                          1                 10'b1010001000: out_data = 5'b11011;
    665             1                          1                 10'b1010001001: out_data = 5'b11110;
    666             1                          1                 10'b1010001010: out_data = 5'b10010;
    667             1                          1                 10'b1010001011: out_data = 5'b00100;
    668             1                          1                 10'b1010001100: out_data = 5'b11111;
    669             1                          1                 10'b1010001101: out_data = 5'b01001;
    670             1                          1                 10'b1010001110: out_data = 5'b11111;
    671             1                          1                 10'b1010001111: out_data = 5'b10111;
    672             1                          1                 10'b1010010000: out_data = 5'b01110;
    673             1                          1                 10'b1010010001: out_data = 5'b01110;
    674             1                          1                 10'b1010010010: out_data = 5'b00010;
    675             1                          1                 10'b1010010011: out_data = 5'b01110;
    676             1                          1                 10'b1010010100: out_data = 5'b00110;
    677             1                          1                 10'b1010010101: out_data = 5'b01111;
    678             1                          1                 10'b1010010110: out_data = 5'b00000;
    679             1                          1                 10'b1010010111: out_data = 5'b01111;
    680             1                          1                 10'b1010011000: out_data = 5'b10000;
    681             1                          1                 10'b1010011001: out_data = 5'b01100;
    682             1                          1                 10'b1010011010: out_data = 5'b00010;
    683             1                          1                 10'b1010011011: out_data = 5'b01110;
    684             1                          1                 10'b1010011100: out_data = 5'b10001;
    685             1                          1                 10'b1010011101: out_data = 5'b01101;
    686             1                          1                 10'b1010011110: out_data = 5'b00010;
    687             1                          1                 10'b1010011111: out_data = 5'b01111;
    688             1                          1                 10'b1010100000: out_data = 5'b10010;
    689             1                          1                 10'b1010100001: out_data = 5'b00010;
    690             1                          1                 10'b1010100010: out_data = 5'b01000;
    691             1                          1                 10'b1010100011: out_data = 5'b01010;
    692             1                          1                 10'b1010100100: out_data = 5'b10011;
    693             1                          1                 10'b1010100101: out_data = 5'b00011;
    694             1                          1                 10'b1010100110: out_data = 5'b01000;
    695             1                          1                 10'b1010100111: out_data = 5'b01011;
    696             1                          1                 10'b1010101000: out_data = 5'b10100;
    697             1                          1                 10'b1010101001: out_data = 5'b00000;
    698             1                          1                 10'b1010101010: out_data = 5'b01010;
    699             1                          1                 10'b1010101011: out_data = 5'b01010;
    700             1                          1                 10'b1010101100: out_data = 5'b10101;
    701             1                          1                 10'b1010101101: out_data = 5'b00001;
    702             1                          1                 10'b1010101110: out_data = 5'b01010;
    703             1                          1                 10'b1010101111: out_data = 5'b01011;
    704             1                          1                 10'b1010110000: out_data = 5'b10110;
    705             1                          1                 10'b1010110001: out_data = 5'b10001;
    706             1                          1                 10'b1010110010: out_data = 5'b01001;
    707             1                          1                 10'b1010110011: out_data = 5'b11101;
    708             1                          1                 10'b1010110100: out_data = 5'b10111;
    709             1                          1                 10'b1010110101: out_data = 5'b00111;
    710             1                          1                 10'b1010110110: out_data = 5'b01000;
    711             1                          1                 10'b1010110111: out_data = 5'b01111;
    712             1                          1                 10'b1010111000: out_data = 5'b11000;
    713             1                          1                 10'b1010111001: out_data = 5'b10110;
    714             1                          1                 10'b1010111010: out_data = 5'b01101;
    715             1                          1                 10'b1010111011: out_data = 5'b01110;
    716             1                          1                 10'b1010111100: out_data = 5'b11001;
    717             1                          1                 10'b1010111101: out_data = 5'b00101;
    718             1                          1                 10'b1010111110: out_data = 5'b00110;
    719             1                          1                 10'b1010111111: out_data = 5'b01111;
    720             1                          1                 10'b1011000000: out_data = 5'b00001;
    721             1                          1                 10'b1011000001: out_data = 5'b01011;
    722             1                          1                 10'b1011000010: out_data = 5'b01000;
    723             1                          1                 10'b1011000011: out_data = 5'b01011;
    724             1                          1                 10'b1011000100: out_data = 5'b01110;
    725             1                          1                 10'b1011000101: out_data = 5'b11000;
    726             1                          1                 10'b1011000110: out_data = 5'b10011;
    727             1                          1                 10'b1011000111: out_data = 5'b00011;
    728             1                          1                 10'b1011001000: out_data = 5'b01101;
    729             1                          1                 10'b1011001001: out_data = 5'b00100;
    730             1                          1                 10'b1011001010: out_data = 5'b00010;
    731             1                          1                 10'b1011001011: out_data = 5'b11011;
    732             1                          1                 10'b1011001100: out_data = 5'b01110;
    733             1                          1                 10'b1011001101: out_data = 5'b01000;
    734             1                          1                 10'b1011001110: out_data = 5'b00011;
    735             1                          1                 10'b1011001111: out_data = 5'b01011;
    736             1                          1                 10'b1011010000: out_data = 5'b01111;
    737             1                          1                 10'b1011010001: out_data = 5'b00110;
    738             1                          1                 10'b1011010010: out_data = 5'b00000;
    739             1                          1                 10'b1011010011: out_data = 5'b11010;
    740             1                          1                 10'b1011010100: out_data = 5'b10000;
    741             1                          1                 10'b1011010101: out_data = 5'b10100;
    742             1                          1                 10'b1011010110: out_data = 5'b00001;
    743             1                          1                 10'b1011010111: out_data = 5'b01111;
    744             1                          1                 10'b1011011000: out_data = 5'b10001;
    745             1                          1                 10'b1011011001: out_data = 5'b00110;
    746             1                          1                 10'b1011011010: out_data = 5'b00110;
    747             1                          1                 10'b1011011011: out_data = 5'b01111;
    748             1                          1                 10'b1011011100: out_data = 5'b10010;
    749             1                          1                 10'b1011011101: out_data = 5'b11010;
    750             1                          1                 10'b1011011110: out_data = 5'b00011;
    751             1                          1                 10'b1011011111: out_data = 5'b10000;
    752             1                          1                 10'b1011100000: out_data = 5'b11100;
    753             1                          1                 10'b1011100001: out_data = 5'b00011;
    754             1                          1                 10'b1011100010: out_data = 5'b01000;
    755             1                          1                 10'b1011100011: out_data = 5'b01100;
    756             1                          1                 10'b1011100100: out_data = 5'b10100;
    757             1                          1                 10'b1011100101: out_data = 5'b11000;
    758             1                          1                 10'b1011100110: out_data = 5'b11101;
    759             1                          1                 10'b1011100111: out_data = 5'b01011;
    760             1                          1                 10'b1011101000: out_data = 5'b11100;
    761             1                          1                 10'b1011101001: out_data = 5'b00001;
    762             1                          1                 10'b1011101010: out_data = 5'b00000;
    763             1                          1                 10'b1011101011: out_data = 5'b11010;
    764             1                          1                 10'b1011101100: out_data = 5'b10110;
    765             1                          1                 10'b1011101101: out_data = 5'b00000;
    766             1                          1                 10'b1011101110: out_data = 5'b01011;
    767             1                          1                 10'b1011101111: out_data = 5'b11000;
    768             1                          1                 10'b1011110000: out_data = 5'b10111;
    769             1                          1                 10'b1011110001: out_data = 5'b01000;
    770             1                          1                 10'b1011110010: out_data = 5'b00100;
    771             1                          1                 10'b1011110011: out_data = 5'b01111;
    772             1                          1                 10'b1011110100: out_data = 5'b11000;
    773             1                          1                 10'b1011110101: out_data = 5'b00110;
    774             1                          1                 10'b1011110110: out_data = 5'b01001;
    775             1                          1                 10'b1011110111: out_data = 5'b00111;
    776             1                          1                 10'b1011111000: out_data = 5'b11111;
    777             1                          1                 10'b1011111001: out_data = 5'b00101;
    778             1                          1                 10'b1011111010: out_data = 5'b01010;
    779             1                          1                 10'b1011111011: out_data = 5'b01111;
    780             1                          1                 10'b1011111100: out_data = 5'b11000;
    781             1                          1                 10'b1011111101: out_data = 5'b00100;
    782             1                          1                 10'b1011111110: out_data = 5'b00001;
    783             1                          1                 10'b1011111111: out_data = 5'b01111;
    784             1                          1                 10'b1100000000: out_data = 5'b01100;
    785             1                          1                 10'b1100000001: out_data = 5'b01100;
    786             1                          1                 10'b1100000010: out_data = 5'b01101;
    787             1                          1                 10'b1100000011: out_data = 5'b01100;
    788             1                          1                 10'b1100000100: out_data = 5'b10011;
    789             1                          1                 10'b1100000101: out_data = 5'b01001;
    790             1                          1                 10'b1100000110: out_data = 5'b10011;
    791             1                          1                 10'b1100000111: out_data = 5'b01101;
    792             1                          1                 10'b1100001000: out_data = 5'b01110;
    793             1                          1                 10'b1100001001: out_data = 5'b01110;
    794             1                          1                 10'b1100001010: out_data = 5'b00000;
    795             1                          1                 10'b1100001011: out_data = 5'b01110;
    796             1                          1                 10'b1100001100: out_data = 5'b01111;
    797             1                          1                 10'b1100001101: out_data = 5'b01111;
    798             1                          1                 10'b1100001110: out_data = 5'b00000;
    799             1                          1                 10'b1100001111: out_data = 5'b01111;
    800             1                          1                 10'b1100010000: out_data = 5'b10000;
    801             1                          1                 10'b1100010001: out_data = 5'b01000;
    802             1                          1                 10'b1100010010: out_data = 5'b11000;
    803             1                          1                 10'b1100010011: out_data = 5'b00011;
    804             1                          1                 10'b1100010100: out_data = 5'b10001;
    805             1                          1                 10'b1100010101: out_data = 5'b01001;
    806             1                          1                 10'b1100010110: out_data = 5'b00100;
    807             1                          1                 10'b1100010111: out_data = 5'b01101;
    808             1                          1                 10'b1100011000: out_data = 5'b10010;
    809             1                          1                 10'b1100011001: out_data = 5'b11110;
    810             1                          1                 10'b1100011010: out_data = 5'b00100;
    811             1                          1                 10'b1100011011: out_data = 5'b01110;
    812             1                          1                 10'b1100011100: out_data = 5'b10011;
    813             1                          1                 10'b1100011101: out_data = 5'b01011;
    814             1                          1                 10'b1100011110: out_data = 5'b00100;
    815             1                          1                 10'b1100011111: out_data = 5'b01110;
    816             1                          1                 10'b1100100000: out_data = 5'b10100;
    817             1                          1                 10'b1100100001: out_data = 5'b00100;
    818             1                          1                 10'b1100100010: out_data = 5'b01000;
    819             1                          1                 10'b1100100011: out_data = 5'b01100;
    820             1                          1                 10'b1100100100: out_data = 5'b10101;
    821             1                          1                 10'b1100100101: out_data = 5'b01010;
    822             1                          1                 10'b1100100110: out_data = 5'b01000;
    823             1                          1                 10'b1100100111: out_data = 5'b01101;
    824             1                          1                 10'b1100101000: out_data = 5'b10110;
    825             1                          1                 10'b1100101001: out_data = 5'b01010;
    826             1                          1                 10'b1100101010: out_data = 5'b01000;
    827             1                          1                 10'b1100101011: out_data = 5'b01110;
    828             1                          1                 10'b1100101100: out_data = 5'b10111;
    829             1                          1                 10'b1100101101: out_data = 5'b00111;
    830             1                          1                 10'b1100101110: out_data = 5'b01000;
    831             1                          1                 10'b1100101111: out_data = 5'b01111;
    832             1                          1                 10'b1100110000: out_data = 5'b11000;
    833             1                          1                 10'b1100110001: out_data = 5'b00000;
    834             1                          1                 10'b1100110010: out_data = 5'b01100;
    835             1                          1                 10'b1100110011: out_data = 5'b01100;
    836             1                          1                 10'b1100110100: out_data = 5'b11001;
    837             1                          1                 10'b1100110101: out_data = 5'b00001;
    838             1                          1                 10'b1100110110: out_data = 5'b01100;
    839             1                          1                 10'b1100110111: out_data = 5'b01101;
    840             1                          1                 10'b1100111000: out_data = 5'b11011;
    841             1                          1                 10'b1100111001: out_data = 5'b00010;
    842             1                          1                 10'b1100111010: out_data = 5'b01100;
    843             1                          1                 10'b1100111011: out_data = 5'b01110;
    844             1                          1                 10'b1100111100: out_data = 5'b11011;
    845             1                          1                 10'b1100111101: out_data = 5'b00011;
    846             1                          1                 10'b1100111110: out_data = 5'b11100;
    847             1                          1                 10'b1100111111: out_data = 5'b01111;
    848             1                          1                 10'b1101000000: out_data = 5'b01101;
    849             1                          1                 10'b1101000001: out_data = 5'b01101;
    850             1                          1                 10'b1101000010: out_data = 5'b00000;
    851             1                          1                 10'b1101000011: out_data = 5'b01101;
    852             1                          1                 10'b1101000100: out_data = 5'b10011;
    853             1                          1                 10'b1101000101: out_data = 5'b00010;
    854             1                          1                 10'b1101000110: out_data = 5'b00001;
    855             1                          1                 10'b1101000111: out_data = 5'b01101;
    856             1                          1                 10'b1101001000: out_data = 5'b11011;
    857             1                          1                 10'b1101001001: out_data = 5'b01111;
    858             1                          1                 10'b1101001010: out_data = 5'b10001;
    859             1                          1                 10'b1101001011: out_data = 5'b01111;
    860             1                          1                 10'b1101001100: out_data = 5'b10000;
    861             1                          1                 10'b1101001101: out_data = 5'b01110;
    862             1                          1                 10'b1101001110: out_data = 5'b00011;
    863             1                          1                 10'b1101001111: out_data = 5'b01111;
    864             1                          1                 10'b1101010000: out_data = 5'b10001;
    865             1                          1                 10'b1101010001: out_data = 5'b01001;
    866             1                          1                 10'b1101010010: out_data = 5'b00100;
    867             1                          1                 10'b1101010011: out_data = 5'b01101;
    868             1                          1                 10'b1101010100: out_data = 5'b10010;
    869             1                          1                 10'b1101010101: out_data = 5'b01000;
    870             1                          1                 10'b1101010110: out_data = 5'b11101;
    871             1                          1                 10'b1101010111: out_data = 5'b01101;
    872             1                          1                 10'b1101011000: out_data = 5'b10011;
    873             1                          1                 10'b1101011001: out_data = 5'b11111;
    874             1                          1                 10'b1101011010: out_data = 5'b01011;
    875             1                          1                 10'b1101011011: out_data = 5'b01111;
    876             1                          1                 10'b1101011100: out_data = 5'b10100;
    877             1                          1                 10'b1101011101: out_data = 5'b01010;
    878             1                          1                 10'b1101011110: out_data = 5'b00010;
    879             1                          1                 10'b1101011111: out_data = 5'b10110;
    880             1                          1                 10'b1101100000: out_data = 5'b11000;
    881             1                          1                 10'b1101100001: out_data = 5'b00101;
    882             1                          1                 10'b1101100010: out_data = 5'b01000;
    883             1                          1                 10'b1101100011: out_data = 5'b01101;
    884             1                          1                 10'b1101100100: out_data = 5'b10110;
    885             1                          1                 10'b1101100101: out_data = 5'b11100;
    886             1                          1                 10'b1101100110: out_data = 5'b01001;
    887             1                          1                 10'b1101100111: out_data = 5'b01101;
    888             1                          1                 10'b1101101000: out_data = 5'b11111;
    889             1                          1                 10'b1101101001: out_data = 5'b00111;
    890             1                          1                 10'b1101101010: out_data = 5'b01001;
    891             1                          1                 10'b1101101011: out_data = 5'b01111;
    892             1                          1                 10'b1101101100: out_data = 5'b11000;
    893             1                          1                 10'b1101101101: out_data = 5'b00110;
    894             1                          1                 10'b1101101110: out_data = 5'b01001;
    895             1                          1                 10'b1101101111: out_data = 5'b01111;
    896             1                          1                 10'b1101110000: out_data = 5'b11001;
    897             1                          1                 10'b1101110001: out_data = 5'b00001;
    898             1                          1                 10'b1101110010: out_data = 5'b01100;
    899             1                          1                 10'b1101110011: out_data = 5'b11010;
    900             1                          1                 10'b1101110100: out_data = 5'b00000;
    901             1                          1                 10'b1101110101: out_data = 5'b01010;
    902             1                          1                 10'b1101110110: out_data = 5'b01101;
    903             1                          1                 10'b1101110111: out_data = 5'b10110;
    904             1                          1                 10'b1101111000: out_data = 5'b10000;
    905             1                          1                 10'b1101111001: out_data = 5'b00011;
    906             1                          1                 10'b1101111010: out_data = 5'b01100;
    907             1                          1                 10'b1101111011: out_data = 5'b01111;
    908             1                          1                 10'b1101111100: out_data = 5'b11100;
    909             1                          1                 10'b1101111101: out_data = 5'b11110;
    910             1                          1                 10'b1101111110: out_data = 5'b01101;
    911             1                          1                 10'b1101111111: out_data = 5'b01111;
    912             1                          1                 10'b1110000000: out_data = 5'b01110;
    913             1                          1                 10'b1110000001: out_data = 5'b01110;
    914             1                          1                 10'b1110000010: out_data = 5'b01101;
    915             1                          1                 10'b1110000011: out_data = 5'b01110;
    916             1                          1                 10'b1110000100: out_data = 5'b01111;
    917             1                          1                 10'b1110000101: out_data = 5'b01111;
    918             1                          1                 10'b1110000110: out_data = 5'b10010;
    919             1                          1                 10'b1110000111: out_data = 5'b01111;
    920             1                          1                 10'b1110001000: out_data = 5'b10000;
    921             1                          1                 10'b1110001001: out_data = 5'b01100;
    922             1                          1                 10'b1110001010: out_data = 5'b00110;
    923             1                          1                 10'b1110001011: out_data = 5'b00010;
    924             1                          1                 10'b1110001100: out_data = 5'b10001;
    925             1                          1                 10'b1110001101: out_data = 5'b01101;
    926             1                          1                 10'b1110001110: out_data = 5'b00010;
    927             1                          1                 10'b1110001111: out_data = 5'b01111;
    928             1                          1                 10'b1110010000: out_data = 5'b10010;
    929             1                          1                 10'b1110010001: out_data = 5'b01010;
    930             1                          1                 10'b1110010010: out_data = 5'b00100;
    931             1                          1                 10'b1110010011: out_data = 5'b00000;
    932             1                          1                 10'b1110010100: out_data = 5'b10011;
    933             1                          1                 10'b1110010101: out_data = 5'b01011;
    934             1                          1                 10'b1110010110: out_data = 5'b00100;
    935             1                          1                 10'b1110010111: out_data = 5'b01100;
    936             1                          1                 10'b1110011000: out_data = 5'b10100;
    937             1                          1                 10'b1110011001: out_data = 5'b01110;
    938             1                          1                 10'b1110011010: out_data = 5'b00110;
    939             1                          1                 10'b1110011011: out_data = 5'b01110;
    940             1                          1                 10'b1110011100: out_data = 5'b10101;
    941             1                          1                 10'b1110011101: out_data = 5'b01001;
    942             1                          1                 10'b1110011110: out_data = 5'b00110;
    943             1                          1                 10'b1110011111: out_data = 5'b11110;
    944             1                          1                 10'b1110100000: out_data = 5'b11011;
    945             1                          1                 10'b1110100001: out_data = 5'b00110;
    946             1                          1                 10'b1110100010: out_data = 5'b01000;
    947             1                          1                 10'b1110100011: out_data = 5'b01110;
    948             1                          1                 10'b1110100100: out_data = 5'b10111;
    949             1                          1                 10'b1110100101: out_data = 5'b00111;
    950             1                          1                 10'b1110100110: out_data = 5'b01000;
    951             1                          1                 10'b1110100111: out_data = 5'b01111;
    952             1                          1                 10'b1110101000: out_data = 5'b11000;
    953             1                          1                 10'b1110101001: out_data = 5'b10010;
    954             1                          1                 10'b1110101010: out_data = 5'b01010;
    955             1                          1                 10'b1110101011: out_data = 5'b01110;
    956             1                          1                 10'b1110101100: out_data = 5'b11001;
    957             1                          1                 10'b1110101101: out_data = 5'b00101;
    958             1                          1                 10'b1110101110: out_data = 5'b11101;
    959             1                          1                 10'b1110101111: out_data = 5'b01111;
    960             1                          1                 10'b1110110000: out_data = 5'b11010;
    961             1                          1                 10'b1110110001: out_data = 5'b00010;
    962             1                          1                 10'b1110110010: out_data = 5'b01100;
    963             1                          1                 10'b1110110011: out_data = 5'b01110;
    964             1                          1                 10'b1110110100: out_data = 5'b11011;
    965             1                          1                 10'b1110110101: out_data = 5'b00011;
    966             1                          1                 10'b1110110110: out_data = 5'b11001;
    967             1                          1                 10'b1110110111: out_data = 5'b10111;
    968             1                          1                 10'b1110111000: out_data = 5'b11100;
    969             1                          1                 10'b1110111001: out_data = 5'b00000;
    970             1                          1                 10'b1110111010: out_data = 5'b00000;
    971             1                          1                 10'b1110111011: out_data = 5'b01110;
    972             1                          1                 10'b1110111100: out_data = 5'b11101;
    973             1                          1                 10'b1110111101: out_data = 5'b00001;
    974             1                          1                 10'b1110111110: out_data = 5'b01110;
    975             1                          1                 10'b1110111111: out_data = 5'b01010;
    976             1                          1                 10'b1111000000: out_data = 5'b01111;
    977             1                          1                 10'b1111000001: out_data = 5'b01111;
    978             1                          1                 10'b1111000010: out_data = 5'b11001;
    979             1                          1                 10'b1111000011: out_data = 5'b01111;
    980             1                          1                 10'b1111000100: out_data = 5'b10000;
    981             1                          1                 10'b1111000101: out_data = 5'b01110;
    982             1                          1                 10'b1111000110: out_data = 5'b00001;
    983             1                          1                 10'b1111000111: out_data = 5'b11101;
    984             1                          1                 10'b1111001000: out_data = 5'b10001;
    985             1                          1                 10'b1111001001: out_data = 5'b01101;
    986             1                          1                 10'b1111001010: out_data = 5'b00010;
    987             1                          1                 10'b1111001011: out_data = 5'b01111;
    988             1                          1                 10'b1111001100: out_data = 5'b10101;
    989             1                          1                 10'b1111001101: out_data = 5'b11111;
    990             1                          1                 10'b1111001110: out_data = 5'b10001;
    991             1                          1                 10'b1111001111: out_data = 5'b01111;
    992             1                          1                 10'b1111010000: out_data = 5'b10011;
    993             1                          1                 10'b1111010001: out_data = 5'b00010;
    994             1                          1                 10'b1111010010: out_data = 5'b11011;
    995             1                          1                 10'b1111010011: out_data = 5'b01111;
    996             1                          1                 10'b1111010100: out_data = 5'b10100;
    997             1                          1                 10'b1111010101: out_data = 5'b01010;
    998             1                          1                 10'b1111010110: out_data = 5'b11110;
    999             1                          1                 10'b1111010111: out_data = 5'b00010;
    1000            1                          1                 10'b1111011000: out_data = 5'b10101;
    1001            1                          1                 10'b1111011001: out_data = 5'b01001;
    1002            1                          1                 10'b1111011010: out_data = 5'b00110;
    1003            1                          1                 10'b1111011011: out_data = 5'b01111;
    1004            1                          1                 10'b1111011100: out_data = 5'b10110;
    1005            1                          1                 10'b1111011101: out_data = 5'b01000;
    1006            1                          1                 10'b1111011110: out_data = 5'b00111;
    1007            1                          1                 10'b1111011111: out_data = 5'b00111;
    1008            1                          1                 10'b1111100000: out_data = 5'b10111;
    1009            1                          1                 10'b1111100001: out_data = 5'b10010;
    1010            1                          1                 10'b1111100010: out_data = 5'b01000;
    1011            1                          1                 10'b1111100011: out_data = 5'b10000;
    1012            1                          1                 10'b1111100100: out_data = 5'b11000;
    1013            1                          1                 10'b1111100101: out_data = 5'b00110;
    1014            1                          1                 10'b1111100110: out_data = 5'b01001;
    1015            1                          1                 10'b1111100111: out_data = 5'b01111;
    1016            1                          1                 10'b1111101000: out_data = 5'b01011;
    1017            1                          1                 10'b1111101001: out_data = 5'b01101;
    1018            1                          1                 10'b1111101010: out_data = 5'b10000;
    1019            1                          1                 10'b1111101011: out_data = 5'b10101;
    1020            1                          1                 10'b1111101100: out_data = 5'b01100;
    1021            1                          1                 10'b1111101101: out_data = 5'b00100;
    1022            1                          1                 10'b1111101110: out_data = 5'b01011;
    1023            1                          1                 10'b1111101111: out_data = 5'b10010;
    1024            1                          1                 10'b1111110000: out_data = 5'b11011;
    1025            1                          1                 10'b1111110001: out_data = 5'b10010;
    1026            1                          1                 10'b1111110010: out_data = 5'b10111;
    1027            1                          1                 10'b1111110011: out_data = 5'b01111;
    1028            1                          1                 10'b1111110100: out_data = 5'b11100;
    1029            1                          1                 10'b1111110101: out_data = 5'b11011;
    1030            1                          1                 10'b1111110110: out_data = 5'b11001;
    1031            1                          1                 10'b1111110111: out_data = 5'b00001;
    1032            1                          1                 10'b1111111000: out_data = 5'b11101;
    1033            1                          1                 10'b1111111001: out_data = 5'b11011;
    1034            1                          1                 10'b1111111010: out_data = 5'b01110;
    1035            1                          1                 10'b1111111011: out_data = 5'b01111;
    1036            1                          1                 10'b1111111100: out_data = 5'b11110;
    1037            1                          1                 10'b1111111101: out_data = 5'b00000;
    1038            1                          1                 10'b1111111110: out_data = 5'b01111;
    1039            1                          1                 10'b1111111111: out_data = 5'b01111;
                                               1     All False Count
Branch totals: 1025 hits of 1025 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                    1026      1026         0   100.00%

================================Statement Details================================

Statement Coverage for instance /tb_top/dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DUT.sv
    3                                                module ALU(
    4                                                    input clk,
    5                                                    input  wire [3:0]   a,
    6                                                    input  wire [3:0]   b,
    7                                                    input  wire [1:0]   op, 
    8                                                    output wire         c,
    9                                                    output wire [3:0]   out
    10                                               );
    11                                                   reg [4:0] out_data;
    12              1                        929         assign {c, out} = out_data;
    13                                                   
    14              1                       1025         always @(posedge clk) begin
    15                                                       case ({a, b, op})
    16              1                          1                 10'b0000000000: out_data = 5'b01010;
    17              1                          1                 10'b0000000001: out_data = 5'b00111;
    18              1                          1                 10'b0000000010: out_data = 5'b01010;
    19              1                          1                 10'b0000000011: out_data = 5'b00000;
    20              1                          1                 10'b0000000100: out_data = 5'b00111;
    21              1                          1                 10'b0000000101: out_data = 5'b01110;
    22              1                          1                 10'b0000000110: out_data = 5'b00000;
    23              1                          1                 10'b0000000111: out_data = 5'b00110;
    24              1                          1                 10'b0000001000: out_data = 5'b00010;
    25              1                          1                 10'b0000001001: out_data = 5'b00010;
    26              1                          1                 10'b0000001010: out_data = 5'b00000;
    27              1                          1                 10'b0000001011: out_data = 5'b00010;
    28              1                          1                 10'b0000001100: out_data = 5'b00011;
    29              1                          1                 10'b0000001101: out_data = 5'b00011;
    30              1                          1                 10'b0000001110: out_data = 5'b10001;
    31              1                          1                 10'b0000001111: out_data = 5'b00011;
    32              1                          1                 10'b0000010000: out_data = 5'b00100;
    33              1                          1                 10'b0000010001: out_data = 5'b00100;
    34              1                          1                 10'b0000010010: out_data = 5'b00000;
    35              1                          1                 10'b0000010011: out_data = 5'b01000;
    36              1                          1                 10'b0000010100: out_data = 5'b00101;
    37              1                          1                 10'b0000010101: out_data = 5'b00101;
    38              1                          1                 10'b0000010110: out_data = 5'b00000;
    39              1                          1                 10'b0000010111: out_data = 5'b00111;
    40              1                          1                 10'b0000011000: out_data = 5'b00110;
    41              1                          1                 10'b0000011001: out_data = 5'b00110;
    42              1                          1                 10'b0000011010: out_data = 5'b00000;
    43              1                          1                 10'b0000011011: out_data = 5'b00110;
    44              1                          1                 10'b0000011100: out_data = 5'b00111;
    45              1                          1                 10'b0000011101: out_data = 5'b11111;
    46              1                          1                 10'b0000011110: out_data = 5'b00000;
    47              1                          1                 10'b0000011111: out_data = 5'b11000;
    48              1                          1                 10'b0000100000: out_data = 5'b01000;
    49              1                          1                 10'b0000100001: out_data = 5'b01100;
    50              1                          1                 10'b0000100010: out_data = 5'b00000;
    51              1                          1                 10'b0000100011: out_data = 5'b01000;
    52              1                          1                 10'b0000100100: out_data = 5'b01001;
    53              1                          1                 10'b0000100101: out_data = 5'b01001;
    54              1                          1                 10'b0000100110: out_data = 5'b00000;
    55              1                          1                 10'b0000100111: out_data = 5'b01001;
    56              1                          1                 10'b0000101000: out_data = 5'b10010;
    57              1                          1                 10'b0000101001: out_data = 5'b01010;
    58              1                          1                 10'b0000101010: out_data = 5'b10100;
    59              1                          1                 10'b0000101011: out_data = 5'b01010;
    60              1                          1                 10'b0000101100: out_data = 5'b01011;
    61              1                          1                 10'b0000101101: out_data = 5'b01011;
    62              1                          1                 10'b0000101110: out_data = 5'b00000;
    63              1                          1                 10'b0000101111: out_data = 5'b01011;
    64              1                          1                 10'b0000110000: out_data = 5'b01100;
    65              1                          1                 10'b0000110001: out_data = 5'b01100;
    66              1                          1                 10'b0000110010: out_data = 5'b00000;
    67              1                          1                 10'b0000110011: out_data = 5'b11000;
    68              1                          1                 10'b0000110100: out_data = 5'b01101;
    69              1                          1                 10'b0000110101: out_data = 5'b00010;
    70              1                          1                 10'b0000110110: out_data = 5'b10011;
    71              1                          1                 10'b0000110111: out_data = 5'b01101;
    72              1                          1                 10'b0000111000: out_data = 5'b01110;
    73              1                          1                 10'b0000111001: out_data = 5'b01110;
    74              1                          1                 10'b0000111010: out_data = 5'b00000;
    75              1                          1                 10'b0000111011: out_data = 5'b00110;
    76              1                          1                 10'b0000111100: out_data = 5'b10100;
    77              1                          1                 10'b0000111101: out_data = 5'b11001;
    78              1                          1                 10'b0000111110: out_data = 5'b01110;
    79              1                          1                 10'b0000111111: out_data = 5'b01111;
    80              1                          1                 10'b0001000000: out_data = 5'b10011;
    81              1                          1                 10'b0001000001: out_data = 5'b00001;
    82              1                          1                 10'b0001000010: out_data = 5'b00000;
    83              1                          1                 10'b0001000011: out_data = 5'b00001;
    84              1                          1                 10'b0001000100: out_data = 5'b00010;
    85              1                          1                 10'b0001000101: out_data = 5'b00000;
    86              1                          1                 10'b0001000110: out_data = 5'b00001;
    87              1                          1                 10'b0001000111: out_data = 5'b11010;
    88              1                          1                 10'b0001001000: out_data = 5'b00011;
    89              1                          1                 10'b0001001001: out_data = 5'b00011;
    90              1                          1                 10'b0001001010: out_data = 5'b00100;
    91              1                          1                 10'b0001001011: out_data = 5'b10101;
    92              1                          1                 10'b0001001100: out_data = 5'b00100;
    93              1                          1                 10'b0001001101: out_data = 5'b00000;
    94              1                          1                 10'b0001001110: out_data = 5'b00001;
    95              1                          1                 10'b0001001111: out_data = 5'b00011;
    96              1                          1                 10'b0001010000: out_data = 5'b10110;
    97              1                          1                 10'b0001010001: out_data = 5'b00101;
    98              1                          1                 10'b0001010010: out_data = 5'b00000;
    99              1                          1                 10'b0001010011: out_data = 5'b01010;
    100             1                          1                 10'b0001010100: out_data = 5'b00110;
    101             1                          1                 10'b0001010101: out_data = 5'b01010;
    102             1                          1                 10'b0001010110: out_data = 5'b00001;
    103             1                          1                 10'b0001010111: out_data = 5'b00101;
    104             1                          1                 10'b0001011000: out_data = 5'b11100;
    105             1                          1                 10'b0001011001: out_data = 5'b00111;
    106             1                          1                 10'b0001011010: out_data = 5'b00000;
    107             1                          1                 10'b0001011011: out_data = 5'b00111;
    108             1                          1                 10'b0001011100: out_data = 5'b01000;
    109             1                          1                 10'b0001011101: out_data = 5'b00110;
    110             1                          1                 10'b0001011110: out_data = 5'b00001;
    111             1                          1                 10'b0001011111: out_data = 5'b00111;
    112             1                          1                 10'b0001100000: out_data = 5'b01001;
    113             1                          1                 10'b0001100001: out_data = 5'b01001;
    114             1                          1                 10'b0001100010: out_data = 5'b11111;
    115             1                          1                 10'b0001100011: out_data = 5'b00000;
    116             1                          1                 10'b0001100100: out_data = 5'b00001;
    117             1                          1                 10'b0001100101: out_data = 5'b01000;
    118             1                          1                 10'b0001100110: out_data = 5'b00001;
    119             1                          1                 10'b0001100111: out_data = 5'b00101;
    120             1                          1                 10'b0001101000: out_data = 5'b10110;
    121             1                          1                 10'b0001101001: out_data = 5'b01001;
    122             1                          1                 10'b0001101010: out_data = 5'b00000;
    123             1                          1                 10'b0001101011: out_data = 5'b01011;
    124             1                          1                 10'b0001101100: out_data = 5'b01100;
    125             1                          1                 10'b0001101101: out_data = 5'b01010;
    126             1                          1                 10'b0001101110: out_data = 5'b00110;
    127             1                          1                 10'b0001101111: out_data = 5'b01011;
    128             1                          1                 10'b0001110000: out_data = 5'b01101;
    129             1                          1                 10'b0001110001: out_data = 5'b01101;
    130             1                          1                 10'b0001110010: out_data = 5'b10001;
    131             1                          1                 10'b0001110011: out_data = 5'b11001;
    132             1                          1                 10'b0001110100: out_data = 5'b01110;
    133             1                          1                 10'b0001110101: out_data = 5'b01100;
    134             1                          1                 10'b0001110110: out_data = 5'b00001;
    135             1                          1                 10'b0001110111: out_data = 5'b10000;
    136             1                          1                 10'b0001111000: out_data = 5'b01111;
    137             1                          1                 10'b0001111001: out_data = 5'b00010;
    138             1                          1                 10'b0001111010: out_data = 5'b00000;
    139             1                          1                 10'b0001111011: out_data = 5'b01111;
    140             1                          1                 10'b0001111100: out_data = 5'b10000;
    141             1                          1                 10'b0001111101: out_data = 5'b01110;
    142             1                          1                 10'b0001111110: out_data = 5'b11001;
    143             1                          1                 10'b0001111111: out_data = 5'b11100;
    144             1                          1                 10'b0010000000: out_data = 5'b00010;
    145             1                          1                 10'b0010000001: out_data = 5'b00010;
    146             1                          1                 10'b0010000010: out_data = 5'b11111;
    147             1                          1                 10'b0010000011: out_data = 5'b00010;
    148             1                          1                 10'b0010000100: out_data = 5'b00011;
    149             1                          1                 10'b0010000101: out_data = 5'b00011;
    150             1                          1                 10'b0010000110: out_data = 5'b00000;
    151             1                          1                 10'b0010000111: out_data = 5'b00011;
    152             1                          1                 10'b0010001000: out_data = 5'b00100;
    153             1                          1                 10'b0010001001: out_data = 5'b10011;
    154             1                          1                 10'b0010001010: out_data = 5'b11110;
    155             1                          1                 10'b0010001011: out_data = 5'b00010;
    156             1                          1                 10'b0010001100: out_data = 5'b00101;
    157             1                          1                 10'b0010001101: out_data = 5'b11000;
    158             1                          1                 10'b0010001110: out_data = 5'b00010;
    159             1                          1                 10'b0010001111: out_data = 5'b01010;
    160             1                          1                 10'b0010010000: out_data = 5'b00110;
    161             1                          1                 10'b0010010001: out_data = 5'b00110;
    162             1                          1                 10'b0010010010: out_data = 5'b10000;
    163             1                          1                 10'b0010010011: out_data = 5'b00110;
    164             1                          1                 10'b0010010100: out_data = 5'b10001;
    165             1                          1                 10'b0010010101: out_data = 5'b00111;
    166             1                          1                 10'b0010010110: out_data = 5'b00000;
    167             1                          1                 10'b0010010111: out_data = 5'b00111;
    168             1                          1                 10'b0010011000: out_data = 5'b01000;
    169             1                          1                 10'b0010011001: out_data = 5'b00100;
    170             1                          1                 10'b0010011010: out_data = 5'b10001;
    171             1                          1                 10'b0010011011: out_data = 5'b00110;
    172             1                          1                 10'b0010011100: out_data = 5'b01001;
    173             1                          1                 10'b0010011101: out_data = 5'b00101;
    174             1                          1                 10'b0010011110: out_data = 5'b00010;
    175             1                          1                 10'b0010011111: out_data = 5'b00111;
    176             1                          1                 10'b0010100000: out_data = 5'b00111;
    177             1                          1                 10'b0010100001: out_data = 5'b01010;
    178             1                          1                 10'b0010100010: out_data = 5'b00000;
    179             1                          1                 10'b0010100011: out_data = 5'b01010;
    180             1                          1                 10'b0010100100: out_data = 5'b01011;
    181             1                          1                 10'b0010100101: out_data = 5'b01011;
    182             1                          1                 10'b0010100110: out_data = 5'b00000;
    183             1                          1                 10'b0010100111: out_data = 5'b10001;
    184             1                          1                 10'b0010101000: out_data = 5'b01100;
    185             1                          1                 10'b0010101001: out_data = 5'b01000;
    186             1                          1                 10'b0010101010: out_data = 5'b00010;
    187             1                          1                 10'b0010101011: out_data = 5'b01010;
    188             1                          1                 10'b0010101100: out_data = 5'b00111;
    189             1                          1                 10'b0010101101: out_data = 5'b01001;
    190             1                          1                 10'b0010101110: out_data = 5'b00101;
    191             1                          1                 10'b0010101111: out_data = 5'b10000;
    192             1                          1                 10'b0010110000: out_data = 5'b01110;
    193             1                          1                 10'b0010110001: out_data = 5'b01110;
    194             1                          1                 10'b0010110010: out_data = 5'b00000;
    195             1                          1                 10'b0010110011: out_data = 5'b00010;
    196             1                          1                 10'b0010110100: out_data = 5'b01101;
    197             1                          1                 10'b0010110101: out_data = 5'b01111;
    198             1                          1                 10'b0010110110: out_data = 5'b00000;
    199             1                          1                 10'b0010110111: out_data = 5'b11111;
    200             1                          1                 10'b0010111000: out_data = 5'b00101;
    201             1                          1                 10'b0010111001: out_data = 5'b01100;
    202             1                          1                 10'b0010111010: out_data = 5'b11101;
    203             1                          1                 10'b0010111011: out_data = 5'b01110;
    204             1                          1                 10'b0010111100: out_data = 5'b10001;
    205             1                          1                 10'b0010111101: out_data = 5'b10100;
    206             1                          1                 10'b0010111110: out_data = 5'b00010;
    207             1                          1                 10'b0010111111: out_data = 5'b01111;
    208             1                          1                 10'b0011000000: out_data = 5'b00011;
    209             1                          1                 10'b0011000001: out_data = 5'b01111;
    210             1                          1                 10'b0011000010: out_data = 5'b01110;
    211             1                          1                 10'b0011000011: out_data = 5'b00011;
    212             1                          1                 10'b0011000100: out_data = 5'b00100;
    213             1                          1                 10'b0011000101: out_data = 5'b00010;
    214             1                          1                 10'b0011000110: out_data = 5'b00001;
    215             1                          1                 10'b0011000111: out_data = 5'b00011;
    216             1                          1                 10'b0011001000: out_data = 5'b00101;
    217             1                          1                 10'b0011001001: out_data = 5'b01101;
    218             1                          1                 10'b0011001010: out_data = 5'b00010;
    219             1                          1                 10'b0011001011: out_data = 5'b01101;
    220             1                          1                 10'b0011001100: out_data = 5'b00110;
    221             1                          1                 10'b0011001101: out_data = 5'b00000;
    222             1                          1                 10'b0011001110: out_data = 5'b00010;
    223             1                          1                 10'b0011001111: out_data = 5'b00011;
    224             1                          1                 10'b0011010000: out_data = 5'b11101;
    225             1                          1                 10'b0011010001: out_data = 5'b00111;
    226             1                          1                 10'b0011010010: out_data = 5'b00000;
    227             1                          1                 10'b0011010011: out_data = 5'b11111;
    228             1                          1                 10'b0011010100: out_data = 5'b00110;
    229             1                          1                 10'b0011010101: out_data = 5'b00110;
    230             1                          1                 10'b0011010110: out_data = 5'b00001;
    231             1                          1                 10'b0011010111: out_data = 5'b11100;
    232             1                          1                 10'b0011011000: out_data = 5'b01001;
    233             1                          1                 10'b0011011001: out_data = 5'b00011;
    234             1                          1                 10'b0011011010: out_data = 5'b00010;
    235             1                          1                 10'b0011011011: out_data = 5'b10010;
    236             1                          1                 10'b0011011100: out_data = 5'b01010;
    237             1                          1                 10'b0011011101: out_data = 5'b00100;
    238             1                          1                 10'b0011011110: out_data = 5'b00011;
    239             1                          1                 10'b0011011111: out_data = 5'b01011;
    240             1                          1                 10'b0011100000: out_data = 5'b01011;
    241             1                          1                 10'b0011100001: out_data = 5'b10010;
    242             1                          1                 10'b0011100010: out_data = 5'b00000;
    243             1                          1                 10'b0011100011: out_data = 5'b11011;
    244             1                          1                 10'b0011100100: out_data = 5'b01100;
    245             1                          1                 10'b0011100101: out_data = 5'b01010;
    246             1                          1                 10'b0011100110: out_data = 5'b00001;
    247             1                          1                 10'b0011100111: out_data = 5'b01011;
    248             1                          1                 10'b0011101000: out_data = 5'b01101;
    249             1                          1                 10'b0011101001: out_data = 5'b01001;
    250             1                          1                 10'b0011101010: out_data = 5'b00010;
    251             1                          1                 10'b0011101011: out_data = 5'b01011;
    252             1                          1                 10'b0011101100: out_data = 5'b01110;
    253             1                          1                 10'b0011101101: out_data = 5'b00011;
    254             1                          1                 10'b0011101110: out_data = 5'b00011;
    255             1                          1                 10'b0011101111: out_data = 5'b01011;
    256             1                          1                 10'b0011110000: out_data = 5'b01111;
    257             1                          1                 10'b0011110001: out_data = 5'b01111;
    258             1                          1                 10'b0011110010: out_data = 5'b00000;
    259             1                          1                 10'b0011110011: out_data = 5'b01111;
    260             1                          1                 10'b0011110100: out_data = 5'b10000;
    261             1                          1                 10'b0011110101: out_data = 5'b01110;
    262             1                          1                 10'b0011110110: out_data = 5'b00001;
    263             1                          1                 10'b0011110111: out_data = 5'b01111;
    264             1                          1                 10'b0011111000: out_data = 5'b11011;
    265             1                          1                 10'b0011111001: out_data = 5'b01101;
    266             1                          1                 10'b0011111010: out_data = 5'b00010;
    267             1                          1                 10'b0011111011: out_data = 5'b01111;
    268             1                          1                 10'b0011111100: out_data = 5'b10010;
    269             1                          1                 10'b0011111101: out_data = 5'b01100;
    270             1                          1                 10'b0011111110: out_data = 5'b00011;
    271             1                          1                 10'b0011111111: out_data = 5'b01111;
    272             1                          1                 10'b0100000000: out_data = 5'b00100;
    273             1                          1                 10'b0100000001: out_data = 5'b00001;
    274             1                          1                 10'b0100000010: out_data = 5'b00000;
    275             1                          1                 10'b0100000011: out_data = 5'b00100;
    276             1                          1                 10'b0100000100: out_data = 5'b00101;
    277             1                          1                 10'b0100000101: out_data = 5'b00101;
    278             1                          1                 10'b0100000110: out_data = 5'b00000;
    279             1                          1                 10'b0100000111: out_data = 5'b00101;
    280             1                          1                 10'b0100001000: out_data = 5'b11111;
    281             1                          1                 10'b0100001001: out_data = 5'b00110;
    282             1                          1                 10'b0100001010: out_data = 5'b00100;
    283             1                          1                 10'b0100001011: out_data = 5'b00110;
    284             1                          1                 10'b0100001100: out_data = 5'b00111;
    285             1                          1                 10'b0100001101: out_data = 5'b10010;
    286             1                          1                 10'b0100001110: out_data = 5'b00000;
    287             1                          1                 10'b0100001111: out_data = 5'b00111;
    288             1                          1                 10'b0100010000: out_data = 5'b00000;
    289             1                          1                 10'b0100010001: out_data = 5'b01110;
    290             1                          1                 10'b0100010010: out_data = 5'b00100;
    291             1                          1                 10'b0100010011: out_data = 5'b00100;
    292             1                          1                 10'b0100010100: out_data = 5'b01001;
    293             1                          1                 10'b0100010101: out_data = 5'b00001;
    294             1                          1                 10'b0100010110: out_data = 5'b00100;
    295             1                          1                 10'b0100010111: out_data = 5'b00101;
    296             1                          1                 10'b0100011000: out_data = 5'b01010;
    297             1                          1                 10'b0100011001: out_data = 5'b00010;
    298             1                          1                 10'b0100011010: out_data = 5'b00100;
    299             1                          1                 10'b0100011011: out_data = 5'b10011;
    300             1                          1                 10'b0100011100: out_data = 5'b01111;
    301             1                          1                 10'b0100011101: out_data = 5'b11001;
    302             1                          1                 10'b0100011110: out_data = 5'b11001;
    303             1                          1                 10'b0100011111: out_data = 5'b00111;
    304             1                          1                 10'b0100100000: out_data = 5'b01100;
    305             1                          1                 10'b0100100001: out_data = 5'b01100;
    306             1                          1                 10'b0100100010: out_data = 5'b00101;
    307             1                          1                 10'b0100100011: out_data = 5'b01100;
    308             1                          1                 10'b0100100100: out_data = 5'b01101;
    309             1                          1                 10'b0100100101: out_data = 5'b01101;
    310             1                          1                 10'b0100100110: out_data = 5'b01100;
    311             1                          1                 10'b0100100111: out_data = 5'b01101;
    312             1                          1                 10'b0100101000: out_data = 5'b01110;
    313             1                          1                 10'b0100101001: out_data = 5'b11101;
    314             1                          1                 10'b0100101010: out_data = 5'b00000;
    315             1                          1                 10'b0100101011: out_data = 5'b01110;
    316             1                          1                 10'b0100101100: out_data = 5'b01111;
    317             1                          1                 10'b0100101101: out_data = 5'b01111;
    318             1                          1                 10'b0100101110: out_data = 5'b00000;
    319             1                          1                 10'b0100101111: out_data = 5'b01100;
    320             1                          1                 10'b0100110000: out_data = 5'b10000;
    321             1                          1                 10'b0100110001: out_data = 5'b01000;
    322             1                          1                 10'b0100110010: out_data = 5'b00100;
    323             1                          1                 10'b0100110011: out_data = 5'b01110;
    324             1                          1                 10'b0100110100: out_data = 5'b10001;
    325             1                          1                 10'b0100110101: out_data = 5'b01001;
    326             1                          1                 10'b0100110110: out_data = 5'b00100;
    327             1                          1                 10'b0100110111: out_data = 5'b01001;
    328             1                          1                 10'b0100111000: out_data = 5'b01000;
    329             1                          1                 10'b0100111001: out_data = 5'b01010;
    330             1                          1                 10'b0100111010: out_data = 5'b00100;
    331             1                          1                 10'b0100111011: out_data = 5'b01001;
    332             1                          1                 10'b0100111100: out_data = 5'b10011;
    333             1                          1                 10'b0100111101: out_data = 5'b01011;
    334             1                          1                 10'b0100111110: out_data = 5'b00100;
    335             1                          1                 10'b0100111111: out_data = 5'b01111;
    336             1                          1                 10'b0101000000: out_data = 5'b00101;
    337             1                          1                 10'b0101000001: out_data = 5'b00101;
    338             1                          1                 10'b0101000010: out_data = 5'b00000;
    339             1                          1                 10'b0101000011: out_data = 5'b10110;
    340             1                          1                 10'b0101000100: out_data = 5'b00110;
    341             1                          1                 10'b0101000101: out_data = 5'b00100;
    342             1                          1                 10'b0101000110: out_data = 5'b00001;
    343             1                          1                 10'b0101000111: out_data = 5'b00101;
    344             1                          1                 10'b0101001000: out_data = 5'b01100;
    345             1                          1                 10'b0101001001: out_data = 5'b00111;
    346             1                          1                 10'b0101001010: out_data = 5'b00000;
    347             1                          1                 10'b0101001011: out_data = 5'b00111;
    348             1                          1                 10'b0101001100: out_data = 5'b01000;
    349             1                          1                 10'b0101001101: out_data = 5'b01010;
    350             1                          1                 10'b0101001110: out_data = 5'b00001;
    351             1                          1                 10'b0101001111: out_data = 5'b00111;
    352             1                          1                 10'b0101010000: out_data = 5'b01001;
    353             1                          1                 10'b0101010001: out_data = 5'b00001;
    354             1                          1                 10'b0101010010: out_data = 5'b11100;
    355             1                          1                 10'b0101010011: out_data = 5'b01111;
    356             1                          1                 10'b0101010100: out_data = 5'b01010;
    357             1                          1                 10'b0101010101: out_data = 5'b00000;
    358             1                          1                 10'b0101010110: out_data = 5'b00101;
    359             1                          1                 10'b0101010111: out_data = 5'b00101;
    360             1                          1                 10'b0101011000: out_data = 5'b01011;
    361             1                          1                 10'b0101011001: out_data = 5'b00011;
    362             1                          1                 10'b0101011010: out_data = 5'b00100;
    363             1                          1                 10'b0101011011: out_data = 5'b00111;
    364             1                          1                 10'b0101011100: out_data = 5'b00110;
    365             1                          1                 10'b0101011101: out_data = 5'b00010;
    366             1                          1                 10'b0101011110: out_data = 5'b10011;
    367             1                          1                 10'b0101011111: out_data = 5'b00111;
    368             1                          1                 10'b0101100000: out_data = 5'b01101;
    369             1                          1                 10'b0101100001: out_data = 5'b10010;
    370             1                          1                 10'b0101100010: out_data = 5'b11000;
    371             1                          1                 10'b0101100011: out_data = 5'b01101;
    372             1                          1                 10'b0101100100: out_data = 5'b01110;
    373             1                          1                 10'b0101100101: out_data = 5'b01100;
    374             1                          1                 10'b0101100110: out_data = 5'b00001;
    375             1                          1                 10'b0101100111: out_data = 5'b11111;
    376             1                          1                 10'b0101101000: out_data = 5'b01100;
    377             1                          1                 10'b0101101001: out_data = 5'b11000;
    378             1                          1                 10'b0101101010: out_data = 5'b00000;
    379             1                          1                 10'b0101101011: out_data = 5'b01111;
    380             1                          1                 10'b0101101100: out_data = 5'b10000;
    381             1                          1                 10'b0101101101: out_data = 5'b01110;
    382             1                          1                 10'b0101101110: out_data = 5'b00001;
    383             1                          1                 10'b0101101111: out_data = 5'b01111;
    384             1                          1                 10'b0101110000: out_data = 5'b10001;
    385             1                          1                 10'b0101110001: out_data = 5'b10110;
    386             1                          1                 10'b0101110010: out_data = 5'b00100;
    387             1                          1                 10'b0101110011: out_data = 5'b01101;
    388             1                          1                 10'b0101110100: out_data = 5'b10010;
    389             1                          1                 10'b0101110101: out_data = 5'b11010;
    390             1                          1                 10'b0101110110: out_data = 5'b00101;
    391             1                          1                 10'b0101110111: out_data = 5'b01101;
    392             1                          1                 10'b0101111000: out_data = 5'b10011;
    393             1                          1                 10'b0101111001: out_data = 5'b11101;
    394             1                          1                 10'b0101111010: out_data = 5'b00100;
    395             1                          1                 10'b0101111011: out_data = 5'b01111;
    396             1                          1                 10'b0101111100: out_data = 5'b10100;
    397             1                          1                 10'b0101111101: out_data = 5'b10010;
    398             1                          1                 10'b0101111110: out_data = 5'b00101;
    399             1                          1                 10'b0101111111: out_data = 5'b01111;
    400             1                          1                 10'b0110000000: out_data = 5'b00110;
    401             1                          1                 10'b0110000001: out_data = 5'b00110;
    402             1                          1                 10'b0110000010: out_data = 5'b11001;
    403             1                          1                 10'b0110000011: out_data = 5'b00110;
    404             1                          1                 10'b0110000100: out_data = 5'b00111;
    405             1                          1                 10'b0110000101: out_data = 5'b00000;
    406             1                          1                 10'b0110000110: out_data = 5'b10111;
    407             1                          1                 10'b0110000111: out_data = 5'b00111;
    408             1                          1                 10'b0110001000: out_data = 5'b10001;
    409             1                          1                 10'b0110001001: out_data = 5'b00100;
    410             1                          1                 10'b0110001010: out_data = 5'b00010;
    411             1                          1                 10'b0110001011: out_data = 5'b00110;
    412             1                          1                 10'b0110001100: out_data = 5'b01001;
    413             1                          1                 10'b0110001101: out_data = 5'b01100;
    414             1                          1                 10'b0110001110: out_data = 5'b00010;
    415             1                          1                 10'b0110001111: out_data = 5'b00111;
    416             1                          1                 10'b0110010000: out_data = 5'b01010;
    417             1                          1                 10'b0110010001: out_data = 5'b00010;
    418             1                          1                 10'b0110010010: out_data = 5'b00100;
    419             1                          1                 10'b0110010011: out_data = 5'b00110;
    420             1                          1                 10'b0110010100: out_data = 5'b01011;
    421             1                          1                 10'b0110010101: out_data = 5'b00011;
    422             1                          1                 10'b0110010110: out_data = 5'b01011;
    423             1                          1                 10'b0110010111: out_data = 5'b00111;
    424             1                          1                 10'b0110011000: out_data = 5'b01100;
    425             1                          1                 10'b0110011001: out_data = 5'b11100;
    426             1                          1                 10'b0110011010: out_data = 5'b00110;
    427             1                          1                 10'b0110011011: out_data = 5'b00110;
    428             1                          1                 10'b0110011100: out_data = 5'b01101;
    429             1                          1                 10'b0110011101: out_data = 5'b01011;
    430             1                          1                 10'b0110011110: out_data = 5'b00110;
    431             1                          1                 10'b0110011111: out_data = 5'b00111;
    432             1                          1                 10'b0110100000: out_data = 5'b01110;
    433             1                          1                 10'b0110100001: out_data = 5'b01110;
    434             1                          1                 10'b0110100010: out_data = 5'b10011;
    435             1                          1                 10'b0110100011: out_data = 5'b00110;
    436             1                          1                 10'b0110100100: out_data = 5'b01111;
    437             1                          1                 10'b0110100101: out_data = 5'b01111;
    438             1                          1                 10'b0110100110: out_data = 5'b00000;
    439             1                          1                 10'b0110100111: out_data = 5'b01111;
    440             1                          1                 10'b0110101000: out_data = 5'b10000;
    441             1                          1                 10'b0110101001: out_data = 5'b01100;
    442             1                          1                 10'b0110101010: out_data = 5'b00010;
    443             1                          1                 10'b0110101011: out_data = 5'b01110;
    444             1                          1                 10'b0110101100: out_data = 5'b10001;
    445             1                          1                 10'b0110101101: out_data = 5'b01101;
    446             1                          1                 10'b0110101110: out_data = 5'b00011;
    447             1                          1                 10'b0110101111: out_data = 5'b01111;
    448             1                          1                 10'b0110110000: out_data = 5'b10010;
    449             1                          1                 10'b0110110001: out_data = 5'b01010;
    450             1                          1                 10'b0110110010: out_data = 5'b00100;
    451             1                          1                 10'b0110110011: out_data = 5'b11001;
    452             1                          1                 10'b0110110100: out_data = 5'b10011;
    453             1                          1                 10'b0110110101: out_data = 5'b01011;
    454             1                          1                 10'b0110110110: out_data = 5'b00100;
    455             1                          1                 10'b0110110111: out_data = 5'b01111;
    456             1                          1                 10'b0110111000: out_data = 5'b10100;
    457             1                          1                 10'b0110111001: out_data = 5'b01000;
    458             1                          1                 10'b0110111010: out_data = 5'b00010;
    459             1                          1                 10'b0110111011: out_data = 5'b01110;
    460             1                          1                 10'b0110111100: out_data = 5'b00010;
    461             1                          1                 10'b0110111101: out_data = 5'b00000;
    462             1                          1                 10'b0110111110: out_data = 5'b00110;
    463             1                          1                 10'b0110111111: out_data = 5'b01111;
    464             1                          1                 10'b0111000000: out_data = 5'b11010;
    465             1                          1                 10'b0111000001: out_data = 5'b01110;
    466             1                          1                 10'b0111000010: out_data = 5'b00000;
    467             1                          1                 10'b0111000011: out_data = 5'b00111;
    468             1                          1                 10'b0111000100: out_data = 5'b01000;
    469             1                          1                 10'b0111000101: out_data = 5'b00110;
    470             1                          1                 10'b0111000110: out_data = 5'b01011;
    471             1                          1                 10'b0111000111: out_data = 5'b00111;
    472             1                          1                 10'b0111001000: out_data = 5'b01001;
    473             1                          1                 10'b0111001001: out_data = 5'b00101;
    474             1                          1                 10'b0111001010: out_data = 5'b00011;
    475             1                          1                 10'b0111001011: out_data = 5'b00111;
    476             1                          1                 10'b0111001100: out_data = 5'b01010;
    477             1                          1                 10'b0111001101: out_data = 5'b00100;
    478             1                          1                 10'b0111001110: out_data = 5'b00011;
    479             1                          1                 10'b0111001111: out_data = 5'b00111;
    480             1                          1                 10'b0111010000: out_data = 5'b01011;
    481             1                          1                 10'b0111010001: out_data = 5'b00011;
    482             1                          1                 10'b0111010010: out_data = 5'b10010;
    483             1                          1                 10'b0111010011: out_data = 5'b10110;
    484             1                          1                 10'b0111010100: out_data = 5'b01100;
    485             1                          1                 10'b0111010101: out_data = 5'b00010;
    486             1                          1                 10'b0111010110: out_data = 5'b11010;
    487             1                          1                 10'b0111010111: out_data = 5'b11111;
    488             1                          1                 10'b0111011000: out_data = 5'b11001;
    489             1                          1                 10'b0111011001: out_data = 5'b00001;
    490             1                          1                 10'b0111011010: out_data = 5'b00110;
    491             1                          1                 10'b0111011011: out_data = 5'b00111;
    492             1                          1                 10'b0111011100: out_data = 5'b01110;
    493             1                          1                 10'b0111011101: out_data = 5'b00000;
    494             1                          1                 10'b0111011110: out_data = 5'b00111;
    495             1                          1                 10'b0111011111: out_data = 5'b00111;
    496             1                          1                 10'b0111100000: out_data = 5'b01111;
    497             1                          1                 10'b0111100001: out_data = 5'b01111;
    498             1                          1                 10'b0111100010: out_data = 5'b00000;
    499             1                          1                 10'b0111100011: out_data = 5'b01111;
    500             1                          1                 10'b0111100100: out_data = 5'b01011;
    501             1                          1                 10'b0111100101: out_data = 5'b01110;
    502             1                          1                 10'b0111100110: out_data = 5'b00001;
    503             1                          1                 10'b0111100111: out_data = 5'b01111;
    504             1                          1                 10'b0111101000: out_data = 5'b10001;
    505             1                          1                 10'b0111101001: out_data = 5'b01101;
    506             1                          1                 10'b0111101010: out_data = 5'b00010;
    507             1                          1                 10'b0111101011: out_data = 5'b01111;
    508             1                          1                 10'b0111101100: out_data = 5'b01110;
    509             1                          1                 10'b0111101101: out_data = 5'b00111;
    510             1                          1                 10'b0111101110: out_data = 5'b00011;
    511             1                          1                 10'b0111101111: out_data = 5'b11111;
    512             1                          1                 10'b0111110000: out_data = 5'b10011;
    513             1                          1                 10'b0111110001: out_data = 5'b11000;
    514             1                          1                 10'b0111110010: out_data = 5'b00100;
    515             1                          1                 10'b0111110011: out_data = 5'b01111;
    516             1                          1                 10'b0111110100: out_data = 5'b10100;
    517             1                          1                 10'b0111110101: out_data = 5'b01010;
    518             1                          1                 10'b0111110110: out_data = 5'b11110;
    519             1                          1                 10'b0111110111: out_data = 5'b01111;
    520             1                          1                 10'b0111111000: out_data = 5'b10101;
    521             1                          1                 10'b0111111001: out_data = 5'b10000;
    522             1                          1                 10'b0111111010: out_data = 5'b00110;
    523             1                          1                 10'b0111111011: out_data = 5'b01111;
    524             1                          1                 10'b0111111100: out_data = 5'b10110;
    525             1                          1                 10'b0111111101: out_data = 5'b01000;
    526             1                          1                 10'b0111111110: out_data = 5'b00111;
    527             1                          1                 10'b0111111111: out_data = 5'b01111;
    528             1                          1                 10'b1000000000: out_data = 5'b01100;
    529             1                          1                 10'b1000000001: out_data = 5'b01000;
    530             1                          1                 10'b1000000010: out_data = 5'b11010;
    531             1                          1                 10'b1000000011: out_data = 5'b11010;
    532             1                          1                 10'b1000000100: out_data = 5'b01001;
    533             1                          1                 10'b1000000101: out_data = 5'b01001;
    534             1                          1                 10'b1000000110: out_data = 5'b00000;
    535             1                          1                 10'b1000000111: out_data = 5'b10101;
    536             1                          1                 10'b1000001000: out_data = 5'b01010;
    537             1                          1                 10'b1000001001: out_data = 5'b01010;
    538             1                          1                 10'b1000001010: out_data = 5'b00101;
    539             1                          1                 10'b1000001011: out_data = 5'b11000;
    540             1                          1                 10'b1000001100: out_data = 5'b11011;
    541             1                          1                 10'b1000001101: out_data = 5'b01011;
    542             1                          1                 10'b1000001110: out_data = 5'b00000;
    543             1                          1                 10'b1000001111: out_data = 5'b01011;
    544             1                          1                 10'b1000010000: out_data = 5'b01011;
    545             1                          1                 10'b1000010001: out_data = 5'b01100;
    546             1                          1                 10'b1000010010: out_data = 5'b00000;
    547             1                          1                 10'b1000010011: out_data = 5'b10011;
    548             1                          1                 10'b1000010100: out_data = 5'b01101;
    549             1                          1                 10'b1000010101: out_data = 5'b01101;
    550             1                          1                 10'b1000010110: out_data = 5'b00000;
    551             1                          1                 10'b1000010111: out_data = 5'b01101;
    552             1                          1                 10'b1000011000: out_data = 5'b01110;
    553             1                          1                 10'b1000011001: out_data = 5'b01110;
    554             1                          1                 10'b1000011010: out_data = 5'b00000;
    555             1                          1                 10'b1000011011: out_data = 5'b01110;
    556             1                          1                 10'b1000011100: out_data = 5'b01111;
    557             1                          1                 10'b1000011101: out_data = 5'b01111;
    558             1                          1                 10'b1000011110: out_data = 5'b00000;
    559             1                          1                 10'b1000011111: out_data = 5'b01111;
    560             1                          1                 10'b1000100000: out_data = 5'b10000;
    561             1                          1                 10'b1000100001: out_data = 5'b00000;
    562             1                          1                 10'b1000100010: out_data = 5'b01000;
    563             1                          1                 10'b1000100011: out_data = 5'b11001;
    564             1                          1                 10'b1000100100: out_data = 5'b11011;
    565             1                          1                 10'b1000100101: out_data = 5'b00001;
    566             1                          1                 10'b1000100110: out_data = 5'b01000;
    567             1                          1                 10'b1000100111: out_data = 5'b00100;
    568             1                          1                 10'b1000101000: out_data = 5'b00111;
    569             1                          1                 10'b1000101001: out_data = 5'b11010;
    570             1                          1                 10'b1000101010: out_data = 5'b01000;
    571             1                          1                 10'b1000101011: out_data = 5'b01010;
    572             1                          1                 10'b1000101100: out_data = 5'b10011;
    573             1                          1                 10'b1000101101: out_data = 5'b00011;
    574             1                          1                 10'b1000101110: out_data = 5'b01000;
    575             1                          1                 10'b1000101111: out_data = 5'b01011;
    576             1                          1                 10'b1000110000: out_data = 5'b11101;
    577             1                          1                 10'b1000110001: out_data = 5'b00100;
    578             1                          1                 10'b1000110010: out_data = 5'b01000;
    579             1                          1                 10'b1000110011: out_data = 5'b01100;
    580             1                          1                 10'b1000110100: out_data = 5'b10101;
    581             1                          1                 10'b1000110101: out_data = 5'b00101;
    582             1                          1                 10'b1000110110: out_data = 5'b01000;
    583             1                          1                 10'b1000110111: out_data = 5'b01101;
    584             1                          1                 10'b1000111000: out_data = 5'b10110;
    585             1                          1                 10'b1000111001: out_data = 5'b00110;
    586             1                          1                 10'b1000111010: out_data = 5'b01000;
    587             1                          1                 10'b1000111011: out_data = 5'b01110;
    588             1                          1                 10'b1000111100: out_data = 5'b01001;
    589             1                          1                 10'b1000111101: out_data = 5'b00110;
    590             1                          1                 10'b1000111110: out_data = 5'b01000;
    591             1                          1                 10'b1000111111: out_data = 5'b01111;
    592             1                          1                 10'b1001000000: out_data = 5'b01001;
    593             1                          1                 10'b1001000001: out_data = 5'b00100;
    594             1                          1                 10'b1001000010: out_data = 5'b00000;
    595             1                          1                 10'b1001000011: out_data = 5'b01001;
    596             1                          1                 10'b1001000100: out_data = 5'b10001;
    597             1                          1                 10'b1001000101: out_data = 5'b10010;
    598             1                          1                 10'b1001000110: out_data = 5'b00001;
    599             1                          1                 10'b1001000111: out_data = 5'b01001;
    600             1                          1                 10'b1001001000: out_data = 5'b01011;
    601             1                          1                 10'b1001001001: out_data = 5'b10100;
    602             1                          1                 10'b1001001010: out_data = 5'b00000;
    603             1                          1                 10'b1001001011: out_data = 5'b11101;
    604             1                          1                 10'b1001001100: out_data = 5'b01100;
    605             1                          1                 10'b1001001101: out_data = 5'b01010;
    606             1                          1                 10'b1001001110: out_data = 5'b00001;
    607             1                          1                 10'b1001001111: out_data = 5'b00000;
    608             1                          1                 10'b1001010000: out_data = 5'b01101;
    609             1                          1                 10'b1001010001: out_data = 5'b10011;
    610             1                          1                 10'b1001010010: out_data = 5'b00111;
    611             1                          1                 10'b1001010011: out_data = 5'b01101;
    612             1                          1                 10'b1001010100: out_data = 5'b10110;
    613             1                          1                 10'b1001010101: out_data = 5'b01100;
    614             1                          1                 10'b1001010110: out_data = 5'b10010;
    615             1                          1                 10'b1001010111: out_data = 5'b10110;
    616             1                          1                 10'b1001011000: out_data = 5'b10010;
    617             1                          1                 10'b1001011001: out_data = 5'b01111;
    618             1                          1                 10'b1001011010: out_data = 5'b00000;
    619             1                          1                 10'b1001011011: out_data = 5'b01101;
    620             1                          1                 10'b1001011100: out_data = 5'b10000;
    621             1                          1                 10'b1001011101: out_data = 5'b01110;
    622             1                          1                 10'b1001011110: out_data = 5'b00001;
    623             1                          1                 10'b1001011111: out_data = 5'b01111;
    624             1                          1                 10'b1001100000: out_data = 5'b10000;
    625             1                          1                 10'b1001100001: out_data = 5'b11010;
    626             1                          1                 10'b1001100010: out_data = 5'b01000;
    627             1                          1                 10'b1001100011: out_data = 5'b01001;
    628             1                          1                 10'b1001100100: out_data = 5'b00001;
    629             1                          1                 10'b1001100101: out_data = 5'b00000;
    630             1                          1                 10'b1001100110: out_data = 5'b01001;
    631             1                          1                 10'b1001100111: out_data = 5'b01001;
    632             1                          1                 10'b1001101000: out_data = 5'b10011;
    633             1                          1                 10'b1001101001: out_data = 5'b00011;
    634             1                          1                 10'b1001101010: out_data = 5'b01000;
    635             1                          1                 10'b1001101011: out_data = 5'b00101;
    636             1                          1                 10'b1001101100: out_data = 5'b10100;
    637             1                          1                 10'b1001101101: out_data = 5'b00110;
    638             1                          1                 10'b1001101110: out_data = 5'b01001;
    639             1                          1                 10'b1001101111: out_data = 5'b01101;
    640             1                          1                 10'b1001110000: out_data = 5'b10101;
    641             1                          1                 10'b1001110001: out_data = 5'b00101;
    642             1                          1                 10'b1001110010: out_data = 5'b01000;
    643             1                          1                 10'b1001110011: out_data = 5'b01101;
    644             1                          1                 10'b1001110100: out_data = 5'b10110;
    645             1                          1                 10'b1001110101: out_data = 5'b01001;
    646             1                          1                 10'b1001110110: out_data = 5'b01010;
    647             1                          1                 10'b1001110111: out_data = 5'b01101;
    648             1                          1                 10'b1001111000: out_data = 5'b11011;
    649             1                          1                 10'b1001111001: out_data = 5'b11111;
    650             1                          1                 10'b1001111010: out_data = 5'b01000;
    651             1                          1                 10'b1001111011: out_data = 5'b01111;
    652             1                          1                 10'b1001111100: out_data = 5'b11000;
    653             1                          1                 10'b1001111101: out_data = 5'b00110;
    654             1                          1                 10'b1001111110: out_data = 5'b01001;
    655             1                          1                 10'b1001111111: out_data = 5'b01111;
    656             1                          1                 10'b1010000000: out_data = 5'b01010;
    657             1                          1                 10'b1010000001: out_data = 5'b01010;
    658             1                          1                 10'b1010000010: out_data = 5'b00000;
    659             1                          1                 10'b1010000011: out_data = 5'b01010;
    660             1                          1                 10'b1010000100: out_data = 5'b01011;
    661             1                          1                 10'b1010000101: out_data = 5'b01100;
    662             1                          1                 10'b1010000110: out_data = 5'b00101;
    663             1                          1                 10'b1010000111: out_data = 5'b01011;
    664             1                          1                 10'b1010001000: out_data = 5'b11011;
    665             1                          1                 10'b1010001001: out_data = 5'b11110;
    666             1                          1                 10'b1010001010: out_data = 5'b10010;
    667             1                          1                 10'b1010001011: out_data = 5'b00100;
    668             1                          1                 10'b1010001100: out_data = 5'b11111;
    669             1                          1                 10'b1010001101: out_data = 5'b01001;
    670             1                          1                 10'b1010001110: out_data = 5'b11111;
    671             1                          1                 10'b1010001111: out_data = 5'b10111;
    672             1                          1                 10'b1010010000: out_data = 5'b01110;
    673             1                          1                 10'b1010010001: out_data = 5'b01110;
    674             1                          1                 10'b1010010010: out_data = 5'b00010;
    675             1                          1                 10'b1010010011: out_data = 5'b01110;
    676             1                          1                 10'b1010010100: out_data = 5'b00110;
    677             1                          1                 10'b1010010101: out_data = 5'b01111;
    678             1                          1                 10'b1010010110: out_data = 5'b00000;
    679             1                          1                 10'b1010010111: out_data = 5'b01111;
    680             1                          1                 10'b1010011000: out_data = 5'b10000;
    681             1                          1                 10'b1010011001: out_data = 5'b01100;
    682             1                          1                 10'b1010011010: out_data = 5'b00010;
    683             1                          1                 10'b1010011011: out_data = 5'b01110;
    684             1                          1                 10'b1010011100: out_data = 5'b10001;
    685             1                          1                 10'b1010011101: out_data = 5'b01101;
    686             1                          1                 10'b1010011110: out_data = 5'b00010;
    687             1                          1                 10'b1010011111: out_data = 5'b01111;
    688             1                          1                 10'b1010100000: out_data = 5'b10010;
    689             1                          1                 10'b1010100001: out_data = 5'b00010;
    690             1                          1                 10'b1010100010: out_data = 5'b01000;
    691             1                          1                 10'b1010100011: out_data = 5'b01010;
    692             1                          1                 10'b1010100100: out_data = 5'b10011;
    693             1                          1                 10'b1010100101: out_data = 5'b00011;
    694             1                          1                 10'b1010100110: out_data = 5'b01000;
    695             1                          1                 10'b1010100111: out_data = 5'b01011;
    696             1                          1                 10'b1010101000: out_data = 5'b10100;
    697             1                          1                 10'b1010101001: out_data = 5'b00000;
    698             1                          1                 10'b1010101010: out_data = 5'b01010;
    699             1                          1                 10'b1010101011: out_data = 5'b01010;
    700             1                          1                 10'b1010101100: out_data = 5'b10101;
    701             1                          1                 10'b1010101101: out_data = 5'b00001;
    702             1                          1                 10'b1010101110: out_data = 5'b01010;
    703             1                          1                 10'b1010101111: out_data = 5'b01011;
    704             1                          1                 10'b1010110000: out_data = 5'b10110;
    705             1                          1                 10'b1010110001: out_data = 5'b10001;
    706             1                          1                 10'b1010110010: out_data = 5'b01001;
    707             1                          1                 10'b1010110011: out_data = 5'b11101;
    708             1                          1                 10'b1010110100: out_data = 5'b10111;
    709             1                          1                 10'b1010110101: out_data = 5'b00111;
    710             1                          1                 10'b1010110110: out_data = 5'b01000;
    711             1                          1                 10'b1010110111: out_data = 5'b01111;
    712             1                          1                 10'b1010111000: out_data = 5'b11000;
    713             1                          1                 10'b1010111001: out_data = 5'b10110;
    714             1                          1                 10'b1010111010: out_data = 5'b01101;
    715             1                          1                 10'b1010111011: out_data = 5'b01110;
    716             1                          1                 10'b1010111100: out_data = 5'b11001;
    717             1                          1                 10'b1010111101: out_data = 5'b00101;
    718             1                          1                 10'b1010111110: out_data = 5'b00110;
    719             1                          1                 10'b1010111111: out_data = 5'b01111;
    720             1                          1                 10'b1011000000: out_data = 5'b00001;
    721             1                          1                 10'b1011000001: out_data = 5'b01011;
    722             1                          1                 10'b1011000010: out_data = 5'b01000;
    723             1                          1                 10'b1011000011: out_data = 5'b01011;
    724             1                          1                 10'b1011000100: out_data = 5'b01110;
    725             1                          1                 10'b1011000101: out_data = 5'b11000;
    726             1                          1                 10'b1011000110: out_data = 5'b10011;
    727             1                          1                 10'b1011000111: out_data = 5'b00011;
    728             1                          1                 10'b1011001000: out_data = 5'b01101;
    729             1                          1                 10'b1011001001: out_data = 5'b00100;
    730             1                          1                 10'b1011001010: out_data = 5'b00010;
    731             1                          1                 10'b1011001011: out_data = 5'b11011;
    732             1                          1                 10'b1011001100: out_data = 5'b01110;
    733             1                          1                 10'b1011001101: out_data = 5'b01000;
    734             1                          1                 10'b1011001110: out_data = 5'b00011;
    735             1                          1                 10'b1011001111: out_data = 5'b01011;
    736             1                          1                 10'b1011010000: out_data = 5'b01111;
    737             1                          1                 10'b1011010001: out_data = 5'b00110;
    738             1                          1                 10'b1011010010: out_data = 5'b00000;
    739             1                          1                 10'b1011010011: out_data = 5'b11010;
    740             1                          1                 10'b1011010100: out_data = 5'b10000;
    741             1                          1                 10'b1011010101: out_data = 5'b10100;
    742             1                          1                 10'b1011010110: out_data = 5'b00001;
    743             1                          1                 10'b1011010111: out_data = 5'b01111;
    744             1                          1                 10'b1011011000: out_data = 5'b10001;
    745             1                          1                 10'b1011011001: out_data = 5'b00110;
    746             1                          1                 10'b1011011010: out_data = 5'b00110;
    747             1                          1                 10'b1011011011: out_data = 5'b01111;
    748             1                          1                 10'b1011011100: out_data = 5'b10010;
    749             1                          1                 10'b1011011101: out_data = 5'b11010;
    750             1                          1                 10'b1011011110: out_data = 5'b00011;
    751             1                          1                 10'b1011011111: out_data = 5'b10000;
    752             1                          1                 10'b1011100000: out_data = 5'b11100;
    753             1                          1                 10'b1011100001: out_data = 5'b00011;
    754             1                          1                 10'b1011100010: out_data = 5'b01000;
    755             1                          1                 10'b1011100011: out_data = 5'b01100;
    756             1                          1                 10'b1011100100: out_data = 5'b10100;
    757             1                          1                 10'b1011100101: out_data = 5'b11000;
    758             1                          1                 10'b1011100110: out_data = 5'b11101;
    759             1                          1                 10'b1011100111: out_data = 5'b01011;
    760             1                          1                 10'b1011101000: out_data = 5'b11100;
    761             1                          1                 10'b1011101001: out_data = 5'b00001;
    762             1                          1                 10'b1011101010: out_data = 5'b00000;
    763             1                          1                 10'b1011101011: out_data = 5'b11010;
    764             1                          1                 10'b1011101100: out_data = 5'b10110;
    765             1                          1                 10'b1011101101: out_data = 5'b00000;
    766             1                          1                 10'b1011101110: out_data = 5'b01011;
    767             1                          1                 10'b1011101111: out_data = 5'b11000;
    768             1                          1                 10'b1011110000: out_data = 5'b10111;
    769             1                          1                 10'b1011110001: out_data = 5'b01000;
    770             1                          1                 10'b1011110010: out_data = 5'b00100;
    771             1                          1                 10'b1011110011: out_data = 5'b01111;
    772             1                          1                 10'b1011110100: out_data = 5'b11000;
    773             1                          1                 10'b1011110101: out_data = 5'b00110;
    774             1                          1                 10'b1011110110: out_data = 5'b01001;
    775             1                          1                 10'b1011110111: out_data = 5'b00111;
    776             1                          1                 10'b1011111000: out_data = 5'b11111;
    777             1                          1                 10'b1011111001: out_data = 5'b00101;
    778             1                          1                 10'b1011111010: out_data = 5'b01010;
    779             1                          1                 10'b1011111011: out_data = 5'b01111;
    780             1                          1                 10'b1011111100: out_data = 5'b11000;
    781             1                          1                 10'b1011111101: out_data = 5'b00100;
    782             1                          1                 10'b1011111110: out_data = 5'b00001;
    783             1                          1                 10'b1011111111: out_data = 5'b01111;
    784             1                          1                 10'b1100000000: out_data = 5'b01100;
    785             1                          1                 10'b1100000001: out_data = 5'b01100;
    786             1                          1                 10'b1100000010: out_data = 5'b01101;
    787             1                          1                 10'b1100000011: out_data = 5'b01100;
    788             1                          1                 10'b1100000100: out_data = 5'b10011;
    789             1                          1                 10'b1100000101: out_data = 5'b01001;
    790             1                          1                 10'b1100000110: out_data = 5'b10011;
    791             1                          1                 10'b1100000111: out_data = 5'b01101;
    792             1                          1                 10'b1100001000: out_data = 5'b01110;
    793             1                          1                 10'b1100001001: out_data = 5'b01110;
    794             1                          1                 10'b1100001010: out_data = 5'b00000;
    795             1                          1                 10'b1100001011: out_data = 5'b01110;
    796             1                          1                 10'b1100001100: out_data = 5'b01111;
    797             1                          1                 10'b1100001101: out_data = 5'b01111;
    798             1                          1                 10'b1100001110: out_data = 5'b00000;
    799             1                          1                 10'b1100001111: out_data = 5'b01111;
    800             1                          1                 10'b1100010000: out_data = 5'b10000;
    801             1                          1                 10'b1100010001: out_data = 5'b01000;
    802             1                          1                 10'b1100010010: out_data = 5'b11000;
    803             1                          1                 10'b1100010011: out_data = 5'b00011;
    804             1                          1                 10'b1100010100: out_data = 5'b10001;
    805             1                          1                 10'b1100010101: out_data = 5'b01001;
    806             1                          1                 10'b1100010110: out_data = 5'b00100;
    807             1                          1                 10'b1100010111: out_data = 5'b01101;
    808             1                          1                 10'b1100011000: out_data = 5'b10010;
    809             1                          1                 10'b1100011001: out_data = 5'b11110;
    810             1                          1                 10'b1100011010: out_data = 5'b00100;
    811             1                          1                 10'b1100011011: out_data = 5'b01110;
    812             1                          1                 10'b1100011100: out_data = 5'b10011;
    813             1                          1                 10'b1100011101: out_data = 5'b01011;
    814             1                          1                 10'b1100011110: out_data = 5'b00100;
    815             1                          1                 10'b1100011111: out_data = 5'b01110;
    816             1                          1                 10'b1100100000: out_data = 5'b10100;
    817             1                          1                 10'b1100100001: out_data = 5'b00100;
    818             1                          1                 10'b1100100010: out_data = 5'b01000;
    819             1                          1                 10'b1100100011: out_data = 5'b01100;
    820             1                          1                 10'b1100100100: out_data = 5'b10101;
    821             1                          1                 10'b1100100101: out_data = 5'b01010;
    822             1                          1                 10'b1100100110: out_data = 5'b01000;
    823             1                          1                 10'b1100100111: out_data = 5'b01101;
    824             1                          1                 10'b1100101000: out_data = 5'b10110;
    825             1                          1                 10'b1100101001: out_data = 5'b01010;
    826             1                          1                 10'b1100101010: out_data = 5'b01000;
    827             1                          1                 10'b1100101011: out_data = 5'b01110;
    828             1                          1                 10'b1100101100: out_data = 5'b10111;
    829             1                          1                 10'b1100101101: out_data = 5'b00111;
    830             1                          1                 10'b1100101110: out_data = 5'b01000;
    831             1                          1                 10'b1100101111: out_data = 5'b01111;
    832             1                          1                 10'b1100110000: out_data = 5'b11000;
    833             1                          1                 10'b1100110001: out_data = 5'b00000;
    834             1                          1                 10'b1100110010: out_data = 5'b01100;
    835             1                          1                 10'b1100110011: out_data = 5'b01100;
    836             1                          1                 10'b1100110100: out_data = 5'b11001;
    837             1                          1                 10'b1100110101: out_data = 5'b00001;
    838             1                          1                 10'b1100110110: out_data = 5'b01100;
    839             1                          1                 10'b1100110111: out_data = 5'b01101;
    840             1                          1                 10'b1100111000: out_data = 5'b11011;
    841             1                          1                 10'b1100111001: out_data = 5'b00010;
    842             1                          1                 10'b1100111010: out_data = 5'b01100;
    843             1                          1                 10'b1100111011: out_data = 5'b01110;
    844             1                          1                 10'b1100111100: out_data = 5'b11011;
    845             1                          1                 10'b1100111101: out_data = 5'b00011;
    846             1                          1                 10'b1100111110: out_data = 5'b11100;
    847             1                          1                 10'b1100111111: out_data = 5'b01111;
    848             1                          1                 10'b1101000000: out_data = 5'b01101;
    849             1                          1                 10'b1101000001: out_data = 5'b01101;
    850             1                          1                 10'b1101000010: out_data = 5'b00000;
    851             1                          1                 10'b1101000011: out_data = 5'b01101;
    852             1                          1                 10'b1101000100: out_data = 5'b10011;
    853             1                          1                 10'b1101000101: out_data = 5'b00010;
    854             1                          1                 10'b1101000110: out_data = 5'b00001;
    855             1                          1                 10'b1101000111: out_data = 5'b01101;
    856             1                          1                 10'b1101001000: out_data = 5'b11011;
    857             1                          1                 10'b1101001001: out_data = 5'b01111;
    858             1                          1                 10'b1101001010: out_data = 5'b10001;
    859             1                          1                 10'b1101001011: out_data = 5'b01111;
    860             1                          1                 10'b1101001100: out_data = 5'b10000;
    861             1                          1                 10'b1101001101: out_data = 5'b01110;
    862             1                          1                 10'b1101001110: out_data = 5'b00011;
    863             1                          1                 10'b1101001111: out_data = 5'b01111;
    864             1                          1                 10'b1101010000: out_data = 5'b10001;
    865             1                          1                 10'b1101010001: out_data = 5'b01001;
    866             1                          1                 10'b1101010010: out_data = 5'b00100;
    867             1                          1                 10'b1101010011: out_data = 5'b01101;
    868             1                          1                 10'b1101010100: out_data = 5'b10010;
    869             1                          1                 10'b1101010101: out_data = 5'b01000;
    870             1                          1                 10'b1101010110: out_data = 5'b11101;
    871             1                          1                 10'b1101010111: out_data = 5'b01101;
    872             1                          1                 10'b1101011000: out_data = 5'b10011;
    873             1                          1                 10'b1101011001: out_data = 5'b11111;
    874             1                          1                 10'b1101011010: out_data = 5'b01011;
    875             1                          1                 10'b1101011011: out_data = 5'b01111;
    876             1                          1                 10'b1101011100: out_data = 5'b10100;
    877             1                          1                 10'b1101011101: out_data = 5'b01010;
    878             1                          1                 10'b1101011110: out_data = 5'b00010;
    879             1                          1                 10'b1101011111: out_data = 5'b10110;
    880             1                          1                 10'b1101100000: out_data = 5'b11000;
    881             1                          1                 10'b1101100001: out_data = 5'b00101;
    882             1                          1                 10'b1101100010: out_data = 5'b01000;
    883             1                          1                 10'b1101100011: out_data = 5'b01101;
    884             1                          1                 10'b1101100100: out_data = 5'b10110;
    885             1                          1                 10'b1101100101: out_data = 5'b11100;
    886             1                          1                 10'b1101100110: out_data = 5'b01001;
    887             1                          1                 10'b1101100111: out_data = 5'b01101;
    888             1                          1                 10'b1101101000: out_data = 5'b11111;
    889             1                          1                 10'b1101101001: out_data = 5'b00111;
    890             1                          1                 10'b1101101010: out_data = 5'b01001;
    891             1                          1                 10'b1101101011: out_data = 5'b01111;
    892             1                          1                 10'b1101101100: out_data = 5'b11000;
    893             1                          1                 10'b1101101101: out_data = 5'b00110;
    894             1                          1                 10'b1101101110: out_data = 5'b01001;
    895             1                          1                 10'b1101101111: out_data = 5'b01111;
    896             1                          1                 10'b1101110000: out_data = 5'b11001;
    897             1                          1                 10'b1101110001: out_data = 5'b00001;
    898             1                          1                 10'b1101110010: out_data = 5'b01100;
    899             1                          1                 10'b1101110011: out_data = 5'b11010;
    900             1                          1                 10'b1101110100: out_data = 5'b00000;
    901             1                          1                 10'b1101110101: out_data = 5'b01010;
    902             1                          1                 10'b1101110110: out_data = 5'b01101;
    903             1                          1                 10'b1101110111: out_data = 5'b10110;
    904             1                          1                 10'b1101111000: out_data = 5'b10000;
    905             1                          1                 10'b1101111001: out_data = 5'b00011;
    906             1                          1                 10'b1101111010: out_data = 5'b01100;
    907             1                          1                 10'b1101111011: out_data = 5'b01111;
    908             1                          1                 10'b1101111100: out_data = 5'b11100;
    909             1                          1                 10'b1101111101: out_data = 5'b11110;
    910             1                          1                 10'b1101111110: out_data = 5'b01101;
    911             1                          1                 10'b1101111111: out_data = 5'b01111;
    912             1                          1                 10'b1110000000: out_data = 5'b01110;
    913             1                          1                 10'b1110000001: out_data = 5'b01110;
    914             1                          1                 10'b1110000010: out_data = 5'b01101;
    915             1                          1                 10'b1110000011: out_data = 5'b01110;
    916             1                          1                 10'b1110000100: out_data = 5'b01111;
    917             1                          1                 10'b1110000101: out_data = 5'b01111;
    918             1                          1                 10'b1110000110: out_data = 5'b10010;
    919             1                          1                 10'b1110000111: out_data = 5'b01111;
    920             1                          1                 10'b1110001000: out_data = 5'b10000;
    921             1                          1                 10'b1110001001: out_data = 5'b01100;
    922             1                          1                 10'b1110001010: out_data = 5'b00110;
    923             1                          1                 10'b1110001011: out_data = 5'b00010;
    924             1                          1                 10'b1110001100: out_data = 5'b10001;
    925             1                          1                 10'b1110001101: out_data = 5'b01101;
    926             1                          1                 10'b1110001110: out_data = 5'b00010;
    927             1                          1                 10'b1110001111: out_data = 5'b01111;
    928             1                          1                 10'b1110010000: out_data = 5'b10010;
    929             1                          1                 10'b1110010001: out_data = 5'b01010;
    930             1                          1                 10'b1110010010: out_data = 5'b00100;
    931             1                          1                 10'b1110010011: out_data = 5'b00000;
    932             1                          1                 10'b1110010100: out_data = 5'b10011;
    933             1                          1                 10'b1110010101: out_data = 5'b01011;
    934             1                          1                 10'b1110010110: out_data = 5'b00100;
    935             1                          1                 10'b1110010111: out_data = 5'b01100;
    936             1                          1                 10'b1110011000: out_data = 5'b10100;
    937             1                          1                 10'b1110011001: out_data = 5'b01110;
    938             1                          1                 10'b1110011010: out_data = 5'b00110;
    939             1                          1                 10'b1110011011: out_data = 5'b01110;
    940             1                          1                 10'b1110011100: out_data = 5'b10101;
    941             1                          1                 10'b1110011101: out_data = 5'b01001;
    942             1                          1                 10'b1110011110: out_data = 5'b00110;
    943             1                          1                 10'b1110011111: out_data = 5'b11110;
    944             1                          1                 10'b1110100000: out_data = 5'b11011;
    945             1                          1                 10'b1110100001: out_data = 5'b00110;
    946             1                          1                 10'b1110100010: out_data = 5'b01000;
    947             1                          1                 10'b1110100011: out_data = 5'b01110;
    948             1                          1                 10'b1110100100: out_data = 5'b10111;
    949             1                          1                 10'b1110100101: out_data = 5'b00111;
    950             1                          1                 10'b1110100110: out_data = 5'b01000;
    951             1                          1                 10'b1110100111: out_data = 5'b01111;
    952             1                          1                 10'b1110101000: out_data = 5'b11000;
    953             1                          1                 10'b1110101001: out_data = 5'b10010;
    954             1                          1                 10'b1110101010: out_data = 5'b01010;
    955             1                          1                 10'b1110101011: out_data = 5'b01110;
    956             1                          1                 10'b1110101100: out_data = 5'b11001;
    957             1                          1                 10'b1110101101: out_data = 5'b00101;
    958             1                          1                 10'b1110101110: out_data = 5'b11101;
    959             1                          1                 10'b1110101111: out_data = 5'b01111;
    960             1                          1                 10'b1110110000: out_data = 5'b11010;
    961             1                          1                 10'b1110110001: out_data = 5'b00010;
    962             1                          1                 10'b1110110010: out_data = 5'b01100;
    963             1                          1                 10'b1110110011: out_data = 5'b01110;
    964             1                          1                 10'b1110110100: out_data = 5'b11011;
    965             1                          1                 10'b1110110101: out_data = 5'b00011;
    966             1                          1                 10'b1110110110: out_data = 5'b11001;
    967             1                          1                 10'b1110110111: out_data = 5'b10111;
    968             1                          1                 10'b1110111000: out_data = 5'b11100;
    969             1                          1                 10'b1110111001: out_data = 5'b00000;
    970             1                          1                 10'b1110111010: out_data = 5'b00000;
    971             1                          1                 10'b1110111011: out_data = 5'b01110;
    972             1                          1                 10'b1110111100: out_data = 5'b11101;
    973             1                          1                 10'b1110111101: out_data = 5'b00001;
    974             1                          1                 10'b1110111110: out_data = 5'b01110;
    975             1                          1                 10'b1110111111: out_data = 5'b01010;
    976             1                          1                 10'b1111000000: out_data = 5'b01111;
    977             1                          1                 10'b1111000001: out_data = 5'b01111;
    978             1                          1                 10'b1111000010: out_data = 5'b11001;
    979             1                          1                 10'b1111000011: out_data = 5'b01111;
    980             1                          1                 10'b1111000100: out_data = 5'b10000;
    981             1                          1                 10'b1111000101: out_data = 5'b01110;
    982             1                          1                 10'b1111000110: out_data = 5'b00001;
    983             1                          1                 10'b1111000111: out_data = 5'b11101;
    984             1                          1                 10'b1111001000: out_data = 5'b10001;
    985             1                          1                 10'b1111001001: out_data = 5'b01101;
    986             1                          1                 10'b1111001010: out_data = 5'b00010;
    987             1                          1                 10'b1111001011: out_data = 5'b01111;
    988             1                          1                 10'b1111001100: out_data = 5'b10101;
    989             1                          1                 10'b1111001101: out_data = 5'b11111;
    990             1                          1                 10'b1111001110: out_data = 5'b10001;
    991             1                          1                 10'b1111001111: out_data = 5'b01111;
    992             1                          1                 10'b1111010000: out_data = 5'b10011;
    993             1                          1                 10'b1111010001: out_data = 5'b00010;
    994             1                          1                 10'b1111010010: out_data = 5'b11011;
    995             1                          1                 10'b1111010011: out_data = 5'b01111;
    996             1                          1                 10'b1111010100: out_data = 5'b10100;
    997             1                          1                 10'b1111010101: out_data = 5'b01010;
    998             1                          1                 10'b1111010110: out_data = 5'b11110;
    999             1                          1                 10'b1111010111: out_data = 5'b00010;
    1000            1                          1                 10'b1111011000: out_data = 5'b10101;
    1001            1                          1                 10'b1111011001: out_data = 5'b01001;
    1002            1                          1                 10'b1111011010: out_data = 5'b00110;
    1003            1                          1                 10'b1111011011: out_data = 5'b01111;
    1004            1                          1                 10'b1111011100: out_data = 5'b10110;
    1005            1                          1                 10'b1111011101: out_data = 5'b01000;
    1006            1                          1                 10'b1111011110: out_data = 5'b00111;
    1007            1                          1                 10'b1111011111: out_data = 5'b00111;
    1008            1                          1                 10'b1111100000: out_data = 5'b10111;
    1009            1                          1                 10'b1111100001: out_data = 5'b10010;
    1010            1                          1                 10'b1111100010: out_data = 5'b01000;
    1011            1                          1                 10'b1111100011: out_data = 5'b10000;
    1012            1                          1                 10'b1111100100: out_data = 5'b11000;
    1013            1                          1                 10'b1111100101: out_data = 5'b00110;
    1014            1                          1                 10'b1111100110: out_data = 5'b01001;
    1015            1                          1                 10'b1111100111: out_data = 5'b01111;
    1016            1                          1                 10'b1111101000: out_data = 5'b01011;
    1017            1                          1                 10'b1111101001: out_data = 5'b01101;
    1018            1                          1                 10'b1111101010: out_data = 5'b10000;
    1019            1                          1                 10'b1111101011: out_data = 5'b10101;
    1020            1                          1                 10'b1111101100: out_data = 5'b01100;
    1021            1                          1                 10'b1111101101: out_data = 5'b00100;
    1022            1                          1                 10'b1111101110: out_data = 5'b01011;
    1023            1                          1                 10'b1111101111: out_data = 5'b10010;
    1024            1                          1                 10'b1111110000: out_data = 5'b11011;
    1025            1                          1                 10'b1111110001: out_data = 5'b10010;
    1026            1                          1                 10'b1111110010: out_data = 5'b10111;
    1027            1                          1                 10'b1111110011: out_data = 5'b01111;
    1028            1                          1                 10'b1111110100: out_data = 5'b11100;
    1029            1                          1                 10'b1111110101: out_data = 5'b11011;
    1030            1                          1                 10'b1111110110: out_data = 5'b11001;
    1031            1                          1                 10'b1111110111: out_data = 5'b00001;
    1032            1                          1                 10'b1111111000: out_data = 5'b11101;
    1033            1                          1                 10'b1111111001: out_data = 5'b11011;
    1034            1                          1                 10'b1111111010: out_data = 5'b01110;
    1035            1                          1                 10'b1111111011: out_data = 5'b01111;
    1036            1                          1                 10'b1111111100: out_data = 5'b11110;
    1037            1                          1                 10'b1111111101: out_data = 5'b00000;
    1038            1                          1                 10'b1111111110: out_data = 5'b01111;
    1039            1                          1                 10'b1111111111: out_data = 5'b01111;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         42        41         1    97.61%

================================Toggle Details================================

Toggle Coverage for instance /tb_top/dut --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            a[0-3]           1           1      100.00 
                                            b[0-3]           1           1      100.00 
                                                 c           1           1      100.00 
                                               clk           1           1      100.00 
                                             op[0]           1           1      100.00 
                                             op[1]           0           1       50.00 
                                          out[0-3]           1           1      100.00 
                                     out_data[4-0]           1           1      100.00 

Total Node Count     =         21 
Toggled Node Count   =         20 
Untoggled Node Count =          1 

Toggle Coverage      =      97.61% (41 of 42 bins)

=================================================================================
=== Instance: /tb_top_sv_unit
=== Design Unit: work.tb_top_sv_unit
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          4        na        na        na
            Covergroup Bins       1060      1060         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /tb_top_sv_unit/alu_coverage/cg                 100.00%        100          -    Covered              
    covered/total bins:                                  1060       1060          -                      
    missing/total bins:                                     0       1060          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_a                                   100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                        65          1          -    Covered              
        bin auto[1]                                        64          1          -    Covered              
        bin auto[2]                                        64          1          -    Covered              
        bin auto[3]                                        64          1          -    Covered              
        bin auto[4]                                        64          1          -    Covered              
        bin auto[5]                                        64          1          -    Covered              
        bin auto[6]                                        64          1          -    Covered              
        bin auto[7]                                        64          1          -    Covered              
        bin auto[8]                                        64          1          -    Covered              
        bin auto[9]                                        64          1          -    Covered              
        bin auto[10]                                       64          1          -    Covered              
        bin auto[11]                                       64          1          -    Covered              
        bin auto[12]                                       64          1          -    Covered              
        bin auto[13]                                       64          1          -    Covered              
        bin auto[14]                                       64          1          -    Covered              
        bin auto[15]                                       64          1          -    Covered              
    Coverpoint cp_b                                   100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                        65          1          -    Covered              
        bin auto[1]                                        64          1          -    Covered              
        bin auto[2]                                        64          1          -    Covered              
        bin auto[3]                                        64          1          -    Covered              
        bin auto[4]                                        64          1          -    Covered              
        bin auto[5]                                        64          1          -    Covered              
        bin auto[6]                                        64          1          -    Covered              
        bin auto[7]                                        64          1          -    Covered              
        bin auto[8]                                        64          1          -    Covered              
        bin auto[9]                                        64          1          -    Covered              
        bin auto[10]                                       64          1          -    Covered              
        bin auto[11]                                       64          1          -    Covered              
        bin auto[12]                                       64          1          -    Covered              
        bin auto[13]                                       64          1          -    Covered              
        bin auto[14]                                       64          1          -    Covered              
        bin auto[15]                                       64          1          -    Covered              
    Coverpoint cp_op                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[ADD_op]                                  257          1          -    Covered              
        bin auto[XOR_op]                                  256          1          -    Covered              
        bin auto[AND_op]                                  256          1          -    Covered              
        bin auto[OR_op]                                   256          1          -    Covered              
    Cross cross_all                                   100.00%        100          -    Covered              
        covered/total bins:                              1024       1024          -                      
        missing/total bins:                                 0       1024          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[15],auto[15],auto[OR_op]>             1          1          -    Covered              
            bin <auto[14],auto[15],auto[OR_op]>             1          1          -    Covered              
            bin <auto[13],auto[15],auto[OR_op]>             1          1          -    Covered              
            bin <auto[12],auto[15],auto[OR_op]>             1          1          -    Covered              
            bin <auto[11],auto[15],auto[OR_op]>             1          1          -    Covered              
            bin <auto[10],auto[15],auto[OR_op]>             1          1          -    Covered              
            bin <auto[9],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[8],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[7],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[6],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[5],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[4],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[3],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[2],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[1],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[0],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[15],auto[14],auto[OR_op]>             1          1          -    Covered              
            bin <auto[14],auto[14],auto[OR_op]>             1          1          -    Covered              
            bin <auto[13],auto[14],auto[OR_op]>             1          1          -    Covered              
            bin <auto[12],auto[14],auto[OR_op]>             1          1          -    Covered              
            bin <auto[11],auto[14],auto[OR_op]>             1          1          -    Covered              
            bin <auto[10],auto[14],auto[OR_op]>             1          1          -    Covered              
            bin <auto[9],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[8],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[7],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[6],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[5],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[4],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[3],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[2],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[1],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[0],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[15],auto[13],auto[OR_op]>             1          1          -    Covered              
            bin <auto[14],auto[13],auto[OR_op]>             1          1          -    Covered              
            bin <auto[13],auto[13],auto[OR_op]>             1          1          -    Covered              
            bin <auto[12],auto[13],auto[OR_op]>             1          1          -    Covered              
            bin <auto[11],auto[13],auto[OR_op]>             1          1          -    Covered              
            bin <auto[10],auto[13],auto[OR_op]>             1          1          -    Covered              
            bin <auto[9],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[8],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[7],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[6],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[5],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[4],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[3],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[2],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[1],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[0],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[15],auto[12],auto[OR_op]>             1          1          -    Covered              
            bin <auto[14],auto[12],auto[OR_op]>             1          1          -    Covered              
            bin <auto[13],auto[12],auto[OR_op]>             1          1          -    Covered              
            bin <auto[12],auto[12],auto[OR_op]>             1          1          -    Covered              
            bin <auto[11],auto[12],auto[OR_op]>             1          1          -    Covered              
            bin <auto[10],auto[12],auto[OR_op]>             1          1          -    Covered              
            bin <auto[9],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[8],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[7],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[6],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[5],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[4],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[3],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[2],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[1],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[0],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[15],auto[11],auto[OR_op]>             1          1          -    Covered              
            bin <auto[14],auto[11],auto[OR_op]>             1          1          -    Covered              
            bin <auto[13],auto[11],auto[OR_op]>             1          1          -    Covered              
            bin <auto[12],auto[11],auto[OR_op]>             1          1          -    Covered              
            bin <auto[11],auto[11],auto[OR_op]>             1          1          -    Covered              
            bin <auto[10],auto[11],auto[OR_op]>             1          1          -    Covered              
            bin <auto[9],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[8],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[7],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[6],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[5],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[4],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[3],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[2],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[1],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[0],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[15],auto[10],auto[OR_op]>             1          1          -    Covered              
            bin <auto[14],auto[10],auto[OR_op]>             1          1          -    Covered              
            bin <auto[13],auto[10],auto[OR_op]>             1          1          -    Covered              
            bin <auto[12],auto[10],auto[OR_op]>             1          1          -    Covered              
            bin <auto[11],auto[10],auto[OR_op]>             1          1          -    Covered              
            bin <auto[10],auto[10],auto[OR_op]>             1          1          -    Covered              
            bin <auto[9],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[8],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[7],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[6],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[5],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[4],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[3],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[2],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[1],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[0],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[15],auto[9],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[9],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[9],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[9],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[9],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[9],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[8],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[8],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[8],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[8],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[8],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[8],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[7],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[7],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[7],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[7],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[7],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[7],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[6],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[6],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[6],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[6],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[6],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[6],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[5],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[5],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[5],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[5],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[5],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[5],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[4],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[4],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[4],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[4],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[4],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[4],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[3],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[3],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[3],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[3],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[3],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[3],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[2],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[2],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[2],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[2],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[2],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[2],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[1],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[1],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[1],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[1],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[1],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[1],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[0],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[0],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[0],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[0],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[0],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[0],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[15],auto[AND_op]>            1          1          -    Covered              
            bin <auto[14],auto[15],auto[AND_op]>            1          1          -    Covered              
            bin <auto[13],auto[15],auto[AND_op]>            1          1          -    Covered              
            bin <auto[12],auto[15],auto[AND_op]>            1          1          -    Covered              
            bin <auto[11],auto[15],auto[AND_op]>            1          1          -    Covered              
            bin <auto[10],auto[15],auto[AND_op]>            1          1          -    Covered              
            bin <auto[9],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[8],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[7],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[6],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[5],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[4],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[3],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[2],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[1],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[0],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[15],auto[14],auto[AND_op]>            1          1          -    Covered              
            bin <auto[14],auto[14],auto[AND_op]>            1          1          -    Covered              
            bin <auto[13],auto[14],auto[AND_op]>            1          1          -    Covered              
            bin <auto[12],auto[14],auto[AND_op]>            1          1          -    Covered              
            bin <auto[11],auto[14],auto[AND_op]>            1          1          -    Covered              
            bin <auto[10],auto[14],auto[AND_op]>            1          1          -    Covered              
            bin <auto[9],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[8],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[7],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[6],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[5],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[4],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[3],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[2],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[1],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[0],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[15],auto[13],auto[AND_op]>            1          1          -    Covered              
            bin <auto[14],auto[13],auto[AND_op]>            1          1          -    Covered              
            bin <auto[13],auto[13],auto[AND_op]>            1          1          -    Covered              
            bin <auto[12],auto[13],auto[AND_op]>            1          1          -    Covered              
            bin <auto[11],auto[13],auto[AND_op]>            1          1          -    Covered              
            bin <auto[10],auto[13],auto[AND_op]>            1          1          -    Covered              
            bin <auto[9],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[8],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[7],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[6],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[5],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[4],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[3],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[2],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[1],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[0],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[15],auto[12],auto[AND_op]>            1          1          -    Covered              
            bin <auto[14],auto[12],auto[AND_op]>            1          1          -    Covered              
            bin <auto[13],auto[12],auto[AND_op]>            1          1          -    Covered              
            bin <auto[12],auto[12],auto[AND_op]>            1          1          -    Covered              
            bin <auto[11],auto[12],auto[AND_op]>            1          1          -    Covered              
            bin <auto[10],auto[12],auto[AND_op]>            1          1          -    Covered              
            bin <auto[9],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[8],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[7],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[6],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[5],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[4],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[3],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[2],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[1],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[0],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[15],auto[11],auto[AND_op]>            1          1          -    Covered              
            bin <auto[14],auto[11],auto[AND_op]>            1          1          -    Covered              
            bin <auto[13],auto[11],auto[AND_op]>            1          1          -    Covered              
            bin <auto[12],auto[11],auto[AND_op]>            1          1          -    Covered              
            bin <auto[11],auto[11],auto[AND_op]>            1          1          -    Covered              
            bin <auto[10],auto[11],auto[AND_op]>            1          1          -    Covered              
            bin <auto[9],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[8],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[7],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[6],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[5],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[4],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[3],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[2],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[1],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[0],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[15],auto[10],auto[AND_op]>            1          1          -    Covered              
            bin <auto[14],auto[10],auto[AND_op]>            1          1          -    Covered              
            bin <auto[13],auto[10],auto[AND_op]>            1          1          -    Covered              
            bin <auto[12],auto[10],auto[AND_op]>            1          1          -    Covered              
            bin <auto[11],auto[10],auto[AND_op]>            1          1          -    Covered              
            bin <auto[10],auto[10],auto[AND_op]>            1          1          -    Covered              
            bin <auto[9],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[8],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[7],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[6],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[5],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[4],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[3],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[2],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[1],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[0],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[15],auto[9],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[9],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[9],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[9],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[9],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[9],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[8],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[8],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[8],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[8],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[8],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[8],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[7],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[7],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[7],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[7],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[7],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[7],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[6],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[6],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[6],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[6],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[6],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[6],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[5],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[5],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[5],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[5],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[5],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[5],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[4],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[4],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[4],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[4],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[4],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[4],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[3],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[3],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[3],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[3],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[3],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[3],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[2],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[2],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[2],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[2],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[2],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[2],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[1],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[1],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[1],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[1],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[1],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[1],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[0],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[0],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[0],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[0],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[0],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[0],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[15],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[14],auto[15],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[13],auto[15],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[12],auto[15],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[11],auto[15],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[10],auto[15],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[9],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[8],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[7],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[6],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[5],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[4],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[3],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[2],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[1],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[0],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[15],auto[14],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[14],auto[14],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[13],auto[14],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[12],auto[14],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[11],auto[14],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[10],auto[14],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[9],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[8],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[7],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[6],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[5],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[4],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[3],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[2],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[1],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[0],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[15],auto[13],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[14],auto[13],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[13],auto[13],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[12],auto[13],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[11],auto[13],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[10],auto[13],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[9],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[8],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[7],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[6],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[5],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[4],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[3],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[2],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[1],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[0],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[15],auto[12],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[14],auto[12],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[13],auto[12],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[12],auto[12],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[11],auto[12],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[10],auto[12],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[9],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[8],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[7],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[6],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[5],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[4],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[3],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[2],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[1],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[0],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[15],auto[11],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[14],auto[11],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[13],auto[11],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[12],auto[11],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[11],auto[11],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[10],auto[11],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[9],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[8],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[7],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[6],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[5],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[4],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[3],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[2],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[1],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[0],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[15],auto[10],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[14],auto[10],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[13],auto[10],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[12],auto[10],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[11],auto[10],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[10],auto[10],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[9],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[8],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[7],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[6],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[5],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[4],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[3],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[2],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[1],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[0],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[15],auto[9],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[9],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[9],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[9],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[9],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[9],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[8],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[8],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[8],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[8],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[8],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[8],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[7],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[7],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[7],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[7],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[7],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[7],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[6],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[6],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[6],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[6],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[6],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[6],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[5],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[5],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[5],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[5],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[5],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[5],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[4],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[4],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[4],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[4],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[4],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[4],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[3],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[3],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[3],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[3],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[3],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[3],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[2],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[2],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[2],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[2],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[2],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[2],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[1],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[1],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[1],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[1],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[1],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[1],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[0],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[0],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[0],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[0],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[0],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[0],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[15],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[14],auto[15],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[13],auto[15],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[12],auto[15],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[11],auto[15],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[10],auto[15],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[9],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[8],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[7],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[6],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[5],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[4],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[3],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[2],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[1],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[0],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[15],auto[14],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[14],auto[14],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[13],auto[14],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[12],auto[14],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[11],auto[14],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[10],auto[14],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[9],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[8],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[7],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[6],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[5],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[4],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[3],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[2],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[1],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[0],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[15],auto[13],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[14],auto[13],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[13],auto[13],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[12],auto[13],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[11],auto[13],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[10],auto[13],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[9],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[8],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[7],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[6],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[5],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[4],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[3],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[2],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[1],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[0],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[15],auto[12],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[14],auto[12],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[13],auto[12],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[12],auto[12],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[11],auto[12],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[10],auto[12],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[9],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[8],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[7],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[6],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[5],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[4],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[3],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[2],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[1],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[0],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[15],auto[11],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[14],auto[11],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[13],auto[11],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[12],auto[11],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[11],auto[11],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[10],auto[11],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[9],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[8],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[7],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[6],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[5],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[4],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[3],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[2],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[1],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[0],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[15],auto[10],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[14],auto[10],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[13],auto[10],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[12],auto[10],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[11],auto[10],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[10],auto[10],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[9],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[8],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[7],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[6],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[5],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[4],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[3],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[2],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[1],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[0],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[15],auto[9],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[9],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[9],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[9],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[9],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[9],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[8],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[8],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[8],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[8],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[8],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[8],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[7],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[7],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[7],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[7],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[7],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[7],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[6],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[6],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[6],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[6],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[6],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[6],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[5],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[5],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[5],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[5],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[5],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[5],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[4],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[4],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[4],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[4],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[4],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[4],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[3],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[3],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[3],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[3],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[3],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[3],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[2],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[2],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[2],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[2],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[2],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[2],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[1],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[1],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[1],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[1],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[1],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[1],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[0],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[0],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[0],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[0],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[0],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[0],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[0],auto[ADD_op]>              2          1          -    Covered              

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /tb_top_sv_unit/alu_coverage/cg                 100.00%        100          -    Covered              
    covered/total bins:                                  1060       1060          -                      
    missing/total bins:                                     0       1060          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_a                                   100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                        65          1          -    Covered              
        bin auto[1]                                        64          1          -    Covered              
        bin auto[2]                                        64          1          -    Covered              
        bin auto[3]                                        64          1          -    Covered              
        bin auto[4]                                        64          1          -    Covered              
        bin auto[5]                                        64          1          -    Covered              
        bin auto[6]                                        64          1          -    Covered              
        bin auto[7]                                        64          1          -    Covered              
        bin auto[8]                                        64          1          -    Covered              
        bin auto[9]                                        64          1          -    Covered              
        bin auto[10]                                       64          1          -    Covered              
        bin auto[11]                                       64          1          -    Covered              
        bin auto[12]                                       64          1          -    Covered              
        bin auto[13]                                       64          1          -    Covered              
        bin auto[14]                                       64          1          -    Covered              
        bin auto[15]                                       64          1          -    Covered              
    Coverpoint cp_b                                   100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                        65          1          -    Covered              
        bin auto[1]                                        64          1          -    Covered              
        bin auto[2]                                        64          1          -    Covered              
        bin auto[3]                                        64          1          -    Covered              
        bin auto[4]                                        64          1          -    Covered              
        bin auto[5]                                        64          1          -    Covered              
        bin auto[6]                                        64          1          -    Covered              
        bin auto[7]                                        64          1          -    Covered              
        bin auto[8]                                        64          1          -    Covered              
        bin auto[9]                                        64          1          -    Covered              
        bin auto[10]                                       64          1          -    Covered              
        bin auto[11]                                       64          1          -    Covered              
        bin auto[12]                                       64          1          -    Covered              
        bin auto[13]                                       64          1          -    Covered              
        bin auto[14]                                       64          1          -    Covered              
        bin auto[15]                                       64          1          -    Covered              
    Coverpoint cp_op                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[ADD_op]                                  257          1          -    Covered              
        bin auto[XOR_op]                                  256          1          -    Covered              
        bin auto[AND_op]                                  256          1          -    Covered              
        bin auto[OR_op]                                   256          1          -    Covered              
    Cross cross_all                                   100.00%        100          -    Covered              
        covered/total bins:                              1024       1024          -                      
        missing/total bins:                                 0       1024          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[15],auto[15],auto[OR_op]>             1          1          -    Covered              
            bin <auto[14],auto[15],auto[OR_op]>             1          1          -    Covered              
            bin <auto[13],auto[15],auto[OR_op]>             1          1          -    Covered              
            bin <auto[12],auto[15],auto[OR_op]>             1          1          -    Covered              
            bin <auto[11],auto[15],auto[OR_op]>             1          1          -    Covered              
            bin <auto[10],auto[15],auto[OR_op]>             1          1          -    Covered              
            bin <auto[9],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[8],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[7],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[6],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[5],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[4],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[3],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[2],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[1],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[0],auto[15],auto[OR_op]>              1          1          -    Covered              
            bin <auto[15],auto[14],auto[OR_op]>             1          1          -    Covered              
            bin <auto[14],auto[14],auto[OR_op]>             1          1          -    Covered              
            bin <auto[13],auto[14],auto[OR_op]>             1          1          -    Covered              
            bin <auto[12],auto[14],auto[OR_op]>             1          1          -    Covered              
            bin <auto[11],auto[14],auto[OR_op]>             1          1          -    Covered              
            bin <auto[10],auto[14],auto[OR_op]>             1          1          -    Covered              
            bin <auto[9],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[8],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[7],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[6],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[5],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[4],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[3],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[2],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[1],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[0],auto[14],auto[OR_op]>              1          1          -    Covered              
            bin <auto[15],auto[13],auto[OR_op]>             1          1          -    Covered              
            bin <auto[14],auto[13],auto[OR_op]>             1          1          -    Covered              
            bin <auto[13],auto[13],auto[OR_op]>             1          1          -    Covered              
            bin <auto[12],auto[13],auto[OR_op]>             1          1          -    Covered              
            bin <auto[11],auto[13],auto[OR_op]>             1          1          -    Covered              
            bin <auto[10],auto[13],auto[OR_op]>             1          1          -    Covered              
            bin <auto[9],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[8],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[7],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[6],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[5],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[4],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[3],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[2],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[1],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[0],auto[13],auto[OR_op]>              1          1          -    Covered              
            bin <auto[15],auto[12],auto[OR_op]>             1          1          -    Covered              
            bin <auto[14],auto[12],auto[OR_op]>             1          1          -    Covered              
            bin <auto[13],auto[12],auto[OR_op]>             1          1          -    Covered              
            bin <auto[12],auto[12],auto[OR_op]>             1          1          -    Covered              
            bin <auto[11],auto[12],auto[OR_op]>             1          1          -    Covered              
            bin <auto[10],auto[12],auto[OR_op]>             1          1          -    Covered              
            bin <auto[9],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[8],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[7],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[6],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[5],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[4],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[3],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[2],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[1],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[0],auto[12],auto[OR_op]>              1          1          -    Covered              
            bin <auto[15],auto[11],auto[OR_op]>             1          1          -    Covered              
            bin <auto[14],auto[11],auto[OR_op]>             1          1          -    Covered              
            bin <auto[13],auto[11],auto[OR_op]>             1          1          -    Covered              
            bin <auto[12],auto[11],auto[OR_op]>             1          1          -    Covered              
            bin <auto[11],auto[11],auto[OR_op]>             1          1          -    Covered              
            bin <auto[10],auto[11],auto[OR_op]>             1          1          -    Covered              
            bin <auto[9],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[8],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[7],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[6],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[5],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[4],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[3],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[2],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[1],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[0],auto[11],auto[OR_op]>              1          1          -    Covered              
            bin <auto[15],auto[10],auto[OR_op]>             1          1          -    Covered              
            bin <auto[14],auto[10],auto[OR_op]>             1          1          -    Covered              
            bin <auto[13],auto[10],auto[OR_op]>             1          1          -    Covered              
            bin <auto[12],auto[10],auto[OR_op]>             1          1          -    Covered              
            bin <auto[11],auto[10],auto[OR_op]>             1          1          -    Covered              
            bin <auto[10],auto[10],auto[OR_op]>             1          1          -    Covered              
            bin <auto[9],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[8],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[7],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[6],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[5],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[4],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[3],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[2],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[1],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[0],auto[10],auto[OR_op]>              1          1          -    Covered              
            bin <auto[15],auto[9],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[9],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[9],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[9],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[9],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[9],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[9],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[8],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[8],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[8],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[8],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[8],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[8],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[8],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[7],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[7],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[7],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[7],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[7],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[7],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[7],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[6],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[6],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[6],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[6],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[6],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[6],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[6],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[5],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[5],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[5],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[5],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[5],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[5],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[5],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[4],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[4],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[4],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[4],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[4],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[4],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[4],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[3],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[3],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[3],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[3],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[3],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[3],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[3],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[2],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[2],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[2],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[2],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[2],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[2],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[2],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[1],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[1],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[1],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[1],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[1],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[1],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[1],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[0],auto[OR_op]>              1          1          -    Covered              
            bin <auto[14],auto[0],auto[OR_op]>              1          1          -    Covered              
            bin <auto[13],auto[0],auto[OR_op]>              1          1          -    Covered              
            bin <auto[12],auto[0],auto[OR_op]>              1          1          -    Covered              
            bin <auto[11],auto[0],auto[OR_op]>              1          1          -    Covered              
            bin <auto[10],auto[0],auto[OR_op]>              1          1          -    Covered              
            bin <auto[9],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[8],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[7],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[6],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[5],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[4],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[3],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[2],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[1],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[0],auto[0],auto[OR_op]>               1          1          -    Covered              
            bin <auto[15],auto[15],auto[AND_op]>            1          1          -    Covered              
            bin <auto[14],auto[15],auto[AND_op]>            1          1          -    Covered              
            bin <auto[13],auto[15],auto[AND_op]>            1          1          -    Covered              
            bin <auto[12],auto[15],auto[AND_op]>            1          1          -    Covered              
            bin <auto[11],auto[15],auto[AND_op]>            1          1          -    Covered              
            bin <auto[10],auto[15],auto[AND_op]>            1          1          -    Covered              
            bin <auto[9],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[8],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[7],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[6],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[5],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[4],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[3],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[2],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[1],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[0],auto[15],auto[AND_op]>             1          1          -    Covered              
            bin <auto[15],auto[14],auto[AND_op]>            1          1          -    Covered              
            bin <auto[14],auto[14],auto[AND_op]>            1          1          -    Covered              
            bin <auto[13],auto[14],auto[AND_op]>            1          1          -    Covered              
            bin <auto[12],auto[14],auto[AND_op]>            1          1          -    Covered              
            bin <auto[11],auto[14],auto[AND_op]>            1          1          -    Covered              
            bin <auto[10],auto[14],auto[AND_op]>            1          1          -    Covered              
            bin <auto[9],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[8],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[7],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[6],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[5],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[4],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[3],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[2],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[1],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[0],auto[14],auto[AND_op]>             1          1          -    Covered              
            bin <auto[15],auto[13],auto[AND_op]>            1          1          -    Covered              
            bin <auto[14],auto[13],auto[AND_op]>            1          1          -    Covered              
            bin <auto[13],auto[13],auto[AND_op]>            1          1          -    Covered              
            bin <auto[12],auto[13],auto[AND_op]>            1          1          -    Covered              
            bin <auto[11],auto[13],auto[AND_op]>            1          1          -    Covered              
            bin <auto[10],auto[13],auto[AND_op]>            1          1          -    Covered              
            bin <auto[9],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[8],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[7],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[6],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[5],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[4],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[3],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[2],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[1],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[0],auto[13],auto[AND_op]>             1          1          -    Covered              
            bin <auto[15],auto[12],auto[AND_op]>            1          1          -    Covered              
            bin <auto[14],auto[12],auto[AND_op]>            1          1          -    Covered              
            bin <auto[13],auto[12],auto[AND_op]>            1          1          -    Covered              
            bin <auto[12],auto[12],auto[AND_op]>            1          1          -    Covered              
            bin <auto[11],auto[12],auto[AND_op]>            1          1          -    Covered              
            bin <auto[10],auto[12],auto[AND_op]>            1          1          -    Covered              
            bin <auto[9],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[8],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[7],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[6],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[5],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[4],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[3],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[2],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[1],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[0],auto[12],auto[AND_op]>             1          1          -    Covered              
            bin <auto[15],auto[11],auto[AND_op]>            1          1          -    Covered              
            bin <auto[14],auto[11],auto[AND_op]>            1          1          -    Covered              
            bin <auto[13],auto[11],auto[AND_op]>            1          1          -    Covered              
            bin <auto[12],auto[11],auto[AND_op]>            1          1          -    Covered              
            bin <auto[11],auto[11],auto[AND_op]>            1          1          -    Covered              
            bin <auto[10],auto[11],auto[AND_op]>            1          1          -    Covered              
            bin <auto[9],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[8],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[7],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[6],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[5],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[4],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[3],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[2],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[1],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[0],auto[11],auto[AND_op]>             1          1          -    Covered              
            bin <auto[15],auto[10],auto[AND_op]>            1          1          -    Covered              
            bin <auto[14],auto[10],auto[AND_op]>            1          1          -    Covered              
            bin <auto[13],auto[10],auto[AND_op]>            1          1          -    Covered              
            bin <auto[12],auto[10],auto[AND_op]>            1          1          -    Covered              
            bin <auto[11],auto[10],auto[AND_op]>            1          1          -    Covered              
            bin <auto[10],auto[10],auto[AND_op]>            1          1          -    Covered              
            bin <auto[9],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[8],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[7],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[6],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[5],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[4],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[3],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[2],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[1],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[0],auto[10],auto[AND_op]>             1          1          -    Covered              
            bin <auto[15],auto[9],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[9],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[9],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[9],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[9],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[9],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[9],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[8],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[8],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[8],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[8],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[8],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[8],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[8],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[7],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[7],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[7],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[7],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[7],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[7],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[7],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[6],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[6],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[6],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[6],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[6],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[6],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[6],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[5],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[5],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[5],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[5],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[5],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[5],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[5],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[4],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[4],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[4],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[4],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[4],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[4],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[4],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[3],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[3],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[3],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[3],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[3],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[3],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[3],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[2],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[2],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[2],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[2],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[2],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[2],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[2],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[1],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[1],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[1],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[1],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[1],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[1],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[1],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[0],auto[AND_op]>             1          1          -    Covered              
            bin <auto[14],auto[0],auto[AND_op]>             1          1          -    Covered              
            bin <auto[13],auto[0],auto[AND_op]>             1          1          -    Covered              
            bin <auto[12],auto[0],auto[AND_op]>             1          1          -    Covered              
            bin <auto[11],auto[0],auto[AND_op]>             1          1          -    Covered              
            bin <auto[10],auto[0],auto[AND_op]>             1          1          -    Covered              
            bin <auto[9],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[8],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[7],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[6],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[5],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[4],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[3],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[2],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[1],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[0],auto[0],auto[AND_op]>              1          1          -    Covered              
            bin <auto[15],auto[15],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[14],auto[15],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[13],auto[15],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[12],auto[15],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[11],auto[15],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[10],auto[15],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[9],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[8],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[7],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[6],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[5],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[4],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[3],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[2],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[1],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[0],auto[15],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[15],auto[14],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[14],auto[14],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[13],auto[14],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[12],auto[14],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[11],auto[14],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[10],auto[14],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[9],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[8],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[7],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[6],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[5],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[4],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[3],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[2],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[1],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[0],auto[14],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[15],auto[13],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[14],auto[13],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[13],auto[13],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[12],auto[13],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[11],auto[13],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[10],auto[13],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[9],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[8],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[7],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[6],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[5],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[4],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[3],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[2],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[1],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[0],auto[13],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[15],auto[12],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[14],auto[12],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[13],auto[12],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[12],auto[12],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[11],auto[12],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[10],auto[12],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[9],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[8],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[7],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[6],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[5],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[4],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[3],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[2],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[1],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[0],auto[12],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[15],auto[11],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[14],auto[11],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[13],auto[11],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[12],auto[11],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[11],auto[11],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[10],auto[11],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[9],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[8],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[7],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[6],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[5],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[4],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[3],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[2],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[1],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[0],auto[11],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[15],auto[10],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[14],auto[10],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[13],auto[10],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[12],auto[10],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[11],auto[10],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[10],auto[10],auto[XOR_op]>            1          1          -    Covered              
            bin <auto[9],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[8],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[7],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[6],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[5],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[4],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[3],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[2],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[1],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[0],auto[10],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[15],auto[9],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[9],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[9],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[9],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[9],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[9],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[9],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[8],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[8],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[8],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[8],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[8],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[8],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[8],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[7],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[7],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[7],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[7],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[7],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[7],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[7],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[6],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[6],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[6],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[6],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[6],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[6],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[6],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[5],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[5],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[5],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[5],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[5],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[5],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[5],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[4],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[4],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[4],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[4],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[4],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[4],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[4],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[3],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[3],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[3],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[3],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[3],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[3],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[3],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[2],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[2],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[2],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[2],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[2],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[2],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[2],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[1],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[1],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[1],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[1],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[1],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[1],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[1],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[0],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[14],auto[0],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[13],auto[0],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[12],auto[0],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[11],auto[0],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[10],auto[0],auto[XOR_op]>             1          1          -    Covered              
            bin <auto[9],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[8],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[7],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[6],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[5],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[4],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[3],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[2],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[1],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[0],auto[0],auto[XOR_op]>              1          1          -    Covered              
            bin <auto[15],auto[15],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[14],auto[15],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[13],auto[15],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[12],auto[15],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[11],auto[15],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[10],auto[15],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[9],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[8],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[7],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[6],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[5],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[4],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[3],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[2],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[1],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[0],auto[15],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[15],auto[14],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[14],auto[14],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[13],auto[14],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[12],auto[14],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[11],auto[14],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[10],auto[14],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[9],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[8],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[7],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[6],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[5],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[4],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[3],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[2],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[1],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[0],auto[14],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[15],auto[13],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[14],auto[13],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[13],auto[13],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[12],auto[13],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[11],auto[13],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[10],auto[13],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[9],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[8],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[7],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[6],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[5],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[4],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[3],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[2],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[1],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[0],auto[13],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[15],auto[12],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[14],auto[12],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[13],auto[12],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[12],auto[12],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[11],auto[12],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[10],auto[12],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[9],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[8],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[7],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[6],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[5],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[4],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[3],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[2],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[1],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[0],auto[12],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[15],auto[11],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[14],auto[11],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[13],auto[11],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[12],auto[11],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[11],auto[11],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[10],auto[11],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[9],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[8],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[7],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[6],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[5],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[4],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[3],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[2],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[1],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[0],auto[11],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[15],auto[10],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[14],auto[10],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[13],auto[10],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[12],auto[10],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[11],auto[10],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[10],auto[10],auto[ADD_op]>            1          1          -    Covered              
            bin <auto[9],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[8],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[7],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[6],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[5],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[4],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[3],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[2],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[1],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[0],auto[10],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[15],auto[9],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[9],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[9],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[9],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[9],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[9],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[9],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[8],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[8],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[8],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[8],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[8],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[8],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[8],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[7],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[7],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[7],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[7],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[7],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[7],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[7],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[6],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[6],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[6],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[6],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[6],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[6],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[6],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[5],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[5],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[5],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[5],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[5],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[5],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[5],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[4],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[4],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[4],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[4],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[4],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[4],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[4],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[3],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[3],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[3],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[3],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[3],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[3],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[3],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[2],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[2],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[2],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[2],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[2],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[2],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[2],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[1],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[1],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[1],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[1],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[1],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[1],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[1],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[15],auto[0],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[14],auto[0],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[13],auto[0],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[12],auto[0],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[11],auto[0],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[10],auto[0],auto[ADD_op]>             1          1          -    Covered              
            bin <auto[9],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[8],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[7],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[6],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[5],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[4],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[3],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[2],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[1],auto[0],auto[ADD_op]>              1          1          -    Covered              
            bin <auto[0],auto[0],auto[ADD_op]>              2          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

Total Coverage By Instance (filtered view): 99.32%

