// Seed: 3687793542
module module_0 (
    input wire id_0,
    output wand id_1,
    output wand id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri1 id_5
    , id_10,
    input tri1 id_6,
    input tri0 id_7
    , id_11,
    output tri0 id_8
);
  wire id_12;
  initial #1;
  wire id_13;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri1 id_5,
    output wor id_6,
    input uwire id_7,
    input tri id_8
);
  wire id_10;
  logic [7:0] id_11;
  logic [7:0] id_12;
  assign id_5 = (1'd0 ? 1 : (id_8));
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_4,
      id_5,
      id_4,
      id_4,
      id_8,
      id_5
  );
  assign modCall_1.type_15 = 0;
  assign id_11[1] = id_12[1];
  wire id_13;
endmodule
