<stg><name>Gaussian</name>


<trans_list>

<trans id="231" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="4" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph123:2 %image_h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_h

]]></Node>
<StgValue><ssdm name="image_h_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph123:3 %image_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_w

]]></Node>
<StgValue><ssdm name="image_w_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph123:4 %add = add i32 %image_h_read, i32 2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph123:5 %add18 = add i32 %image_w_read, i32 2

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph123:8 %cast = zext i32 %add

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph123:9 %cast1 = zext i32 %add18

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph123:10 %bound = mul i64 %cast, i64 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="2" op_5_bw="16" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
.lr.ph123:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_V_last_V, i1 %stream_out_V_user_V, i2 %stream_out_V_strb_V, i2 %stream_out_V_keep_V, i16 %stream_out_V_data_V, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="2" op_4_bw="2" op_5_bw="16" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
.lr.ph123:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_V_last_V, i1 %stream_in_V_user_V, i2 %stream_in_V_strb_V, i2 %stream_in_V_keep_V, i16 %stream_in_V_data_V, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph123:6 %sub = add i32 %image_h_read, i32 1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph123:7 %sub61 = add i32 %image_w_read, i32 1

]]></Node>
<StgValue><ssdm name="sub61"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph123:10 %bound = mul i64 %cast, i64 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph123:11 %br_ln30 = br void

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i64 0, void %.lr.ph123, i64 %add_ln30, void %_Z13KernelApplierPA5_7ap_uintILi16EE.exit._crit_edge

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1 %h = phi i31 0, void %.lr.ph123, i31 %select_ln30_3, void %_Z13KernelApplierPA5_7ap_uintILi16EE.exit._crit_edge

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:2 %w = phi i12 0, void %.lr.ph123, i12 %add_ln31, void %_Z13KernelApplierPA5_7ap_uintILi16EE.exit._crit_edge

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln30 = add i64 %indvar_flatten, i64 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="31">
<![CDATA[
:4 %zext_ln30_1 = zext i31 %h

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %slt = icmp_slt  i32 %zext_ln30_1, i32 %image_h_read

]]></Node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %rev52 = xor i1 %slt, i1 1

]]></Node>
<StgValue><ssdm name="rev52"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %h, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
:8 %icmp = icmp_ne  i30 %tmp_1, i30 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %slt53 = icmp_slt  i32 %sub, i32 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="slt53"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %rev54 = xor i1 %slt53, i1 1

]]></Node>
<StgValue><ssdm name="rev54"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11 %and_ln78 = and i1 %rev54, i1 %icmp

]]></Node>
<StgValue><ssdm name="and_ln78"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="12">
<![CDATA[
:12 %zext_ln31_1 = zext i12 %w

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %icmp_ln31 = icmp_eq  i32 %zext_ln31_1, i32 %add18

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14 %icmp_ln30 = icmp_eq  i64 %indvar_flatten, i64 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %br_ln30 = br i1 %icmp_ln30, void %._crit_edge.loopexit, void %._crit_edge124.loopexit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge.loopexit:0 %add_ln30_1 = add i31 %h, i31 1

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge.loopexit:1 %zext_ln30 = zext i31 %add_ln30_1

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.loopexit:3 %select_ln30 = select i1 %icmp_ln31, i12 0, i12 %w

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:4 %slt57 = icmp_slt  i32 %zext_ln30, i32 %image_h_read

]]></Node>
<StgValue><ssdm name="slt57"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:5 %rev58 = xor i1 %slt57, i1 1

]]></Node>
<StgValue><ssdm name="rev58"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge.loopexit:6 %select_ln30_1 = select i1 %icmp_ln31, i1 %rev58, i1 %rev52

]]></Node>
<StgValue><ssdm name="select_ln30_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:7 %tmp_2 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %add_ln30_1, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit:8 %icmp46 = icmp_ne  i30 %tmp_2, i30 0

]]></Node>
<StgValue><ssdm name="icmp46"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:9 %slt59 = icmp_slt  i32 %sub, i32 %zext_ln30

]]></Node>
<StgValue><ssdm name="slt59"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:10 %rev60 = xor i1 %slt59, i1 1

]]></Node>
<StgValue><ssdm name="rev60"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:11 %and_ln78_3 = and i1 %rev60, i1 %icmp46

]]></Node>
<StgValue><ssdm name="and_ln78_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge.loopexit:12 %select_ln30_2 = select i1 %icmp_ln31, i1 %and_ln78_3, i1 %and_ln78

]]></Node>
<StgValue><ssdm name="select_ln30_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge.loopexit:13 %zext_ln30_2 = zext i12 %select_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge.loopexit:14 %select_ln30_3 = select i1 %icmp_ln31, i31 %add_ln30_1, i31 %h

]]></Node>
<StgValue><ssdm name="select_ln30_3"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.loopexit:15 %zext_ln31 = zext i12 %select_ln30

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:18 %icmp_ln34 = icmp_slt  i32 %zext_ln30_2, i32 %image_w_read

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:19 %xor_ln34 = xor i1 %icmp_ln34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln34"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.loopexit:20 %or_ln34 = or i1 %xor_ln34, i1 %select_ln30_1

]]></Node>
<StgValue><ssdm name="or_ln34"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="or_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1">
<![CDATA[
:0 %empty = read i22 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A, i16 %stream_in_V_data_V, i2 %stream_in_V_keep_V, i2 %stream_in_V_strb_V, i1 %stream_in_V_user_V, i1 %stream_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="or_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="22">
<![CDATA[
:1 %input_stream_element_data_V = extractvalue i22 %empty

]]></Node>
<StgValue><ssdm name="input_stream_element_data_V"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:1 %line_buffer_V_1_addr = getelementptr i16 %line_buffer_V_1, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_addr"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="11">
<![CDATA[
.split.0:3 %line_buffer_V_1_load = load i11 %line_buffer_V_1_addr

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:5 %line_buffer_V_2_addr = getelementptr i16 %line_buffer_V_2, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_addr"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="11">
<![CDATA[
.split.0:6 %line_buffer_V_2_load = load i11 %line_buffer_V_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:8 %line_buffer_V_3_addr = getelementptr i16 %line_buffer_V_3, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="line_buffer_V_3_addr"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="11">
<![CDATA[
.split.0:9 %line_buffer_V_3_load = load i11 %line_buffer_V_3_addr

]]></Node>
<StgValue><ssdm name="line_buffer_V_3_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:11 %line_buffer_V_4_addr = getelementptr i16 %line_buffer_V_4, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="line_buffer_V_4_addr"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="11">
<![CDATA[
.split.0:12 %line_buffer_V_4_load = load i11 %line_buffer_V_4_addr

]]></Node>
<StgValue><ssdm name="line_buffer_V_4_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:151 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %select_ln30, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split.0:152 %icmp_ln78 = icmp_ne  i11 %tmp, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.0:153 %icmp_ln78_1 = icmp_slt  i32 %sub61, i32 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="icmp_ln78_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0:154 %xor_ln78 = xor i1 %icmp_ln78_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln78"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0:155 %and_ln78_2 = and i1 %icmp_ln78, i1 %xor_ln78

]]></Node>
<StgValue><ssdm name="and_ln78_2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.0:156 %and_ln78_1 = and i1 %and_ln78_2, i1 %select_ln30_2

]]></Node>
<StgValue><ssdm name="and_ln78_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.0:157 %br_ln78 = br i1 %and_ln78_1, void %_Z13KernelApplierPA5_7ap_uintILi16EE.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z13KernelApplierPA5_7ap_uintILi16EE.exit._crit_edge:0 %add_ln31 = add i12 %select_ln30, i12 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
_Z13KernelApplierPA5_7ap_uintILi16EE.exit._crit_edge:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_1_VITIS_LOOP_31_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit:16 %specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln31"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:17 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:21 %br_ln34 = br i1 %or_ln34, void, void %.split.0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="or_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void %.split.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.split.0:0 %input_stream_element_data_V_1 = phi i16 %input_stream_element_data_V, void, i16 0, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="input_stream_element_data_V_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:2 %line_buffer_V_0_addr = getelementptr i16 %line_buffer_V_0, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_addr"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="11">
<![CDATA[
.split.0:3 %line_buffer_V_1_load = load i11 %line_buffer_V_1_addr

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
.split.0:4 %store_ln40 = store i16 %line_buffer_V_1_load, i11 %line_buffer_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="11">
<![CDATA[
.split.0:6 %line_buffer_V_2_load = load i11 %line_buffer_V_2_addr

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_load"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split.0:7 %store_ln40 = store i16 %line_buffer_V_2_load, i11 %line_buffer_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="11">
<![CDATA[
.split.0:9 %line_buffer_V_3_load = load i11 %line_buffer_V_3_addr

]]></Node>
<StgValue><ssdm name="line_buffer_V_3_load"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split.0:10 %store_ln40 = store i16 %line_buffer_V_3_load, i11 %line_buffer_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="11">
<![CDATA[
.split.0:12 %line_buffer_V_4_load = load i11 %line_buffer_V_4_addr

]]></Node>
<StgValue><ssdm name="line_buffer_V_4_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split.0:13 %store_ln40 = store i16 %line_buffer_V_4_load, i11 %line_buffer_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split.0:14 %store_ln42 = store i16 %input_stream_element_data_V_1, i11 %line_buffer_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16">
<![CDATA[
.split.0:15 %sliding_window_V_0_1_load = load i16 %sliding_window_V_0_1

]]></Node>
<StgValue><ssdm name="sliding_window_V_0_1_load"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16">
<![CDATA[
.split.0:16 %sliding_window_V_0_2_load = load i16 %sliding_window_V_0_2

]]></Node>
<StgValue><ssdm name="sliding_window_V_0_2_load"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:17 %store_ln46 = store i16 %sliding_window_V_0_2_load, i16 %sliding_window_V_0_1

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16">
<![CDATA[
.split.0:18 %sliding_window_V_0_3_load = load i16 %sliding_window_V_0_3

]]></Node>
<StgValue><ssdm name="sliding_window_V_0_3_load"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:19 %store_ln46 = store i16 %sliding_window_V_0_3_load, i16 %sliding_window_V_0_2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16">
<![CDATA[
.split.0:20 %sliding_window_V_0_4_load = load i16 %sliding_window_V_0_4

]]></Node>
<StgValue><ssdm name="sliding_window_V_0_4_load"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:21 %store_ln46 = store i16 %sliding_window_V_0_4_load, i16 %sliding_window_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:22 %store_ln48 = store i16 %line_buffer_V_1_load, i16 %sliding_window_V_0_4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16">
<![CDATA[
.split.0:23 %sliding_window_V_1_1_load = load i16 %sliding_window_V_1_1

]]></Node>
<StgValue><ssdm name="sliding_window_V_1_1_load"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16">
<![CDATA[
.split.0:24 %sliding_window_V_1_2_load = load i16 %sliding_window_V_1_2

]]></Node>
<StgValue><ssdm name="sliding_window_V_1_2_load"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:25 %store_ln46 = store i16 %sliding_window_V_1_2_load, i16 %sliding_window_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16">
<![CDATA[
.split.0:26 %sliding_window_V_1_3_load = load i16 %sliding_window_V_1_3

]]></Node>
<StgValue><ssdm name="sliding_window_V_1_3_load"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:27 %store_ln46 = store i16 %sliding_window_V_1_3_load, i16 %sliding_window_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16">
<![CDATA[
.split.0:28 %sliding_window_V_1_4_load = load i16 %sliding_window_V_1_4

]]></Node>
<StgValue><ssdm name="sliding_window_V_1_4_load"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:29 %store_ln46 = store i16 %sliding_window_V_1_4_load, i16 %sliding_window_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:30 %store_ln48 = store i16 %line_buffer_V_2_load, i16 %sliding_window_V_1_4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16">
<![CDATA[
.split.0:31 %sliding_window_V_2_1_load = load i16 %sliding_window_V_2_1

]]></Node>
<StgValue><ssdm name="sliding_window_V_2_1_load"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16">
<![CDATA[
.split.0:32 %sliding_window_V_2_2_load = load i16 %sliding_window_V_2_2

]]></Node>
<StgValue><ssdm name="sliding_window_V_2_2_load"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:33 %store_ln46 = store i16 %sliding_window_V_2_2_load, i16 %sliding_window_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16">
<![CDATA[
.split.0:34 %sliding_window_V_2_3_load = load i16 %sliding_window_V_2_3

]]></Node>
<StgValue><ssdm name="sliding_window_V_2_3_load"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:35 %store_ln46 = store i16 %sliding_window_V_2_3_load, i16 %sliding_window_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16">
<![CDATA[
.split.0:36 %sliding_window_V_2_4_load = load i16 %sliding_window_V_2_4

]]></Node>
<StgValue><ssdm name="sliding_window_V_2_4_load"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:37 %store_ln46 = store i16 %sliding_window_V_2_4_load, i16 %sliding_window_V_2_3

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:38 %store_ln48 = store i16 %line_buffer_V_3_load, i16 %sliding_window_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16">
<![CDATA[
.split.0:39 %sliding_window_V_3_1_load = load i16 %sliding_window_V_3_1

]]></Node>
<StgValue><ssdm name="sliding_window_V_3_1_load"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16">
<![CDATA[
.split.0:40 %sliding_window_V_3_2_load = load i16 %sliding_window_V_3_2

]]></Node>
<StgValue><ssdm name="sliding_window_V_3_2_load"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:41 %store_ln46 = store i16 %sliding_window_V_3_2_load, i16 %sliding_window_V_3_1

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16">
<![CDATA[
.split.0:42 %sliding_window_V_3_3_load = load i16 %sliding_window_V_3_3

]]></Node>
<StgValue><ssdm name="sliding_window_V_3_3_load"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:43 %store_ln46 = store i16 %sliding_window_V_3_3_load, i16 %sliding_window_V_3_2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16">
<![CDATA[
.split.0:44 %sliding_window_V_3_4_load = load i16 %sliding_window_V_3_4

]]></Node>
<StgValue><ssdm name="sliding_window_V_3_4_load"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:45 %store_ln46 = store i16 %sliding_window_V_3_4_load, i16 %sliding_window_V_3_3

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:46 %store_ln48 = store i16 %line_buffer_V_4_load, i16 %sliding_window_V_3_4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16">
<![CDATA[
.split.0:47 %sliding_window_V_4_1_load = load i16 %sliding_window_V_4_1

]]></Node>
<StgValue><ssdm name="sliding_window_V_4_1_load"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16">
<![CDATA[
.split.0:48 %sliding_window_V_4_2_load = load i16 %sliding_window_V_4_2

]]></Node>
<StgValue><ssdm name="sliding_window_V_4_2_load"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:49 %store_ln46 = store i16 %sliding_window_V_4_2_load, i16 %sliding_window_V_4_1

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16">
<![CDATA[
.split.0:50 %sliding_window_V_4_3_load = load i16 %sliding_window_V_4_3

]]></Node>
<StgValue><ssdm name="sliding_window_V_4_3_load"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:51 %store_ln46 = store i16 %sliding_window_V_4_3_load, i16 %sliding_window_V_4_2

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16">
<![CDATA[
.split.0:52 %sliding_window_V_4_4_load = load i16 %sliding_window_V_4_4

]]></Node>
<StgValue><ssdm name="sliding_window_V_4_4_load"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:53 %store_ln46 = store i16 %sliding_window_V_4_4_load, i16 %sliding_window_V_4_3

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split.0:54 %store_ln48 = store i16 %input_stream_element_data_V_1, i16 %sliding_window_V_4_4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.split.0:55 %shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %sliding_window_V_0_1_load, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="21" op_0_bw="19">
<![CDATA[
.split.0:56 %zext_ln215 = zext i19 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.split.0:57 %shl_ln1345_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_0_2_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_1"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="22" op_0_bw="20">
<![CDATA[
.split.0:58 %zext_ln215_1 = zext i20 %shl_ln1345_1

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.split.0:59 %shl_ln1345_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_0_3_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_2"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="21" op_0_bw="20">
<![CDATA[
.split.0:60 %zext_ln215_2 = zext i20 %shl_ln1345_2

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.split.0:61 %shl_ln1345_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_0_4_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_3"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="22" op_0_bw="20">
<![CDATA[
.split.0:62 %zext_ln215_3 = zext i20 %shl_ln1345_3

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.split.0:63 %shl_ln1345_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %line_buffer_V_1_load, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_4"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="21" op_0_bw="19">
<![CDATA[
.split.0:64 %zext_ln215_4 = zext i19 %shl_ln1345_4

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.split.0:65 %shl_ln1345_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_1_1_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_5"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="21" op_0_bw="20">
<![CDATA[
.split.0:66 %zext_ln215_5 = zext i20 %shl_ln1345_5

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.split.0:67 %shl_ln1345_6 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_1_2_load, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_6"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="23" op_0_bw="21">
<![CDATA[
.split.0:68 %zext_ln215_6 = zext i21 %shl_ln1345_6

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.split.0:69 %shl_ln1345_7 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_1_3_load, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_7"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="22" op_0_bw="21">
<![CDATA[
.split.0:70 %zext_ln215_7 = zext i21 %shl_ln1345_7

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.split.0:71 %shl_ln1345_8 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_1_4_load, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_8"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="22" op_0_bw="21">
<![CDATA[
.split.0:72 %zext_ln215_8 = zext i21 %shl_ln1345_8

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.split.0:73 %shl_ln1345_9 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %line_buffer_V_2_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_9"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="22" op_0_bw="20">
<![CDATA[
.split.0:74 %zext_ln215_9 = zext i20 %shl_ln1345_9

]]></Node>
<StgValue><ssdm name="zext_ln215_9"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.split.0:75 %shl_ln1345_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_2_1_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_s"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="22" op_0_bw="20">
<![CDATA[
.split.0:76 %zext_ln215_10 = zext i20 %shl_ln1345_s

]]></Node>
<StgValue><ssdm name="zext_ln215_10"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.split.0:77 %shl_ln1345_10 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_2_2_load, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_10"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="22" op_0_bw="21">
<![CDATA[
.split.0:78 %zext_ln215_11 = zext i21 %shl_ln1345_10

]]></Node>
<StgValue><ssdm name="zext_ln215_11"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.split.0:79 %shl_ln1345_11 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_2_3_load, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_11"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="23" op_0_bw="21">
<![CDATA[
.split.0:80 %zext_ln215_12 = zext i21 %shl_ln1345_11

]]></Node>
<StgValue><ssdm name="zext_ln215_12"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.split.0:81 %shl_ln1345_12 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_2_4_load, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_12"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="22" op_0_bw="21">
<![CDATA[
.split.0:82 %zext_ln215_13 = zext i21 %shl_ln1345_12

]]></Node>
<StgValue><ssdm name="zext_ln215_13"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.split.0:83 %shl_ln1345_13 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %line_buffer_V_3_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_13"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="22" op_0_bw="20">
<![CDATA[
.split.0:84 %zext_ln215_14 = zext i20 %shl_ln1345_13

]]></Node>
<StgValue><ssdm name="zext_ln215_14"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.split.0:85 %shl_ln1345_14 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_3_1_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_14"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="23" op_0_bw="20">
<![CDATA[
.split.0:86 %zext_ln215_15 = zext i20 %shl_ln1345_14

]]></Node>
<StgValue><ssdm name="zext_ln215_15"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.split.0:87 %shl_ln1345_15 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_3_2_load, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_15"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="22" op_0_bw="21">
<![CDATA[
.split.0:88 %zext_ln215_16 = zext i21 %shl_ln1345_15

]]></Node>
<StgValue><ssdm name="zext_ln215_16"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.split.0:89 %shl_ln1345_16 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_3_3_load, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_16"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="22" op_0_bw="21">
<![CDATA[
.split.0:90 %zext_ln215_17 = zext i21 %shl_ln1345_16

]]></Node>
<StgValue><ssdm name="zext_ln215_17"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.split.0:91 %shl_ln1345_17 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %sliding_window_V_3_4_load, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_17"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="22" op_0_bw="21">
<![CDATA[
.split.0:92 %zext_ln215_18 = zext i21 %shl_ln1345_17

]]></Node>
<StgValue><ssdm name="zext_ln215_18"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.split.0:93 %shl_ln1345_18 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %line_buffer_V_4_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_18"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="21" op_0_bw="20">
<![CDATA[
.split.0:94 %zext_ln215_19 = zext i20 %shl_ln1345_18

]]></Node>
<StgValue><ssdm name="zext_ln215_19"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.split.0:95 %shl_ln1345_19 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %sliding_window_V_4_1_load, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_19"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="21" op_0_bw="19">
<![CDATA[
.split.0:96 %zext_ln215_20 = zext i19 %shl_ln1345_19

]]></Node>
<StgValue><ssdm name="zext_ln215_20"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.split.0:97 %shl_ln1345_20 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_4_2_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_20"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="21" op_0_bw="20">
<![CDATA[
.split.0:98 %zext_ln215_21 = zext i20 %shl_ln1345_20

]]></Node>
<StgValue><ssdm name="zext_ln215_21"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.split.0:99 %shl_ln1345_21 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_4_3_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_21"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="21" op_0_bw="20">
<![CDATA[
.split.0:100 %zext_ln215_22 = zext i20 %shl_ln1345_21

]]></Node>
<StgValue><ssdm name="zext_ln215_22"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.split.0:101 %shl_ln1345_22 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %sliding_window_V_4_4_load, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_22"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="21" op_0_bw="20">
<![CDATA[
.split.0:102 %zext_ln215_23 = zext i20 %shl_ln1345_22

]]></Node>
<StgValue><ssdm name="zext_ln215_23"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.split.0:103 %shl_ln1345_23 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %input_stream_element_data_V_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1345_23"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="21" op_0_bw="19">
<![CDATA[
.split.0:104 %zext_ln691 = zext i19 %shl_ln1345_23

]]></Node>
<StgValue><ssdm name="zext_ln691"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split.0:105 %add_ln691 = add i21 %zext_ln215, i21 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="22" op_0_bw="21">
<![CDATA[
.split.0:106 %zext_ln691_1 = zext i21 %add_ln691

]]></Node>
<StgValue><ssdm name="zext_ln691_1"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split.0:107 %add_ln691_1 = add i22 %zext_ln691_1, i22 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln691_1"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="23" op_0_bw="22">
<![CDATA[
.split.0:108 %zext_ln691_2 = zext i22 %add_ln691_1

]]></Node>
<StgValue><ssdm name="zext_ln691_2"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split.0:109 %add_ln691_2 = add i21 %zext_ln215_4, i21 %zext_ln215_5

]]></Node>
<StgValue><ssdm name="add_ln691_2"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="22" op_0_bw="21">
<![CDATA[
.split.0:110 %zext_ln691_3 = zext i21 %add_ln691_2

]]></Node>
<StgValue><ssdm name="zext_ln691_3"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split.0:111 %add_ln691_3 = add i22 %zext_ln691_3, i22 %zext_ln215_3

]]></Node>
<StgValue><ssdm name="add_ln691_3"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="23" op_0_bw="22">
<![CDATA[
.split.0:112 %zext_ln691_4 = zext i22 %add_ln691_3

]]></Node>
<StgValue><ssdm name="zext_ln691_4"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0:113 %add_ln691_4 = add i23 %zext_ln691_4, i23 %zext_ln691_2

]]></Node>
<StgValue><ssdm name="add_ln691_4"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split.0:115 %add_ln691_5 = add i22 %zext_ln215_7, i22 %zext_ln215_8

]]></Node>
<StgValue><ssdm name="add_ln691_5"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="22">
<![CDATA[
.split.0:116 %zext_ln691_6 = zext i22 %add_ln691_5

]]></Node>
<StgValue><ssdm name="zext_ln691_6"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0:117 %add_ln691_6 = add i23 %zext_ln691_6, i23 %zext_ln215_6

]]></Node>
<StgValue><ssdm name="add_ln691_6"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split.0:119 %add_ln691_7 = add i22 %zext_ln215_10, i22 %zext_ln215_11

]]></Node>
<StgValue><ssdm name="add_ln691_7"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split.0:120 %add_ln691_8 = add i22 %add_ln691_7, i22 %zext_ln215_9

]]></Node>
<StgValue><ssdm name="add_ln691_8"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split.0:125 %add_ln691_11 = add i22 %zext_ln215_13, i22 %zext_ln215_14

]]></Node>
<StgValue><ssdm name="add_ln691_11"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="23" op_0_bw="22">
<![CDATA[
.split.0:126 %zext_ln691_10 = zext i22 %add_ln691_11

]]></Node>
<StgValue><ssdm name="zext_ln691_10"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0:127 %add_ln691_12 = add i23 %zext_ln691_10, i23 %zext_ln215_12

]]></Node>
<StgValue><ssdm name="add_ln691_12"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="23">
<![CDATA[
.split.0:128 %zext_ln691_11 = zext i23 %add_ln691_12

]]></Node>
<StgValue><ssdm name="zext_ln691_11"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split.0:129 %add_ln691_13 = add i22 %zext_ln215_16, i22 %zext_ln215_17

]]></Node>
<StgValue><ssdm name="add_ln691_13"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="23" op_0_bw="22">
<![CDATA[
.split.0:130 %zext_ln691_12 = zext i22 %add_ln691_13

]]></Node>
<StgValue><ssdm name="zext_ln691_12"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0:131 %add_ln691_14 = add i23 %zext_ln691_12, i23 %zext_ln215_15

]]></Node>
<StgValue><ssdm name="add_ln691_14"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="23">
<![CDATA[
.split.0:132 %zext_ln691_13 = zext i23 %add_ln691_14

]]></Node>
<StgValue><ssdm name="zext_ln691_13"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0:133 %add_ln691_15 = add i24 %zext_ln691_13, i24 %zext_ln691_11

]]></Node>
<StgValue><ssdm name="add_ln691_15"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split.0:135 %add_ln691_16 = add i21 %zext_ln215_19, i21 %zext_ln215_20

]]></Node>
<StgValue><ssdm name="add_ln691_16"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="22" op_0_bw="21">
<![CDATA[
.split.0:136 %zext_ln691_15 = zext i21 %add_ln691_16

]]></Node>
<StgValue><ssdm name="zext_ln691_15"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split.0:137 %add_ln691_17 = add i22 %zext_ln691_15, i22 %zext_ln215_18

]]></Node>
<StgValue><ssdm name="add_ln691_17"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="23" op_0_bw="22">
<![CDATA[
.split.0:138 %zext_ln691_16 = zext i22 %add_ln691_17

]]></Node>
<StgValue><ssdm name="zext_ln691_16"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split.0:139 %add_ln691_18 = add i21 %zext_ln215_21, i21 %zext_ln215_22

]]></Node>
<StgValue><ssdm name="add_ln691_18"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="22" op_0_bw="21">
<![CDATA[
.split.0:140 %zext_ln691_17 = zext i21 %add_ln691_18

]]></Node>
<StgValue><ssdm name="zext_ln691_17"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split.0:141 %add_ln691_19 = add i21 %zext_ln215_23, i21 %zext_ln691

]]></Node>
<StgValue><ssdm name="add_ln691_19"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="22" op_0_bw="21">
<![CDATA[
.split.0:142 %zext_ln691_18 = zext i21 %add_ln691_19

]]></Node>
<StgValue><ssdm name="zext_ln691_18"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.split.0:143 %add_ln691_20 = add i22 %zext_ln691_18, i22 %zext_ln691_17

]]></Node>
<StgValue><ssdm name="add_ln691_20"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="23" op_0_bw="22">
<![CDATA[
.split.0:144 %zext_ln691_19 = zext i22 %add_ln691_20

]]></Node>
<StgValue><ssdm name="zext_ln691_19"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split.0:145 %add_ln691_21 = add i23 %zext_ln691_19, i23 %zext_ln691_16

]]></Node>
<StgValue><ssdm name="add_ln691_21"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="23">
<![CDATA[
.split.0:114 %zext_ln691_5 = zext i23 %add_ln691_4

]]></Node>
<StgValue><ssdm name="zext_ln691_5"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="23">
<![CDATA[
.split.0:118 %zext_ln691_7 = zext i23 %add_ln691_6

]]></Node>
<StgValue><ssdm name="zext_ln691_7"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="22">
<![CDATA[
.split.0:121 %zext_ln691_8 = zext i22 %add_ln691_8

]]></Node>
<StgValue><ssdm name="zext_ln691_8"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0:122 %add_ln691_9 = add i24 %zext_ln691_8, i24 %zext_ln691_7

]]></Node>
<StgValue><ssdm name="add_ln691_9"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split.0:123 %add_ln691_10 = add i24 %add_ln691_9, i24 %zext_ln691_5

]]></Node>
<StgValue><ssdm name="add_ln691_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="25" op_0_bw="24">
<![CDATA[
.split.0:124 %zext_ln691_9 = zext i24 %add_ln691_10

]]></Node>
<StgValue><ssdm name="zext_ln691_9"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="25" op_0_bw="24">
<![CDATA[
.split.0:134 %zext_ln691_14 = zext i24 %add_ln691_15

]]></Node>
<StgValue><ssdm name="zext_ln691_14"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="25" op_0_bw="23">
<![CDATA[
.split.0:146 %zext_ln691_20 = zext i23 %add_ln691_21

]]></Node>
<StgValue><ssdm name="zext_ln691_20"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split.0:147 %add_ln691_22 = add i25 %zext_ln691_20, i25 %zext_ln691_14

]]></Node>
<StgValue><ssdm name="add_ln691_22"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.split.0:148 %add_ln691_23 = add i25 %add_ln691_22, i25 %zext_ln691_9

]]></Node>
<StgValue><ssdm name="add_ln691_23"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.0:149 %kernel_output_V = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %add_ln691_23, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="kernel_output_V"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="15">
<![CDATA[
.split.0:150 %zext_ln358 = zext i15 %kernel_output_V

]]></Node>
<StgValue><ssdm name="zext_ln358"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="16" op_7_bw="2" op_8_bw="2" op_9_bw="1" op_10_bw="1">
<![CDATA[
:0 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A, i16 %stream_out_V_data_V, i2 %stream_out_V_keep_V, i2 %stream_out_V_strb_V, i1 %stream_out_V_user_V, i1 %stream_out_V_last_V, i16 %zext_ln358, i2 0, i2 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln80 = br void %_Z13KernelApplierPA5_7ap_uintILi16EE.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0">
<![CDATA[
._crit_edge124.loopexit:0 %ret_ln83 = ret

]]></Node>
<StgValue><ssdm name="ret_ln83"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
