# 👨‍💻 About Me  

## 🚀 Digital Design & FPGA Engineer | Embedded Systems & Networking Enthusiast  

👋 Hi, I’m **Ziad Alaa Anis** ([@ziad-1544](https://github.com/ziad-1544)), an **FPGA Digital Design & Verification Engineer** passionate about **RTL design, functional verification, and FPGA prototyping**. I specialize in **high-performance digital systems**, focusing on **synthesis, timing analysis, and verification methodologies**.  

### ⚡ Digital Design & FPGA Expertise  
- 🎛 **RTL Design & FPGA Prototyping**: Strong grasp of **Digital Design, Synthesis, and Netlist Generation**.  
- 💾 **Hardware Description Languages**: Skilled in **Verilog & SystemVerilog**, with expertise in **Assertion-Based Verification (SVA)** and **Functional Coverage**.  
- 🏗 **Design & Implementation**: Developed **DSP Speranta 6** and designed an **SPI module with a single-port RAM**.  
- 🛠 **FPGA Toolchain & Verification**: Proficient in **Siemens Questa Sim/Formal**, **Vivado**, and **UVM-Based Verification**.  
- ⏳ **Timing & Debugging**: Experienced in **CDC, RDC, Static Timing Analysis (STA)**, and FPGA partitioning.  
- 🔋 **Low Power & Optimization**: Familiar with **low power design techniques** for efficient FPGA implementations.  

### 🔍 Additional Technical Skills  
- 🔗 **Embedded Systems**: Developed a **Clinic Management System** using **Embedded C**, implementing linked lists for efficient data handling.  
- 🌐 **Networking & Systems**: Led a **network workshop graduation project**, configuring routers, switches, DHCP servers, and subnetting for a complete company setup.  
- 🎮 **Git & Version Control**: Conducted a **version control session at Semicolon Club**, creating an interactive **Git-based treasure hunt**.  
- 🚗 **Hardware Projects**: Built an **RC car with obstacle avoidance**, integrating sensors and microcontrollers.  

📫 **Let's Connect!** Check out my projects and feel free to reach out! 🚀  
