// Seed: 1396085212
module module_0 (
    output wand id_0,
    output supply0 id_1
);
  logic id_3;
  logic id_4;
  ;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    output wire id_4#(.id_7("")),
    output supply0 id_5
);
  assign id_5 = (id_2);
  module_0 modCall_1 (
      id_4,
      id_5
  );
  logic id_8 = (1);
endmodule
module module_2 ();
  wire id_1;
endmodule
module module_3 #(
    parameter id_7 = 32'd41
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  inout wire id_8;
  output wire _id_7;
  output wire id_6;
  module_2 modCall_1 ();
  output wire id_5;
  input wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  logic id_9;
  logic [id_7 : "" |  -1] id_10;
  assign id_3[-1] = -1;
endmodule
