// Seed: 3014629599
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input supply1 id_2
);
  tri0 id_4;
  assign id_0 = -1'b0;
  assign id_4 = -1;
  logic id_5;
  ;
  assign id_0 = 1;
  wire [1 : 1] id_6;
  wire id_7;
  wire id_8;
  ;
  id_9 :
  assert property (@(id_7 or posedge -1) -1)
  else;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    input supply1 id_2,
    input wand id_3
);
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3
  );
endmodule
