HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:dlatch
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal y; possible missing assignment in an if or case statement.||dlatch.srr(24);liberoaction://cross_probe/hdl/file/'C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch\synthesis\dlatch.srr'/linenumber/24||dlatch.vhd(33);liberoaction://cross_probe/hdl/file/'C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch\hdl\dlatch.vhd'/linenumber/33
Implementation;Synthesis|| MT530 ||@W:Found inferred clock dlatch|enable which controls 1 sequential elements including y. This clock has no specified timing constraint which may adversely impact design performance. ||dlatch.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch\synthesis\dlatch.srr'/linenumber/101||dlatch.vhd(33);liberoaction://cross_probe/hdl/file/'c:\users\yash umale\documents\8th sem\final year project\phase 2\source code\usb-superspeed-data-acquisition\phase 2\technology independent coding styles\libero soc projects\dlatch\hdl\dlatch.vhd'/linenumber/33
Implementation;Synthesis|| MT420 ||@W:Found inferred clock dlatch|enable with period 10.00ns. Please declare a user-defined clock on object "p:enable"||dlatch.srr(227);liberoaction://cross_probe/hdl/file/'C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch\synthesis\dlatch.srr'/linenumber/227||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||dlatch.srr(243);liberoaction://cross_probe/hdl/file/'C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch\synthesis\dlatch.srr'/linenumber/243||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||dlatch.srr(245);liberoaction://cross_probe/hdl/file/'C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch\synthesis\dlatch.srr'/linenumber/245||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||dlatch.srr(260);liberoaction://cross_probe/hdl/file/'C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DLatch\synthesis\dlatch.srr'/linenumber/260||null;null
