<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsGenRegisterInfo.inc source code [llvm/build/lib/Target/Mips/MipsGenRegisterInfo.inc] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::Mips::RegisterPressureSets "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/Mips/MipsGenRegisterInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsGenRegisterInfo.inc.html'>MipsGenRegisterInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Target Register Enum Values                                                *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsMCTargetDesc.h.html#55" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/Mips/MCTargetDesc/MipsMCTargetDesc.h.html#55" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><b>class</b> <a class="type" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass" id="llvm::MCRegisterClass">MCRegisterClass</a>;</td></tr>
<tr><th id="16">16</th><td><b>extern</b> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass">MCRegisterClass</a> <dfn class="decl" id="llvm::MipsMCRegisterClasses" title='llvm::MipsMCRegisterClasses' data-ref="llvm::MipsMCRegisterClasses" data-ref-filename="llvm..MipsMCRegisterClasses">MipsMCRegisterClasses</dfn>[];</td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>namespace</b> <span class="namespace">Mips</span> {</td></tr>
<tr><th id="19">19</th><td><b>enum</b> {</td></tr>
<tr><th id="20">20</th><td>  <dfn class="enum" id="llvm::Mips::NoRegister" title='llvm::Mips::NoRegister' data-ref="llvm::Mips::NoRegister" data-ref-filename="llvm..Mips..NoRegister">NoRegister</dfn>,</td></tr>
<tr><th id="21">21</th><td>  <dfn class="enum" id="llvm::Mips::AT" title='llvm::Mips::AT' data-ref="llvm::Mips::AT" data-ref-filename="llvm..Mips..AT">AT</dfn> = <var>1</var>,</td></tr>
<tr><th id="22">22</th><td>  <dfn class="enum" id="llvm::Mips::DSPCCond" title='llvm::Mips::DSPCCond' data-ref="llvm::Mips::DSPCCond" data-ref-filename="llvm..Mips..DSPCCond">DSPCCond</dfn> = <var>2</var>,</td></tr>
<tr><th id="23">23</th><td>  <dfn class="enum" id="llvm::Mips::DSPCarry" title='llvm::Mips::DSPCarry' data-ref="llvm::Mips::DSPCarry" data-ref-filename="llvm..Mips..DSPCarry">DSPCarry</dfn> = <var>3</var>,</td></tr>
<tr><th id="24">24</th><td>  <dfn class="enum" id="llvm::Mips::DSPEFI" title='llvm::Mips::DSPEFI' data-ref="llvm::Mips::DSPEFI" data-ref-filename="llvm..Mips..DSPEFI">DSPEFI</dfn> = <var>4</var>,</td></tr>
<tr><th id="25">25</th><td>  <dfn class="enum" id="llvm::Mips::DSPOutFlag" title='llvm::Mips::DSPOutFlag' data-ref="llvm::Mips::DSPOutFlag" data-ref-filename="llvm..Mips..DSPOutFlag">DSPOutFlag</dfn> = <var>5</var>,</td></tr>
<tr><th id="26">26</th><td>  <dfn class="enum" id="llvm::Mips::DSPPos" title='llvm::Mips::DSPPos' data-ref="llvm::Mips::DSPPos" data-ref-filename="llvm..Mips..DSPPos">DSPPos</dfn> = <var>6</var>,</td></tr>
<tr><th id="27">27</th><td>  <dfn class="enum" id="llvm::Mips::DSPSCount" title='llvm::Mips::DSPSCount' data-ref="llvm::Mips::DSPSCount" data-ref-filename="llvm..Mips..DSPSCount">DSPSCount</dfn> = <var>7</var>,</td></tr>
<tr><th id="28">28</th><td>  <dfn class="enum" id="llvm::Mips::FP" title='llvm::Mips::FP' data-ref="llvm::Mips::FP" data-ref-filename="llvm..Mips..FP">FP</dfn> = <var>8</var>,</td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::Mips::GP" title='llvm::Mips::GP' data-ref="llvm::Mips::GP" data-ref-filename="llvm..Mips..GP">GP</dfn> = <var>9</var>,</td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="llvm::Mips::MSAAccess" title='llvm::Mips::MSAAccess' data-ref="llvm::Mips::MSAAccess" data-ref-filename="llvm..Mips..MSAAccess">MSAAccess</dfn> = <var>10</var>,</td></tr>
<tr><th id="31">31</th><td>  <dfn class="enum" id="llvm::Mips::MSACSR" title='llvm::Mips::MSACSR' data-ref="llvm::Mips::MSACSR" data-ref-filename="llvm..Mips..MSACSR">MSACSR</dfn> = <var>11</var>,</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::Mips::MSAIR" title='llvm::Mips::MSAIR' data-ref="llvm::Mips::MSAIR" data-ref-filename="llvm..Mips..MSAIR">MSAIR</dfn> = <var>12</var>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::Mips::MSAMap" title='llvm::Mips::MSAMap' data-ref="llvm::Mips::MSAMap" data-ref-filename="llvm..Mips..MSAMap">MSAMap</dfn> = <var>13</var>,</td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::Mips::MSAModify" title='llvm::Mips::MSAModify' data-ref="llvm::Mips::MSAModify" data-ref-filename="llvm..Mips..MSAModify">MSAModify</dfn> = <var>14</var>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::Mips::MSARequest" title='llvm::Mips::MSARequest' data-ref="llvm::Mips::MSARequest" data-ref-filename="llvm..Mips..MSARequest">MSARequest</dfn> = <var>15</var>,</td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="llvm::Mips::MSASave" title='llvm::Mips::MSASave' data-ref="llvm::Mips::MSASave" data-ref-filename="llvm..Mips..MSASave">MSASave</dfn> = <var>16</var>,</td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="llvm::Mips::MSAUnmap" title='llvm::Mips::MSAUnmap' data-ref="llvm::Mips::MSAUnmap" data-ref-filename="llvm..Mips..MSAUnmap">MSAUnmap</dfn> = <var>17</var>,</td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="llvm::Mips::PC" title='llvm::Mips::PC' data-ref="llvm::Mips::PC" data-ref-filename="llvm..Mips..PC">PC</dfn> = <var>18</var>,</td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::Mips::RA" title='llvm::Mips::RA' data-ref="llvm::Mips::RA" data-ref-filename="llvm..Mips..RA">RA</dfn> = <var>19</var>,</td></tr>
<tr><th id="40">40</th><td>  <dfn class="enum" id="llvm::Mips::SP" title='llvm::Mips::SP' data-ref="llvm::Mips::SP" data-ref-filename="llvm..Mips..SP">SP</dfn> = <var>20</var>,</td></tr>
<tr><th id="41">41</th><td>  <dfn class="enum" id="llvm::Mips::ZERO" title='llvm::Mips::ZERO' data-ref="llvm::Mips::ZERO" data-ref-filename="llvm..Mips..ZERO">ZERO</dfn> = <var>21</var>,</td></tr>
<tr><th id="42">42</th><td>  <dfn class="enum" id="llvm::Mips::A0" title='llvm::Mips::A0' data-ref="llvm::Mips::A0" data-ref-filename="llvm..Mips..A0">A0</dfn> = <var>22</var>,</td></tr>
<tr><th id="43">43</th><td>  <dfn class="enum" id="llvm::Mips::A1" title='llvm::Mips::A1' data-ref="llvm::Mips::A1" data-ref-filename="llvm..Mips..A1">A1</dfn> = <var>23</var>,</td></tr>
<tr><th id="44">44</th><td>  <dfn class="enum" id="llvm::Mips::A2" title='llvm::Mips::A2' data-ref="llvm::Mips::A2" data-ref-filename="llvm..Mips..A2">A2</dfn> = <var>24</var>,</td></tr>
<tr><th id="45">45</th><td>  <dfn class="enum" id="llvm::Mips::A3" title='llvm::Mips::A3' data-ref="llvm::Mips::A3" data-ref-filename="llvm..Mips..A3">A3</dfn> = <var>25</var>,</td></tr>
<tr><th id="46">46</th><td>  <dfn class="enum" id="llvm::Mips::AC0" title='llvm::Mips::AC0' data-ref="llvm::Mips::AC0" data-ref-filename="llvm..Mips..AC0">AC0</dfn> = <var>26</var>,</td></tr>
<tr><th id="47">47</th><td>  <dfn class="enum" id="llvm::Mips::AC1" title='llvm::Mips::AC1' data-ref="llvm::Mips::AC1" data-ref-filename="llvm..Mips..AC1">AC1</dfn> = <var>27</var>,</td></tr>
<tr><th id="48">48</th><td>  <dfn class="enum" id="llvm::Mips::AC2" title='llvm::Mips::AC2' data-ref="llvm::Mips::AC2" data-ref-filename="llvm..Mips..AC2">AC2</dfn> = <var>28</var>,</td></tr>
<tr><th id="49">49</th><td>  <dfn class="enum" id="llvm::Mips::AC3" title='llvm::Mips::AC3' data-ref="llvm::Mips::AC3" data-ref-filename="llvm..Mips..AC3">AC3</dfn> = <var>29</var>,</td></tr>
<tr><th id="50">50</th><td>  <dfn class="enum" id="llvm::Mips::AT_64" title='llvm::Mips::AT_64' data-ref="llvm::Mips::AT_64" data-ref-filename="llvm..Mips..AT_64">AT_64</dfn> = <var>30</var>,</td></tr>
<tr><th id="51">51</th><td>  <dfn class="enum" id="llvm::Mips::COP00" title='llvm::Mips::COP00' data-ref="llvm::Mips::COP00" data-ref-filename="llvm..Mips..COP00">COP00</dfn> = <var>31</var>,</td></tr>
<tr><th id="52">52</th><td>  <dfn class="enum" id="llvm::Mips::COP01" title='llvm::Mips::COP01' data-ref="llvm::Mips::COP01" data-ref-filename="llvm..Mips..COP01">COP01</dfn> = <var>32</var>,</td></tr>
<tr><th id="53">53</th><td>  <dfn class="enum" id="llvm::Mips::COP02" title='llvm::Mips::COP02' data-ref="llvm::Mips::COP02" data-ref-filename="llvm..Mips..COP02">COP02</dfn> = <var>33</var>,</td></tr>
<tr><th id="54">54</th><td>  <dfn class="enum" id="llvm::Mips::COP03" title='llvm::Mips::COP03' data-ref="llvm::Mips::COP03" data-ref-filename="llvm..Mips..COP03">COP03</dfn> = <var>34</var>,</td></tr>
<tr><th id="55">55</th><td>  <dfn class="enum" id="llvm::Mips::COP04" title='llvm::Mips::COP04' data-ref="llvm::Mips::COP04" data-ref-filename="llvm..Mips..COP04">COP04</dfn> = <var>35</var>,</td></tr>
<tr><th id="56">56</th><td>  <dfn class="enum" id="llvm::Mips::COP05" title='llvm::Mips::COP05' data-ref="llvm::Mips::COP05" data-ref-filename="llvm..Mips..COP05">COP05</dfn> = <var>36</var>,</td></tr>
<tr><th id="57">57</th><td>  <dfn class="enum" id="llvm::Mips::COP06" title='llvm::Mips::COP06' data-ref="llvm::Mips::COP06" data-ref-filename="llvm..Mips..COP06">COP06</dfn> = <var>37</var>,</td></tr>
<tr><th id="58">58</th><td>  <dfn class="enum" id="llvm::Mips::COP07" title='llvm::Mips::COP07' data-ref="llvm::Mips::COP07" data-ref-filename="llvm..Mips..COP07">COP07</dfn> = <var>38</var>,</td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="llvm::Mips::COP08" title='llvm::Mips::COP08' data-ref="llvm::Mips::COP08" data-ref-filename="llvm..Mips..COP08">COP08</dfn> = <var>39</var>,</td></tr>
<tr><th id="60">60</th><td>  <dfn class="enum" id="llvm::Mips::COP09" title='llvm::Mips::COP09' data-ref="llvm::Mips::COP09" data-ref-filename="llvm..Mips..COP09">COP09</dfn> = <var>40</var>,</td></tr>
<tr><th id="61">61</th><td>  <dfn class="enum" id="llvm::Mips::COP20" title='llvm::Mips::COP20' data-ref="llvm::Mips::COP20" data-ref-filename="llvm..Mips..COP20">COP20</dfn> = <var>41</var>,</td></tr>
<tr><th id="62">62</th><td>  <dfn class="enum" id="llvm::Mips::COP21" title='llvm::Mips::COP21' data-ref="llvm::Mips::COP21" data-ref-filename="llvm..Mips..COP21">COP21</dfn> = <var>42</var>,</td></tr>
<tr><th id="63">63</th><td>  <dfn class="enum" id="llvm::Mips::COP22" title='llvm::Mips::COP22' data-ref="llvm::Mips::COP22" data-ref-filename="llvm..Mips..COP22">COP22</dfn> = <var>43</var>,</td></tr>
<tr><th id="64">64</th><td>  <dfn class="enum" id="llvm::Mips::COP23" title='llvm::Mips::COP23' data-ref="llvm::Mips::COP23" data-ref-filename="llvm..Mips..COP23">COP23</dfn> = <var>44</var>,</td></tr>
<tr><th id="65">65</th><td>  <dfn class="enum" id="llvm::Mips::COP24" title='llvm::Mips::COP24' data-ref="llvm::Mips::COP24" data-ref-filename="llvm..Mips..COP24">COP24</dfn> = <var>45</var>,</td></tr>
<tr><th id="66">66</th><td>  <dfn class="enum" id="llvm::Mips::COP25" title='llvm::Mips::COP25' data-ref="llvm::Mips::COP25" data-ref-filename="llvm..Mips..COP25">COP25</dfn> = <var>46</var>,</td></tr>
<tr><th id="67">67</th><td>  <dfn class="enum" id="llvm::Mips::COP26" title='llvm::Mips::COP26' data-ref="llvm::Mips::COP26" data-ref-filename="llvm..Mips..COP26">COP26</dfn> = <var>47</var>,</td></tr>
<tr><th id="68">68</th><td>  <dfn class="enum" id="llvm::Mips::COP27" title='llvm::Mips::COP27' data-ref="llvm::Mips::COP27" data-ref-filename="llvm..Mips..COP27">COP27</dfn> = <var>48</var>,</td></tr>
<tr><th id="69">69</th><td>  <dfn class="enum" id="llvm::Mips::COP28" title='llvm::Mips::COP28' data-ref="llvm::Mips::COP28" data-ref-filename="llvm..Mips..COP28">COP28</dfn> = <var>49</var>,</td></tr>
<tr><th id="70">70</th><td>  <dfn class="enum" id="llvm::Mips::COP29" title='llvm::Mips::COP29' data-ref="llvm::Mips::COP29" data-ref-filename="llvm..Mips..COP29">COP29</dfn> = <var>50</var>,</td></tr>
<tr><th id="71">71</th><td>  <dfn class="enum" id="llvm::Mips::COP30" title='llvm::Mips::COP30' data-ref="llvm::Mips::COP30" data-ref-filename="llvm..Mips..COP30">COP30</dfn> = <var>51</var>,</td></tr>
<tr><th id="72">72</th><td>  <dfn class="enum" id="llvm::Mips::COP31" title='llvm::Mips::COP31' data-ref="llvm::Mips::COP31" data-ref-filename="llvm..Mips..COP31">COP31</dfn> = <var>52</var>,</td></tr>
<tr><th id="73">73</th><td>  <dfn class="enum" id="llvm::Mips::COP32" title='llvm::Mips::COP32' data-ref="llvm::Mips::COP32" data-ref-filename="llvm..Mips..COP32">COP32</dfn> = <var>53</var>,</td></tr>
<tr><th id="74">74</th><td>  <dfn class="enum" id="llvm::Mips::COP33" title='llvm::Mips::COP33' data-ref="llvm::Mips::COP33" data-ref-filename="llvm..Mips..COP33">COP33</dfn> = <var>54</var>,</td></tr>
<tr><th id="75">75</th><td>  <dfn class="enum" id="llvm::Mips::COP34" title='llvm::Mips::COP34' data-ref="llvm::Mips::COP34" data-ref-filename="llvm..Mips..COP34">COP34</dfn> = <var>55</var>,</td></tr>
<tr><th id="76">76</th><td>  <dfn class="enum" id="llvm::Mips::COP35" title='llvm::Mips::COP35' data-ref="llvm::Mips::COP35" data-ref-filename="llvm..Mips..COP35">COP35</dfn> = <var>56</var>,</td></tr>
<tr><th id="77">77</th><td>  <dfn class="enum" id="llvm::Mips::COP36" title='llvm::Mips::COP36' data-ref="llvm::Mips::COP36" data-ref-filename="llvm..Mips..COP36">COP36</dfn> = <var>57</var>,</td></tr>
<tr><th id="78">78</th><td>  <dfn class="enum" id="llvm::Mips::COP37" title='llvm::Mips::COP37' data-ref="llvm::Mips::COP37" data-ref-filename="llvm..Mips..COP37">COP37</dfn> = <var>58</var>,</td></tr>
<tr><th id="79">79</th><td>  <dfn class="enum" id="llvm::Mips::COP38" title='llvm::Mips::COP38' data-ref="llvm::Mips::COP38" data-ref-filename="llvm..Mips..COP38">COP38</dfn> = <var>59</var>,</td></tr>
<tr><th id="80">80</th><td>  <dfn class="enum" id="llvm::Mips::COP39" title='llvm::Mips::COP39' data-ref="llvm::Mips::COP39" data-ref-filename="llvm..Mips..COP39">COP39</dfn> = <var>60</var>,</td></tr>
<tr><th id="81">81</th><td>  <dfn class="enum" id="llvm::Mips::COP010" title='llvm::Mips::COP010' data-ref="llvm::Mips::COP010" data-ref-filename="llvm..Mips..COP010">COP010</dfn> = <var>61</var>,</td></tr>
<tr><th id="82">82</th><td>  <dfn class="enum" id="llvm::Mips::COP011" title='llvm::Mips::COP011' data-ref="llvm::Mips::COP011" data-ref-filename="llvm..Mips..COP011">COP011</dfn> = <var>62</var>,</td></tr>
<tr><th id="83">83</th><td>  <dfn class="enum" id="llvm::Mips::COP012" title='llvm::Mips::COP012' data-ref="llvm::Mips::COP012" data-ref-filename="llvm..Mips..COP012">COP012</dfn> = <var>63</var>,</td></tr>
<tr><th id="84">84</th><td>  <dfn class="enum" id="llvm::Mips::COP013" title='llvm::Mips::COP013' data-ref="llvm::Mips::COP013" data-ref-filename="llvm..Mips..COP013">COP013</dfn> = <var>64</var>,</td></tr>
<tr><th id="85">85</th><td>  <dfn class="enum" id="llvm::Mips::COP014" title='llvm::Mips::COP014' data-ref="llvm::Mips::COP014" data-ref-filename="llvm..Mips..COP014">COP014</dfn> = <var>65</var>,</td></tr>
<tr><th id="86">86</th><td>  <dfn class="enum" id="llvm::Mips::COP015" title='llvm::Mips::COP015' data-ref="llvm::Mips::COP015" data-ref-filename="llvm..Mips..COP015">COP015</dfn> = <var>66</var>,</td></tr>
<tr><th id="87">87</th><td>  <dfn class="enum" id="llvm::Mips::COP016" title='llvm::Mips::COP016' data-ref="llvm::Mips::COP016" data-ref-filename="llvm..Mips..COP016">COP016</dfn> = <var>67</var>,</td></tr>
<tr><th id="88">88</th><td>  <dfn class="enum" id="llvm::Mips::COP017" title='llvm::Mips::COP017' data-ref="llvm::Mips::COP017" data-ref-filename="llvm..Mips..COP017">COP017</dfn> = <var>68</var>,</td></tr>
<tr><th id="89">89</th><td>  <dfn class="enum" id="llvm::Mips::COP018" title='llvm::Mips::COP018' data-ref="llvm::Mips::COP018" data-ref-filename="llvm..Mips..COP018">COP018</dfn> = <var>69</var>,</td></tr>
<tr><th id="90">90</th><td>  <dfn class="enum" id="llvm::Mips::COP019" title='llvm::Mips::COP019' data-ref="llvm::Mips::COP019" data-ref-filename="llvm..Mips..COP019">COP019</dfn> = <var>70</var>,</td></tr>
<tr><th id="91">91</th><td>  <dfn class="enum" id="llvm::Mips::COP020" title='llvm::Mips::COP020' data-ref="llvm::Mips::COP020" data-ref-filename="llvm..Mips..COP020">COP020</dfn> = <var>71</var>,</td></tr>
<tr><th id="92">92</th><td>  <dfn class="enum" id="llvm::Mips::COP021" title='llvm::Mips::COP021' data-ref="llvm::Mips::COP021" data-ref-filename="llvm..Mips..COP021">COP021</dfn> = <var>72</var>,</td></tr>
<tr><th id="93">93</th><td>  <dfn class="enum" id="llvm::Mips::COP022" title='llvm::Mips::COP022' data-ref="llvm::Mips::COP022" data-ref-filename="llvm..Mips..COP022">COP022</dfn> = <var>73</var>,</td></tr>
<tr><th id="94">94</th><td>  <dfn class="enum" id="llvm::Mips::COP023" title='llvm::Mips::COP023' data-ref="llvm::Mips::COP023" data-ref-filename="llvm..Mips..COP023">COP023</dfn> = <var>74</var>,</td></tr>
<tr><th id="95">95</th><td>  <dfn class="enum" id="llvm::Mips::COP024" title='llvm::Mips::COP024' data-ref="llvm::Mips::COP024" data-ref-filename="llvm..Mips..COP024">COP024</dfn> = <var>75</var>,</td></tr>
<tr><th id="96">96</th><td>  <dfn class="enum" id="llvm::Mips::COP025" title='llvm::Mips::COP025' data-ref="llvm::Mips::COP025" data-ref-filename="llvm..Mips..COP025">COP025</dfn> = <var>76</var>,</td></tr>
<tr><th id="97">97</th><td>  <dfn class="enum" id="llvm::Mips::COP026" title='llvm::Mips::COP026' data-ref="llvm::Mips::COP026" data-ref-filename="llvm..Mips..COP026">COP026</dfn> = <var>77</var>,</td></tr>
<tr><th id="98">98</th><td>  <dfn class="enum" id="llvm::Mips::COP027" title='llvm::Mips::COP027' data-ref="llvm::Mips::COP027" data-ref-filename="llvm..Mips..COP027">COP027</dfn> = <var>78</var>,</td></tr>
<tr><th id="99">99</th><td>  <dfn class="enum" id="llvm::Mips::COP028" title='llvm::Mips::COP028' data-ref="llvm::Mips::COP028" data-ref-filename="llvm..Mips..COP028">COP028</dfn> = <var>79</var>,</td></tr>
<tr><th id="100">100</th><td>  <dfn class="enum" id="llvm::Mips::COP029" title='llvm::Mips::COP029' data-ref="llvm::Mips::COP029" data-ref-filename="llvm..Mips..COP029">COP029</dfn> = <var>80</var>,</td></tr>
<tr><th id="101">101</th><td>  <dfn class="enum" id="llvm::Mips::COP030" title='llvm::Mips::COP030' data-ref="llvm::Mips::COP030" data-ref-filename="llvm..Mips..COP030">COP030</dfn> = <var>81</var>,</td></tr>
<tr><th id="102">102</th><td>  <dfn class="enum" id="llvm::Mips::COP031" title='llvm::Mips::COP031' data-ref="llvm::Mips::COP031" data-ref-filename="llvm..Mips..COP031">COP031</dfn> = <var>82</var>,</td></tr>
<tr><th id="103">103</th><td>  <dfn class="enum" id="llvm::Mips::COP210" title='llvm::Mips::COP210' data-ref="llvm::Mips::COP210" data-ref-filename="llvm..Mips..COP210">COP210</dfn> = <var>83</var>,</td></tr>
<tr><th id="104">104</th><td>  <dfn class="enum" id="llvm::Mips::COP211" title='llvm::Mips::COP211' data-ref="llvm::Mips::COP211" data-ref-filename="llvm..Mips..COP211">COP211</dfn> = <var>84</var>,</td></tr>
<tr><th id="105">105</th><td>  <dfn class="enum" id="llvm::Mips::COP212" title='llvm::Mips::COP212' data-ref="llvm::Mips::COP212" data-ref-filename="llvm..Mips..COP212">COP212</dfn> = <var>85</var>,</td></tr>
<tr><th id="106">106</th><td>  <dfn class="enum" id="llvm::Mips::COP213" title='llvm::Mips::COP213' data-ref="llvm::Mips::COP213" data-ref-filename="llvm..Mips..COP213">COP213</dfn> = <var>86</var>,</td></tr>
<tr><th id="107">107</th><td>  <dfn class="enum" id="llvm::Mips::COP214" title='llvm::Mips::COP214' data-ref="llvm::Mips::COP214" data-ref-filename="llvm..Mips..COP214">COP214</dfn> = <var>87</var>,</td></tr>
<tr><th id="108">108</th><td>  <dfn class="enum" id="llvm::Mips::COP215" title='llvm::Mips::COP215' data-ref="llvm::Mips::COP215" data-ref-filename="llvm..Mips..COP215">COP215</dfn> = <var>88</var>,</td></tr>
<tr><th id="109">109</th><td>  <dfn class="enum" id="llvm::Mips::COP216" title='llvm::Mips::COP216' data-ref="llvm::Mips::COP216" data-ref-filename="llvm..Mips..COP216">COP216</dfn> = <var>89</var>,</td></tr>
<tr><th id="110">110</th><td>  <dfn class="enum" id="llvm::Mips::COP217" title='llvm::Mips::COP217' data-ref="llvm::Mips::COP217" data-ref-filename="llvm..Mips..COP217">COP217</dfn> = <var>90</var>,</td></tr>
<tr><th id="111">111</th><td>  <dfn class="enum" id="llvm::Mips::COP218" title='llvm::Mips::COP218' data-ref="llvm::Mips::COP218" data-ref-filename="llvm..Mips..COP218">COP218</dfn> = <var>91</var>,</td></tr>
<tr><th id="112">112</th><td>  <dfn class="enum" id="llvm::Mips::COP219" title='llvm::Mips::COP219' data-ref="llvm::Mips::COP219" data-ref-filename="llvm..Mips..COP219">COP219</dfn> = <var>92</var>,</td></tr>
<tr><th id="113">113</th><td>  <dfn class="enum" id="llvm::Mips::COP220" title='llvm::Mips::COP220' data-ref="llvm::Mips::COP220" data-ref-filename="llvm..Mips..COP220">COP220</dfn> = <var>93</var>,</td></tr>
<tr><th id="114">114</th><td>  <dfn class="enum" id="llvm::Mips::COP221" title='llvm::Mips::COP221' data-ref="llvm::Mips::COP221" data-ref-filename="llvm..Mips..COP221">COP221</dfn> = <var>94</var>,</td></tr>
<tr><th id="115">115</th><td>  <dfn class="enum" id="llvm::Mips::COP222" title='llvm::Mips::COP222' data-ref="llvm::Mips::COP222" data-ref-filename="llvm..Mips..COP222">COP222</dfn> = <var>95</var>,</td></tr>
<tr><th id="116">116</th><td>  <dfn class="enum" id="llvm::Mips::COP223" title='llvm::Mips::COP223' data-ref="llvm::Mips::COP223" data-ref-filename="llvm..Mips..COP223">COP223</dfn> = <var>96</var>,</td></tr>
<tr><th id="117">117</th><td>  <dfn class="enum" id="llvm::Mips::COP224" title='llvm::Mips::COP224' data-ref="llvm::Mips::COP224" data-ref-filename="llvm..Mips..COP224">COP224</dfn> = <var>97</var>,</td></tr>
<tr><th id="118">118</th><td>  <dfn class="enum" id="llvm::Mips::COP225" title='llvm::Mips::COP225' data-ref="llvm::Mips::COP225" data-ref-filename="llvm..Mips..COP225">COP225</dfn> = <var>98</var>,</td></tr>
<tr><th id="119">119</th><td>  <dfn class="enum" id="llvm::Mips::COP226" title='llvm::Mips::COP226' data-ref="llvm::Mips::COP226" data-ref-filename="llvm..Mips..COP226">COP226</dfn> = <var>99</var>,</td></tr>
<tr><th id="120">120</th><td>  <dfn class="enum" id="llvm::Mips::COP227" title='llvm::Mips::COP227' data-ref="llvm::Mips::COP227" data-ref-filename="llvm..Mips..COP227">COP227</dfn> = <var>100</var>,</td></tr>
<tr><th id="121">121</th><td>  <dfn class="enum" id="llvm::Mips::COP228" title='llvm::Mips::COP228' data-ref="llvm::Mips::COP228" data-ref-filename="llvm..Mips..COP228">COP228</dfn> = <var>101</var>,</td></tr>
<tr><th id="122">122</th><td>  <dfn class="enum" id="llvm::Mips::COP229" title='llvm::Mips::COP229' data-ref="llvm::Mips::COP229" data-ref-filename="llvm..Mips..COP229">COP229</dfn> = <var>102</var>,</td></tr>
<tr><th id="123">123</th><td>  <dfn class="enum" id="llvm::Mips::COP230" title='llvm::Mips::COP230' data-ref="llvm::Mips::COP230" data-ref-filename="llvm..Mips..COP230">COP230</dfn> = <var>103</var>,</td></tr>
<tr><th id="124">124</th><td>  <dfn class="enum" id="llvm::Mips::COP231" title='llvm::Mips::COP231' data-ref="llvm::Mips::COP231" data-ref-filename="llvm..Mips..COP231">COP231</dfn> = <var>104</var>,</td></tr>
<tr><th id="125">125</th><td>  <dfn class="enum" id="llvm::Mips::COP310" title='llvm::Mips::COP310' data-ref="llvm::Mips::COP310" data-ref-filename="llvm..Mips..COP310">COP310</dfn> = <var>105</var>,</td></tr>
<tr><th id="126">126</th><td>  <dfn class="enum" id="llvm::Mips::COP311" title='llvm::Mips::COP311' data-ref="llvm::Mips::COP311" data-ref-filename="llvm..Mips..COP311">COP311</dfn> = <var>106</var>,</td></tr>
<tr><th id="127">127</th><td>  <dfn class="enum" id="llvm::Mips::COP312" title='llvm::Mips::COP312' data-ref="llvm::Mips::COP312" data-ref-filename="llvm..Mips..COP312">COP312</dfn> = <var>107</var>,</td></tr>
<tr><th id="128">128</th><td>  <dfn class="enum" id="llvm::Mips::COP313" title='llvm::Mips::COP313' data-ref="llvm::Mips::COP313" data-ref-filename="llvm..Mips..COP313">COP313</dfn> = <var>108</var>,</td></tr>
<tr><th id="129">129</th><td>  <dfn class="enum" id="llvm::Mips::COP314" title='llvm::Mips::COP314' data-ref="llvm::Mips::COP314" data-ref-filename="llvm..Mips..COP314">COP314</dfn> = <var>109</var>,</td></tr>
<tr><th id="130">130</th><td>  <dfn class="enum" id="llvm::Mips::COP315" title='llvm::Mips::COP315' data-ref="llvm::Mips::COP315" data-ref-filename="llvm..Mips..COP315">COP315</dfn> = <var>110</var>,</td></tr>
<tr><th id="131">131</th><td>  <dfn class="enum" id="llvm::Mips::COP316" title='llvm::Mips::COP316' data-ref="llvm::Mips::COP316" data-ref-filename="llvm..Mips..COP316">COP316</dfn> = <var>111</var>,</td></tr>
<tr><th id="132">132</th><td>  <dfn class="enum" id="llvm::Mips::COP317" title='llvm::Mips::COP317' data-ref="llvm::Mips::COP317" data-ref-filename="llvm..Mips..COP317">COP317</dfn> = <var>112</var>,</td></tr>
<tr><th id="133">133</th><td>  <dfn class="enum" id="llvm::Mips::COP318" title='llvm::Mips::COP318' data-ref="llvm::Mips::COP318" data-ref-filename="llvm..Mips..COP318">COP318</dfn> = <var>113</var>,</td></tr>
<tr><th id="134">134</th><td>  <dfn class="enum" id="llvm::Mips::COP319" title='llvm::Mips::COP319' data-ref="llvm::Mips::COP319" data-ref-filename="llvm..Mips..COP319">COP319</dfn> = <var>114</var>,</td></tr>
<tr><th id="135">135</th><td>  <dfn class="enum" id="llvm::Mips::COP320" title='llvm::Mips::COP320' data-ref="llvm::Mips::COP320" data-ref-filename="llvm..Mips..COP320">COP320</dfn> = <var>115</var>,</td></tr>
<tr><th id="136">136</th><td>  <dfn class="enum" id="llvm::Mips::COP321" title='llvm::Mips::COP321' data-ref="llvm::Mips::COP321" data-ref-filename="llvm..Mips..COP321">COP321</dfn> = <var>116</var>,</td></tr>
<tr><th id="137">137</th><td>  <dfn class="enum" id="llvm::Mips::COP322" title='llvm::Mips::COP322' data-ref="llvm::Mips::COP322" data-ref-filename="llvm..Mips..COP322">COP322</dfn> = <var>117</var>,</td></tr>
<tr><th id="138">138</th><td>  <dfn class="enum" id="llvm::Mips::COP323" title='llvm::Mips::COP323' data-ref="llvm::Mips::COP323" data-ref-filename="llvm..Mips..COP323">COP323</dfn> = <var>118</var>,</td></tr>
<tr><th id="139">139</th><td>  <dfn class="enum" id="llvm::Mips::COP324" title='llvm::Mips::COP324' data-ref="llvm::Mips::COP324" data-ref-filename="llvm..Mips..COP324">COP324</dfn> = <var>119</var>,</td></tr>
<tr><th id="140">140</th><td>  <dfn class="enum" id="llvm::Mips::COP325" title='llvm::Mips::COP325' data-ref="llvm::Mips::COP325" data-ref-filename="llvm..Mips..COP325">COP325</dfn> = <var>120</var>,</td></tr>
<tr><th id="141">141</th><td>  <dfn class="enum" id="llvm::Mips::COP326" title='llvm::Mips::COP326' data-ref="llvm::Mips::COP326" data-ref-filename="llvm..Mips..COP326">COP326</dfn> = <var>121</var>,</td></tr>
<tr><th id="142">142</th><td>  <dfn class="enum" id="llvm::Mips::COP327" title='llvm::Mips::COP327' data-ref="llvm::Mips::COP327" data-ref-filename="llvm..Mips..COP327">COP327</dfn> = <var>122</var>,</td></tr>
<tr><th id="143">143</th><td>  <dfn class="enum" id="llvm::Mips::COP328" title='llvm::Mips::COP328' data-ref="llvm::Mips::COP328" data-ref-filename="llvm..Mips..COP328">COP328</dfn> = <var>123</var>,</td></tr>
<tr><th id="144">144</th><td>  <dfn class="enum" id="llvm::Mips::COP329" title='llvm::Mips::COP329' data-ref="llvm::Mips::COP329" data-ref-filename="llvm..Mips..COP329">COP329</dfn> = <var>124</var>,</td></tr>
<tr><th id="145">145</th><td>  <dfn class="enum" id="llvm::Mips::COP330" title='llvm::Mips::COP330' data-ref="llvm::Mips::COP330" data-ref-filename="llvm..Mips..COP330">COP330</dfn> = <var>125</var>,</td></tr>
<tr><th id="146">146</th><td>  <dfn class="enum" id="llvm::Mips::COP331" title='llvm::Mips::COP331' data-ref="llvm::Mips::COP331" data-ref-filename="llvm..Mips..COP331">COP331</dfn> = <var>126</var>,</td></tr>
<tr><th id="147">147</th><td>  <dfn class="enum" id="llvm::Mips::D0" title='llvm::Mips::D0' data-ref="llvm::Mips::D0" data-ref-filename="llvm..Mips..D0">D0</dfn> = <var>127</var>,</td></tr>
<tr><th id="148">148</th><td>  <dfn class="enum" id="llvm::Mips::D1" title='llvm::Mips::D1' data-ref="llvm::Mips::D1" data-ref-filename="llvm..Mips..D1">D1</dfn> = <var>128</var>,</td></tr>
<tr><th id="149">149</th><td>  <dfn class="enum" id="llvm::Mips::D2" title='llvm::Mips::D2' data-ref="llvm::Mips::D2" data-ref-filename="llvm..Mips..D2">D2</dfn> = <var>129</var>,</td></tr>
<tr><th id="150">150</th><td>  <dfn class="enum" id="llvm::Mips::D3" title='llvm::Mips::D3' data-ref="llvm::Mips::D3" data-ref-filename="llvm..Mips..D3">D3</dfn> = <var>130</var>,</td></tr>
<tr><th id="151">151</th><td>  <dfn class="enum" id="llvm::Mips::D4" title='llvm::Mips::D4' data-ref="llvm::Mips::D4" data-ref-filename="llvm..Mips..D4">D4</dfn> = <var>131</var>,</td></tr>
<tr><th id="152">152</th><td>  <dfn class="enum" id="llvm::Mips::D5" title='llvm::Mips::D5' data-ref="llvm::Mips::D5" data-ref-filename="llvm..Mips..D5">D5</dfn> = <var>132</var>,</td></tr>
<tr><th id="153">153</th><td>  <dfn class="enum" id="llvm::Mips::D6" title='llvm::Mips::D6' data-ref="llvm::Mips::D6" data-ref-filename="llvm..Mips..D6">D6</dfn> = <var>133</var>,</td></tr>
<tr><th id="154">154</th><td>  <dfn class="enum" id="llvm::Mips::D7" title='llvm::Mips::D7' data-ref="llvm::Mips::D7" data-ref-filename="llvm..Mips..D7">D7</dfn> = <var>134</var>,</td></tr>
<tr><th id="155">155</th><td>  <dfn class="enum" id="llvm::Mips::D8" title='llvm::Mips::D8' data-ref="llvm::Mips::D8" data-ref-filename="llvm..Mips..D8">D8</dfn> = <var>135</var>,</td></tr>
<tr><th id="156">156</th><td>  <dfn class="enum" id="llvm::Mips::D9" title='llvm::Mips::D9' data-ref="llvm::Mips::D9" data-ref-filename="llvm..Mips..D9">D9</dfn> = <var>136</var>,</td></tr>
<tr><th id="157">157</th><td>  <dfn class="enum" id="llvm::Mips::D10" title='llvm::Mips::D10' data-ref="llvm::Mips::D10" data-ref-filename="llvm..Mips..D10">D10</dfn> = <var>137</var>,</td></tr>
<tr><th id="158">158</th><td>  <dfn class="enum" id="llvm::Mips::D11" title='llvm::Mips::D11' data-ref="llvm::Mips::D11" data-ref-filename="llvm..Mips..D11">D11</dfn> = <var>138</var>,</td></tr>
<tr><th id="159">159</th><td>  <dfn class="enum" id="llvm::Mips::D12" title='llvm::Mips::D12' data-ref="llvm::Mips::D12" data-ref-filename="llvm..Mips..D12">D12</dfn> = <var>139</var>,</td></tr>
<tr><th id="160">160</th><td>  <dfn class="enum" id="llvm::Mips::D13" title='llvm::Mips::D13' data-ref="llvm::Mips::D13" data-ref-filename="llvm..Mips..D13">D13</dfn> = <var>140</var>,</td></tr>
<tr><th id="161">161</th><td>  <dfn class="enum" id="llvm::Mips::D14" title='llvm::Mips::D14' data-ref="llvm::Mips::D14" data-ref-filename="llvm..Mips..D14">D14</dfn> = <var>141</var>,</td></tr>
<tr><th id="162">162</th><td>  <dfn class="enum" id="llvm::Mips::D15" title='llvm::Mips::D15' data-ref="llvm::Mips::D15" data-ref-filename="llvm..Mips..D15">D15</dfn> = <var>142</var>,</td></tr>
<tr><th id="163">163</th><td>  <dfn class="enum" id="llvm::Mips::DSPOutFlag20" title='llvm::Mips::DSPOutFlag20' data-ref="llvm::Mips::DSPOutFlag20" data-ref-filename="llvm..Mips..DSPOutFlag20">DSPOutFlag20</dfn> = <var>143</var>,</td></tr>
<tr><th id="164">164</th><td>  <dfn class="enum" id="llvm::Mips::DSPOutFlag21" title='llvm::Mips::DSPOutFlag21' data-ref="llvm::Mips::DSPOutFlag21" data-ref-filename="llvm..Mips..DSPOutFlag21">DSPOutFlag21</dfn> = <var>144</var>,</td></tr>
<tr><th id="165">165</th><td>  <dfn class="enum" id="llvm::Mips::DSPOutFlag22" title='llvm::Mips::DSPOutFlag22' data-ref="llvm::Mips::DSPOutFlag22" data-ref-filename="llvm..Mips..DSPOutFlag22">DSPOutFlag22</dfn> = <var>145</var>,</td></tr>
<tr><th id="166">166</th><td>  <dfn class="enum" id="llvm::Mips::DSPOutFlag23" title='llvm::Mips::DSPOutFlag23' data-ref="llvm::Mips::DSPOutFlag23" data-ref-filename="llvm..Mips..DSPOutFlag23">DSPOutFlag23</dfn> = <var>146</var>,</td></tr>
<tr><th id="167">167</th><td>  <dfn class="enum" id="llvm::Mips::F0" title='llvm::Mips::F0' data-ref="llvm::Mips::F0" data-ref-filename="llvm..Mips..F0">F0</dfn> = <var>147</var>,</td></tr>
<tr><th id="168">168</th><td>  <dfn class="enum" id="llvm::Mips::F1" title='llvm::Mips::F1' data-ref="llvm::Mips::F1" data-ref-filename="llvm..Mips..F1">F1</dfn> = <var>148</var>,</td></tr>
<tr><th id="169">169</th><td>  <dfn class="enum" id="llvm::Mips::F2" title='llvm::Mips::F2' data-ref="llvm::Mips::F2" data-ref-filename="llvm..Mips..F2">F2</dfn> = <var>149</var>,</td></tr>
<tr><th id="170">170</th><td>  <dfn class="enum" id="llvm::Mips::F3" title='llvm::Mips::F3' data-ref="llvm::Mips::F3" data-ref-filename="llvm..Mips..F3">F3</dfn> = <var>150</var>,</td></tr>
<tr><th id="171">171</th><td>  <dfn class="enum" id="llvm::Mips::F4" title='llvm::Mips::F4' data-ref="llvm::Mips::F4" data-ref-filename="llvm..Mips..F4">F4</dfn> = <var>151</var>,</td></tr>
<tr><th id="172">172</th><td>  <dfn class="enum" id="llvm::Mips::F5" title='llvm::Mips::F5' data-ref="llvm::Mips::F5" data-ref-filename="llvm..Mips..F5">F5</dfn> = <var>152</var>,</td></tr>
<tr><th id="173">173</th><td>  <dfn class="enum" id="llvm::Mips::F6" title='llvm::Mips::F6' data-ref="llvm::Mips::F6" data-ref-filename="llvm..Mips..F6">F6</dfn> = <var>153</var>,</td></tr>
<tr><th id="174">174</th><td>  <dfn class="enum" id="llvm::Mips::F7" title='llvm::Mips::F7' data-ref="llvm::Mips::F7" data-ref-filename="llvm..Mips..F7">F7</dfn> = <var>154</var>,</td></tr>
<tr><th id="175">175</th><td>  <dfn class="enum" id="llvm::Mips::F8" title='llvm::Mips::F8' data-ref="llvm::Mips::F8" data-ref-filename="llvm..Mips..F8">F8</dfn> = <var>155</var>,</td></tr>
<tr><th id="176">176</th><td>  <dfn class="enum" id="llvm::Mips::F9" title='llvm::Mips::F9' data-ref="llvm::Mips::F9" data-ref-filename="llvm..Mips..F9">F9</dfn> = <var>156</var>,</td></tr>
<tr><th id="177">177</th><td>  <dfn class="enum" id="llvm::Mips::F10" title='llvm::Mips::F10' data-ref="llvm::Mips::F10" data-ref-filename="llvm..Mips..F10">F10</dfn> = <var>157</var>,</td></tr>
<tr><th id="178">178</th><td>  <dfn class="enum" id="llvm::Mips::F11" title='llvm::Mips::F11' data-ref="llvm::Mips::F11" data-ref-filename="llvm..Mips..F11">F11</dfn> = <var>158</var>,</td></tr>
<tr><th id="179">179</th><td>  <dfn class="enum" id="llvm::Mips::F12" title='llvm::Mips::F12' data-ref="llvm::Mips::F12" data-ref-filename="llvm..Mips..F12">F12</dfn> = <var>159</var>,</td></tr>
<tr><th id="180">180</th><td>  <dfn class="enum" id="llvm::Mips::F13" title='llvm::Mips::F13' data-ref="llvm::Mips::F13" data-ref-filename="llvm..Mips..F13">F13</dfn> = <var>160</var>,</td></tr>
<tr><th id="181">181</th><td>  <dfn class="enum" id="llvm::Mips::F14" title='llvm::Mips::F14' data-ref="llvm::Mips::F14" data-ref-filename="llvm..Mips..F14">F14</dfn> = <var>161</var>,</td></tr>
<tr><th id="182">182</th><td>  <dfn class="enum" id="llvm::Mips::F15" title='llvm::Mips::F15' data-ref="llvm::Mips::F15" data-ref-filename="llvm..Mips..F15">F15</dfn> = <var>162</var>,</td></tr>
<tr><th id="183">183</th><td>  <dfn class="enum" id="llvm::Mips::F16" title='llvm::Mips::F16' data-ref="llvm::Mips::F16" data-ref-filename="llvm..Mips..F16">F16</dfn> = <var>163</var>,</td></tr>
<tr><th id="184">184</th><td>  <dfn class="enum" id="llvm::Mips::F17" title='llvm::Mips::F17' data-ref="llvm::Mips::F17" data-ref-filename="llvm..Mips..F17">F17</dfn> = <var>164</var>,</td></tr>
<tr><th id="185">185</th><td>  <dfn class="enum" id="llvm::Mips::F18" title='llvm::Mips::F18' data-ref="llvm::Mips::F18" data-ref-filename="llvm..Mips..F18">F18</dfn> = <var>165</var>,</td></tr>
<tr><th id="186">186</th><td>  <dfn class="enum" id="llvm::Mips::F19" title='llvm::Mips::F19' data-ref="llvm::Mips::F19" data-ref-filename="llvm..Mips..F19">F19</dfn> = <var>166</var>,</td></tr>
<tr><th id="187">187</th><td>  <dfn class="enum" id="llvm::Mips::F20" title='llvm::Mips::F20' data-ref="llvm::Mips::F20" data-ref-filename="llvm..Mips..F20">F20</dfn> = <var>167</var>,</td></tr>
<tr><th id="188">188</th><td>  <dfn class="enum" id="llvm::Mips::F21" title='llvm::Mips::F21' data-ref="llvm::Mips::F21" data-ref-filename="llvm..Mips..F21">F21</dfn> = <var>168</var>,</td></tr>
<tr><th id="189">189</th><td>  <dfn class="enum" id="llvm::Mips::F22" title='llvm::Mips::F22' data-ref="llvm::Mips::F22" data-ref-filename="llvm..Mips..F22">F22</dfn> = <var>169</var>,</td></tr>
<tr><th id="190">190</th><td>  <dfn class="enum" id="llvm::Mips::F23" title='llvm::Mips::F23' data-ref="llvm::Mips::F23" data-ref-filename="llvm..Mips..F23">F23</dfn> = <var>170</var>,</td></tr>
<tr><th id="191">191</th><td>  <dfn class="enum" id="llvm::Mips::F24" title='llvm::Mips::F24' data-ref="llvm::Mips::F24" data-ref-filename="llvm..Mips..F24">F24</dfn> = <var>171</var>,</td></tr>
<tr><th id="192">192</th><td>  <dfn class="enum" id="llvm::Mips::F25" title='llvm::Mips::F25' data-ref="llvm::Mips::F25" data-ref-filename="llvm..Mips..F25">F25</dfn> = <var>172</var>,</td></tr>
<tr><th id="193">193</th><td>  <dfn class="enum" id="llvm::Mips::F26" title='llvm::Mips::F26' data-ref="llvm::Mips::F26" data-ref-filename="llvm..Mips..F26">F26</dfn> = <var>173</var>,</td></tr>
<tr><th id="194">194</th><td>  <dfn class="enum" id="llvm::Mips::F27" title='llvm::Mips::F27' data-ref="llvm::Mips::F27" data-ref-filename="llvm..Mips..F27">F27</dfn> = <var>174</var>,</td></tr>
<tr><th id="195">195</th><td>  <dfn class="enum" id="llvm::Mips::F28" title='llvm::Mips::F28' data-ref="llvm::Mips::F28" data-ref-filename="llvm..Mips..F28">F28</dfn> = <var>175</var>,</td></tr>
<tr><th id="196">196</th><td>  <dfn class="enum" id="llvm::Mips::F29" title='llvm::Mips::F29' data-ref="llvm::Mips::F29" data-ref-filename="llvm..Mips..F29">F29</dfn> = <var>176</var>,</td></tr>
<tr><th id="197">197</th><td>  <dfn class="enum" id="llvm::Mips::F30" title='llvm::Mips::F30' data-ref="llvm::Mips::F30" data-ref-filename="llvm..Mips..F30">F30</dfn> = <var>177</var>,</td></tr>
<tr><th id="198">198</th><td>  <dfn class="enum" id="llvm::Mips::F31" title='llvm::Mips::F31' data-ref="llvm::Mips::F31" data-ref-filename="llvm..Mips..F31">F31</dfn> = <var>178</var>,</td></tr>
<tr><th id="199">199</th><td>  <dfn class="enum" id="llvm::Mips::FCC0" title='llvm::Mips::FCC0' data-ref="llvm::Mips::FCC0" data-ref-filename="llvm..Mips..FCC0">FCC0</dfn> = <var>179</var>,</td></tr>
<tr><th id="200">200</th><td>  <dfn class="enum" id="llvm::Mips::FCC1" title='llvm::Mips::FCC1' data-ref="llvm::Mips::FCC1" data-ref-filename="llvm..Mips..FCC1">FCC1</dfn> = <var>180</var>,</td></tr>
<tr><th id="201">201</th><td>  <dfn class="enum" id="llvm::Mips::FCC2" title='llvm::Mips::FCC2' data-ref="llvm::Mips::FCC2" data-ref-filename="llvm..Mips..FCC2">FCC2</dfn> = <var>181</var>,</td></tr>
<tr><th id="202">202</th><td>  <dfn class="enum" id="llvm::Mips::FCC3" title='llvm::Mips::FCC3' data-ref="llvm::Mips::FCC3" data-ref-filename="llvm..Mips..FCC3">FCC3</dfn> = <var>182</var>,</td></tr>
<tr><th id="203">203</th><td>  <dfn class="enum" id="llvm::Mips::FCC4" title='llvm::Mips::FCC4' data-ref="llvm::Mips::FCC4" data-ref-filename="llvm..Mips..FCC4">FCC4</dfn> = <var>183</var>,</td></tr>
<tr><th id="204">204</th><td>  <dfn class="enum" id="llvm::Mips::FCC5" title='llvm::Mips::FCC5' data-ref="llvm::Mips::FCC5" data-ref-filename="llvm..Mips..FCC5">FCC5</dfn> = <var>184</var>,</td></tr>
<tr><th id="205">205</th><td>  <dfn class="enum" id="llvm::Mips::FCC6" title='llvm::Mips::FCC6' data-ref="llvm::Mips::FCC6" data-ref-filename="llvm..Mips..FCC6">FCC6</dfn> = <var>185</var>,</td></tr>
<tr><th id="206">206</th><td>  <dfn class="enum" id="llvm::Mips::FCC7" title='llvm::Mips::FCC7' data-ref="llvm::Mips::FCC7" data-ref-filename="llvm..Mips..FCC7">FCC7</dfn> = <var>186</var>,</td></tr>
<tr><th id="207">207</th><td>  <dfn class="enum" id="llvm::Mips::FCR0" title='llvm::Mips::FCR0' data-ref="llvm::Mips::FCR0" data-ref-filename="llvm..Mips..FCR0">FCR0</dfn> = <var>187</var>,</td></tr>
<tr><th id="208">208</th><td>  <dfn class="enum" id="llvm::Mips::FCR1" title='llvm::Mips::FCR1' data-ref="llvm::Mips::FCR1" data-ref-filename="llvm..Mips..FCR1">FCR1</dfn> = <var>188</var>,</td></tr>
<tr><th id="209">209</th><td>  <dfn class="enum" id="llvm::Mips::FCR2" title='llvm::Mips::FCR2' data-ref="llvm::Mips::FCR2" data-ref-filename="llvm..Mips..FCR2">FCR2</dfn> = <var>189</var>,</td></tr>
<tr><th id="210">210</th><td>  <dfn class="enum" id="llvm::Mips::FCR3" title='llvm::Mips::FCR3' data-ref="llvm::Mips::FCR3" data-ref-filename="llvm..Mips..FCR3">FCR3</dfn> = <var>190</var>,</td></tr>
<tr><th id="211">211</th><td>  <dfn class="enum" id="llvm::Mips::FCR4" title='llvm::Mips::FCR4' data-ref="llvm::Mips::FCR4" data-ref-filename="llvm..Mips..FCR4">FCR4</dfn> = <var>191</var>,</td></tr>
<tr><th id="212">212</th><td>  <dfn class="enum" id="llvm::Mips::FCR5" title='llvm::Mips::FCR5' data-ref="llvm::Mips::FCR5" data-ref-filename="llvm..Mips..FCR5">FCR5</dfn> = <var>192</var>,</td></tr>
<tr><th id="213">213</th><td>  <dfn class="enum" id="llvm::Mips::FCR6" title='llvm::Mips::FCR6' data-ref="llvm::Mips::FCR6" data-ref-filename="llvm..Mips..FCR6">FCR6</dfn> = <var>193</var>,</td></tr>
<tr><th id="214">214</th><td>  <dfn class="enum" id="llvm::Mips::FCR7" title='llvm::Mips::FCR7' data-ref="llvm::Mips::FCR7" data-ref-filename="llvm..Mips..FCR7">FCR7</dfn> = <var>194</var>,</td></tr>
<tr><th id="215">215</th><td>  <dfn class="enum" id="llvm::Mips::FCR8" title='llvm::Mips::FCR8' data-ref="llvm::Mips::FCR8" data-ref-filename="llvm..Mips..FCR8">FCR8</dfn> = <var>195</var>,</td></tr>
<tr><th id="216">216</th><td>  <dfn class="enum" id="llvm::Mips::FCR9" title='llvm::Mips::FCR9' data-ref="llvm::Mips::FCR9" data-ref-filename="llvm..Mips..FCR9">FCR9</dfn> = <var>196</var>,</td></tr>
<tr><th id="217">217</th><td>  <dfn class="enum" id="llvm::Mips::FCR10" title='llvm::Mips::FCR10' data-ref="llvm::Mips::FCR10" data-ref-filename="llvm..Mips..FCR10">FCR10</dfn> = <var>197</var>,</td></tr>
<tr><th id="218">218</th><td>  <dfn class="enum" id="llvm::Mips::FCR11" title='llvm::Mips::FCR11' data-ref="llvm::Mips::FCR11" data-ref-filename="llvm..Mips..FCR11">FCR11</dfn> = <var>198</var>,</td></tr>
<tr><th id="219">219</th><td>  <dfn class="enum" id="llvm::Mips::FCR12" title='llvm::Mips::FCR12' data-ref="llvm::Mips::FCR12" data-ref-filename="llvm..Mips..FCR12">FCR12</dfn> = <var>199</var>,</td></tr>
<tr><th id="220">220</th><td>  <dfn class="enum" id="llvm::Mips::FCR13" title='llvm::Mips::FCR13' data-ref="llvm::Mips::FCR13" data-ref-filename="llvm..Mips..FCR13">FCR13</dfn> = <var>200</var>,</td></tr>
<tr><th id="221">221</th><td>  <dfn class="enum" id="llvm::Mips::FCR14" title='llvm::Mips::FCR14' data-ref="llvm::Mips::FCR14" data-ref-filename="llvm..Mips..FCR14">FCR14</dfn> = <var>201</var>,</td></tr>
<tr><th id="222">222</th><td>  <dfn class="enum" id="llvm::Mips::FCR15" title='llvm::Mips::FCR15' data-ref="llvm::Mips::FCR15" data-ref-filename="llvm..Mips..FCR15">FCR15</dfn> = <var>202</var>,</td></tr>
<tr><th id="223">223</th><td>  <dfn class="enum" id="llvm::Mips::FCR16" title='llvm::Mips::FCR16' data-ref="llvm::Mips::FCR16" data-ref-filename="llvm..Mips..FCR16">FCR16</dfn> = <var>203</var>,</td></tr>
<tr><th id="224">224</th><td>  <dfn class="enum" id="llvm::Mips::FCR17" title='llvm::Mips::FCR17' data-ref="llvm::Mips::FCR17" data-ref-filename="llvm..Mips..FCR17">FCR17</dfn> = <var>204</var>,</td></tr>
<tr><th id="225">225</th><td>  <dfn class="enum" id="llvm::Mips::FCR18" title='llvm::Mips::FCR18' data-ref="llvm::Mips::FCR18" data-ref-filename="llvm..Mips..FCR18">FCR18</dfn> = <var>205</var>,</td></tr>
<tr><th id="226">226</th><td>  <dfn class="enum" id="llvm::Mips::FCR19" title='llvm::Mips::FCR19' data-ref="llvm::Mips::FCR19" data-ref-filename="llvm..Mips..FCR19">FCR19</dfn> = <var>206</var>,</td></tr>
<tr><th id="227">227</th><td>  <dfn class="enum" id="llvm::Mips::FCR20" title='llvm::Mips::FCR20' data-ref="llvm::Mips::FCR20" data-ref-filename="llvm..Mips..FCR20">FCR20</dfn> = <var>207</var>,</td></tr>
<tr><th id="228">228</th><td>  <dfn class="enum" id="llvm::Mips::FCR21" title='llvm::Mips::FCR21' data-ref="llvm::Mips::FCR21" data-ref-filename="llvm..Mips..FCR21">FCR21</dfn> = <var>208</var>,</td></tr>
<tr><th id="229">229</th><td>  <dfn class="enum" id="llvm::Mips::FCR22" title='llvm::Mips::FCR22' data-ref="llvm::Mips::FCR22" data-ref-filename="llvm..Mips..FCR22">FCR22</dfn> = <var>209</var>,</td></tr>
<tr><th id="230">230</th><td>  <dfn class="enum" id="llvm::Mips::FCR23" title='llvm::Mips::FCR23' data-ref="llvm::Mips::FCR23" data-ref-filename="llvm..Mips..FCR23">FCR23</dfn> = <var>210</var>,</td></tr>
<tr><th id="231">231</th><td>  <dfn class="enum" id="llvm::Mips::FCR24" title='llvm::Mips::FCR24' data-ref="llvm::Mips::FCR24" data-ref-filename="llvm..Mips..FCR24">FCR24</dfn> = <var>211</var>,</td></tr>
<tr><th id="232">232</th><td>  <dfn class="enum" id="llvm::Mips::FCR25" title='llvm::Mips::FCR25' data-ref="llvm::Mips::FCR25" data-ref-filename="llvm..Mips..FCR25">FCR25</dfn> = <var>212</var>,</td></tr>
<tr><th id="233">233</th><td>  <dfn class="enum" id="llvm::Mips::FCR26" title='llvm::Mips::FCR26' data-ref="llvm::Mips::FCR26" data-ref-filename="llvm..Mips..FCR26">FCR26</dfn> = <var>213</var>,</td></tr>
<tr><th id="234">234</th><td>  <dfn class="enum" id="llvm::Mips::FCR27" title='llvm::Mips::FCR27' data-ref="llvm::Mips::FCR27" data-ref-filename="llvm..Mips..FCR27">FCR27</dfn> = <var>214</var>,</td></tr>
<tr><th id="235">235</th><td>  <dfn class="enum" id="llvm::Mips::FCR28" title='llvm::Mips::FCR28' data-ref="llvm::Mips::FCR28" data-ref-filename="llvm..Mips..FCR28">FCR28</dfn> = <var>215</var>,</td></tr>
<tr><th id="236">236</th><td>  <dfn class="enum" id="llvm::Mips::FCR29" title='llvm::Mips::FCR29' data-ref="llvm::Mips::FCR29" data-ref-filename="llvm..Mips..FCR29">FCR29</dfn> = <var>216</var>,</td></tr>
<tr><th id="237">237</th><td>  <dfn class="enum" id="llvm::Mips::FCR30" title='llvm::Mips::FCR30' data-ref="llvm::Mips::FCR30" data-ref-filename="llvm..Mips..FCR30">FCR30</dfn> = <var>217</var>,</td></tr>
<tr><th id="238">238</th><td>  <dfn class="enum" id="llvm::Mips::FCR31" title='llvm::Mips::FCR31' data-ref="llvm::Mips::FCR31" data-ref-filename="llvm..Mips..FCR31">FCR31</dfn> = <var>218</var>,</td></tr>
<tr><th id="239">239</th><td>  <dfn class="enum" id="llvm::Mips::FP_64" title='llvm::Mips::FP_64' data-ref="llvm::Mips::FP_64" data-ref-filename="llvm..Mips..FP_64">FP_64</dfn> = <var>219</var>,</td></tr>
<tr><th id="240">240</th><td>  <dfn class="enum" id="llvm::Mips::F_HI0" title='llvm::Mips::F_HI0' data-ref="llvm::Mips::F_HI0" data-ref-filename="llvm..Mips..F_HI0">F_HI0</dfn> = <var>220</var>,</td></tr>
<tr><th id="241">241</th><td>  <dfn class="enum" id="llvm::Mips::F_HI1" title='llvm::Mips::F_HI1' data-ref="llvm::Mips::F_HI1" data-ref-filename="llvm..Mips..F_HI1">F_HI1</dfn> = <var>221</var>,</td></tr>
<tr><th id="242">242</th><td>  <dfn class="enum" id="llvm::Mips::F_HI2" title='llvm::Mips::F_HI2' data-ref="llvm::Mips::F_HI2" data-ref-filename="llvm..Mips..F_HI2">F_HI2</dfn> = <var>222</var>,</td></tr>
<tr><th id="243">243</th><td>  <dfn class="enum" id="llvm::Mips::F_HI3" title='llvm::Mips::F_HI3' data-ref="llvm::Mips::F_HI3" data-ref-filename="llvm..Mips..F_HI3">F_HI3</dfn> = <var>223</var>,</td></tr>
<tr><th id="244">244</th><td>  <dfn class="enum" id="llvm::Mips::F_HI4" title='llvm::Mips::F_HI4' data-ref="llvm::Mips::F_HI4" data-ref-filename="llvm..Mips..F_HI4">F_HI4</dfn> = <var>224</var>,</td></tr>
<tr><th id="245">245</th><td>  <dfn class="enum" id="llvm::Mips::F_HI5" title='llvm::Mips::F_HI5' data-ref="llvm::Mips::F_HI5" data-ref-filename="llvm..Mips..F_HI5">F_HI5</dfn> = <var>225</var>,</td></tr>
<tr><th id="246">246</th><td>  <dfn class="enum" id="llvm::Mips::F_HI6" title='llvm::Mips::F_HI6' data-ref="llvm::Mips::F_HI6" data-ref-filename="llvm..Mips..F_HI6">F_HI6</dfn> = <var>226</var>,</td></tr>
<tr><th id="247">247</th><td>  <dfn class="enum" id="llvm::Mips::F_HI7" title='llvm::Mips::F_HI7' data-ref="llvm::Mips::F_HI7" data-ref-filename="llvm..Mips..F_HI7">F_HI7</dfn> = <var>227</var>,</td></tr>
<tr><th id="248">248</th><td>  <dfn class="enum" id="llvm::Mips::F_HI8" title='llvm::Mips::F_HI8' data-ref="llvm::Mips::F_HI8" data-ref-filename="llvm..Mips..F_HI8">F_HI8</dfn> = <var>228</var>,</td></tr>
<tr><th id="249">249</th><td>  <dfn class="enum" id="llvm::Mips::F_HI9" title='llvm::Mips::F_HI9' data-ref="llvm::Mips::F_HI9" data-ref-filename="llvm..Mips..F_HI9">F_HI9</dfn> = <var>229</var>,</td></tr>
<tr><th id="250">250</th><td>  <dfn class="enum" id="llvm::Mips::F_HI10" title='llvm::Mips::F_HI10' data-ref="llvm::Mips::F_HI10" data-ref-filename="llvm..Mips..F_HI10">F_HI10</dfn> = <var>230</var>,</td></tr>
<tr><th id="251">251</th><td>  <dfn class="enum" id="llvm::Mips::F_HI11" title='llvm::Mips::F_HI11' data-ref="llvm::Mips::F_HI11" data-ref-filename="llvm..Mips..F_HI11">F_HI11</dfn> = <var>231</var>,</td></tr>
<tr><th id="252">252</th><td>  <dfn class="enum" id="llvm::Mips::F_HI12" title='llvm::Mips::F_HI12' data-ref="llvm::Mips::F_HI12" data-ref-filename="llvm..Mips..F_HI12">F_HI12</dfn> = <var>232</var>,</td></tr>
<tr><th id="253">253</th><td>  <dfn class="enum" id="llvm::Mips::F_HI13" title='llvm::Mips::F_HI13' data-ref="llvm::Mips::F_HI13" data-ref-filename="llvm..Mips..F_HI13">F_HI13</dfn> = <var>233</var>,</td></tr>
<tr><th id="254">254</th><td>  <dfn class="enum" id="llvm::Mips::F_HI14" title='llvm::Mips::F_HI14' data-ref="llvm::Mips::F_HI14" data-ref-filename="llvm..Mips..F_HI14">F_HI14</dfn> = <var>234</var>,</td></tr>
<tr><th id="255">255</th><td>  <dfn class="enum" id="llvm::Mips::F_HI15" title='llvm::Mips::F_HI15' data-ref="llvm::Mips::F_HI15" data-ref-filename="llvm..Mips..F_HI15">F_HI15</dfn> = <var>235</var>,</td></tr>
<tr><th id="256">256</th><td>  <dfn class="enum" id="llvm::Mips::F_HI16" title='llvm::Mips::F_HI16' data-ref="llvm::Mips::F_HI16" data-ref-filename="llvm..Mips..F_HI16">F_HI16</dfn> = <var>236</var>,</td></tr>
<tr><th id="257">257</th><td>  <dfn class="enum" id="llvm::Mips::F_HI17" title='llvm::Mips::F_HI17' data-ref="llvm::Mips::F_HI17" data-ref-filename="llvm..Mips..F_HI17">F_HI17</dfn> = <var>237</var>,</td></tr>
<tr><th id="258">258</th><td>  <dfn class="enum" id="llvm::Mips::F_HI18" title='llvm::Mips::F_HI18' data-ref="llvm::Mips::F_HI18" data-ref-filename="llvm..Mips..F_HI18">F_HI18</dfn> = <var>238</var>,</td></tr>
<tr><th id="259">259</th><td>  <dfn class="enum" id="llvm::Mips::F_HI19" title='llvm::Mips::F_HI19' data-ref="llvm::Mips::F_HI19" data-ref-filename="llvm..Mips..F_HI19">F_HI19</dfn> = <var>239</var>,</td></tr>
<tr><th id="260">260</th><td>  <dfn class="enum" id="llvm::Mips::F_HI20" title='llvm::Mips::F_HI20' data-ref="llvm::Mips::F_HI20" data-ref-filename="llvm..Mips..F_HI20">F_HI20</dfn> = <var>240</var>,</td></tr>
<tr><th id="261">261</th><td>  <dfn class="enum" id="llvm::Mips::F_HI21" title='llvm::Mips::F_HI21' data-ref="llvm::Mips::F_HI21" data-ref-filename="llvm..Mips..F_HI21">F_HI21</dfn> = <var>241</var>,</td></tr>
<tr><th id="262">262</th><td>  <dfn class="enum" id="llvm::Mips::F_HI22" title='llvm::Mips::F_HI22' data-ref="llvm::Mips::F_HI22" data-ref-filename="llvm..Mips..F_HI22">F_HI22</dfn> = <var>242</var>,</td></tr>
<tr><th id="263">263</th><td>  <dfn class="enum" id="llvm::Mips::F_HI23" title='llvm::Mips::F_HI23' data-ref="llvm::Mips::F_HI23" data-ref-filename="llvm..Mips..F_HI23">F_HI23</dfn> = <var>243</var>,</td></tr>
<tr><th id="264">264</th><td>  <dfn class="enum" id="llvm::Mips::F_HI24" title='llvm::Mips::F_HI24' data-ref="llvm::Mips::F_HI24" data-ref-filename="llvm..Mips..F_HI24">F_HI24</dfn> = <var>244</var>,</td></tr>
<tr><th id="265">265</th><td>  <dfn class="enum" id="llvm::Mips::F_HI25" title='llvm::Mips::F_HI25' data-ref="llvm::Mips::F_HI25" data-ref-filename="llvm..Mips..F_HI25">F_HI25</dfn> = <var>245</var>,</td></tr>
<tr><th id="266">266</th><td>  <dfn class="enum" id="llvm::Mips::F_HI26" title='llvm::Mips::F_HI26' data-ref="llvm::Mips::F_HI26" data-ref-filename="llvm..Mips..F_HI26">F_HI26</dfn> = <var>246</var>,</td></tr>
<tr><th id="267">267</th><td>  <dfn class="enum" id="llvm::Mips::F_HI27" title='llvm::Mips::F_HI27' data-ref="llvm::Mips::F_HI27" data-ref-filename="llvm..Mips..F_HI27">F_HI27</dfn> = <var>247</var>,</td></tr>
<tr><th id="268">268</th><td>  <dfn class="enum" id="llvm::Mips::F_HI28" title='llvm::Mips::F_HI28' data-ref="llvm::Mips::F_HI28" data-ref-filename="llvm..Mips..F_HI28">F_HI28</dfn> = <var>248</var>,</td></tr>
<tr><th id="269">269</th><td>  <dfn class="enum" id="llvm::Mips::F_HI29" title='llvm::Mips::F_HI29' data-ref="llvm::Mips::F_HI29" data-ref-filename="llvm..Mips..F_HI29">F_HI29</dfn> = <var>249</var>,</td></tr>
<tr><th id="270">270</th><td>  <dfn class="enum" id="llvm::Mips::F_HI30" title='llvm::Mips::F_HI30' data-ref="llvm::Mips::F_HI30" data-ref-filename="llvm..Mips..F_HI30">F_HI30</dfn> = <var>250</var>,</td></tr>
<tr><th id="271">271</th><td>  <dfn class="enum" id="llvm::Mips::F_HI31" title='llvm::Mips::F_HI31' data-ref="llvm::Mips::F_HI31" data-ref-filename="llvm..Mips..F_HI31">F_HI31</dfn> = <var>251</var>,</td></tr>
<tr><th id="272">272</th><td>  <dfn class="enum" id="llvm::Mips::GP_64" title='llvm::Mips::GP_64' data-ref="llvm::Mips::GP_64" data-ref-filename="llvm..Mips..GP_64">GP_64</dfn> = <var>252</var>,</td></tr>
<tr><th id="273">273</th><td>  <dfn class="enum" id="llvm::Mips::HI0" title='llvm::Mips::HI0' data-ref="llvm::Mips::HI0" data-ref-filename="llvm..Mips..HI0">HI0</dfn> = <var>253</var>,</td></tr>
<tr><th id="274">274</th><td>  <dfn class="enum" id="llvm::Mips::HI1" title='llvm::Mips::HI1' data-ref="llvm::Mips::HI1" data-ref-filename="llvm..Mips..HI1">HI1</dfn> = <var>254</var>,</td></tr>
<tr><th id="275">275</th><td>  <dfn class="enum" id="llvm::Mips::HI2" title='llvm::Mips::HI2' data-ref="llvm::Mips::HI2" data-ref-filename="llvm..Mips..HI2">HI2</dfn> = <var>255</var>,</td></tr>
<tr><th id="276">276</th><td>  <dfn class="enum" id="llvm::Mips::HI3" title='llvm::Mips::HI3' data-ref="llvm::Mips::HI3" data-ref-filename="llvm..Mips..HI3">HI3</dfn> = <var>256</var>,</td></tr>
<tr><th id="277">277</th><td>  <dfn class="enum" id="llvm::Mips::HWR0" title='llvm::Mips::HWR0' data-ref="llvm::Mips::HWR0" data-ref-filename="llvm..Mips..HWR0">HWR0</dfn> = <var>257</var>,</td></tr>
<tr><th id="278">278</th><td>  <dfn class="enum" id="llvm::Mips::HWR1" title='llvm::Mips::HWR1' data-ref="llvm::Mips::HWR1" data-ref-filename="llvm..Mips..HWR1">HWR1</dfn> = <var>258</var>,</td></tr>
<tr><th id="279">279</th><td>  <dfn class="enum" id="llvm::Mips::HWR2" title='llvm::Mips::HWR2' data-ref="llvm::Mips::HWR2" data-ref-filename="llvm..Mips..HWR2">HWR2</dfn> = <var>259</var>,</td></tr>
<tr><th id="280">280</th><td>  <dfn class="enum" id="llvm::Mips::HWR3" title='llvm::Mips::HWR3' data-ref="llvm::Mips::HWR3" data-ref-filename="llvm..Mips..HWR3">HWR3</dfn> = <var>260</var>,</td></tr>
<tr><th id="281">281</th><td>  <dfn class="enum" id="llvm::Mips::HWR4" title='llvm::Mips::HWR4' data-ref="llvm::Mips::HWR4" data-ref-filename="llvm..Mips..HWR4">HWR4</dfn> = <var>261</var>,</td></tr>
<tr><th id="282">282</th><td>  <dfn class="enum" id="llvm::Mips::HWR5" title='llvm::Mips::HWR5' data-ref="llvm::Mips::HWR5" data-ref-filename="llvm..Mips..HWR5">HWR5</dfn> = <var>262</var>,</td></tr>
<tr><th id="283">283</th><td>  <dfn class="enum" id="llvm::Mips::HWR6" title='llvm::Mips::HWR6' data-ref="llvm::Mips::HWR6" data-ref-filename="llvm..Mips..HWR6">HWR6</dfn> = <var>263</var>,</td></tr>
<tr><th id="284">284</th><td>  <dfn class="enum" id="llvm::Mips::HWR7" title='llvm::Mips::HWR7' data-ref="llvm::Mips::HWR7" data-ref-filename="llvm..Mips..HWR7">HWR7</dfn> = <var>264</var>,</td></tr>
<tr><th id="285">285</th><td>  <dfn class="enum" id="llvm::Mips::HWR8" title='llvm::Mips::HWR8' data-ref="llvm::Mips::HWR8" data-ref-filename="llvm..Mips..HWR8">HWR8</dfn> = <var>265</var>,</td></tr>
<tr><th id="286">286</th><td>  <dfn class="enum" id="llvm::Mips::HWR9" title='llvm::Mips::HWR9' data-ref="llvm::Mips::HWR9" data-ref-filename="llvm..Mips..HWR9">HWR9</dfn> = <var>266</var>,</td></tr>
<tr><th id="287">287</th><td>  <dfn class="enum" id="llvm::Mips::HWR10" title='llvm::Mips::HWR10' data-ref="llvm::Mips::HWR10" data-ref-filename="llvm..Mips..HWR10">HWR10</dfn> = <var>267</var>,</td></tr>
<tr><th id="288">288</th><td>  <dfn class="enum" id="llvm::Mips::HWR11" title='llvm::Mips::HWR11' data-ref="llvm::Mips::HWR11" data-ref-filename="llvm..Mips..HWR11">HWR11</dfn> = <var>268</var>,</td></tr>
<tr><th id="289">289</th><td>  <dfn class="enum" id="llvm::Mips::HWR12" title='llvm::Mips::HWR12' data-ref="llvm::Mips::HWR12" data-ref-filename="llvm..Mips..HWR12">HWR12</dfn> = <var>269</var>,</td></tr>
<tr><th id="290">290</th><td>  <dfn class="enum" id="llvm::Mips::HWR13" title='llvm::Mips::HWR13' data-ref="llvm::Mips::HWR13" data-ref-filename="llvm..Mips..HWR13">HWR13</dfn> = <var>270</var>,</td></tr>
<tr><th id="291">291</th><td>  <dfn class="enum" id="llvm::Mips::HWR14" title='llvm::Mips::HWR14' data-ref="llvm::Mips::HWR14" data-ref-filename="llvm..Mips..HWR14">HWR14</dfn> = <var>271</var>,</td></tr>
<tr><th id="292">292</th><td>  <dfn class="enum" id="llvm::Mips::HWR15" title='llvm::Mips::HWR15' data-ref="llvm::Mips::HWR15" data-ref-filename="llvm..Mips..HWR15">HWR15</dfn> = <var>272</var>,</td></tr>
<tr><th id="293">293</th><td>  <dfn class="enum" id="llvm::Mips::HWR16" title='llvm::Mips::HWR16' data-ref="llvm::Mips::HWR16" data-ref-filename="llvm..Mips..HWR16">HWR16</dfn> = <var>273</var>,</td></tr>
<tr><th id="294">294</th><td>  <dfn class="enum" id="llvm::Mips::HWR17" title='llvm::Mips::HWR17' data-ref="llvm::Mips::HWR17" data-ref-filename="llvm..Mips..HWR17">HWR17</dfn> = <var>274</var>,</td></tr>
<tr><th id="295">295</th><td>  <dfn class="enum" id="llvm::Mips::HWR18" title='llvm::Mips::HWR18' data-ref="llvm::Mips::HWR18" data-ref-filename="llvm..Mips..HWR18">HWR18</dfn> = <var>275</var>,</td></tr>
<tr><th id="296">296</th><td>  <dfn class="enum" id="llvm::Mips::HWR19" title='llvm::Mips::HWR19' data-ref="llvm::Mips::HWR19" data-ref-filename="llvm..Mips..HWR19">HWR19</dfn> = <var>276</var>,</td></tr>
<tr><th id="297">297</th><td>  <dfn class="enum" id="llvm::Mips::HWR20" title='llvm::Mips::HWR20' data-ref="llvm::Mips::HWR20" data-ref-filename="llvm..Mips..HWR20">HWR20</dfn> = <var>277</var>,</td></tr>
<tr><th id="298">298</th><td>  <dfn class="enum" id="llvm::Mips::HWR21" title='llvm::Mips::HWR21' data-ref="llvm::Mips::HWR21" data-ref-filename="llvm..Mips..HWR21">HWR21</dfn> = <var>278</var>,</td></tr>
<tr><th id="299">299</th><td>  <dfn class="enum" id="llvm::Mips::HWR22" title='llvm::Mips::HWR22' data-ref="llvm::Mips::HWR22" data-ref-filename="llvm..Mips..HWR22">HWR22</dfn> = <var>279</var>,</td></tr>
<tr><th id="300">300</th><td>  <dfn class="enum" id="llvm::Mips::HWR23" title='llvm::Mips::HWR23' data-ref="llvm::Mips::HWR23" data-ref-filename="llvm..Mips..HWR23">HWR23</dfn> = <var>280</var>,</td></tr>
<tr><th id="301">301</th><td>  <dfn class="enum" id="llvm::Mips::HWR24" title='llvm::Mips::HWR24' data-ref="llvm::Mips::HWR24" data-ref-filename="llvm..Mips..HWR24">HWR24</dfn> = <var>281</var>,</td></tr>
<tr><th id="302">302</th><td>  <dfn class="enum" id="llvm::Mips::HWR25" title='llvm::Mips::HWR25' data-ref="llvm::Mips::HWR25" data-ref-filename="llvm..Mips..HWR25">HWR25</dfn> = <var>282</var>,</td></tr>
<tr><th id="303">303</th><td>  <dfn class="enum" id="llvm::Mips::HWR26" title='llvm::Mips::HWR26' data-ref="llvm::Mips::HWR26" data-ref-filename="llvm..Mips..HWR26">HWR26</dfn> = <var>283</var>,</td></tr>
<tr><th id="304">304</th><td>  <dfn class="enum" id="llvm::Mips::HWR27" title='llvm::Mips::HWR27' data-ref="llvm::Mips::HWR27" data-ref-filename="llvm..Mips..HWR27">HWR27</dfn> = <var>284</var>,</td></tr>
<tr><th id="305">305</th><td>  <dfn class="enum" id="llvm::Mips::HWR28" title='llvm::Mips::HWR28' data-ref="llvm::Mips::HWR28" data-ref-filename="llvm..Mips..HWR28">HWR28</dfn> = <var>285</var>,</td></tr>
<tr><th id="306">306</th><td>  <dfn class="enum" id="llvm::Mips::HWR29" title='llvm::Mips::HWR29' data-ref="llvm::Mips::HWR29" data-ref-filename="llvm..Mips..HWR29">HWR29</dfn> = <var>286</var>,</td></tr>
<tr><th id="307">307</th><td>  <dfn class="enum" id="llvm::Mips::HWR30" title='llvm::Mips::HWR30' data-ref="llvm::Mips::HWR30" data-ref-filename="llvm..Mips..HWR30">HWR30</dfn> = <var>287</var>,</td></tr>
<tr><th id="308">308</th><td>  <dfn class="enum" id="llvm::Mips::HWR31" title='llvm::Mips::HWR31' data-ref="llvm::Mips::HWR31" data-ref-filename="llvm..Mips..HWR31">HWR31</dfn> = <var>288</var>,</td></tr>
<tr><th id="309">309</th><td>  <dfn class="enum" id="llvm::Mips::K0" title='llvm::Mips::K0' data-ref="llvm::Mips::K0" data-ref-filename="llvm..Mips..K0">K0</dfn> = <var>289</var>,</td></tr>
<tr><th id="310">310</th><td>  <dfn class="enum" id="llvm::Mips::K1" title='llvm::Mips::K1' data-ref="llvm::Mips::K1" data-ref-filename="llvm..Mips..K1">K1</dfn> = <var>290</var>,</td></tr>
<tr><th id="311">311</th><td>  <dfn class="enum" id="llvm::Mips::LO0" title='llvm::Mips::LO0' data-ref="llvm::Mips::LO0" data-ref-filename="llvm..Mips..LO0">LO0</dfn> = <var>291</var>,</td></tr>
<tr><th id="312">312</th><td>  <dfn class="enum" id="llvm::Mips::LO1" title='llvm::Mips::LO1' data-ref="llvm::Mips::LO1" data-ref-filename="llvm..Mips..LO1">LO1</dfn> = <var>292</var>,</td></tr>
<tr><th id="313">313</th><td>  <dfn class="enum" id="llvm::Mips::LO2" title='llvm::Mips::LO2' data-ref="llvm::Mips::LO2" data-ref-filename="llvm..Mips..LO2">LO2</dfn> = <var>293</var>,</td></tr>
<tr><th id="314">314</th><td>  <dfn class="enum" id="llvm::Mips::LO3" title='llvm::Mips::LO3' data-ref="llvm::Mips::LO3" data-ref-filename="llvm..Mips..LO3">LO3</dfn> = <var>294</var>,</td></tr>
<tr><th id="315">315</th><td>  <dfn class="enum" id="llvm::Mips::MPL0" title='llvm::Mips::MPL0' data-ref="llvm::Mips::MPL0" data-ref-filename="llvm..Mips..MPL0">MPL0</dfn> = <var>295</var>,</td></tr>
<tr><th id="316">316</th><td>  <dfn class="enum" id="llvm::Mips::MPL1" title='llvm::Mips::MPL1' data-ref="llvm::Mips::MPL1" data-ref-filename="llvm..Mips..MPL1">MPL1</dfn> = <var>296</var>,</td></tr>
<tr><th id="317">317</th><td>  <dfn class="enum" id="llvm::Mips::MPL2" title='llvm::Mips::MPL2' data-ref="llvm::Mips::MPL2" data-ref-filename="llvm..Mips..MPL2">MPL2</dfn> = <var>297</var>,</td></tr>
<tr><th id="318">318</th><td>  <dfn class="enum" id="llvm::Mips::MSA8" title='llvm::Mips::MSA8' data-ref="llvm::Mips::MSA8" data-ref-filename="llvm..Mips..MSA8">MSA8</dfn> = <var>298</var>,</td></tr>
<tr><th id="319">319</th><td>  <dfn class="enum" id="llvm::Mips::MSA9" title='llvm::Mips::MSA9' data-ref="llvm::Mips::MSA9" data-ref-filename="llvm..Mips..MSA9">MSA9</dfn> = <var>299</var>,</td></tr>
<tr><th id="320">320</th><td>  <dfn class="enum" id="llvm::Mips::MSA10" title='llvm::Mips::MSA10' data-ref="llvm::Mips::MSA10" data-ref-filename="llvm..Mips..MSA10">MSA10</dfn> = <var>300</var>,</td></tr>
<tr><th id="321">321</th><td>  <dfn class="enum" id="llvm::Mips::MSA11" title='llvm::Mips::MSA11' data-ref="llvm::Mips::MSA11" data-ref-filename="llvm..Mips..MSA11">MSA11</dfn> = <var>301</var>,</td></tr>
<tr><th id="322">322</th><td>  <dfn class="enum" id="llvm::Mips::MSA12" title='llvm::Mips::MSA12' data-ref="llvm::Mips::MSA12" data-ref-filename="llvm..Mips..MSA12">MSA12</dfn> = <var>302</var>,</td></tr>
<tr><th id="323">323</th><td>  <dfn class="enum" id="llvm::Mips::MSA13" title='llvm::Mips::MSA13' data-ref="llvm::Mips::MSA13" data-ref-filename="llvm..Mips..MSA13">MSA13</dfn> = <var>303</var>,</td></tr>
<tr><th id="324">324</th><td>  <dfn class="enum" id="llvm::Mips::MSA14" title='llvm::Mips::MSA14' data-ref="llvm::Mips::MSA14" data-ref-filename="llvm..Mips..MSA14">MSA14</dfn> = <var>304</var>,</td></tr>
<tr><th id="325">325</th><td>  <dfn class="enum" id="llvm::Mips::MSA15" title='llvm::Mips::MSA15' data-ref="llvm::Mips::MSA15" data-ref-filename="llvm..Mips..MSA15">MSA15</dfn> = <var>305</var>,</td></tr>
<tr><th id="326">326</th><td>  <dfn class="enum" id="llvm::Mips::MSA16" title='llvm::Mips::MSA16' data-ref="llvm::Mips::MSA16" data-ref-filename="llvm..Mips..MSA16">MSA16</dfn> = <var>306</var>,</td></tr>
<tr><th id="327">327</th><td>  <dfn class="enum" id="llvm::Mips::MSA17" title='llvm::Mips::MSA17' data-ref="llvm::Mips::MSA17" data-ref-filename="llvm..Mips..MSA17">MSA17</dfn> = <var>307</var>,</td></tr>
<tr><th id="328">328</th><td>  <dfn class="enum" id="llvm::Mips::MSA18" title='llvm::Mips::MSA18' data-ref="llvm::Mips::MSA18" data-ref-filename="llvm..Mips..MSA18">MSA18</dfn> = <var>308</var>,</td></tr>
<tr><th id="329">329</th><td>  <dfn class="enum" id="llvm::Mips::MSA19" title='llvm::Mips::MSA19' data-ref="llvm::Mips::MSA19" data-ref-filename="llvm..Mips..MSA19">MSA19</dfn> = <var>309</var>,</td></tr>
<tr><th id="330">330</th><td>  <dfn class="enum" id="llvm::Mips::MSA20" title='llvm::Mips::MSA20' data-ref="llvm::Mips::MSA20" data-ref-filename="llvm..Mips..MSA20">MSA20</dfn> = <var>310</var>,</td></tr>
<tr><th id="331">331</th><td>  <dfn class="enum" id="llvm::Mips::MSA21" title='llvm::Mips::MSA21' data-ref="llvm::Mips::MSA21" data-ref-filename="llvm..Mips..MSA21">MSA21</dfn> = <var>311</var>,</td></tr>
<tr><th id="332">332</th><td>  <dfn class="enum" id="llvm::Mips::MSA22" title='llvm::Mips::MSA22' data-ref="llvm::Mips::MSA22" data-ref-filename="llvm..Mips..MSA22">MSA22</dfn> = <var>312</var>,</td></tr>
<tr><th id="333">333</th><td>  <dfn class="enum" id="llvm::Mips::MSA23" title='llvm::Mips::MSA23' data-ref="llvm::Mips::MSA23" data-ref-filename="llvm..Mips..MSA23">MSA23</dfn> = <var>313</var>,</td></tr>
<tr><th id="334">334</th><td>  <dfn class="enum" id="llvm::Mips::MSA24" title='llvm::Mips::MSA24' data-ref="llvm::Mips::MSA24" data-ref-filename="llvm..Mips..MSA24">MSA24</dfn> = <var>314</var>,</td></tr>
<tr><th id="335">335</th><td>  <dfn class="enum" id="llvm::Mips::MSA25" title='llvm::Mips::MSA25' data-ref="llvm::Mips::MSA25" data-ref-filename="llvm..Mips..MSA25">MSA25</dfn> = <var>315</var>,</td></tr>
<tr><th id="336">336</th><td>  <dfn class="enum" id="llvm::Mips::MSA26" title='llvm::Mips::MSA26' data-ref="llvm::Mips::MSA26" data-ref-filename="llvm..Mips..MSA26">MSA26</dfn> = <var>316</var>,</td></tr>
<tr><th id="337">337</th><td>  <dfn class="enum" id="llvm::Mips::MSA27" title='llvm::Mips::MSA27' data-ref="llvm::Mips::MSA27" data-ref-filename="llvm..Mips..MSA27">MSA27</dfn> = <var>317</var>,</td></tr>
<tr><th id="338">338</th><td>  <dfn class="enum" id="llvm::Mips::MSA28" title='llvm::Mips::MSA28' data-ref="llvm::Mips::MSA28" data-ref-filename="llvm..Mips..MSA28">MSA28</dfn> = <var>318</var>,</td></tr>
<tr><th id="339">339</th><td>  <dfn class="enum" id="llvm::Mips::MSA29" title='llvm::Mips::MSA29' data-ref="llvm::Mips::MSA29" data-ref-filename="llvm..Mips..MSA29">MSA29</dfn> = <var>319</var>,</td></tr>
<tr><th id="340">340</th><td>  <dfn class="enum" id="llvm::Mips::MSA30" title='llvm::Mips::MSA30' data-ref="llvm::Mips::MSA30" data-ref-filename="llvm..Mips..MSA30">MSA30</dfn> = <var>320</var>,</td></tr>
<tr><th id="341">341</th><td>  <dfn class="enum" id="llvm::Mips::MSA31" title='llvm::Mips::MSA31' data-ref="llvm::Mips::MSA31" data-ref-filename="llvm..Mips..MSA31">MSA31</dfn> = <var>321</var>,</td></tr>
<tr><th id="342">342</th><td>  <dfn class="enum" id="llvm::Mips::P0" title='llvm::Mips::P0' data-ref="llvm::Mips::P0" data-ref-filename="llvm..Mips..P0">P0</dfn> = <var>322</var>,</td></tr>
<tr><th id="343">343</th><td>  <dfn class="enum" id="llvm::Mips::P1" title='llvm::Mips::P1' data-ref="llvm::Mips::P1" data-ref-filename="llvm..Mips..P1">P1</dfn> = <var>323</var>,</td></tr>
<tr><th id="344">344</th><td>  <dfn class="enum" id="llvm::Mips::P2" title='llvm::Mips::P2' data-ref="llvm::Mips::P2" data-ref-filename="llvm..Mips..P2">P2</dfn> = <var>324</var>,</td></tr>
<tr><th id="345">345</th><td>  <dfn class="enum" id="llvm::Mips::RA_64" title='llvm::Mips::RA_64' data-ref="llvm::Mips::RA_64" data-ref-filename="llvm..Mips..RA_64">RA_64</dfn> = <var>325</var>,</td></tr>
<tr><th id="346">346</th><td>  <dfn class="enum" id="llvm::Mips::S0" title='llvm::Mips::S0' data-ref="llvm::Mips::S0" data-ref-filename="llvm..Mips..S0">S0</dfn> = <var>326</var>,</td></tr>
<tr><th id="347">347</th><td>  <dfn class="enum" id="llvm::Mips::S1" title='llvm::Mips::S1' data-ref="llvm::Mips::S1" data-ref-filename="llvm..Mips..S1">S1</dfn> = <var>327</var>,</td></tr>
<tr><th id="348">348</th><td>  <dfn class="enum" id="llvm::Mips::S2" title='llvm::Mips::S2' data-ref="llvm::Mips::S2" data-ref-filename="llvm..Mips..S2">S2</dfn> = <var>328</var>,</td></tr>
<tr><th id="349">349</th><td>  <dfn class="enum" id="llvm::Mips::S3" title='llvm::Mips::S3' data-ref="llvm::Mips::S3" data-ref-filename="llvm..Mips..S3">S3</dfn> = <var>329</var>,</td></tr>
<tr><th id="350">350</th><td>  <dfn class="enum" id="llvm::Mips::S4" title='llvm::Mips::S4' data-ref="llvm::Mips::S4" data-ref-filename="llvm..Mips..S4">S4</dfn> = <var>330</var>,</td></tr>
<tr><th id="351">351</th><td>  <dfn class="enum" id="llvm::Mips::S5" title='llvm::Mips::S5' data-ref="llvm::Mips::S5" data-ref-filename="llvm..Mips..S5">S5</dfn> = <var>331</var>,</td></tr>
<tr><th id="352">352</th><td>  <dfn class="enum" id="llvm::Mips::S6" title='llvm::Mips::S6' data-ref="llvm::Mips::S6" data-ref-filename="llvm..Mips..S6">S6</dfn> = <var>332</var>,</td></tr>
<tr><th id="353">353</th><td>  <dfn class="enum" id="llvm::Mips::S7" title='llvm::Mips::S7' data-ref="llvm::Mips::S7" data-ref-filename="llvm..Mips..S7">S7</dfn> = <var>333</var>,</td></tr>
<tr><th id="354">354</th><td>  <dfn class="enum" id="llvm::Mips::SP_64" title='llvm::Mips::SP_64' data-ref="llvm::Mips::SP_64" data-ref-filename="llvm..Mips..SP_64">SP_64</dfn> = <var>334</var>,</td></tr>
<tr><th id="355">355</th><td>  <dfn class="enum" id="llvm::Mips::T0" title='llvm::Mips::T0' data-ref="llvm::Mips::T0" data-ref-filename="llvm..Mips..T0">T0</dfn> = <var>335</var>,</td></tr>
<tr><th id="356">356</th><td>  <dfn class="enum" id="llvm::Mips::T1" title='llvm::Mips::T1' data-ref="llvm::Mips::T1" data-ref-filename="llvm..Mips..T1">T1</dfn> = <var>336</var>,</td></tr>
<tr><th id="357">357</th><td>  <dfn class="enum" id="llvm::Mips::T2" title='llvm::Mips::T2' data-ref="llvm::Mips::T2" data-ref-filename="llvm..Mips..T2">T2</dfn> = <var>337</var>,</td></tr>
<tr><th id="358">358</th><td>  <dfn class="enum" id="llvm::Mips::T3" title='llvm::Mips::T3' data-ref="llvm::Mips::T3" data-ref-filename="llvm..Mips..T3">T3</dfn> = <var>338</var>,</td></tr>
<tr><th id="359">359</th><td>  <dfn class="enum" id="llvm::Mips::T4" title='llvm::Mips::T4' data-ref="llvm::Mips::T4" data-ref-filename="llvm..Mips..T4">T4</dfn> = <var>339</var>,</td></tr>
<tr><th id="360">360</th><td>  <dfn class="enum" id="llvm::Mips::T5" title='llvm::Mips::T5' data-ref="llvm::Mips::T5" data-ref-filename="llvm..Mips..T5">T5</dfn> = <var>340</var>,</td></tr>
<tr><th id="361">361</th><td>  <dfn class="enum" id="llvm::Mips::T6" title='llvm::Mips::T6' data-ref="llvm::Mips::T6" data-ref-filename="llvm..Mips..T6">T6</dfn> = <var>341</var>,</td></tr>
<tr><th id="362">362</th><td>  <dfn class="enum" id="llvm::Mips::T7" title='llvm::Mips::T7' data-ref="llvm::Mips::T7" data-ref-filename="llvm..Mips..T7">T7</dfn> = <var>342</var>,</td></tr>
<tr><th id="363">363</th><td>  <dfn class="enum" id="llvm::Mips::T8" title='llvm::Mips::T8' data-ref="llvm::Mips::T8" data-ref-filename="llvm..Mips..T8">T8</dfn> = <var>343</var>,</td></tr>
<tr><th id="364">364</th><td>  <dfn class="enum" id="llvm::Mips::T9" title='llvm::Mips::T9' data-ref="llvm::Mips::T9" data-ref-filename="llvm..Mips..T9">T9</dfn> = <var>344</var>,</td></tr>
<tr><th id="365">365</th><td>  <dfn class="enum" id="llvm::Mips::V0" title='llvm::Mips::V0' data-ref="llvm::Mips::V0" data-ref-filename="llvm..Mips..V0">V0</dfn> = <var>345</var>,</td></tr>
<tr><th id="366">366</th><td>  <dfn class="enum" id="llvm::Mips::V1" title='llvm::Mips::V1' data-ref="llvm::Mips::V1" data-ref-filename="llvm..Mips..V1">V1</dfn> = <var>346</var>,</td></tr>
<tr><th id="367">367</th><td>  <dfn class="enum" id="llvm::Mips::W0" title='llvm::Mips::W0' data-ref="llvm::Mips::W0" data-ref-filename="llvm..Mips..W0">W0</dfn> = <var>347</var>,</td></tr>
<tr><th id="368">368</th><td>  <dfn class="enum" id="llvm::Mips::W1" title='llvm::Mips::W1' data-ref="llvm::Mips::W1" data-ref-filename="llvm..Mips..W1">W1</dfn> = <var>348</var>,</td></tr>
<tr><th id="369">369</th><td>  <dfn class="enum" id="llvm::Mips::W2" title='llvm::Mips::W2' data-ref="llvm::Mips::W2" data-ref-filename="llvm..Mips..W2">W2</dfn> = <var>349</var>,</td></tr>
<tr><th id="370">370</th><td>  <dfn class="enum" id="llvm::Mips::W3" title='llvm::Mips::W3' data-ref="llvm::Mips::W3" data-ref-filename="llvm..Mips..W3">W3</dfn> = <var>350</var>,</td></tr>
<tr><th id="371">371</th><td>  <dfn class="enum" id="llvm::Mips::W4" title='llvm::Mips::W4' data-ref="llvm::Mips::W4" data-ref-filename="llvm..Mips..W4">W4</dfn> = <var>351</var>,</td></tr>
<tr><th id="372">372</th><td>  <dfn class="enum" id="llvm::Mips::W5" title='llvm::Mips::W5' data-ref="llvm::Mips::W5" data-ref-filename="llvm..Mips..W5">W5</dfn> = <var>352</var>,</td></tr>
<tr><th id="373">373</th><td>  <dfn class="enum" id="llvm::Mips::W6" title='llvm::Mips::W6' data-ref="llvm::Mips::W6" data-ref-filename="llvm..Mips..W6">W6</dfn> = <var>353</var>,</td></tr>
<tr><th id="374">374</th><td>  <dfn class="enum" id="llvm::Mips::W7" title='llvm::Mips::W7' data-ref="llvm::Mips::W7" data-ref-filename="llvm..Mips..W7">W7</dfn> = <var>354</var>,</td></tr>
<tr><th id="375">375</th><td>  <dfn class="enum" id="llvm::Mips::W8" title='llvm::Mips::W8' data-ref="llvm::Mips::W8" data-ref-filename="llvm..Mips..W8">W8</dfn> = <var>355</var>,</td></tr>
<tr><th id="376">376</th><td>  <dfn class="enum" id="llvm::Mips::W9" title='llvm::Mips::W9' data-ref="llvm::Mips::W9" data-ref-filename="llvm..Mips..W9">W9</dfn> = <var>356</var>,</td></tr>
<tr><th id="377">377</th><td>  <dfn class="enum" id="llvm::Mips::W10" title='llvm::Mips::W10' data-ref="llvm::Mips::W10" data-ref-filename="llvm..Mips..W10">W10</dfn> = <var>357</var>,</td></tr>
<tr><th id="378">378</th><td>  <dfn class="enum" id="llvm::Mips::W11" title='llvm::Mips::W11' data-ref="llvm::Mips::W11" data-ref-filename="llvm..Mips..W11">W11</dfn> = <var>358</var>,</td></tr>
<tr><th id="379">379</th><td>  <dfn class="enum" id="llvm::Mips::W12" title='llvm::Mips::W12' data-ref="llvm::Mips::W12" data-ref-filename="llvm..Mips..W12">W12</dfn> = <var>359</var>,</td></tr>
<tr><th id="380">380</th><td>  <dfn class="enum" id="llvm::Mips::W13" title='llvm::Mips::W13' data-ref="llvm::Mips::W13" data-ref-filename="llvm..Mips..W13">W13</dfn> = <var>360</var>,</td></tr>
<tr><th id="381">381</th><td>  <dfn class="enum" id="llvm::Mips::W14" title='llvm::Mips::W14' data-ref="llvm::Mips::W14" data-ref-filename="llvm..Mips..W14">W14</dfn> = <var>361</var>,</td></tr>
<tr><th id="382">382</th><td>  <dfn class="enum" id="llvm::Mips::W15" title='llvm::Mips::W15' data-ref="llvm::Mips::W15" data-ref-filename="llvm..Mips..W15">W15</dfn> = <var>362</var>,</td></tr>
<tr><th id="383">383</th><td>  <dfn class="enum" id="llvm::Mips::W16" title='llvm::Mips::W16' data-ref="llvm::Mips::W16" data-ref-filename="llvm..Mips..W16">W16</dfn> = <var>363</var>,</td></tr>
<tr><th id="384">384</th><td>  <dfn class="enum" id="llvm::Mips::W17" title='llvm::Mips::W17' data-ref="llvm::Mips::W17" data-ref-filename="llvm..Mips..W17">W17</dfn> = <var>364</var>,</td></tr>
<tr><th id="385">385</th><td>  <dfn class="enum" id="llvm::Mips::W18" title='llvm::Mips::W18' data-ref="llvm::Mips::W18" data-ref-filename="llvm..Mips..W18">W18</dfn> = <var>365</var>,</td></tr>
<tr><th id="386">386</th><td>  <dfn class="enum" id="llvm::Mips::W19" title='llvm::Mips::W19' data-ref="llvm::Mips::W19" data-ref-filename="llvm..Mips..W19">W19</dfn> = <var>366</var>,</td></tr>
<tr><th id="387">387</th><td>  <dfn class="enum" id="llvm::Mips::W20" title='llvm::Mips::W20' data-ref="llvm::Mips::W20" data-ref-filename="llvm..Mips..W20">W20</dfn> = <var>367</var>,</td></tr>
<tr><th id="388">388</th><td>  <dfn class="enum" id="llvm::Mips::W21" title='llvm::Mips::W21' data-ref="llvm::Mips::W21" data-ref-filename="llvm..Mips..W21">W21</dfn> = <var>368</var>,</td></tr>
<tr><th id="389">389</th><td>  <dfn class="enum" id="llvm::Mips::W22" title='llvm::Mips::W22' data-ref="llvm::Mips::W22" data-ref-filename="llvm..Mips..W22">W22</dfn> = <var>369</var>,</td></tr>
<tr><th id="390">390</th><td>  <dfn class="enum" id="llvm::Mips::W23" title='llvm::Mips::W23' data-ref="llvm::Mips::W23" data-ref-filename="llvm..Mips..W23">W23</dfn> = <var>370</var>,</td></tr>
<tr><th id="391">391</th><td>  <dfn class="enum" id="llvm::Mips::W24" title='llvm::Mips::W24' data-ref="llvm::Mips::W24" data-ref-filename="llvm..Mips..W24">W24</dfn> = <var>371</var>,</td></tr>
<tr><th id="392">392</th><td>  <dfn class="enum" id="llvm::Mips::W25" title='llvm::Mips::W25' data-ref="llvm::Mips::W25" data-ref-filename="llvm..Mips..W25">W25</dfn> = <var>372</var>,</td></tr>
<tr><th id="393">393</th><td>  <dfn class="enum" id="llvm::Mips::W26" title='llvm::Mips::W26' data-ref="llvm::Mips::W26" data-ref-filename="llvm..Mips..W26">W26</dfn> = <var>373</var>,</td></tr>
<tr><th id="394">394</th><td>  <dfn class="enum" id="llvm::Mips::W27" title='llvm::Mips::W27' data-ref="llvm::Mips::W27" data-ref-filename="llvm..Mips..W27">W27</dfn> = <var>374</var>,</td></tr>
<tr><th id="395">395</th><td>  <dfn class="enum" id="llvm::Mips::W28" title='llvm::Mips::W28' data-ref="llvm::Mips::W28" data-ref-filename="llvm..Mips..W28">W28</dfn> = <var>375</var>,</td></tr>
<tr><th id="396">396</th><td>  <dfn class="enum" id="llvm::Mips::W29" title='llvm::Mips::W29' data-ref="llvm::Mips::W29" data-ref-filename="llvm..Mips..W29">W29</dfn> = <var>376</var>,</td></tr>
<tr><th id="397">397</th><td>  <dfn class="enum" id="llvm::Mips::W30" title='llvm::Mips::W30' data-ref="llvm::Mips::W30" data-ref-filename="llvm..Mips..W30">W30</dfn> = <var>377</var>,</td></tr>
<tr><th id="398">398</th><td>  <dfn class="enum" id="llvm::Mips::W31" title='llvm::Mips::W31' data-ref="llvm::Mips::W31" data-ref-filename="llvm..Mips..W31">W31</dfn> = <var>378</var>,</td></tr>
<tr><th id="399">399</th><td>  <dfn class="enum" id="llvm::Mips::ZERO_64" title='llvm::Mips::ZERO_64' data-ref="llvm::Mips::ZERO_64" data-ref-filename="llvm..Mips..ZERO_64">ZERO_64</dfn> = <var>379</var>,</td></tr>
<tr><th id="400">400</th><td>  <dfn class="enum" id="llvm::Mips::A0_64" title='llvm::Mips::A0_64' data-ref="llvm::Mips::A0_64" data-ref-filename="llvm..Mips..A0_64">A0_64</dfn> = <var>380</var>,</td></tr>
<tr><th id="401">401</th><td>  <dfn class="enum" id="llvm::Mips::A1_64" title='llvm::Mips::A1_64' data-ref="llvm::Mips::A1_64" data-ref-filename="llvm..Mips..A1_64">A1_64</dfn> = <var>381</var>,</td></tr>
<tr><th id="402">402</th><td>  <dfn class="enum" id="llvm::Mips::A2_64" title='llvm::Mips::A2_64' data-ref="llvm::Mips::A2_64" data-ref-filename="llvm..Mips..A2_64">A2_64</dfn> = <var>382</var>,</td></tr>
<tr><th id="403">403</th><td>  <dfn class="enum" id="llvm::Mips::A3_64" title='llvm::Mips::A3_64' data-ref="llvm::Mips::A3_64" data-ref-filename="llvm..Mips..A3_64">A3_64</dfn> = <var>383</var>,</td></tr>
<tr><th id="404">404</th><td>  <dfn class="enum" id="llvm::Mips::AC0_64" title='llvm::Mips::AC0_64' data-ref="llvm::Mips::AC0_64" data-ref-filename="llvm..Mips..AC0_64">AC0_64</dfn> = <var>384</var>,</td></tr>
<tr><th id="405">405</th><td>  <dfn class="enum" id="llvm::Mips::D0_64" title='llvm::Mips::D0_64' data-ref="llvm::Mips::D0_64" data-ref-filename="llvm..Mips..D0_64">D0_64</dfn> = <var>385</var>,</td></tr>
<tr><th id="406">406</th><td>  <dfn class="enum" id="llvm::Mips::D1_64" title='llvm::Mips::D1_64' data-ref="llvm::Mips::D1_64" data-ref-filename="llvm..Mips..D1_64">D1_64</dfn> = <var>386</var>,</td></tr>
<tr><th id="407">407</th><td>  <dfn class="enum" id="llvm::Mips::D2_64" title='llvm::Mips::D2_64' data-ref="llvm::Mips::D2_64" data-ref-filename="llvm..Mips..D2_64">D2_64</dfn> = <var>387</var>,</td></tr>
<tr><th id="408">408</th><td>  <dfn class="enum" id="llvm::Mips::D3_64" title='llvm::Mips::D3_64' data-ref="llvm::Mips::D3_64" data-ref-filename="llvm..Mips..D3_64">D3_64</dfn> = <var>388</var>,</td></tr>
<tr><th id="409">409</th><td>  <dfn class="enum" id="llvm::Mips::D4_64" title='llvm::Mips::D4_64' data-ref="llvm::Mips::D4_64" data-ref-filename="llvm..Mips..D4_64">D4_64</dfn> = <var>389</var>,</td></tr>
<tr><th id="410">410</th><td>  <dfn class="enum" id="llvm::Mips::D5_64" title='llvm::Mips::D5_64' data-ref="llvm::Mips::D5_64" data-ref-filename="llvm..Mips..D5_64">D5_64</dfn> = <var>390</var>,</td></tr>
<tr><th id="411">411</th><td>  <dfn class="enum" id="llvm::Mips::D6_64" title='llvm::Mips::D6_64' data-ref="llvm::Mips::D6_64" data-ref-filename="llvm..Mips..D6_64">D6_64</dfn> = <var>391</var>,</td></tr>
<tr><th id="412">412</th><td>  <dfn class="enum" id="llvm::Mips::D7_64" title='llvm::Mips::D7_64' data-ref="llvm::Mips::D7_64" data-ref-filename="llvm..Mips..D7_64">D7_64</dfn> = <var>392</var>,</td></tr>
<tr><th id="413">413</th><td>  <dfn class="enum" id="llvm::Mips::D8_64" title='llvm::Mips::D8_64' data-ref="llvm::Mips::D8_64" data-ref-filename="llvm..Mips..D8_64">D8_64</dfn> = <var>393</var>,</td></tr>
<tr><th id="414">414</th><td>  <dfn class="enum" id="llvm::Mips::D9_64" title='llvm::Mips::D9_64' data-ref="llvm::Mips::D9_64" data-ref-filename="llvm..Mips..D9_64">D9_64</dfn> = <var>394</var>,</td></tr>
<tr><th id="415">415</th><td>  <dfn class="enum" id="llvm::Mips::D10_64" title='llvm::Mips::D10_64' data-ref="llvm::Mips::D10_64" data-ref-filename="llvm..Mips..D10_64">D10_64</dfn> = <var>395</var>,</td></tr>
<tr><th id="416">416</th><td>  <dfn class="enum" id="llvm::Mips::D11_64" title='llvm::Mips::D11_64' data-ref="llvm::Mips::D11_64" data-ref-filename="llvm..Mips..D11_64">D11_64</dfn> = <var>396</var>,</td></tr>
<tr><th id="417">417</th><td>  <dfn class="enum" id="llvm::Mips::D12_64" title='llvm::Mips::D12_64' data-ref="llvm::Mips::D12_64" data-ref-filename="llvm..Mips..D12_64">D12_64</dfn> = <var>397</var>,</td></tr>
<tr><th id="418">418</th><td>  <dfn class="enum" id="llvm::Mips::D13_64" title='llvm::Mips::D13_64' data-ref="llvm::Mips::D13_64" data-ref-filename="llvm..Mips..D13_64">D13_64</dfn> = <var>398</var>,</td></tr>
<tr><th id="419">419</th><td>  <dfn class="enum" id="llvm::Mips::D14_64" title='llvm::Mips::D14_64' data-ref="llvm::Mips::D14_64" data-ref-filename="llvm..Mips..D14_64">D14_64</dfn> = <var>399</var>,</td></tr>
<tr><th id="420">420</th><td>  <dfn class="enum" id="llvm::Mips::D15_64" title='llvm::Mips::D15_64' data-ref="llvm::Mips::D15_64" data-ref-filename="llvm..Mips..D15_64">D15_64</dfn> = <var>400</var>,</td></tr>
<tr><th id="421">421</th><td>  <dfn class="enum" id="llvm::Mips::D16_64" title='llvm::Mips::D16_64' data-ref="llvm::Mips::D16_64" data-ref-filename="llvm..Mips..D16_64">D16_64</dfn> = <var>401</var>,</td></tr>
<tr><th id="422">422</th><td>  <dfn class="enum" id="llvm::Mips::D17_64" title='llvm::Mips::D17_64' data-ref="llvm::Mips::D17_64" data-ref-filename="llvm..Mips..D17_64">D17_64</dfn> = <var>402</var>,</td></tr>
<tr><th id="423">423</th><td>  <dfn class="enum" id="llvm::Mips::D18_64" title='llvm::Mips::D18_64' data-ref="llvm::Mips::D18_64" data-ref-filename="llvm..Mips..D18_64">D18_64</dfn> = <var>403</var>,</td></tr>
<tr><th id="424">424</th><td>  <dfn class="enum" id="llvm::Mips::D19_64" title='llvm::Mips::D19_64' data-ref="llvm::Mips::D19_64" data-ref-filename="llvm..Mips..D19_64">D19_64</dfn> = <var>404</var>,</td></tr>
<tr><th id="425">425</th><td>  <dfn class="enum" id="llvm::Mips::D20_64" title='llvm::Mips::D20_64' data-ref="llvm::Mips::D20_64" data-ref-filename="llvm..Mips..D20_64">D20_64</dfn> = <var>405</var>,</td></tr>
<tr><th id="426">426</th><td>  <dfn class="enum" id="llvm::Mips::D21_64" title='llvm::Mips::D21_64' data-ref="llvm::Mips::D21_64" data-ref-filename="llvm..Mips..D21_64">D21_64</dfn> = <var>406</var>,</td></tr>
<tr><th id="427">427</th><td>  <dfn class="enum" id="llvm::Mips::D22_64" title='llvm::Mips::D22_64' data-ref="llvm::Mips::D22_64" data-ref-filename="llvm..Mips..D22_64">D22_64</dfn> = <var>407</var>,</td></tr>
<tr><th id="428">428</th><td>  <dfn class="enum" id="llvm::Mips::D23_64" title='llvm::Mips::D23_64' data-ref="llvm::Mips::D23_64" data-ref-filename="llvm..Mips..D23_64">D23_64</dfn> = <var>408</var>,</td></tr>
<tr><th id="429">429</th><td>  <dfn class="enum" id="llvm::Mips::D24_64" title='llvm::Mips::D24_64' data-ref="llvm::Mips::D24_64" data-ref-filename="llvm..Mips..D24_64">D24_64</dfn> = <var>409</var>,</td></tr>
<tr><th id="430">430</th><td>  <dfn class="enum" id="llvm::Mips::D25_64" title='llvm::Mips::D25_64' data-ref="llvm::Mips::D25_64" data-ref-filename="llvm..Mips..D25_64">D25_64</dfn> = <var>410</var>,</td></tr>
<tr><th id="431">431</th><td>  <dfn class="enum" id="llvm::Mips::D26_64" title='llvm::Mips::D26_64' data-ref="llvm::Mips::D26_64" data-ref-filename="llvm..Mips..D26_64">D26_64</dfn> = <var>411</var>,</td></tr>
<tr><th id="432">432</th><td>  <dfn class="enum" id="llvm::Mips::D27_64" title='llvm::Mips::D27_64' data-ref="llvm::Mips::D27_64" data-ref-filename="llvm..Mips..D27_64">D27_64</dfn> = <var>412</var>,</td></tr>
<tr><th id="433">433</th><td>  <dfn class="enum" id="llvm::Mips::D28_64" title='llvm::Mips::D28_64' data-ref="llvm::Mips::D28_64" data-ref-filename="llvm..Mips..D28_64">D28_64</dfn> = <var>413</var>,</td></tr>
<tr><th id="434">434</th><td>  <dfn class="enum" id="llvm::Mips::D29_64" title='llvm::Mips::D29_64' data-ref="llvm::Mips::D29_64" data-ref-filename="llvm..Mips..D29_64">D29_64</dfn> = <var>414</var>,</td></tr>
<tr><th id="435">435</th><td>  <dfn class="enum" id="llvm::Mips::D30_64" title='llvm::Mips::D30_64' data-ref="llvm::Mips::D30_64" data-ref-filename="llvm..Mips..D30_64">D30_64</dfn> = <var>415</var>,</td></tr>
<tr><th id="436">436</th><td>  <dfn class="enum" id="llvm::Mips::D31_64" title='llvm::Mips::D31_64' data-ref="llvm::Mips::D31_64" data-ref-filename="llvm..Mips..D31_64">D31_64</dfn> = <var>416</var>,</td></tr>
<tr><th id="437">437</th><td>  <dfn class="enum" id="llvm::Mips::DSPOutFlag16_19" title='llvm::Mips::DSPOutFlag16_19' data-ref="llvm::Mips::DSPOutFlag16_19" data-ref-filename="llvm..Mips..DSPOutFlag16_19">DSPOutFlag16_19</dfn> = <var>417</var>,</td></tr>
<tr><th id="438">438</th><td>  <dfn class="enum" id="llvm::Mips::HI0_64" title='llvm::Mips::HI0_64' data-ref="llvm::Mips::HI0_64" data-ref-filename="llvm..Mips..HI0_64">HI0_64</dfn> = <var>418</var>,</td></tr>
<tr><th id="439">439</th><td>  <dfn class="enum" id="llvm::Mips::K0_64" title='llvm::Mips::K0_64' data-ref="llvm::Mips::K0_64" data-ref-filename="llvm..Mips..K0_64">K0_64</dfn> = <var>419</var>,</td></tr>
<tr><th id="440">440</th><td>  <dfn class="enum" id="llvm::Mips::K1_64" title='llvm::Mips::K1_64' data-ref="llvm::Mips::K1_64" data-ref-filename="llvm..Mips..K1_64">K1_64</dfn> = <var>420</var>,</td></tr>
<tr><th id="441">441</th><td>  <dfn class="enum" id="llvm::Mips::LO0_64" title='llvm::Mips::LO0_64' data-ref="llvm::Mips::LO0_64" data-ref-filename="llvm..Mips..LO0_64">LO0_64</dfn> = <var>421</var>,</td></tr>
<tr><th id="442">442</th><td>  <dfn class="enum" id="llvm::Mips::S0_64" title='llvm::Mips::S0_64' data-ref="llvm::Mips::S0_64" data-ref-filename="llvm..Mips..S0_64">S0_64</dfn> = <var>422</var>,</td></tr>
<tr><th id="443">443</th><td>  <dfn class="enum" id="llvm::Mips::S1_64" title='llvm::Mips::S1_64' data-ref="llvm::Mips::S1_64" data-ref-filename="llvm..Mips..S1_64">S1_64</dfn> = <var>423</var>,</td></tr>
<tr><th id="444">444</th><td>  <dfn class="enum" id="llvm::Mips::S2_64" title='llvm::Mips::S2_64' data-ref="llvm::Mips::S2_64" data-ref-filename="llvm..Mips..S2_64">S2_64</dfn> = <var>424</var>,</td></tr>
<tr><th id="445">445</th><td>  <dfn class="enum" id="llvm::Mips::S3_64" title='llvm::Mips::S3_64' data-ref="llvm::Mips::S3_64" data-ref-filename="llvm..Mips..S3_64">S3_64</dfn> = <var>425</var>,</td></tr>
<tr><th id="446">446</th><td>  <dfn class="enum" id="llvm::Mips::S4_64" title='llvm::Mips::S4_64' data-ref="llvm::Mips::S4_64" data-ref-filename="llvm..Mips..S4_64">S4_64</dfn> = <var>426</var>,</td></tr>
<tr><th id="447">447</th><td>  <dfn class="enum" id="llvm::Mips::S5_64" title='llvm::Mips::S5_64' data-ref="llvm::Mips::S5_64" data-ref-filename="llvm..Mips..S5_64">S5_64</dfn> = <var>427</var>,</td></tr>
<tr><th id="448">448</th><td>  <dfn class="enum" id="llvm::Mips::S6_64" title='llvm::Mips::S6_64' data-ref="llvm::Mips::S6_64" data-ref-filename="llvm..Mips..S6_64">S6_64</dfn> = <var>428</var>,</td></tr>
<tr><th id="449">449</th><td>  <dfn class="enum" id="llvm::Mips::S7_64" title='llvm::Mips::S7_64' data-ref="llvm::Mips::S7_64" data-ref-filename="llvm..Mips..S7_64">S7_64</dfn> = <var>429</var>,</td></tr>
<tr><th id="450">450</th><td>  <dfn class="enum" id="llvm::Mips::T0_64" title='llvm::Mips::T0_64' data-ref="llvm::Mips::T0_64" data-ref-filename="llvm..Mips..T0_64">T0_64</dfn> = <var>430</var>,</td></tr>
<tr><th id="451">451</th><td>  <dfn class="enum" id="llvm::Mips::T1_64" title='llvm::Mips::T1_64' data-ref="llvm::Mips::T1_64" data-ref-filename="llvm..Mips..T1_64">T1_64</dfn> = <var>431</var>,</td></tr>
<tr><th id="452">452</th><td>  <dfn class="enum" id="llvm::Mips::T2_64" title='llvm::Mips::T2_64' data-ref="llvm::Mips::T2_64" data-ref-filename="llvm..Mips..T2_64">T2_64</dfn> = <var>432</var>,</td></tr>
<tr><th id="453">453</th><td>  <dfn class="enum" id="llvm::Mips::T3_64" title='llvm::Mips::T3_64' data-ref="llvm::Mips::T3_64" data-ref-filename="llvm..Mips..T3_64">T3_64</dfn> = <var>433</var>,</td></tr>
<tr><th id="454">454</th><td>  <dfn class="enum" id="llvm::Mips::T4_64" title='llvm::Mips::T4_64' data-ref="llvm::Mips::T4_64" data-ref-filename="llvm..Mips..T4_64">T4_64</dfn> = <var>434</var>,</td></tr>
<tr><th id="455">455</th><td>  <dfn class="enum" id="llvm::Mips::T5_64" title='llvm::Mips::T5_64' data-ref="llvm::Mips::T5_64" data-ref-filename="llvm..Mips..T5_64">T5_64</dfn> = <var>435</var>,</td></tr>
<tr><th id="456">456</th><td>  <dfn class="enum" id="llvm::Mips::T6_64" title='llvm::Mips::T6_64' data-ref="llvm::Mips::T6_64" data-ref-filename="llvm..Mips..T6_64">T6_64</dfn> = <var>436</var>,</td></tr>
<tr><th id="457">457</th><td>  <dfn class="enum" id="llvm::Mips::T7_64" title='llvm::Mips::T7_64' data-ref="llvm::Mips::T7_64" data-ref-filename="llvm..Mips..T7_64">T7_64</dfn> = <var>437</var>,</td></tr>
<tr><th id="458">458</th><td>  <dfn class="enum" id="llvm::Mips::T8_64" title='llvm::Mips::T8_64' data-ref="llvm::Mips::T8_64" data-ref-filename="llvm..Mips..T8_64">T8_64</dfn> = <var>438</var>,</td></tr>
<tr><th id="459">459</th><td>  <dfn class="enum" id="llvm::Mips::T9_64" title='llvm::Mips::T9_64' data-ref="llvm::Mips::T9_64" data-ref-filename="llvm..Mips..T9_64">T9_64</dfn> = <var>439</var>,</td></tr>
<tr><th id="460">460</th><td>  <dfn class="enum" id="llvm::Mips::V0_64" title='llvm::Mips::V0_64' data-ref="llvm::Mips::V0_64" data-ref-filename="llvm..Mips..V0_64">V0_64</dfn> = <var>440</var>,</td></tr>
<tr><th id="461">461</th><td>  <dfn class="enum" id="llvm::Mips::V1_64" title='llvm::Mips::V1_64' data-ref="llvm::Mips::V1_64" data-ref-filename="llvm..Mips..V1_64">V1_64</dfn> = <var>441</var>,</td></tr>
<tr><th id="462">462</th><td>  <dfn class="enum" id="llvm::Mips::NUM_TARGET_REGS" title='llvm::Mips::NUM_TARGET_REGS' data-ref="llvm::Mips::NUM_TARGET_REGS" data-ref-filename="llvm..Mips..NUM_TARGET_REGS">NUM_TARGET_REGS</dfn> <i>// 442</i></td></tr>
<tr><th id="463">463</th><td>};</td></tr>
<tr><th id="464">464</th><td>} <i>// end namespace Mips</i></td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><i>// Register classes</i></td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><b>namespace</b> <span class="namespace">Mips</span> {</td></tr>
<tr><th id="469">469</th><td><b>enum</b> {</td></tr>
<tr><th id="470">470</th><td>  <dfn class="enum" id="llvm::Mips::MSA128F16RegClassID" title='llvm::Mips::MSA128F16RegClassID' data-ref="llvm::Mips::MSA128F16RegClassID" data-ref-filename="llvm..Mips..MSA128F16RegClassID">MSA128F16RegClassID</dfn> = <var>0</var>,</td></tr>
<tr><th id="471">471</th><td>  <dfn class="enum" id="llvm::Mips::CCRRegClassID" title='llvm::Mips::CCRRegClassID' data-ref="llvm::Mips::CCRRegClassID" data-ref-filename="llvm..Mips..CCRRegClassID">CCRRegClassID</dfn> = <var>1</var>,</td></tr>
<tr><th id="472">472</th><td>  <dfn class="enum" id="llvm::Mips::COP0RegClassID" title='llvm::Mips::COP0RegClassID' data-ref="llvm::Mips::COP0RegClassID" data-ref-filename="llvm..Mips..COP0RegClassID">COP0RegClassID</dfn> = <var>2</var>,</td></tr>
<tr><th id="473">473</th><td>  <dfn class="enum" id="llvm::Mips::COP2RegClassID" title='llvm::Mips::COP2RegClassID' data-ref="llvm::Mips::COP2RegClassID" data-ref-filename="llvm..Mips..COP2RegClassID">COP2RegClassID</dfn> = <var>3</var>,</td></tr>
<tr><th id="474">474</th><td>  <dfn class="enum" id="llvm::Mips::COP3RegClassID" title='llvm::Mips::COP3RegClassID' data-ref="llvm::Mips::COP3RegClassID" data-ref-filename="llvm..Mips..COP3RegClassID">COP3RegClassID</dfn> = <var>4</var>,</td></tr>
<tr><th id="475">475</th><td>  <dfn class="enum" id="llvm::Mips::DSPRRegClassID" title='llvm::Mips::DSPRRegClassID' data-ref="llvm::Mips::DSPRRegClassID" data-ref-filename="llvm..Mips..DSPRRegClassID">DSPRRegClassID</dfn> = <var>5</var>,</td></tr>
<tr><th id="476">476</th><td>  <dfn class="enum" id="llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</dfn> = <var>6</var>,</td></tr>
<tr><th id="477">477</th><td>  <dfn class="enum" id="llvm::Mips::FGRCCRegClassID" title='llvm::Mips::FGRCCRegClassID' data-ref="llvm::Mips::FGRCCRegClassID" data-ref-filename="llvm..Mips..FGRCCRegClassID">FGRCCRegClassID</dfn> = <var>7</var>,</td></tr>
<tr><th id="478">478</th><td>  <dfn class="enum" id="llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</dfn> = <var>8</var>,</td></tr>
<tr><th id="479">479</th><td>  <dfn class="enum" id="llvm::Mips::HWRegsRegClassID" title='llvm::Mips::HWRegsRegClassID' data-ref="llvm::Mips::HWRegsRegClassID" data-ref-filename="llvm..Mips..HWRegsRegClassID">HWRegsRegClassID</dfn> = <var>9</var>,</td></tr>
<tr><th id="480">480</th><td>  <dfn class="enum" id="llvm::Mips::MSACtrlRegClassID" title='llvm::Mips::MSACtrlRegClassID' data-ref="llvm::Mips::MSACtrlRegClassID" data-ref-filename="llvm..Mips..MSACtrlRegClassID">MSACtrlRegClassID</dfn> = <var>10</var>,</td></tr>
<tr><th id="481">481</th><td>  <dfn class="enum" id="llvm::Mips::GPR32NONZERORegClassID" title='llvm::Mips::GPR32NONZERORegClassID' data-ref="llvm::Mips::GPR32NONZERORegClassID" data-ref-filename="llvm..Mips..GPR32NONZERORegClassID">GPR32NONZERORegClassID</dfn> = <var>11</var>,</td></tr>
<tr><th id="482">482</th><td>  <dfn class="enum" id="llvm::Mips::CPU16RegsPlusSPRegClassID" title='llvm::Mips::CPU16RegsPlusSPRegClassID' data-ref="llvm::Mips::CPU16RegsPlusSPRegClassID" data-ref-filename="llvm..Mips..CPU16RegsPlusSPRegClassID">CPU16RegsPlusSPRegClassID</dfn> = <var>12</var>,</td></tr>
<tr><th id="483">483</th><td>  <dfn class="enum" id="llvm::Mips::CPU16RegsRegClassID" title='llvm::Mips::CPU16RegsRegClassID' data-ref="llvm::Mips::CPU16RegsRegClassID" data-ref-filename="llvm..Mips..CPU16RegsRegClassID">CPU16RegsRegClassID</dfn> = <var>13</var>,</td></tr>
<tr><th id="484">484</th><td>  <dfn class="enum" id="llvm::Mips::FCCRegClassID" title='llvm::Mips::FCCRegClassID' data-ref="llvm::Mips::FCCRegClassID" data-ref-filename="llvm..Mips..FCCRegClassID">FCCRegClassID</dfn> = <var>14</var>,</td></tr>
<tr><th id="485">485</th><td>  <dfn class="enum" id="llvm::Mips::GPRMM16RegClassID" title='llvm::Mips::GPRMM16RegClassID' data-ref="llvm::Mips::GPRMM16RegClassID" data-ref-filename="llvm..Mips..GPRMM16RegClassID">GPRMM16RegClassID</dfn> = <var>15</var>,</td></tr>
<tr><th id="486">486</th><td>  <dfn class="enum" id="llvm::Mips::GPRMM16MovePRegClassID" title='llvm::Mips::GPRMM16MovePRegClassID' data-ref="llvm::Mips::GPRMM16MovePRegClassID" data-ref-filename="llvm..Mips..GPRMM16MovePRegClassID">GPRMM16MovePRegClassID</dfn> = <var>16</var>,</td></tr>
<tr><th id="487">487</th><td>  <dfn class="enum" id="llvm::Mips::GPRMM16ZeroRegClassID" title='llvm::Mips::GPRMM16ZeroRegClassID' data-ref="llvm::Mips::GPRMM16ZeroRegClassID" data-ref-filename="llvm..Mips..GPRMM16ZeroRegClassID">GPRMM16ZeroRegClassID</dfn> = <var>17</var>,</td></tr>
<tr><th id="488">488</th><td>  <dfn class="enum" id="llvm::Mips::CPU16Regs_and_GPRMM16ZeroRegClassID" title='llvm::Mips::CPU16Regs_and_GPRMM16ZeroRegClassID' data-ref="llvm::Mips::CPU16Regs_and_GPRMM16ZeroRegClassID" data-ref-filename="llvm..Mips..CPU16Regs_and_GPRMM16ZeroRegClassID">CPU16Regs_and_GPRMM16ZeroRegClassID</dfn> = <var>18</var>,</td></tr>
<tr><th id="489">489</th><td>  <dfn class="enum" id="llvm::Mips::GPR32NONZERO_and_GPRMM16MovePRegClassID" title='llvm::Mips::GPR32NONZERO_and_GPRMM16MovePRegClassID' data-ref="llvm::Mips::GPR32NONZERO_and_GPRMM16MovePRegClassID" data-ref-filename="llvm..Mips..GPR32NONZERO_and_GPRMM16MovePRegClassID">GPR32NONZERO_and_GPRMM16MovePRegClassID</dfn> = <var>19</var>,</td></tr>
<tr><th id="490">490</th><td>  <dfn class="enum" id="llvm::Mips::GPRMM16MovePPairSecondRegClassID" title='llvm::Mips::GPRMM16MovePPairSecondRegClassID' data-ref="llvm::Mips::GPRMM16MovePPairSecondRegClassID" data-ref-filename="llvm..Mips..GPRMM16MovePPairSecondRegClassID">GPRMM16MovePPairSecondRegClassID</dfn> = <var>20</var>,</td></tr>
<tr><th id="491">491</th><td>  <dfn class="enum" id="llvm::Mips::CPU16Regs_and_GPRMM16MovePRegClassID" title='llvm::Mips::CPU16Regs_and_GPRMM16MovePRegClassID' data-ref="llvm::Mips::CPU16Regs_and_GPRMM16MovePRegClassID" data-ref-filename="llvm..Mips..CPU16Regs_and_GPRMM16MovePRegClassID">CPU16Regs_and_GPRMM16MovePRegClassID</dfn> = <var>21</var>,</td></tr>
<tr><th id="492">492</th><td>  <dfn class="enum" id="llvm::Mips::GPRMM16MoveP_and_GPRMM16ZeroRegClassID" title='llvm::Mips::GPRMM16MoveP_and_GPRMM16ZeroRegClassID' data-ref="llvm::Mips::GPRMM16MoveP_and_GPRMM16ZeroRegClassID" data-ref-filename="llvm..Mips..GPRMM16MoveP_and_GPRMM16ZeroRegClassID">GPRMM16MoveP_and_GPRMM16ZeroRegClassID</dfn> = <var>22</var>,</td></tr>
<tr><th id="493">493</th><td>  <dfn class="enum" id="llvm::Mips::HI32DSPRegClassID" title='llvm::Mips::HI32DSPRegClassID' data-ref="llvm::Mips::HI32DSPRegClassID" data-ref-filename="llvm..Mips..HI32DSPRegClassID">HI32DSPRegClassID</dfn> = <var>23</var>,</td></tr>
<tr><th id="494">494</th><td>  <dfn class="enum" id="llvm::Mips::LO32DSPRegClassID" title='llvm::Mips::LO32DSPRegClassID' data-ref="llvm::Mips::LO32DSPRegClassID" data-ref-filename="llvm..Mips..LO32DSPRegClassID">LO32DSPRegClassID</dfn> = <var>24</var>,</td></tr>
<tr><th id="495">495</th><td>  <dfn class="enum" id="llvm::Mips::CPU16Regs_and_GPRMM16MovePPairSecondRegClassID" title='llvm::Mips::CPU16Regs_and_GPRMM16MovePPairSecondRegClassID' data-ref="llvm::Mips::CPU16Regs_and_GPRMM16MovePPairSecondRegClassID" data-ref-filename="llvm..Mips..CPU16Regs_and_GPRMM16MovePPairSecondRegClassID">CPU16Regs_and_GPRMM16MovePPairSecondRegClassID</dfn> = <var>25</var>,</td></tr>
<tr><th id="496">496</th><td>  <dfn class="enum" id="llvm::Mips::GPRMM16MovePPairFirstRegClassID" title='llvm::Mips::GPRMM16MovePPairFirstRegClassID' data-ref="llvm::Mips::GPRMM16MovePPairFirstRegClassID" data-ref-filename="llvm..Mips..GPRMM16MovePPairFirstRegClassID">GPRMM16MovePPairFirstRegClassID</dfn> = <var>26</var>,</td></tr>
<tr><th id="497">497</th><td>  <dfn class="enum" id="llvm::Mips::GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID" title='llvm::Mips::GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID' data-ref="llvm::Mips::GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID" data-ref-filename="llvm..Mips..GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID">GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID</dfn> = <var>27</var>,</td></tr>
<tr><th id="498">498</th><td>  <dfn class="enum" id="llvm::Mips::GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID" title='llvm::Mips::GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID' data-ref="llvm::Mips::GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID" data-ref-filename="llvm..Mips..GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID">GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID</dfn> = <var>28</var>,</td></tr>
<tr><th id="499">499</th><td>  <dfn class="enum" id="llvm::Mips::CPURARegRegClassID" title='llvm::Mips::CPURARegRegClassID' data-ref="llvm::Mips::CPURARegRegClassID" data-ref-filename="llvm..Mips..CPURARegRegClassID">CPURARegRegClassID</dfn> = <var>29</var>,</td></tr>
<tr><th id="500">500</th><td>  <dfn class="enum" id="llvm::Mips::CPUSPRegRegClassID" title='llvm::Mips::CPUSPRegRegClassID' data-ref="llvm::Mips::CPUSPRegRegClassID" data-ref-filename="llvm..Mips..CPUSPRegRegClassID">CPUSPRegRegClassID</dfn> = <var>30</var>,</td></tr>
<tr><th id="501">501</th><td>  <dfn class="enum" id="llvm::Mips::DSPCCRegClassID" title='llvm::Mips::DSPCCRegClassID' data-ref="llvm::Mips::DSPCCRegClassID" data-ref-filename="llvm..Mips..DSPCCRegClassID">DSPCCRegClassID</dfn> = <var>31</var>,</td></tr>
<tr><th id="502">502</th><td>  <dfn class="enum" id="llvm::Mips::GP32RegClassID" title='llvm::Mips::GP32RegClassID' data-ref="llvm::Mips::GP32RegClassID" data-ref-filename="llvm..Mips..GP32RegClassID">GP32RegClassID</dfn> = <var>32</var>,</td></tr>
<tr><th id="503">503</th><td>  <dfn class="enum" id="llvm::Mips::GPR32ZERORegClassID" title='llvm::Mips::GPR32ZERORegClassID' data-ref="llvm::Mips::GPR32ZERORegClassID" data-ref-filename="llvm..Mips..GPR32ZERORegClassID">GPR32ZERORegClassID</dfn> = <var>33</var>,</td></tr>
<tr><th id="504">504</th><td>  <dfn class="enum" id="llvm::Mips::HI32RegClassID" title='llvm::Mips::HI32RegClassID' data-ref="llvm::Mips::HI32RegClassID" data-ref-filename="llvm..Mips..HI32RegClassID">HI32RegClassID</dfn> = <var>34</var>,</td></tr>
<tr><th id="505">505</th><td>  <dfn class="enum" id="llvm::Mips::LO32RegClassID" title='llvm::Mips::LO32RegClassID' data-ref="llvm::Mips::LO32RegClassID" data-ref-filename="llvm..Mips..LO32RegClassID">LO32RegClassID</dfn> = <var>35</var>,</td></tr>
<tr><th id="506">506</th><td>  <dfn class="enum" id="llvm::Mips::SP32RegClassID" title='llvm::Mips::SP32RegClassID' data-ref="llvm::Mips::SP32RegClassID" data-ref-filename="llvm..Mips..SP32RegClassID">SP32RegClassID</dfn> = <var>36</var>,</td></tr>
<tr><th id="507">507</th><td>  <dfn class="enum" id="llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</dfn> = <var>37</var>,</td></tr>
<tr><th id="508">508</th><td>  <dfn class="enum" id="llvm::Mips::GPR64RegClassID" title='llvm::Mips::GPR64RegClassID' data-ref="llvm::Mips::GPR64RegClassID" data-ref-filename="llvm..Mips..GPR64RegClassID">GPR64RegClassID</dfn> = <var>38</var>,</td></tr>
<tr><th id="509">509</th><td>  <dfn class="enum" id="llvm::Mips::GPR64_with_sub_32_in_GPR32NONZERORegClassID" title='llvm::Mips::GPR64_with_sub_32_in_GPR32NONZERORegClassID' data-ref="llvm::Mips::GPR64_with_sub_32_in_GPR32NONZERORegClassID" data-ref-filename="llvm..Mips..GPR64_with_sub_32_in_GPR32NONZERORegClassID">GPR64_with_sub_32_in_GPR32NONZERORegClassID</dfn> = <var>39</var>,</td></tr>
<tr><th id="510">510</th><td>  <dfn class="enum" id="llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</dfn> = <var>40</var>,</td></tr>
<tr><th id="511">511</th><td>  <dfn class="enum" id="llvm::Mips::GPR64_with_sub_32_in_CPU16RegsPlusSPRegClassID" title='llvm::Mips::GPR64_with_sub_32_in_CPU16RegsPlusSPRegClassID' data-ref="llvm::Mips::GPR64_with_sub_32_in_CPU16RegsPlusSPRegClassID" data-ref-filename="llvm..Mips..GPR64_with_sub_32_in_CPU16RegsPlusSPRegClassID">GPR64_with_sub_32_in_CPU16RegsPlusSPRegClassID</dfn> = <var>41</var>,</td></tr>
<tr><th id="512">512</th><td>  <dfn class="enum" id="llvm::Mips::GPR64_with_sub_32_in_CPU16RegsRegClassID" title='llvm::Mips::GPR64_with_sub_32_in_CPU16RegsRegClassID' data-ref="llvm::Mips::GPR64_with_sub_32_in_CPU16RegsRegClassID" data-ref-filename="llvm..Mips..GPR64_with_sub_32_in_CPU16RegsRegClassID">GPR64_with_sub_32_in_CPU16RegsRegClassID</dfn> = <var>42</var>,</td></tr>
<tr><th id="513">513</th><td>  <dfn class="enum" id="llvm::Mips::GPR64_with_sub_32_in_GPRMM16MovePRegClassID" title='llvm::Mips::GPR64_with_sub_32_in_GPRMM16MovePRegClassID' data-ref="llvm::Mips::GPR64_with_sub_32_in_GPRMM16MovePRegClassID" data-ref-filename="llvm..Mips..GPR64_with_sub_32_in_GPRMM16MovePRegClassID">GPR64_with_sub_32_in_GPRMM16MovePRegClassID</dfn> = <var>43</var>,</td></tr>
<tr><th id="514">514</th><td>  <dfn class="enum" id="llvm::Mips::GPR64_with_sub_32_in_GPRMM16ZeroRegClassID" title='llvm::Mips::GPR64_with_sub_32_in_GPRMM16ZeroRegClassID' data-ref="llvm::Mips::GPR64_with_sub_32_in_GPRMM16ZeroRegClassID" data-ref-filename="llvm..Mips..GPR64_with_sub_32_in_GPRMM16ZeroRegClassID">GPR64_with_sub_32_in_GPRMM16ZeroRegClassID</dfn> = <var>44</var>,</td></tr>
<tr><th id="515">515</th><td>  <dfn class="enum" id="llvm::Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroRegClassID" title='llvm::Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroRegClassID' data-ref="llvm::Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroRegClassID" data-ref-filename="llvm..Mips..GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroRegClassID">GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroRegClassID</dfn> = <var>45</var>,</td></tr>
<tr><th id="516">516</th><td>  <dfn class="enum" id="llvm::Mips::GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePRegClassID" title='llvm::Mips::GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePRegClassID' data-ref="llvm::Mips::GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePRegClassID" data-ref-filename="llvm..Mips..GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePRegClassID">GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePRegClassID</dfn> = <var>46</var>,</td></tr>
<tr><th id="517">517</th><td>  <dfn class="enum" id="llvm::Mips::GPR64_with_sub_32_in_GPRMM16MovePPairSecondRegClassID" title='llvm::Mips::GPR64_with_sub_32_in_GPRMM16MovePPairSecondRegClassID' data-ref="llvm::Mips::GPR64_with_sub_32_in_GPRMM16MovePPairSecondRegClassID" data-ref-filename="llvm..Mips..GPR64_with_sub_32_in_GPRMM16MovePPairSecondRegClassID">GPR64_with_sub_32_in_GPRMM16MovePPairSecondRegClassID</dfn> = <var>47</var>,</td></tr>
<tr><th id="518">518</th><td>  <dfn class="enum" id="llvm::Mips::ACC64DSPRegClassID" title='llvm::Mips::ACC64DSPRegClassID' data-ref="llvm::Mips::ACC64DSPRegClassID" data-ref-filename="llvm..Mips..ACC64DSPRegClassID">ACC64DSPRegClassID</dfn> = <var>48</var>,</td></tr>
<tr><th id="519">519</th><td>  <dfn class="enum" id="llvm::Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePRegClassID" title='llvm::Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePRegClassID' data-ref="llvm::Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePRegClassID" data-ref-filename="llvm..Mips..GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePRegClassID">GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePRegClassID</dfn> = <var>49</var>,</td></tr>
<tr><th id="520">520</th><td>  <dfn class="enum" id="llvm::Mips::GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroRegClassID" title='llvm::Mips::GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroRegClassID' data-ref="llvm::Mips::GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroRegClassID" data-ref-filename="llvm..Mips..GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroRegClassID">GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroRegClassID</dfn> = <var>50</var>,</td></tr>
<tr><th id="521">521</th><td>  <dfn class="enum" id="llvm::Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondRegClassID" title='llvm::Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondRegClassID' data-ref="llvm::Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondRegClassID" data-ref-filename="llvm..Mips..GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondRegClassID">GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondRegClassID</dfn> = <var>51</var>,</td></tr>
<tr><th id="522">522</th><td>  <dfn class="enum" id="llvm::Mips::GPR64_with_sub_32_in_GPRMM16MovePPairFirstRegClassID" title='llvm::Mips::GPR64_with_sub_32_in_GPRMM16MovePPairFirstRegClassID' data-ref="llvm::Mips::GPR64_with_sub_32_in_GPRMM16MovePPairFirstRegClassID" data-ref-filename="llvm..Mips..GPR64_with_sub_32_in_GPRMM16MovePPairFirstRegClassID">GPR64_with_sub_32_in_GPRMM16MovePPairFirstRegClassID</dfn> = <var>52</var>,</td></tr>
<tr><th id="523">523</th><td>  <dfn class="enum" id="llvm::Mips::GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID" title='llvm::Mips::GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID' data-ref="llvm::Mips::GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID" data-ref-filename="llvm..Mips..GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID">GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID</dfn> = <var>53</var>,</td></tr>
<tr><th id="524">524</th><td>  <dfn class="enum" id="llvm::Mips::OCTEON_MPLRegClassID" title='llvm::Mips::OCTEON_MPLRegClassID' data-ref="llvm::Mips::OCTEON_MPLRegClassID" data-ref-filename="llvm..Mips..OCTEON_MPLRegClassID">OCTEON_MPLRegClassID</dfn> = <var>54</var>,</td></tr>
<tr><th id="525">525</th><td>  <dfn class="enum" id="llvm::Mips::OCTEON_PRegClassID" title='llvm::Mips::OCTEON_PRegClassID' data-ref="llvm::Mips::OCTEON_PRegClassID" data-ref-filename="llvm..Mips..OCTEON_PRegClassID">OCTEON_PRegClassID</dfn> = <var>55</var>,</td></tr>
<tr><th id="526">526</th><td>  <dfn class="enum" id="llvm::Mips::GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID" title='llvm::Mips::GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID' data-ref="llvm::Mips::GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID" data-ref-filename="llvm..Mips..GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID">GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID</dfn> = <var>56</var>,</td></tr>
<tr><th id="527">527</th><td>  <dfn class="enum" id="llvm::Mips::ACC64RegClassID" title='llvm::Mips::ACC64RegClassID' data-ref="llvm::Mips::ACC64RegClassID" data-ref-filename="llvm..Mips..ACC64RegClassID">ACC64RegClassID</dfn> = <var>57</var>,</td></tr>
<tr><th id="528">528</th><td>  <dfn class="enum" id="llvm::Mips::GP64RegClassID" title='llvm::Mips::GP64RegClassID' data-ref="llvm::Mips::GP64RegClassID" data-ref-filename="llvm..Mips..GP64RegClassID">GP64RegClassID</dfn> = <var>58</var>,</td></tr>
<tr><th id="529">529</th><td>  <dfn class="enum" id="llvm::Mips::GPR64_with_sub_32_in_CPURARegRegClassID" title='llvm::Mips::GPR64_with_sub_32_in_CPURARegRegClassID' data-ref="llvm::Mips::GPR64_with_sub_32_in_CPURARegRegClassID" data-ref-filename="llvm..Mips..GPR64_with_sub_32_in_CPURARegRegClassID">GPR64_with_sub_32_in_CPURARegRegClassID</dfn> = <var>59</var>,</td></tr>
<tr><th id="530">530</th><td>  <dfn class="enum" id="llvm::Mips::GPR64_with_sub_32_in_GPR32ZERORegClassID" title='llvm::Mips::GPR64_with_sub_32_in_GPR32ZERORegClassID' data-ref="llvm::Mips::GPR64_with_sub_32_in_GPR32ZERORegClassID" data-ref-filename="llvm..Mips..GPR64_with_sub_32_in_GPR32ZERORegClassID">GPR64_with_sub_32_in_GPR32ZERORegClassID</dfn> = <var>60</var>,</td></tr>
<tr><th id="531">531</th><td>  <dfn class="enum" id="llvm::Mips::HI64RegClassID" title='llvm::Mips::HI64RegClassID' data-ref="llvm::Mips::HI64RegClassID" data-ref-filename="llvm..Mips..HI64RegClassID">HI64RegClassID</dfn> = <var>61</var>,</td></tr>
<tr><th id="532">532</th><td>  <dfn class="enum" id="llvm::Mips::LO64RegClassID" title='llvm::Mips::LO64RegClassID' data-ref="llvm::Mips::LO64RegClassID" data-ref-filename="llvm..Mips..LO64RegClassID">LO64RegClassID</dfn> = <var>62</var>,</td></tr>
<tr><th id="533">533</th><td>  <dfn class="enum" id="llvm::Mips::SP64RegClassID" title='llvm::Mips::SP64RegClassID' data-ref="llvm::Mips::SP64RegClassID" data-ref-filename="llvm..Mips..SP64RegClassID">SP64RegClassID</dfn> = <var>63</var>,</td></tr>
<tr><th id="534">534</th><td>  <dfn class="enum" id="llvm::Mips::MSA128BRegClassID" title='llvm::Mips::MSA128BRegClassID' data-ref="llvm::Mips::MSA128BRegClassID" data-ref-filename="llvm..Mips..MSA128BRegClassID">MSA128BRegClassID</dfn> = <var>64</var>,</td></tr>
<tr><th id="535">535</th><td>  <dfn class="enum" id="llvm::Mips::MSA128DRegClassID" title='llvm::Mips::MSA128DRegClassID' data-ref="llvm::Mips::MSA128DRegClassID" data-ref-filename="llvm..Mips..MSA128DRegClassID">MSA128DRegClassID</dfn> = <var>65</var>,</td></tr>
<tr><th id="536">536</th><td>  <dfn class="enum" id="llvm::Mips::MSA128HRegClassID" title='llvm::Mips::MSA128HRegClassID' data-ref="llvm::Mips::MSA128HRegClassID" data-ref-filename="llvm..Mips..MSA128HRegClassID">MSA128HRegClassID</dfn> = <var>66</var>,</td></tr>
<tr><th id="537">537</th><td>  <dfn class="enum" id="llvm::Mips::MSA128WRegClassID" title='llvm::Mips::MSA128WRegClassID' data-ref="llvm::Mips::MSA128WRegClassID" data-ref-filename="llvm..Mips..MSA128WRegClassID">MSA128WRegClassID</dfn> = <var>67</var>,</td></tr>
<tr><th id="538">538</th><td>  <dfn class="enum" id="llvm::Mips::MSA128WEvensRegClassID" title='llvm::Mips::MSA128WEvensRegClassID' data-ref="llvm::Mips::MSA128WEvensRegClassID" data-ref-filename="llvm..Mips..MSA128WEvensRegClassID">MSA128WEvensRegClassID</dfn> = <var>68</var>,</td></tr>
<tr><th id="539">539</th><td>  <dfn class="enum" id="llvm::Mips::ACC128RegClassID" title='llvm::Mips::ACC128RegClassID' data-ref="llvm::Mips::ACC128RegClassID" data-ref-filename="llvm..Mips..ACC128RegClassID">ACC128RegClassID</dfn> = <var>69</var>,</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>};</td></tr>
<tr><th id="542">542</th><td>} <i>// end namespace Mips</i></td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><i>// Subregister indices</i></td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><b>namespace</b> <span class="namespace">Mips</span> {</td></tr>
<tr><th id="548">548</th><td><b>enum</b> : uint16_t {</td></tr>
<tr><th id="549">549</th><td>  <dfn class="enum" id="llvm::Mips::NoSubRegister" title='llvm::Mips::NoSubRegister' data-ref="llvm::Mips::NoSubRegister" data-ref-filename="llvm..Mips..NoSubRegister">NoSubRegister</dfn>,</td></tr>
<tr><th id="550">550</th><td>  <dfn class="enum" id="llvm::Mips::sub_32" title='llvm::Mips::sub_32' data-ref="llvm::Mips::sub_32" data-ref-filename="llvm..Mips..sub_32">sub_32</dfn>,	<i>// 1</i></td></tr>
<tr><th id="551">551</th><td>  <dfn class="enum" id="llvm::Mips::sub_64" title='llvm::Mips::sub_64' data-ref="llvm::Mips::sub_64" data-ref-filename="llvm..Mips..sub_64">sub_64</dfn>,	<i>// 2</i></td></tr>
<tr><th id="552">552</th><td>  <dfn class="enum" id="llvm::Mips::sub_dsp16_19" title='llvm::Mips::sub_dsp16_19' data-ref="llvm::Mips::sub_dsp16_19" data-ref-filename="llvm..Mips..sub_dsp16_19">sub_dsp16_19</dfn>,	<i>// 3</i></td></tr>
<tr><th id="553">553</th><td>  <dfn class="enum" id="llvm::Mips::sub_dsp20" title='llvm::Mips::sub_dsp20' data-ref="llvm::Mips::sub_dsp20" data-ref-filename="llvm..Mips..sub_dsp20">sub_dsp20</dfn>,	<i>// 4</i></td></tr>
<tr><th id="554">554</th><td>  <dfn class="enum" id="llvm::Mips::sub_dsp21" title='llvm::Mips::sub_dsp21' data-ref="llvm::Mips::sub_dsp21" data-ref-filename="llvm..Mips..sub_dsp21">sub_dsp21</dfn>,	<i>// 5</i></td></tr>
<tr><th id="555">555</th><td>  <dfn class="enum" id="llvm::Mips::sub_dsp22" title='llvm::Mips::sub_dsp22' data-ref="llvm::Mips::sub_dsp22" data-ref-filename="llvm..Mips..sub_dsp22">sub_dsp22</dfn>,	<i>// 6</i></td></tr>
<tr><th id="556">556</th><td>  <dfn class="enum" id="llvm::Mips::sub_dsp23" title='llvm::Mips::sub_dsp23' data-ref="llvm::Mips::sub_dsp23" data-ref-filename="llvm..Mips..sub_dsp23">sub_dsp23</dfn>,	<i>// 7</i></td></tr>
<tr><th id="557">557</th><td>  <dfn class="enum" id="llvm::Mips::sub_hi" title='llvm::Mips::sub_hi' data-ref="llvm::Mips::sub_hi" data-ref-filename="llvm..Mips..sub_hi">sub_hi</dfn>,	<i>// 8</i></td></tr>
<tr><th id="558">558</th><td>  <dfn class="enum" id="llvm::Mips::sub_lo" title='llvm::Mips::sub_lo' data-ref="llvm::Mips::sub_lo" data-ref-filename="llvm..Mips..sub_lo">sub_lo</dfn>,	<i>// 9</i></td></tr>
<tr><th id="559">559</th><td>  <dfn class="enum" id="llvm::Mips::sub_hi_then_sub_32" title='llvm::Mips::sub_hi_then_sub_32' data-ref="llvm::Mips::sub_hi_then_sub_32" data-ref-filename="llvm..Mips..sub_hi_then_sub_32">sub_hi_then_sub_32</dfn>,	<i>// 10</i></td></tr>
<tr><th id="560">560</th><td>  <dfn class="enum" id="llvm::Mips::sub_32_sub_hi_then_sub_32" title='llvm::Mips::sub_32_sub_hi_then_sub_32' data-ref="llvm::Mips::sub_32_sub_hi_then_sub_32" data-ref-filename="llvm..Mips..sub_32_sub_hi_then_sub_32">sub_32_sub_hi_then_sub_32</dfn>,	<i>// 11</i></td></tr>
<tr><th id="561">561</th><td>  <dfn class="enum" id="llvm::Mips::NUM_TARGET_SUBREGS" title='llvm::Mips::NUM_TARGET_SUBREGS' data-ref="llvm::Mips::NUM_TARGET_SUBREGS" data-ref-filename="llvm..Mips..NUM_TARGET_SUBREGS">NUM_TARGET_SUBREGS</dfn></td></tr>
<tr><th id="562">562</th><td>};</td></tr>
<tr><th id="563">563</th><td>} <i>// end namespace Mips</i></td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td><i>// Register pressure sets enum.</i></td></tr>
<tr><th id="566">566</th><td><b>namespace</b> <span class="namespace">Mips</span> {</td></tr>
<tr><th id="567">567</th><td><b>enum</b> <dfn class="type def" id="llvm::Mips::RegisterPressureSets" title='llvm::Mips::RegisterPressureSets' data-ref="llvm::Mips::RegisterPressureSets" data-ref-filename="llvm..Mips..RegisterPressureSets">RegisterPressureSets</dfn> {</td></tr>
<tr><th id="568">568</th><td>  <dfn class="enum" id="llvm::Mips::DSPCC" title='llvm::Mips::DSPCC' data-ref="llvm::Mips::DSPCC" data-ref-filename="llvm..Mips..DSPCC">DSPCC</dfn> = <var>0</var>,</td></tr>
<tr><th id="569">569</th><td>  <dfn class="enum" id="llvm::Mips::GPR32ZERO" title='llvm::Mips::GPR32ZERO' data-ref="llvm::Mips::GPR32ZERO" data-ref-filename="llvm..Mips..GPR32ZERO">GPR32ZERO</dfn> = <var>1</var>,</td></tr>
<tr><th id="570">570</th><td>  <dfn class="enum" id="llvm::Mips::GPR64_with_sub_32_in_CPURAReg" title='llvm::Mips::GPR64_with_sub_32_in_CPURAReg' data-ref="llvm::Mips::GPR64_with_sub_32_in_CPURAReg" data-ref-filename="llvm..Mips..GPR64_with_sub_32_in_CPURAReg">GPR64_with_sub_32_in_CPURAReg</dfn> = <var>2</var>,</td></tr>
<tr><th id="571">571</th><td>  <dfn class="enum" id="llvm::Mips::HI32" title='llvm::Mips::HI32' data-ref="llvm::Mips::HI32" data-ref-filename="llvm..Mips..HI32">HI32</dfn> = <var>3</var>,</td></tr>
<tr><th id="572">572</th><td>  <dfn class="enum" id="llvm::Mips::GPRMM16MovePPairFirst" title='llvm::Mips::GPRMM16MovePPairFirst' data-ref="llvm::Mips::GPRMM16MovePPairFirst" data-ref-filename="llvm..Mips..GPRMM16MovePPairFirst">GPRMM16MovePPairFirst</dfn> = <var>4</var>,</td></tr>
<tr><th id="573">573</th><td>  <dfn class="enum" id="llvm::Mips::CPU16Regs_and_GPRMM16MoveP" title='llvm::Mips::CPU16Regs_and_GPRMM16MoveP' data-ref="llvm::Mips::CPU16Regs_and_GPRMM16MoveP" data-ref-filename="llvm..Mips..CPU16Regs_and_GPRMM16MoveP">CPU16Regs_and_GPRMM16MoveP</dfn> = <var>5</var>,</td></tr>
<tr><th id="574">574</th><td>  <dfn class="enum" id="llvm::Mips::HI32DSP" title='llvm::Mips::HI32DSP' data-ref="llvm::Mips::HI32DSP" data-ref-filename="llvm..Mips..HI32DSP">HI32DSP</dfn> = <var>6</var>,</td></tr>
<tr><th id="575">575</th><td>  <dfn class="enum" id="llvm::Mips::LO32DSP" title='llvm::Mips::LO32DSP' data-ref="llvm::Mips::LO32DSP" data-ref-filename="llvm..Mips..LO32DSP">LO32DSP</dfn> = <var>7</var>,</td></tr>
<tr><th id="576">576</th><td>  <dfn class="enum" id="llvm::Mips::GPRMM16MovePPairSecond" title='llvm::Mips::GPRMM16MovePPairSecond' data-ref="llvm::Mips::GPRMM16MovePPairSecond" data-ref-filename="llvm..Mips..GPRMM16MovePPairSecond">GPRMM16MovePPairSecond</dfn> = <var>8</var>,</td></tr>
<tr><th id="577">577</th><td>  <dfn class="enum" id="llvm::Mips::GPRMM16MoveP" title='llvm::Mips::GPRMM16MoveP' data-ref="llvm::Mips::GPRMM16MoveP" data-ref-filename="llvm..Mips..GPRMM16MoveP">GPRMM16MoveP</dfn> = <var>9</var>,</td></tr>
<tr><th id="578">578</th><td>  <dfn class="enum" id="llvm::Mips::ACC64DSP" title='llvm::Mips::ACC64DSP' data-ref="llvm::Mips::ACC64DSP" data-ref-filename="llvm..Mips..ACC64DSP">ACC64DSP</dfn> = <var>10</var>,</td></tr>
<tr><th id="579">579</th><td>  <dfn class="enum" id="llvm::Mips::CPU16Regs" title='llvm::Mips::CPU16Regs' data-ref="llvm::Mips::CPU16Regs" data-ref-filename="llvm..Mips..CPU16Regs">CPU16Regs</dfn> = <var>11</var>,</td></tr>
<tr><th id="580">580</th><td>  <dfn class="enum" id="llvm::Mips::GPRMM16Zero_with_GPRMM16MovePPairSecond" title='llvm::Mips::GPRMM16Zero_with_GPRMM16MovePPairSecond' data-ref="llvm::Mips::GPRMM16Zero_with_GPRMM16MovePPairSecond" data-ref-filename="llvm..Mips..GPRMM16Zero_with_GPRMM16MovePPairSecond">GPRMM16Zero_with_GPRMM16MovePPairSecond</dfn> = <var>12</var>,</td></tr>
<tr><th id="581">581</th><td>  <dfn class="enum" id="llvm::Mips::CPU16Regs_with_GPRMM16MovePPairSecond" title='llvm::Mips::CPU16Regs_with_GPRMM16MovePPairSecond' data-ref="llvm::Mips::CPU16Regs_with_GPRMM16MovePPairSecond" data-ref-filename="llvm..Mips..CPU16Regs_with_GPRMM16MovePPairSecond">CPU16Regs_with_GPRMM16MovePPairSecond</dfn> = <var>13</var>,</td></tr>
<tr><th id="582">582</th><td>  <dfn class="enum" id="llvm::Mips::CPU16Regs_with_GPRMM16MoveP" title='llvm::Mips::CPU16Regs_with_GPRMM16MoveP' data-ref="llvm::Mips::CPU16Regs_with_GPRMM16MoveP" data-ref-filename="llvm..Mips..CPU16Regs_with_GPRMM16MoveP">CPU16Regs_with_GPRMM16MoveP</dfn> = <var>14</var>,</td></tr>
<tr><th id="583">583</th><td>  <dfn class="enum" id="llvm::Mips::DSPR" title='llvm::Mips::DSPR' data-ref="llvm::Mips::DSPR" data-ref-filename="llvm..Mips..DSPR">DSPR</dfn> = <var>15</var>,</td></tr>
<tr><th id="584">584</th><td>  <dfn class="enum" id="llvm::Mips::FGR32" title='llvm::Mips::FGR32' data-ref="llvm::Mips::FGR32" data-ref-filename="llvm..Mips..FGR32">FGR32</dfn> = <var>16</var>,</td></tr>
<tr><th id="585">585</th><td>  <dfn class="enum" id="llvm::Mips::MSA128WEvens" title='llvm::Mips::MSA128WEvens' data-ref="llvm::Mips::MSA128WEvens" data-ref-filename="llvm..Mips..MSA128WEvens">MSA128WEvens</dfn> = <var>17</var>,</td></tr>
<tr><th id="586">586</th><td>  <dfn class="enum" id="llvm::Mips::FGR32_with_MSA128WEvens" title='llvm::Mips::FGR32_with_MSA128WEvens' data-ref="llvm::Mips::FGR32_with_MSA128WEvens" data-ref-filename="llvm..Mips..FGR32_with_MSA128WEvens">FGR32_with_MSA128WEvens</dfn> = <var>18</var>,</td></tr>
<tr><th id="587">587</th><td>  <dfn class="enum" id="llvm::Mips::MSA128F16" title='llvm::Mips::MSA128F16' data-ref="llvm::Mips::MSA128F16" data-ref-filename="llvm..Mips..MSA128F16">MSA128F16</dfn> = <var>19</var>,</td></tr>
<tr><th id="588">588</th><td>};</td></tr>
<tr><th id="589">589</th><td>} <i>// end namespace Mips</i></td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><u>#<span data-ppcond="10">endif</span> // GET_REGINFO_ENUM</u></td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="596">596</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="597">597</th><td><i>|* MC Register Information                                                    *|</i></td></tr>
<tr><th id="598">598</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="599">599</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="600">600</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="601">601</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><u>#<span data-ppcond="604">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_MC_DESC">GET_REGINFO_MC_DESC</span></u></td></tr>
<tr><th id="605">605</th><td><u>#undef GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><b>extern</b> <em>const</em> MCPhysReg MipsRegDiffLists[] = {</td></tr>
<tr><th id="610">610</th><td>  <i>/* 0 */</i> <var>0</var>, <var>0</var>,</td></tr>
<tr><th id="611">611</th><td>  <i>/* 2 */</i> <var>4</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="612">612</th><td>  <i>/* 8 */</i> <var>412</var>, <var>65262</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="613">613</th><td>  <i>/* 14 */</i> <var>20</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="614">614</th><td>  <i>/* 17 */</i> <var>21</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="615">615</th><td>  <i>/* 20 */</i> <var>22</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="616">616</th><td>  <i>/* 23 */</i> <var>23</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="617">617</th><td>  <i>/* 26 */</i> <var>24</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="618">618</th><td>  <i>/* 29 */</i> <var>25</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="619">619</th><td>  <i>/* 32 */</i> <var>26</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="620">620</th><td>  <i>/* 35 */</i> <var>27</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="621">621</th><td>  <i>/* 38 */</i> <var>28</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="622">622</th><td>  <i>/* 41 */</i> <var>29</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="623">623</th><td>  <i>/* 44 */</i> <var>30</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="624">624</th><td>  <i>/* 47 */</i> <var>31</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="625">625</th><td>  <i>/* 50 */</i> <var>32</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="626">626</th><td>  <i>/* 53 */</i> <var>33</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="627">627</th><td>  <i>/* 56 */</i> <var>34</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="628">628</th><td>  <i>/* 59 */</i> <var>35</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="629">629</th><td>  <i>/* 62 */</i> <var>65415</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="630">630</th><td>  <i>/* 65 */</i> <var>65513</var>, <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="631">631</th><td>  <i>/* 68 */</i> <var>3</var>, <var>0</var>,</td></tr>
<tr><th id="632">632</th><td>  <i>/* 70 */</i> <var>4</var>, <var>0</var>,</td></tr>
<tr><th id="633">633</th><td>  <i>/* 72 */</i> <var>6</var>, <var>0</var>,</td></tr>
<tr><th id="634">634</th><td>  <i>/* 74 */</i> <var>11</var>, <var>0</var>,</td></tr>
<tr><th id="635">635</th><td>  <i>/* 76 */</i> <var>12</var>, <var>0</var>,</td></tr>
<tr><th id="636">636</th><td>  <i>/* 78 */</i> <var>22</var>, <var>0</var>,</td></tr>
<tr><th id="637">637</th><td>  <i>/* 80 */</i> <var>23</var>, <var>0</var>,</td></tr>
<tr><th id="638">638</th><td>  <i>/* 82 */</i> <var>29</var>, <var>0</var>,</td></tr>
<tr><th id="639">639</th><td>  <i>/* 84 */</i> <var>30</var>, <var>0</var>,</td></tr>
<tr><th id="640">640</th><td>  <i>/* 86 */</i> <var>65284</var>, <var>72</var>, <var>0</var>,</td></tr>
<tr><th id="641">641</th><td>  <i>/* 89 */</i> <var>65322</var>, <var>72</var>, <var>0</var>,</td></tr>
<tr><th id="642">642</th><td>  <i>/* 92 */</i> <var>38</var>, <var>65298</var>, <var>73</var>, <var>0</var>,</td></tr>
<tr><th id="643">643</th><td>  <i>/* 96 */</i> <var>95</var>, <var>0</var>,</td></tr>
<tr><th id="644">644</th><td>  <i>/* 98 */</i> <var>96</var>, <var>0</var>,</td></tr>
<tr><th id="645">645</th><td>  <i>/* 100 */</i> <var>130</var>, <var>0</var>,</td></tr>
<tr><th id="646">646</th><td>  <i>/* 102 */</i> <var>211</var>, <var>0</var>,</td></tr>
<tr><th id="647">647</th><td>  <i>/* 104 */</i> <var>243</var>, <var>0</var>,</td></tr>
<tr><th id="648">648</th><td>  <i>/* 106 */</i> <var>306</var>, <var>0</var>,</td></tr>
<tr><th id="649">649</th><td>  <i>/* 108 */</i> <var>314</var>, <var>0</var>,</td></tr>
<tr><th id="650">650</th><td>  <i>/* 110 */</i> <var>358</var>, <var>0</var>,</td></tr>
<tr><th id="651">651</th><td>  <i>/* 112 */</i> <var>64983</var>, <var>0</var>,</td></tr>
<tr><th id="652">652</th><td>  <i>/* 114 */</i> <var>65060</var>, <var>0</var>,</td></tr>
<tr><th id="653">653</th><td>  <i>/* 116 */</i> <var>65124</var>, <var>0</var>,</td></tr>
<tr><th id="654">654</th><td>  <i>/* 118 */</i> <var>65178</var>, <var>0</var>,</td></tr>
<tr><th id="655">655</th><td>  <i>/* 120 */</i> <var>65181</var>, <var>0</var>,</td></tr>
<tr><th id="656">656</th><td>  <i>/* 122 */</i> <var>65222</var>, <var>0</var>,</td></tr>
<tr><th id="657">657</th><td>  <i>/* 124 */</i> <var>65230</var>, <var>0</var>,</td></tr>
<tr><th id="658">658</th><td>  <i>/* 126 */</i> <var>65271</var>, <var>0</var>,</td></tr>
<tr><th id="659">659</th><td>  <i>/* 128 */</i> <var>65293</var>, <var>0</var>,</td></tr>
<tr><th id="660">660</th><td>  <i>/* 130 */</i> <var>37</var>, <var>65406</var>, <var>127</var>, <var>65371</var>, <var>65309</var>, <var>0</var>,</td></tr>
<tr><th id="661">661</th><td>  <i>/* 136 */</i> <var>65325</var>, <var>0</var>,</td></tr>
<tr><th id="662">662</th><td>  <i>/* 138 */</i> <var>65371</var>, <var>0</var>,</td></tr>
<tr><th id="663">663</th><td>  <i>/* 140 */</i> <var>65386</var>, <var>0</var>,</td></tr>
<tr><th id="664">664</th><td>  <i>/* 142 */</i> <var>65395</var>, <var>0</var>,</td></tr>
<tr><th id="665">665</th><td>  <i>/* 144 */</i> <var>65396</var>, <var>0</var>,</td></tr>
<tr><th id="666">666</th><td>  <i>/* 146 */</i> <var>65397</var>, <var>0</var>,</td></tr>
<tr><th id="667">667</th><td>  <i>/* 148 */</i> <var>65398</var>, <var>0</var>,</td></tr>
<tr><th id="668">668</th><td>  <i>/* 150 */</i> <var>65406</var>, <var>0</var>,</td></tr>
<tr><th id="669">669</th><td>  <i>/* 152 */</i> <var>65415</var>, <var>0</var>,</td></tr>
<tr><th id="670">670</th><td>  <i>/* 154 */</i> <var>65440</var>, <var>0</var>,</td></tr>
<tr><th id="671">671</th><td>  <i>/* 156 */</i> <var>65441</var>, <var>0</var>,</td></tr>
<tr><th id="672">672</th><td>  <i>/* 158 */</i> <var>165</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="673">673</th><td>  <i>/* 161 */</i> <var>65516</var>, <var>258</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="674">674</th><td>  <i>/* 165 */</i> <var>65515</var>, <var>259</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="675">675</th><td>  <i>/* 169 */</i> <var>65514</var>, <var>260</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="676">676</th><td>  <i>/* 173 */</i> <var>65513</var>, <var>261</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="677">677</th><td>  <i>/* 177 */</i> <var>65512</var>, <var>262</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="678">678</th><td>  <i>/* 181 */</i> <var>65511</var>, <var>263</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="679">679</th><td>  <i>/* 185 */</i> <var>65510</var>, <var>264</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="680">680</th><td>  <i>/* 189 */</i> <var>65509</var>, <var>265</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="681">681</th><td>  <i>/* 193 */</i> <var>65508</var>, <var>266</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="682">682</th><td>  <i>/* 197 */</i> <var>65507</var>, <var>267</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="683">683</th><td>  <i>/* 201 */</i> <var>65506</var>, <var>268</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="684">684</th><td>  <i>/* 205 */</i> <var>65505</var>, <var>269</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="685">685</th><td>  <i>/* 209 */</i> <var>65504</var>, <var>270</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="686">686</th><td>  <i>/* 213 */</i> <var>65503</var>, <var>271</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="687">687</th><td>  <i>/* 217 */</i> <var>65502</var>, <var>272</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="688">688</th><td>  <i>/* 221 */</i> <var>65501</var>, <var>273</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="689">689</th><td>  <i>/* 225 */</i> <var>65500</var>, <var>274</var>, <var>65498</var>, <var>0</var>,</td></tr>
<tr><th id="690">690</th><td>  <i>/* 229 */</i> <var>65271</var>, <var>395</var>, <var>65499</var>, <var>0</var>,</td></tr>
<tr><th id="691">691</th><td>  <i>/* 233 */</i> <var>65309</var>, <var>392</var>, <var>65502</var>, <var>0</var>,</td></tr>
<tr><th id="692">692</th><td>  <i>/* 237 */</i> <var>65507</var>, <var>0</var>,</td></tr>
<tr><th id="693">693</th><td>  <i>/* 239 */</i> <var>65510</var>, <var>0</var>,</td></tr>
<tr><th id="694">694</th><td>  <i>/* 241 */</i> <var>65511</var>, <var>0</var>,</td></tr>
<tr><th id="695">695</th><td>  <i>/* 243 */</i> <var>65512</var>, <var>0</var>,</td></tr>
<tr><th id="696">696</th><td>  <i>/* 245 */</i> <var>65516</var>, <var>0</var>,</td></tr>
<tr><th id="697">697</th><td>  <i>/* 247 */</i> <var>65521</var>, <var>0</var>,</td></tr>
<tr><th id="698">698</th><td>  <i>/* 249 */</i> <var>65522</var>, <var>0</var>,</td></tr>
<tr><th id="699">699</th><td>  <i>/* 251 */</i> <var>65535</var>, <var>0</var>,</td></tr>
<tr><th id="700">700</th><td>};</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td><b>extern</b> <em>const</em> LaneBitmask MipsLaneMaskLists[] = {</td></tr>
<tr><th id="703">703</th><td>  <i>/* 0 */</i> LaneBitmask(<var>0x0000000000000000</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="704">704</th><td>  <i>/* 2 */</i> LaneBitmask(<var>0x0000000000000001</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="705">705</th><td>  <i>/* 4 */</i> LaneBitmask(<var>0x0000000000000002</var>), LaneBitmask(<var>0x0000000000000004</var>), LaneBitmask(<var>0x0000000000000008</var>), LaneBitmask(<var>0x0000000000000010</var>), LaneBitmask(<var>0x0000000000000020</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="706">706</th><td>  <i>/* 10 */</i> LaneBitmask(<var>0x0000000000000001</var>), LaneBitmask(<var>0x0000000000000040</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="707">707</th><td>};</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td><b>extern</b> <em>const</em> uint16_t MipsSubRegIdxLists[] = {</td></tr>
<tr><th id="710">710</th><td>  <i>/* 0 */</i> <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="711">711</th><td>  <i>/* 2 */</i> <var>3</var>, <var>4</var>, <var>5</var>, <var>6</var>, <var>7</var>, <var>0</var>,</td></tr>
<tr><th id="712">712</th><td>  <i>/* 8 */</i> <var>2</var>, <var>9</var>, <var>8</var>, <var>0</var>,</td></tr>
<tr><th id="713">713</th><td>  <i>/* 12 */</i> <var>9</var>, <var>1</var>, <var>8</var>, <var>10</var>, <var>11</var>, <var>0</var>,</td></tr>
<tr><th id="714">714</th><td>};</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits MipsSubRegIdxRanges[] = {</td></tr>
<tr><th id="717">717</th><td>  { <var>65535</var>, <var>65535</var> },</td></tr>
<tr><th id="718">718</th><td>  { <var>0</var>, <var>32</var> },	<i>// sub_32</i></td></tr>
<tr><th id="719">719</th><td>  { <var>0</var>, <var>64</var> },	<i>// sub_64</i></td></tr>
<tr><th id="720">720</th><td>  { <var>16</var>, <var>4</var> },	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="721">721</th><td>  { <var>20</var>, <var>1</var> },	<i>// sub_dsp20</i></td></tr>
<tr><th id="722">722</th><td>  { <var>21</var>, <var>1</var> },	<i>// sub_dsp21</i></td></tr>
<tr><th id="723">723</th><td>  { <var>22</var>, <var>1</var> },	<i>// sub_dsp22</i></td></tr>
<tr><th id="724">724</th><td>  { <var>23</var>, <var>1</var> },	<i>// sub_dsp23</i></td></tr>
<tr><th id="725">725</th><td>  { <var>32</var>, <var>32</var> },	<i>// sub_hi</i></td></tr>
<tr><th id="726">726</th><td>  { <var>0</var>, <var>32</var> },	<i>// sub_lo</i></td></tr>
<tr><th id="727">727</th><td>  { <var>32</var>, <var>32</var> },	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="728">728</th><td>  { <var>0</var>, <var>64</var> },	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="729">729</th><td>};</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="733">733</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="734">734</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="735">735</th><td><u>#endif</u></td></tr>
<tr><th id="736">736</th><td><b>extern</b> <em>const</em> <em>char</em> MipsRegStrings[] = {</td></tr>
<tr><th id="737">737</th><td>  <i>/* 0 */</i> <q>"COP00\0"</q></td></tr>
<tr><th id="738">738</th><td>  <i>/* 6 */</i> <q>"COP010\0"</q></td></tr>
<tr><th id="739">739</th><td>  <i>/* 13 */</i> <q>"COP210\0"</q></td></tr>
<tr><th id="740">740</th><td>  <i>/* 20 */</i> <q>"COP310\0"</q></td></tr>
<tr><th id="741">741</th><td>  <i>/* 27 */</i> <q>"MSA10\0"</q></td></tr>
<tr><th id="742">742</th><td>  <i>/* 33 */</i> <q>"D10\0"</q></td></tr>
<tr><th id="743">743</th><td>  <i>/* 37 */</i> <q>"F10\0"</q></td></tr>
<tr><th id="744">744</th><td>  <i>/* 41 */</i> <q>"F_HI10\0"</q></td></tr>
<tr><th id="745">745</th><td>  <i>/* 48 */</i> <q>"FCR10\0"</q></td></tr>
<tr><th id="746">746</th><td>  <i>/* 54 */</i> <q>"HWR10\0"</q></td></tr>
<tr><th id="747">747</th><td>  <i>/* 60 */</i> <q>"W10\0"</q></td></tr>
<tr><th id="748">748</th><td>  <i>/* 64 */</i> <q>"COP020\0"</q></td></tr>
<tr><th id="749">749</th><td>  <i>/* 71 */</i> <q>"COP220\0"</q></td></tr>
<tr><th id="750">750</th><td>  <i>/* 78 */</i> <q>"COP320\0"</q></td></tr>
<tr><th id="751">751</th><td>  <i>/* 85 */</i> <q>"MSA20\0"</q></td></tr>
<tr><th id="752">752</th><td>  <i>/* 91 */</i> <q>"F20\0"</q></td></tr>
<tr><th id="753">753</th><td>  <i>/* 95 */</i> <q>"F_HI20\0"</q></td></tr>
<tr><th id="754">754</th><td>  <i>/* 102 */</i> <q>"COP20\0"</q></td></tr>
<tr><th id="755">755</th><td>  <i>/* 108 */</i> <q>"FCR20\0"</q></td></tr>
<tr><th id="756">756</th><td>  <i>/* 114 */</i> <q>"HWR20\0"</q></td></tr>
<tr><th id="757">757</th><td>  <i>/* 120 */</i> <q>"W20\0"</q></td></tr>
<tr><th id="758">758</th><td>  <i>/* 124 */</i> <q>"DSPOutFlag20\0"</q></td></tr>
<tr><th id="759">759</th><td>  <i>/* 137 */</i> <q>"COP030\0"</q></td></tr>
<tr><th id="760">760</th><td>  <i>/* 144 */</i> <q>"COP230\0"</q></td></tr>
<tr><th id="761">761</th><td>  <i>/* 151 */</i> <q>"COP330\0"</q></td></tr>
<tr><th id="762">762</th><td>  <i>/* 158 */</i> <q>"MSA30\0"</q></td></tr>
<tr><th id="763">763</th><td>  <i>/* 164 */</i> <q>"F30\0"</q></td></tr>
<tr><th id="764">764</th><td>  <i>/* 168 */</i> <q>"F_HI30\0"</q></td></tr>
<tr><th id="765">765</th><td>  <i>/* 175 */</i> <q>"COP30\0"</q></td></tr>
<tr><th id="766">766</th><td>  <i>/* 181 */</i> <q>"FCR30\0"</q></td></tr>
<tr><th id="767">767</th><td>  <i>/* 187 */</i> <q>"HWR30\0"</q></td></tr>
<tr><th id="768">768</th><td>  <i>/* 193 */</i> <q>"W30\0"</q></td></tr>
<tr><th id="769">769</th><td>  <i>/* 197 */</i> <q>"A0\0"</q></td></tr>
<tr><th id="770">770</th><td>  <i>/* 200 */</i> <q>"AC0\0"</q></td></tr>
<tr><th id="771">771</th><td>  <i>/* 204 */</i> <q>"FCC0\0"</q></td></tr>
<tr><th id="772">772</th><td>  <i>/* 209 */</i> <q>"D0\0"</q></td></tr>
<tr><th id="773">773</th><td>  <i>/* 212 */</i> <q>"F0\0"</q></td></tr>
<tr><th id="774">774</th><td>  <i>/* 215 */</i> <q>"F_HI0\0"</q></td></tr>
<tr><th id="775">775</th><td>  <i>/* 221 */</i> <q>"K0\0"</q></td></tr>
<tr><th id="776">776</th><td>  <i>/* 224 */</i> <q>"MPL0\0"</q></td></tr>
<tr><th id="777">777</th><td>  <i>/* 229 */</i> <q>"LO0\0"</q></td></tr>
<tr><th id="778">778</th><td>  <i>/* 233 */</i> <q>"P0\0"</q></td></tr>
<tr><th id="779">779</th><td>  <i>/* 236 */</i> <q>"FCR0\0"</q></td></tr>
<tr><th id="780">780</th><td>  <i>/* 241 */</i> <q>"HWR0\0"</q></td></tr>
<tr><th id="781">781</th><td>  <i>/* 246 */</i> <q>"S0\0"</q></td></tr>
<tr><th id="782">782</th><td>  <i>/* 249 */</i> <q>"T0\0"</q></td></tr>
<tr><th id="783">783</th><td>  <i>/* 252 */</i> <q>"V0\0"</q></td></tr>
<tr><th id="784">784</th><td>  <i>/* 255 */</i> <q>"W0\0"</q></td></tr>
<tr><th id="785">785</th><td>  <i>/* 258 */</i> <q>"COP01\0"</q></td></tr>
<tr><th id="786">786</th><td>  <i>/* 264 */</i> <q>"COP011\0"</q></td></tr>
<tr><th id="787">787</th><td>  <i>/* 271 */</i> <q>"COP211\0"</q></td></tr>
<tr><th id="788">788</th><td>  <i>/* 278 */</i> <q>"COP311\0"</q></td></tr>
<tr><th id="789">789</th><td>  <i>/* 285 */</i> <q>"MSA11\0"</q></td></tr>
<tr><th id="790">790</th><td>  <i>/* 291 */</i> <q>"D11\0"</q></td></tr>
<tr><th id="791">791</th><td>  <i>/* 295 */</i> <q>"F11\0"</q></td></tr>
<tr><th id="792">792</th><td>  <i>/* 299 */</i> <q>"F_HI11\0"</q></td></tr>
<tr><th id="793">793</th><td>  <i>/* 306 */</i> <q>"FCR11\0"</q></td></tr>
<tr><th id="794">794</th><td>  <i>/* 312 */</i> <q>"HWR11\0"</q></td></tr>
<tr><th id="795">795</th><td>  <i>/* 318 */</i> <q>"W11\0"</q></td></tr>
<tr><th id="796">796</th><td>  <i>/* 322 */</i> <q>"COP021\0"</q></td></tr>
<tr><th id="797">797</th><td>  <i>/* 329 */</i> <q>"COP221\0"</q></td></tr>
<tr><th id="798">798</th><td>  <i>/* 336 */</i> <q>"COP321\0"</q></td></tr>
<tr><th id="799">799</th><td>  <i>/* 343 */</i> <q>"MSA21\0"</q></td></tr>
<tr><th id="800">800</th><td>  <i>/* 349 */</i> <q>"F21\0"</q></td></tr>
<tr><th id="801">801</th><td>  <i>/* 353 */</i> <q>"F_HI21\0"</q></td></tr>
<tr><th id="802">802</th><td>  <i>/* 360 */</i> <q>"COP21\0"</q></td></tr>
<tr><th id="803">803</th><td>  <i>/* 366 */</i> <q>"FCR21\0"</q></td></tr>
<tr><th id="804">804</th><td>  <i>/* 372 */</i> <q>"HWR21\0"</q></td></tr>
<tr><th id="805">805</th><td>  <i>/* 378 */</i> <q>"W21\0"</q></td></tr>
<tr><th id="806">806</th><td>  <i>/* 382 */</i> <q>"DSPOutFlag21\0"</q></td></tr>
<tr><th id="807">807</th><td>  <i>/* 395 */</i> <q>"COP031\0"</q></td></tr>
<tr><th id="808">808</th><td>  <i>/* 402 */</i> <q>"COP231\0"</q></td></tr>
<tr><th id="809">809</th><td>  <i>/* 409 */</i> <q>"COP331\0"</q></td></tr>
<tr><th id="810">810</th><td>  <i>/* 416 */</i> <q>"MSA31\0"</q></td></tr>
<tr><th id="811">811</th><td>  <i>/* 422 */</i> <q>"F31\0"</q></td></tr>
<tr><th id="812">812</th><td>  <i>/* 426 */</i> <q>"F_HI31\0"</q></td></tr>
<tr><th id="813">813</th><td>  <i>/* 433 */</i> <q>"COP31\0"</q></td></tr>
<tr><th id="814">814</th><td>  <i>/* 439 */</i> <q>"FCR31\0"</q></td></tr>
<tr><th id="815">815</th><td>  <i>/* 445 */</i> <q>"HWR31\0"</q></td></tr>
<tr><th id="816">816</th><td>  <i>/* 451 */</i> <q>"W31\0"</q></td></tr>
<tr><th id="817">817</th><td>  <i>/* 455 */</i> <q>"A1\0"</q></td></tr>
<tr><th id="818">818</th><td>  <i>/* 458 */</i> <q>"AC1\0"</q></td></tr>
<tr><th id="819">819</th><td>  <i>/* 462 */</i> <q>"FCC1\0"</q></td></tr>
<tr><th id="820">820</th><td>  <i>/* 467 */</i> <q>"D1\0"</q></td></tr>
<tr><th id="821">821</th><td>  <i>/* 470 */</i> <q>"F1\0"</q></td></tr>
<tr><th id="822">822</th><td>  <i>/* 473 */</i> <q>"F_HI1\0"</q></td></tr>
<tr><th id="823">823</th><td>  <i>/* 479 */</i> <q>"K1\0"</q></td></tr>
<tr><th id="824">824</th><td>  <i>/* 482 */</i> <q>"MPL1\0"</q></td></tr>
<tr><th id="825">825</th><td>  <i>/* 487 */</i> <q>"LO1\0"</q></td></tr>
<tr><th id="826">826</th><td>  <i>/* 491 */</i> <q>"P1\0"</q></td></tr>
<tr><th id="827">827</th><td>  <i>/* 494 */</i> <q>"FCR1\0"</q></td></tr>
<tr><th id="828">828</th><td>  <i>/* 499 */</i> <q>"HWR1\0"</q></td></tr>
<tr><th id="829">829</th><td>  <i>/* 504 */</i> <q>"S1\0"</q></td></tr>
<tr><th id="830">830</th><td>  <i>/* 507 */</i> <q>"T1\0"</q></td></tr>
<tr><th id="831">831</th><td>  <i>/* 510 */</i> <q>"V1\0"</q></td></tr>
<tr><th id="832">832</th><td>  <i>/* 513 */</i> <q>"W1\0"</q></td></tr>
<tr><th id="833">833</th><td>  <i>/* 516 */</i> <q>"COP02\0"</q></td></tr>
<tr><th id="834">834</th><td>  <i>/* 522 */</i> <q>"COP012\0"</q></td></tr>
<tr><th id="835">835</th><td>  <i>/* 529 */</i> <q>"COP212\0"</q></td></tr>
<tr><th id="836">836</th><td>  <i>/* 536 */</i> <q>"COP312\0"</q></td></tr>
<tr><th id="837">837</th><td>  <i>/* 543 */</i> <q>"MSA12\0"</q></td></tr>
<tr><th id="838">838</th><td>  <i>/* 549 */</i> <q>"D12\0"</q></td></tr>
<tr><th id="839">839</th><td>  <i>/* 553 */</i> <q>"F12\0"</q></td></tr>
<tr><th id="840">840</th><td>  <i>/* 557 */</i> <q>"F_HI12\0"</q></td></tr>
<tr><th id="841">841</th><td>  <i>/* 564 */</i> <q>"FCR12\0"</q></td></tr>
<tr><th id="842">842</th><td>  <i>/* 570 */</i> <q>"HWR12\0"</q></td></tr>
<tr><th id="843">843</th><td>  <i>/* 576 */</i> <q>"W12\0"</q></td></tr>
<tr><th id="844">844</th><td>  <i>/* 580 */</i> <q>"COP022\0"</q></td></tr>
<tr><th id="845">845</th><td>  <i>/* 587 */</i> <q>"COP222\0"</q></td></tr>
<tr><th id="846">846</th><td>  <i>/* 594 */</i> <q>"COP322\0"</q></td></tr>
<tr><th id="847">847</th><td>  <i>/* 601 */</i> <q>"MSA22\0"</q></td></tr>
<tr><th id="848">848</th><td>  <i>/* 607 */</i> <q>"F22\0"</q></td></tr>
<tr><th id="849">849</th><td>  <i>/* 611 */</i> <q>"F_HI22\0"</q></td></tr>
<tr><th id="850">850</th><td>  <i>/* 618 */</i> <q>"COP22\0"</q></td></tr>
<tr><th id="851">851</th><td>  <i>/* 624 */</i> <q>"FCR22\0"</q></td></tr>
<tr><th id="852">852</th><td>  <i>/* 630 */</i> <q>"HWR22\0"</q></td></tr>
<tr><th id="853">853</th><td>  <i>/* 636 */</i> <q>"W22\0"</q></td></tr>
<tr><th id="854">854</th><td>  <i>/* 640 */</i> <q>"DSPOutFlag22\0"</q></td></tr>
<tr><th id="855">855</th><td>  <i>/* 653 */</i> <q>"COP32\0"</q></td></tr>
<tr><th id="856">856</th><td>  <i>/* 659 */</i> <q>"A2\0"</q></td></tr>
<tr><th id="857">857</th><td>  <i>/* 662 */</i> <q>"AC2\0"</q></td></tr>
<tr><th id="858">858</th><td>  <i>/* 666 */</i> <q>"FCC2\0"</q></td></tr>
<tr><th id="859">859</th><td>  <i>/* 671 */</i> <q>"D2\0"</q></td></tr>
<tr><th id="860">860</th><td>  <i>/* 674 */</i> <q>"F2\0"</q></td></tr>
<tr><th id="861">861</th><td>  <i>/* 677 */</i> <q>"F_HI2\0"</q></td></tr>
<tr><th id="862">862</th><td>  <i>/* 683 */</i> <q>"MPL2\0"</q></td></tr>
<tr><th id="863">863</th><td>  <i>/* 688 */</i> <q>"LO2\0"</q></td></tr>
<tr><th id="864">864</th><td>  <i>/* 692 */</i> <q>"P2\0"</q></td></tr>
<tr><th id="865">865</th><td>  <i>/* 695 */</i> <q>"FCR2\0"</q></td></tr>
<tr><th id="866">866</th><td>  <i>/* 700 */</i> <q>"HWR2\0"</q></td></tr>
<tr><th id="867">867</th><td>  <i>/* 705 */</i> <q>"S2\0"</q></td></tr>
<tr><th id="868">868</th><td>  <i>/* 708 */</i> <q>"T2\0"</q></td></tr>
<tr><th id="869">869</th><td>  <i>/* 711 */</i> <q>"W2\0"</q></td></tr>
<tr><th id="870">870</th><td>  <i>/* 714 */</i> <q>"COP03\0"</q></td></tr>
<tr><th id="871">871</th><td>  <i>/* 720 */</i> <q>"COP013\0"</q></td></tr>
<tr><th id="872">872</th><td>  <i>/* 727 */</i> <q>"COP213\0"</q></td></tr>
<tr><th id="873">873</th><td>  <i>/* 734 */</i> <q>"COP313\0"</q></td></tr>
<tr><th id="874">874</th><td>  <i>/* 741 */</i> <q>"MSA13\0"</q></td></tr>
<tr><th id="875">875</th><td>  <i>/* 747 */</i> <q>"D13\0"</q></td></tr>
<tr><th id="876">876</th><td>  <i>/* 751 */</i> <q>"F13\0"</q></td></tr>
<tr><th id="877">877</th><td>  <i>/* 755 */</i> <q>"F_HI13\0"</q></td></tr>
<tr><th id="878">878</th><td>  <i>/* 762 */</i> <q>"FCR13\0"</q></td></tr>
<tr><th id="879">879</th><td>  <i>/* 768 */</i> <q>"HWR13\0"</q></td></tr>
<tr><th id="880">880</th><td>  <i>/* 774 */</i> <q>"W13\0"</q></td></tr>
<tr><th id="881">881</th><td>  <i>/* 778 */</i> <q>"COP023\0"</q></td></tr>
<tr><th id="882">882</th><td>  <i>/* 785 */</i> <q>"COP223\0"</q></td></tr>
<tr><th id="883">883</th><td>  <i>/* 792 */</i> <q>"COP323\0"</q></td></tr>
<tr><th id="884">884</th><td>  <i>/* 799 */</i> <q>"MSA23\0"</q></td></tr>
<tr><th id="885">885</th><td>  <i>/* 805 */</i> <q>"F23\0"</q></td></tr>
<tr><th id="886">886</th><td>  <i>/* 809 */</i> <q>"F_HI23\0"</q></td></tr>
<tr><th id="887">887</th><td>  <i>/* 816 */</i> <q>"COP23\0"</q></td></tr>
<tr><th id="888">888</th><td>  <i>/* 822 */</i> <q>"FCR23\0"</q></td></tr>
<tr><th id="889">889</th><td>  <i>/* 828 */</i> <q>"HWR23\0"</q></td></tr>
<tr><th id="890">890</th><td>  <i>/* 834 */</i> <q>"W23\0"</q></td></tr>
<tr><th id="891">891</th><td>  <i>/* 838 */</i> <q>"DSPOutFlag23\0"</q></td></tr>
<tr><th id="892">892</th><td>  <i>/* 851 */</i> <q>"COP33\0"</q></td></tr>
<tr><th id="893">893</th><td>  <i>/* 857 */</i> <q>"A3\0"</q></td></tr>
<tr><th id="894">894</th><td>  <i>/* 860 */</i> <q>"AC3\0"</q></td></tr>
<tr><th id="895">895</th><td>  <i>/* 864 */</i> <q>"FCC3\0"</q></td></tr>
<tr><th id="896">896</th><td>  <i>/* 869 */</i> <q>"D3\0"</q></td></tr>
<tr><th id="897">897</th><td>  <i>/* 872 */</i> <q>"F3\0"</q></td></tr>
<tr><th id="898">898</th><td>  <i>/* 875 */</i> <q>"F_HI3\0"</q></td></tr>
<tr><th id="899">899</th><td>  <i>/* 881 */</i> <q>"LO3\0"</q></td></tr>
<tr><th id="900">900</th><td>  <i>/* 885 */</i> <q>"FCR3\0"</q></td></tr>
<tr><th id="901">901</th><td>  <i>/* 890 */</i> <q>"HWR3\0"</q></td></tr>
<tr><th id="902">902</th><td>  <i>/* 895 */</i> <q>"S3\0"</q></td></tr>
<tr><th id="903">903</th><td>  <i>/* 898 */</i> <q>"T3\0"</q></td></tr>
<tr><th id="904">904</th><td>  <i>/* 901 */</i> <q>"W3\0"</q></td></tr>
<tr><th id="905">905</th><td>  <i>/* 904 */</i> <q>"COP04\0"</q></td></tr>
<tr><th id="906">906</th><td>  <i>/* 910 */</i> <q>"COP014\0"</q></td></tr>
<tr><th id="907">907</th><td>  <i>/* 917 */</i> <q>"COP214\0"</q></td></tr>
<tr><th id="908">908</th><td>  <i>/* 924 */</i> <q>"COP314\0"</q></td></tr>
<tr><th id="909">909</th><td>  <i>/* 931 */</i> <q>"MSA14\0"</q></td></tr>
<tr><th id="910">910</th><td>  <i>/* 937 */</i> <q>"D14\0"</q></td></tr>
<tr><th id="911">911</th><td>  <i>/* 941 */</i> <q>"F14\0"</q></td></tr>
<tr><th id="912">912</th><td>  <i>/* 945 */</i> <q>"F_HI14\0"</q></td></tr>
<tr><th id="913">913</th><td>  <i>/* 952 */</i> <q>"FCR14\0"</q></td></tr>
<tr><th id="914">914</th><td>  <i>/* 958 */</i> <q>"HWR14\0"</q></td></tr>
<tr><th id="915">915</th><td>  <i>/* 964 */</i> <q>"W14\0"</q></td></tr>
<tr><th id="916">916</th><td>  <i>/* 968 */</i> <q>"COP024\0"</q></td></tr>
<tr><th id="917">917</th><td>  <i>/* 975 */</i> <q>"COP224\0"</q></td></tr>
<tr><th id="918">918</th><td>  <i>/* 982 */</i> <q>"COP324\0"</q></td></tr>
<tr><th id="919">919</th><td>  <i>/* 989 */</i> <q>"MSA24\0"</q></td></tr>
<tr><th id="920">920</th><td>  <i>/* 995 */</i> <q>"F24\0"</q></td></tr>
<tr><th id="921">921</th><td>  <i>/* 999 */</i> <q>"F_HI24\0"</q></td></tr>
<tr><th id="922">922</th><td>  <i>/* 1006 */</i> <q>"COP24\0"</q></td></tr>
<tr><th id="923">923</th><td>  <i>/* 1012 */</i> <q>"FCR24\0"</q></td></tr>
<tr><th id="924">924</th><td>  <i>/* 1018 */</i> <q>"HWR24\0"</q></td></tr>
<tr><th id="925">925</th><td>  <i>/* 1024 */</i> <q>"W24\0"</q></td></tr>
<tr><th id="926">926</th><td>  <i>/* 1028 */</i> <q>"COP34\0"</q></td></tr>
<tr><th id="927">927</th><td>  <i>/* 1034 */</i> <q>"D10_64\0"</q></td></tr>
<tr><th id="928">928</th><td>  <i>/* 1041 */</i> <q>"D20_64\0"</q></td></tr>
<tr><th id="929">929</th><td>  <i>/* 1048 */</i> <q>"D30_64\0"</q></td></tr>
<tr><th id="930">930</th><td>  <i>/* 1055 */</i> <q>"A0_64\0"</q></td></tr>
<tr><th id="931">931</th><td>  <i>/* 1061 */</i> <q>"AC0_64\0"</q></td></tr>
<tr><th id="932">932</th><td>  <i>/* 1068 */</i> <q>"D0_64\0"</q></td></tr>
<tr><th id="933">933</th><td>  <i>/* 1074 */</i> <q>"HI0_64\0"</q></td></tr>
<tr><th id="934">934</th><td>  <i>/* 1081 */</i> <q>"K0_64\0"</q></td></tr>
<tr><th id="935">935</th><td>  <i>/* 1087 */</i> <q>"LO0_64\0"</q></td></tr>
<tr><th id="936">936</th><td>  <i>/* 1094 */</i> <q>"S0_64\0"</q></td></tr>
<tr><th id="937">937</th><td>  <i>/* 1100 */</i> <q>"T0_64\0"</q></td></tr>
<tr><th id="938">938</th><td>  <i>/* 1106 */</i> <q>"V0_64\0"</q></td></tr>
<tr><th id="939">939</th><td>  <i>/* 1112 */</i> <q>"D11_64\0"</q></td></tr>
<tr><th id="940">940</th><td>  <i>/* 1119 */</i> <q>"D21_64\0"</q></td></tr>
<tr><th id="941">941</th><td>  <i>/* 1126 */</i> <q>"D31_64\0"</q></td></tr>
<tr><th id="942">942</th><td>  <i>/* 1133 */</i> <q>"A1_64\0"</q></td></tr>
<tr><th id="943">943</th><td>  <i>/* 1139 */</i> <q>"D1_64\0"</q></td></tr>
<tr><th id="944">944</th><td>  <i>/* 1145 */</i> <q>"K1_64\0"</q></td></tr>
<tr><th id="945">945</th><td>  <i>/* 1151 */</i> <q>"S1_64\0"</q></td></tr>
<tr><th id="946">946</th><td>  <i>/* 1157 */</i> <q>"T1_64\0"</q></td></tr>
<tr><th id="947">947</th><td>  <i>/* 1163 */</i> <q>"V1_64\0"</q></td></tr>
<tr><th id="948">948</th><td>  <i>/* 1169 */</i> <q>"D12_64\0"</q></td></tr>
<tr><th id="949">949</th><td>  <i>/* 1176 */</i> <q>"D22_64\0"</q></td></tr>
<tr><th id="950">950</th><td>  <i>/* 1183 */</i> <q>"A2_64\0"</q></td></tr>
<tr><th id="951">951</th><td>  <i>/* 1189 */</i> <q>"D2_64\0"</q></td></tr>
<tr><th id="952">952</th><td>  <i>/* 1195 */</i> <q>"S2_64\0"</q></td></tr>
<tr><th id="953">953</th><td>  <i>/* 1201 */</i> <q>"T2_64\0"</q></td></tr>
<tr><th id="954">954</th><td>  <i>/* 1207 */</i> <q>"D13_64\0"</q></td></tr>
<tr><th id="955">955</th><td>  <i>/* 1214 */</i> <q>"D23_64\0"</q></td></tr>
<tr><th id="956">956</th><td>  <i>/* 1221 */</i> <q>"A3_64\0"</q></td></tr>
<tr><th id="957">957</th><td>  <i>/* 1227 */</i> <q>"D3_64\0"</q></td></tr>
<tr><th id="958">958</th><td>  <i>/* 1233 */</i> <q>"S3_64\0"</q></td></tr>
<tr><th id="959">959</th><td>  <i>/* 1239 */</i> <q>"T3_64\0"</q></td></tr>
<tr><th id="960">960</th><td>  <i>/* 1245 */</i> <q>"D14_64\0"</q></td></tr>
<tr><th id="961">961</th><td>  <i>/* 1252 */</i> <q>"D24_64\0"</q></td></tr>
<tr><th id="962">962</th><td>  <i>/* 1259 */</i> <q>"D4_64\0"</q></td></tr>
<tr><th id="963">963</th><td>  <i>/* 1265 */</i> <q>"S4_64\0"</q></td></tr>
<tr><th id="964">964</th><td>  <i>/* 1271 */</i> <q>"T4_64\0"</q></td></tr>
<tr><th id="965">965</th><td>  <i>/* 1277 */</i> <q>"D15_64\0"</q></td></tr>
<tr><th id="966">966</th><td>  <i>/* 1284 */</i> <q>"D25_64\0"</q></td></tr>
<tr><th id="967">967</th><td>  <i>/* 1291 */</i> <q>"D5_64\0"</q></td></tr>
<tr><th id="968">968</th><td>  <i>/* 1297 */</i> <q>"S5_64\0"</q></td></tr>
<tr><th id="969">969</th><td>  <i>/* 1303 */</i> <q>"T5_64\0"</q></td></tr>
<tr><th id="970">970</th><td>  <i>/* 1309 */</i> <q>"D16_64\0"</q></td></tr>
<tr><th id="971">971</th><td>  <i>/* 1316 */</i> <q>"D26_64\0"</q></td></tr>
<tr><th id="972">972</th><td>  <i>/* 1323 */</i> <q>"D6_64\0"</q></td></tr>
<tr><th id="973">973</th><td>  <i>/* 1329 */</i> <q>"S6_64\0"</q></td></tr>
<tr><th id="974">974</th><td>  <i>/* 1335 */</i> <q>"T6_64\0"</q></td></tr>
<tr><th id="975">975</th><td>  <i>/* 1341 */</i> <q>"D17_64\0"</q></td></tr>
<tr><th id="976">976</th><td>  <i>/* 1348 */</i> <q>"D27_64\0"</q></td></tr>
<tr><th id="977">977</th><td>  <i>/* 1355 */</i> <q>"D7_64\0"</q></td></tr>
<tr><th id="978">978</th><td>  <i>/* 1361 */</i> <q>"S7_64\0"</q></td></tr>
<tr><th id="979">979</th><td>  <i>/* 1367 */</i> <q>"T7_64\0"</q></td></tr>
<tr><th id="980">980</th><td>  <i>/* 1373 */</i> <q>"D18_64\0"</q></td></tr>
<tr><th id="981">981</th><td>  <i>/* 1380 */</i> <q>"D28_64\0"</q></td></tr>
<tr><th id="982">982</th><td>  <i>/* 1387 */</i> <q>"D8_64\0"</q></td></tr>
<tr><th id="983">983</th><td>  <i>/* 1393 */</i> <q>"T8_64\0"</q></td></tr>
<tr><th id="984">984</th><td>  <i>/* 1399 */</i> <q>"D19_64\0"</q></td></tr>
<tr><th id="985">985</th><td>  <i>/* 1406 */</i> <q>"D29_64\0"</q></td></tr>
<tr><th id="986">986</th><td>  <i>/* 1413 */</i> <q>"D9_64\0"</q></td></tr>
<tr><th id="987">987</th><td>  <i>/* 1419 */</i> <q>"T9_64\0"</q></td></tr>
<tr><th id="988">988</th><td>  <i>/* 1425 */</i> <q>"RA_64\0"</q></td></tr>
<tr><th id="989">989</th><td>  <i>/* 1431 */</i> <q>"ZERO_64\0"</q></td></tr>
<tr><th id="990">990</th><td>  <i>/* 1439 */</i> <q>"FP_64\0"</q></td></tr>
<tr><th id="991">991</th><td>  <i>/* 1445 */</i> <q>"GP_64\0"</q></td></tr>
<tr><th id="992">992</th><td>  <i>/* 1451 */</i> <q>"SP_64\0"</q></td></tr>
<tr><th id="993">993</th><td>  <i>/* 1457 */</i> <q>"AT_64\0"</q></td></tr>
<tr><th id="994">994</th><td>  <i>/* 1463 */</i> <q>"FCC4\0"</q></td></tr>
<tr><th id="995">995</th><td>  <i>/* 1468 */</i> <q>"D4\0"</q></td></tr>
<tr><th id="996">996</th><td>  <i>/* 1471 */</i> <q>"F4\0"</q></td></tr>
<tr><th id="997">997</th><td>  <i>/* 1474 */</i> <q>"F_HI4\0"</q></td></tr>
<tr><th id="998">998</th><td>  <i>/* 1480 */</i> <q>"FCR4\0"</q></td></tr>
<tr><th id="999">999</th><td>  <i>/* 1485 */</i> <q>"HWR4\0"</q></td></tr>
<tr><th id="1000">1000</th><td>  <i>/* 1490 */</i> <q>"S4\0"</q></td></tr>
<tr><th id="1001">1001</th><td>  <i>/* 1493 */</i> <q>"T4\0"</q></td></tr>
<tr><th id="1002">1002</th><td>  <i>/* 1496 */</i> <q>"W4\0"</q></td></tr>
<tr><th id="1003">1003</th><td>  <i>/* 1499 */</i> <q>"COP05\0"</q></td></tr>
<tr><th id="1004">1004</th><td>  <i>/* 1505 */</i> <q>"COP015\0"</q></td></tr>
<tr><th id="1005">1005</th><td>  <i>/* 1512 */</i> <q>"COP215\0"</q></td></tr>
<tr><th id="1006">1006</th><td>  <i>/* 1519 */</i> <q>"COP315\0"</q></td></tr>
<tr><th id="1007">1007</th><td>  <i>/* 1526 */</i> <q>"MSA15\0"</q></td></tr>
<tr><th id="1008">1008</th><td>  <i>/* 1532 */</i> <q>"D15\0"</q></td></tr>
<tr><th id="1009">1009</th><td>  <i>/* 1536 */</i> <q>"F15\0"</q></td></tr>
<tr><th id="1010">1010</th><td>  <i>/* 1540 */</i> <q>"F_HI15\0"</q></td></tr>
<tr><th id="1011">1011</th><td>  <i>/* 1547 */</i> <q>"FCR15\0"</q></td></tr>
<tr><th id="1012">1012</th><td>  <i>/* 1553 */</i> <q>"HWR15\0"</q></td></tr>
<tr><th id="1013">1013</th><td>  <i>/* 1559 */</i> <q>"W15\0"</q></td></tr>
<tr><th id="1014">1014</th><td>  <i>/* 1563 */</i> <q>"COP025\0"</q></td></tr>
<tr><th id="1015">1015</th><td>  <i>/* 1570 */</i> <q>"COP225\0"</q></td></tr>
<tr><th id="1016">1016</th><td>  <i>/* 1577 */</i> <q>"COP325\0"</q></td></tr>
<tr><th id="1017">1017</th><td>  <i>/* 1584 */</i> <q>"MSA25\0"</q></td></tr>
<tr><th id="1018">1018</th><td>  <i>/* 1590 */</i> <q>"F25\0"</q></td></tr>
<tr><th id="1019">1019</th><td>  <i>/* 1594 */</i> <q>"F_HI25\0"</q></td></tr>
<tr><th id="1020">1020</th><td>  <i>/* 1601 */</i> <q>"COP25\0"</q></td></tr>
<tr><th id="1021">1021</th><td>  <i>/* 1607 */</i> <q>"FCR25\0"</q></td></tr>
<tr><th id="1022">1022</th><td>  <i>/* 1613 */</i> <q>"HWR25\0"</q></td></tr>
<tr><th id="1023">1023</th><td>  <i>/* 1619 */</i> <q>"W25\0"</q></td></tr>
<tr><th id="1024">1024</th><td>  <i>/* 1623 */</i> <q>"COP35\0"</q></td></tr>
<tr><th id="1025">1025</th><td>  <i>/* 1629 */</i> <q>"FCC5\0"</q></td></tr>
<tr><th id="1026">1026</th><td>  <i>/* 1634 */</i> <q>"D5\0"</q></td></tr>
<tr><th id="1027">1027</th><td>  <i>/* 1637 */</i> <q>"F5\0"</q></td></tr>
<tr><th id="1028">1028</th><td>  <i>/* 1640 */</i> <q>"F_HI5\0"</q></td></tr>
<tr><th id="1029">1029</th><td>  <i>/* 1646 */</i> <q>"FCR5\0"</q></td></tr>
<tr><th id="1030">1030</th><td>  <i>/* 1651 */</i> <q>"HWR5\0"</q></td></tr>
<tr><th id="1031">1031</th><td>  <i>/* 1656 */</i> <q>"S5\0"</q></td></tr>
<tr><th id="1032">1032</th><td>  <i>/* 1659 */</i> <q>"T5\0"</q></td></tr>
<tr><th id="1033">1033</th><td>  <i>/* 1662 */</i> <q>"W5\0"</q></td></tr>
<tr><th id="1034">1034</th><td>  <i>/* 1665 */</i> <q>"COP06\0"</q></td></tr>
<tr><th id="1035">1035</th><td>  <i>/* 1671 */</i> <q>"COP016\0"</q></td></tr>
<tr><th id="1036">1036</th><td>  <i>/* 1678 */</i> <q>"COP216\0"</q></td></tr>
<tr><th id="1037">1037</th><td>  <i>/* 1685 */</i> <q>"COP316\0"</q></td></tr>
<tr><th id="1038">1038</th><td>  <i>/* 1692 */</i> <q>"MSA16\0"</q></td></tr>
<tr><th id="1039">1039</th><td>  <i>/* 1698 */</i> <q>"F16\0"</q></td></tr>
<tr><th id="1040">1040</th><td>  <i>/* 1702 */</i> <q>"F_HI16\0"</q></td></tr>
<tr><th id="1041">1041</th><td>  <i>/* 1709 */</i> <q>"FCR16\0"</q></td></tr>
<tr><th id="1042">1042</th><td>  <i>/* 1715 */</i> <q>"HWR16\0"</q></td></tr>
<tr><th id="1043">1043</th><td>  <i>/* 1721 */</i> <q>"W16\0"</q></td></tr>
<tr><th id="1044">1044</th><td>  <i>/* 1725 */</i> <q>"COP026\0"</q></td></tr>
<tr><th id="1045">1045</th><td>  <i>/* 1732 */</i> <q>"COP226\0"</q></td></tr>
<tr><th id="1046">1046</th><td>  <i>/* 1739 */</i> <q>"COP326\0"</q></td></tr>
<tr><th id="1047">1047</th><td>  <i>/* 1746 */</i> <q>"MSA26\0"</q></td></tr>
<tr><th id="1048">1048</th><td>  <i>/* 1752 */</i> <q>"F26\0"</q></td></tr>
<tr><th id="1049">1049</th><td>  <i>/* 1756 */</i> <q>"F_HI26\0"</q></td></tr>
<tr><th id="1050">1050</th><td>  <i>/* 1763 */</i> <q>"COP26\0"</q></td></tr>
<tr><th id="1051">1051</th><td>  <i>/* 1769 */</i> <q>"FCR26\0"</q></td></tr>
<tr><th id="1052">1052</th><td>  <i>/* 1775 */</i> <q>"HWR26\0"</q></td></tr>
<tr><th id="1053">1053</th><td>  <i>/* 1781 */</i> <q>"W26\0"</q></td></tr>
<tr><th id="1054">1054</th><td>  <i>/* 1785 */</i> <q>"COP36\0"</q></td></tr>
<tr><th id="1055">1055</th><td>  <i>/* 1791 */</i> <q>"FCC6\0"</q></td></tr>
<tr><th id="1056">1056</th><td>  <i>/* 1796 */</i> <q>"D6\0"</q></td></tr>
<tr><th id="1057">1057</th><td>  <i>/* 1799 */</i> <q>"F6\0"</q></td></tr>
<tr><th id="1058">1058</th><td>  <i>/* 1802 */</i> <q>"F_HI6\0"</q></td></tr>
<tr><th id="1059">1059</th><td>  <i>/* 1808 */</i> <q>"FCR6\0"</q></td></tr>
<tr><th id="1060">1060</th><td>  <i>/* 1813 */</i> <q>"HWR6\0"</q></td></tr>
<tr><th id="1061">1061</th><td>  <i>/* 1818 */</i> <q>"S6\0"</q></td></tr>
<tr><th id="1062">1062</th><td>  <i>/* 1821 */</i> <q>"T6\0"</q></td></tr>
<tr><th id="1063">1063</th><td>  <i>/* 1824 */</i> <q>"W6\0"</q></td></tr>
<tr><th id="1064">1064</th><td>  <i>/* 1827 */</i> <q>"COP07\0"</q></td></tr>
<tr><th id="1065">1065</th><td>  <i>/* 1833 */</i> <q>"COP017\0"</q></td></tr>
<tr><th id="1066">1066</th><td>  <i>/* 1840 */</i> <q>"COP217\0"</q></td></tr>
<tr><th id="1067">1067</th><td>  <i>/* 1847 */</i> <q>"COP317\0"</q></td></tr>
<tr><th id="1068">1068</th><td>  <i>/* 1854 */</i> <q>"MSA17\0"</q></td></tr>
<tr><th id="1069">1069</th><td>  <i>/* 1860 */</i> <q>"F17\0"</q></td></tr>
<tr><th id="1070">1070</th><td>  <i>/* 1864 */</i> <q>"F_HI17\0"</q></td></tr>
<tr><th id="1071">1071</th><td>  <i>/* 1871 */</i> <q>"FCR17\0"</q></td></tr>
<tr><th id="1072">1072</th><td>  <i>/* 1877 */</i> <q>"HWR17\0"</q></td></tr>
<tr><th id="1073">1073</th><td>  <i>/* 1883 */</i> <q>"W17\0"</q></td></tr>
<tr><th id="1074">1074</th><td>  <i>/* 1887 */</i> <q>"COP027\0"</q></td></tr>
<tr><th id="1075">1075</th><td>  <i>/* 1894 */</i> <q>"COP227\0"</q></td></tr>
<tr><th id="1076">1076</th><td>  <i>/* 1901 */</i> <q>"COP327\0"</q></td></tr>
<tr><th id="1077">1077</th><td>  <i>/* 1908 */</i> <q>"MSA27\0"</q></td></tr>
<tr><th id="1078">1078</th><td>  <i>/* 1914 */</i> <q>"F27\0"</q></td></tr>
<tr><th id="1079">1079</th><td>  <i>/* 1918 */</i> <q>"F_HI27\0"</q></td></tr>
<tr><th id="1080">1080</th><td>  <i>/* 1925 */</i> <q>"COP27\0"</q></td></tr>
<tr><th id="1081">1081</th><td>  <i>/* 1931 */</i> <q>"FCR27\0"</q></td></tr>
<tr><th id="1082">1082</th><td>  <i>/* 1937 */</i> <q>"HWR27\0"</q></td></tr>
<tr><th id="1083">1083</th><td>  <i>/* 1943 */</i> <q>"W27\0"</q></td></tr>
<tr><th id="1084">1084</th><td>  <i>/* 1947 */</i> <q>"COP37\0"</q></td></tr>
<tr><th id="1085">1085</th><td>  <i>/* 1953 */</i> <q>"FCC7\0"</q></td></tr>
<tr><th id="1086">1086</th><td>  <i>/* 1958 */</i> <q>"D7\0"</q></td></tr>
<tr><th id="1087">1087</th><td>  <i>/* 1961 */</i> <q>"F7\0"</q></td></tr>
<tr><th id="1088">1088</th><td>  <i>/* 1964 */</i> <q>"F_HI7\0"</q></td></tr>
<tr><th id="1089">1089</th><td>  <i>/* 1970 */</i> <q>"FCR7\0"</q></td></tr>
<tr><th id="1090">1090</th><td>  <i>/* 1975 */</i> <q>"HWR7\0"</q></td></tr>
<tr><th id="1091">1091</th><td>  <i>/* 1980 */</i> <q>"S7\0"</q></td></tr>
<tr><th id="1092">1092</th><td>  <i>/* 1983 */</i> <q>"T7\0"</q></td></tr>
<tr><th id="1093">1093</th><td>  <i>/* 1986 */</i> <q>"W7\0"</q></td></tr>
<tr><th id="1094">1094</th><td>  <i>/* 1989 */</i> <q>"COP08\0"</q></td></tr>
<tr><th id="1095">1095</th><td>  <i>/* 1995 */</i> <q>"COP018\0"</q></td></tr>
<tr><th id="1096">1096</th><td>  <i>/* 2002 */</i> <q>"COP218\0"</q></td></tr>
<tr><th id="1097">1097</th><td>  <i>/* 2009 */</i> <q>"COP318\0"</q></td></tr>
<tr><th id="1098">1098</th><td>  <i>/* 2016 */</i> <q>"MSA18\0"</q></td></tr>
<tr><th id="1099">1099</th><td>  <i>/* 2022 */</i> <q>"F18\0"</q></td></tr>
<tr><th id="1100">1100</th><td>  <i>/* 2026 */</i> <q>"F_HI18\0"</q></td></tr>
<tr><th id="1101">1101</th><td>  <i>/* 2033 */</i> <q>"FCR18\0"</q></td></tr>
<tr><th id="1102">1102</th><td>  <i>/* 2039 */</i> <q>"HWR18\0"</q></td></tr>
<tr><th id="1103">1103</th><td>  <i>/* 2045 */</i> <q>"W18\0"</q></td></tr>
<tr><th id="1104">1104</th><td>  <i>/* 2049 */</i> <q>"COP028\0"</q></td></tr>
<tr><th id="1105">1105</th><td>  <i>/* 2056 */</i> <q>"COP228\0"</q></td></tr>
<tr><th id="1106">1106</th><td>  <i>/* 2063 */</i> <q>"COP328\0"</q></td></tr>
<tr><th id="1107">1107</th><td>  <i>/* 2070 */</i> <q>"MSA28\0"</q></td></tr>
<tr><th id="1108">1108</th><td>  <i>/* 2076 */</i> <q>"F28\0"</q></td></tr>
<tr><th id="1109">1109</th><td>  <i>/* 2080 */</i> <q>"F_HI28\0"</q></td></tr>
<tr><th id="1110">1110</th><td>  <i>/* 2087 */</i> <q>"COP28\0"</q></td></tr>
<tr><th id="1111">1111</th><td>  <i>/* 2093 */</i> <q>"FCR28\0"</q></td></tr>
<tr><th id="1112">1112</th><td>  <i>/* 2099 */</i> <q>"HWR28\0"</q></td></tr>
<tr><th id="1113">1113</th><td>  <i>/* 2105 */</i> <q>"W28\0"</q></td></tr>
<tr><th id="1114">1114</th><td>  <i>/* 2109 */</i> <q>"COP38\0"</q></td></tr>
<tr><th id="1115">1115</th><td>  <i>/* 2115 */</i> <q>"MSA8\0"</q></td></tr>
<tr><th id="1116">1116</th><td>  <i>/* 2120 */</i> <q>"D8\0"</q></td></tr>
<tr><th id="1117">1117</th><td>  <i>/* 2123 */</i> <q>"F8\0"</q></td></tr>
<tr><th id="1118">1118</th><td>  <i>/* 2126 */</i> <q>"F_HI8\0"</q></td></tr>
<tr><th id="1119">1119</th><td>  <i>/* 2132 */</i> <q>"FCR8\0"</q></td></tr>
<tr><th id="1120">1120</th><td>  <i>/* 2137 */</i> <q>"HWR8\0"</q></td></tr>
<tr><th id="1121">1121</th><td>  <i>/* 2142 */</i> <q>"T8\0"</q></td></tr>
<tr><th id="1122">1122</th><td>  <i>/* 2145 */</i> <q>"W8\0"</q></td></tr>
<tr><th id="1123">1123</th><td>  <i>/* 2148 */</i> <q>"COP09\0"</q></td></tr>
<tr><th id="1124">1124</th><td>  <i>/* 2154 */</i> <q>"COP019\0"</q></td></tr>
<tr><th id="1125">1125</th><td>  <i>/* 2161 */</i> <q>"COP219\0"</q></td></tr>
<tr><th id="1126">1126</th><td>  <i>/* 2168 */</i> <q>"COP319\0"</q></td></tr>
<tr><th id="1127">1127</th><td>  <i>/* 2175 */</i> <q>"MSA19\0"</q></td></tr>
<tr><th id="1128">1128</th><td>  <i>/* 2181 */</i> <q>"F19\0"</q></td></tr>
<tr><th id="1129">1129</th><td>  <i>/* 2185 */</i> <q>"F_HI19\0"</q></td></tr>
<tr><th id="1130">1130</th><td>  <i>/* 2192 */</i> <q>"FCR19\0"</q></td></tr>
<tr><th id="1131">1131</th><td>  <i>/* 2198 */</i> <q>"HWR19\0"</q></td></tr>
<tr><th id="1132">1132</th><td>  <i>/* 2204 */</i> <q>"W19\0"</q></td></tr>
<tr><th id="1133">1133</th><td>  <i>/* 2208 */</i> <q>"DSPOutFlag16_19\0"</q></td></tr>
<tr><th id="1134">1134</th><td>  <i>/* 2224 */</i> <q>"COP029\0"</q></td></tr>
<tr><th id="1135">1135</th><td>  <i>/* 2231 */</i> <q>"COP229\0"</q></td></tr>
<tr><th id="1136">1136</th><td>  <i>/* 2238 */</i> <q>"COP329\0"</q></td></tr>
<tr><th id="1137">1137</th><td>  <i>/* 2245 */</i> <q>"MSA29\0"</q></td></tr>
<tr><th id="1138">1138</th><td>  <i>/* 2251 */</i> <q>"F29\0"</q></td></tr>
<tr><th id="1139">1139</th><td>  <i>/* 2255 */</i> <q>"F_HI29\0"</q></td></tr>
<tr><th id="1140">1140</th><td>  <i>/* 2262 */</i> <q>"COP29\0"</q></td></tr>
<tr><th id="1141">1141</th><td>  <i>/* 2268 */</i> <q>"FCR29\0"</q></td></tr>
<tr><th id="1142">1142</th><td>  <i>/* 2274 */</i> <q>"HWR29\0"</q></td></tr>
<tr><th id="1143">1143</th><td>  <i>/* 2280 */</i> <q>"W29\0"</q></td></tr>
<tr><th id="1144">1144</th><td>  <i>/* 2284 */</i> <q>"COP39\0"</q></td></tr>
<tr><th id="1145">1145</th><td>  <i>/* 2290 */</i> <q>"MSA9\0"</q></td></tr>
<tr><th id="1146">1146</th><td>  <i>/* 2295 */</i> <q>"D9\0"</q></td></tr>
<tr><th id="1147">1147</th><td>  <i>/* 2298 */</i> <q>"F9\0"</q></td></tr>
<tr><th id="1148">1148</th><td>  <i>/* 2301 */</i> <q>"F_HI9\0"</q></td></tr>
<tr><th id="1149">1149</th><td>  <i>/* 2307 */</i> <q>"FCR9\0"</q></td></tr>
<tr><th id="1150">1150</th><td>  <i>/* 2312 */</i> <q>"HWR9\0"</q></td></tr>
<tr><th id="1151">1151</th><td>  <i>/* 2317 */</i> <q>"T9\0"</q></td></tr>
<tr><th id="1152">1152</th><td>  <i>/* 2320 */</i> <q>"W9\0"</q></td></tr>
<tr><th id="1153">1153</th><td>  <i>/* 2323 */</i> <q>"RA\0"</q></td></tr>
<tr><th id="1154">1154</th><td>  <i>/* 2326 */</i> <q>"PC\0"</q></td></tr>
<tr><th id="1155">1155</th><td>  <i>/* 2329 */</i> <q>"DSPEFI\0"</q></td></tr>
<tr><th id="1156">1156</th><td>  <i>/* 2336 */</i> <q>"ZERO\0"</q></td></tr>
<tr><th id="1157">1157</th><td>  <i>/* 2341 */</i> <q>"FP\0"</q></td></tr>
<tr><th id="1158">1158</th><td>  <i>/* 2344 */</i> <q>"GP\0"</q></td></tr>
<tr><th id="1159">1159</th><td>  <i>/* 2347 */</i> <q>"SP\0"</q></td></tr>
<tr><th id="1160">1160</th><td>  <i>/* 2350 */</i> <q>"MSAIR\0"</q></td></tr>
<tr><th id="1161">1161</th><td>  <i>/* 2356 */</i> <q>"MSACSR\0"</q></td></tr>
<tr><th id="1162">1162</th><td>  <i>/* 2363 */</i> <q>"AT\0"</q></td></tr>
<tr><th id="1163">1163</th><td>  <i>/* 2366 */</i> <q>"DSPCCond\0"</q></td></tr>
<tr><th id="1164">1164</th><td>  <i>/* 2375 */</i> <q>"MSASave\0"</q></td></tr>
<tr><th id="1165">1165</th><td>  <i>/* 2383 */</i> <q>"DSPOutFlag\0"</q></td></tr>
<tr><th id="1166">1166</th><td>  <i>/* 2394 */</i> <q>"MSAMap\0"</q></td></tr>
<tr><th id="1167">1167</th><td>  <i>/* 2401 */</i> <q>"MSAUnmap\0"</q></td></tr>
<tr><th id="1168">1168</th><td>  <i>/* 2410 */</i> <q>"DSPPos\0"</q></td></tr>
<tr><th id="1169">1169</th><td>  <i>/* 2417 */</i> <q>"MSAAccess\0"</q></td></tr>
<tr><th id="1170">1170</th><td>  <i>/* 2427 */</i> <q>"DSPSCount\0"</q></td></tr>
<tr><th id="1171">1171</th><td>  <i>/* 2437 */</i> <q>"MSARequest\0"</q></td></tr>
<tr><th id="1172">1172</th><td>  <i>/* 2448 */</i> <q>"MSAModify\0"</q></td></tr>
<tr><th id="1173">1173</th><td>  <i>/* 2458 */</i> <q>"DSPCarry\0"</q></td></tr>
<tr><th id="1174">1174</th><td>};</td></tr>
<tr><th id="1175">1175</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="1176">1176</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="1177">1177</th><td><u>#endif</u></td></tr>
<tr><th id="1178">1178</th><td></td></tr>
<tr><th id="1179">1179</th><td><b>extern</b> <em>const</em> MCRegisterDesc MipsRegDesc[] = { <i>// Descriptors</i></td></tr>
<tr><th id="1180">1180</th><td>  { <var>5</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="1181">1181</th><td>  { <var>2363</var>, <var>1</var>, <var>82</var>, <var>1</var>, <var>4017</var>, <var>0</var> },</td></tr>
<tr><th id="1182">1182</th><td>  { <var>2366</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>4017</var>, <var>0</var> },</td></tr>
<tr><th id="1183">1183</th><td>  { <var>2458</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>4017</var>, <var>0</var> },</td></tr>
<tr><th id="1184">1184</th><td>  { <var>2329</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>4017</var>, <var>0</var> },</td></tr>
<tr><th id="1185">1185</th><td>  { <var>2383</var>, <var>8</var>, <var>1</var>, <var>2</var>, <var>32</var>, <var>4</var> },</td></tr>
<tr><th id="1186">1186</th><td>  { <var>2410</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1187">1187</th><td>  { <var>2427</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1188">1188</th><td>  { <var>2341</var>, <var>1</var>, <var>102</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1189">1189</th><td>  { <var>2344</var>, <var>1</var>, <var>104</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1190">1190</th><td>  { <var>2417</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1191">1191</th><td>  { <var>2356</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1192">1192</th><td>  { <var>2350</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1193">1193</th><td>  { <var>2394</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1194">1194</th><td>  { <var>2448</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1195">1195</th><td>  { <var>2437</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1196">1196</th><td>  { <var>2375</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1197">1197</th><td>  { <var>2401</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1198">1198</th><td>  { <var>2326</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1199">1199</th><td>  { <var>2323</var>, <var>1</var>, <var>106</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1200">1200</th><td>  { <var>2347</var>, <var>1</var>, <var>108</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1201">1201</th><td>  { <var>2336</var>, <var>1</var>, <var>110</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1202">1202</th><td>  { <var>197</var>, <var>1</var>, <var>110</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1203">1203</th><td>  { <var>455</var>, <var>1</var>, <var>110</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1204">1204</th><td>  { <var>659</var>, <var>1</var>, <var>110</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1205">1205</th><td>  { <var>857</var>, <var>1</var>, <var>110</var>, <var>1</var>, <var>1089</var>, <var>0</var> },</td></tr>
<tr><th id="1206">1206</th><td>  { <var>200</var>, <var>190</var>, <var>110</var>, <var>9</var>, <var>1042</var>, <var>10</var> },</td></tr>
<tr><th id="1207">1207</th><td>  { <var>458</var>, <var>190</var>, <var>1</var>, <var>9</var>, <var>1042</var>, <var>10</var> },</td></tr>
<tr><th id="1208">1208</th><td>  { <var>662</var>, <var>190</var>, <var>1</var>, <var>9</var>, <var>1042</var>, <var>10</var> },</td></tr>
<tr><th id="1209">1209</th><td>  { <var>860</var>, <var>190</var>, <var>1</var>, <var>9</var>, <var>1042</var>, <var>10</var> },</td></tr>
<tr><th id="1210">1210</th><td>  { <var>1457</var>, <var>237</var>, <var>1</var>, <var>0</var>, <var>0</var>, <var>2</var> },</td></tr>
<tr><th id="1211">1211</th><td>  { <var>0</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1212">1212</th><td>  { <var>258</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1213">1213</th><td>  { <var>516</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1214">1214</th><td>  { <var>714</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1215">1215</th><td>  { <var>904</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1216">1216</th><td>  { <var>1499</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1217">1217</th><td>  { <var>1665</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1218">1218</th><td>  { <var>1827</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1219">1219</th><td>  { <var>1989</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1220">1220</th><td>  { <var>2148</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1221">1221</th><td>  { <var>102</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1222">1222</th><td>  { <var>360</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1223">1223</th><td>  { <var>618</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1224">1224</th><td>  { <var>816</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1225">1225</th><td>  { <var>1006</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1226">1226</th><td>  { <var>1601</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1227">1227</th><td>  { <var>1763</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1228">1228</th><td>  { <var>1925</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1229">1229</th><td>  { <var>2087</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1230">1230</th><td>  { <var>2262</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1231">1231</th><td>  { <var>175</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1232">1232</th><td>  { <var>433</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1233">1233</th><td>  { <var>653</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1234">1234</th><td>  { <var>851</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1235">1235</th><td>  { <var>1028</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1236">1236</th><td>  { <var>1623</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1237">1237</th><td>  { <var>1785</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1238">1238</th><td>  { <var>1947</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1239">1239</th><td>  { <var>2109</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1240">1240</th><td>  { <var>2284</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1241">1241</th><td>  { <var>6</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1242">1242</th><td>  { <var>264</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1243">1243</th><td>  { <var>522</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1244">1244</th><td>  { <var>720</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1245">1245</th><td>  { <var>910</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1246">1246</th><td>  { <var>1505</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1247">1247</th><td>  { <var>1671</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1248">1248</th><td>  { <var>1833</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1249">1249</th><td>  { <var>1995</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1250">1250</th><td>  { <var>2154</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1251">1251</th><td>  { <var>64</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1252">1252</th><td>  { <var>322</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1253">1253</th><td>  { <var>580</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1254">1254</th><td>  { <var>778</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1255">1255</th><td>  { <var>968</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1256">1256</th><td>  { <var>1563</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1257">1257</th><td>  { <var>1725</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1258">1258</th><td>  { <var>1887</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1259">1259</th><td>  { <var>2049</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1260">1260</th><td>  { <var>2224</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1261">1261</th><td>  { <var>137</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1262">1262</th><td>  { <var>395</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1263">1263</th><td>  { <var>13</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1264">1264</th><td>  { <var>271</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1265">1265</th><td>  { <var>529</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1266">1266</th><td>  { <var>727</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1267">1267</th><td>  { <var>917</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1268">1268</th><td>  { <var>1512</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1269">1269</th><td>  { <var>1678</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1270">1270</th><td>  { <var>1840</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1271">1271</th><td>  { <var>2002</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1272">1272</th><td>  { <var>2161</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1273">1273</th><td>  { <var>71</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1274">1274</th><td>  { <var>329</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1275">1275</th><td>  { <var>587</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1276">1276</th><td>  { <var>785</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1277">1277</th><td>  { <var>975</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1278">1278</th><td>  { <var>1570</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1279">1279</th><td>  { <var>1732</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1280">1280</th><td>  { <var>1894</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1281">1281</th><td>  { <var>2056</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1282">1282</th><td>  { <var>2231</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1283">1283</th><td>  { <var>144</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1284">1284</th><td>  { <var>402</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1285">1285</th><td>  { <var>20</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1286">1286</th><td>  { <var>278</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1287">1287</th><td>  { <var>536</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1288">1288</th><td>  { <var>734</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1289">1289</th><td>  { <var>924</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1290">1290</th><td>  { <var>1519</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1291">1291</th><td>  { <var>1685</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1292">1292</th><td>  { <var>1847</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1293">1293</th><td>  { <var>2009</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1294">1294</th><td>  { <var>2168</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1295">1295</th><td>  { <var>78</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1296">1296</th><td>  { <var>336</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1297">1297</th><td>  { <var>594</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1298">1298</th><td>  { <var>792</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1299">1299</th><td>  { <var>982</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1300">1300</th><td>  { <var>1577</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1301">1301</th><td>  { <var>1739</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1302">1302</th><td>  { <var>1901</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1303">1303</th><td>  { <var>2063</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1304">1304</th><td>  { <var>2238</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1305">1305</th><td>  { <var>151</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1306">1306</th><td>  { <var>409</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>1153</var>, <var>0</var> },</td></tr>
<tr><th id="1307">1307</th><td>  { <var>209</var>, <var>14</var>, <var>1</var>, <var>9</var>, <var>994</var>, <var>10</var> },</td></tr>
<tr><th id="1308">1308</th><td>  { <var>467</var>, <var>17</var>, <var>1</var>, <var>9</var>, <var>994</var>, <var>10</var> },</td></tr>
<tr><th id="1309">1309</th><td>  { <var>671</var>, <var>20</var>, <var>1</var>, <var>9</var>, <var>994</var>, <var>10</var> },</td></tr>
<tr><th id="1310">1310</th><td>  { <var>869</var>, <var>23</var>, <var>1</var>, <var>9</var>, <var>994</var>, <var>10</var> },</td></tr>
<tr><th id="1311">1311</th><td>  { <var>1468</var>, <var>26</var>, <var>1</var>, <var>9</var>, <var>994</var>, <var>10</var> },</td></tr>
<tr><th id="1312">1312</th><td>  { <var>1634</var>, <var>29</var>, <var>1</var>, <var>9</var>, <var>994</var>, <var>10</var> },</td></tr>
<tr><th id="1313">1313</th><td>  { <var>1796</var>, <var>32</var>, <var>1</var>, <var>9</var>, <var>994</var>, <var>10</var> },</td></tr>
<tr><th id="1314">1314</th><td>  { <var>1958</var>, <var>35</var>, <var>1</var>, <var>9</var>, <var>994</var>, <var>10</var> },</td></tr>
<tr><th id="1315">1315</th><td>  { <var>2120</var>, <var>38</var>, <var>1</var>, <var>9</var>, <var>994</var>, <var>10</var> },</td></tr>
<tr><th id="1316">1316</th><td>  { <var>2295</var>, <var>41</var>, <var>1</var>, <var>9</var>, <var>994</var>, <var>10</var> },</td></tr>
<tr><th id="1317">1317</th><td>  { <var>33</var>, <var>44</var>, <var>1</var>, <var>9</var>, <var>994</var>, <var>10</var> },</td></tr>
<tr><th id="1318">1318</th><td>  { <var>291</var>, <var>47</var>, <var>1</var>, <var>9</var>, <var>994</var>, <var>10</var> },</td></tr>
<tr><th id="1319">1319</th><td>  { <var>549</var>, <var>50</var>, <var>1</var>, <var>9</var>, <var>994</var>, <var>10</var> },</td></tr>
<tr><th id="1320">1320</th><td>  { <var>747</var>, <var>53</var>, <var>1</var>, <var>9</var>, <var>994</var>, <var>10</var> },</td></tr>
<tr><th id="1321">1321</th><td>  { <var>937</var>, <var>56</var>, <var>1</var>, <var>9</var>, <var>994</var>, <var>10</var> },</td></tr>
<tr><th id="1322">1322</th><td>  { <var>1532</var>, <var>59</var>, <var>1</var>, <var>9</var>, <var>994</var>, <var>10</var> },</td></tr>
<tr><th id="1323">1323</th><td>  { <var>124</var>, <var>1</var>, <var>148</var>, <var>1</var>, <var>2369</var>, <var>0</var> },</td></tr>
<tr><th id="1324">1324</th><td>  { <var>382</var>, <var>1</var>, <var>146</var>, <var>1</var>, <var>2369</var>, <var>0</var> },</td></tr>
<tr><th id="1325">1325</th><td>  { <var>640</var>, <var>1</var>, <var>144</var>, <var>1</var>, <var>2369</var>, <var>0</var> },</td></tr>
<tr><th id="1326">1326</th><td>  { <var>838</var>, <var>1</var>, <var>142</var>, <var>1</var>, <var>2369</var>, <var>0</var> },</td></tr>
<tr><th id="1327">1327</th><td>  { <var>212</var>, <var>1</var>, <var>161</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1328">1328</th><td>  { <var>470</var>, <var>1</var>, <var>165</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1329">1329</th><td>  { <var>674</var>, <var>1</var>, <var>165</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1330">1330</th><td>  { <var>872</var>, <var>1</var>, <var>169</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1331">1331</th><td>  { <var>1471</var>, <var>1</var>, <var>169</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1332">1332</th><td>  { <var>1637</var>, <var>1</var>, <var>173</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1333">1333</th><td>  { <var>1799</var>, <var>1</var>, <var>173</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1334">1334</th><td>  { <var>1961</var>, <var>1</var>, <var>177</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1335">1335</th><td>  { <var>2123</var>, <var>1</var>, <var>177</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1336">1336</th><td>  { <var>2298</var>, <var>1</var>, <var>181</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1337">1337</th><td>  { <var>37</var>, <var>1</var>, <var>181</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1338">1338</th><td>  { <var>295</var>, <var>1</var>, <var>185</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1339">1339</th><td>  { <var>553</var>, <var>1</var>, <var>185</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1340">1340</th><td>  { <var>751</var>, <var>1</var>, <var>189</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1341">1341</th><td>  { <var>941</var>, <var>1</var>, <var>189</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1342">1342</th><td>  { <var>1536</var>, <var>1</var>, <var>193</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1343">1343</th><td>  { <var>1698</var>, <var>1</var>, <var>193</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1344">1344</th><td>  { <var>1860</var>, <var>1</var>, <var>197</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1345">1345</th><td>  { <var>2022</var>, <var>1</var>, <var>197</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1346">1346</th><td>  { <var>2181</var>, <var>1</var>, <var>201</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1347">1347</th><td>  { <var>91</var>, <var>1</var>, <var>201</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1348">1348</th><td>  { <var>349</var>, <var>1</var>, <var>205</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1349">1349</th><td>  { <var>607</var>, <var>1</var>, <var>205</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1350">1350</th><td>  { <var>805</var>, <var>1</var>, <var>209</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1351">1351</th><td>  { <var>995</var>, <var>1</var>, <var>209</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1352">1352</th><td>  { <var>1590</var>, <var>1</var>, <var>213</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1353">1353</th><td>  { <var>1752</var>, <var>1</var>, <var>213</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1354">1354</th><td>  { <var>1914</var>, <var>1</var>, <var>217</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1355">1355</th><td>  { <var>2076</var>, <var>1</var>, <var>217</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1356">1356</th><td>  { <var>2251</var>, <var>1</var>, <var>221</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1357">1357</th><td>  { <var>164</var>, <var>1</var>, <var>221</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1358">1358</th><td>  { <var>422</var>, <var>1</var>, <var>225</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1359">1359</th><td>  { <var>204</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1360">1360</th><td>  { <var>462</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1361">1361</th><td>  { <var>666</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1362">1362</th><td>  { <var>864</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1363">1363</th><td>  { <var>1463</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1364">1364</th><td>  { <var>1629</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1365">1365</th><td>  { <var>1791</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1366">1366</th><td>  { <var>1953</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1367">1367</th><td>  { <var>236</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1368">1368</th><td>  { <var>494</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1369">1369</th><td>  { <var>695</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1370">1370</th><td>  { <var>885</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1371">1371</th><td>  { <var>1480</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1372">1372</th><td>  { <var>1646</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1373">1373</th><td>  { <var>1808</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1374">1374</th><td>  { <var>1970</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1375">1375</th><td>  { <var>2132</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1376">1376</th><td>  { <var>2307</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1377">1377</th><td>  { <var>48</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1378">1378</th><td>  { <var>306</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1379">1379</th><td>  { <var>564</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1380">1380</th><td>  { <var>762</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1381">1381</th><td>  { <var>952</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1382">1382</th><td>  { <var>1547</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1383">1383</th><td>  { <var>1709</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1384">1384</th><td>  { <var>1871</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1385">1385</th><td>  { <var>2033</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1386">1386</th><td>  { <var>2192</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1387">1387</th><td>  { <var>108</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1388">1388</th><td>  { <var>366</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1389">1389</th><td>  { <var>624</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1390">1390</th><td>  { <var>822</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1391">1391</th><td>  { <var>1012</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1392">1392</th><td>  { <var>1607</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1393">1393</th><td>  { <var>1769</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1394">1394</th><td>  { <var>1931</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1395">1395</th><td>  { <var>2093</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1396">1396</th><td>  { <var>2268</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1397">1397</th><td>  { <var>181</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1398">1398</th><td>  { <var>439</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3985</var>, <var>0</var> },</td></tr>
<tr><th id="1399">1399</th><td>  { <var>1439</var>, <var>136</var>, <var>1</var>, <var>0</var>, <var>1184</var>, <var>2</var> },</td></tr>
<tr><th id="1400">1400</th><td>  { <var>215</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1401">1401</th><td>  { <var>473</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1402">1402</th><td>  { <var>677</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1403">1403</th><td>  { <var>875</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1404">1404</th><td>  { <var>1474</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1405">1405</th><td>  { <var>1640</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1406">1406</th><td>  { <var>1802</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1407">1407</th><td>  { <var>1964</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1408">1408</th><td>  { <var>2126</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1409">1409</th><td>  { <var>2301</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1410">1410</th><td>  { <var>41</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1411">1411</th><td>  { <var>299</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1412">1412</th><td>  { <var>557</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1413">1413</th><td>  { <var>755</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1414">1414</th><td>  { <var>945</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1415">1415</th><td>  { <var>1540</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1416">1416</th><td>  { <var>1702</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1417">1417</th><td>  { <var>1864</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1418">1418</th><td>  { <var>2026</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1419">1419</th><td>  { <var>2185</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1420">1420</th><td>  { <var>95</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1421">1421</th><td>  { <var>353</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1422">1422</th><td>  { <var>611</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1423">1423</th><td>  { <var>809</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1424">1424</th><td>  { <var>999</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1425">1425</th><td>  { <var>1594</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1426">1426</th><td>  { <var>1756</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1427">1427</th><td>  { <var>1918</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1428">1428</th><td>  { <var>2080</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1429">1429</th><td>  { <var>2255</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1430">1430</th><td>  { <var>168</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1431">1431</th><td>  { <var>426</var>, <var>1</var>, <var>158</var>, <var>1</var>, <var>3953</var>, <var>0</var> },</td></tr>
<tr><th id="1432">1432</th><td>  { <var>1445</var>, <var>128</var>, <var>1</var>, <var>0</var>, <var>1216</var>, <var>2</var> },</td></tr>
<tr><th id="1433">1433</th><td>  { <var>217</var>, <var>1</var>, <var>233</var>, <var>1</var>, <var>1826</var>, <var>0</var> },</td></tr>
<tr><th id="1434">1434</th><td>  { <var>475</var>, <var>1</var>, <var>134</var>, <var>1</var>, <var>1826</var>, <var>0</var> },</td></tr>
<tr><th id="1435">1435</th><td>  { <var>679</var>, <var>1</var>, <var>134</var>, <var>1</var>, <var>1826</var>, <var>0</var> },</td></tr>
<tr><th id="1436">1436</th><td>  { <var>877</var>, <var>1</var>, <var>134</var>, <var>1</var>, <var>1826</var>, <var>0</var> },</td></tr>
<tr><th id="1437">1437</th><td>  { <var>241</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1438">1438</th><td>  { <var>499</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1439">1439</th><td>  { <var>700</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1440">1440</th><td>  { <var>890</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1441">1441</th><td>  { <var>1485</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1442">1442</th><td>  { <var>1651</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1443">1443</th><td>  { <var>1813</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1444">1444</th><td>  { <var>1975</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1445">1445</th><td>  { <var>2137</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1446">1446</th><td>  { <var>2312</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1447">1447</th><td>  { <var>54</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1448">1448</th><td>  { <var>312</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1449">1449</th><td>  { <var>570</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1450">1450</th><td>  { <var>768</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1451">1451</th><td>  { <var>958</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1452">1452</th><td>  { <var>1553</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1453">1453</th><td>  { <var>1715</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1454">1454</th><td>  { <var>1877</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1455">1455</th><td>  { <var>2039</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1456">1456</th><td>  { <var>2198</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1457">1457</th><td>  { <var>114</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1458">1458</th><td>  { <var>372</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1459">1459</th><td>  { <var>630</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1460">1460</th><td>  { <var>828</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1461">1461</th><td>  { <var>1018</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1462">1462</th><td>  { <var>1613</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1463">1463</th><td>  { <var>1775</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1464">1464</th><td>  { <var>1937</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1465">1465</th><td>  { <var>2099</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1466">1466</th><td>  { <var>2274</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1467">1467</th><td>  { <var>187</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1468">1468</th><td>  { <var>445</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1469">1469</th><td>  { <var>221</var>, <var>1</var>, <var>100</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1470">1470</th><td>  { <var>479</var>, <var>1</var>, <var>100</var>, <var>1</var>, <var>3921</var>, <var>0</var> },</td></tr>
<tr><th id="1471">1471</th><td>  { <var>229</var>, <var>1</var>, <var>229</var>, <var>1</var>, <var>1794</var>, <var>0</var> },</td></tr>
<tr><th id="1472">1472</th><td>  { <var>487</var>, <var>1</var>, <var>126</var>, <var>1</var>, <var>1794</var>, <var>0</var> },</td></tr>
<tr><th id="1473">1473</th><td>  { <var>688</var>, <var>1</var>, <var>126</var>, <var>1</var>, <var>1794</var>, <var>0</var> },</td></tr>
<tr><th id="1474">1474</th><td>  { <var>881</var>, <var>1</var>, <var>126</var>, <var>1</var>, <var>1794</var>, <var>0</var> },</td></tr>
<tr><th id="1475">1475</th><td>  { <var>224</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1476">1476</th><td>  { <var>482</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1477">1477</th><td>  { <var>683</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1478">1478</th><td>  { <var>2115</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1479">1479</th><td>  { <var>2290</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1480">1480</th><td>  { <var>27</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1481">1481</th><td>  { <var>285</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1482">1482</th><td>  { <var>543</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1483">1483</th><td>  { <var>741</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1484">1484</th><td>  { <var>931</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1485">1485</th><td>  { <var>1526</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1486">1486</th><td>  { <var>1692</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1487">1487</th><td>  { <var>1854</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1488">1488</th><td>  { <var>2016</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1489">1489</th><td>  { <var>2175</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1490">1490</th><td>  { <var>85</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1491">1491</th><td>  { <var>343</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1492">1492</th><td>  { <var>601</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1493">1493</th><td>  { <var>799</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1494">1494</th><td>  { <var>989</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1495">1495</th><td>  { <var>1584</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1496">1496</th><td>  { <var>1746</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1497">1497</th><td>  { <var>1908</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1498">1498</th><td>  { <var>2070</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1499">1499</th><td>  { <var>2245</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1500">1500</th><td>  { <var>158</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1501">1501</th><td>  { <var>416</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1502">1502</th><td>  { <var>233</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1503">1503</th><td>  { <var>491</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1504">1504</th><td>  { <var>692</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>3889</var>, <var>0</var> },</td></tr>
<tr><th id="1505">1505</th><td>  { <var>1425</var>, <var>124</var>, <var>1</var>, <var>0</var>, <var>1248</var>, <var>2</var> },</td></tr>
<tr><th id="1506">1506</th><td>  { <var>246</var>, <var>1</var>, <var>98</var>, <var>1</var>, <var>3857</var>, <var>0</var> },</td></tr>
<tr><th id="1507">1507</th><td>  { <var>504</var>, <var>1</var>, <var>98</var>, <var>1</var>, <var>3857</var>, <var>0</var> },</td></tr>
<tr><th id="1508">1508</th><td>  { <var>705</var>, <var>1</var>, <var>98</var>, <var>1</var>, <var>3857</var>, <var>0</var> },</td></tr>
<tr><th id="1509">1509</th><td>  { <var>895</var>, <var>1</var>, <var>98</var>, <var>1</var>, <var>3857</var>, <var>0</var> },</td></tr>
<tr><th id="1510">1510</th><td>  { <var>1490</var>, <var>1</var>, <var>98</var>, <var>1</var>, <var>3857</var>, <var>0</var> },</td></tr>
<tr><th id="1511">1511</th><td>  { <var>1656</var>, <var>1</var>, <var>98</var>, <var>1</var>, <var>3857</var>, <var>0</var> },</td></tr>
<tr><th id="1512">1512</th><td>  { <var>1818</var>, <var>1</var>, <var>98</var>, <var>1</var>, <var>3857</var>, <var>0</var> },</td></tr>
<tr><th id="1513">1513</th><td>  { <var>1980</var>, <var>1</var>, <var>98</var>, <var>1</var>, <var>3857</var>, <var>0</var> },</td></tr>
<tr><th id="1514">1514</th><td>  { <var>1451</var>, <var>122</var>, <var>1</var>, <var>0</var>, <var>1280</var>, <var>2</var> },</td></tr>
<tr><th id="1515">1515</th><td>  { <var>249</var>, <var>1</var>, <var>96</var>, <var>1</var>, <var>3825</var>, <var>0</var> },</td></tr>
<tr><th id="1516">1516</th><td>  { <var>507</var>, <var>1</var>, <var>96</var>, <var>1</var>, <var>3825</var>, <var>0</var> },</td></tr>
<tr><th id="1517">1517</th><td>  { <var>708</var>, <var>1</var>, <var>96</var>, <var>1</var>, <var>3825</var>, <var>0</var> },</td></tr>
<tr><th id="1518">1518</th><td>  { <var>898</var>, <var>1</var>, <var>96</var>, <var>1</var>, <var>3825</var>, <var>0</var> },</td></tr>
<tr><th id="1519">1519</th><td>  { <var>1493</var>, <var>1</var>, <var>96</var>, <var>1</var>, <var>3825</var>, <var>0</var> },</td></tr>
<tr><th id="1520">1520</th><td>  { <var>1659</var>, <var>1</var>, <var>96</var>, <var>1</var>, <var>3825</var>, <var>0</var> },</td></tr>
<tr><th id="1521">1521</th><td>  { <var>1821</var>, <var>1</var>, <var>96</var>, <var>1</var>, <var>3825</var>, <var>0</var> },</td></tr>
<tr><th id="1522">1522</th><td>  { <var>1983</var>, <var>1</var>, <var>96</var>, <var>1</var>, <var>3825</var>, <var>0</var> },</td></tr>
<tr><th id="1523">1523</th><td>  { <var>2142</var>, <var>1</var>, <var>96</var>, <var>1</var>, <var>3825</var>, <var>0</var> },</td></tr>
<tr><th id="1524">1524</th><td>  { <var>2317</var>, <var>1</var>, <var>96</var>, <var>1</var>, <var>3825</var>, <var>0</var> },</td></tr>
<tr><th id="1525">1525</th><td>  { <var>252</var>, <var>1</var>, <var>96</var>, <var>1</var>, <var>3825</var>, <var>0</var> },</td></tr>
<tr><th id="1526">1526</th><td>  { <var>510</var>, <var>1</var>, <var>96</var>, <var>1</var>, <var>3825</var>, <var>0</var> },</td></tr>
<tr><th id="1527">1527</th><td>  { <var>255</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1528">1528</th><td>  { <var>513</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1529">1529</th><td>  { <var>711</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1530">1530</th><td>  { <var>901</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1531">1531</th><td>  { <var>1496</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1532">1532</th><td>  { <var>1662</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1533">1533</th><td>  { <var>1824</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1534">1534</th><td>  { <var>1986</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1535">1535</th><td>  { <var>2145</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1536">1536</th><td>  { <var>2320</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1537">1537</th><td>  { <var>60</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1538">1538</th><td>  { <var>318</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1539">1539</th><td>  { <var>576</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1540">1540</th><td>  { <var>774</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1541">1541</th><td>  { <var>964</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1542">1542</th><td>  { <var>1559</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1543">1543</th><td>  { <var>1721</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1544">1544</th><td>  { <var>1883</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1545">1545</th><td>  { <var>2045</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1546">1546</th><td>  { <var>2204</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1547">1547</th><td>  { <var>120</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1548">1548</th><td>  { <var>378</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1549">1549</th><td>  { <var>636</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1550">1550</th><td>  { <var>834</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1551">1551</th><td>  { <var>1024</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1552">1552</th><td>  { <var>1619</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1553">1553</th><td>  { <var>1781</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1554">1554</th><td>  { <var>1943</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1555">1555</th><td>  { <var>2105</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1556">1556</th><td>  { <var>2280</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1557">1557</th><td>  { <var>193</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1558">1558</th><td>  { <var>451</var>, <var>92</var>, <var>1</var>, <var>8</var>, <var>1425</var>, <var>10</var> },</td></tr>
<tr><th id="1559">1559</th><td>  { <var>1431</var>, <var>118</var>, <var>1</var>, <var>0</var>, <var>1921</var>, <var>2</var> },</td></tr>
<tr><th id="1560">1560</th><td>  { <var>1055</var>, <var>118</var>, <var>1</var>, <var>0</var>, <var>1921</var>, <var>2</var> },</td></tr>
<tr><th id="1561">1561</th><td>  { <var>1133</var>, <var>118</var>, <var>1</var>, <var>0</var>, <var>1921</var>, <var>2</var> },</td></tr>
<tr><th id="1562">1562</th><td>  { <var>1183</var>, <var>118</var>, <var>1</var>, <var>0</var>, <var>1921</var>, <var>2</var> },</td></tr>
<tr><th id="1563">1563</th><td>  { <var>1221</var>, <var>118</var>, <var>1</var>, <var>0</var>, <var>1921</var>, <var>2</var> },</td></tr>
<tr><th id="1564">1564</th><td>  { <var>1061</var>, <var>130</var>, <var>1</var>, <var>12</var>, <var>656</var>, <var>10</var> },</td></tr>
<tr><th id="1565">1565</th><td>  { <var>1068</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1566">1566</th><td>  { <var>1139</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1567">1567</th><td>  { <var>1189</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1568">1568</th><td>  { <var>1227</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1569">1569</th><td>  { <var>1259</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1570">1570</th><td>  { <var>1291</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1571">1571</th><td>  { <var>1323</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1572">1572</th><td>  { <var>1355</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1573">1573</th><td>  { <var>1387</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1574">1574</th><td>  { <var>1413</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1575">1575</th><td>  { <var>1034</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1576">1576</th><td>  { <var>1112</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1577">1577</th><td>  { <var>1169</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1578">1578</th><td>  { <var>1207</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1579">1579</th><td>  { <var>1245</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1580">1580</th><td>  { <var>1277</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1581">1581</th><td>  { <var>1309</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1582">1582</th><td>  { <var>1341</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1583">1583</th><td>  { <var>1373</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1584">1584</th><td>  { <var>1399</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1585">1585</th><td>  { <var>1041</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1586">1586</th><td>  { <var>1119</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1587">1587</th><td>  { <var>1176</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1588">1588</th><td>  { <var>1214</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1589">1589</th><td>  { <var>1252</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1590">1590</th><td>  { <var>1284</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1591">1591</th><td>  { <var>1316</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1592">1592</th><td>  { <var>1348</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1593">1593</th><td>  { <var>1380</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1594">1594</th><td>  { <var>1406</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1595">1595</th><td>  { <var>1048</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1596">1596</th><td>  { <var>1126</var>, <var>93</var>, <var>159</var>, <var>9</var>, <var>1377</var>, <var>10</var> },</td></tr>
<tr><th id="1597">1597</th><td>  { <var>2208</var>, <var>1</var>, <var>116</var>, <var>1</var>, <var>1120</var>, <var>0</var> },</td></tr>
<tr><th id="1598">1598</th><td>  { <var>1074</var>, <var>138</var>, <var>235</var>, <var>0</var>, <var>1344</var>, <var>2</var> },</td></tr>
<tr><th id="1599">1599</th><td>  { <var>1081</var>, <var>150</var>, <var>1</var>, <var>0</var>, <var>2241</var>, <var>2</var> },</td></tr>
<tr><th id="1600">1600</th><td>  { <var>1145</var>, <var>150</var>, <var>1</var>, <var>0</var>, <var>2241</var>, <var>2</var> },</td></tr>
<tr><th id="1601">1601</th><td>  { <var>1087</var>, <var>150</var>, <var>231</var>, <var>0</var>, <var>1312</var>, <var>2</var> },</td></tr>
<tr><th id="1602">1602</th><td>  { <var>1094</var>, <var>154</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1603">1603</th><td>  { <var>1151</var>, <var>154</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1604">1604</th><td>  { <var>1195</var>, <var>154</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1605">1605</th><td>  { <var>1233</var>, <var>154</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1606">1606</th><td>  { <var>1265</var>, <var>154</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1607">1607</th><td>  { <var>1297</var>, <var>154</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1608">1608</th><td>  { <var>1329</var>, <var>154</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1609">1609</th><td>  { <var>1361</var>, <var>154</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1610">1610</th><td>  { <var>1100</var>, <var>156</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1611">1611</th><td>  { <var>1157</var>, <var>156</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1612">1612</th><td>  { <var>1201</var>, <var>156</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1613">1613</th><td>  { <var>1239</var>, <var>156</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1614">1614</th><td>  { <var>1271</var>, <var>156</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1615">1615</th><td>  { <var>1303</var>, <var>156</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1616">1616</th><td>  { <var>1335</var>, <var>156</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1617">1617</th><td>  { <var>1367</var>, <var>156</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1618">1618</th><td>  { <var>1393</var>, <var>156</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1619">1619</th><td>  { <var>1419</var>, <var>156</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1620">1620</th><td>  { <var>1106</var>, <var>156</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1621">1621</th><td>  { <var>1163</var>, <var>156</var>, <var>1</var>, <var>0</var>, <var>2433</var>, <var>2</var> },</td></tr>
<tr><th id="1622">1622</th><td>};</td></tr>
<tr><th id="1623">1623</th><td></td></tr>
<tr><th id="1624">1624</th><td><b>extern</b> <em>const</em> MCPhysReg MipsRegUnitRoots[][<var>2</var>] = {</td></tr>
<tr><th id="1625">1625</th><td>  { Mips::AT },</td></tr>
<tr><th id="1626">1626</th><td>  { Mips::DSPCCond },</td></tr>
<tr><th id="1627">1627</th><td>  { Mips::DSPCarry },</td></tr>
<tr><th id="1628">1628</th><td>  { Mips::DSPEFI },</td></tr>
<tr><th id="1629">1629</th><td>  { Mips::DSPOutFlag16_19 },</td></tr>
<tr><th id="1630">1630</th><td>  { Mips::DSPOutFlag20 },</td></tr>
<tr><th id="1631">1631</th><td>  { Mips::DSPOutFlag21 },</td></tr>
<tr><th id="1632">1632</th><td>  { Mips::DSPOutFlag22 },</td></tr>
<tr><th id="1633">1633</th><td>  { Mips::DSPOutFlag23 },</td></tr>
<tr><th id="1634">1634</th><td>  { Mips::DSPPos },</td></tr>
<tr><th id="1635">1635</th><td>  { Mips::DSPSCount },</td></tr>
<tr><th id="1636">1636</th><td>  { Mips::FP },</td></tr>
<tr><th id="1637">1637</th><td>  { Mips::GP },</td></tr>
<tr><th id="1638">1638</th><td>  { Mips::MSAAccess },</td></tr>
<tr><th id="1639">1639</th><td>  { Mips::MSACSR },</td></tr>
<tr><th id="1640">1640</th><td>  { Mips::MSAIR },</td></tr>
<tr><th id="1641">1641</th><td>  { Mips::MSAMap },</td></tr>
<tr><th id="1642">1642</th><td>  { Mips::MSAModify },</td></tr>
<tr><th id="1643">1643</th><td>  { Mips::MSARequest },</td></tr>
<tr><th id="1644">1644</th><td>  { Mips::MSASave },</td></tr>
<tr><th id="1645">1645</th><td>  { Mips::MSAUnmap },</td></tr>
<tr><th id="1646">1646</th><td>  { Mips::PC },</td></tr>
<tr><th id="1647">1647</th><td>  { Mips::RA },</td></tr>
<tr><th id="1648">1648</th><td>  { Mips::SP },</td></tr>
<tr><th id="1649">1649</th><td>  { Mips::ZERO },</td></tr>
<tr><th id="1650">1650</th><td>  { Mips::A0 },</td></tr>
<tr><th id="1651">1651</th><td>  { Mips::A1 },</td></tr>
<tr><th id="1652">1652</th><td>  { Mips::A2 },</td></tr>
<tr><th id="1653">1653</th><td>  { Mips::A3 },</td></tr>
<tr><th id="1654">1654</th><td>  { Mips::LO0 },</td></tr>
<tr><th id="1655">1655</th><td>  { Mips::HI0 },</td></tr>
<tr><th id="1656">1656</th><td>  { Mips::LO1 },</td></tr>
<tr><th id="1657">1657</th><td>  { Mips::HI1 },</td></tr>
<tr><th id="1658">1658</th><td>  { Mips::LO2 },</td></tr>
<tr><th id="1659">1659</th><td>  { Mips::HI2 },</td></tr>
<tr><th id="1660">1660</th><td>  { Mips::LO3 },</td></tr>
<tr><th id="1661">1661</th><td>  { Mips::HI3 },</td></tr>
<tr><th id="1662">1662</th><td>  { Mips::COP00 },</td></tr>
<tr><th id="1663">1663</th><td>  { Mips::COP01 },</td></tr>
<tr><th id="1664">1664</th><td>  { Mips::COP02 },</td></tr>
<tr><th id="1665">1665</th><td>  { Mips::COP03 },</td></tr>
<tr><th id="1666">1666</th><td>  { Mips::COP04 },</td></tr>
<tr><th id="1667">1667</th><td>  { Mips::COP05 },</td></tr>
<tr><th id="1668">1668</th><td>  { Mips::COP06 },</td></tr>
<tr><th id="1669">1669</th><td>  { Mips::COP07 },</td></tr>
<tr><th id="1670">1670</th><td>  { Mips::COP08 },</td></tr>
<tr><th id="1671">1671</th><td>  { Mips::COP09 },</td></tr>
<tr><th id="1672">1672</th><td>  { Mips::COP20 },</td></tr>
<tr><th id="1673">1673</th><td>  { Mips::COP21 },</td></tr>
<tr><th id="1674">1674</th><td>  { Mips::COP22 },</td></tr>
<tr><th id="1675">1675</th><td>  { Mips::COP23 },</td></tr>
<tr><th id="1676">1676</th><td>  { Mips::COP24 },</td></tr>
<tr><th id="1677">1677</th><td>  { Mips::COP25 },</td></tr>
<tr><th id="1678">1678</th><td>  { Mips::COP26 },</td></tr>
<tr><th id="1679">1679</th><td>  { Mips::COP27 },</td></tr>
<tr><th id="1680">1680</th><td>  { Mips::COP28 },</td></tr>
<tr><th id="1681">1681</th><td>  { Mips::COP29 },</td></tr>
<tr><th id="1682">1682</th><td>  { Mips::COP30 },</td></tr>
<tr><th id="1683">1683</th><td>  { Mips::COP31 },</td></tr>
<tr><th id="1684">1684</th><td>  { Mips::COP32 },</td></tr>
<tr><th id="1685">1685</th><td>  { Mips::COP33 },</td></tr>
<tr><th id="1686">1686</th><td>  { Mips::COP34 },</td></tr>
<tr><th id="1687">1687</th><td>  { Mips::COP35 },</td></tr>
<tr><th id="1688">1688</th><td>  { Mips::COP36 },</td></tr>
<tr><th id="1689">1689</th><td>  { Mips::COP37 },</td></tr>
<tr><th id="1690">1690</th><td>  { Mips::COP38 },</td></tr>
<tr><th id="1691">1691</th><td>  { Mips::COP39 },</td></tr>
<tr><th id="1692">1692</th><td>  { Mips::COP010 },</td></tr>
<tr><th id="1693">1693</th><td>  { Mips::COP011 },</td></tr>
<tr><th id="1694">1694</th><td>  { Mips::COP012 },</td></tr>
<tr><th id="1695">1695</th><td>  { Mips::COP013 },</td></tr>
<tr><th id="1696">1696</th><td>  { Mips::COP014 },</td></tr>
<tr><th id="1697">1697</th><td>  { Mips::COP015 },</td></tr>
<tr><th id="1698">1698</th><td>  { Mips::COP016 },</td></tr>
<tr><th id="1699">1699</th><td>  { Mips::COP017 },</td></tr>
<tr><th id="1700">1700</th><td>  { Mips::COP018 },</td></tr>
<tr><th id="1701">1701</th><td>  { Mips::COP019 },</td></tr>
<tr><th id="1702">1702</th><td>  { Mips::COP020 },</td></tr>
<tr><th id="1703">1703</th><td>  { Mips::COP021 },</td></tr>
<tr><th id="1704">1704</th><td>  { Mips::COP022 },</td></tr>
<tr><th id="1705">1705</th><td>  { Mips::COP023 },</td></tr>
<tr><th id="1706">1706</th><td>  { Mips::COP024 },</td></tr>
<tr><th id="1707">1707</th><td>  { Mips::COP025 },</td></tr>
<tr><th id="1708">1708</th><td>  { Mips::COP026 },</td></tr>
<tr><th id="1709">1709</th><td>  { Mips::COP027 },</td></tr>
<tr><th id="1710">1710</th><td>  { Mips::COP028 },</td></tr>
<tr><th id="1711">1711</th><td>  { Mips::COP029 },</td></tr>
<tr><th id="1712">1712</th><td>  { Mips::COP030 },</td></tr>
<tr><th id="1713">1713</th><td>  { Mips::COP031 },</td></tr>
<tr><th id="1714">1714</th><td>  { Mips::COP210 },</td></tr>
<tr><th id="1715">1715</th><td>  { Mips::COP211 },</td></tr>
<tr><th id="1716">1716</th><td>  { Mips::COP212 },</td></tr>
<tr><th id="1717">1717</th><td>  { Mips::COP213 },</td></tr>
<tr><th id="1718">1718</th><td>  { Mips::COP214 },</td></tr>
<tr><th id="1719">1719</th><td>  { Mips::COP215 },</td></tr>
<tr><th id="1720">1720</th><td>  { Mips::COP216 },</td></tr>
<tr><th id="1721">1721</th><td>  { Mips::COP217 },</td></tr>
<tr><th id="1722">1722</th><td>  { Mips::COP218 },</td></tr>
<tr><th id="1723">1723</th><td>  { Mips::COP219 },</td></tr>
<tr><th id="1724">1724</th><td>  { Mips::COP220 },</td></tr>
<tr><th id="1725">1725</th><td>  { Mips::COP221 },</td></tr>
<tr><th id="1726">1726</th><td>  { Mips::COP222 },</td></tr>
<tr><th id="1727">1727</th><td>  { Mips::COP223 },</td></tr>
<tr><th id="1728">1728</th><td>  { Mips::COP224 },</td></tr>
<tr><th id="1729">1729</th><td>  { Mips::COP225 },</td></tr>
<tr><th id="1730">1730</th><td>  { Mips::COP226 },</td></tr>
<tr><th id="1731">1731</th><td>  { Mips::COP227 },</td></tr>
<tr><th id="1732">1732</th><td>  { Mips::COP228 },</td></tr>
<tr><th id="1733">1733</th><td>  { Mips::COP229 },</td></tr>
<tr><th id="1734">1734</th><td>  { Mips::COP230 },</td></tr>
<tr><th id="1735">1735</th><td>  { Mips::COP231 },</td></tr>
<tr><th id="1736">1736</th><td>  { Mips::COP310 },</td></tr>
<tr><th id="1737">1737</th><td>  { Mips::COP311 },</td></tr>
<tr><th id="1738">1738</th><td>  { Mips::COP312 },</td></tr>
<tr><th id="1739">1739</th><td>  { Mips::COP313 },</td></tr>
<tr><th id="1740">1740</th><td>  { Mips::COP314 },</td></tr>
<tr><th id="1741">1741</th><td>  { Mips::COP315 },</td></tr>
<tr><th id="1742">1742</th><td>  { Mips::COP316 },</td></tr>
<tr><th id="1743">1743</th><td>  { Mips::COP317 },</td></tr>
<tr><th id="1744">1744</th><td>  { Mips::COP318 },</td></tr>
<tr><th id="1745">1745</th><td>  { Mips::COP319 },</td></tr>
<tr><th id="1746">1746</th><td>  { Mips::COP320 },</td></tr>
<tr><th id="1747">1747</th><td>  { Mips::COP321 },</td></tr>
<tr><th id="1748">1748</th><td>  { Mips::COP322 },</td></tr>
<tr><th id="1749">1749</th><td>  { Mips::COP323 },</td></tr>
<tr><th id="1750">1750</th><td>  { Mips::COP324 },</td></tr>
<tr><th id="1751">1751</th><td>  { Mips::COP325 },</td></tr>
<tr><th id="1752">1752</th><td>  { Mips::COP326 },</td></tr>
<tr><th id="1753">1753</th><td>  { Mips::COP327 },</td></tr>
<tr><th id="1754">1754</th><td>  { Mips::COP328 },</td></tr>
<tr><th id="1755">1755</th><td>  { Mips::COP329 },</td></tr>
<tr><th id="1756">1756</th><td>  { Mips::COP330 },</td></tr>
<tr><th id="1757">1757</th><td>  { Mips::COP331 },</td></tr>
<tr><th id="1758">1758</th><td>  { Mips::F0 },</td></tr>
<tr><th id="1759">1759</th><td>  { Mips::F1 },</td></tr>
<tr><th id="1760">1760</th><td>  { Mips::F2 },</td></tr>
<tr><th id="1761">1761</th><td>  { Mips::F3 },</td></tr>
<tr><th id="1762">1762</th><td>  { Mips::F4 },</td></tr>
<tr><th id="1763">1763</th><td>  { Mips::F5 },</td></tr>
<tr><th id="1764">1764</th><td>  { Mips::F6 },</td></tr>
<tr><th id="1765">1765</th><td>  { Mips::F7 },</td></tr>
<tr><th id="1766">1766</th><td>  { Mips::F8 },</td></tr>
<tr><th id="1767">1767</th><td>  { Mips::F9 },</td></tr>
<tr><th id="1768">1768</th><td>  { Mips::F10 },</td></tr>
<tr><th id="1769">1769</th><td>  { Mips::F11 },</td></tr>
<tr><th id="1770">1770</th><td>  { Mips::F12 },</td></tr>
<tr><th id="1771">1771</th><td>  { Mips::F13 },</td></tr>
<tr><th id="1772">1772</th><td>  { Mips::F14 },</td></tr>
<tr><th id="1773">1773</th><td>  { Mips::F15 },</td></tr>
<tr><th id="1774">1774</th><td>  { Mips::F16 },</td></tr>
<tr><th id="1775">1775</th><td>  { Mips::F17 },</td></tr>
<tr><th id="1776">1776</th><td>  { Mips::F18 },</td></tr>
<tr><th id="1777">1777</th><td>  { Mips::F19 },</td></tr>
<tr><th id="1778">1778</th><td>  { Mips::F20 },</td></tr>
<tr><th id="1779">1779</th><td>  { Mips::F21 },</td></tr>
<tr><th id="1780">1780</th><td>  { Mips::F22 },</td></tr>
<tr><th id="1781">1781</th><td>  { Mips::F23 },</td></tr>
<tr><th id="1782">1782</th><td>  { Mips::F24 },</td></tr>
<tr><th id="1783">1783</th><td>  { Mips::F25 },</td></tr>
<tr><th id="1784">1784</th><td>  { Mips::F26 },</td></tr>
<tr><th id="1785">1785</th><td>  { Mips::F27 },</td></tr>
<tr><th id="1786">1786</th><td>  { Mips::F28 },</td></tr>
<tr><th id="1787">1787</th><td>  { Mips::F29 },</td></tr>
<tr><th id="1788">1788</th><td>  { Mips::F30 },</td></tr>
<tr><th id="1789">1789</th><td>  { Mips::F31 },</td></tr>
<tr><th id="1790">1790</th><td>  { Mips::FCC0 },</td></tr>
<tr><th id="1791">1791</th><td>  { Mips::FCC1 },</td></tr>
<tr><th id="1792">1792</th><td>  { Mips::FCC2 },</td></tr>
<tr><th id="1793">1793</th><td>  { Mips::FCC3 },</td></tr>
<tr><th id="1794">1794</th><td>  { Mips::FCC4 },</td></tr>
<tr><th id="1795">1795</th><td>  { Mips::FCC5 },</td></tr>
<tr><th id="1796">1796</th><td>  { Mips::FCC6 },</td></tr>
<tr><th id="1797">1797</th><td>  { Mips::FCC7 },</td></tr>
<tr><th id="1798">1798</th><td>  { Mips::FCR0 },</td></tr>
<tr><th id="1799">1799</th><td>  { Mips::FCR1 },</td></tr>
<tr><th id="1800">1800</th><td>  { Mips::FCR2 },</td></tr>
<tr><th id="1801">1801</th><td>  { Mips::FCR3 },</td></tr>
<tr><th id="1802">1802</th><td>  { Mips::FCR4 },</td></tr>
<tr><th id="1803">1803</th><td>  { Mips::FCR5 },</td></tr>
<tr><th id="1804">1804</th><td>  { Mips::FCR6 },</td></tr>
<tr><th id="1805">1805</th><td>  { Mips::FCR7 },</td></tr>
<tr><th id="1806">1806</th><td>  { Mips::FCR8 },</td></tr>
<tr><th id="1807">1807</th><td>  { Mips::FCR9 },</td></tr>
<tr><th id="1808">1808</th><td>  { Mips::FCR10 },</td></tr>
<tr><th id="1809">1809</th><td>  { Mips::FCR11 },</td></tr>
<tr><th id="1810">1810</th><td>  { Mips::FCR12 },</td></tr>
<tr><th id="1811">1811</th><td>  { Mips::FCR13 },</td></tr>
<tr><th id="1812">1812</th><td>  { Mips::FCR14 },</td></tr>
<tr><th id="1813">1813</th><td>  { Mips::FCR15 },</td></tr>
<tr><th id="1814">1814</th><td>  { Mips::FCR16 },</td></tr>
<tr><th id="1815">1815</th><td>  { Mips::FCR17 },</td></tr>
<tr><th id="1816">1816</th><td>  { Mips::FCR18 },</td></tr>
<tr><th id="1817">1817</th><td>  { Mips::FCR19 },</td></tr>
<tr><th id="1818">1818</th><td>  { Mips::FCR20 },</td></tr>
<tr><th id="1819">1819</th><td>  { Mips::FCR21 },</td></tr>
<tr><th id="1820">1820</th><td>  { Mips::FCR22 },</td></tr>
<tr><th id="1821">1821</th><td>  { Mips::FCR23 },</td></tr>
<tr><th id="1822">1822</th><td>  { Mips::FCR24 },</td></tr>
<tr><th id="1823">1823</th><td>  { Mips::FCR25 },</td></tr>
<tr><th id="1824">1824</th><td>  { Mips::FCR26 },</td></tr>
<tr><th id="1825">1825</th><td>  { Mips::FCR27 },</td></tr>
<tr><th id="1826">1826</th><td>  { Mips::FCR28 },</td></tr>
<tr><th id="1827">1827</th><td>  { Mips::FCR29 },</td></tr>
<tr><th id="1828">1828</th><td>  { Mips::FCR30 },</td></tr>
<tr><th id="1829">1829</th><td>  { Mips::FCR31 },</td></tr>
<tr><th id="1830">1830</th><td>  { Mips::F_HI0 },</td></tr>
<tr><th id="1831">1831</th><td>  { Mips::F_HI1 },</td></tr>
<tr><th id="1832">1832</th><td>  { Mips::F_HI2 },</td></tr>
<tr><th id="1833">1833</th><td>  { Mips::F_HI3 },</td></tr>
<tr><th id="1834">1834</th><td>  { Mips::F_HI4 },</td></tr>
<tr><th id="1835">1835</th><td>  { Mips::F_HI5 },</td></tr>
<tr><th id="1836">1836</th><td>  { Mips::F_HI6 },</td></tr>
<tr><th id="1837">1837</th><td>  { Mips::F_HI7 },</td></tr>
<tr><th id="1838">1838</th><td>  { Mips::F_HI8 },</td></tr>
<tr><th id="1839">1839</th><td>  { Mips::F_HI9 },</td></tr>
<tr><th id="1840">1840</th><td>  { Mips::F_HI10 },</td></tr>
<tr><th id="1841">1841</th><td>  { Mips::F_HI11 },</td></tr>
<tr><th id="1842">1842</th><td>  { Mips::F_HI12 },</td></tr>
<tr><th id="1843">1843</th><td>  { Mips::F_HI13 },</td></tr>
<tr><th id="1844">1844</th><td>  { Mips::F_HI14 },</td></tr>
<tr><th id="1845">1845</th><td>  { Mips::F_HI15 },</td></tr>
<tr><th id="1846">1846</th><td>  { Mips::F_HI16 },</td></tr>
<tr><th id="1847">1847</th><td>  { Mips::F_HI17 },</td></tr>
<tr><th id="1848">1848</th><td>  { Mips::F_HI18 },</td></tr>
<tr><th id="1849">1849</th><td>  { Mips::F_HI19 },</td></tr>
<tr><th id="1850">1850</th><td>  { Mips::F_HI20 },</td></tr>
<tr><th id="1851">1851</th><td>  { Mips::F_HI21 },</td></tr>
<tr><th id="1852">1852</th><td>  { Mips::F_HI22 },</td></tr>
<tr><th id="1853">1853</th><td>  { Mips::F_HI23 },</td></tr>
<tr><th id="1854">1854</th><td>  { Mips::F_HI24 },</td></tr>
<tr><th id="1855">1855</th><td>  { Mips::F_HI25 },</td></tr>
<tr><th id="1856">1856</th><td>  { Mips::F_HI26 },</td></tr>
<tr><th id="1857">1857</th><td>  { Mips::F_HI27 },</td></tr>
<tr><th id="1858">1858</th><td>  { Mips::F_HI28 },</td></tr>
<tr><th id="1859">1859</th><td>  { Mips::F_HI29 },</td></tr>
<tr><th id="1860">1860</th><td>  { Mips::F_HI30 },</td></tr>
<tr><th id="1861">1861</th><td>  { Mips::F_HI31 },</td></tr>
<tr><th id="1862">1862</th><td>  { Mips::HWR0 },</td></tr>
<tr><th id="1863">1863</th><td>  { Mips::HWR1 },</td></tr>
<tr><th id="1864">1864</th><td>  { Mips::HWR2 },</td></tr>
<tr><th id="1865">1865</th><td>  { Mips::HWR3 },</td></tr>
<tr><th id="1866">1866</th><td>  { Mips::HWR4 },</td></tr>
<tr><th id="1867">1867</th><td>  { Mips::HWR5 },</td></tr>
<tr><th id="1868">1868</th><td>  { Mips::HWR6 },</td></tr>
<tr><th id="1869">1869</th><td>  { Mips::HWR7 },</td></tr>
<tr><th id="1870">1870</th><td>  { Mips::HWR8 },</td></tr>
<tr><th id="1871">1871</th><td>  { Mips::HWR9 },</td></tr>
<tr><th id="1872">1872</th><td>  { Mips::HWR10 },</td></tr>
<tr><th id="1873">1873</th><td>  { Mips::HWR11 },</td></tr>
<tr><th id="1874">1874</th><td>  { Mips::HWR12 },</td></tr>
<tr><th id="1875">1875</th><td>  { Mips::HWR13 },</td></tr>
<tr><th id="1876">1876</th><td>  { Mips::HWR14 },</td></tr>
<tr><th id="1877">1877</th><td>  { Mips::HWR15 },</td></tr>
<tr><th id="1878">1878</th><td>  { Mips::HWR16 },</td></tr>
<tr><th id="1879">1879</th><td>  { Mips::HWR17 },</td></tr>
<tr><th id="1880">1880</th><td>  { Mips::HWR18 },</td></tr>
<tr><th id="1881">1881</th><td>  { Mips::HWR19 },</td></tr>
<tr><th id="1882">1882</th><td>  { Mips::HWR20 },</td></tr>
<tr><th id="1883">1883</th><td>  { Mips::HWR21 },</td></tr>
<tr><th id="1884">1884</th><td>  { Mips::HWR22 },</td></tr>
<tr><th id="1885">1885</th><td>  { Mips::HWR23 },</td></tr>
<tr><th id="1886">1886</th><td>  { Mips::HWR24 },</td></tr>
<tr><th id="1887">1887</th><td>  { Mips::HWR25 },</td></tr>
<tr><th id="1888">1888</th><td>  { Mips::HWR26 },</td></tr>
<tr><th id="1889">1889</th><td>  { Mips::HWR27 },</td></tr>
<tr><th id="1890">1890</th><td>  { Mips::HWR28 },</td></tr>
<tr><th id="1891">1891</th><td>  { Mips::HWR29 },</td></tr>
<tr><th id="1892">1892</th><td>  { Mips::HWR30 },</td></tr>
<tr><th id="1893">1893</th><td>  { Mips::HWR31 },</td></tr>
<tr><th id="1894">1894</th><td>  { Mips::K0 },</td></tr>
<tr><th id="1895">1895</th><td>  { Mips::K1 },</td></tr>
<tr><th id="1896">1896</th><td>  { Mips::MPL0 },</td></tr>
<tr><th id="1897">1897</th><td>  { Mips::MPL1 },</td></tr>
<tr><th id="1898">1898</th><td>  { Mips::MPL2 },</td></tr>
<tr><th id="1899">1899</th><td>  { Mips::MSA8 },</td></tr>
<tr><th id="1900">1900</th><td>  { Mips::MSA9 },</td></tr>
<tr><th id="1901">1901</th><td>  { Mips::MSA10 },</td></tr>
<tr><th id="1902">1902</th><td>  { Mips::MSA11 },</td></tr>
<tr><th id="1903">1903</th><td>  { Mips::MSA12 },</td></tr>
<tr><th id="1904">1904</th><td>  { Mips::MSA13 },</td></tr>
<tr><th id="1905">1905</th><td>  { Mips::MSA14 },</td></tr>
<tr><th id="1906">1906</th><td>  { Mips::MSA15 },</td></tr>
<tr><th id="1907">1907</th><td>  { Mips::MSA16 },</td></tr>
<tr><th id="1908">1908</th><td>  { Mips::MSA17 },</td></tr>
<tr><th id="1909">1909</th><td>  { Mips::MSA18 },</td></tr>
<tr><th id="1910">1910</th><td>  { Mips::MSA19 },</td></tr>
<tr><th id="1911">1911</th><td>  { Mips::MSA20 },</td></tr>
<tr><th id="1912">1912</th><td>  { Mips::MSA21 },</td></tr>
<tr><th id="1913">1913</th><td>  { Mips::MSA22 },</td></tr>
<tr><th id="1914">1914</th><td>  { Mips::MSA23 },</td></tr>
<tr><th id="1915">1915</th><td>  { Mips::MSA24 },</td></tr>
<tr><th id="1916">1916</th><td>  { Mips::MSA25 },</td></tr>
<tr><th id="1917">1917</th><td>  { Mips::MSA26 },</td></tr>
<tr><th id="1918">1918</th><td>  { Mips::MSA27 },</td></tr>
<tr><th id="1919">1919</th><td>  { Mips::MSA28 },</td></tr>
<tr><th id="1920">1920</th><td>  { Mips::MSA29 },</td></tr>
<tr><th id="1921">1921</th><td>  { Mips::MSA30 },</td></tr>
<tr><th id="1922">1922</th><td>  { Mips::MSA31 },</td></tr>
<tr><th id="1923">1923</th><td>  { Mips::P0 },</td></tr>
<tr><th id="1924">1924</th><td>  { Mips::P1 },</td></tr>
<tr><th id="1925">1925</th><td>  { Mips::P2 },</td></tr>
<tr><th id="1926">1926</th><td>  { Mips::S0 },</td></tr>
<tr><th id="1927">1927</th><td>  { Mips::S1 },</td></tr>
<tr><th id="1928">1928</th><td>  { Mips::S2 },</td></tr>
<tr><th id="1929">1929</th><td>  { Mips::S3 },</td></tr>
<tr><th id="1930">1930</th><td>  { Mips::S4 },</td></tr>
<tr><th id="1931">1931</th><td>  { Mips::S5 },</td></tr>
<tr><th id="1932">1932</th><td>  { Mips::S6 },</td></tr>
<tr><th id="1933">1933</th><td>  { Mips::S7 },</td></tr>
<tr><th id="1934">1934</th><td>  { Mips::T0 },</td></tr>
<tr><th id="1935">1935</th><td>  { Mips::T1 },</td></tr>
<tr><th id="1936">1936</th><td>  { Mips::T2 },</td></tr>
<tr><th id="1937">1937</th><td>  { Mips::T3 },</td></tr>
<tr><th id="1938">1938</th><td>  { Mips::T4 },</td></tr>
<tr><th id="1939">1939</th><td>  { Mips::T5 },</td></tr>
<tr><th id="1940">1940</th><td>  { Mips::T6 },</td></tr>
<tr><th id="1941">1941</th><td>  { Mips::T7 },</td></tr>
<tr><th id="1942">1942</th><td>  { Mips::T8 },</td></tr>
<tr><th id="1943">1943</th><td>  { Mips::T9 },</td></tr>
<tr><th id="1944">1944</th><td>  { Mips::V0 },</td></tr>
<tr><th id="1945">1945</th><td>  { Mips::V1 },</td></tr>
<tr><th id="1946">1946</th><td>};</td></tr>
<tr><th id="1947">1947</th><td></td></tr>
<tr><th id="1948">1948</th><td><b>namespace</b> {     <i>// Register classes...</i></td></tr>
<tr><th id="1949">1949</th><td>  <i>// MSA128F16 Register Class...</i></td></tr>
<tr><th id="1950">1950</th><td>  <em>const</em> MCPhysReg MSA128F16[] = {</td></tr>
<tr><th id="1951">1951</th><td>    Mips::W0, Mips::W1, Mips::W2, Mips::W3, Mips::W4, Mips::W5, Mips::W6, Mips::W7, Mips::W8, Mips::W9, Mips::W10, Mips::W11, Mips::W12, Mips::W13, Mips::W14, Mips::W15, Mips::W16, Mips::W17, Mips::W18, Mips::W19, Mips::W20, Mips::W21, Mips::W22, Mips::W23, Mips::W24, Mips::W25, Mips::W26, Mips::W27, Mips::W28, Mips::W29, Mips::W30, Mips::W31, </td></tr>
<tr><th id="1952">1952</th><td>  };</td></tr>
<tr><th id="1953">1953</th><td></td></tr>
<tr><th id="1954">1954</th><td>  <i>// MSA128F16 Bit set.</i></td></tr>
<tr><th id="1955">1955</th><td>  <em>const</em> uint8_t MSA128F16Bits[] = {</td></tr>
<tr><th id="1956">1956</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="1957">1957</th><td>  };</td></tr>
<tr><th id="1958">1958</th><td></td></tr>
<tr><th id="1959">1959</th><td>  <i>// CCR Register Class...</i></td></tr>
<tr><th id="1960">1960</th><td>  <em>const</em> MCPhysReg CCR[] = {</td></tr>
<tr><th id="1961">1961</th><td>    Mips::FCR0, Mips::FCR1, Mips::FCR2, Mips::FCR3, Mips::FCR4, Mips::FCR5, Mips::FCR6, Mips::FCR7, Mips::FCR8, Mips::FCR9, Mips::FCR10, Mips::FCR11, Mips::FCR12, Mips::FCR13, Mips::FCR14, Mips::FCR15, Mips::FCR16, Mips::FCR17, Mips::FCR18, Mips::FCR19, Mips::FCR20, Mips::FCR21, Mips::FCR22, Mips::FCR23, Mips::FCR24, Mips::FCR25, Mips::FCR26, Mips::FCR27, Mips::FCR28, Mips::FCR29, Mips::FCR30, Mips::FCR31, </td></tr>
<tr><th id="1962">1962</th><td>  };</td></tr>
<tr><th id="1963">1963</th><td></td></tr>
<tr><th id="1964">1964</th><td>  <i>// CCR Bit set.</i></td></tr>
<tr><th id="1965">1965</th><td>  <em>const</em> uint8_t CCRBits[] = {</td></tr>
<tr><th id="1966">1966</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="1967">1967</th><td>  };</td></tr>
<tr><th id="1968">1968</th><td></td></tr>
<tr><th id="1969">1969</th><td>  <i>// COP0 Register Class...</i></td></tr>
<tr><th id="1970">1970</th><td>  <em>const</em> MCPhysReg COP0[] = {</td></tr>
<tr><th id="1971">1971</th><td>    Mips::COP00, Mips::COP01, Mips::COP02, Mips::COP03, Mips::COP04, Mips::COP05, Mips::COP06, Mips::COP07, Mips::COP08, Mips::COP09, Mips::COP010, Mips::COP011, Mips::COP012, Mips::COP013, Mips::COP014, Mips::COP015, Mips::COP016, Mips::COP017, Mips::COP018, Mips::COP019, Mips::COP020, Mips::COP021, Mips::COP022, Mips::COP023, Mips::COP024, Mips::COP025, Mips::COP026, Mips::COP027, Mips::COP028, Mips::COP029, Mips::COP030, Mips::COP031, </td></tr>
<tr><th id="1972">1972</th><td>  };</td></tr>
<tr><th id="1973">1973</th><td></td></tr>
<tr><th id="1974">1974</th><td>  <i>// COP0 Bit set.</i></td></tr>
<tr><th id="1975">1975</th><td>  <em>const</em> uint8_t COP0Bits[] = {</td></tr>
<tr><th id="1976">1976</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0xff</var>, <var>0x01</var>, <var>0x00</var>, <var>0xe0</var>, <var>0xff</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="1977">1977</th><td>  };</td></tr>
<tr><th id="1978">1978</th><td></td></tr>
<tr><th id="1979">1979</th><td>  <i>// COP2 Register Class...</i></td></tr>
<tr><th id="1980">1980</th><td>  <em>const</em> MCPhysReg COP2[] = {</td></tr>
<tr><th id="1981">1981</th><td>    Mips::COP20, Mips::COP21, Mips::COP22, Mips::COP23, Mips::COP24, Mips::COP25, Mips::COP26, Mips::COP27, Mips::COP28, Mips::COP29, Mips::COP210, Mips::COP211, Mips::COP212, Mips::COP213, Mips::COP214, Mips::COP215, Mips::COP216, Mips::COP217, Mips::COP218, Mips::COP219, Mips::COP220, Mips::COP221, Mips::COP222, Mips::COP223, Mips::COP224, Mips::COP225, Mips::COP226, Mips::COP227, Mips::COP228, Mips::COP229, Mips::COP230, Mips::COP231, </td></tr>
<tr><th id="1982">1982</th><td>  };</td></tr>
<tr><th id="1983">1983</th><td></td></tr>
<tr><th id="1984">1984</th><td>  <i>// COP2 Bit set.</i></td></tr>
<tr><th id="1985">1985</th><td>  <em>const</em> uint8_t COP2Bits[] = {</td></tr>
<tr><th id="1986">1986</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xfe</var>, <var>0x07</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0xff</var>, <var>0x01</var>, </td></tr>
<tr><th id="1987">1987</th><td>  };</td></tr>
<tr><th id="1988">1988</th><td></td></tr>
<tr><th id="1989">1989</th><td>  <i>// COP3 Register Class...</i></td></tr>
<tr><th id="1990">1990</th><td>  <em>const</em> MCPhysReg COP3[] = {</td></tr>
<tr><th id="1991">1991</th><td>    Mips::COP30, Mips::COP31, Mips::COP32, Mips::COP33, Mips::COP34, Mips::COP35, Mips::COP36, Mips::COP37, Mips::COP38, Mips::COP39, Mips::COP310, Mips::COP311, Mips::COP312, Mips::COP313, Mips::COP314, Mips::COP315, Mips::COP316, Mips::COP317, Mips::COP318, Mips::COP319, Mips::COP320, Mips::COP321, Mips::COP322, Mips::COP323, Mips::COP324, Mips::COP325, Mips::COP326, Mips::COP327, Mips::COP328, Mips::COP329, Mips::COP330, Mips::COP331, </td></tr>
<tr><th id="1992">1992</th><td>  };</td></tr>
<tr><th id="1993">1993</th><td></td></tr>
<tr><th id="1994">1994</th><td>  <i>// COP3 Bit set.</i></td></tr>
<tr><th id="1995">1995</th><td>  <em>const</em> uint8_t COP3Bits[] = {</td></tr>
<tr><th id="1996">1996</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0x1f</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xfe</var>, <var>0xff</var>, <var>0x7f</var>, </td></tr>
<tr><th id="1997">1997</th><td>  };</td></tr>
<tr><th id="1998">1998</th><td></td></tr>
<tr><th id="1999">1999</th><td>  <i>// DSPR Register Class...</i></td></tr>
<tr><th id="2000">2000</th><td>  <em>const</em> MCPhysReg DSPR[] = {</td></tr>
<tr><th id="2001">2001</th><td>    Mips::ZERO, Mips::AT, Mips::V0, Mips::V1, Mips::A0, Mips::A1, Mips::A2, Mips::A3, Mips::T0, Mips::T1, Mips::T2, Mips::T3, Mips::T4, Mips::T5, Mips::T6, Mips::T7, Mips::S0, Mips::S1, Mips::S2, Mips::S3, Mips::S4, Mips::S5, Mips::S6, Mips::S7, Mips::T8, Mips::T9, Mips::K0, Mips::K1, Mips::GP, Mips::SP, Mips::FP, Mips::RA, </td></tr>
<tr><th id="2002">2002</th><td>  };</td></tr>
<tr><th id="2003">2003</th><td></td></tr>
<tr><th id="2004">2004</th><td>  <i>// DSPR Bit set.</i></td></tr>
<tr><th id="2005">2005</th><td>  <em>const</em> uint8_t DSPRBits[] = {</td></tr>
<tr><th id="2006">2006</th><td>    <var>0x02</var>, <var>0x03</var>, <var>0xf8</var>, <var>0x03</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x06</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0xbf</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="2007">2007</th><td>  };</td></tr>
<tr><th id="2008">2008</th><td></td></tr>
<tr><th id="2009">2009</th><td>  <i>// FGR32 Register Class...</i></td></tr>
<tr><th id="2010">2010</th><td>  <em>const</em> MCPhysReg FGR32[] = {</td></tr>
<tr><th id="2011">2011</th><td>    Mips::F0, Mips::F1, Mips::F2, Mips::F3, Mips::F4, Mips::F5, Mips::F6, Mips::F7, Mips::F8, Mips::F9, Mips::F10, Mips::F11, Mips::F12, Mips::F13, Mips::F14, Mips::F15, Mips::F16, Mips::F17, Mips::F18, Mips::F19, Mips::F20, Mips::F21, Mips::F22, Mips::F23, Mips::F24, Mips::F25, Mips::F26, Mips::F27, Mips::F28, Mips::F29, Mips::F30, Mips::F31, </td></tr>
<tr><th id="2012">2012</th><td>  };</td></tr>
<tr><th id="2013">2013</th><td></td></tr>
<tr><th id="2014">2014</th><td>  <i>// FGR32 Bit set.</i></td></tr>
<tr><th id="2015">2015</th><td>  <em>const</em> uint8_t FGR32Bits[] = {</td></tr>
<tr><th id="2016">2016</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="2017">2017</th><td>  };</td></tr>
<tr><th id="2018">2018</th><td></td></tr>
<tr><th id="2019">2019</th><td>  <i>// FGRCC Register Class...</i></td></tr>
<tr><th id="2020">2020</th><td>  <em>const</em> MCPhysReg FGRCC[] = {</td></tr>
<tr><th id="2021">2021</th><td>    Mips::F0, Mips::F1, Mips::F2, Mips::F3, Mips::F4, Mips::F5, Mips::F6, Mips::F7, Mips::F8, Mips::F9, Mips::F10, Mips::F11, Mips::F12, Mips::F13, Mips::F14, Mips::F15, Mips::F16, Mips::F17, Mips::F18, Mips::F19, Mips::F20, Mips::F21, Mips::F22, Mips::F23, Mips::F24, Mips::F25, Mips::F26, Mips::F27, Mips::F28, Mips::F29, Mips::F30, Mips::F31, </td></tr>
<tr><th id="2022">2022</th><td>  };</td></tr>
<tr><th id="2023">2023</th><td></td></tr>
<tr><th id="2024">2024</th><td>  <i>// FGRCC Bit set.</i></td></tr>
<tr><th id="2025">2025</th><td>  <em>const</em> uint8_t FGRCCBits[] = {</td></tr>
<tr><th id="2026">2026</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="2027">2027</th><td>  };</td></tr>
<tr><th id="2028">2028</th><td></td></tr>
<tr><th id="2029">2029</th><td>  <i>// GPR32 Register Class...</i></td></tr>
<tr><th id="2030">2030</th><td>  <em>const</em> MCPhysReg GPR32[] = {</td></tr>
<tr><th id="2031">2031</th><td>    Mips::ZERO, Mips::AT, Mips::V0, Mips::V1, Mips::A0, Mips::A1, Mips::A2, Mips::A3, Mips::T0, Mips::T1, Mips::T2, Mips::T3, Mips::T4, Mips::T5, Mips::T6, Mips::T7, Mips::S0, Mips::S1, Mips::S2, Mips::S3, Mips::S4, Mips::S5, Mips::S6, Mips::S7, Mips::T8, Mips::T9, Mips::K0, Mips::K1, Mips::GP, Mips::SP, Mips::FP, Mips::RA, </td></tr>
<tr><th id="2032">2032</th><td>  };</td></tr>
<tr><th id="2033">2033</th><td></td></tr>
<tr><th id="2034">2034</th><td>  <i>// GPR32 Bit set.</i></td></tr>
<tr><th id="2035">2035</th><td>  <em>const</em> uint8_t GPR32Bits[] = {</td></tr>
<tr><th id="2036">2036</th><td>    <var>0x02</var>, <var>0x03</var>, <var>0xf8</var>, <var>0x03</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x06</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0xbf</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="2037">2037</th><td>  };</td></tr>
<tr><th id="2038">2038</th><td></td></tr>
<tr><th id="2039">2039</th><td>  <i>// HWRegs Register Class...</i></td></tr>
<tr><th id="2040">2040</th><td>  <em>const</em> MCPhysReg HWRegs[] = {</td></tr>
<tr><th id="2041">2041</th><td>    Mips::HWR0, Mips::HWR1, Mips::HWR2, Mips::HWR3, Mips::HWR4, Mips::HWR5, Mips::HWR6, Mips::HWR7, Mips::HWR8, Mips::HWR9, Mips::HWR10, Mips::HWR11, Mips::HWR12, Mips::HWR13, Mips::HWR14, Mips::HWR15, Mips::HWR16, Mips::HWR17, Mips::HWR18, Mips::HWR19, Mips::HWR20, Mips::HWR21, Mips::HWR22, Mips::HWR23, Mips::HWR24, Mips::HWR25, Mips::HWR26, Mips::HWR27, Mips::HWR28, Mips::HWR29, Mips::HWR30, Mips::HWR31, </td></tr>
<tr><th id="2042">2042</th><td>  };</td></tr>
<tr><th id="2043">2043</th><td></td></tr>
<tr><th id="2044">2044</th><td>  <i>// HWRegs Bit set.</i></td></tr>
<tr><th id="2045">2045</th><td>  <em>const</em> uint8_t HWRegsBits[] = {</td></tr>
<tr><th id="2046">2046</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xfe</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x01</var>, </td></tr>
<tr><th id="2047">2047</th><td>  };</td></tr>
<tr><th id="2048">2048</th><td></td></tr>
<tr><th id="2049">2049</th><td>  <i>// MSACtrl Register Class...</i></td></tr>
<tr><th id="2050">2050</th><td>  <em>const</em> MCPhysReg MSACtrl[] = {</td></tr>
<tr><th id="2051">2051</th><td>    Mips::MSAIR, Mips::MSACSR, Mips::MSAAccess, Mips::MSASave, Mips::MSAModify, Mips::MSARequest, Mips::MSAMap, Mips::MSAUnmap, Mips::MSA8, Mips::MSA9, Mips::MSA10, Mips::MSA11, Mips::MSA12, Mips::MSA13, Mips::MSA14, Mips::MSA15, Mips::MSA16, Mips::MSA17, Mips::MSA18, Mips::MSA19, Mips::MSA20, Mips::MSA21, Mips::MSA22, Mips::MSA23, Mips::MSA24, Mips::MSA25, Mips::MSA26, Mips::MSA27, Mips::MSA28, Mips::MSA29, Mips::MSA30, Mips::MSA31, </td></tr>
<tr><th id="2052">2052</th><td>  };</td></tr>
<tr><th id="2053">2053</th><td></td></tr>
<tr><th id="2054">2054</th><td>  <i>// MSACtrl Bit set.</i></td></tr>
<tr><th id="2055">2055</th><td>  <em>const</em> uint8_t MSACtrlBits[] = {</td></tr>
<tr><th id="2056">2056</th><td>    <var>0x00</var>, <var>0xfc</var>, <var>0x03</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xfc</var>, <var>0xff</var>, <var>0xff</var>, <var>0x03</var>, </td></tr>
<tr><th id="2057">2057</th><td>  };</td></tr>
<tr><th id="2058">2058</th><td></td></tr>
<tr><th id="2059">2059</th><td>  <i>// GPR32NONZERO Register Class...</i></td></tr>
<tr><th id="2060">2060</th><td>  <em>const</em> MCPhysReg GPR32NONZERO[] = {</td></tr>
<tr><th id="2061">2061</th><td>    Mips::AT, Mips::V0, Mips::V1, Mips::A0, Mips::A1, Mips::A2, Mips::A3, Mips::T0, Mips::T1, Mips::T2, Mips::T3, Mips::T4, Mips::T5, Mips::T6, Mips::T7, Mips::S0, Mips::S1, Mips::S2, Mips::S3, Mips::S4, Mips::S5, Mips::S6, Mips::S7, Mips::T8, Mips::T9, Mips::K0, Mips::K1, Mips::GP, Mips::SP, Mips::FP, Mips::RA, </td></tr>
<tr><th id="2062">2062</th><td>  };</td></tr>
<tr><th id="2063">2063</th><td></td></tr>
<tr><th id="2064">2064</th><td>  <i>// GPR32NONZERO Bit set.</i></td></tr>
<tr><th id="2065">2065</th><td>  <em>const</em> uint8_t GPR32NONZEROBits[] = {</td></tr>
<tr><th id="2066">2066</th><td>    <var>0x02</var>, <var>0x03</var>, <var>0xd8</var>, <var>0x03</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x06</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0xbf</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="2067">2067</th><td>  };</td></tr>
<tr><th id="2068">2068</th><td></td></tr>
<tr><th id="2069">2069</th><td>  <i>// CPU16RegsPlusSP Register Class...</i></td></tr>
<tr><th id="2070">2070</th><td>  <em>const</em> MCPhysReg CPU16RegsPlusSP[] = {</td></tr>
<tr><th id="2071">2071</th><td>    Mips::V0, Mips::V1, Mips::A0, Mips::A1, Mips::A2, Mips::A3, Mips::S0, Mips::S1, Mips::SP, </td></tr>
<tr><th id="2072">2072</th><td>  };</td></tr>
<tr><th id="2073">2073</th><td></td></tr>
<tr><th id="2074">2074</th><td>  <i>// CPU16RegsPlusSP Bit set.</i></td></tr>
<tr><th id="2075">2075</th><td>  <em>const</em> uint8_t CPU16RegsPlusSPBits[] = {</td></tr>
<tr><th id="2076">2076</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0xd0</var>, <var>0x03</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0x00</var>, <var>0x00</var>, <var>0x06</var>, </td></tr>
<tr><th id="2077">2077</th><td>  };</td></tr>
<tr><th id="2078">2078</th><td></td></tr>
<tr><th id="2079">2079</th><td>  <i>// CPU16Regs Register Class...</i></td></tr>
<tr><th id="2080">2080</th><td>  <em>const</em> MCPhysReg CPU16Regs[] = {</td></tr>
<tr><th id="2081">2081</th><td>    Mips::V0, Mips::V1, Mips::A0, Mips::A1, Mips::A2, Mips::A3, Mips::S0, Mips::S1, </td></tr>
<tr><th id="2082">2082</th><td>  };</td></tr>
<tr><th id="2083">2083</th><td></td></tr>
<tr><th id="2084">2084</th><td>  <i>// CPU16Regs Bit set.</i></td></tr>
<tr><th id="2085">2085</th><td>  <em>const</em> uint8_t CPU16RegsBits[] = {</td></tr>
<tr><th id="2086">2086</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0x03</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0x00</var>, <var>0x00</var>, <var>0x06</var>, </td></tr>
<tr><th id="2087">2087</th><td>  };</td></tr>
<tr><th id="2088">2088</th><td></td></tr>
<tr><th id="2089">2089</th><td>  <i>// FCC Register Class...</i></td></tr>
<tr><th id="2090">2090</th><td>  <em>const</em> MCPhysReg FCC[] = {</td></tr>
<tr><th id="2091">2091</th><td>    Mips::FCC0, Mips::FCC1, Mips::FCC2, Mips::FCC3, Mips::FCC4, Mips::FCC5, Mips::FCC6, Mips::FCC7, </td></tr>
<tr><th id="2092">2092</th><td>  };</td></tr>
<tr><th id="2093">2093</th><td></td></tr>
<tr><th id="2094">2094</th><td>  <i>// FCC Bit set.</i></td></tr>
<tr><th id="2095">2095</th><td>  <em>const</em> uint8_t FCCBits[] = {</td></tr>
<tr><th id="2096">2096</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0x07</var>, </td></tr>
<tr><th id="2097">2097</th><td>  };</td></tr>
<tr><th id="2098">2098</th><td></td></tr>
<tr><th id="2099">2099</th><td>  <i>// GPRMM16 Register Class...</i></td></tr>
<tr><th id="2100">2100</th><td>  <em>const</em> MCPhysReg GPRMM16[] = {</td></tr>
<tr><th id="2101">2101</th><td>    Mips::S0, Mips::S1, Mips::V0, Mips::V1, Mips::A0, Mips::A1, Mips::A2, Mips::A3, </td></tr>
<tr><th id="2102">2102</th><td>  };</td></tr>
<tr><th id="2103">2103</th><td></td></tr>
<tr><th id="2104">2104</th><td>  <i>// GPRMM16 Bit set.</i></td></tr>
<tr><th id="2105">2105</th><td>  <em>const</em> uint8_t GPRMM16Bits[] = {</td></tr>
<tr><th id="2106">2106</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0x03</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0x00</var>, <var>0x00</var>, <var>0x06</var>, </td></tr>
<tr><th id="2107">2107</th><td>  };</td></tr>
<tr><th id="2108">2108</th><td></td></tr>
<tr><th id="2109">2109</th><td>  <i>// GPRMM16MoveP Register Class...</i></td></tr>
<tr><th id="2110">2110</th><td>  <em>const</em> MCPhysReg GPRMM16MoveP[] = {</td></tr>
<tr><th id="2111">2111</th><td>    Mips::ZERO, Mips::S1, Mips::V0, Mips::V1, Mips::S0, Mips::S2, Mips::S3, Mips::S4, </td></tr>
<tr><th id="2112">2112</th><td>  };</td></tr>
<tr><th id="2113">2113</th><td></td></tr>
<tr><th id="2114">2114</th><td>  <i>// GPRMM16MoveP Bit set.</i></td></tr>
<tr><th id="2115">2115</th><td>  <em>const</em> uint8_t GPRMM16MovePBits[] = {</td></tr>
<tr><th id="2116">2116</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x20</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0x07</var>, <var>0x00</var>, <var>0x06</var>, </td></tr>
<tr><th id="2117">2117</th><td>  };</td></tr>
<tr><th id="2118">2118</th><td></td></tr>
<tr><th id="2119">2119</th><td>  <i>// GPRMM16Zero Register Class...</i></td></tr>
<tr><th id="2120">2120</th><td>  <em>const</em> MCPhysReg GPRMM16Zero[] = {</td></tr>
<tr><th id="2121">2121</th><td>    Mips::ZERO, Mips::S1, Mips::V0, Mips::V1, Mips::A0, Mips::A1, Mips::A2, Mips::A3, </td></tr>
<tr><th id="2122">2122</th><td>  };</td></tr>
<tr><th id="2123">2123</th><td></td></tr>
<tr><th id="2124">2124</th><td>  <i>// GPRMM16Zero Bit set.</i></td></tr>
<tr><th id="2125">2125</th><td>  <em>const</em> uint8_t GPRMM16ZeroBits[] = {</td></tr>
<tr><th id="2126">2126</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0xe0</var>, <var>0x03</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0x00</var>, <var>0x00</var>, <var>0x06</var>, </td></tr>
<tr><th id="2127">2127</th><td>  };</td></tr>
<tr><th id="2128">2128</th><td></td></tr>
<tr><th id="2129">2129</th><td>  <i>// CPU16Regs_and_GPRMM16Zero Register Class...</i></td></tr>
<tr><th id="2130">2130</th><td>  <em>const</em> MCPhysReg CPU16Regs_and_GPRMM16Zero[] = {</td></tr>
<tr><th id="2131">2131</th><td>    Mips::S1, Mips::V0, Mips::V1, Mips::A0, Mips::A1, Mips::A2, Mips::A3, </td></tr>
<tr><th id="2132">2132</th><td>  };</td></tr>
<tr><th id="2133">2133</th><td></td></tr>
<tr><th id="2134">2134</th><td>  <i>// CPU16Regs_and_GPRMM16Zero Bit set.</i></td></tr>
<tr><th id="2135">2135</th><td>  <em>const</em> uint8_t CPU16Regs_and_GPRMM16ZeroBits[] = {</td></tr>
<tr><th id="2136">2136</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0x03</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0x00</var>, <var>0x00</var>, <var>0x06</var>, </td></tr>
<tr><th id="2137">2137</th><td>  };</td></tr>
<tr><th id="2138">2138</th><td></td></tr>
<tr><th id="2139">2139</th><td>  <i>// GPR32NONZERO_and_GPRMM16MoveP Register Class...</i></td></tr>
<tr><th id="2140">2140</th><td>  <em>const</em> MCPhysReg GPR32NONZERO_and_GPRMM16MoveP[] = {</td></tr>
<tr><th id="2141">2141</th><td>    Mips::S1, Mips::V0, Mips::V1, Mips::S0, Mips::S2, Mips::S3, Mips::S4, </td></tr>
<tr><th id="2142">2142</th><td>  };</td></tr>
<tr><th id="2143">2143</th><td></td></tr>
<tr><th id="2144">2144</th><td>  <i>// GPR32NONZERO_and_GPRMM16MoveP Bit set.</i></td></tr>
<tr><th id="2145">2145</th><td>  <em>const</em> uint8_t GPR32NONZERO_and_GPRMM16MovePBits[] = {</td></tr>
<tr><th id="2146">2146</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0x07</var>, <var>0x00</var>, <var>0x06</var>, </td></tr>
<tr><th id="2147">2147</th><td>  };</td></tr>
<tr><th id="2148">2148</th><td></td></tr>
<tr><th id="2149">2149</th><td>  <i>// GPRMM16MovePPairSecond Register Class...</i></td></tr>
<tr><th id="2150">2150</th><td>  <em>const</em> MCPhysReg GPRMM16MovePPairSecond[] = {</td></tr>
<tr><th id="2151">2151</th><td>    Mips::A1, Mips::A2, Mips::A3, Mips::S5, Mips::S6, </td></tr>
<tr><th id="2152">2152</th><td>  };</td></tr>
<tr><th id="2153">2153</th><td></td></tr>
<tr><th id="2154">2154</th><td>  <i>// GPRMM16MovePPairSecond Bit set.</i></td></tr>
<tr><th id="2155">2155</th><td>  <em>const</em> uint8_t GPRMM16MovePPairSecondBits[] = {</td></tr>
<tr><th id="2156">2156</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0x03</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x18</var>, </td></tr>
<tr><th id="2157">2157</th><td>  };</td></tr>
<tr><th id="2158">2158</th><td></td></tr>
<tr><th id="2159">2159</th><td>  <i>// CPU16Regs_and_GPRMM16MoveP Register Class...</i></td></tr>
<tr><th id="2160">2160</th><td>  <em>const</em> MCPhysReg CPU16Regs_and_GPRMM16MoveP[] = {</td></tr>
<tr><th id="2161">2161</th><td>    Mips::S1, Mips::V0, Mips::V1, Mips::S0, </td></tr>
<tr><th id="2162">2162</th><td>  };</td></tr>
<tr><th id="2163">2163</th><td></td></tr>
<tr><th id="2164">2164</th><td>  <i>// CPU16Regs_and_GPRMM16MoveP Bit set.</i></td></tr>
<tr><th id="2165">2165</th><td>  <em>const</em> uint8_t CPU16Regs_and_GPRMM16MovePBits[] = {</td></tr>
<tr><th id="2166">2166</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0x00</var>, <var>0x00</var>, <var>0x06</var>, </td></tr>
<tr><th id="2167">2167</th><td>  };</td></tr>
<tr><th id="2168">2168</th><td></td></tr>
<tr><th id="2169">2169</th><td>  <i>// GPRMM16MoveP_and_GPRMM16Zero Register Class...</i></td></tr>
<tr><th id="2170">2170</th><td>  <em>const</em> MCPhysReg GPRMM16MoveP_and_GPRMM16Zero[] = {</td></tr>
<tr><th id="2171">2171</th><td>    Mips::ZERO, Mips::S1, Mips::V0, Mips::V1, </td></tr>
<tr><th id="2172">2172</th><td>  };</td></tr>
<tr><th id="2173">2173</th><td></td></tr>
<tr><th id="2174">2174</th><td>  <i>// GPRMM16MoveP_and_GPRMM16Zero Bit set.</i></td></tr>
<tr><th id="2175">2175</th><td>  <em>const</em> uint8_t GPRMM16MoveP_and_GPRMM16ZeroBits[] = {</td></tr>
<tr><th id="2176">2176</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x20</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0x00</var>, <var>0x00</var>, <var>0x06</var>, </td></tr>
<tr><th id="2177">2177</th><td>  };</td></tr>
<tr><th id="2178">2178</th><td></td></tr>
<tr><th id="2179">2179</th><td>  <i>// HI32DSP Register Class...</i></td></tr>
<tr><th id="2180">2180</th><td>  <em>const</em> MCPhysReg HI32DSP[] = {</td></tr>
<tr><th id="2181">2181</th><td>    Mips::HI0, Mips::HI1, Mips::HI2, Mips::HI3, </td></tr>
<tr><th id="2182">2182</th><td>  };</td></tr>
<tr><th id="2183">2183</th><td></td></tr>
<tr><th id="2184">2184</th><td>  <i>// HI32DSP Bit set.</i></td></tr>
<tr><th id="2185">2185</th><td>  <em>const</em> uint8_t HI32DSPBits[] = {</td></tr>
<tr><th id="2186">2186</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xe0</var>, <var>0x01</var>, </td></tr>
<tr><th id="2187">2187</th><td>  };</td></tr>
<tr><th id="2188">2188</th><td></td></tr>
<tr><th id="2189">2189</th><td>  <i>// LO32DSP Register Class...</i></td></tr>
<tr><th id="2190">2190</th><td>  <em>const</em> MCPhysReg LO32DSP[] = {</td></tr>
<tr><th id="2191">2191</th><td>    Mips::LO0, Mips::LO1, Mips::LO2, Mips::LO3, </td></tr>
<tr><th id="2192">2192</th><td>  };</td></tr>
<tr><th id="2193">2193</th><td></td></tr>
<tr><th id="2194">2194</th><td>  <i>// LO32DSP Bit set.</i></td></tr>
<tr><th id="2195">2195</th><td>  <em>const</em> uint8_t LO32DSPBits[] = {</td></tr>
<tr><th id="2196">2196</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x78</var>, </td></tr>
<tr><th id="2197">2197</th><td>  };</td></tr>
<tr><th id="2198">2198</th><td></td></tr>
<tr><th id="2199">2199</th><td>  <i>// CPU16Regs_and_GPRMM16MovePPairSecond Register Class...</i></td></tr>
<tr><th id="2200">2200</th><td>  <em>const</em> MCPhysReg CPU16Regs_and_GPRMM16MovePPairSecond[] = {</td></tr>
<tr><th id="2201">2201</th><td>    Mips::A1, Mips::A2, Mips::A3, </td></tr>
<tr><th id="2202">2202</th><td>  };</td></tr>
<tr><th id="2203">2203</th><td></td></tr>
<tr><th id="2204">2204</th><td>  <i>// CPU16Regs_and_GPRMM16MovePPairSecond Bit set.</i></td></tr>
<tr><th id="2205">2205</th><td>  <em>const</em> uint8_t CPU16Regs_and_GPRMM16MovePPairSecondBits[] = {</td></tr>
<tr><th id="2206">2206</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0x03</var>, </td></tr>
<tr><th id="2207">2207</th><td>  };</td></tr>
<tr><th id="2208">2208</th><td></td></tr>
<tr><th id="2209">2209</th><td>  <i>// GPRMM16MovePPairFirst Register Class...</i></td></tr>
<tr><th id="2210">2210</th><td>  <em>const</em> MCPhysReg GPRMM16MovePPairFirst[] = {</td></tr>
<tr><th id="2211">2211</th><td>    Mips::A0, Mips::A1, Mips::A2, </td></tr>
<tr><th id="2212">2212</th><td>  };</td></tr>
<tr><th id="2213">2213</th><td></td></tr>
<tr><th id="2214">2214</th><td>  <i>// GPRMM16MovePPairFirst Bit set.</i></td></tr>
<tr><th id="2215">2215</th><td>  <em>const</em> uint8_t GPRMM16MovePPairFirstBits[] = {</td></tr>
<tr><th id="2216">2216</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0x01</var>, </td></tr>
<tr><th id="2217">2217</th><td>  };</td></tr>
<tr><th id="2218">2218</th><td></td></tr>
<tr><th id="2219">2219</th><td>  <i>// GPRMM16MoveP_and_CPU16Regs_and_GPRMM16Zero Register Class...</i></td></tr>
<tr><th id="2220">2220</th><td>  <em>const</em> MCPhysReg GPRMM16MoveP_and_CPU16Regs_and_GPRMM16Zero[] = {</td></tr>
<tr><th id="2221">2221</th><td>    Mips::S1, Mips::V0, Mips::V1, </td></tr>
<tr><th id="2222">2222</th><td>  };</td></tr>
<tr><th id="2223">2223</th><td></td></tr>
<tr><th id="2224">2224</th><td>  <i>// GPRMM16MoveP_and_CPU16Regs_and_GPRMM16Zero Bit set.</i></td></tr>
<tr><th id="2225">2225</th><td>  <em>const</em> uint8_t GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroBits[] = {</td></tr>
<tr><th id="2226">2226</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0x00</var>, <var>0x00</var>, <var>0x06</var>, </td></tr>
<tr><th id="2227">2227</th><td>  };</td></tr>
<tr><th id="2228">2228</th><td></td></tr>
<tr><th id="2229">2229</th><td>  <i>// GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecond Register Class...</i></td></tr>
<tr><th id="2230">2230</th><td>  <em>const</em> MCPhysReg GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecond[] = {</td></tr>
<tr><th id="2231">2231</th><td>    Mips::A1, Mips::A2, </td></tr>
<tr><th id="2232">2232</th><td>  };</td></tr>
<tr><th id="2233">2233</th><td></td></tr>
<tr><th id="2234">2234</th><td>  <i>// GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecond Bit set.</i></td></tr>
<tr><th id="2235">2235</th><td>  <em>const</em> uint8_t GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondBits[] = {</td></tr>
<tr><th id="2236">2236</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0x01</var>, </td></tr>
<tr><th id="2237">2237</th><td>  };</td></tr>
<tr><th id="2238">2238</th><td></td></tr>
<tr><th id="2239">2239</th><td>  <i>// CPURAReg Register Class...</i></td></tr>
<tr><th id="2240">2240</th><td>  <em>const</em> MCPhysReg CPURAReg[] = {</td></tr>
<tr><th id="2241">2241</th><td>    Mips::RA, </td></tr>
<tr><th id="2242">2242</th><td>  };</td></tr>
<tr><th id="2243">2243</th><td></td></tr>
<tr><th id="2244">2244</th><td>  <i>// CPURAReg Bit set.</i></td></tr>
<tr><th id="2245">2245</th><td>  <em>const</em> uint8_t CPURARegBits[] = {</td></tr>
<tr><th id="2246">2246</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x08</var>, </td></tr>
<tr><th id="2247">2247</th><td>  };</td></tr>
<tr><th id="2248">2248</th><td></td></tr>
<tr><th id="2249">2249</th><td>  <i>// CPUSPReg Register Class...</i></td></tr>
<tr><th id="2250">2250</th><td>  <em>const</em> MCPhysReg CPUSPReg[] = {</td></tr>
<tr><th id="2251">2251</th><td>    Mips::SP, </td></tr>
<tr><th id="2252">2252</th><td>  };</td></tr>
<tr><th id="2253">2253</th><td></td></tr>
<tr><th id="2254">2254</th><td>  <i>// CPUSPReg Bit set.</i></td></tr>
<tr><th id="2255">2255</th><td>  <em>const</em> uint8_t CPUSPRegBits[] = {</td></tr>
<tr><th id="2256">2256</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x10</var>, </td></tr>
<tr><th id="2257">2257</th><td>  };</td></tr>
<tr><th id="2258">2258</th><td></td></tr>
<tr><th id="2259">2259</th><td>  <i>// DSPCC Register Class...</i></td></tr>
<tr><th id="2260">2260</th><td>  <em>const</em> MCPhysReg DSPCC[] = {</td></tr>
<tr><th id="2261">2261</th><td>    Mips::DSPCCond, </td></tr>
<tr><th id="2262">2262</th><td>  };</td></tr>
<tr><th id="2263">2263</th><td></td></tr>
<tr><th id="2264">2264</th><td>  <i>// DSPCC Bit set.</i></td></tr>
<tr><th id="2265">2265</th><td>  <em>const</em> uint8_t DSPCCBits[] = {</td></tr>
<tr><th id="2266">2266</th><td>    <var>0x04</var>, </td></tr>
<tr><th id="2267">2267</th><td>  };</td></tr>
<tr><th id="2268">2268</th><td></td></tr>
<tr><th id="2269">2269</th><td>  <i>// GP32 Register Class...</i></td></tr>
<tr><th id="2270">2270</th><td>  <em>const</em> MCPhysReg GP32[] = {</td></tr>
<tr><th id="2271">2271</th><td>    Mips::GP, </td></tr>
<tr><th id="2272">2272</th><td>  };</td></tr>
<tr><th id="2273">2273</th><td></td></tr>
<tr><th id="2274">2274</th><td>  <i>// GP32 Bit set.</i></td></tr>
<tr><th id="2275">2275</th><td>  <em>const</em> uint8_t GP32Bits[] = {</td></tr>
<tr><th id="2276">2276</th><td>    <var>0x00</var>, <var>0x02</var>, </td></tr>
<tr><th id="2277">2277</th><td>  };</td></tr>
<tr><th id="2278">2278</th><td></td></tr>
<tr><th id="2279">2279</th><td>  <i>// GPR32ZERO Register Class...</i></td></tr>
<tr><th id="2280">2280</th><td>  <em>const</em> MCPhysReg GPR32ZERO[] = {</td></tr>
<tr><th id="2281">2281</th><td>    Mips::ZERO, </td></tr>
<tr><th id="2282">2282</th><td>  };</td></tr>
<tr><th id="2283">2283</th><td></td></tr>
<tr><th id="2284">2284</th><td>  <i>// GPR32ZERO Bit set.</i></td></tr>
<tr><th id="2285">2285</th><td>  <em>const</em> uint8_t GPR32ZEROBits[] = {</td></tr>
<tr><th id="2286">2286</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x20</var>, </td></tr>
<tr><th id="2287">2287</th><td>  };</td></tr>
<tr><th id="2288">2288</th><td></td></tr>
<tr><th id="2289">2289</th><td>  <i>// HI32 Register Class...</i></td></tr>
<tr><th id="2290">2290</th><td>  <em>const</em> MCPhysReg HI32[] = {</td></tr>
<tr><th id="2291">2291</th><td>    Mips::HI0, </td></tr>
<tr><th id="2292">2292</th><td>  };</td></tr>
<tr><th id="2293">2293</th><td></td></tr>
<tr><th id="2294">2294</th><td>  <i>// HI32 Bit set.</i></td></tr>
<tr><th id="2295">2295</th><td>  <em>const</em> uint8_t HI32Bits[] = {</td></tr>
<tr><th id="2296">2296</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x20</var>, </td></tr>
<tr><th id="2297">2297</th><td>  };</td></tr>
<tr><th id="2298">2298</th><td></td></tr>
<tr><th id="2299">2299</th><td>  <i>// LO32 Register Class...</i></td></tr>
<tr><th id="2300">2300</th><td>  <em>const</em> MCPhysReg LO32[] = {</td></tr>
<tr><th id="2301">2301</th><td>    Mips::LO0, </td></tr>
<tr><th id="2302">2302</th><td>  };</td></tr>
<tr><th id="2303">2303</th><td></td></tr>
<tr><th id="2304">2304</th><td>  <i>// LO32 Bit set.</i></td></tr>
<tr><th id="2305">2305</th><td>  <em>const</em> uint8_t LO32Bits[] = {</td></tr>
<tr><th id="2306">2306</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x08</var>, </td></tr>
<tr><th id="2307">2307</th><td>  };</td></tr>
<tr><th id="2308">2308</th><td></td></tr>
<tr><th id="2309">2309</th><td>  <i>// SP32 Register Class...</i></td></tr>
<tr><th id="2310">2310</th><td>  <em>const</em> MCPhysReg SP32[] = {</td></tr>
<tr><th id="2311">2311</th><td>    Mips::SP, </td></tr>
<tr><th id="2312">2312</th><td>  };</td></tr>
<tr><th id="2313">2313</th><td></td></tr>
<tr><th id="2314">2314</th><td>  <i>// SP32 Bit set.</i></td></tr>
<tr><th id="2315">2315</th><td>  <em>const</em> uint8_t SP32Bits[] = {</td></tr>
<tr><th id="2316">2316</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x10</var>, </td></tr>
<tr><th id="2317">2317</th><td>  };</td></tr>
<tr><th id="2318">2318</th><td></td></tr>
<tr><th id="2319">2319</th><td>  <i>// FGR64 Register Class...</i></td></tr>
<tr><th id="2320">2320</th><td>  <em>const</em> MCPhysReg FGR64[] = {</td></tr>
<tr><th id="2321">2321</th><td>    Mips::D0_64, Mips::D1_64, Mips::D2_64, Mips::D3_64, Mips::D4_64, Mips::D5_64, Mips::D6_64, Mips::D7_64, Mips::D8_64, Mips::D9_64, Mips::D10_64, Mips::D11_64, Mips::D12_64, Mips::D13_64, Mips::D14_64, Mips::D15_64, Mips::D16_64, Mips::D17_64, Mips::D18_64, Mips::D19_64, Mips::D20_64, Mips::D21_64, Mips::D22_64, Mips::D23_64, Mips::D24_64, Mips::D25_64, Mips::D26_64, Mips::D27_64, Mips::D28_64, Mips::D29_64, Mips::D30_64, Mips::D31_64, </td></tr>
<tr><th id="2322">2322</th><td>  };</td></tr>
<tr><th id="2323">2323</th><td></td></tr>
<tr><th id="2324">2324</th><td>  <i>// FGR64 Bit set.</i></td></tr>
<tr><th id="2325">2325</th><td>  <em>const</em> uint8_t FGR64Bits[] = {</td></tr>
<tr><th id="2326">2326</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xfe</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x01</var>, </td></tr>
<tr><th id="2327">2327</th><td>  };</td></tr>
<tr><th id="2328">2328</th><td></td></tr>
<tr><th id="2329">2329</th><td>  <i>// GPR64 Register Class...</i></td></tr>
<tr><th id="2330">2330</th><td>  <em>const</em> MCPhysReg GPR64[] = {</td></tr>
<tr><th id="2331">2331</th><td>    Mips::ZERO_64, Mips::AT_64, Mips::V0_64, Mips::V1_64, Mips::A0_64, Mips::A1_64, Mips::A2_64, Mips::A3_64, Mips::T0_64, Mips::T1_64, Mips::T2_64, Mips::T3_64, Mips::T4_64, Mips::T5_64, Mips::T6_64, Mips::T7_64, Mips::S0_64, Mips::S1_64, Mips::S2_64, Mips::S3_64, Mips::S4_64, Mips::S5_64, Mips::S6_64, Mips::S7_64, Mips::T8_64, Mips::T9_64, Mips::K0_64, Mips::K1_64, Mips::GP_64, Mips::SP_64, Mips::FP_64, Mips::RA_64, </td></tr>
<tr><th id="2332">2332</th><td>  };</td></tr>
<tr><th id="2333">2333</th><td></td></tr>
<tr><th id="2334">2334</th><td>  <i>// GPR64 Bit set.</i></td></tr>
<tr><th id="2335">2335</th><td>  <em>const</em> uint8_t GPR64Bits[] = {</td></tr>
<tr><th id="2336">2336</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x40</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x08</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x10</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x20</var>, <var>0x40</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xd8</var>, <var>0xff</var>, <var>0xff</var>, <var>0x03</var>, </td></tr>
<tr><th id="2337">2337</th><td>  };</td></tr>
<tr><th id="2338">2338</th><td></td></tr>
<tr><th id="2339">2339</th><td>  <i>// GPR64_with_sub_32_in_GPR32NONZERO Register Class...</i></td></tr>
<tr><th id="2340">2340</th><td>  <em>const</em> MCPhysReg GPR64_with_sub_32_in_GPR32NONZERO[] = {</td></tr>
<tr><th id="2341">2341</th><td>    Mips::AT_64, Mips::V0_64, Mips::V1_64, Mips::A0_64, Mips::A1_64, Mips::A2_64, Mips::A3_64, Mips::T0_64, Mips::T1_64, Mips::T2_64, Mips::T3_64, Mips::T4_64, Mips::T5_64, Mips::T6_64, Mips::T7_64, Mips::S0_64, Mips::S1_64, Mips::S2_64, Mips::S3_64, Mips::S4_64, Mips::S5_64, Mips::S6_64, Mips::S7_64, Mips::T8_64, Mips::T9_64, Mips::K0_64, Mips::K1_64, Mips::GP_64, Mips::SP_64, Mips::FP_64, Mips::RA_64, </td></tr>
<tr><th id="2342">2342</th><td>  };</td></tr>
<tr><th id="2343">2343</th><td></td></tr>
<tr><th id="2344">2344</th><td>  <i>// GPR64_with_sub_32_in_GPR32NONZERO Bit set.</i></td></tr>
<tr><th id="2345">2345</th><td>  <em>const</em> uint8_t GPR64_with_sub_32_in_GPR32NONZEROBits[] = {</td></tr>
<tr><th id="2346">2346</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x40</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x08</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x10</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x20</var>, <var>0x40</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xd8</var>, <var>0xff</var>, <var>0xff</var>, <var>0x03</var>, </td></tr>
<tr><th id="2347">2347</th><td>  };</td></tr>
<tr><th id="2348">2348</th><td></td></tr>
<tr><th id="2349">2349</th><td>  <i>// AFGR64 Register Class...</i></td></tr>
<tr><th id="2350">2350</th><td>  <em>const</em> MCPhysReg AFGR64[] = {</td></tr>
<tr><th id="2351">2351</th><td>    Mips::D0, Mips::D1, Mips::D2, Mips::D3, Mips::D4, Mips::D5, Mips::D6, Mips::D7, Mips::D8, Mips::D9, Mips::D10, Mips::D11, Mips::D12, Mips::D13, Mips::D14, Mips::D15, </td></tr>
<tr><th id="2352">2352</th><td>  };</td></tr>
<tr><th id="2353">2353</th><td></td></tr>
<tr><th id="2354">2354</th><td>  <i>// AFGR64 Bit set.</i></td></tr>
<tr><th id="2355">2355</th><td>  <em>const</em> uint8_t AFGR64Bits[] = {</td></tr>
<tr><th id="2356">2356</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0xff</var>, <var>0x7f</var>, </td></tr>
<tr><th id="2357">2357</th><td>  };</td></tr>
<tr><th id="2358">2358</th><td></td></tr>
<tr><th id="2359">2359</th><td>  <i>// GPR64_with_sub_32_in_CPU16RegsPlusSP Register Class...</i></td></tr>
<tr><th id="2360">2360</th><td>  <em>const</em> MCPhysReg GPR64_with_sub_32_in_CPU16RegsPlusSP[] = {</td></tr>
<tr><th id="2361">2361</th><td>    Mips::V0_64, Mips::V1_64, Mips::A0_64, Mips::A1_64, Mips::A2_64, Mips::A3_64, Mips::S0_64, Mips::S1_64, Mips::SP_64, </td></tr>
<tr><th id="2362">2362</th><td>  };</td></tr>
<tr><th id="2363">2363</th><td></td></tr>
<tr><th id="2364">2364</th><td>  <i>// GPR64_with_sub_32_in_CPU16RegsPlusSP Bit set.</i></td></tr>
<tr><th id="2365">2365</th><td>  <em>const</em> uint8_t GPR64_with_sub_32_in_CPU16RegsPlusSPBits[] = {</td></tr>
<tr><th id="2366">2366</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x40</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0x00</var>, <var>0x00</var>, <var>0x03</var>, </td></tr>
<tr><th id="2367">2367</th><td>  };</td></tr>
<tr><th id="2368">2368</th><td></td></tr>
<tr><th id="2369">2369</th><td>  <i>// GPR64_with_sub_32_in_CPU16Regs Register Class...</i></td></tr>
<tr><th id="2370">2370</th><td>  <em>const</em> MCPhysReg GPR64_with_sub_32_in_CPU16Regs[] = {</td></tr>
<tr><th id="2371">2371</th><td>    Mips::V0_64, Mips::V1_64, Mips::A0_64, Mips::A1_64, Mips::A2_64, Mips::A3_64, Mips::S0_64, Mips::S1_64, </td></tr>
<tr><th id="2372">2372</th><td>  };</td></tr>
<tr><th id="2373">2373</th><td></td></tr>
<tr><th id="2374">2374</th><td>  <i>// GPR64_with_sub_32_in_CPU16Regs Bit set.</i></td></tr>
<tr><th id="2375">2375</th><td>  <em>const</em> uint8_t GPR64_with_sub_32_in_CPU16RegsBits[] = {</td></tr>
<tr><th id="2376">2376</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0x00</var>, <var>0x00</var>, <var>0x03</var>, </td></tr>
<tr><th id="2377">2377</th><td>  };</td></tr>
<tr><th id="2378">2378</th><td></td></tr>
<tr><th id="2379">2379</th><td>  <i>// GPR64_with_sub_32_in_GPRMM16MoveP Register Class...</i></td></tr>
<tr><th id="2380">2380</th><td>  <em>const</em> MCPhysReg GPR64_with_sub_32_in_GPRMM16MoveP[] = {</td></tr>
<tr><th id="2381">2381</th><td>    Mips::ZERO_64, Mips::V0_64, Mips::V1_64, Mips::S0_64, Mips::S1_64, Mips::S2_64, Mips::S3_64, Mips::S4_64, </td></tr>
<tr><th id="2382">2382</th><td>  };</td></tr>
<tr><th id="2383">2383</th><td></td></tr>
<tr><th id="2384">2384</th><td>  <i>// GPR64_with_sub_32_in_GPRMM16MoveP Bit set.</i></td></tr>
<tr><th id="2385">2385</th><td>  <em>const</em> uint8_t GPR64_with_sub_32_in_GPRMM16MovePBits[] = {</td></tr>
<tr><th id="2386">2386</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x08</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0x07</var>, <var>0x00</var>, <var>0x03</var>, </td></tr>
<tr><th id="2387">2387</th><td>  };</td></tr>
<tr><th id="2388">2388</th><td></td></tr>
<tr><th id="2389">2389</th><td>  <i>// GPR64_with_sub_32_in_GPRMM16Zero Register Class...</i></td></tr>
<tr><th id="2390">2390</th><td>  <em>const</em> MCPhysReg GPR64_with_sub_32_in_GPRMM16Zero[] = {</td></tr>
<tr><th id="2391">2391</th><td>    Mips::ZERO_64, Mips::V0_64, Mips::V1_64, Mips::A0_64, Mips::A1_64, Mips::A2_64, Mips::A3_64, Mips::S1_64, </td></tr>
<tr><th id="2392">2392</th><td>  };</td></tr>
<tr><th id="2393">2393</th><td></td></tr>
<tr><th id="2394">2394</th><td>  <i>// GPR64_with_sub_32_in_GPRMM16Zero Bit set.</i></td></tr>
<tr><th id="2395">2395</th><td>  <em>const</em> uint8_t GPR64_with_sub_32_in_GPRMM16ZeroBits[] = {</td></tr>
<tr><th id="2396">2396</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0x00</var>, <var>0x00</var>, <var>0x03</var>, </td></tr>
<tr><th id="2397">2397</th><td>  };</td></tr>
<tr><th id="2398">2398</th><td></td></tr>
<tr><th id="2399">2399</th><td>  <i>// GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16Zero Register Class...</i></td></tr>
<tr><th id="2400">2400</th><td>  <em>const</em> MCPhysReg GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16Zero[] = {</td></tr>
<tr><th id="2401">2401</th><td>    Mips::V0_64, Mips::V1_64, Mips::A0_64, Mips::A1_64, Mips::A2_64, Mips::A3_64, Mips::S1_64, </td></tr>
<tr><th id="2402">2402</th><td>  };</td></tr>
<tr><th id="2403">2403</th><td></td></tr>
<tr><th id="2404">2404</th><td>  <i>// GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16Zero Bit set.</i></td></tr>
<tr><th id="2405">2405</th><td>  <em>const</em> uint8_t GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroBits[] = {</td></tr>
<tr><th id="2406">2406</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0x00</var>, <var>0x00</var>, <var>0x03</var>, </td></tr>
<tr><th id="2407">2407</th><td>  };</td></tr>
<tr><th id="2408">2408</th><td></td></tr>
<tr><th id="2409">2409</th><td>  <i>// GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MoveP Register Class...</i></td></tr>
<tr><th id="2410">2410</th><td>  <em>const</em> MCPhysReg GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MoveP[] = {</td></tr>
<tr><th id="2411">2411</th><td>    Mips::V0_64, Mips::V1_64, Mips::S0_64, Mips::S1_64, Mips::S2_64, Mips::S3_64, Mips::S4_64, </td></tr>
<tr><th id="2412">2412</th><td>  };</td></tr>
<tr><th id="2413">2413</th><td></td></tr>
<tr><th id="2414">2414</th><td>  <i>// GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MoveP Bit set.</i></td></tr>
<tr><th id="2415">2415</th><td>  <em>const</em> uint8_t GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePBits[] = {</td></tr>
<tr><th id="2416">2416</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0x07</var>, <var>0x00</var>, <var>0x03</var>, </td></tr>
<tr><th id="2417">2417</th><td>  };</td></tr>
<tr><th id="2418">2418</th><td></td></tr>
<tr><th id="2419">2419</th><td>  <i>// GPR64_with_sub_32_in_GPRMM16MovePPairSecond Register Class...</i></td></tr>
<tr><th id="2420">2420</th><td>  <em>const</em> MCPhysReg GPR64_with_sub_32_in_GPRMM16MovePPairSecond[] = {</td></tr>
<tr><th id="2421">2421</th><td>    Mips::A1_64, Mips::A2_64, Mips::A3_64, Mips::S5_64, Mips::S6_64, </td></tr>
<tr><th id="2422">2422</th><td>  };</td></tr>
<tr><th id="2423">2423</th><td></td></tr>
<tr><th id="2424">2424</th><td>  <i>// GPR64_with_sub_32_in_GPRMM16MovePPairSecond Bit set.</i></td></tr>
<tr><th id="2425">2425</th><td>  <em>const</em> uint8_t GPR64_with_sub_32_in_GPRMM16MovePPairSecondBits[] = {</td></tr>
<tr><th id="2426">2426</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xe0</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x18</var>, </td></tr>
<tr><th id="2427">2427</th><td>  };</td></tr>
<tr><th id="2428">2428</th><td></td></tr>
<tr><th id="2429">2429</th><td>  <i>// ACC64DSP Register Class...</i></td></tr>
<tr><th id="2430">2430</th><td>  <em>const</em> MCPhysReg ACC64DSP[] = {</td></tr>
<tr><th id="2431">2431</th><td>    Mips::AC0, Mips::AC1, Mips::AC2, Mips::AC3, </td></tr>
<tr><th id="2432">2432</th><td>  };</td></tr>
<tr><th id="2433">2433</th><td></td></tr>
<tr><th id="2434">2434</th><td>  <i>// ACC64DSP Bit set.</i></td></tr>
<tr><th id="2435">2435</th><td>  <em>const</em> uint8_t ACC64DSPBits[] = {</td></tr>
<tr><th id="2436">2436</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x3c</var>, </td></tr>
<tr><th id="2437">2437</th><td>  };</td></tr>
<tr><th id="2438">2438</th><td></td></tr>
<tr><th id="2439">2439</th><td>  <i>// GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MoveP Register Class...</i></td></tr>
<tr><th id="2440">2440</th><td>  <em>const</em> MCPhysReg GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MoveP[] = {</td></tr>
<tr><th id="2441">2441</th><td>    Mips::V0_64, Mips::V1_64, Mips::S0_64, Mips::S1_64, </td></tr>
<tr><th id="2442">2442</th><td>  };</td></tr>
<tr><th id="2443">2443</th><td></td></tr>
<tr><th id="2444">2444</th><td>  <i>// GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MoveP Bit set.</i></td></tr>
<tr><th id="2445">2445</th><td>  <em>const</em> uint8_t GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePBits[] = {</td></tr>
<tr><th id="2446">2446</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0x00</var>, <var>0x00</var>, <var>0x03</var>, </td></tr>
<tr><th id="2447">2447</th><td>  };</td></tr>
<tr><th id="2448">2448</th><td></td></tr>
<tr><th id="2449">2449</th><td>  <i>// GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16Zero Register Class...</i></td></tr>
<tr><th id="2450">2450</th><td>  <em>const</em> MCPhysReg GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16Zero[] = {</td></tr>
<tr><th id="2451">2451</th><td>    Mips::ZERO_64, Mips::V0_64, Mips::V1_64, Mips::S1_64, </td></tr>
<tr><th id="2452">2452</th><td>  };</td></tr>
<tr><th id="2453">2453</th><td></td></tr>
<tr><th id="2454">2454</th><td>  <i>// GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16Zero Bit set.</i></td></tr>
<tr><th id="2455">2455</th><td>  <em>const</em> uint8_t GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroBits[] = {</td></tr>
<tr><th id="2456">2456</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x08</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0x00</var>, <var>0x00</var>, <var>0x03</var>, </td></tr>
<tr><th id="2457">2457</th><td>  };</td></tr>
<tr><th id="2458">2458</th><td></td></tr>
<tr><th id="2459">2459</th><td>  <i>// GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecond Register Class...</i></td></tr>
<tr><th id="2460">2460</th><td>  <em>const</em> MCPhysReg GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecond[] = {</td></tr>
<tr><th id="2461">2461</th><td>    Mips::A1_64, Mips::A2_64, Mips::A3_64, </td></tr>
<tr><th id="2462">2462</th><td>  };</td></tr>
<tr><th id="2463">2463</th><td></td></tr>
<tr><th id="2464">2464</th><td>  <i>// GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecond Bit set.</i></td></tr>
<tr><th id="2465">2465</th><td>  <em>const</em> uint8_t GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondBits[] = {</td></tr>
<tr><th id="2466">2466</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xe0</var>, </td></tr>
<tr><th id="2467">2467</th><td>  };</td></tr>
<tr><th id="2468">2468</th><td></td></tr>
<tr><th id="2469">2469</th><td>  <i>// GPR64_with_sub_32_in_GPRMM16MovePPairFirst Register Class...</i></td></tr>
<tr><th id="2470">2470</th><td>  <em>const</em> MCPhysReg GPR64_with_sub_32_in_GPRMM16MovePPairFirst[] = {</td></tr>
<tr><th id="2471">2471</th><td>    Mips::A0_64, Mips::A1_64, Mips::A2_64, </td></tr>
<tr><th id="2472">2472</th><td>  };</td></tr>
<tr><th id="2473">2473</th><td></td></tr>
<tr><th id="2474">2474</th><td>  <i>// GPR64_with_sub_32_in_GPRMM16MovePPairFirst Bit set.</i></td></tr>
<tr><th id="2475">2475</th><td>  <em>const</em> uint8_t GPR64_with_sub_32_in_GPRMM16MovePPairFirstBits[] = {</td></tr>
<tr><th id="2476">2476</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x70</var>, </td></tr>
<tr><th id="2477">2477</th><td>  };</td></tr>
<tr><th id="2478">2478</th><td></td></tr>
<tr><th id="2479">2479</th><td>  <i>// GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16Zero Register Class...</i></td></tr>
<tr><th id="2480">2480</th><td>  <em>const</em> MCPhysReg GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16Zero[] = {</td></tr>
<tr><th id="2481">2481</th><td>    Mips::V0_64, Mips::V1_64, Mips::S1_64, </td></tr>
<tr><th id="2482">2482</th><td>  };</td></tr>
<tr><th id="2483">2483</th><td></td></tr>
<tr><th id="2484">2484</th><td>  <i>// GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16Zero Bit set.</i></td></tr>
<tr><th id="2485">2485</th><td>  <em>const</em> uint8_t GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroBits[] = {</td></tr>
<tr><th id="2486">2486</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0x00</var>, <var>0x00</var>, <var>0x03</var>, </td></tr>
<tr><th id="2487">2487</th><td>  };</td></tr>
<tr><th id="2488">2488</th><td></td></tr>
<tr><th id="2489">2489</th><td>  <i>// OCTEON_MPL Register Class...</i></td></tr>
<tr><th id="2490">2490</th><td>  <em>const</em> MCPhysReg OCTEON_MPL[] = {</td></tr>
<tr><th id="2491">2491</th><td>    Mips::MPL0, Mips::MPL1, Mips::MPL2, </td></tr>
<tr><th id="2492">2492</th><td>  };</td></tr>
<tr><th id="2493">2493</th><td></td></tr>
<tr><th id="2494">2494</th><td>  <i>// OCTEON_MPL Bit set.</i></td></tr>
<tr><th id="2495">2495</th><td>  <em>const</em> uint8_t OCTEON_MPLBits[] = {</td></tr>
<tr><th id="2496">2496</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0x03</var>, </td></tr>
<tr><th id="2497">2497</th><td>  };</td></tr>
<tr><th id="2498">2498</th><td></td></tr>
<tr><th id="2499">2499</th><td>  <i>// OCTEON_P Register Class...</i></td></tr>
<tr><th id="2500">2500</th><td>  <em>const</em> MCPhysReg OCTEON_P[] = {</td></tr>
<tr><th id="2501">2501</th><td>    Mips::P0, Mips::P1, Mips::P2, </td></tr>
<tr><th id="2502">2502</th><td>  };</td></tr>
<tr><th id="2503">2503</th><td></td></tr>
<tr><th id="2504">2504</th><td>  <i>// OCTEON_P Bit set.</i></td></tr>
<tr><th id="2505">2505</th><td>  <em>const</em> uint8_t OCTEON_PBits[] = {</td></tr>
<tr><th id="2506">2506</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x1c</var>, </td></tr>
<tr><th id="2507">2507</th><td>  };</td></tr>
<tr><th id="2508">2508</th><td></td></tr>
<tr><th id="2509">2509</th><td>  <i>// GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecond Register Class...</i></td></tr>
<tr><th id="2510">2510</th><td>  <em>const</em> MCPhysReg GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecond[] = {</td></tr>
<tr><th id="2511">2511</th><td>    Mips::A1_64, Mips::A2_64, </td></tr>
<tr><th id="2512">2512</th><td>  };</td></tr>
<tr><th id="2513">2513</th><td></td></tr>
<tr><th id="2514">2514</th><td>  <i>// GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecond Bit set.</i></td></tr>
<tr><th id="2515">2515</th><td>  <em>const</em> uint8_t GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondBits[] = {</td></tr>
<tr><th id="2516">2516</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x60</var>, </td></tr>
<tr><th id="2517">2517</th><td>  };</td></tr>
<tr><th id="2518">2518</th><td></td></tr>
<tr><th id="2519">2519</th><td>  <i>// ACC64 Register Class...</i></td></tr>
<tr><th id="2520">2520</th><td>  <em>const</em> MCPhysReg ACC64[] = {</td></tr>
<tr><th id="2521">2521</th><td>    Mips::AC0, </td></tr>
<tr><th id="2522">2522</th><td>  };</td></tr>
<tr><th id="2523">2523</th><td></td></tr>
<tr><th id="2524">2524</th><td>  <i>// ACC64 Bit set.</i></td></tr>
<tr><th id="2525">2525</th><td>  <em>const</em> uint8_t ACC64Bits[] = {</td></tr>
<tr><th id="2526">2526</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x04</var>, </td></tr>
<tr><th id="2527">2527</th><td>  };</td></tr>
<tr><th id="2528">2528</th><td></td></tr>
<tr><th id="2529">2529</th><td>  <i>// GP64 Register Class...</i></td></tr>
<tr><th id="2530">2530</th><td>  <em>const</em> MCPhysReg GP64[] = {</td></tr>
<tr><th id="2531">2531</th><td>    Mips::GP_64, </td></tr>
<tr><th id="2532">2532</th><td>  };</td></tr>
<tr><th id="2533">2533</th><td></td></tr>
<tr><th id="2534">2534</th><td>  <i>// GP64 Bit set.</i></td></tr>
<tr><th id="2535">2535</th><td>  <em>const</em> uint8_t GP64Bits[] = {</td></tr>
<tr><th id="2536">2536</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x10</var>, </td></tr>
<tr><th id="2537">2537</th><td>  };</td></tr>
<tr><th id="2538">2538</th><td></td></tr>
<tr><th id="2539">2539</th><td>  <i>// GPR64_with_sub_32_in_CPURAReg Register Class...</i></td></tr>
<tr><th id="2540">2540</th><td>  <em>const</em> MCPhysReg GPR64_with_sub_32_in_CPURAReg[] = {</td></tr>
<tr><th id="2541">2541</th><td>    Mips::RA_64, </td></tr>
<tr><th id="2542">2542</th><td>  };</td></tr>
<tr><th id="2543">2543</th><td></td></tr>
<tr><th id="2544">2544</th><td>  <i>// GPR64_with_sub_32_in_CPURAReg Bit set.</i></td></tr>
<tr><th id="2545">2545</th><td>  <em>const</em> uint8_t GPR64_with_sub_32_in_CPURARegBits[] = {</td></tr>
<tr><th id="2546">2546</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x20</var>, </td></tr>
<tr><th id="2547">2547</th><td>  };</td></tr>
<tr><th id="2548">2548</th><td></td></tr>
<tr><th id="2549">2549</th><td>  <i>// GPR64_with_sub_32_in_GPR32ZERO Register Class...</i></td></tr>
<tr><th id="2550">2550</th><td>  <em>const</em> MCPhysReg GPR64_with_sub_32_in_GPR32ZERO[] = {</td></tr>
<tr><th id="2551">2551</th><td>    Mips::ZERO_64, </td></tr>
<tr><th id="2552">2552</th><td>  };</td></tr>
<tr><th id="2553">2553</th><td></td></tr>
<tr><th id="2554">2554</th><td>  <i>// GPR64_with_sub_32_in_GPR32ZERO Bit set.</i></td></tr>
<tr><th id="2555">2555</th><td>  <em>const</em> uint8_t GPR64_with_sub_32_in_GPR32ZEROBits[] = {</td></tr>
<tr><th id="2556">2556</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x08</var>, </td></tr>
<tr><th id="2557">2557</th><td>  };</td></tr>
<tr><th id="2558">2558</th><td></td></tr>
<tr><th id="2559">2559</th><td>  <i>// HI64 Register Class...</i></td></tr>
<tr><th id="2560">2560</th><td>  <em>const</em> MCPhysReg HI64[] = {</td></tr>
<tr><th id="2561">2561</th><td>    Mips::HI0_64, </td></tr>
<tr><th id="2562">2562</th><td>  };</td></tr>
<tr><th id="2563">2563</th><td></td></tr>
<tr><th id="2564">2564</th><td>  <i>// HI64 Bit set.</i></td></tr>
<tr><th id="2565">2565</th><td>  <em>const</em> uint8_t HI64Bits[] = {</td></tr>
<tr><th id="2566">2566</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x04</var>, </td></tr>
<tr><th id="2567">2567</th><td>  };</td></tr>
<tr><th id="2568">2568</th><td></td></tr>
<tr><th id="2569">2569</th><td>  <i>// LO64 Register Class...</i></td></tr>
<tr><th id="2570">2570</th><td>  <em>const</em> MCPhysReg LO64[] = {</td></tr>
<tr><th id="2571">2571</th><td>    Mips::LO0_64, </td></tr>
<tr><th id="2572">2572</th><td>  };</td></tr>
<tr><th id="2573">2573</th><td></td></tr>
<tr><th id="2574">2574</th><td>  <i>// LO64 Bit set.</i></td></tr>
<tr><th id="2575">2575</th><td>  <em>const</em> uint8_t LO64Bits[] = {</td></tr>
<tr><th id="2576">2576</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x20</var>, </td></tr>
<tr><th id="2577">2577</th><td>  };</td></tr>
<tr><th id="2578">2578</th><td></td></tr>
<tr><th id="2579">2579</th><td>  <i>// SP64 Register Class...</i></td></tr>
<tr><th id="2580">2580</th><td>  <em>const</em> MCPhysReg SP64[] = {</td></tr>
<tr><th id="2581">2581</th><td>    Mips::SP_64, </td></tr>
<tr><th id="2582">2582</th><td>  };</td></tr>
<tr><th id="2583">2583</th><td></td></tr>
<tr><th id="2584">2584</th><td>  <i>// SP64 Bit set.</i></td></tr>
<tr><th id="2585">2585</th><td>  <em>const</em> uint8_t SP64Bits[] = {</td></tr>
<tr><th id="2586">2586</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x40</var>, </td></tr>
<tr><th id="2587">2587</th><td>  };</td></tr>
<tr><th id="2588">2588</th><td></td></tr>
<tr><th id="2589">2589</th><td>  <i>// MSA128B Register Class...</i></td></tr>
<tr><th id="2590">2590</th><td>  <em>const</em> MCPhysReg MSA128B[] = {</td></tr>
<tr><th id="2591">2591</th><td>    Mips::W0, Mips::W1, Mips::W2, Mips::W3, Mips::W4, Mips::W5, Mips::W6, Mips::W7, Mips::W8, Mips::W9, Mips::W10, Mips::W11, Mips::W12, Mips::W13, Mips::W14, Mips::W15, Mips::W16, Mips::W17, Mips::W18, Mips::W19, Mips::W20, Mips::W21, Mips::W22, Mips::W23, Mips::W24, Mips::W25, Mips::W26, Mips::W27, Mips::W28, Mips::W29, Mips::W30, Mips::W31, </td></tr>
<tr><th id="2592">2592</th><td>  };</td></tr>
<tr><th id="2593">2593</th><td></td></tr>
<tr><th id="2594">2594</th><td>  <i>// MSA128B Bit set.</i></td></tr>
<tr><th id="2595">2595</th><td>  <em>const</em> uint8_t MSA128BBits[] = {</td></tr>
<tr><th id="2596">2596</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="2597">2597</th><td>  };</td></tr>
<tr><th id="2598">2598</th><td></td></tr>
<tr><th id="2599">2599</th><td>  <i>// MSA128D Register Class...</i></td></tr>
<tr><th id="2600">2600</th><td>  <em>const</em> MCPhysReg MSA128D[] = {</td></tr>
<tr><th id="2601">2601</th><td>    Mips::W0, Mips::W1, Mips::W2, Mips::W3, Mips::W4, Mips::W5, Mips::W6, Mips::W7, Mips::W8, Mips::W9, Mips::W10, Mips::W11, Mips::W12, Mips::W13, Mips::W14, Mips::W15, Mips::W16, Mips::W17, Mips::W18, Mips::W19, Mips::W20, Mips::W21, Mips::W22, Mips::W23, Mips::W24, Mips::W25, Mips::W26, Mips::W27, Mips::W28, Mips::W29, Mips::W30, Mips::W31, </td></tr>
<tr><th id="2602">2602</th><td>  };</td></tr>
<tr><th id="2603">2603</th><td></td></tr>
<tr><th id="2604">2604</th><td>  <i>// MSA128D Bit set.</i></td></tr>
<tr><th id="2605">2605</th><td>  <em>const</em> uint8_t MSA128DBits[] = {</td></tr>
<tr><th id="2606">2606</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="2607">2607</th><td>  };</td></tr>
<tr><th id="2608">2608</th><td></td></tr>
<tr><th id="2609">2609</th><td>  <i>// MSA128H Register Class...</i></td></tr>
<tr><th id="2610">2610</th><td>  <em>const</em> MCPhysReg MSA128H[] = {</td></tr>
<tr><th id="2611">2611</th><td>    Mips::W0, Mips::W1, Mips::W2, Mips::W3, Mips::W4, Mips::W5, Mips::W6, Mips::W7, Mips::W8, Mips::W9, Mips::W10, Mips::W11, Mips::W12, Mips::W13, Mips::W14, Mips::W15, Mips::W16, Mips::W17, Mips::W18, Mips::W19, Mips::W20, Mips::W21, Mips::W22, Mips::W23, Mips::W24, Mips::W25, Mips::W26, Mips::W27, Mips::W28, Mips::W29, Mips::W30, Mips::W31, </td></tr>
<tr><th id="2612">2612</th><td>  };</td></tr>
<tr><th id="2613">2613</th><td></td></tr>
<tr><th id="2614">2614</th><td>  <i>// MSA128H Bit set.</i></td></tr>
<tr><th id="2615">2615</th><td>  <em>const</em> uint8_t MSA128HBits[] = {</td></tr>
<tr><th id="2616">2616</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="2617">2617</th><td>  };</td></tr>
<tr><th id="2618">2618</th><td></td></tr>
<tr><th id="2619">2619</th><td>  <i>// MSA128W Register Class...</i></td></tr>
<tr><th id="2620">2620</th><td>  <em>const</em> MCPhysReg MSA128W[] = {</td></tr>
<tr><th id="2621">2621</th><td>    Mips::W0, Mips::W1, Mips::W2, Mips::W3, Mips::W4, Mips::W5, Mips::W6, Mips::W7, Mips::W8, Mips::W9, Mips::W10, Mips::W11, Mips::W12, Mips::W13, Mips::W14, Mips::W15, Mips::W16, Mips::W17, Mips::W18, Mips::W19, Mips::W20, Mips::W21, Mips::W22, Mips::W23, Mips::W24, Mips::W25, Mips::W26, Mips::W27, Mips::W28, Mips::W29, Mips::W30, Mips::W31, </td></tr>
<tr><th id="2622">2622</th><td>  };</td></tr>
<tr><th id="2623">2623</th><td></td></tr>
<tr><th id="2624">2624</th><td>  <i>// MSA128W Bit set.</i></td></tr>
<tr><th id="2625">2625</th><td>  <em>const</em> uint8_t MSA128WBits[] = {</td></tr>
<tr><th id="2626">2626</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x07</var>, </td></tr>
<tr><th id="2627">2627</th><td>  };</td></tr>
<tr><th id="2628">2628</th><td></td></tr>
<tr><th id="2629">2629</th><td>  <i>// MSA128WEvens Register Class...</i></td></tr>
<tr><th id="2630">2630</th><td>  <em>const</em> MCPhysReg MSA128WEvens[] = {</td></tr>
<tr><th id="2631">2631</th><td>    Mips::W0, Mips::W2, Mips::W4, Mips::W6, Mips::W8, Mips::W10, Mips::W12, Mips::W14, Mips::W16, Mips::W18, Mips::W20, Mips::W22, Mips::W24, Mips::W26, Mips::W28, Mips::W30, </td></tr>
<tr><th id="2632">2632</th><td>  };</td></tr>
<tr><th id="2633">2633</th><td></td></tr>
<tr><th id="2634">2634</th><td>  <i>// MSA128WEvens Bit set.</i></td></tr>
<tr><th id="2635">2635</th><td>  <em>const</em> uint8_t MSA128WEvensBits[] = {</td></tr>
<tr><th id="2636">2636</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xa8</var>, <var>0xaa</var>, <var>0xaa</var>, <var>0xaa</var>, <var>0x02</var>, </td></tr>
<tr><th id="2637">2637</th><td>  };</td></tr>
<tr><th id="2638">2638</th><td></td></tr>
<tr><th id="2639">2639</th><td>  <i>// ACC128 Register Class...</i></td></tr>
<tr><th id="2640">2640</th><td>  <em>const</em> MCPhysReg ACC128[] = {</td></tr>
<tr><th id="2641">2641</th><td>    Mips::AC0_64, </td></tr>
<tr><th id="2642">2642</th><td>  };</td></tr>
<tr><th id="2643">2643</th><td></td></tr>
<tr><th id="2644">2644</th><td>  <i>// ACC128 Bit set.</i></td></tr>
<tr><th id="2645">2645</th><td>  <em>const</em> uint8_t ACC128Bits[] = {</td></tr>
<tr><th id="2646">2646</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x01</var>, </td></tr>
<tr><th id="2647">2647</th><td>  };</td></tr>
<tr><th id="2648">2648</th><td></td></tr>
<tr><th id="2649">2649</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="2650">2650</th><td></td></tr>
<tr><th id="2651">2651</th><td></td></tr>
<tr><th id="2652">2652</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="2653">2653</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="2654">2654</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="2655">2655</th><td><u>#endif</u></td></tr>
<tr><th id="2656">2656</th><td><b>extern</b> <em>const</em> <em>char</em> MipsRegClassStrings[] = {</td></tr>
<tr><th id="2657">2657</th><td>  <i>/* 0 */</i> <q>"COP0\0"</q></td></tr>
<tr><th id="2658">2658</th><td>  <i>/* 5 */</i> <q>"HI32\0"</q></td></tr>
<tr><th id="2659">2659</th><td>  <i>/* 10 */</i> <q>"LO32\0"</q></td></tr>
<tr><th id="2660">2660</th><td>  <i>/* 15 */</i> <q>"GP32\0"</q></td></tr>
<tr><th id="2661">2661</th><td>  <i>/* 20 */</i> <q>"SP32\0"</q></td></tr>
<tr><th id="2662">2662</th><td>  <i>/* 25 */</i> <q>"FGR32\0"</q></td></tr>
<tr><th id="2663">2663</th><td>  <i>/* 31 */</i> <q>"GPR32\0"</q></td></tr>
<tr><th id="2664">2664</th><td>  <i>/* 37 */</i> <q>"COP2\0"</q></td></tr>
<tr><th id="2665">2665</th><td>  <i>/* 42 */</i> <q>"COP3\0"</q></td></tr>
<tr><th id="2666">2666</th><td>  <i>/* 47 */</i> <q>"ACC64\0"</q></td></tr>
<tr><th id="2667">2667</th><td>  <i>/* 53 */</i> <q>"HI64\0"</q></td></tr>
<tr><th id="2668">2668</th><td>  <i>/* 58 */</i> <q>"LO64\0"</q></td></tr>
<tr><th id="2669">2669</th><td>  <i>/* 63 */</i> <q>"GP64\0"</q></td></tr>
<tr><th id="2670">2670</th><td>  <i>/* 68 */</i> <q>"SP64\0"</q></td></tr>
<tr><th id="2671">2671</th><td>  <i>/* 73 */</i> <q>"AFGR64\0"</q></td></tr>
<tr><th id="2672">2672</th><td>  <i>/* 80 */</i> <q>"GPR64\0"</q></td></tr>
<tr><th id="2673">2673</th><td>  <i>/* 86 */</i> <q>"MSA128F16\0"</q></td></tr>
<tr><th id="2674">2674</th><td>  <i>/* 96 */</i> <q>"GPRMM16\0"</q></td></tr>
<tr><th id="2675">2675</th><td>  <i>/* 104 */</i> <q>"ACC128\0"</q></td></tr>
<tr><th id="2676">2676</th><td>  <i>/* 111 */</i> <q>"MSA128B\0"</q></td></tr>
<tr><th id="2677">2677</th><td>  <i>/* 119 */</i> <q>"FCC\0"</q></td></tr>
<tr><th id="2678">2678</th><td>  <i>/* 123 */</i> <q>"DSPCC\0"</q></td></tr>
<tr><th id="2679">2679</th><td>  <i>/* 129 */</i> <q>"FGRCC\0"</q></td></tr>
<tr><th id="2680">2680</th><td>  <i>/* 135 */</i> <q>"MSA128D\0"</q></td></tr>
<tr><th id="2681">2681</th><td>  <i>/* 143 */</i> <q>"MSA128H\0"</q></td></tr>
<tr><th id="2682">2682</th><td>  <i>/* 151 */</i> <q>"OCTEON_MPL\0"</q></td></tr>
<tr><th id="2683">2683</th><td>  <i>/* 162 */</i> <q>"GPR64_with_sub_32_in_GPR32ZERO\0"</q></td></tr>
<tr><th id="2684">2684</th><td>  <i>/* 193 */</i> <q>"GPR64_with_sub_32_in_GPR32NONZERO\0"</q></td></tr>
<tr><th id="2685">2685</th><td>  <i>/* 227 */</i> <q>"HI32DSP\0"</q></td></tr>
<tr><th id="2686">2686</th><td>  <i>/* 235 */</i> <q>"LO32DSP\0"</q></td></tr>
<tr><th id="2687">2687</th><td>  <i>/* 243 */</i> <q>"ACC64DSP\0"</q></td></tr>
<tr><th id="2688">2688</th><td>  <i>/* 252 */</i> <q>"GPR64_with_sub_32_in_CPU16RegsPlusSP\0"</q></td></tr>
<tr><th id="2689">2689</th><td>  <i>/* 289 */</i> <q>"OCTEON_P\0"</q></td></tr>
<tr><th id="2690">2690</th><td>  <i>/* 298 */</i> <q>"GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MoveP\0"</q></td></tr>
<tr><th id="2691">2691</th><td>  <i>/* 349 */</i> <q>"GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MoveP\0"</q></td></tr>
<tr><th id="2692">2692</th><td>  <i>/* 397 */</i> <q>"GPR64_with_sub_32_in_GPRMM16MoveP\0"</q></td></tr>
<tr><th id="2693">2693</th><td>  <i>/* 431 */</i> <q>"CCR\0"</q></td></tr>
<tr><th id="2694">2694</th><td>  <i>/* 435 */</i> <q>"DSPR\0"</q></td></tr>
<tr><th id="2695">2695</th><td>  <i>/* 440 */</i> <q>"MSA128W\0"</q></td></tr>
<tr><th id="2696">2696</th><td>  <i>/* 448 */</i> <q>"GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecond\0"</q></td></tr>
<tr><th id="2697">2697</th><td>  <i>/* 506 */</i> <q>"GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecond\0"</q></td></tr>
<tr><th id="2698">2698</th><td>  <i>/* 576 */</i> <q>"GPR64_with_sub_32_in_GPRMM16MovePPairSecond\0"</q></td></tr>
<tr><th id="2699">2699</th><td>  <i>/* 620 */</i> <q>"GPR64_with_sub_32_in_CPURAReg\0"</q></td></tr>
<tr><th id="2700">2700</th><td>  <i>/* 650 */</i> <q>"CPUSPReg\0"</q></td></tr>
<tr><th id="2701">2701</th><td>  <i>/* 659 */</i> <q>"MSACtrl\0"</q></td></tr>
<tr><th id="2702">2702</th><td>  <i>/* 667 */</i> <q>"GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16Zero\0"</q></td></tr>
<tr><th id="2703">2703</th><td>  <i>/* 717 */</i> <q>"GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16Zero\0"</q></td></tr>
<tr><th id="2704">2704</th><td>  <i>/* 781 */</i> <q>"GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16Zero\0"</q></td></tr>
<tr><th id="2705">2705</th><td>  <i>/* 828 */</i> <q>"GPR64_with_sub_32_in_GPRMM16Zero\0"</q></td></tr>
<tr><th id="2706">2706</th><td>  <i>/* 861 */</i> <q>"GPR64_with_sub_32_in_CPU16Regs\0"</q></td></tr>
<tr><th id="2707">2707</th><td>  <i>/* 892 */</i> <q>"HWRegs\0"</q></td></tr>
<tr><th id="2708">2708</th><td>  <i>/* 899 */</i> <q>"MSA128WEvens\0"</q></td></tr>
<tr><th id="2709">2709</th><td>  <i>/* 912 */</i> <q>"GPR64_with_sub_32_in_GPRMM16MovePPairFirst\0"</q></td></tr>
<tr><th id="2710">2710</th><td>};</td></tr>
<tr><th id="2711">2711</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="2712">2712</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="2713">2713</th><td><u>#endif</u></td></tr>
<tr><th id="2714">2714</th><td></td></tr>
<tr><th id="2715">2715</th><td><b>extern</b> <em>const</em> MCRegisterClass MipsMCRegisterClasses[] = {</td></tr>
<tr><th id="2716">2716</th><td>  { MSA128F16, MSA128F16Bits, <var>86</var>, <var>32</var>, <b>sizeof</b>(MSA128F16Bits), Mips::MSA128F16RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2717">2717</th><td>  { CCR, CCRBits, <var>431</var>, <var>32</var>, <b>sizeof</b>(CCRBits), Mips::CCRRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="2718">2718</th><td>  { COP0, COP0Bits, <var>0</var>, <var>32</var>, <b>sizeof</b>(COP0Bits), Mips::COP0RegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="2719">2719</th><td>  { COP2, COP2Bits, <var>37</var>, <var>32</var>, <b>sizeof</b>(COP2Bits), Mips::COP2RegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="2720">2720</th><td>  { COP3, COP3Bits, <var>42</var>, <var>32</var>, <b>sizeof</b>(COP3Bits), Mips::COP3RegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="2721">2721</th><td>  { DSPR, DSPRBits, <var>435</var>, <var>32</var>, <b>sizeof</b>(DSPRBits), Mips::DSPRRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2722">2722</th><td>  { FGR32, FGR32Bits, <var>25</var>, <var>32</var>, <b>sizeof</b>(FGR32Bits), Mips::FGR32RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2723">2723</th><td>  { FGRCC, FGRCCBits, <var>129</var>, <var>32</var>, <b>sizeof</b>(FGRCCBits), Mips::FGRCCRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2724">2724</th><td>  { GPR32, GPR32Bits, <var>31</var>, <var>32</var>, <b>sizeof</b>(GPR32Bits), Mips::GPR32RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2725">2725</th><td>  { HWRegs, HWRegsBits, <var>892</var>, <var>32</var>, <b>sizeof</b>(HWRegsBits), Mips::HWRegsRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="2726">2726</th><td>  { MSACtrl, MSACtrlBits, <var>659</var>, <var>32</var>, <b>sizeof</b>(MSACtrlBits), Mips::MSACtrlRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="2727">2727</th><td>  { GPR32NONZERO, GPR32NONZEROBits, <var>214</var>, <var>31</var>, <b>sizeof</b>(GPR32NONZEROBits), Mips::GPR32NONZERORegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2728">2728</th><td>  { CPU16RegsPlusSP, CPU16RegsPlusSPBits, <var>273</var>, <var>9</var>, <b>sizeof</b>(CPU16RegsPlusSPBits), Mips::CPU16RegsPlusSPRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2729">2729</th><td>  { CPU16Regs, CPU16RegsBits, <var>882</var>, <var>8</var>, <b>sizeof</b>(CPU16RegsBits), Mips::CPU16RegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2730">2730</th><td>  { FCC, FCCBits, <var>119</var>, <var>8</var>, <b>sizeof</b>(FCCBits), Mips::FCCRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="2731">2731</th><td>  { GPRMM16, GPRMM16Bits, <var>96</var>, <var>8</var>, <b>sizeof</b>(GPRMM16Bits), Mips::GPRMM16RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2732">2732</th><td>  { GPRMM16MoveP, GPRMM16MovePBits, <var>336</var>, <var>8</var>, <b>sizeof</b>(GPRMM16MovePBits), Mips::GPRMM16MovePRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2733">2733</th><td>  { GPRMM16Zero, GPRMM16ZeroBits, <var>705</var>, <var>8</var>, <b>sizeof</b>(GPRMM16ZeroBits), Mips::GPRMM16ZeroRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2734">2734</th><td>  { CPU16Regs_and_GPRMM16Zero, CPU16Regs_and_GPRMM16ZeroBits, <var>755</var>, <var>7</var>, <b>sizeof</b>(CPU16Regs_and_GPRMM16ZeroBits), Mips::CPU16Regs_and_GPRMM16ZeroRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2735">2735</th><td>  { GPR32NONZERO_and_GPRMM16MoveP, GPR32NONZERO_and_GPRMM16MovePBits, <var>319</var>, <var>7</var>, <b>sizeof</b>(GPR32NONZERO_and_GPRMM16MovePBits), Mips::GPR32NONZERO_and_GPRMM16MovePRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2736">2736</th><td>  { GPRMM16MovePPairSecond, GPRMM16MovePPairSecondBits, <var>483</var>, <var>5</var>, <b>sizeof</b>(GPRMM16MovePPairSecondBits), Mips::GPRMM16MovePPairSecondRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2737">2737</th><td>  { CPU16Regs_and_GPRMM16MoveP, CPU16Regs_and_GPRMM16MovePBits, <var>370</var>, <var>4</var>, <b>sizeof</b>(CPU16Regs_and_GPRMM16MovePBits), Mips::CPU16Regs_and_GPRMM16MovePRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2738">2738</th><td>  { GPRMM16MoveP_and_GPRMM16Zero, GPRMM16MoveP_and_GPRMM16ZeroBits, <var>688</var>, <var>4</var>, <b>sizeof</b>(GPRMM16MoveP_and_GPRMM16ZeroBits), Mips::GPRMM16MoveP_and_GPRMM16ZeroRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2739">2739</th><td>  { HI32DSP, HI32DSPBits, <var>227</var>, <var>4</var>, <b>sizeof</b>(HI32DSPBits), Mips::HI32DSPRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2740">2740</th><td>  { LO32DSP, LO32DSPBits, <var>235</var>, <var>4</var>, <b>sizeof</b>(LO32DSPBits), Mips::LO32DSPRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2741">2741</th><td>  { CPU16Regs_and_GPRMM16MovePPairSecond, CPU16Regs_and_GPRMM16MovePPairSecondBits, <var>469</var>, <var>3</var>, <b>sizeof</b>(CPU16Regs_and_GPRMM16MovePPairSecondBits), Mips::CPU16Regs_and_GPRMM16MovePPairSecondRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2742">2742</th><td>  { GPRMM16MovePPairFirst, GPRMM16MovePPairFirstBits, <var>933</var>, <var>3</var>, <b>sizeof</b>(GPRMM16MovePPairFirstBits), Mips::GPRMM16MovePPairFirstRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2743">2743</th><td>  { GPRMM16MoveP_and_CPU16Regs_and_GPRMM16Zero, GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroBits, <var>738</var>, <var>3</var>, <b>sizeof</b>(GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroBits), Mips::GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2744">2744</th><td>  { GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecond, GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondBits, <var>527</var>, <var>2</var>, <b>sizeof</b>(GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondBits), Mips::GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2745">2745</th><td>  { CPURAReg, CPURARegBits, <var>641</var>, <var>1</var>, <b>sizeof</b>(CPURARegBits), Mips::CPURARegRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="2746">2746</th><td>  { CPUSPReg, CPUSPRegBits, <var>650</var>, <var>1</var>, <b>sizeof</b>(CPUSPRegBits), Mips::CPUSPRegRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="2747">2747</th><td>  { DSPCC, DSPCCBits, <var>123</var>, <var>1</var>, <b>sizeof</b>(DSPCCBits), Mips::DSPCCRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2748">2748</th><td>  { GP32, GP32Bits, <var>15</var>, <var>1</var>, <b>sizeof</b>(GP32Bits), Mips::GP32RegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="2749">2749</th><td>  { GPR32ZERO, GPR32ZEROBits, <var>183</var>, <var>1</var>, <b>sizeof</b>(GPR32ZEROBits), Mips::GPR32ZERORegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2750">2750</th><td>  { HI32, HI32Bits, <var>5</var>, <var>1</var>, <b>sizeof</b>(HI32Bits), Mips::HI32RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2751">2751</th><td>  { LO32, LO32Bits, <var>10</var>, <var>1</var>, <b>sizeof</b>(LO32Bits), Mips::LO32RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2752">2752</th><td>  { SP32, SP32Bits, <var>20</var>, <var>1</var>, <b>sizeof</b>(SP32Bits), Mips::SP32RegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="2753">2753</th><td>  { FGR64, FGR64Bits, <var>74</var>, <var>32</var>, <b>sizeof</b>(FGR64Bits), Mips::FGR64RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2754">2754</th><td>  { GPR64, GPR64Bits, <var>80</var>, <var>32</var>, <b>sizeof</b>(GPR64Bits), Mips::GPR64RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2755">2755</th><td>  { GPR64_with_sub_32_in_GPR32NONZERO, GPR64_with_sub_32_in_GPR32NONZEROBits, <var>193</var>, <var>31</var>, <b>sizeof</b>(GPR64_with_sub_32_in_GPR32NONZEROBits), Mips::GPR64_with_sub_32_in_GPR32NONZERORegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2756">2756</th><td>  { AFGR64, AFGR64Bits, <var>73</var>, <var>16</var>, <b>sizeof</b>(AFGR64Bits), Mips::AFGR64RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2757">2757</th><td>  { GPR64_with_sub_32_in_CPU16RegsPlusSP, GPR64_with_sub_32_in_CPU16RegsPlusSPBits, <var>252</var>, <var>9</var>, <b>sizeof</b>(GPR64_with_sub_32_in_CPU16RegsPlusSPBits), Mips::GPR64_with_sub_32_in_CPU16RegsPlusSPRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2758">2758</th><td>  { GPR64_with_sub_32_in_CPU16Regs, GPR64_with_sub_32_in_CPU16RegsBits, <var>861</var>, <var>8</var>, <b>sizeof</b>(GPR64_with_sub_32_in_CPU16RegsBits), Mips::GPR64_with_sub_32_in_CPU16RegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2759">2759</th><td>  { GPR64_with_sub_32_in_GPRMM16MoveP, GPR64_with_sub_32_in_GPRMM16MovePBits, <var>397</var>, <var>8</var>, <b>sizeof</b>(GPR64_with_sub_32_in_GPRMM16MovePBits), Mips::GPR64_with_sub_32_in_GPRMM16MovePRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2760">2760</th><td>  { GPR64_with_sub_32_in_GPRMM16Zero, GPR64_with_sub_32_in_GPRMM16ZeroBits, <var>828</var>, <var>8</var>, <b>sizeof</b>(GPR64_with_sub_32_in_GPRMM16ZeroBits), Mips::GPR64_with_sub_32_in_GPRMM16ZeroRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2761">2761</th><td>  { GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16Zero, GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroBits, <var>781</var>, <var>7</var>, <b>sizeof</b>(GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroBits), Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2762">2762</th><td>  { GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MoveP, GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePBits, <var>298</var>, <var>7</var>, <b>sizeof</b>(GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePBits), Mips::GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2763">2763</th><td>  { GPR64_with_sub_32_in_GPRMM16MovePPairSecond, GPR64_with_sub_32_in_GPRMM16MovePPairSecondBits, <var>576</var>, <var>5</var>, <b>sizeof</b>(GPR64_with_sub_32_in_GPRMM16MovePPairSecondBits), Mips::GPR64_with_sub_32_in_GPRMM16MovePPairSecondRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2764">2764</th><td>  { ACC64DSP, ACC64DSPBits, <var>243</var>, <var>4</var>, <b>sizeof</b>(ACC64DSPBits), Mips::ACC64DSPRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2765">2765</th><td>  { GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MoveP, GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePBits, <var>349</var>, <var>4</var>, <b>sizeof</b>(GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePBits), Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2766">2766</th><td>  { GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16Zero, GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroBits, <var>667</var>, <var>4</var>, <b>sizeof</b>(GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroBits), Mips::GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2767">2767</th><td>  { GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecond, GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondBits, <var>448</var>, <var>3</var>, <b>sizeof</b>(GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondBits), Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2768">2768</th><td>  { GPR64_with_sub_32_in_GPRMM16MovePPairFirst, GPR64_with_sub_32_in_GPRMM16MovePPairFirstBits, <var>912</var>, <var>3</var>, <b>sizeof</b>(GPR64_with_sub_32_in_GPRMM16MovePPairFirstBits), Mips::GPR64_with_sub_32_in_GPRMM16MovePPairFirstRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2769">2769</th><td>  { GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16Zero, GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroBits, <var>717</var>, <var>3</var>, <b>sizeof</b>(GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroBits), Mips::GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2770">2770</th><td>  { OCTEON_MPL, OCTEON_MPLBits, <var>151</var>, <var>3</var>, <b>sizeof</b>(OCTEON_MPLBits), Mips::OCTEON_MPLRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="2771">2771</th><td>  { OCTEON_P, OCTEON_PBits, <var>289</var>, <var>3</var>, <b>sizeof</b>(OCTEON_PBits), Mips::OCTEON_PRegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="2772">2772</th><td>  { GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecond, GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondBits, <var>506</var>, <var>2</var>, <b>sizeof</b>(GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondBits), Mips::GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2773">2773</th><td>  { ACC64, ACC64Bits, <var>47</var>, <var>1</var>, <b>sizeof</b>(ACC64Bits), Mips::ACC64RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2774">2774</th><td>  { GP64, GP64Bits, <var>63</var>, <var>1</var>, <b>sizeof</b>(GP64Bits), Mips::GP64RegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="2775">2775</th><td>  { GPR64_with_sub_32_in_CPURAReg, GPR64_with_sub_32_in_CPURARegBits, <var>620</var>, <var>1</var>, <b>sizeof</b>(GPR64_with_sub_32_in_CPURARegBits), Mips::GPR64_with_sub_32_in_CPURARegRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2776">2776</th><td>  { GPR64_with_sub_32_in_GPR32ZERO, GPR64_with_sub_32_in_GPR32ZEROBits, <var>162</var>, <var>1</var>, <b>sizeof</b>(GPR64_with_sub_32_in_GPR32ZEROBits), Mips::GPR64_with_sub_32_in_GPR32ZERORegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2777">2777</th><td>  { HI64, HI64Bits, <var>53</var>, <var>1</var>, <b>sizeof</b>(HI64Bits), Mips::HI64RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2778">2778</th><td>  { LO64, LO64Bits, <var>58</var>, <var>1</var>, <b>sizeof</b>(LO64Bits), Mips::LO64RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2779">2779</th><td>  { SP64, SP64Bits, <var>68</var>, <var>1</var>, <b>sizeof</b>(SP64Bits), Mips::SP64RegClassID, <var>1</var>, <b>false</b> },</td></tr>
<tr><th id="2780">2780</th><td>  { MSA128B, MSA128BBits, <var>111</var>, <var>32</var>, <b>sizeof</b>(MSA128BBits), Mips::MSA128BRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2781">2781</th><td>  { MSA128D, MSA128DBits, <var>135</var>, <var>32</var>, <b>sizeof</b>(MSA128DBits), Mips::MSA128DRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2782">2782</th><td>  { MSA128H, MSA128HBits, <var>143</var>, <var>32</var>, <b>sizeof</b>(MSA128HBits), Mips::MSA128HRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2783">2783</th><td>  { MSA128W, MSA128WBits, <var>440</var>, <var>32</var>, <b>sizeof</b>(MSA128WBits), Mips::MSA128WRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2784">2784</th><td>  { MSA128WEvens, MSA128WEvensBits, <var>899</var>, <var>16</var>, <b>sizeof</b>(MSA128WEvensBits), Mips::MSA128WEvensRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2785">2785</th><td>  { ACC128, ACC128Bits, <var>104</var>, <var>1</var>, <b>sizeof</b>(ACC128Bits), Mips::ACC128RegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="2786">2786</th><td>};</td></tr>
<tr><th id="2787">2787</th><td></td></tr>
<tr><th id="2788">2788</th><td><i>// Mips Dwarf&lt;-&gt;LLVM register mappings.</i></td></tr>
<tr><th id="2789">2789</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair MipsDwarfFlavour0Dwarf2L[] = {</td></tr>
<tr><th id="2790">2790</th><td>  { <var>0U</var>, Mips::ZERO_64 },</td></tr>
<tr><th id="2791">2791</th><td>  { <var>1U</var>, Mips::AT_64 },</td></tr>
<tr><th id="2792">2792</th><td>  { <var>2U</var>, Mips::V0_64 },</td></tr>
<tr><th id="2793">2793</th><td>  { <var>3U</var>, Mips::V1_64 },</td></tr>
<tr><th id="2794">2794</th><td>  { <var>4U</var>, Mips::A0_64 },</td></tr>
<tr><th id="2795">2795</th><td>  { <var>5U</var>, Mips::A1_64 },</td></tr>
<tr><th id="2796">2796</th><td>  { <var>6U</var>, Mips::A2_64 },</td></tr>
<tr><th id="2797">2797</th><td>  { <var>7U</var>, Mips::A3_64 },</td></tr>
<tr><th id="2798">2798</th><td>  { <var>8U</var>, Mips::T0_64 },</td></tr>
<tr><th id="2799">2799</th><td>  { <var>9U</var>, Mips::T1_64 },</td></tr>
<tr><th id="2800">2800</th><td>  { <var>10U</var>, Mips::T2_64 },</td></tr>
<tr><th id="2801">2801</th><td>  { <var>11U</var>, Mips::T3_64 },</td></tr>
<tr><th id="2802">2802</th><td>  { <var>12U</var>, Mips::T4_64 },</td></tr>
<tr><th id="2803">2803</th><td>  { <var>13U</var>, Mips::T5_64 },</td></tr>
<tr><th id="2804">2804</th><td>  { <var>14U</var>, Mips::T6_64 },</td></tr>
<tr><th id="2805">2805</th><td>  { <var>15U</var>, Mips::T7_64 },</td></tr>
<tr><th id="2806">2806</th><td>  { <var>16U</var>, Mips::S0_64 },</td></tr>
<tr><th id="2807">2807</th><td>  { <var>17U</var>, Mips::S1_64 },</td></tr>
<tr><th id="2808">2808</th><td>  { <var>18U</var>, Mips::S2_64 },</td></tr>
<tr><th id="2809">2809</th><td>  { <var>19U</var>, Mips::S3_64 },</td></tr>
<tr><th id="2810">2810</th><td>  { <var>20U</var>, Mips::S4_64 },</td></tr>
<tr><th id="2811">2811</th><td>  { <var>21U</var>, Mips::S5_64 },</td></tr>
<tr><th id="2812">2812</th><td>  { <var>22U</var>, Mips::S6_64 },</td></tr>
<tr><th id="2813">2813</th><td>  { <var>23U</var>, Mips::S7_64 },</td></tr>
<tr><th id="2814">2814</th><td>  { <var>24U</var>, Mips::T8_64 },</td></tr>
<tr><th id="2815">2815</th><td>  { <var>25U</var>, Mips::T9_64 },</td></tr>
<tr><th id="2816">2816</th><td>  { <var>26U</var>, Mips::K0_64 },</td></tr>
<tr><th id="2817">2817</th><td>  { <var>27U</var>, Mips::K1_64 },</td></tr>
<tr><th id="2818">2818</th><td>  { <var>28U</var>, Mips::GP_64 },</td></tr>
<tr><th id="2819">2819</th><td>  { <var>29U</var>, Mips::SP_64 },</td></tr>
<tr><th id="2820">2820</th><td>  { <var>30U</var>, Mips::FP_64 },</td></tr>
<tr><th id="2821">2821</th><td>  { <var>31U</var>, Mips::RA_64 },</td></tr>
<tr><th id="2822">2822</th><td>  { <var>32U</var>, Mips::D0_64 },</td></tr>
<tr><th id="2823">2823</th><td>  { <var>33U</var>, Mips::D1_64 },</td></tr>
<tr><th id="2824">2824</th><td>  { <var>34U</var>, Mips::D2_64 },</td></tr>
<tr><th id="2825">2825</th><td>  { <var>35U</var>, Mips::D3_64 },</td></tr>
<tr><th id="2826">2826</th><td>  { <var>36U</var>, Mips::D4_64 },</td></tr>
<tr><th id="2827">2827</th><td>  { <var>37U</var>, Mips::D5_64 },</td></tr>
<tr><th id="2828">2828</th><td>  { <var>38U</var>, Mips::D6_64 },</td></tr>
<tr><th id="2829">2829</th><td>  { <var>39U</var>, Mips::D7_64 },</td></tr>
<tr><th id="2830">2830</th><td>  { <var>40U</var>, Mips::D8_64 },</td></tr>
<tr><th id="2831">2831</th><td>  { <var>41U</var>, Mips::D9_64 },</td></tr>
<tr><th id="2832">2832</th><td>  { <var>42U</var>, Mips::D10_64 },</td></tr>
<tr><th id="2833">2833</th><td>  { <var>43U</var>, Mips::D11_64 },</td></tr>
<tr><th id="2834">2834</th><td>  { <var>44U</var>, Mips::D12_64 },</td></tr>
<tr><th id="2835">2835</th><td>  { <var>45U</var>, Mips::D13_64 },</td></tr>
<tr><th id="2836">2836</th><td>  { <var>46U</var>, Mips::D14_64 },</td></tr>
<tr><th id="2837">2837</th><td>  { <var>47U</var>, Mips::D15_64 },</td></tr>
<tr><th id="2838">2838</th><td>  { <var>48U</var>, Mips::D16_64 },</td></tr>
<tr><th id="2839">2839</th><td>  { <var>49U</var>, Mips::D17_64 },</td></tr>
<tr><th id="2840">2840</th><td>  { <var>50U</var>, Mips::D18_64 },</td></tr>
<tr><th id="2841">2841</th><td>  { <var>51U</var>, Mips::D19_64 },</td></tr>
<tr><th id="2842">2842</th><td>  { <var>52U</var>, Mips::D20_64 },</td></tr>
<tr><th id="2843">2843</th><td>  { <var>53U</var>, Mips::D21_64 },</td></tr>
<tr><th id="2844">2844</th><td>  { <var>54U</var>, Mips::D22_64 },</td></tr>
<tr><th id="2845">2845</th><td>  { <var>55U</var>, Mips::D23_64 },</td></tr>
<tr><th id="2846">2846</th><td>  { <var>56U</var>, Mips::D24_64 },</td></tr>
<tr><th id="2847">2847</th><td>  { <var>57U</var>, Mips::D25_64 },</td></tr>
<tr><th id="2848">2848</th><td>  { <var>58U</var>, Mips::D26_64 },</td></tr>
<tr><th id="2849">2849</th><td>  { <var>59U</var>, Mips::D27_64 },</td></tr>
<tr><th id="2850">2850</th><td>  { <var>60U</var>, Mips::D28_64 },</td></tr>
<tr><th id="2851">2851</th><td>  { <var>61U</var>, Mips::D29_64 },</td></tr>
<tr><th id="2852">2852</th><td>  { <var>62U</var>, Mips::D30_64 },</td></tr>
<tr><th id="2853">2853</th><td>  { <var>63U</var>, Mips::D31_64 },</td></tr>
<tr><th id="2854">2854</th><td>  { <var>64U</var>, Mips::HI0 },</td></tr>
<tr><th id="2855">2855</th><td>  { <var>65U</var>, Mips::LO0 },</td></tr>
<tr><th id="2856">2856</th><td>  { <var>176U</var>, Mips::HI1 },</td></tr>
<tr><th id="2857">2857</th><td>  { <var>177U</var>, Mips::LO1 },</td></tr>
<tr><th id="2858">2858</th><td>  { <var>178U</var>, Mips::HI2 },</td></tr>
<tr><th id="2859">2859</th><td>  { <var>179U</var>, Mips::LO2 },</td></tr>
<tr><th id="2860">2860</th><td>  { <var>180U</var>, Mips::HI3 },</td></tr>
<tr><th id="2861">2861</th><td>  { <var>181U</var>, Mips::LO3 },</td></tr>
<tr><th id="2862">2862</th><td>};</td></tr>
<tr><th id="2863">2863</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MipsDwarfFlavour0Dwarf2LSize = array_lengthof(MipsDwarfFlavour0Dwarf2L);</td></tr>
<tr><th id="2864">2864</th><td></td></tr>
<tr><th id="2865">2865</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair MipsEHFlavour0Dwarf2L[] = {</td></tr>
<tr><th id="2866">2866</th><td>  { <var>0U</var>, Mips::ZERO_64 },</td></tr>
<tr><th id="2867">2867</th><td>  { <var>1U</var>, Mips::AT_64 },</td></tr>
<tr><th id="2868">2868</th><td>  { <var>2U</var>, Mips::V0_64 },</td></tr>
<tr><th id="2869">2869</th><td>  { <var>3U</var>, Mips::V1_64 },</td></tr>
<tr><th id="2870">2870</th><td>  { <var>4U</var>, Mips::A0_64 },</td></tr>
<tr><th id="2871">2871</th><td>  { <var>5U</var>, Mips::A1_64 },</td></tr>
<tr><th id="2872">2872</th><td>  { <var>6U</var>, Mips::A2_64 },</td></tr>
<tr><th id="2873">2873</th><td>  { <var>7U</var>, Mips::A3_64 },</td></tr>
<tr><th id="2874">2874</th><td>  { <var>8U</var>, Mips::T0_64 },</td></tr>
<tr><th id="2875">2875</th><td>  { <var>9U</var>, Mips::T1_64 },</td></tr>
<tr><th id="2876">2876</th><td>  { <var>10U</var>, Mips::T2_64 },</td></tr>
<tr><th id="2877">2877</th><td>  { <var>11U</var>, Mips::T3_64 },</td></tr>
<tr><th id="2878">2878</th><td>  { <var>12U</var>, Mips::T4_64 },</td></tr>
<tr><th id="2879">2879</th><td>  { <var>13U</var>, Mips::T5_64 },</td></tr>
<tr><th id="2880">2880</th><td>  { <var>14U</var>, Mips::T6_64 },</td></tr>
<tr><th id="2881">2881</th><td>  { <var>15U</var>, Mips::T7_64 },</td></tr>
<tr><th id="2882">2882</th><td>  { <var>16U</var>, Mips::S0_64 },</td></tr>
<tr><th id="2883">2883</th><td>  { <var>17U</var>, Mips::S1_64 },</td></tr>
<tr><th id="2884">2884</th><td>  { <var>18U</var>, Mips::S2_64 },</td></tr>
<tr><th id="2885">2885</th><td>  { <var>19U</var>, Mips::S3_64 },</td></tr>
<tr><th id="2886">2886</th><td>  { <var>20U</var>, Mips::S4_64 },</td></tr>
<tr><th id="2887">2887</th><td>  { <var>21U</var>, Mips::S5_64 },</td></tr>
<tr><th id="2888">2888</th><td>  { <var>22U</var>, Mips::S6_64 },</td></tr>
<tr><th id="2889">2889</th><td>  { <var>23U</var>, Mips::S7_64 },</td></tr>
<tr><th id="2890">2890</th><td>  { <var>24U</var>, Mips::T8_64 },</td></tr>
<tr><th id="2891">2891</th><td>  { <var>25U</var>, Mips::T9_64 },</td></tr>
<tr><th id="2892">2892</th><td>  { <var>26U</var>, Mips::K0_64 },</td></tr>
<tr><th id="2893">2893</th><td>  { <var>27U</var>, Mips::K1_64 },</td></tr>
<tr><th id="2894">2894</th><td>  { <var>28U</var>, Mips::GP_64 },</td></tr>
<tr><th id="2895">2895</th><td>  { <var>29U</var>, Mips::SP_64 },</td></tr>
<tr><th id="2896">2896</th><td>  { <var>30U</var>, Mips::FP_64 },</td></tr>
<tr><th id="2897">2897</th><td>  { <var>31U</var>, Mips::RA_64 },</td></tr>
<tr><th id="2898">2898</th><td>  { <var>32U</var>, Mips::D0_64 },</td></tr>
<tr><th id="2899">2899</th><td>  { <var>33U</var>, Mips::D1_64 },</td></tr>
<tr><th id="2900">2900</th><td>  { <var>34U</var>, Mips::D2_64 },</td></tr>
<tr><th id="2901">2901</th><td>  { <var>35U</var>, Mips::D3_64 },</td></tr>
<tr><th id="2902">2902</th><td>  { <var>36U</var>, Mips::D4_64 },</td></tr>
<tr><th id="2903">2903</th><td>  { <var>37U</var>, Mips::D5_64 },</td></tr>
<tr><th id="2904">2904</th><td>  { <var>38U</var>, Mips::D6_64 },</td></tr>
<tr><th id="2905">2905</th><td>  { <var>39U</var>, Mips::D7_64 },</td></tr>
<tr><th id="2906">2906</th><td>  { <var>40U</var>, Mips::D8_64 },</td></tr>
<tr><th id="2907">2907</th><td>  { <var>41U</var>, Mips::D9_64 },</td></tr>
<tr><th id="2908">2908</th><td>  { <var>42U</var>, Mips::D10_64 },</td></tr>
<tr><th id="2909">2909</th><td>  { <var>43U</var>, Mips::D11_64 },</td></tr>
<tr><th id="2910">2910</th><td>  { <var>44U</var>, Mips::D12_64 },</td></tr>
<tr><th id="2911">2911</th><td>  { <var>45U</var>, Mips::D13_64 },</td></tr>
<tr><th id="2912">2912</th><td>  { <var>46U</var>, Mips::D14_64 },</td></tr>
<tr><th id="2913">2913</th><td>  { <var>47U</var>, Mips::D15_64 },</td></tr>
<tr><th id="2914">2914</th><td>  { <var>48U</var>, Mips::D16_64 },</td></tr>
<tr><th id="2915">2915</th><td>  { <var>49U</var>, Mips::D17_64 },</td></tr>
<tr><th id="2916">2916</th><td>  { <var>50U</var>, Mips::D18_64 },</td></tr>
<tr><th id="2917">2917</th><td>  { <var>51U</var>, Mips::D19_64 },</td></tr>
<tr><th id="2918">2918</th><td>  { <var>52U</var>, Mips::D20_64 },</td></tr>
<tr><th id="2919">2919</th><td>  { <var>53U</var>, Mips::D21_64 },</td></tr>
<tr><th id="2920">2920</th><td>  { <var>54U</var>, Mips::D22_64 },</td></tr>
<tr><th id="2921">2921</th><td>  { <var>55U</var>, Mips::D23_64 },</td></tr>
<tr><th id="2922">2922</th><td>  { <var>56U</var>, Mips::D24_64 },</td></tr>
<tr><th id="2923">2923</th><td>  { <var>57U</var>, Mips::D25_64 },</td></tr>
<tr><th id="2924">2924</th><td>  { <var>58U</var>, Mips::D26_64 },</td></tr>
<tr><th id="2925">2925</th><td>  { <var>59U</var>, Mips::D27_64 },</td></tr>
<tr><th id="2926">2926</th><td>  { <var>60U</var>, Mips::D28_64 },</td></tr>
<tr><th id="2927">2927</th><td>  { <var>61U</var>, Mips::D29_64 },</td></tr>
<tr><th id="2928">2928</th><td>  { <var>62U</var>, Mips::D30_64 },</td></tr>
<tr><th id="2929">2929</th><td>  { <var>63U</var>, Mips::D31_64 },</td></tr>
<tr><th id="2930">2930</th><td>  { <var>64U</var>, Mips::HI0 },</td></tr>
<tr><th id="2931">2931</th><td>  { <var>65U</var>, Mips::LO0 },</td></tr>
<tr><th id="2932">2932</th><td>  { <var>176U</var>, Mips::HI1 },</td></tr>
<tr><th id="2933">2933</th><td>  { <var>177U</var>, Mips::LO1 },</td></tr>
<tr><th id="2934">2934</th><td>  { <var>178U</var>, Mips::HI2 },</td></tr>
<tr><th id="2935">2935</th><td>  { <var>179U</var>, Mips::LO2 },</td></tr>
<tr><th id="2936">2936</th><td>  { <var>180U</var>, Mips::HI3 },</td></tr>
<tr><th id="2937">2937</th><td>  { <var>181U</var>, Mips::LO3 },</td></tr>
<tr><th id="2938">2938</th><td>};</td></tr>
<tr><th id="2939">2939</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MipsEHFlavour0Dwarf2LSize = array_lengthof(MipsEHFlavour0Dwarf2L);</td></tr>
<tr><th id="2940">2940</th><td></td></tr>
<tr><th id="2941">2941</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair MipsDwarfFlavour0L2Dwarf[] = {</td></tr>
<tr><th id="2942">2942</th><td>  { Mips::AT, <var>1U</var> },</td></tr>
<tr><th id="2943">2943</th><td>  { Mips::FP, <var>30U</var> },</td></tr>
<tr><th id="2944">2944</th><td>  { Mips::GP, <var>28U</var> },</td></tr>
<tr><th id="2945">2945</th><td>  { Mips::RA, <var>31U</var> },</td></tr>
<tr><th id="2946">2946</th><td>  { Mips::SP, <var>29U</var> },</td></tr>
<tr><th id="2947">2947</th><td>  { Mips::ZERO, <var>0U</var> },</td></tr>
<tr><th id="2948">2948</th><td>  { Mips::A0, <var>4U</var> },</td></tr>
<tr><th id="2949">2949</th><td>  { Mips::A1, <var>5U</var> },</td></tr>
<tr><th id="2950">2950</th><td>  { Mips::A2, <var>6U</var> },</td></tr>
<tr><th id="2951">2951</th><td>  { Mips::A3, <var>7U</var> },</td></tr>
<tr><th id="2952">2952</th><td>  { Mips::AT_64, <var>1U</var> },</td></tr>
<tr><th id="2953">2953</th><td>  { Mips::F0, <var>32U</var> },</td></tr>
<tr><th id="2954">2954</th><td>  { Mips::F1, <var>33U</var> },</td></tr>
<tr><th id="2955">2955</th><td>  { Mips::F2, <var>34U</var> },</td></tr>
<tr><th id="2956">2956</th><td>  { Mips::F3, <var>35U</var> },</td></tr>
<tr><th id="2957">2957</th><td>  { Mips::F4, <var>36U</var> },</td></tr>
<tr><th id="2958">2958</th><td>  { Mips::F5, <var>37U</var> },</td></tr>
<tr><th id="2959">2959</th><td>  { Mips::F6, <var>38U</var> },</td></tr>
<tr><th id="2960">2960</th><td>  { Mips::F7, <var>39U</var> },</td></tr>
<tr><th id="2961">2961</th><td>  { Mips::F8, <var>40U</var> },</td></tr>
<tr><th id="2962">2962</th><td>  { Mips::F9, <var>41U</var> },</td></tr>
<tr><th id="2963">2963</th><td>  { Mips::F10, <var>42U</var> },</td></tr>
<tr><th id="2964">2964</th><td>  { Mips::F11, <var>43U</var> },</td></tr>
<tr><th id="2965">2965</th><td>  { Mips::F12, <var>44U</var> },</td></tr>
<tr><th id="2966">2966</th><td>  { Mips::F13, <var>45U</var> },</td></tr>
<tr><th id="2967">2967</th><td>  { Mips::F14, <var>46U</var> },</td></tr>
<tr><th id="2968">2968</th><td>  { Mips::F15, <var>47U</var> },</td></tr>
<tr><th id="2969">2969</th><td>  { Mips::F16, <var>48U</var> },</td></tr>
<tr><th id="2970">2970</th><td>  { Mips::F17, <var>49U</var> },</td></tr>
<tr><th id="2971">2971</th><td>  { Mips::F18, <var>50U</var> },</td></tr>
<tr><th id="2972">2972</th><td>  { Mips::F19, <var>51U</var> },</td></tr>
<tr><th id="2973">2973</th><td>  { Mips::F20, <var>52U</var> },</td></tr>
<tr><th id="2974">2974</th><td>  { Mips::F21, <var>53U</var> },</td></tr>
<tr><th id="2975">2975</th><td>  { Mips::F22, <var>54U</var> },</td></tr>
<tr><th id="2976">2976</th><td>  { Mips::F23, <var>55U</var> },</td></tr>
<tr><th id="2977">2977</th><td>  { Mips::F24, <var>56U</var> },</td></tr>
<tr><th id="2978">2978</th><td>  { Mips::F25, <var>57U</var> },</td></tr>
<tr><th id="2979">2979</th><td>  { Mips::F26, <var>58U</var> },</td></tr>
<tr><th id="2980">2980</th><td>  { Mips::F27, <var>59U</var> },</td></tr>
<tr><th id="2981">2981</th><td>  { Mips::F28, <var>60U</var> },</td></tr>
<tr><th id="2982">2982</th><td>  { Mips::F29, <var>61U</var> },</td></tr>
<tr><th id="2983">2983</th><td>  { Mips::F30, <var>62U</var> },</td></tr>
<tr><th id="2984">2984</th><td>  { Mips::F31, <var>63U</var> },</td></tr>
<tr><th id="2985">2985</th><td>  { Mips::FP_64, <var>30U</var> },</td></tr>
<tr><th id="2986">2986</th><td>  { Mips::F_HI0, <var>32U</var> },</td></tr>
<tr><th id="2987">2987</th><td>  { Mips::F_HI1, <var>33U</var> },</td></tr>
<tr><th id="2988">2988</th><td>  { Mips::F_HI2, <var>34U</var> },</td></tr>
<tr><th id="2989">2989</th><td>  { Mips::F_HI3, <var>35U</var> },</td></tr>
<tr><th id="2990">2990</th><td>  { Mips::F_HI4, <var>36U</var> },</td></tr>
<tr><th id="2991">2991</th><td>  { Mips::F_HI5, <var>37U</var> },</td></tr>
<tr><th id="2992">2992</th><td>  { Mips::F_HI6, <var>38U</var> },</td></tr>
<tr><th id="2993">2993</th><td>  { Mips::F_HI7, <var>39U</var> },</td></tr>
<tr><th id="2994">2994</th><td>  { Mips::F_HI8, <var>40U</var> },</td></tr>
<tr><th id="2995">2995</th><td>  { Mips::F_HI9, <var>41U</var> },</td></tr>
<tr><th id="2996">2996</th><td>  { Mips::F_HI10, <var>42U</var> },</td></tr>
<tr><th id="2997">2997</th><td>  { Mips::F_HI11, <var>43U</var> },</td></tr>
<tr><th id="2998">2998</th><td>  { Mips::F_HI12, <var>44U</var> },</td></tr>
<tr><th id="2999">2999</th><td>  { Mips::F_HI13, <var>45U</var> },</td></tr>
<tr><th id="3000">3000</th><td>  { Mips::F_HI14, <var>46U</var> },</td></tr>
<tr><th id="3001">3001</th><td>  { Mips::F_HI15, <var>47U</var> },</td></tr>
<tr><th id="3002">3002</th><td>  { Mips::F_HI16, <var>48U</var> },</td></tr>
<tr><th id="3003">3003</th><td>  { Mips::F_HI17, <var>49U</var> },</td></tr>
<tr><th id="3004">3004</th><td>  { Mips::F_HI18, <var>50U</var> },</td></tr>
<tr><th id="3005">3005</th><td>  { Mips::F_HI19, <var>51U</var> },</td></tr>
<tr><th id="3006">3006</th><td>  { Mips::F_HI20, <var>52U</var> },</td></tr>
<tr><th id="3007">3007</th><td>  { Mips::F_HI21, <var>53U</var> },</td></tr>
<tr><th id="3008">3008</th><td>  { Mips::F_HI22, <var>54U</var> },</td></tr>
<tr><th id="3009">3009</th><td>  { Mips::F_HI23, <var>55U</var> },</td></tr>
<tr><th id="3010">3010</th><td>  { Mips::F_HI24, <var>56U</var> },</td></tr>
<tr><th id="3011">3011</th><td>  { Mips::F_HI25, <var>57U</var> },</td></tr>
<tr><th id="3012">3012</th><td>  { Mips::F_HI26, <var>58U</var> },</td></tr>
<tr><th id="3013">3013</th><td>  { Mips::F_HI27, <var>59U</var> },</td></tr>
<tr><th id="3014">3014</th><td>  { Mips::F_HI28, <var>60U</var> },</td></tr>
<tr><th id="3015">3015</th><td>  { Mips::F_HI29, <var>61U</var> },</td></tr>
<tr><th id="3016">3016</th><td>  { Mips::F_HI30, <var>62U</var> },</td></tr>
<tr><th id="3017">3017</th><td>  { Mips::F_HI31, <var>63U</var> },</td></tr>
<tr><th id="3018">3018</th><td>  { Mips::GP_64, <var>28U</var> },</td></tr>
<tr><th id="3019">3019</th><td>  { Mips::HI0, <var>64U</var> },</td></tr>
<tr><th id="3020">3020</th><td>  { Mips::HI1, <var>176U</var> },</td></tr>
<tr><th id="3021">3021</th><td>  { Mips::HI2, <var>178U</var> },</td></tr>
<tr><th id="3022">3022</th><td>  { Mips::HI3, <var>180U</var> },</td></tr>
<tr><th id="3023">3023</th><td>  { Mips::K0, <var>26U</var> },</td></tr>
<tr><th id="3024">3024</th><td>  { Mips::K1, <var>27U</var> },</td></tr>
<tr><th id="3025">3025</th><td>  { Mips::LO0, <var>65U</var> },</td></tr>
<tr><th id="3026">3026</th><td>  { Mips::LO1, <var>177U</var> },</td></tr>
<tr><th id="3027">3027</th><td>  { Mips::LO2, <var>179U</var> },</td></tr>
<tr><th id="3028">3028</th><td>  { Mips::LO3, <var>181U</var> },</td></tr>
<tr><th id="3029">3029</th><td>  { Mips::RA_64, <var>31U</var> },</td></tr>
<tr><th id="3030">3030</th><td>  { Mips::S0, <var>16U</var> },</td></tr>
<tr><th id="3031">3031</th><td>  { Mips::S1, <var>17U</var> },</td></tr>
<tr><th id="3032">3032</th><td>  { Mips::S2, <var>18U</var> },</td></tr>
<tr><th id="3033">3033</th><td>  { Mips::S3, <var>19U</var> },</td></tr>
<tr><th id="3034">3034</th><td>  { Mips::S4, <var>20U</var> },</td></tr>
<tr><th id="3035">3035</th><td>  { Mips::S5, <var>21U</var> },</td></tr>
<tr><th id="3036">3036</th><td>  { Mips::S6, <var>22U</var> },</td></tr>
<tr><th id="3037">3037</th><td>  { Mips::S7, <var>23U</var> },</td></tr>
<tr><th id="3038">3038</th><td>  { Mips::SP_64, <var>29U</var> },</td></tr>
<tr><th id="3039">3039</th><td>  { Mips::T0, <var>8U</var> },</td></tr>
<tr><th id="3040">3040</th><td>  { Mips::T1, <var>9U</var> },</td></tr>
<tr><th id="3041">3041</th><td>  { Mips::T2, <var>10U</var> },</td></tr>
<tr><th id="3042">3042</th><td>  { Mips::T3, <var>11U</var> },</td></tr>
<tr><th id="3043">3043</th><td>  { Mips::T4, <var>12U</var> },</td></tr>
<tr><th id="3044">3044</th><td>  { Mips::T5, <var>13U</var> },</td></tr>
<tr><th id="3045">3045</th><td>  { Mips::T6, <var>14U</var> },</td></tr>
<tr><th id="3046">3046</th><td>  { Mips::T7, <var>15U</var> },</td></tr>
<tr><th id="3047">3047</th><td>  { Mips::T8, <var>24U</var> },</td></tr>
<tr><th id="3048">3048</th><td>  { Mips::T9, <var>25U</var> },</td></tr>
<tr><th id="3049">3049</th><td>  { Mips::V0, <var>2U</var> },</td></tr>
<tr><th id="3050">3050</th><td>  { Mips::V1, <var>3U</var> },</td></tr>
<tr><th id="3051">3051</th><td>  { Mips::W0, <var>32U</var> },</td></tr>
<tr><th id="3052">3052</th><td>  { Mips::W1, <var>33U</var> },</td></tr>
<tr><th id="3053">3053</th><td>  { Mips::W2, <var>34U</var> },</td></tr>
<tr><th id="3054">3054</th><td>  { Mips::W3, <var>35U</var> },</td></tr>
<tr><th id="3055">3055</th><td>  { Mips::W4, <var>36U</var> },</td></tr>
<tr><th id="3056">3056</th><td>  { Mips::W5, <var>37U</var> },</td></tr>
<tr><th id="3057">3057</th><td>  { Mips::W6, <var>38U</var> },</td></tr>
<tr><th id="3058">3058</th><td>  { Mips::W7, <var>39U</var> },</td></tr>
<tr><th id="3059">3059</th><td>  { Mips::W8, <var>40U</var> },</td></tr>
<tr><th id="3060">3060</th><td>  { Mips::W9, <var>41U</var> },</td></tr>
<tr><th id="3061">3061</th><td>  { Mips::W10, <var>42U</var> },</td></tr>
<tr><th id="3062">3062</th><td>  { Mips::W11, <var>43U</var> },</td></tr>
<tr><th id="3063">3063</th><td>  { Mips::W12, <var>44U</var> },</td></tr>
<tr><th id="3064">3064</th><td>  { Mips::W13, <var>45U</var> },</td></tr>
<tr><th id="3065">3065</th><td>  { Mips::W14, <var>46U</var> },</td></tr>
<tr><th id="3066">3066</th><td>  { Mips::W15, <var>47U</var> },</td></tr>
<tr><th id="3067">3067</th><td>  { Mips::W16, <var>48U</var> },</td></tr>
<tr><th id="3068">3068</th><td>  { Mips::W17, <var>49U</var> },</td></tr>
<tr><th id="3069">3069</th><td>  { Mips::W18, <var>50U</var> },</td></tr>
<tr><th id="3070">3070</th><td>  { Mips::W19, <var>51U</var> },</td></tr>
<tr><th id="3071">3071</th><td>  { Mips::W20, <var>52U</var> },</td></tr>
<tr><th id="3072">3072</th><td>  { Mips::W21, <var>53U</var> },</td></tr>
<tr><th id="3073">3073</th><td>  { Mips::W22, <var>54U</var> },</td></tr>
<tr><th id="3074">3074</th><td>  { Mips::W23, <var>55U</var> },</td></tr>
<tr><th id="3075">3075</th><td>  { Mips::W24, <var>56U</var> },</td></tr>
<tr><th id="3076">3076</th><td>  { Mips::W25, <var>57U</var> },</td></tr>
<tr><th id="3077">3077</th><td>  { Mips::W26, <var>58U</var> },</td></tr>
<tr><th id="3078">3078</th><td>  { Mips::W27, <var>59U</var> },</td></tr>
<tr><th id="3079">3079</th><td>  { Mips::W28, <var>60U</var> },</td></tr>
<tr><th id="3080">3080</th><td>  { Mips::W29, <var>61U</var> },</td></tr>
<tr><th id="3081">3081</th><td>  { Mips::W30, <var>62U</var> },</td></tr>
<tr><th id="3082">3082</th><td>  { Mips::W31, <var>63U</var> },</td></tr>
<tr><th id="3083">3083</th><td>  { Mips::ZERO_64, <var>0U</var> },</td></tr>
<tr><th id="3084">3084</th><td>  { Mips::A0_64, <var>4U</var> },</td></tr>
<tr><th id="3085">3085</th><td>  { Mips::A1_64, <var>5U</var> },</td></tr>
<tr><th id="3086">3086</th><td>  { Mips::A2_64, <var>6U</var> },</td></tr>
<tr><th id="3087">3087</th><td>  { Mips::A3_64, <var>7U</var> },</td></tr>
<tr><th id="3088">3088</th><td>  { Mips::D0_64, <var>32U</var> },</td></tr>
<tr><th id="3089">3089</th><td>  { Mips::D1_64, <var>33U</var> },</td></tr>
<tr><th id="3090">3090</th><td>  { Mips::D2_64, <var>34U</var> },</td></tr>
<tr><th id="3091">3091</th><td>  { Mips::D3_64, <var>35U</var> },</td></tr>
<tr><th id="3092">3092</th><td>  { Mips::D4_64, <var>36U</var> },</td></tr>
<tr><th id="3093">3093</th><td>  { Mips::D5_64, <var>37U</var> },</td></tr>
<tr><th id="3094">3094</th><td>  { Mips::D6_64, <var>38U</var> },</td></tr>
<tr><th id="3095">3095</th><td>  { Mips::D7_64, <var>39U</var> },</td></tr>
<tr><th id="3096">3096</th><td>  { Mips::D8_64, <var>40U</var> },</td></tr>
<tr><th id="3097">3097</th><td>  { Mips::D9_64, <var>41U</var> },</td></tr>
<tr><th id="3098">3098</th><td>  { Mips::D10_64, <var>42U</var> },</td></tr>
<tr><th id="3099">3099</th><td>  { Mips::D11_64, <var>43U</var> },</td></tr>
<tr><th id="3100">3100</th><td>  { Mips::D12_64, <var>44U</var> },</td></tr>
<tr><th id="3101">3101</th><td>  { Mips::D13_64, <var>45U</var> },</td></tr>
<tr><th id="3102">3102</th><td>  { Mips::D14_64, <var>46U</var> },</td></tr>
<tr><th id="3103">3103</th><td>  { Mips::D15_64, <var>47U</var> },</td></tr>
<tr><th id="3104">3104</th><td>  { Mips::D16_64, <var>48U</var> },</td></tr>
<tr><th id="3105">3105</th><td>  { Mips::D17_64, <var>49U</var> },</td></tr>
<tr><th id="3106">3106</th><td>  { Mips::D18_64, <var>50U</var> },</td></tr>
<tr><th id="3107">3107</th><td>  { Mips::D19_64, <var>51U</var> },</td></tr>
<tr><th id="3108">3108</th><td>  { Mips::D20_64, <var>52U</var> },</td></tr>
<tr><th id="3109">3109</th><td>  { Mips::D21_64, <var>53U</var> },</td></tr>
<tr><th id="3110">3110</th><td>  { Mips::D22_64, <var>54U</var> },</td></tr>
<tr><th id="3111">3111</th><td>  { Mips::D23_64, <var>55U</var> },</td></tr>
<tr><th id="3112">3112</th><td>  { Mips::D24_64, <var>56U</var> },</td></tr>
<tr><th id="3113">3113</th><td>  { Mips::D25_64, <var>57U</var> },</td></tr>
<tr><th id="3114">3114</th><td>  { Mips::D26_64, <var>58U</var> },</td></tr>
<tr><th id="3115">3115</th><td>  { Mips::D27_64, <var>59U</var> },</td></tr>
<tr><th id="3116">3116</th><td>  { Mips::D28_64, <var>60U</var> },</td></tr>
<tr><th id="3117">3117</th><td>  { Mips::D29_64, <var>61U</var> },</td></tr>
<tr><th id="3118">3118</th><td>  { Mips::D30_64, <var>62U</var> },</td></tr>
<tr><th id="3119">3119</th><td>  { Mips::D31_64, <var>63U</var> },</td></tr>
<tr><th id="3120">3120</th><td>  { Mips::K0_64, <var>26U</var> },</td></tr>
<tr><th id="3121">3121</th><td>  { Mips::K1_64, <var>27U</var> },</td></tr>
<tr><th id="3122">3122</th><td>  { Mips::S0_64, <var>16U</var> },</td></tr>
<tr><th id="3123">3123</th><td>  { Mips::S1_64, <var>17U</var> },</td></tr>
<tr><th id="3124">3124</th><td>  { Mips::S2_64, <var>18U</var> },</td></tr>
<tr><th id="3125">3125</th><td>  { Mips::S3_64, <var>19U</var> },</td></tr>
<tr><th id="3126">3126</th><td>  { Mips::S4_64, <var>20U</var> },</td></tr>
<tr><th id="3127">3127</th><td>  { Mips::S5_64, <var>21U</var> },</td></tr>
<tr><th id="3128">3128</th><td>  { Mips::S6_64, <var>22U</var> },</td></tr>
<tr><th id="3129">3129</th><td>  { Mips::S7_64, <var>23U</var> },</td></tr>
<tr><th id="3130">3130</th><td>  { Mips::T0_64, <var>8U</var> },</td></tr>
<tr><th id="3131">3131</th><td>  { Mips::T1_64, <var>9U</var> },</td></tr>
<tr><th id="3132">3132</th><td>  { Mips::T2_64, <var>10U</var> },</td></tr>
<tr><th id="3133">3133</th><td>  { Mips::T3_64, <var>11U</var> },</td></tr>
<tr><th id="3134">3134</th><td>  { Mips::T4_64, <var>12U</var> },</td></tr>
<tr><th id="3135">3135</th><td>  { Mips::T5_64, <var>13U</var> },</td></tr>
<tr><th id="3136">3136</th><td>  { Mips::T6_64, <var>14U</var> },</td></tr>
<tr><th id="3137">3137</th><td>  { Mips::T7_64, <var>15U</var> },</td></tr>
<tr><th id="3138">3138</th><td>  { Mips::T8_64, <var>24U</var> },</td></tr>
<tr><th id="3139">3139</th><td>  { Mips::T9_64, <var>25U</var> },</td></tr>
<tr><th id="3140">3140</th><td>  { Mips::V0_64, <var>2U</var> },</td></tr>
<tr><th id="3141">3141</th><td>  { Mips::V1_64, <var>3U</var> },</td></tr>
<tr><th id="3142">3142</th><td>};</td></tr>
<tr><th id="3143">3143</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MipsDwarfFlavour0L2DwarfSize = array_lengthof(MipsDwarfFlavour0L2Dwarf);</td></tr>
<tr><th id="3144">3144</th><td></td></tr>
<tr><th id="3145">3145</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair MipsEHFlavour0L2Dwarf[] = {</td></tr>
<tr><th id="3146">3146</th><td>  { Mips::AT, <var>1U</var> },</td></tr>
<tr><th id="3147">3147</th><td>  { Mips::FP, <var>30U</var> },</td></tr>
<tr><th id="3148">3148</th><td>  { Mips::GP, <var>28U</var> },</td></tr>
<tr><th id="3149">3149</th><td>  { Mips::RA, <var>31U</var> },</td></tr>
<tr><th id="3150">3150</th><td>  { Mips::SP, <var>29U</var> },</td></tr>
<tr><th id="3151">3151</th><td>  { Mips::ZERO, <var>0U</var> },</td></tr>
<tr><th id="3152">3152</th><td>  { Mips::A0, <var>4U</var> },</td></tr>
<tr><th id="3153">3153</th><td>  { Mips::A1, <var>5U</var> },</td></tr>
<tr><th id="3154">3154</th><td>  { Mips::A2, <var>6U</var> },</td></tr>
<tr><th id="3155">3155</th><td>  { Mips::A3, <var>7U</var> },</td></tr>
<tr><th id="3156">3156</th><td>  { Mips::AT_64, <var>1U</var> },</td></tr>
<tr><th id="3157">3157</th><td>  { Mips::F0, <var>32U</var> },</td></tr>
<tr><th id="3158">3158</th><td>  { Mips::F1, <var>33U</var> },</td></tr>
<tr><th id="3159">3159</th><td>  { Mips::F2, <var>34U</var> },</td></tr>
<tr><th id="3160">3160</th><td>  { Mips::F3, <var>35U</var> },</td></tr>
<tr><th id="3161">3161</th><td>  { Mips::F4, <var>36U</var> },</td></tr>
<tr><th id="3162">3162</th><td>  { Mips::F5, <var>37U</var> },</td></tr>
<tr><th id="3163">3163</th><td>  { Mips::F6, <var>38U</var> },</td></tr>
<tr><th id="3164">3164</th><td>  { Mips::F7, <var>39U</var> },</td></tr>
<tr><th id="3165">3165</th><td>  { Mips::F8, <var>40U</var> },</td></tr>
<tr><th id="3166">3166</th><td>  { Mips::F9, <var>41U</var> },</td></tr>
<tr><th id="3167">3167</th><td>  { Mips::F10, <var>42U</var> },</td></tr>
<tr><th id="3168">3168</th><td>  { Mips::F11, <var>43U</var> },</td></tr>
<tr><th id="3169">3169</th><td>  { Mips::F12, <var>44U</var> },</td></tr>
<tr><th id="3170">3170</th><td>  { Mips::F13, <var>45U</var> },</td></tr>
<tr><th id="3171">3171</th><td>  { Mips::F14, <var>46U</var> },</td></tr>
<tr><th id="3172">3172</th><td>  { Mips::F15, <var>47U</var> },</td></tr>
<tr><th id="3173">3173</th><td>  { Mips::F16, <var>48U</var> },</td></tr>
<tr><th id="3174">3174</th><td>  { Mips::F17, <var>49U</var> },</td></tr>
<tr><th id="3175">3175</th><td>  { Mips::F18, <var>50U</var> },</td></tr>
<tr><th id="3176">3176</th><td>  { Mips::F19, <var>51U</var> },</td></tr>
<tr><th id="3177">3177</th><td>  { Mips::F20, <var>52U</var> },</td></tr>
<tr><th id="3178">3178</th><td>  { Mips::F21, <var>53U</var> },</td></tr>
<tr><th id="3179">3179</th><td>  { Mips::F22, <var>54U</var> },</td></tr>
<tr><th id="3180">3180</th><td>  { Mips::F23, <var>55U</var> },</td></tr>
<tr><th id="3181">3181</th><td>  { Mips::F24, <var>56U</var> },</td></tr>
<tr><th id="3182">3182</th><td>  { Mips::F25, <var>57U</var> },</td></tr>
<tr><th id="3183">3183</th><td>  { Mips::F26, <var>58U</var> },</td></tr>
<tr><th id="3184">3184</th><td>  { Mips::F27, <var>59U</var> },</td></tr>
<tr><th id="3185">3185</th><td>  { Mips::F28, <var>60U</var> },</td></tr>
<tr><th id="3186">3186</th><td>  { Mips::F29, <var>61U</var> },</td></tr>
<tr><th id="3187">3187</th><td>  { Mips::F30, <var>62U</var> },</td></tr>
<tr><th id="3188">3188</th><td>  { Mips::F31, <var>63U</var> },</td></tr>
<tr><th id="3189">3189</th><td>  { Mips::FP_64, <var>30U</var> },</td></tr>
<tr><th id="3190">3190</th><td>  { Mips::F_HI0, <var>32U</var> },</td></tr>
<tr><th id="3191">3191</th><td>  { Mips::F_HI1, <var>33U</var> },</td></tr>
<tr><th id="3192">3192</th><td>  { Mips::F_HI2, <var>34U</var> },</td></tr>
<tr><th id="3193">3193</th><td>  { Mips::F_HI3, <var>35U</var> },</td></tr>
<tr><th id="3194">3194</th><td>  { Mips::F_HI4, <var>36U</var> },</td></tr>
<tr><th id="3195">3195</th><td>  { Mips::F_HI5, <var>37U</var> },</td></tr>
<tr><th id="3196">3196</th><td>  { Mips::F_HI6, <var>38U</var> },</td></tr>
<tr><th id="3197">3197</th><td>  { Mips::F_HI7, <var>39U</var> },</td></tr>
<tr><th id="3198">3198</th><td>  { Mips::F_HI8, <var>40U</var> },</td></tr>
<tr><th id="3199">3199</th><td>  { Mips::F_HI9, <var>41U</var> },</td></tr>
<tr><th id="3200">3200</th><td>  { Mips::F_HI10, <var>42U</var> },</td></tr>
<tr><th id="3201">3201</th><td>  { Mips::F_HI11, <var>43U</var> },</td></tr>
<tr><th id="3202">3202</th><td>  { Mips::F_HI12, <var>44U</var> },</td></tr>
<tr><th id="3203">3203</th><td>  { Mips::F_HI13, <var>45U</var> },</td></tr>
<tr><th id="3204">3204</th><td>  { Mips::F_HI14, <var>46U</var> },</td></tr>
<tr><th id="3205">3205</th><td>  { Mips::F_HI15, <var>47U</var> },</td></tr>
<tr><th id="3206">3206</th><td>  { Mips::F_HI16, <var>48U</var> },</td></tr>
<tr><th id="3207">3207</th><td>  { Mips::F_HI17, <var>49U</var> },</td></tr>
<tr><th id="3208">3208</th><td>  { Mips::F_HI18, <var>50U</var> },</td></tr>
<tr><th id="3209">3209</th><td>  { Mips::F_HI19, <var>51U</var> },</td></tr>
<tr><th id="3210">3210</th><td>  { Mips::F_HI20, <var>52U</var> },</td></tr>
<tr><th id="3211">3211</th><td>  { Mips::F_HI21, <var>53U</var> },</td></tr>
<tr><th id="3212">3212</th><td>  { Mips::F_HI22, <var>54U</var> },</td></tr>
<tr><th id="3213">3213</th><td>  { Mips::F_HI23, <var>55U</var> },</td></tr>
<tr><th id="3214">3214</th><td>  { Mips::F_HI24, <var>56U</var> },</td></tr>
<tr><th id="3215">3215</th><td>  { Mips::F_HI25, <var>57U</var> },</td></tr>
<tr><th id="3216">3216</th><td>  { Mips::F_HI26, <var>58U</var> },</td></tr>
<tr><th id="3217">3217</th><td>  { Mips::F_HI27, <var>59U</var> },</td></tr>
<tr><th id="3218">3218</th><td>  { Mips::F_HI28, <var>60U</var> },</td></tr>
<tr><th id="3219">3219</th><td>  { Mips::F_HI29, <var>61U</var> },</td></tr>
<tr><th id="3220">3220</th><td>  { Mips::F_HI30, <var>62U</var> },</td></tr>
<tr><th id="3221">3221</th><td>  { Mips::F_HI31, <var>63U</var> },</td></tr>
<tr><th id="3222">3222</th><td>  { Mips::GP_64, <var>28U</var> },</td></tr>
<tr><th id="3223">3223</th><td>  { Mips::HI0, <var>64U</var> },</td></tr>
<tr><th id="3224">3224</th><td>  { Mips::HI1, <var>176U</var> },</td></tr>
<tr><th id="3225">3225</th><td>  { Mips::HI2, <var>178U</var> },</td></tr>
<tr><th id="3226">3226</th><td>  { Mips::HI3, <var>180U</var> },</td></tr>
<tr><th id="3227">3227</th><td>  { Mips::K0, <var>26U</var> },</td></tr>
<tr><th id="3228">3228</th><td>  { Mips::K1, <var>27U</var> },</td></tr>
<tr><th id="3229">3229</th><td>  { Mips::LO0, <var>65U</var> },</td></tr>
<tr><th id="3230">3230</th><td>  { Mips::LO1, <var>177U</var> },</td></tr>
<tr><th id="3231">3231</th><td>  { Mips::LO2, <var>179U</var> },</td></tr>
<tr><th id="3232">3232</th><td>  { Mips::LO3, <var>181U</var> },</td></tr>
<tr><th id="3233">3233</th><td>  { Mips::RA_64, <var>31U</var> },</td></tr>
<tr><th id="3234">3234</th><td>  { Mips::S0, <var>16U</var> },</td></tr>
<tr><th id="3235">3235</th><td>  { Mips::S1, <var>17U</var> },</td></tr>
<tr><th id="3236">3236</th><td>  { Mips::S2, <var>18U</var> },</td></tr>
<tr><th id="3237">3237</th><td>  { Mips::S3, <var>19U</var> },</td></tr>
<tr><th id="3238">3238</th><td>  { Mips::S4, <var>20U</var> },</td></tr>
<tr><th id="3239">3239</th><td>  { Mips::S5, <var>21U</var> },</td></tr>
<tr><th id="3240">3240</th><td>  { Mips::S6, <var>22U</var> },</td></tr>
<tr><th id="3241">3241</th><td>  { Mips::S7, <var>23U</var> },</td></tr>
<tr><th id="3242">3242</th><td>  { Mips::SP_64, <var>29U</var> },</td></tr>
<tr><th id="3243">3243</th><td>  { Mips::T0, <var>8U</var> },</td></tr>
<tr><th id="3244">3244</th><td>  { Mips::T1, <var>9U</var> },</td></tr>
<tr><th id="3245">3245</th><td>  { Mips::T2, <var>10U</var> },</td></tr>
<tr><th id="3246">3246</th><td>  { Mips::T3, <var>11U</var> },</td></tr>
<tr><th id="3247">3247</th><td>  { Mips::T4, <var>12U</var> },</td></tr>
<tr><th id="3248">3248</th><td>  { Mips::T5, <var>13U</var> },</td></tr>
<tr><th id="3249">3249</th><td>  { Mips::T6, <var>14U</var> },</td></tr>
<tr><th id="3250">3250</th><td>  { Mips::T7, <var>15U</var> },</td></tr>
<tr><th id="3251">3251</th><td>  { Mips::T8, <var>24U</var> },</td></tr>
<tr><th id="3252">3252</th><td>  { Mips::T9, <var>25U</var> },</td></tr>
<tr><th id="3253">3253</th><td>  { Mips::V0, <var>2U</var> },</td></tr>
<tr><th id="3254">3254</th><td>  { Mips::V1, <var>3U</var> },</td></tr>
<tr><th id="3255">3255</th><td>  { Mips::W0, <var>32U</var> },</td></tr>
<tr><th id="3256">3256</th><td>  { Mips::W1, <var>33U</var> },</td></tr>
<tr><th id="3257">3257</th><td>  { Mips::W2, <var>34U</var> },</td></tr>
<tr><th id="3258">3258</th><td>  { Mips::W3, <var>35U</var> },</td></tr>
<tr><th id="3259">3259</th><td>  { Mips::W4, <var>36U</var> },</td></tr>
<tr><th id="3260">3260</th><td>  { Mips::W5, <var>37U</var> },</td></tr>
<tr><th id="3261">3261</th><td>  { Mips::W6, <var>38U</var> },</td></tr>
<tr><th id="3262">3262</th><td>  { Mips::W7, <var>39U</var> },</td></tr>
<tr><th id="3263">3263</th><td>  { Mips::W8, <var>40U</var> },</td></tr>
<tr><th id="3264">3264</th><td>  { Mips::W9, <var>41U</var> },</td></tr>
<tr><th id="3265">3265</th><td>  { Mips::W10, <var>42U</var> },</td></tr>
<tr><th id="3266">3266</th><td>  { Mips::W11, <var>43U</var> },</td></tr>
<tr><th id="3267">3267</th><td>  { Mips::W12, <var>44U</var> },</td></tr>
<tr><th id="3268">3268</th><td>  { Mips::W13, <var>45U</var> },</td></tr>
<tr><th id="3269">3269</th><td>  { Mips::W14, <var>46U</var> },</td></tr>
<tr><th id="3270">3270</th><td>  { Mips::W15, <var>47U</var> },</td></tr>
<tr><th id="3271">3271</th><td>  { Mips::W16, <var>48U</var> },</td></tr>
<tr><th id="3272">3272</th><td>  { Mips::W17, <var>49U</var> },</td></tr>
<tr><th id="3273">3273</th><td>  { Mips::W18, <var>50U</var> },</td></tr>
<tr><th id="3274">3274</th><td>  { Mips::W19, <var>51U</var> },</td></tr>
<tr><th id="3275">3275</th><td>  { Mips::W20, <var>52U</var> },</td></tr>
<tr><th id="3276">3276</th><td>  { Mips::W21, <var>53U</var> },</td></tr>
<tr><th id="3277">3277</th><td>  { Mips::W22, <var>54U</var> },</td></tr>
<tr><th id="3278">3278</th><td>  { Mips::W23, <var>55U</var> },</td></tr>
<tr><th id="3279">3279</th><td>  { Mips::W24, <var>56U</var> },</td></tr>
<tr><th id="3280">3280</th><td>  { Mips::W25, <var>57U</var> },</td></tr>
<tr><th id="3281">3281</th><td>  { Mips::W26, <var>58U</var> },</td></tr>
<tr><th id="3282">3282</th><td>  { Mips::W27, <var>59U</var> },</td></tr>
<tr><th id="3283">3283</th><td>  { Mips::W28, <var>60U</var> },</td></tr>
<tr><th id="3284">3284</th><td>  { Mips::W29, <var>61U</var> },</td></tr>
<tr><th id="3285">3285</th><td>  { Mips::W30, <var>62U</var> },</td></tr>
<tr><th id="3286">3286</th><td>  { Mips::W31, <var>63U</var> },</td></tr>
<tr><th id="3287">3287</th><td>  { Mips::ZERO_64, <var>0U</var> },</td></tr>
<tr><th id="3288">3288</th><td>  { Mips::A0_64, <var>4U</var> },</td></tr>
<tr><th id="3289">3289</th><td>  { Mips::A1_64, <var>5U</var> },</td></tr>
<tr><th id="3290">3290</th><td>  { Mips::A2_64, <var>6U</var> },</td></tr>
<tr><th id="3291">3291</th><td>  { Mips::A3_64, <var>7U</var> },</td></tr>
<tr><th id="3292">3292</th><td>  { Mips::D0_64, <var>32U</var> },</td></tr>
<tr><th id="3293">3293</th><td>  { Mips::D1_64, <var>33U</var> },</td></tr>
<tr><th id="3294">3294</th><td>  { Mips::D2_64, <var>34U</var> },</td></tr>
<tr><th id="3295">3295</th><td>  { Mips::D3_64, <var>35U</var> },</td></tr>
<tr><th id="3296">3296</th><td>  { Mips::D4_64, <var>36U</var> },</td></tr>
<tr><th id="3297">3297</th><td>  { Mips::D5_64, <var>37U</var> },</td></tr>
<tr><th id="3298">3298</th><td>  { Mips::D6_64, <var>38U</var> },</td></tr>
<tr><th id="3299">3299</th><td>  { Mips::D7_64, <var>39U</var> },</td></tr>
<tr><th id="3300">3300</th><td>  { Mips::D8_64, <var>40U</var> },</td></tr>
<tr><th id="3301">3301</th><td>  { Mips::D9_64, <var>41U</var> },</td></tr>
<tr><th id="3302">3302</th><td>  { Mips::D10_64, <var>42U</var> },</td></tr>
<tr><th id="3303">3303</th><td>  { Mips::D11_64, <var>43U</var> },</td></tr>
<tr><th id="3304">3304</th><td>  { Mips::D12_64, <var>44U</var> },</td></tr>
<tr><th id="3305">3305</th><td>  { Mips::D13_64, <var>45U</var> },</td></tr>
<tr><th id="3306">3306</th><td>  { Mips::D14_64, <var>46U</var> },</td></tr>
<tr><th id="3307">3307</th><td>  { Mips::D15_64, <var>47U</var> },</td></tr>
<tr><th id="3308">3308</th><td>  { Mips::D16_64, <var>48U</var> },</td></tr>
<tr><th id="3309">3309</th><td>  { Mips::D17_64, <var>49U</var> },</td></tr>
<tr><th id="3310">3310</th><td>  { Mips::D18_64, <var>50U</var> },</td></tr>
<tr><th id="3311">3311</th><td>  { Mips::D19_64, <var>51U</var> },</td></tr>
<tr><th id="3312">3312</th><td>  { Mips::D20_64, <var>52U</var> },</td></tr>
<tr><th id="3313">3313</th><td>  { Mips::D21_64, <var>53U</var> },</td></tr>
<tr><th id="3314">3314</th><td>  { Mips::D22_64, <var>54U</var> },</td></tr>
<tr><th id="3315">3315</th><td>  { Mips::D23_64, <var>55U</var> },</td></tr>
<tr><th id="3316">3316</th><td>  { Mips::D24_64, <var>56U</var> },</td></tr>
<tr><th id="3317">3317</th><td>  { Mips::D25_64, <var>57U</var> },</td></tr>
<tr><th id="3318">3318</th><td>  { Mips::D26_64, <var>58U</var> },</td></tr>
<tr><th id="3319">3319</th><td>  { Mips::D27_64, <var>59U</var> },</td></tr>
<tr><th id="3320">3320</th><td>  { Mips::D28_64, <var>60U</var> },</td></tr>
<tr><th id="3321">3321</th><td>  { Mips::D29_64, <var>61U</var> },</td></tr>
<tr><th id="3322">3322</th><td>  { Mips::D30_64, <var>62U</var> },</td></tr>
<tr><th id="3323">3323</th><td>  { Mips::D31_64, <var>63U</var> },</td></tr>
<tr><th id="3324">3324</th><td>  { Mips::K0_64, <var>26U</var> },</td></tr>
<tr><th id="3325">3325</th><td>  { Mips::K1_64, <var>27U</var> },</td></tr>
<tr><th id="3326">3326</th><td>  { Mips::S0_64, <var>16U</var> },</td></tr>
<tr><th id="3327">3327</th><td>  { Mips::S1_64, <var>17U</var> },</td></tr>
<tr><th id="3328">3328</th><td>  { Mips::S2_64, <var>18U</var> },</td></tr>
<tr><th id="3329">3329</th><td>  { Mips::S3_64, <var>19U</var> },</td></tr>
<tr><th id="3330">3330</th><td>  { Mips::S4_64, <var>20U</var> },</td></tr>
<tr><th id="3331">3331</th><td>  { Mips::S5_64, <var>21U</var> },</td></tr>
<tr><th id="3332">3332</th><td>  { Mips::S6_64, <var>22U</var> },</td></tr>
<tr><th id="3333">3333</th><td>  { Mips::S7_64, <var>23U</var> },</td></tr>
<tr><th id="3334">3334</th><td>  { Mips::T0_64, <var>8U</var> },</td></tr>
<tr><th id="3335">3335</th><td>  { Mips::T1_64, <var>9U</var> },</td></tr>
<tr><th id="3336">3336</th><td>  { Mips::T2_64, <var>10U</var> },</td></tr>
<tr><th id="3337">3337</th><td>  { Mips::T3_64, <var>11U</var> },</td></tr>
<tr><th id="3338">3338</th><td>  { Mips::T4_64, <var>12U</var> },</td></tr>
<tr><th id="3339">3339</th><td>  { Mips::T5_64, <var>13U</var> },</td></tr>
<tr><th id="3340">3340</th><td>  { Mips::T6_64, <var>14U</var> },</td></tr>
<tr><th id="3341">3341</th><td>  { Mips::T7_64, <var>15U</var> },</td></tr>
<tr><th id="3342">3342</th><td>  { Mips::T8_64, <var>24U</var> },</td></tr>
<tr><th id="3343">3343</th><td>  { Mips::T9_64, <var>25U</var> },</td></tr>
<tr><th id="3344">3344</th><td>  { Mips::V0_64, <var>2U</var> },</td></tr>
<tr><th id="3345">3345</th><td>  { Mips::V1_64, <var>3U</var> },</td></tr>
<tr><th id="3346">3346</th><td>};</td></tr>
<tr><th id="3347">3347</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MipsEHFlavour0L2DwarfSize = array_lengthof(MipsEHFlavour0L2Dwarf);</td></tr>
<tr><th id="3348">3348</th><td></td></tr>
<tr><th id="3349">3349</th><td><b>extern</b> <em>const</em> uint16_t MipsRegEncodingTable[] = {</td></tr>
<tr><th id="3350">3350</th><td>  <var>0</var>,</td></tr>
<tr><th id="3351">3351</th><td>  <var>1</var>,</td></tr>
<tr><th id="3352">3352</th><td>  <var>0</var>,</td></tr>
<tr><th id="3353">3353</th><td>  <var>0</var>,</td></tr>
<tr><th id="3354">3354</th><td>  <var>0</var>,</td></tr>
<tr><th id="3355">3355</th><td>  <var>0</var>,</td></tr>
<tr><th id="3356">3356</th><td>  <var>0</var>,</td></tr>
<tr><th id="3357">3357</th><td>  <var>0</var>,</td></tr>
<tr><th id="3358">3358</th><td>  <var>30</var>,</td></tr>
<tr><th id="3359">3359</th><td>  <var>28</var>,</td></tr>
<tr><th id="3360">3360</th><td>  <var>2</var>,</td></tr>
<tr><th id="3361">3361</th><td>  <var>1</var>,</td></tr>
<tr><th id="3362">3362</th><td>  <var>0</var>,</td></tr>
<tr><th id="3363">3363</th><td>  <var>6</var>,</td></tr>
<tr><th id="3364">3364</th><td>  <var>4</var>,</td></tr>
<tr><th id="3365">3365</th><td>  <var>5</var>,</td></tr>
<tr><th id="3366">3366</th><td>  <var>3</var>,</td></tr>
<tr><th id="3367">3367</th><td>  <var>7</var>,</td></tr>
<tr><th id="3368">3368</th><td>  <var>0</var>,</td></tr>
<tr><th id="3369">3369</th><td>  <var>31</var>,</td></tr>
<tr><th id="3370">3370</th><td>  <var>29</var>,</td></tr>
<tr><th id="3371">3371</th><td>  <var>0</var>,</td></tr>
<tr><th id="3372">3372</th><td>  <var>4</var>,</td></tr>
<tr><th id="3373">3373</th><td>  <var>5</var>,</td></tr>
<tr><th id="3374">3374</th><td>  <var>6</var>,</td></tr>
<tr><th id="3375">3375</th><td>  <var>7</var>,</td></tr>
<tr><th id="3376">3376</th><td>  <var>0</var>,</td></tr>
<tr><th id="3377">3377</th><td>  <var>1</var>,</td></tr>
<tr><th id="3378">3378</th><td>  <var>2</var>,</td></tr>
<tr><th id="3379">3379</th><td>  <var>3</var>,</td></tr>
<tr><th id="3380">3380</th><td>  <var>1</var>,</td></tr>
<tr><th id="3381">3381</th><td>  <var>0</var>,</td></tr>
<tr><th id="3382">3382</th><td>  <var>1</var>,</td></tr>
<tr><th id="3383">3383</th><td>  <var>2</var>,</td></tr>
<tr><th id="3384">3384</th><td>  <var>3</var>,</td></tr>
<tr><th id="3385">3385</th><td>  <var>4</var>,</td></tr>
<tr><th id="3386">3386</th><td>  <var>5</var>,</td></tr>
<tr><th id="3387">3387</th><td>  <var>6</var>,</td></tr>
<tr><th id="3388">3388</th><td>  <var>7</var>,</td></tr>
<tr><th id="3389">3389</th><td>  <var>8</var>,</td></tr>
<tr><th id="3390">3390</th><td>  <var>9</var>,</td></tr>
<tr><th id="3391">3391</th><td>  <var>0</var>,</td></tr>
<tr><th id="3392">3392</th><td>  <var>1</var>,</td></tr>
<tr><th id="3393">3393</th><td>  <var>2</var>,</td></tr>
<tr><th id="3394">3394</th><td>  <var>3</var>,</td></tr>
<tr><th id="3395">3395</th><td>  <var>4</var>,</td></tr>
<tr><th id="3396">3396</th><td>  <var>5</var>,</td></tr>
<tr><th id="3397">3397</th><td>  <var>6</var>,</td></tr>
<tr><th id="3398">3398</th><td>  <var>7</var>,</td></tr>
<tr><th id="3399">3399</th><td>  <var>8</var>,</td></tr>
<tr><th id="3400">3400</th><td>  <var>9</var>,</td></tr>
<tr><th id="3401">3401</th><td>  <var>0</var>,</td></tr>
<tr><th id="3402">3402</th><td>  <var>1</var>,</td></tr>
<tr><th id="3403">3403</th><td>  <var>2</var>,</td></tr>
<tr><th id="3404">3404</th><td>  <var>3</var>,</td></tr>
<tr><th id="3405">3405</th><td>  <var>4</var>,</td></tr>
<tr><th id="3406">3406</th><td>  <var>5</var>,</td></tr>
<tr><th id="3407">3407</th><td>  <var>6</var>,</td></tr>
<tr><th id="3408">3408</th><td>  <var>7</var>,</td></tr>
<tr><th id="3409">3409</th><td>  <var>8</var>,</td></tr>
<tr><th id="3410">3410</th><td>  <var>9</var>,</td></tr>
<tr><th id="3411">3411</th><td>  <var>10</var>,</td></tr>
<tr><th id="3412">3412</th><td>  <var>11</var>,</td></tr>
<tr><th id="3413">3413</th><td>  <var>12</var>,</td></tr>
<tr><th id="3414">3414</th><td>  <var>13</var>,</td></tr>
<tr><th id="3415">3415</th><td>  <var>14</var>,</td></tr>
<tr><th id="3416">3416</th><td>  <var>15</var>,</td></tr>
<tr><th id="3417">3417</th><td>  <var>16</var>,</td></tr>
<tr><th id="3418">3418</th><td>  <var>17</var>,</td></tr>
<tr><th id="3419">3419</th><td>  <var>18</var>,</td></tr>
<tr><th id="3420">3420</th><td>  <var>19</var>,</td></tr>
<tr><th id="3421">3421</th><td>  <var>20</var>,</td></tr>
<tr><th id="3422">3422</th><td>  <var>21</var>,</td></tr>
<tr><th id="3423">3423</th><td>  <var>22</var>,</td></tr>
<tr><th id="3424">3424</th><td>  <var>23</var>,</td></tr>
<tr><th id="3425">3425</th><td>  <var>24</var>,</td></tr>
<tr><th id="3426">3426</th><td>  <var>25</var>,</td></tr>
<tr><th id="3427">3427</th><td>  <var>26</var>,</td></tr>
<tr><th id="3428">3428</th><td>  <var>27</var>,</td></tr>
<tr><th id="3429">3429</th><td>  <var>28</var>,</td></tr>
<tr><th id="3430">3430</th><td>  <var>29</var>,</td></tr>
<tr><th id="3431">3431</th><td>  <var>30</var>,</td></tr>
<tr><th id="3432">3432</th><td>  <var>31</var>,</td></tr>
<tr><th id="3433">3433</th><td>  <var>10</var>,</td></tr>
<tr><th id="3434">3434</th><td>  <var>11</var>,</td></tr>
<tr><th id="3435">3435</th><td>  <var>12</var>,</td></tr>
<tr><th id="3436">3436</th><td>  <var>13</var>,</td></tr>
<tr><th id="3437">3437</th><td>  <var>14</var>,</td></tr>
<tr><th id="3438">3438</th><td>  <var>15</var>,</td></tr>
<tr><th id="3439">3439</th><td>  <var>16</var>,</td></tr>
<tr><th id="3440">3440</th><td>  <var>17</var>,</td></tr>
<tr><th id="3441">3441</th><td>  <var>18</var>,</td></tr>
<tr><th id="3442">3442</th><td>  <var>19</var>,</td></tr>
<tr><th id="3443">3443</th><td>  <var>20</var>,</td></tr>
<tr><th id="3444">3444</th><td>  <var>21</var>,</td></tr>
<tr><th id="3445">3445</th><td>  <var>22</var>,</td></tr>
<tr><th id="3446">3446</th><td>  <var>23</var>,</td></tr>
<tr><th id="3447">3447</th><td>  <var>24</var>,</td></tr>
<tr><th id="3448">3448</th><td>  <var>25</var>,</td></tr>
<tr><th id="3449">3449</th><td>  <var>26</var>,</td></tr>
<tr><th id="3450">3450</th><td>  <var>27</var>,</td></tr>
<tr><th id="3451">3451</th><td>  <var>28</var>,</td></tr>
<tr><th id="3452">3452</th><td>  <var>29</var>,</td></tr>
<tr><th id="3453">3453</th><td>  <var>30</var>,</td></tr>
<tr><th id="3454">3454</th><td>  <var>31</var>,</td></tr>
<tr><th id="3455">3455</th><td>  <var>10</var>,</td></tr>
<tr><th id="3456">3456</th><td>  <var>11</var>,</td></tr>
<tr><th id="3457">3457</th><td>  <var>12</var>,</td></tr>
<tr><th id="3458">3458</th><td>  <var>13</var>,</td></tr>
<tr><th id="3459">3459</th><td>  <var>14</var>,</td></tr>
<tr><th id="3460">3460</th><td>  <var>15</var>,</td></tr>
<tr><th id="3461">3461</th><td>  <var>16</var>,</td></tr>
<tr><th id="3462">3462</th><td>  <var>17</var>,</td></tr>
<tr><th id="3463">3463</th><td>  <var>18</var>,</td></tr>
<tr><th id="3464">3464</th><td>  <var>19</var>,</td></tr>
<tr><th id="3465">3465</th><td>  <var>20</var>,</td></tr>
<tr><th id="3466">3466</th><td>  <var>21</var>,</td></tr>
<tr><th id="3467">3467</th><td>  <var>22</var>,</td></tr>
<tr><th id="3468">3468</th><td>  <var>23</var>,</td></tr>
<tr><th id="3469">3469</th><td>  <var>24</var>,</td></tr>
<tr><th id="3470">3470</th><td>  <var>25</var>,</td></tr>
<tr><th id="3471">3471</th><td>  <var>26</var>,</td></tr>
<tr><th id="3472">3472</th><td>  <var>27</var>,</td></tr>
<tr><th id="3473">3473</th><td>  <var>28</var>,</td></tr>
<tr><th id="3474">3474</th><td>  <var>29</var>,</td></tr>
<tr><th id="3475">3475</th><td>  <var>30</var>,</td></tr>
<tr><th id="3476">3476</th><td>  <var>31</var>,</td></tr>
<tr><th id="3477">3477</th><td>  <var>0</var>,</td></tr>
<tr><th id="3478">3478</th><td>  <var>2</var>,</td></tr>
<tr><th id="3479">3479</th><td>  <var>4</var>,</td></tr>
<tr><th id="3480">3480</th><td>  <var>6</var>,</td></tr>
<tr><th id="3481">3481</th><td>  <var>8</var>,</td></tr>
<tr><th id="3482">3482</th><td>  <var>10</var>,</td></tr>
<tr><th id="3483">3483</th><td>  <var>12</var>,</td></tr>
<tr><th id="3484">3484</th><td>  <var>14</var>,</td></tr>
<tr><th id="3485">3485</th><td>  <var>16</var>,</td></tr>
<tr><th id="3486">3486</th><td>  <var>18</var>,</td></tr>
<tr><th id="3487">3487</th><td>  <var>20</var>,</td></tr>
<tr><th id="3488">3488</th><td>  <var>22</var>,</td></tr>
<tr><th id="3489">3489</th><td>  <var>24</var>,</td></tr>
<tr><th id="3490">3490</th><td>  <var>26</var>,</td></tr>
<tr><th id="3491">3491</th><td>  <var>28</var>,</td></tr>
<tr><th id="3492">3492</th><td>  <var>30</var>,</td></tr>
<tr><th id="3493">3493</th><td>  <var>0</var>,</td></tr>
<tr><th id="3494">3494</th><td>  <var>0</var>,</td></tr>
<tr><th id="3495">3495</th><td>  <var>0</var>,</td></tr>
<tr><th id="3496">3496</th><td>  <var>0</var>,</td></tr>
<tr><th id="3497">3497</th><td>  <var>0</var>,</td></tr>
<tr><th id="3498">3498</th><td>  <var>1</var>,</td></tr>
<tr><th id="3499">3499</th><td>  <var>2</var>,</td></tr>
<tr><th id="3500">3500</th><td>  <var>3</var>,</td></tr>
<tr><th id="3501">3501</th><td>  <var>4</var>,</td></tr>
<tr><th id="3502">3502</th><td>  <var>5</var>,</td></tr>
<tr><th id="3503">3503</th><td>  <var>6</var>,</td></tr>
<tr><th id="3504">3504</th><td>  <var>7</var>,</td></tr>
<tr><th id="3505">3505</th><td>  <var>8</var>,</td></tr>
<tr><th id="3506">3506</th><td>  <var>9</var>,</td></tr>
<tr><th id="3507">3507</th><td>  <var>10</var>,</td></tr>
<tr><th id="3508">3508</th><td>  <var>11</var>,</td></tr>
<tr><th id="3509">3509</th><td>  <var>12</var>,</td></tr>
<tr><th id="3510">3510</th><td>  <var>13</var>,</td></tr>
<tr><th id="3511">3511</th><td>  <var>14</var>,</td></tr>
<tr><th id="3512">3512</th><td>  <var>15</var>,</td></tr>
<tr><th id="3513">3513</th><td>  <var>16</var>,</td></tr>
<tr><th id="3514">3514</th><td>  <var>17</var>,</td></tr>
<tr><th id="3515">3515</th><td>  <var>18</var>,</td></tr>
<tr><th id="3516">3516</th><td>  <var>19</var>,</td></tr>
<tr><th id="3517">3517</th><td>  <var>20</var>,</td></tr>
<tr><th id="3518">3518</th><td>  <var>21</var>,</td></tr>
<tr><th id="3519">3519</th><td>  <var>22</var>,</td></tr>
<tr><th id="3520">3520</th><td>  <var>23</var>,</td></tr>
<tr><th id="3521">3521</th><td>  <var>24</var>,</td></tr>
<tr><th id="3522">3522</th><td>  <var>25</var>,</td></tr>
<tr><th id="3523">3523</th><td>  <var>26</var>,</td></tr>
<tr><th id="3524">3524</th><td>  <var>27</var>,</td></tr>
<tr><th id="3525">3525</th><td>  <var>28</var>,</td></tr>
<tr><th id="3526">3526</th><td>  <var>29</var>,</td></tr>
<tr><th id="3527">3527</th><td>  <var>30</var>,</td></tr>
<tr><th id="3528">3528</th><td>  <var>31</var>,</td></tr>
<tr><th id="3529">3529</th><td>  <var>0</var>,</td></tr>
<tr><th id="3530">3530</th><td>  <var>1</var>,</td></tr>
<tr><th id="3531">3531</th><td>  <var>2</var>,</td></tr>
<tr><th id="3532">3532</th><td>  <var>3</var>,</td></tr>
<tr><th id="3533">3533</th><td>  <var>4</var>,</td></tr>
<tr><th id="3534">3534</th><td>  <var>5</var>,</td></tr>
<tr><th id="3535">3535</th><td>  <var>6</var>,</td></tr>
<tr><th id="3536">3536</th><td>  <var>7</var>,</td></tr>
<tr><th id="3537">3537</th><td>  <var>0</var>,</td></tr>
<tr><th id="3538">3538</th><td>  <var>1</var>,</td></tr>
<tr><th id="3539">3539</th><td>  <var>2</var>,</td></tr>
<tr><th id="3540">3540</th><td>  <var>3</var>,</td></tr>
<tr><th id="3541">3541</th><td>  <var>4</var>,</td></tr>
<tr><th id="3542">3542</th><td>  <var>5</var>,</td></tr>
<tr><th id="3543">3543</th><td>  <var>6</var>,</td></tr>
<tr><th id="3544">3544</th><td>  <var>7</var>,</td></tr>
<tr><th id="3545">3545</th><td>  <var>8</var>,</td></tr>
<tr><th id="3546">3546</th><td>  <var>9</var>,</td></tr>
<tr><th id="3547">3547</th><td>  <var>10</var>,</td></tr>
<tr><th id="3548">3548</th><td>  <var>11</var>,</td></tr>
<tr><th id="3549">3549</th><td>  <var>12</var>,</td></tr>
<tr><th id="3550">3550</th><td>  <var>13</var>,</td></tr>
<tr><th id="3551">3551</th><td>  <var>14</var>,</td></tr>
<tr><th id="3552">3552</th><td>  <var>15</var>,</td></tr>
<tr><th id="3553">3553</th><td>  <var>16</var>,</td></tr>
<tr><th id="3554">3554</th><td>  <var>17</var>,</td></tr>
<tr><th id="3555">3555</th><td>  <var>18</var>,</td></tr>
<tr><th id="3556">3556</th><td>  <var>19</var>,</td></tr>
<tr><th id="3557">3557</th><td>  <var>20</var>,</td></tr>
<tr><th id="3558">3558</th><td>  <var>21</var>,</td></tr>
<tr><th id="3559">3559</th><td>  <var>22</var>,</td></tr>
<tr><th id="3560">3560</th><td>  <var>23</var>,</td></tr>
<tr><th id="3561">3561</th><td>  <var>24</var>,</td></tr>
<tr><th id="3562">3562</th><td>  <var>25</var>,</td></tr>
<tr><th id="3563">3563</th><td>  <var>26</var>,</td></tr>
<tr><th id="3564">3564</th><td>  <var>27</var>,</td></tr>
<tr><th id="3565">3565</th><td>  <var>28</var>,</td></tr>
<tr><th id="3566">3566</th><td>  <var>29</var>,</td></tr>
<tr><th id="3567">3567</th><td>  <var>30</var>,</td></tr>
<tr><th id="3568">3568</th><td>  <var>31</var>,</td></tr>
<tr><th id="3569">3569</th><td>  <var>30</var>,</td></tr>
<tr><th id="3570">3570</th><td>  <var>0</var>,</td></tr>
<tr><th id="3571">3571</th><td>  <var>1</var>,</td></tr>
<tr><th id="3572">3572</th><td>  <var>2</var>,</td></tr>
<tr><th id="3573">3573</th><td>  <var>3</var>,</td></tr>
<tr><th id="3574">3574</th><td>  <var>4</var>,</td></tr>
<tr><th id="3575">3575</th><td>  <var>5</var>,</td></tr>
<tr><th id="3576">3576</th><td>  <var>6</var>,</td></tr>
<tr><th id="3577">3577</th><td>  <var>7</var>,</td></tr>
<tr><th id="3578">3578</th><td>  <var>8</var>,</td></tr>
<tr><th id="3579">3579</th><td>  <var>9</var>,</td></tr>
<tr><th id="3580">3580</th><td>  <var>10</var>,</td></tr>
<tr><th id="3581">3581</th><td>  <var>11</var>,</td></tr>
<tr><th id="3582">3582</th><td>  <var>12</var>,</td></tr>
<tr><th id="3583">3583</th><td>  <var>13</var>,</td></tr>
<tr><th id="3584">3584</th><td>  <var>14</var>,</td></tr>
<tr><th id="3585">3585</th><td>  <var>15</var>,</td></tr>
<tr><th id="3586">3586</th><td>  <var>16</var>,</td></tr>
<tr><th id="3587">3587</th><td>  <var>17</var>,</td></tr>
<tr><th id="3588">3588</th><td>  <var>18</var>,</td></tr>
<tr><th id="3589">3589</th><td>  <var>19</var>,</td></tr>
<tr><th id="3590">3590</th><td>  <var>20</var>,</td></tr>
<tr><th id="3591">3591</th><td>  <var>21</var>,</td></tr>
<tr><th id="3592">3592</th><td>  <var>22</var>,</td></tr>
<tr><th id="3593">3593</th><td>  <var>23</var>,</td></tr>
<tr><th id="3594">3594</th><td>  <var>24</var>,</td></tr>
<tr><th id="3595">3595</th><td>  <var>25</var>,</td></tr>
<tr><th id="3596">3596</th><td>  <var>26</var>,</td></tr>
<tr><th id="3597">3597</th><td>  <var>27</var>,</td></tr>
<tr><th id="3598">3598</th><td>  <var>28</var>,</td></tr>
<tr><th id="3599">3599</th><td>  <var>29</var>,</td></tr>
<tr><th id="3600">3600</th><td>  <var>30</var>,</td></tr>
<tr><th id="3601">3601</th><td>  <var>31</var>,</td></tr>
<tr><th id="3602">3602</th><td>  <var>28</var>,</td></tr>
<tr><th id="3603">3603</th><td>  <var>0</var>,</td></tr>
<tr><th id="3604">3604</th><td>  <var>1</var>,</td></tr>
<tr><th id="3605">3605</th><td>  <var>2</var>,</td></tr>
<tr><th id="3606">3606</th><td>  <var>3</var>,</td></tr>
<tr><th id="3607">3607</th><td>  <var>0</var>,</td></tr>
<tr><th id="3608">3608</th><td>  <var>1</var>,</td></tr>
<tr><th id="3609">3609</th><td>  <var>2</var>,</td></tr>
<tr><th id="3610">3610</th><td>  <var>3</var>,</td></tr>
<tr><th id="3611">3611</th><td>  <var>4</var>,</td></tr>
<tr><th id="3612">3612</th><td>  <var>5</var>,</td></tr>
<tr><th id="3613">3613</th><td>  <var>6</var>,</td></tr>
<tr><th id="3614">3614</th><td>  <var>7</var>,</td></tr>
<tr><th id="3615">3615</th><td>  <var>8</var>,</td></tr>
<tr><th id="3616">3616</th><td>  <var>9</var>,</td></tr>
<tr><th id="3617">3617</th><td>  <var>10</var>,</td></tr>
<tr><th id="3618">3618</th><td>  <var>11</var>,</td></tr>
<tr><th id="3619">3619</th><td>  <var>12</var>,</td></tr>
<tr><th id="3620">3620</th><td>  <var>13</var>,</td></tr>
<tr><th id="3621">3621</th><td>  <var>14</var>,</td></tr>
<tr><th id="3622">3622</th><td>  <var>15</var>,</td></tr>
<tr><th id="3623">3623</th><td>  <var>16</var>,</td></tr>
<tr><th id="3624">3624</th><td>  <var>17</var>,</td></tr>
<tr><th id="3625">3625</th><td>  <var>18</var>,</td></tr>
<tr><th id="3626">3626</th><td>  <var>19</var>,</td></tr>
<tr><th id="3627">3627</th><td>  <var>20</var>,</td></tr>
<tr><th id="3628">3628</th><td>  <var>21</var>,</td></tr>
<tr><th id="3629">3629</th><td>  <var>22</var>,</td></tr>
<tr><th id="3630">3630</th><td>  <var>23</var>,</td></tr>
<tr><th id="3631">3631</th><td>  <var>24</var>,</td></tr>
<tr><th id="3632">3632</th><td>  <var>25</var>,</td></tr>
<tr><th id="3633">3633</th><td>  <var>26</var>,</td></tr>
<tr><th id="3634">3634</th><td>  <var>27</var>,</td></tr>
<tr><th id="3635">3635</th><td>  <var>28</var>,</td></tr>
<tr><th id="3636">3636</th><td>  <var>29</var>,</td></tr>
<tr><th id="3637">3637</th><td>  <var>30</var>,</td></tr>
<tr><th id="3638">3638</th><td>  <var>31</var>,</td></tr>
<tr><th id="3639">3639</th><td>  <var>26</var>,</td></tr>
<tr><th id="3640">3640</th><td>  <var>27</var>,</td></tr>
<tr><th id="3641">3641</th><td>  <var>0</var>,</td></tr>
<tr><th id="3642">3642</th><td>  <var>1</var>,</td></tr>
<tr><th id="3643">3643</th><td>  <var>2</var>,</td></tr>
<tr><th id="3644">3644</th><td>  <var>3</var>,</td></tr>
<tr><th id="3645">3645</th><td>  <var>0</var>,</td></tr>
<tr><th id="3646">3646</th><td>  <var>1</var>,</td></tr>
<tr><th id="3647">3647</th><td>  <var>2</var>,</td></tr>
<tr><th id="3648">3648</th><td>  <var>8</var>,</td></tr>
<tr><th id="3649">3649</th><td>  <var>9</var>,</td></tr>
<tr><th id="3650">3650</th><td>  <var>10</var>,</td></tr>
<tr><th id="3651">3651</th><td>  <var>11</var>,</td></tr>
<tr><th id="3652">3652</th><td>  <var>12</var>,</td></tr>
<tr><th id="3653">3653</th><td>  <var>13</var>,</td></tr>
<tr><th id="3654">3654</th><td>  <var>14</var>,</td></tr>
<tr><th id="3655">3655</th><td>  <var>15</var>,</td></tr>
<tr><th id="3656">3656</th><td>  <var>16</var>,</td></tr>
<tr><th id="3657">3657</th><td>  <var>17</var>,</td></tr>
<tr><th id="3658">3658</th><td>  <var>18</var>,</td></tr>
<tr><th id="3659">3659</th><td>  <var>19</var>,</td></tr>
<tr><th id="3660">3660</th><td>  <var>20</var>,</td></tr>
<tr><th id="3661">3661</th><td>  <var>21</var>,</td></tr>
<tr><th id="3662">3662</th><td>  <var>22</var>,</td></tr>
<tr><th id="3663">3663</th><td>  <var>23</var>,</td></tr>
<tr><th id="3664">3664</th><td>  <var>24</var>,</td></tr>
<tr><th id="3665">3665</th><td>  <var>25</var>,</td></tr>
<tr><th id="3666">3666</th><td>  <var>26</var>,</td></tr>
<tr><th id="3667">3667</th><td>  <var>27</var>,</td></tr>
<tr><th id="3668">3668</th><td>  <var>28</var>,</td></tr>
<tr><th id="3669">3669</th><td>  <var>29</var>,</td></tr>
<tr><th id="3670">3670</th><td>  <var>30</var>,</td></tr>
<tr><th id="3671">3671</th><td>  <var>31</var>,</td></tr>
<tr><th id="3672">3672</th><td>  <var>0</var>,</td></tr>
<tr><th id="3673">3673</th><td>  <var>1</var>,</td></tr>
<tr><th id="3674">3674</th><td>  <var>2</var>,</td></tr>
<tr><th id="3675">3675</th><td>  <var>31</var>,</td></tr>
<tr><th id="3676">3676</th><td>  <var>16</var>,</td></tr>
<tr><th id="3677">3677</th><td>  <var>17</var>,</td></tr>
<tr><th id="3678">3678</th><td>  <var>18</var>,</td></tr>
<tr><th id="3679">3679</th><td>  <var>19</var>,</td></tr>
<tr><th id="3680">3680</th><td>  <var>20</var>,</td></tr>
<tr><th id="3681">3681</th><td>  <var>21</var>,</td></tr>
<tr><th id="3682">3682</th><td>  <var>22</var>,</td></tr>
<tr><th id="3683">3683</th><td>  <var>23</var>,</td></tr>
<tr><th id="3684">3684</th><td>  <var>29</var>,</td></tr>
<tr><th id="3685">3685</th><td>  <var>8</var>,</td></tr>
<tr><th id="3686">3686</th><td>  <var>9</var>,</td></tr>
<tr><th id="3687">3687</th><td>  <var>10</var>,</td></tr>
<tr><th id="3688">3688</th><td>  <var>11</var>,</td></tr>
<tr><th id="3689">3689</th><td>  <var>12</var>,</td></tr>
<tr><th id="3690">3690</th><td>  <var>13</var>,</td></tr>
<tr><th id="3691">3691</th><td>  <var>14</var>,</td></tr>
<tr><th id="3692">3692</th><td>  <var>15</var>,</td></tr>
<tr><th id="3693">3693</th><td>  <var>24</var>,</td></tr>
<tr><th id="3694">3694</th><td>  <var>25</var>,</td></tr>
<tr><th id="3695">3695</th><td>  <var>2</var>,</td></tr>
<tr><th id="3696">3696</th><td>  <var>3</var>,</td></tr>
<tr><th id="3697">3697</th><td>  <var>0</var>,</td></tr>
<tr><th id="3698">3698</th><td>  <var>1</var>,</td></tr>
<tr><th id="3699">3699</th><td>  <var>2</var>,</td></tr>
<tr><th id="3700">3700</th><td>  <var>3</var>,</td></tr>
<tr><th id="3701">3701</th><td>  <var>4</var>,</td></tr>
<tr><th id="3702">3702</th><td>  <var>5</var>,</td></tr>
<tr><th id="3703">3703</th><td>  <var>6</var>,</td></tr>
<tr><th id="3704">3704</th><td>  <var>7</var>,</td></tr>
<tr><th id="3705">3705</th><td>  <var>8</var>,</td></tr>
<tr><th id="3706">3706</th><td>  <var>9</var>,</td></tr>
<tr><th id="3707">3707</th><td>  <var>10</var>,</td></tr>
<tr><th id="3708">3708</th><td>  <var>11</var>,</td></tr>
<tr><th id="3709">3709</th><td>  <var>12</var>,</td></tr>
<tr><th id="3710">3710</th><td>  <var>13</var>,</td></tr>
<tr><th id="3711">3711</th><td>  <var>14</var>,</td></tr>
<tr><th id="3712">3712</th><td>  <var>15</var>,</td></tr>
<tr><th id="3713">3713</th><td>  <var>16</var>,</td></tr>
<tr><th id="3714">3714</th><td>  <var>17</var>,</td></tr>
<tr><th id="3715">3715</th><td>  <var>18</var>,</td></tr>
<tr><th id="3716">3716</th><td>  <var>19</var>,</td></tr>
<tr><th id="3717">3717</th><td>  <var>20</var>,</td></tr>
<tr><th id="3718">3718</th><td>  <var>21</var>,</td></tr>
<tr><th id="3719">3719</th><td>  <var>22</var>,</td></tr>
<tr><th id="3720">3720</th><td>  <var>23</var>,</td></tr>
<tr><th id="3721">3721</th><td>  <var>24</var>,</td></tr>
<tr><th id="3722">3722</th><td>  <var>25</var>,</td></tr>
<tr><th id="3723">3723</th><td>  <var>26</var>,</td></tr>
<tr><th id="3724">3724</th><td>  <var>27</var>,</td></tr>
<tr><th id="3725">3725</th><td>  <var>28</var>,</td></tr>
<tr><th id="3726">3726</th><td>  <var>29</var>,</td></tr>
<tr><th id="3727">3727</th><td>  <var>30</var>,</td></tr>
<tr><th id="3728">3728</th><td>  <var>31</var>,</td></tr>
<tr><th id="3729">3729</th><td>  <var>0</var>,</td></tr>
<tr><th id="3730">3730</th><td>  <var>4</var>,</td></tr>
<tr><th id="3731">3731</th><td>  <var>5</var>,</td></tr>
<tr><th id="3732">3732</th><td>  <var>6</var>,</td></tr>
<tr><th id="3733">3733</th><td>  <var>7</var>,</td></tr>
<tr><th id="3734">3734</th><td>  <var>0</var>,</td></tr>
<tr><th id="3735">3735</th><td>  <var>0</var>,</td></tr>
<tr><th id="3736">3736</th><td>  <var>1</var>,</td></tr>
<tr><th id="3737">3737</th><td>  <var>2</var>,</td></tr>
<tr><th id="3738">3738</th><td>  <var>3</var>,</td></tr>
<tr><th id="3739">3739</th><td>  <var>4</var>,</td></tr>
<tr><th id="3740">3740</th><td>  <var>5</var>,</td></tr>
<tr><th id="3741">3741</th><td>  <var>6</var>,</td></tr>
<tr><th id="3742">3742</th><td>  <var>7</var>,</td></tr>
<tr><th id="3743">3743</th><td>  <var>8</var>,</td></tr>
<tr><th id="3744">3744</th><td>  <var>9</var>,</td></tr>
<tr><th id="3745">3745</th><td>  <var>10</var>,</td></tr>
<tr><th id="3746">3746</th><td>  <var>11</var>,</td></tr>
<tr><th id="3747">3747</th><td>  <var>12</var>,</td></tr>
<tr><th id="3748">3748</th><td>  <var>13</var>,</td></tr>
<tr><th id="3749">3749</th><td>  <var>14</var>,</td></tr>
<tr><th id="3750">3750</th><td>  <var>15</var>,</td></tr>
<tr><th id="3751">3751</th><td>  <var>16</var>,</td></tr>
<tr><th id="3752">3752</th><td>  <var>17</var>,</td></tr>
<tr><th id="3753">3753</th><td>  <var>18</var>,</td></tr>
<tr><th id="3754">3754</th><td>  <var>19</var>,</td></tr>
<tr><th id="3755">3755</th><td>  <var>20</var>,</td></tr>
<tr><th id="3756">3756</th><td>  <var>21</var>,</td></tr>
<tr><th id="3757">3757</th><td>  <var>22</var>,</td></tr>
<tr><th id="3758">3758</th><td>  <var>23</var>,</td></tr>
<tr><th id="3759">3759</th><td>  <var>24</var>,</td></tr>
<tr><th id="3760">3760</th><td>  <var>25</var>,</td></tr>
<tr><th id="3761">3761</th><td>  <var>26</var>,</td></tr>
<tr><th id="3762">3762</th><td>  <var>27</var>,</td></tr>
<tr><th id="3763">3763</th><td>  <var>28</var>,</td></tr>
<tr><th id="3764">3764</th><td>  <var>29</var>,</td></tr>
<tr><th id="3765">3765</th><td>  <var>30</var>,</td></tr>
<tr><th id="3766">3766</th><td>  <var>31</var>,</td></tr>
<tr><th id="3767">3767</th><td>  <var>0</var>,</td></tr>
<tr><th id="3768">3768</th><td>  <var>0</var>,</td></tr>
<tr><th id="3769">3769</th><td>  <var>26</var>,</td></tr>
<tr><th id="3770">3770</th><td>  <var>27</var>,</td></tr>
<tr><th id="3771">3771</th><td>  <var>0</var>,</td></tr>
<tr><th id="3772">3772</th><td>  <var>16</var>,</td></tr>
<tr><th id="3773">3773</th><td>  <var>17</var>,</td></tr>
<tr><th id="3774">3774</th><td>  <var>18</var>,</td></tr>
<tr><th id="3775">3775</th><td>  <var>19</var>,</td></tr>
<tr><th id="3776">3776</th><td>  <var>20</var>,</td></tr>
<tr><th id="3777">3777</th><td>  <var>21</var>,</td></tr>
<tr><th id="3778">3778</th><td>  <var>22</var>,</td></tr>
<tr><th id="3779">3779</th><td>  <var>23</var>,</td></tr>
<tr><th id="3780">3780</th><td>  <var>8</var>,</td></tr>
<tr><th id="3781">3781</th><td>  <var>9</var>,</td></tr>
<tr><th id="3782">3782</th><td>  <var>10</var>,</td></tr>
<tr><th id="3783">3783</th><td>  <var>11</var>,</td></tr>
<tr><th id="3784">3784</th><td>  <var>12</var>,</td></tr>
<tr><th id="3785">3785</th><td>  <var>13</var>,</td></tr>
<tr><th id="3786">3786</th><td>  <var>14</var>,</td></tr>
<tr><th id="3787">3787</th><td>  <var>15</var>,</td></tr>
<tr><th id="3788">3788</th><td>  <var>24</var>,</td></tr>
<tr><th id="3789">3789</th><td>  <var>25</var>,</td></tr>
<tr><th id="3790">3790</th><td>  <var>2</var>,</td></tr>
<tr><th id="3791">3791</th><td>  <var>3</var>,</td></tr>
<tr><th id="3792">3792</th><td>};</td></tr>
<tr><th id="3793">3793</th><td><em>static</em> <b>inline</b> <em>void</em> InitMipsMCRegisterInfo(MCRegisterInfo *RI, <em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour = <var>0</var>, <em>unsigned</em> EHFlavour = <var>0</var>, <em>unsigned</em> PC = <var>0</var>) {</td></tr>
<tr><th id="3794">3794</th><td>  RI-&gt;InitMCRegisterInfo(MipsRegDesc, <var>442</var>, RA, PC, MipsMCRegisterClasses, <var>70</var>, MipsRegUnitRoots, <var>321</var>, MipsRegDiffLists, MipsLaneMaskLists, MipsRegStrings, MipsRegClassStrings, MipsSubRegIdxLists, <var>12</var>,</td></tr>
<tr><th id="3795">3795</th><td>MipsSubRegIdxRanges, MipsRegEncodingTable);</td></tr>
<tr><th id="3796">3796</th><td></td></tr>
<tr><th id="3797">3797</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="3798">3798</th><td>  <b>default</b>:</td></tr>
<tr><th id="3799">3799</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="3800">3800</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="3801">3801</th><td>    RI-&gt;mapDwarfRegsToLLVMRegs(MipsDwarfFlavour0Dwarf2L, MipsDwarfFlavour0Dwarf2LSize, <b>false</b>);</td></tr>
<tr><th id="3802">3802</th><td>    <b>break</b>;</td></tr>
<tr><th id="3803">3803</th><td>  }</td></tr>
<tr><th id="3804">3804</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="3805">3805</th><td>  <b>default</b>:</td></tr>
<tr><th id="3806">3806</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="3807">3807</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="3808">3808</th><td>    RI-&gt;mapDwarfRegsToLLVMRegs(MipsEHFlavour0Dwarf2L, MipsEHFlavour0Dwarf2LSize, <b>true</b>);</td></tr>
<tr><th id="3809">3809</th><td>    <b>break</b>;</td></tr>
<tr><th id="3810">3810</th><td>  }</td></tr>
<tr><th id="3811">3811</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="3812">3812</th><td>  <b>default</b>:</td></tr>
<tr><th id="3813">3813</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="3814">3814</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="3815">3815</th><td>    RI-&gt;mapLLVMRegsToDwarfRegs(MipsDwarfFlavour0L2Dwarf, MipsDwarfFlavour0L2DwarfSize, <b>false</b>);</td></tr>
<tr><th id="3816">3816</th><td>    <b>break</b>;</td></tr>
<tr><th id="3817">3817</th><td>  }</td></tr>
<tr><th id="3818">3818</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="3819">3819</th><td>  <b>default</b>:</td></tr>
<tr><th id="3820">3820</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="3821">3821</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="3822">3822</th><td>    RI-&gt;mapLLVMRegsToDwarfRegs(MipsEHFlavour0L2Dwarf, MipsEHFlavour0L2DwarfSize, <b>true</b>);</td></tr>
<tr><th id="3823">3823</th><td>    <b>break</b>;</td></tr>
<tr><th id="3824">3824</th><td>  }</td></tr>
<tr><th id="3825">3825</th><td>}</td></tr>
<tr><th id="3826">3826</th><td></td></tr>
<tr><th id="3827">3827</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="3828">3828</th><td></td></tr>
<tr><th id="3829">3829</th><td><u>#<span data-ppcond="604">endif</span> // GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="3830">3830</th><td></td></tr>
<tr><th id="3831">3831</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="3832">3832</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3833">3833</th><td><i>|* Register Information Header Fragment                                       *|</i></td></tr>
<tr><th id="3834">3834</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3835">3835</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="3836">3836</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3837">3837</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="3838">3838</th><td></td></tr>
<tr><th id="3839">3839</th><td></td></tr>
<tr><th id="3840">3840</th><td><u>#<span data-ppcond="3840">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</span></u></td></tr>
<tr><th id="3841">3841</th><td><u>#undef GET_REGINFO_HEADER</u></td></tr>
<tr><th id="3842">3842</th><td></td></tr>
<tr><th id="3843">3843</th><td><u>#include "llvm/CodeGen/TargetRegisterInfo.h"</u></td></tr>
<tr><th id="3844">3844</th><td></td></tr>
<tr><th id="3845">3845</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="3846">3846</th><td></td></tr>
<tr><th id="3847">3847</th><td><b>class</b> MipsFrameLowering;</td></tr>
<tr><th id="3848">3848</th><td></td></tr>
<tr><th id="3849">3849</th><td><b>struct</b> MipsGenRegisterInfo : <b>public</b> TargetRegisterInfo {</td></tr>
<tr><th id="3850">3850</th><td>  <b>explicit</b> MipsGenRegisterInfo(<em>unsigned</em> RA, <em>unsigned</em> D = <var>0</var>, <em>unsigned</em> E = <var>0</var>,</td></tr>
<tr><th id="3851">3851</th><td>      <em>unsigned</em> PC = <var>0</var>, <em>unsigned</em> HwMode = <var>0</var>);</td></tr>
<tr><th id="3852">3852</th><td>  <em>unsigned</em> composeSubRegIndicesImpl(<em>unsigned</em>, <em>unsigned</em>) <em>const</em> override;</td></tr>
<tr><th id="3853">3853</th><td>  LaneBitmask composeSubRegIndexLaneMaskImpl(<em>unsigned</em>, LaneBitmask) <em>const</em> override;</td></tr>
<tr><th id="3854">3854</th><td>  LaneBitmask reverseComposeSubRegIndexLaneMaskImpl(<em>unsigned</em>, LaneBitmask) <em>const</em> override;</td></tr>
<tr><th id="3855">3855</th><td>  <em>const</em> TargetRegisterClass *getSubClassWithSubReg(<em>const</em> TargetRegisterClass *, <em>unsigned</em>) <em>const</em> override;</td></tr>
<tr><th id="3856">3856</th><td>  <em>const</em> RegClassWeight &amp;getRegClassWeight(<em>const</em> TargetRegisterClass *RC) <em>const</em> override;</td></tr>
<tr><th id="3857">3857</th><td>  <em>unsigned</em> getRegUnitWeight(<em>unsigned</em> RegUnit) <em>const</em> override;</td></tr>
<tr><th id="3858">3858</th><td>  <em>unsigned</em> getNumRegPressureSets() <em>const</em> override;</td></tr>
<tr><th id="3859">3859</th><td>  <em>const</em> <em>char</em> *getRegPressureSetName(<em>unsigned</em> Idx) <em>const</em> override;</td></tr>
<tr><th id="3860">3860</th><td>  <em>unsigned</em> getRegPressureSetLimit(<em>const</em> MachineFunction &amp;MF, <em>unsigned</em> Idx) <em>const</em> override;</td></tr>
<tr><th id="3861">3861</th><td>  <em>const</em> <em>int</em> *getRegClassPressureSets(<em>const</em> TargetRegisterClass *RC) <em>const</em> override;</td></tr>
<tr><th id="3862">3862</th><td>  <em>const</em> <em>int</em> *getRegUnitPressureSets(<em>unsigned</em> RegUnit) <em>const</em> override;</td></tr>
<tr><th id="3863">3863</th><td>  ArrayRef&lt;<em>const</em> <em>char</em> *&gt; getRegMaskNames() <em>const</em> override;</td></tr>
<tr><th id="3864">3864</th><td>  ArrayRef&lt;<em>const</em> uint32_t *&gt; getRegMasks() <em>const</em> override;</td></tr>
<tr><th id="3865">3865</th><td>  <i class="doc">/// Devirtualized TargetFrameLowering.</i></td></tr>
<tr><th id="3866">3866</th><td>  <em>static</em> <em>const</em> MipsFrameLowering *getFrameLowering(</td></tr>
<tr><th id="3867">3867</th><td>      <em>const</em> MachineFunction &amp;MF);</td></tr>
<tr><th id="3868">3868</th><td>};</td></tr>
<tr><th id="3869">3869</th><td></td></tr>
<tr><th id="3870">3870</th><td><b>namespace</b> Mips { <i>// Register classes</i></td></tr>
<tr><th id="3871">3871</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass MSA128F16RegClass;</td></tr>
<tr><th id="3872">3872</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CCRRegClass;</td></tr>
<tr><th id="3873">3873</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass COP0RegClass;</td></tr>
<tr><th id="3874">3874</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass COP2RegClass;</td></tr>
<tr><th id="3875">3875</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass COP3RegClass;</td></tr>
<tr><th id="3876">3876</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass DSPRRegClass;</td></tr>
<tr><th id="3877">3877</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FGR32RegClass;</td></tr>
<tr><th id="3878">3878</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FGRCCRegClass;</td></tr>
<tr><th id="3879">3879</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR32RegClass;</td></tr>
<tr><th id="3880">3880</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HWRegsRegClass;</td></tr>
<tr><th id="3881">3881</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass MSACtrlRegClass;</td></tr>
<tr><th id="3882">3882</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR32NONZERORegClass;</td></tr>
<tr><th id="3883">3883</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CPU16RegsPlusSPRegClass;</td></tr>
<tr><th id="3884">3884</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CPU16RegsRegClass;</td></tr>
<tr><th id="3885">3885</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FCCRegClass;</td></tr>
<tr><th id="3886">3886</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPRMM16RegClass;</td></tr>
<tr><th id="3887">3887</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPRMM16MovePRegClass;</td></tr>
<tr><th id="3888">3888</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPRMM16ZeroRegClass;</td></tr>
<tr><th id="3889">3889</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CPU16Regs_and_GPRMM16ZeroRegClass;</td></tr>
<tr><th id="3890">3890</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR32NONZERO_and_GPRMM16MovePRegClass;</td></tr>
<tr><th id="3891">3891</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPRMM16MovePPairSecondRegClass;</td></tr>
<tr><th id="3892">3892</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CPU16Regs_and_GPRMM16MovePRegClass;</td></tr>
<tr><th id="3893">3893</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPRMM16MoveP_and_GPRMM16ZeroRegClass;</td></tr>
<tr><th id="3894">3894</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HI32DSPRegClass;</td></tr>
<tr><th id="3895">3895</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass LO32DSPRegClass;</td></tr>
<tr><th id="3896">3896</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CPU16Regs_and_GPRMM16MovePPairSecondRegClass;</td></tr>
<tr><th id="3897">3897</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPRMM16MovePPairFirstRegClass;</td></tr>
<tr><th id="3898">3898</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClass;</td></tr>
<tr><th id="3899">3899</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClass;</td></tr>
<tr><th id="3900">3900</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CPURARegRegClass;</td></tr>
<tr><th id="3901">3901</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CPUSPRegRegClass;</td></tr>
<tr><th id="3902">3902</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass DSPCCRegClass;</td></tr>
<tr><th id="3903">3903</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GP32RegClass;</td></tr>
<tr><th id="3904">3904</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR32ZERORegClass;</td></tr>
<tr><th id="3905">3905</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HI32RegClass;</td></tr>
<tr><th id="3906">3906</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass LO32RegClass;</td></tr>
<tr><th id="3907">3907</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass SP32RegClass;</td></tr>
<tr><th id="3908">3908</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FGR64RegClass;</td></tr>
<tr><th id="3909">3909</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64RegClass;</td></tr>
<tr><th id="3910">3910</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPR32NONZERORegClass;</td></tr>
<tr><th id="3911">3911</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass AFGR64RegClass;</td></tr>
<tr><th id="3912">3912</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_CPU16RegsPlusSPRegClass;</td></tr>
<tr><th id="3913">3913</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_CPU16RegsRegClass;</td></tr>
<tr><th id="3914">3914</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPRMM16MovePRegClass;</td></tr>
<tr><th id="3915">3915</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPRMM16ZeroRegClass;</td></tr>
<tr><th id="3916">3916</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroRegClass;</td></tr>
<tr><th id="3917">3917</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePRegClass;</td></tr>
<tr><th id="3918">3918</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPRMM16MovePPairSecondRegClass;</td></tr>
<tr><th id="3919">3919</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass ACC64DSPRegClass;</td></tr>
<tr><th id="3920">3920</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePRegClass;</td></tr>
<tr><th id="3921">3921</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroRegClass;</td></tr>
<tr><th id="3922">3922</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondRegClass;</td></tr>
<tr><th id="3923">3923</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPRMM16MovePPairFirstRegClass;</td></tr>
<tr><th id="3924">3924</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClass;</td></tr>
<tr><th id="3925">3925</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass OCTEON_MPLRegClass;</td></tr>
<tr><th id="3926">3926</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass OCTEON_PRegClass;</td></tr>
<tr><th id="3927">3927</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClass;</td></tr>
<tr><th id="3928">3928</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass ACC64RegClass;</td></tr>
<tr><th id="3929">3929</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GP64RegClass;</td></tr>
<tr><th id="3930">3930</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_CPURARegRegClass;</td></tr>
<tr><th id="3931">3931</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPR32ZERORegClass;</td></tr>
<tr><th id="3932">3932</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HI64RegClass;</td></tr>
<tr><th id="3933">3933</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass LO64RegClass;</td></tr>
<tr><th id="3934">3934</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass SP64RegClass;</td></tr>
<tr><th id="3935">3935</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass MSA128BRegClass;</td></tr>
<tr><th id="3936">3936</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass MSA128DRegClass;</td></tr>
<tr><th id="3937">3937</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass MSA128HRegClass;</td></tr>
<tr><th id="3938">3938</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass MSA128WRegClass;</td></tr>
<tr><th id="3939">3939</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass MSA128WEvensRegClass;</td></tr>
<tr><th id="3940">3940</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass ACC128RegClass;</td></tr>
<tr><th id="3941">3941</th><td>} <i>// end namespace Mips</i></td></tr>
<tr><th id="3942">3942</th><td></td></tr>
<tr><th id="3943">3943</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="3944">3944</th><td></td></tr>
<tr><th id="3945">3945</th><td><u>#<span data-ppcond="3840">endif</span> // GET_REGINFO_HEADER</u></td></tr>
<tr><th id="3946">3946</th><td></td></tr>
<tr><th id="3947">3947</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="3948">3948</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3949">3949</th><td><i>|* Target Register and Register Classes Information                           *|</i></td></tr>
<tr><th id="3950">3950</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3951">3951</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="3952">3952</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3953">3953</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="3954">3954</th><td></td></tr>
<tr><th id="3955">3955</th><td></td></tr>
<tr><th id="3956">3956</th><td><u>#<span data-ppcond="3956">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</span></u></td></tr>
<tr><th id="3957">3957</th><td><u>#undef GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="3958">3958</th><td></td></tr>
<tr><th id="3959">3959</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="3960">3960</th><td></td></tr>
<tr><th id="3961">3961</th><td><b>extern</b> <em>const</em> MCRegisterClass MipsMCRegisterClasses[];</td></tr>
<tr><th id="3962">3962</th><td></td></tr>
<tr><th id="3963">3963</th><td><em>static</em> <em>const</em> MVT::SimpleValueType VTLists[] = {</td></tr>
<tr><th id="3964">3964</th><td>  <i>/* 0 */</i> MVT::i32, MVT::Other,</td></tr>
<tr><th id="3965">3965</th><td>  <i>/* 2 */</i> MVT::i64, MVT::Other,</td></tr>
<tr><th id="3966">3966</th><td>  <i>/* 4 */</i> MVT::f16, MVT::Other,</td></tr>
<tr><th id="3967">3967</th><td>  <i>/* 6 */</i> MVT::f32, MVT::Other,</td></tr>
<tr><th id="3968">3968</th><td>  <i>/* 8 */</i> MVT::f64, MVT::Other,</td></tr>
<tr><th id="3969">3969</th><td>  <i>/* 10 */</i> MVT::v16i8, MVT::Other,</td></tr>
<tr><th id="3970">3970</th><td>  <i>/* 12 */</i> MVT::v4i8, MVT::v2i16, MVT::Other,</td></tr>
<tr><th id="3971">3971</th><td>  <i>/* 15 */</i> MVT::v8i16, MVT::v8f16, MVT::Other,</td></tr>
<tr><th id="3972">3972</th><td>  <i>/* 18 */</i> MVT::v4i32, MVT::v4f32, MVT::Other,</td></tr>
<tr><th id="3973">3973</th><td>  <i>/* 21 */</i> MVT::v2i64, MVT::v2f64, MVT::Other,</td></tr>
<tr><th id="3974">3974</th><td>  <i>/* 24 */</i> MVT::Untyped, MVT::Other,</td></tr>
<tr><th id="3975">3975</th><td>};</td></tr>
<tr><th id="3976">3976</th><td></td></tr>
<tr><th id="3977">3977</th><td><em>static</em> <em>const</em> <em>char</em> *<em>const</em> SubRegIndexNameTable[] = { <q>"sub_32"</q>, <q>"sub_64"</q>, <q>"sub_dsp16_19"</q>, <q>"sub_dsp20"</q>, <q>"sub_dsp21"</q>, <q>"sub_dsp22"</q>, <q>"sub_dsp23"</q>, <q>"sub_hi"</q>, <q>"sub_lo"</q>, <q>"sub_hi_then_sub_32"</q>, <q>"sub_32_sub_hi_then_sub_32"</q>, <q>""</q> };</td></tr>
<tr><th id="3978">3978</th><td></td></tr>
<tr><th id="3979">3979</th><td></td></tr>
<tr><th id="3980">3980</th><td><em>static</em> <em>const</em> LaneBitmask SubRegIndexLaneMaskTable[] = {</td></tr>
<tr><th id="3981">3981</th><td>  LaneBitmask::getAll(),</td></tr>
<tr><th id="3982">3982</th><td>  LaneBitmask(<var>0x0000000000000001</var>), <i>// sub_32</i></td></tr>
<tr><th id="3983">3983</th><td>  LaneBitmask(<var>0x0000000000000041</var>), <i>// sub_64</i></td></tr>
<tr><th id="3984">3984</th><td>  LaneBitmask(<var>0x0000000000000002</var>), <i>// sub_dsp16_19</i></td></tr>
<tr><th id="3985">3985</th><td>  LaneBitmask(<var>0x0000000000000004</var>), <i>// sub_dsp20</i></td></tr>
<tr><th id="3986">3986</th><td>  LaneBitmask(<var>0x0000000000000008</var>), <i>// sub_dsp21</i></td></tr>
<tr><th id="3987">3987</th><td>  LaneBitmask(<var>0x0000000000000010</var>), <i>// sub_dsp22</i></td></tr>
<tr><th id="3988">3988</th><td>  LaneBitmask(<var>0x0000000000000020</var>), <i>// sub_dsp23</i></td></tr>
<tr><th id="3989">3989</th><td>  LaneBitmask(<var>0x0000000000000040</var>), <i>// sub_hi</i></td></tr>
<tr><th id="3990">3990</th><td>  LaneBitmask(<var>0x0000000000000001</var>), <i>// sub_lo</i></td></tr>
<tr><th id="3991">3991</th><td>  LaneBitmask(<var>0x0000000000000040</var>), <i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="3992">3992</th><td>  LaneBitmask(<var>0x0000000000000041</var>), <i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="3993">3993</th><td> };</td></tr>
<tr><th id="3994">3994</th><td></td></tr>
<tr><th id="3995">3995</th><td></td></tr>
<tr><th id="3996">3996</th><td></td></tr>
<tr><th id="3997">3997</th><td><em>static</em> <em>const</em> TargetRegisterInfo::RegClassInfo RegClassInfos[] = {</td></tr>
<tr><th id="3998">3998</th><td>  <i>// Mode = 0 (Default)</i></td></tr>
<tr><th id="3999">3999</th><td>  { <var>16</var>, <var>16</var>, <var>128</var>, VTLists+<var>4</var> },    <i>// MSA128F16</i></td></tr>
<tr><th id="4000">4000</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// CCR</i></td></tr>
<tr><th id="4001">4001</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// COP0</i></td></tr>
<tr><th id="4002">4002</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// COP2</i></td></tr>
<tr><th id="4003">4003</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// COP3</i></td></tr>
<tr><th id="4004">4004</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>12</var> },    <i>// DSPR</i></td></tr>
<tr><th id="4005">4005</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>6</var> },    <i>// FGR32</i></td></tr>
<tr><th id="4006">4006</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// FGRCC</i></td></tr>
<tr><th id="4007">4007</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GPR32</i></td></tr>
<tr><th id="4008">4008</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// HWRegs</i></td></tr>
<tr><th id="4009">4009</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// MSACtrl</i></td></tr>
<tr><th id="4010">4010</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GPR32NONZERO</i></td></tr>
<tr><th id="4011">4011</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// CPU16RegsPlusSP</i></td></tr>
<tr><th id="4012">4012</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// CPU16Regs</i></td></tr>
<tr><th id="4013">4013</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// FCC</i></td></tr>
<tr><th id="4014">4014</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GPRMM16</i></td></tr>
<tr><th id="4015">4015</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GPRMM16MoveP</i></td></tr>
<tr><th id="4016">4016</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GPRMM16Zero</i></td></tr>
<tr><th id="4017">4017</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// CPU16Regs_and_GPRMM16Zero</i></td></tr>
<tr><th id="4018">4018</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GPR32NONZERO_and_GPRMM16MoveP</i></td></tr>
<tr><th id="4019">4019</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="4020">4020</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// CPU16Regs_and_GPRMM16MoveP</i></td></tr>
<tr><th id="4021">4021</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GPRMM16MoveP_and_GPRMM16Zero</i></td></tr>
<tr><th id="4022">4022</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// HI32DSP</i></td></tr>
<tr><th id="4023">4023</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// LO32DSP</i></td></tr>
<tr><th id="4024">4024</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// CPU16Regs_and_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="4025">4025</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GPRMM16MovePPairFirst</i></td></tr>
<tr><th id="4026">4026</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GPRMM16MoveP_and_CPU16Regs_and_GPRMM16Zero</i></td></tr>
<tr><th id="4027">4027</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="4028">4028</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// CPURAReg</i></td></tr>
<tr><th id="4029">4029</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// CPUSPReg</i></td></tr>
<tr><th id="4030">4030</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>12</var> },    <i>// DSPCC</i></td></tr>
<tr><th id="4031">4031</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GP32</i></td></tr>
<tr><th id="4032">4032</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// GPR32ZERO</i></td></tr>
<tr><th id="4033">4033</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// HI32</i></td></tr>
<tr><th id="4034">4034</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// LO32</i></td></tr>
<tr><th id="4035">4035</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>0</var> },    <i>// SP32</i></td></tr>
<tr><th id="4036">4036</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>8</var> },    <i>// FGR64</i></td></tr>
<tr><th id="4037">4037</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GPR64</i></td></tr>
<tr><th id="4038">4038</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GPR64_with_sub_32_in_GPR32NONZERO</i></td></tr>
<tr><th id="4039">4039</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>8</var> },    <i>// AFGR64</i></td></tr>
<tr><th id="4040">4040</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GPR64_with_sub_32_in_CPU16RegsPlusSP</i></td></tr>
<tr><th id="4041">4041</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GPR64_with_sub_32_in_CPU16Regs</i></td></tr>
<tr><th id="4042">4042</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GPR64_with_sub_32_in_GPRMM16MoveP</i></td></tr>
<tr><th id="4043">4043</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GPR64_with_sub_32_in_GPRMM16Zero</i></td></tr>
<tr><th id="4044">4044</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16Zero</i></td></tr>
<tr><th id="4045">4045</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MoveP</i></td></tr>
<tr><th id="4046">4046</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GPR64_with_sub_32_in_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="4047">4047</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>24</var> },    <i>// ACC64DSP</i></td></tr>
<tr><th id="4048">4048</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MoveP</i></td></tr>
<tr><th id="4049">4049</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16Zero</i></td></tr>
<tr><th id="4050">4050</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="4051">4051</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GPR64_with_sub_32_in_GPRMM16MovePPairFirst</i></td></tr>
<tr><th id="4052">4052</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16Zero</i></td></tr>
<tr><th id="4053">4053</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// OCTEON_MPL</i></td></tr>
<tr><th id="4054">4054</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// OCTEON_P</i></td></tr>
<tr><th id="4055">4055</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="4056">4056</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>24</var> },    <i>// ACC64</i></td></tr>
<tr><th id="4057">4057</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GP64</i></td></tr>
<tr><th id="4058">4058</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GPR64_with_sub_32_in_CPURAReg</i></td></tr>
<tr><th id="4059">4059</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// GPR64_with_sub_32_in_GPR32ZERO</i></td></tr>
<tr><th id="4060">4060</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// HI64</i></td></tr>
<tr><th id="4061">4061</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// LO64</i></td></tr>
<tr><th id="4062">4062</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>2</var> },    <i>// SP64</i></td></tr>
<tr><th id="4063">4063</th><td>  { <var>128</var>, <var>128</var>, <var>128</var>, VTLists+<var>10</var> },    <i>// MSA128B</i></td></tr>
<tr><th id="4064">4064</th><td>  { <var>128</var>, <var>128</var>, <var>128</var>, VTLists+<var>21</var> },    <i>// MSA128D</i></td></tr>
<tr><th id="4065">4065</th><td>  { <var>128</var>, <var>128</var>, <var>128</var>, VTLists+<var>15</var> },    <i>// MSA128H</i></td></tr>
<tr><th id="4066">4066</th><td>  { <var>128</var>, <var>128</var>, <var>128</var>, VTLists+<var>18</var> },    <i>// MSA128W</i></td></tr>
<tr><th id="4067">4067</th><td>  { <var>128</var>, <var>128</var>, <var>128</var>, VTLists+<var>18</var> },    <i>// MSA128WEvens</i></td></tr>
<tr><th id="4068">4068</th><td>  { <var>128</var>, <var>128</var>, <var>128</var>, VTLists+<var>24</var> },    <i>// ACC128</i></td></tr>
<tr><th id="4069">4069</th><td>};</td></tr>
<tr><th id="4070">4070</th><td></td></tr>
<tr><th id="4071">4071</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> NullRegClasses[] = { <b>nullptr</b> };</td></tr>
<tr><th id="4072">4072</th><td></td></tr>
<tr><th id="4073">4073</th><td><em>static</em> <em>const</em> uint32_t MSA128F16SubClassMask[] = {</td></tr>
<tr><th id="4074">4074</th><td>  <var>0x00000001</var>, <var>0x00000000</var>, <var>0x0000001f</var>, </td></tr>
<tr><th id="4075">4075</th><td>};</td></tr>
<tr><th id="4076">4076</th><td></td></tr>
<tr><th id="4077">4077</th><td><em>static</em> <em>const</em> uint32_t CCRSubClassMask[] = {</td></tr>
<tr><th id="4078">4078</th><td>  <var>0x00000002</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4079">4079</th><td>};</td></tr>
<tr><th id="4080">4080</th><td></td></tr>
<tr><th id="4081">4081</th><td><em>static</em> <em>const</em> uint32_t COP0SubClassMask[] = {</td></tr>
<tr><th id="4082">4082</th><td>  <var>0x00000004</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4083">4083</th><td>};</td></tr>
<tr><th id="4084">4084</th><td></td></tr>
<tr><th id="4085">4085</th><td><em>static</em> <em>const</em> uint32_t COP2SubClassMask[] = {</td></tr>
<tr><th id="4086">4086</th><td>  <var>0x00000008</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4087">4087</th><td>};</td></tr>
<tr><th id="4088">4088</th><td></td></tr>
<tr><th id="4089">4089</th><td><em>static</em> <em>const</em> uint32_t COP3SubClassMask[] = {</td></tr>
<tr><th id="4090">4090</th><td>  <var>0x00000010</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4091">4091</th><td>};</td></tr>
<tr><th id="4092">4092</th><td></td></tr>
<tr><th id="4093">4093</th><td><em>static</em> <em>const</em> uint32_t DSPRSubClassMask[] = {</td></tr>
<tr><th id="4094">4094</th><td>  <var>0x7e7fb920</var>, <var>0x00000013</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4095">4095</th><td>  <var>0x00000000</var>, <var>0x9d3efec0</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4096">4096</th><td>};</td></tr>
<tr><th id="4097">4097</th><td></td></tr>
<tr><th id="4098">4098</th><td><em>static</em> <em>const</em> uint32_t FGR32SubClassMask[] = {</td></tr>
<tr><th id="4099">4099</th><td>  <var>0x000000c0</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4100">4100</th><td>  <var>0x00000000</var>, <var>0x00000100</var>, <var>0x00000000</var>, <i>// sub_hi</i></td></tr>
<tr><th id="4101">4101</th><td>  <var>0x00000001</var>, <var>0x00000120</var>, <var>0x0000001f</var>, <i>// sub_lo</i></td></tr>
<tr><th id="4102">4102</th><td>};</td></tr>
<tr><th id="4103">4103</th><td></td></tr>
<tr><th id="4104">4104</th><td><em>static</em> <em>const</em> uint32_t FGRCCSubClassMask[] = {</td></tr>
<tr><th id="4105">4105</th><td>  <var>0x000000c0</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4106">4106</th><td>  <var>0x00000000</var>, <var>0x00000100</var>, <var>0x00000000</var>, <i>// sub_hi</i></td></tr>
<tr><th id="4107">4107</th><td>  <var>0x00000001</var>, <var>0x00000120</var>, <var>0x0000001f</var>, <i>// sub_lo</i></td></tr>
<tr><th id="4108">4108</th><td>};</td></tr>
<tr><th id="4109">4109</th><td></td></tr>
<tr><th id="4110">4110</th><td><em>static</em> <em>const</em> uint32_t GPR32SubClassMask[] = {</td></tr>
<tr><th id="4111">4111</th><td>  <var>0x7e7fb900</var>, <var>0x00000013</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4112">4112</th><td>  <var>0x00000000</var>, <var>0x9d3efec0</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4113">4113</th><td>};</td></tr>
<tr><th id="4114">4114</th><td></td></tr>
<tr><th id="4115">4115</th><td><em>static</em> <em>const</em> uint32_t HWRegsSubClassMask[] = {</td></tr>
<tr><th id="4116">4116</th><td>  <var>0x00000200</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4117">4117</th><td>};</td></tr>
<tr><th id="4118">4118</th><td></td></tr>
<tr><th id="4119">4119</th><td><em>static</em> <em>const</em> uint32_t MSACtrlSubClassMask[] = {</td></tr>
<tr><th id="4120">4120</th><td>  <var>0x00000400</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4121">4121</th><td>};</td></tr>
<tr><th id="4122">4122</th><td></td></tr>
<tr><th id="4123">4123</th><td><em>static</em> <em>const</em> uint32_t GPR32NONZEROSubClassMask[] = {</td></tr>
<tr><th id="4124">4124</th><td>  <var>0x7e3cb800</var>, <var>0x00000011</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4125">4125</th><td>  <var>0x00000000</var>, <var>0x8d3ae680</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4126">4126</th><td>};</td></tr>
<tr><th id="4127">4127</th><td></td></tr>
<tr><th id="4128">4128</th><td><em>static</em> <em>const</em> uint32_t CPU16RegsPlusSPSubClassMask[] = {</td></tr>
<tr><th id="4129">4129</th><td>  <var>0x5e24b000</var>, <var>0x00000010</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4130">4130</th><td>  <var>0x00000000</var>, <var>0x813a2600</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4131">4131</th><td>};</td></tr>
<tr><th id="4132">4132</th><td></td></tr>
<tr><th id="4133">4133</th><td><em>static</em> <em>const</em> uint32_t CPU16RegsSubClassMask[] = {</td></tr>
<tr><th id="4134">4134</th><td>  <var>0x1e24a000</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4135">4135</th><td>  <var>0x00000000</var>, <var>0x013a2400</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4136">4136</th><td>};</td></tr>
<tr><th id="4137">4137</th><td></td></tr>
<tr><th id="4138">4138</th><td><em>static</em> <em>const</em> uint32_t FCCSubClassMask[] = {</td></tr>
<tr><th id="4139">4139</th><td>  <var>0x00004000</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4140">4140</th><td>};</td></tr>
<tr><th id="4141">4141</th><td></td></tr>
<tr><th id="4142">4142</th><td><em>static</em> <em>const</em> uint32_t GPRMM16SubClassMask[] = {</td></tr>
<tr><th id="4143">4143</th><td>  <var>0x1e248000</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4144">4144</th><td>  <var>0x00000000</var>, <var>0x013a2400</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4145">4145</th><td>};</td></tr>
<tr><th id="4146">4146</th><td></td></tr>
<tr><th id="4147">4147</th><td><em>static</em> <em>const</em> uint32_t GPRMM16MovePSubClassMask[] = {</td></tr>
<tr><th id="4148">4148</th><td>  <var>0x08690000</var>, <var>0x00000002</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4149">4149</th><td>  <var>0x00000000</var>, <var>0x10264800</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4150">4150</th><td>};</td></tr>
<tr><th id="4151">4151</th><td></td></tr>
<tr><th id="4152">4152</th><td><em>static</em> <em>const</em> uint32_t GPRMM16ZeroSubClassMask[] = {</td></tr>
<tr><th id="4153">4153</th><td>  <var>0x1e460000</var>, <var>0x00000002</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4154">4154</th><td>  <var>0x00000000</var>, <var>0x113c3000</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4155">4155</th><td>};</td></tr>
<tr><th id="4156">4156</th><td></td></tr>
<tr><th id="4157">4157</th><td><em>static</em> <em>const</em> uint32_t CPU16Regs_and_GPRMM16ZeroSubClassMask[] = {</td></tr>
<tr><th id="4158">4158</th><td>  <var>0x1e040000</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4159">4159</th><td>  <var>0x00000000</var>, <var>0x01382000</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4160">4160</th><td>};</td></tr>
<tr><th id="4161">4161</th><td></td></tr>
<tr><th id="4162">4162</th><td><em>static</em> <em>const</em> uint32_t GPR32NONZERO_and_GPRMM16MovePSubClassMask[] = {</td></tr>
<tr><th id="4163">4163</th><td>  <var>0x08280000</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4164">4164</th><td>  <var>0x00000000</var>, <var>0x00224000</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4165">4165</th><td>};</td></tr>
<tr><th id="4166">4166</th><td></td></tr>
<tr><th id="4167">4167</th><td><em>static</em> <em>const</em> uint32_t GPRMM16MovePPairSecondSubClassMask[] = {</td></tr>
<tr><th id="4168">4168</th><td>  <var>0x12100000</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4169">4169</th><td>  <var>0x00000000</var>, <var>0x01088000</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4170">4170</th><td>};</td></tr>
<tr><th id="4171">4171</th><td></td></tr>
<tr><th id="4172">4172</th><td><em>static</em> <em>const</em> uint32_t CPU16Regs_and_GPRMM16MovePSubClassMask[] = {</td></tr>
<tr><th id="4173">4173</th><td>  <var>0x08200000</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4174">4174</th><td>  <var>0x00000000</var>, <var>0x00220000</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4175">4175</th><td>};</td></tr>
<tr><th id="4176">4176</th><td></td></tr>
<tr><th id="4177">4177</th><td><em>static</em> <em>const</em> uint32_t GPRMM16MoveP_and_GPRMM16ZeroSubClassMask[] = {</td></tr>
<tr><th id="4178">4178</th><td>  <var>0x08400000</var>, <var>0x00000002</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4179">4179</th><td>  <var>0x00000000</var>, <var>0x10240000</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4180">4180</th><td>};</td></tr>
<tr><th id="4181">4181</th><td></td></tr>
<tr><th id="4182">4182</th><td><em>static</em> <em>const</em> uint32_t HI32DSPSubClassMask[] = {</td></tr>
<tr><th id="4183">4183</th><td>  <var>0x00800000</var>, <var>0x00000004</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4184">4184</th><td>  <var>0x00000000</var>, <var>0x20000000</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4185">4185</th><td>  <var>0x00000000</var>, <var>0x02010000</var>, <var>0x00000000</var>, <i>// sub_hi</i></td></tr>
<tr><th id="4186">4186</th><td>  <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000020</var>, <i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="4187">4187</th><td>};</td></tr>
<tr><th id="4188">4188</th><td></td></tr>
<tr><th id="4189">4189</th><td><em>static</em> <em>const</em> uint32_t LO32DSPSubClassMask[] = {</td></tr>
<tr><th id="4190">4190</th><td>  <var>0x01000000</var>, <var>0x00000008</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4191">4191</th><td>  <var>0x00000000</var>, <var>0x40000000</var>, <var>0x00000020</var>, <i>// sub_32</i></td></tr>
<tr><th id="4192">4192</th><td>  <var>0x00000000</var>, <var>0x02010000</var>, <var>0x00000000</var>, <i>// sub_lo</i></td></tr>
<tr><th id="4193">4193</th><td>};</td></tr>
<tr><th id="4194">4194</th><td></td></tr>
<tr><th id="4195">4195</th><td><em>static</em> <em>const</em> uint32_t CPU16Regs_and_GPRMM16MovePPairSecondSubClassMask[] = {</td></tr>
<tr><th id="4196">4196</th><td>  <var>0x12000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4197">4197</th><td>  <var>0x00000000</var>, <var>0x01080000</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4198">4198</th><td>};</td></tr>
<tr><th id="4199">4199</th><td></td></tr>
<tr><th id="4200">4200</th><td><em>static</em> <em>const</em> uint32_t GPRMM16MovePPairFirstSubClassMask[] = {</td></tr>
<tr><th id="4201">4201</th><td>  <var>0x14000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4202">4202</th><td>  <var>0x00000000</var>, <var>0x01100000</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4203">4203</th><td>};</td></tr>
<tr><th id="4204">4204</th><td></td></tr>
<tr><th id="4205">4205</th><td><em>static</em> <em>const</em> uint32_t GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroSubClassMask[] = {</td></tr>
<tr><th id="4206">4206</th><td>  <var>0x08000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4207">4207</th><td>  <var>0x00000000</var>, <var>0x00200000</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4208">4208</th><td>};</td></tr>
<tr><th id="4209">4209</th><td></td></tr>
<tr><th id="4210">4210</th><td><em>static</em> <em>const</em> uint32_t GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondSubClassMask[] = {</td></tr>
<tr><th id="4211">4211</th><td>  <var>0x10000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4212">4212</th><td>  <var>0x00000000</var>, <var>0x01000000</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4213">4213</th><td>};</td></tr>
<tr><th id="4214">4214</th><td></td></tr>
<tr><th id="4215">4215</th><td><em>static</em> <em>const</em> uint32_t CPURARegSubClassMask[] = {</td></tr>
<tr><th id="4216">4216</th><td>  <var>0x20000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4217">4217</th><td>  <var>0x00000000</var>, <var>0x08000000</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4218">4218</th><td>};</td></tr>
<tr><th id="4219">4219</th><td></td></tr>
<tr><th id="4220">4220</th><td><em>static</em> <em>const</em> uint32_t CPUSPRegSubClassMask[] = {</td></tr>
<tr><th id="4221">4221</th><td>  <var>0x40000000</var>, <var>0x00000010</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4222">4222</th><td>  <var>0x00000000</var>, <var>0x80000000</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4223">4223</th><td>};</td></tr>
<tr><th id="4224">4224</th><td></td></tr>
<tr><th id="4225">4225</th><td><em>static</em> <em>const</em> uint32_t DSPCCSubClassMask[] = {</td></tr>
<tr><th id="4226">4226</th><td>  <var>0x80000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4227">4227</th><td>};</td></tr>
<tr><th id="4228">4228</th><td></td></tr>
<tr><th id="4229">4229</th><td><em>static</em> <em>const</em> uint32_t GP32SubClassMask[] = {</td></tr>
<tr><th id="4230">4230</th><td>  <var>0x00000000</var>, <var>0x00000001</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4231">4231</th><td>  <var>0x00000000</var>, <var>0x04000000</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4232">4232</th><td>};</td></tr>
<tr><th id="4233">4233</th><td></td></tr>
<tr><th id="4234">4234</th><td><em>static</em> <em>const</em> uint32_t GPR32ZEROSubClassMask[] = {</td></tr>
<tr><th id="4235">4235</th><td>  <var>0x00000000</var>, <var>0x00000002</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4236">4236</th><td>  <var>0x00000000</var>, <var>0x10000000</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4237">4237</th><td>};</td></tr>
<tr><th id="4238">4238</th><td></td></tr>
<tr><th id="4239">4239</th><td><em>static</em> <em>const</em> uint32_t HI32SubClassMask[] = {</td></tr>
<tr><th id="4240">4240</th><td>  <var>0x00000000</var>, <var>0x00000004</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4241">4241</th><td>  <var>0x00000000</var>, <var>0x20000000</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4242">4242</th><td>  <var>0x00000000</var>, <var>0x02000000</var>, <var>0x00000000</var>, <i>// sub_hi</i></td></tr>
<tr><th id="4243">4243</th><td>  <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000020</var>, <i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="4244">4244</th><td>};</td></tr>
<tr><th id="4245">4245</th><td></td></tr>
<tr><th id="4246">4246</th><td><em>static</em> <em>const</em> uint32_t LO32SubClassMask[] = {</td></tr>
<tr><th id="4247">4247</th><td>  <var>0x00000000</var>, <var>0x00000008</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4248">4248</th><td>  <var>0x00000000</var>, <var>0x40000000</var>, <var>0x00000020</var>, <i>// sub_32</i></td></tr>
<tr><th id="4249">4249</th><td>  <var>0x00000000</var>, <var>0x02000000</var>, <var>0x00000000</var>, <i>// sub_lo</i></td></tr>
<tr><th id="4250">4250</th><td>};</td></tr>
<tr><th id="4251">4251</th><td></td></tr>
<tr><th id="4252">4252</th><td><em>static</em> <em>const</em> uint32_t SP32SubClassMask[] = {</td></tr>
<tr><th id="4253">4253</th><td>  <var>0x00000000</var>, <var>0x00000010</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4254">4254</th><td>  <var>0x00000000</var>, <var>0x80000000</var>, <var>0x00000000</var>, <i>// sub_32</i></td></tr>
<tr><th id="4255">4255</th><td>};</td></tr>
<tr><th id="4256">4256</th><td></td></tr>
<tr><th id="4257">4257</th><td><em>static</em> <em>const</em> uint32_t FGR64SubClassMask[] = {</td></tr>
<tr><th id="4258">4258</th><td>  <var>0x00000000</var>, <var>0x00000020</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4259">4259</th><td>  <var>0x00000001</var>, <var>0x00000000</var>, <var>0x0000001f</var>, <i>// sub_64</i></td></tr>
<tr><th id="4260">4260</th><td>};</td></tr>
<tr><th id="4261">4261</th><td></td></tr>
<tr><th id="4262">4262</th><td><em>static</em> <em>const</em> uint32_t GPR64SubClassMask[] = {</td></tr>
<tr><th id="4263">4263</th><td>  <var>0x00000000</var>, <var>0x9d3efec0</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4264">4264</th><td>};</td></tr>
<tr><th id="4265">4265</th><td></td></tr>
<tr><th id="4266">4266</th><td><em>static</em> <em>const</em> uint32_t GPR64_with_sub_32_in_GPR32NONZEROSubClassMask[] = {</td></tr>
<tr><th id="4267">4267</th><td>  <var>0x00000000</var>, <var>0x8d3ae680</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4268">4268</th><td>};</td></tr>
<tr><th id="4269">4269</th><td></td></tr>
<tr><th id="4270">4270</th><td><em>static</em> <em>const</em> uint32_t AFGR64SubClassMask[] = {</td></tr>
<tr><th id="4271">4271</th><td>  <var>0x00000000</var>, <var>0x00000100</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4272">4272</th><td>};</td></tr>
<tr><th id="4273">4273</th><td></td></tr>
<tr><th id="4274">4274</th><td><em>static</em> <em>const</em> uint32_t GPR64_with_sub_32_in_CPU16RegsPlusSPSubClassMask[] = {</td></tr>
<tr><th id="4275">4275</th><td>  <var>0x00000000</var>, <var>0x813a2600</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4276">4276</th><td>};</td></tr>
<tr><th id="4277">4277</th><td></td></tr>
<tr><th id="4278">4278</th><td><em>static</em> <em>const</em> uint32_t GPR64_with_sub_32_in_CPU16RegsSubClassMask[] = {</td></tr>
<tr><th id="4279">4279</th><td>  <var>0x00000000</var>, <var>0x013a2400</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4280">4280</th><td>};</td></tr>
<tr><th id="4281">4281</th><td></td></tr>
<tr><th id="4282">4282</th><td><em>static</em> <em>const</em> uint32_t GPR64_with_sub_32_in_GPRMM16MovePSubClassMask[] = {</td></tr>
<tr><th id="4283">4283</th><td>  <var>0x00000000</var>, <var>0x10264800</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4284">4284</th><td>};</td></tr>
<tr><th id="4285">4285</th><td></td></tr>
<tr><th id="4286">4286</th><td><em>static</em> <em>const</em> uint32_t GPR64_with_sub_32_in_GPRMM16ZeroSubClassMask[] = {</td></tr>
<tr><th id="4287">4287</th><td>  <var>0x00000000</var>, <var>0x113c3000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4288">4288</th><td>};</td></tr>
<tr><th id="4289">4289</th><td></td></tr>
<tr><th id="4290">4290</th><td><em>static</em> <em>const</em> uint32_t GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroSubClassMask[] = {</td></tr>
<tr><th id="4291">4291</th><td>  <var>0x00000000</var>, <var>0x01382000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4292">4292</th><td>};</td></tr>
<tr><th id="4293">4293</th><td></td></tr>
<tr><th id="4294">4294</th><td><em>static</em> <em>const</em> uint32_t GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePSubClassMask[] = {</td></tr>
<tr><th id="4295">4295</th><td>  <var>0x00000000</var>, <var>0x00224000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4296">4296</th><td>};</td></tr>
<tr><th id="4297">4297</th><td></td></tr>
<tr><th id="4298">4298</th><td><em>static</em> <em>const</em> uint32_t GPR64_with_sub_32_in_GPRMM16MovePPairSecondSubClassMask[] = {</td></tr>
<tr><th id="4299">4299</th><td>  <var>0x00000000</var>, <var>0x01088000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4300">4300</th><td>};</td></tr>
<tr><th id="4301">4301</th><td></td></tr>
<tr><th id="4302">4302</th><td><em>static</em> <em>const</em> uint32_t ACC64DSPSubClassMask[] = {</td></tr>
<tr><th id="4303">4303</th><td>  <var>0x00000000</var>, <var>0x02010000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4304">4304</th><td>  <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000020</var>, <i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="4305">4305</th><td>};</td></tr>
<tr><th id="4306">4306</th><td></td></tr>
<tr><th id="4307">4307</th><td><em>static</em> <em>const</em> uint32_t GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePSubClassMask[] = {</td></tr>
<tr><th id="4308">4308</th><td>  <var>0x00000000</var>, <var>0x00220000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4309">4309</th><td>};</td></tr>
<tr><th id="4310">4310</th><td></td></tr>
<tr><th id="4311">4311</th><td><em>static</em> <em>const</em> uint32_t GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroSubClassMask[] = {</td></tr>
<tr><th id="4312">4312</th><td>  <var>0x00000000</var>, <var>0x10240000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4313">4313</th><td>};</td></tr>
<tr><th id="4314">4314</th><td></td></tr>
<tr><th id="4315">4315</th><td><em>static</em> <em>const</em> uint32_t GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondSubClassMask[] = {</td></tr>
<tr><th id="4316">4316</th><td>  <var>0x00000000</var>, <var>0x01080000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4317">4317</th><td>};</td></tr>
<tr><th id="4318">4318</th><td></td></tr>
<tr><th id="4319">4319</th><td><em>static</em> <em>const</em> uint32_t GPR64_with_sub_32_in_GPRMM16MovePPairFirstSubClassMask[] = {</td></tr>
<tr><th id="4320">4320</th><td>  <var>0x00000000</var>, <var>0x01100000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4321">4321</th><td>};</td></tr>
<tr><th id="4322">4322</th><td></td></tr>
<tr><th id="4323">4323</th><td><em>static</em> <em>const</em> uint32_t GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroSubClassMask[] = {</td></tr>
<tr><th id="4324">4324</th><td>  <var>0x00000000</var>, <var>0x00200000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4325">4325</th><td>};</td></tr>
<tr><th id="4326">4326</th><td></td></tr>
<tr><th id="4327">4327</th><td><em>static</em> <em>const</em> uint32_t OCTEON_MPLSubClassMask[] = {</td></tr>
<tr><th id="4328">4328</th><td>  <var>0x00000000</var>, <var>0x00400000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4329">4329</th><td>};</td></tr>
<tr><th id="4330">4330</th><td></td></tr>
<tr><th id="4331">4331</th><td><em>static</em> <em>const</em> uint32_t OCTEON_PSubClassMask[] = {</td></tr>
<tr><th id="4332">4332</th><td>  <var>0x00000000</var>, <var>0x00800000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4333">4333</th><td>};</td></tr>
<tr><th id="4334">4334</th><td></td></tr>
<tr><th id="4335">4335</th><td><em>static</em> <em>const</em> uint32_t GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondSubClassMask[] = {</td></tr>
<tr><th id="4336">4336</th><td>  <var>0x00000000</var>, <var>0x01000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4337">4337</th><td>};</td></tr>
<tr><th id="4338">4338</th><td></td></tr>
<tr><th id="4339">4339</th><td><em>static</em> <em>const</em> uint32_t ACC64SubClassMask[] = {</td></tr>
<tr><th id="4340">4340</th><td>  <var>0x00000000</var>, <var>0x02000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4341">4341</th><td>  <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000020</var>, <i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="4342">4342</th><td>};</td></tr>
<tr><th id="4343">4343</th><td></td></tr>
<tr><th id="4344">4344</th><td><em>static</em> <em>const</em> uint32_t GP64SubClassMask[] = {</td></tr>
<tr><th id="4345">4345</th><td>  <var>0x00000000</var>, <var>0x04000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4346">4346</th><td>};</td></tr>
<tr><th id="4347">4347</th><td></td></tr>
<tr><th id="4348">4348</th><td><em>static</em> <em>const</em> uint32_t GPR64_with_sub_32_in_CPURARegSubClassMask[] = {</td></tr>
<tr><th id="4349">4349</th><td>  <var>0x00000000</var>, <var>0x08000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4350">4350</th><td>};</td></tr>
<tr><th id="4351">4351</th><td></td></tr>
<tr><th id="4352">4352</th><td><em>static</em> <em>const</em> uint32_t GPR64_with_sub_32_in_GPR32ZEROSubClassMask[] = {</td></tr>
<tr><th id="4353">4353</th><td>  <var>0x00000000</var>, <var>0x10000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4354">4354</th><td>};</td></tr>
<tr><th id="4355">4355</th><td></td></tr>
<tr><th id="4356">4356</th><td><em>static</em> <em>const</em> uint32_t HI64SubClassMask[] = {</td></tr>
<tr><th id="4357">4357</th><td>  <var>0x00000000</var>, <var>0x20000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4358">4358</th><td>  <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000020</var>, <i>// sub_hi</i></td></tr>
<tr><th id="4359">4359</th><td>};</td></tr>
<tr><th id="4360">4360</th><td></td></tr>
<tr><th id="4361">4361</th><td><em>static</em> <em>const</em> uint32_t LO64SubClassMask[] = {</td></tr>
<tr><th id="4362">4362</th><td>  <var>0x00000000</var>, <var>0x40000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4363">4363</th><td>  <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000020</var>, <i>// sub_lo</i></td></tr>
<tr><th id="4364">4364</th><td>};</td></tr>
<tr><th id="4365">4365</th><td></td></tr>
<tr><th id="4366">4366</th><td><em>static</em> <em>const</em> uint32_t SP64SubClassMask[] = {</td></tr>
<tr><th id="4367">4367</th><td>  <var>0x00000000</var>, <var>0x80000000</var>, <var>0x00000000</var>, </td></tr>
<tr><th id="4368">4368</th><td>};</td></tr>
<tr><th id="4369">4369</th><td></td></tr>
<tr><th id="4370">4370</th><td><em>static</em> <em>const</em> uint32_t MSA128BSubClassMask[] = {</td></tr>
<tr><th id="4371">4371</th><td>  <var>0x00000000</var>, <var>0x00000000</var>, <var>0x0000001f</var>, </td></tr>
<tr><th id="4372">4372</th><td>};</td></tr>
<tr><th id="4373">4373</th><td></td></tr>
<tr><th id="4374">4374</th><td><em>static</em> <em>const</em> uint32_t MSA128DSubClassMask[] = {</td></tr>
<tr><th id="4375">4375</th><td>  <var>0x00000000</var>, <var>0x00000000</var>, <var>0x0000001f</var>, </td></tr>
<tr><th id="4376">4376</th><td>};</td></tr>
<tr><th id="4377">4377</th><td></td></tr>
<tr><th id="4378">4378</th><td><em>static</em> <em>const</em> uint32_t MSA128HSubClassMask[] = {</td></tr>
<tr><th id="4379">4379</th><td>  <var>0x00000000</var>, <var>0x00000000</var>, <var>0x0000001f</var>, </td></tr>
<tr><th id="4380">4380</th><td>};</td></tr>
<tr><th id="4381">4381</th><td></td></tr>
<tr><th id="4382">4382</th><td><em>static</em> <em>const</em> uint32_t MSA128WSubClassMask[] = {</td></tr>
<tr><th id="4383">4383</th><td>  <var>0x00000000</var>, <var>0x00000000</var>, <var>0x0000001f</var>, </td></tr>
<tr><th id="4384">4384</th><td>};</td></tr>
<tr><th id="4385">4385</th><td></td></tr>
<tr><th id="4386">4386</th><td><em>static</em> <em>const</em> uint32_t MSA128WEvensSubClassMask[] = {</td></tr>
<tr><th id="4387">4387</th><td>  <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000010</var>, </td></tr>
<tr><th id="4388">4388</th><td>};</td></tr>
<tr><th id="4389">4389</th><td></td></tr>
<tr><th id="4390">4390</th><td><em>static</em> <em>const</em> uint32_t ACC128SubClassMask[] = {</td></tr>
<tr><th id="4391">4391</th><td>  <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000020</var>, </td></tr>
<tr><th id="4392">4392</th><td>};</td></tr>
<tr><th id="4393">4393</th><td></td></tr>
<tr><th id="4394">4394</th><td><em>static</em> <em>const</em> uint16_t SuperRegIdxSeqs[] = {</td></tr>
<tr><th id="4395">4395</th><td>  <i>/* 0 */</i> <var>1</var>, <var>0</var>,</td></tr>
<tr><th id="4396">4396</th><td>  <i>/* 2 */</i> <var>2</var>, <var>0</var>,</td></tr>
<tr><th id="4397">4397</th><td>  <i>/* 4 */</i> <var>8</var>, <var>0</var>,</td></tr>
<tr><th id="4398">4398</th><td>  <i>/* 6 */</i> <var>1</var>, <var>9</var>, <var>0</var>,</td></tr>
<tr><th id="4399">4399</th><td>  <i>/* 9 */</i> <var>8</var>, <var>9</var>, <var>0</var>,</td></tr>
<tr><th id="4400">4400</th><td>  <i>/* 12 */</i> <var>1</var>, <var>8</var>, <var>10</var>, <var>0</var>,</td></tr>
<tr><th id="4401">4401</th><td>  <i>/* 16 */</i> <var>11</var>, <var>0</var>,</td></tr>
<tr><th id="4402">4402</th><td>};</td></tr>
<tr><th id="4403">4403</th><td></td></tr>
<tr><th id="4404">4404</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> FGR32Superclasses[] = {</td></tr>
<tr><th id="4405">4405</th><td>  &amp;Mips::FGRCCRegClass,</td></tr>
<tr><th id="4406">4406</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4407">4407</th><td>};</td></tr>
<tr><th id="4408">4408</th><td></td></tr>
<tr><th id="4409">4409</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> FGRCCSuperclasses[] = {</td></tr>
<tr><th id="4410">4410</th><td>  &amp;Mips::FGR32RegClass,</td></tr>
<tr><th id="4411">4411</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4412">4412</th><td>};</td></tr>
<tr><th id="4413">4413</th><td></td></tr>
<tr><th id="4414">4414</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR32Superclasses[] = {</td></tr>
<tr><th id="4415">4415</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4416">4416</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4417">4417</th><td>};</td></tr>
<tr><th id="4418">4418</th><td></td></tr>
<tr><th id="4419">4419</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR32NONZEROSuperclasses[] = {</td></tr>
<tr><th id="4420">4420</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4421">4421</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4422">4422</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4423">4423</th><td>};</td></tr>
<tr><th id="4424">4424</th><td></td></tr>
<tr><th id="4425">4425</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> CPU16RegsPlusSPSuperclasses[] = {</td></tr>
<tr><th id="4426">4426</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4427">4427</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4428">4428</th><td>  &amp;Mips::GPR32NONZERORegClass,</td></tr>
<tr><th id="4429">4429</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4430">4430</th><td>};</td></tr>
<tr><th id="4431">4431</th><td></td></tr>
<tr><th id="4432">4432</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> CPU16RegsSuperclasses[] = {</td></tr>
<tr><th id="4433">4433</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4434">4434</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4435">4435</th><td>  &amp;Mips::GPR32NONZERORegClass,</td></tr>
<tr><th id="4436">4436</th><td>  &amp;Mips::CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4437">4437</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4438">4438</th><td>};</td></tr>
<tr><th id="4439">4439</th><td></td></tr>
<tr><th id="4440">4440</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPRMM16Superclasses[] = {</td></tr>
<tr><th id="4441">4441</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4442">4442</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4443">4443</th><td>  &amp;Mips::GPR32NONZERORegClass,</td></tr>
<tr><th id="4444">4444</th><td>  &amp;Mips::CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4445">4445</th><td>  &amp;Mips::CPU16RegsRegClass,</td></tr>
<tr><th id="4446">4446</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4447">4447</th><td>};</td></tr>
<tr><th id="4448">4448</th><td></td></tr>
<tr><th id="4449">4449</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPRMM16MovePSuperclasses[] = {</td></tr>
<tr><th id="4450">4450</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4451">4451</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4452">4452</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4453">4453</th><td>};</td></tr>
<tr><th id="4454">4454</th><td></td></tr>
<tr><th id="4455">4455</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPRMM16ZeroSuperclasses[] = {</td></tr>
<tr><th id="4456">4456</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4457">4457</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4458">4458</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4459">4459</th><td>};</td></tr>
<tr><th id="4460">4460</th><td></td></tr>
<tr><th id="4461">4461</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> CPU16Regs_and_GPRMM16ZeroSuperclasses[] = {</td></tr>
<tr><th id="4462">4462</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4463">4463</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4464">4464</th><td>  &amp;Mips::GPR32NONZERORegClass,</td></tr>
<tr><th id="4465">4465</th><td>  &amp;Mips::CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4466">4466</th><td>  &amp;Mips::CPU16RegsRegClass,</td></tr>
<tr><th id="4467">4467</th><td>  &amp;Mips::GPRMM16RegClass,</td></tr>
<tr><th id="4468">4468</th><td>  &amp;Mips::GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4469">4469</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4470">4470</th><td>};</td></tr>
<tr><th id="4471">4471</th><td></td></tr>
<tr><th id="4472">4472</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR32NONZERO_and_GPRMM16MovePSuperclasses[] = {</td></tr>
<tr><th id="4473">4473</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4474">4474</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4475">4475</th><td>  &amp;Mips::GPR32NONZERORegClass,</td></tr>
<tr><th id="4476">4476</th><td>  &amp;Mips::GPRMM16MovePRegClass,</td></tr>
<tr><th id="4477">4477</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4478">4478</th><td>};</td></tr>
<tr><th id="4479">4479</th><td></td></tr>
<tr><th id="4480">4480</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPRMM16MovePPairSecondSuperclasses[] = {</td></tr>
<tr><th id="4481">4481</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4482">4482</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4483">4483</th><td>  &amp;Mips::GPR32NONZERORegClass,</td></tr>
<tr><th id="4484">4484</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4485">4485</th><td>};</td></tr>
<tr><th id="4486">4486</th><td></td></tr>
<tr><th id="4487">4487</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> CPU16Regs_and_GPRMM16MovePSuperclasses[] = {</td></tr>
<tr><th id="4488">4488</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4489">4489</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4490">4490</th><td>  &amp;Mips::GPR32NONZERORegClass,</td></tr>
<tr><th id="4491">4491</th><td>  &amp;Mips::CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4492">4492</th><td>  &amp;Mips::CPU16RegsRegClass,</td></tr>
<tr><th id="4493">4493</th><td>  &amp;Mips::GPRMM16RegClass,</td></tr>
<tr><th id="4494">4494</th><td>  &amp;Mips::GPRMM16MovePRegClass,</td></tr>
<tr><th id="4495">4495</th><td>  &amp;Mips::GPR32NONZERO_and_GPRMM16MovePRegClass,</td></tr>
<tr><th id="4496">4496</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4497">4497</th><td>};</td></tr>
<tr><th id="4498">4498</th><td></td></tr>
<tr><th id="4499">4499</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPRMM16MoveP_and_GPRMM16ZeroSuperclasses[] = {</td></tr>
<tr><th id="4500">4500</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4501">4501</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4502">4502</th><td>  &amp;Mips::GPRMM16MovePRegClass,</td></tr>
<tr><th id="4503">4503</th><td>  &amp;Mips::GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4504">4504</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4505">4505</th><td>};</td></tr>
<tr><th id="4506">4506</th><td></td></tr>
<tr><th id="4507">4507</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> CPU16Regs_and_GPRMM16MovePPairSecondSuperclasses[] = {</td></tr>
<tr><th id="4508">4508</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4509">4509</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4510">4510</th><td>  &amp;Mips::GPR32NONZERORegClass,</td></tr>
<tr><th id="4511">4511</th><td>  &amp;Mips::CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4512">4512</th><td>  &amp;Mips::CPU16RegsRegClass,</td></tr>
<tr><th id="4513">4513</th><td>  &amp;Mips::GPRMM16RegClass,</td></tr>
<tr><th id="4514">4514</th><td>  &amp;Mips::GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4515">4515</th><td>  &amp;Mips::CPU16Regs_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4516">4516</th><td>  &amp;Mips::GPRMM16MovePPairSecondRegClass,</td></tr>
<tr><th id="4517">4517</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4518">4518</th><td>};</td></tr>
<tr><th id="4519">4519</th><td></td></tr>
<tr><th id="4520">4520</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPRMM16MovePPairFirstSuperclasses[] = {</td></tr>
<tr><th id="4521">4521</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4522">4522</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4523">4523</th><td>  &amp;Mips::GPR32NONZERORegClass,</td></tr>
<tr><th id="4524">4524</th><td>  &amp;Mips::CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4525">4525</th><td>  &amp;Mips::CPU16RegsRegClass,</td></tr>
<tr><th id="4526">4526</th><td>  &amp;Mips::GPRMM16RegClass,</td></tr>
<tr><th id="4527">4527</th><td>  &amp;Mips::GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4528">4528</th><td>  &amp;Mips::CPU16Regs_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4529">4529</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4530">4530</th><td>};</td></tr>
<tr><th id="4531">4531</th><td></td></tr>
<tr><th id="4532">4532</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroSuperclasses[] = {</td></tr>
<tr><th id="4533">4533</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4534">4534</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4535">4535</th><td>  &amp;Mips::GPR32NONZERORegClass,</td></tr>
<tr><th id="4536">4536</th><td>  &amp;Mips::CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4537">4537</th><td>  &amp;Mips::CPU16RegsRegClass,</td></tr>
<tr><th id="4538">4538</th><td>  &amp;Mips::GPRMM16RegClass,</td></tr>
<tr><th id="4539">4539</th><td>  &amp;Mips::GPRMM16MovePRegClass,</td></tr>
<tr><th id="4540">4540</th><td>  &amp;Mips::GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4541">4541</th><td>  &amp;Mips::CPU16Regs_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4542">4542</th><td>  &amp;Mips::GPR32NONZERO_and_GPRMM16MovePRegClass,</td></tr>
<tr><th id="4543">4543</th><td>  &amp;Mips::CPU16Regs_and_GPRMM16MovePRegClass,</td></tr>
<tr><th id="4544">4544</th><td>  &amp;Mips::GPRMM16MoveP_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4545">4545</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4546">4546</th><td>};</td></tr>
<tr><th id="4547">4547</th><td></td></tr>
<tr><th id="4548">4548</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondSuperclasses[] = {</td></tr>
<tr><th id="4549">4549</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4550">4550</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4551">4551</th><td>  &amp;Mips::GPR32NONZERORegClass,</td></tr>
<tr><th id="4552">4552</th><td>  &amp;Mips::CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4553">4553</th><td>  &amp;Mips::CPU16RegsRegClass,</td></tr>
<tr><th id="4554">4554</th><td>  &amp;Mips::GPRMM16RegClass,</td></tr>
<tr><th id="4555">4555</th><td>  &amp;Mips::GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4556">4556</th><td>  &amp;Mips::CPU16Regs_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4557">4557</th><td>  &amp;Mips::GPRMM16MovePPairSecondRegClass,</td></tr>
<tr><th id="4558">4558</th><td>  &amp;Mips::CPU16Regs_and_GPRMM16MovePPairSecondRegClass,</td></tr>
<tr><th id="4559">4559</th><td>  &amp;Mips::GPRMM16MovePPairFirstRegClass,</td></tr>
<tr><th id="4560">4560</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4561">4561</th><td>};</td></tr>
<tr><th id="4562">4562</th><td></td></tr>
<tr><th id="4563">4563</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> CPURARegSuperclasses[] = {</td></tr>
<tr><th id="4564">4564</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4565">4565</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4566">4566</th><td>  &amp;Mips::GPR32NONZERORegClass,</td></tr>
<tr><th id="4567">4567</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4568">4568</th><td>};</td></tr>
<tr><th id="4569">4569</th><td></td></tr>
<tr><th id="4570">4570</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> CPUSPRegSuperclasses[] = {</td></tr>
<tr><th id="4571">4571</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4572">4572</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4573">4573</th><td>  &amp;Mips::GPR32NONZERORegClass,</td></tr>
<tr><th id="4574">4574</th><td>  &amp;Mips::CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4575">4575</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4576">4576</th><td>};</td></tr>
<tr><th id="4577">4577</th><td></td></tr>
<tr><th id="4578">4578</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GP32Superclasses[] = {</td></tr>
<tr><th id="4579">4579</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4580">4580</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4581">4581</th><td>  &amp;Mips::GPR32NONZERORegClass,</td></tr>
<tr><th id="4582">4582</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4583">4583</th><td>};</td></tr>
<tr><th id="4584">4584</th><td></td></tr>
<tr><th id="4585">4585</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR32ZEROSuperclasses[] = {</td></tr>
<tr><th id="4586">4586</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4587">4587</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4588">4588</th><td>  &amp;Mips::GPRMM16MovePRegClass,</td></tr>
<tr><th id="4589">4589</th><td>  &amp;Mips::GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4590">4590</th><td>  &amp;Mips::GPRMM16MoveP_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4591">4591</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4592">4592</th><td>};</td></tr>
<tr><th id="4593">4593</th><td></td></tr>
<tr><th id="4594">4594</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> HI32Superclasses[] = {</td></tr>
<tr><th id="4595">4595</th><td>  &amp;Mips::HI32DSPRegClass,</td></tr>
<tr><th id="4596">4596</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4597">4597</th><td>};</td></tr>
<tr><th id="4598">4598</th><td></td></tr>
<tr><th id="4599">4599</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> LO32Superclasses[] = {</td></tr>
<tr><th id="4600">4600</th><td>  &amp;Mips::LO32DSPRegClass,</td></tr>
<tr><th id="4601">4601</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4602">4602</th><td>};</td></tr>
<tr><th id="4603">4603</th><td></td></tr>
<tr><th id="4604">4604</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> SP32Superclasses[] = {</td></tr>
<tr><th id="4605">4605</th><td>  &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="4606">4606</th><td>  &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="4607">4607</th><td>  &amp;Mips::GPR32NONZERORegClass,</td></tr>
<tr><th id="4608">4608</th><td>  &amp;Mips::CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4609">4609</th><td>  &amp;Mips::CPUSPRegRegClass,</td></tr>
<tr><th id="4610">4610</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4611">4611</th><td>};</td></tr>
<tr><th id="4612">4612</th><td></td></tr>
<tr><th id="4613">4613</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR64_with_sub_32_in_GPR32NONZEROSuperclasses[] = {</td></tr>
<tr><th id="4614">4614</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4615">4615</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4616">4616</th><td>};</td></tr>
<tr><th id="4617">4617</th><td></td></tr>
<tr><th id="4618">4618</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR64_with_sub_32_in_CPU16RegsPlusSPSuperclasses[] = {</td></tr>
<tr><th id="4619">4619</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4620">4620</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPR32NONZERORegClass,</td></tr>
<tr><th id="4621">4621</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4622">4622</th><td>};</td></tr>
<tr><th id="4623">4623</th><td></td></tr>
<tr><th id="4624">4624</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR64_with_sub_32_in_CPU16RegsSuperclasses[] = {</td></tr>
<tr><th id="4625">4625</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4626">4626</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPR32NONZERORegClass,</td></tr>
<tr><th id="4627">4627</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4628">4628</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4629">4629</th><td>};</td></tr>
<tr><th id="4630">4630</th><td></td></tr>
<tr><th id="4631">4631</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR64_with_sub_32_in_GPRMM16MovePSuperclasses[] = {</td></tr>
<tr><th id="4632">4632</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4633">4633</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4634">4634</th><td>};</td></tr>
<tr><th id="4635">4635</th><td></td></tr>
<tr><th id="4636">4636</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR64_with_sub_32_in_GPRMM16ZeroSuperclasses[] = {</td></tr>
<tr><th id="4637">4637</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4638">4638</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4639">4639</th><td>};</td></tr>
<tr><th id="4640">4640</th><td></td></tr>
<tr><th id="4641">4641</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroSuperclasses[] = {</td></tr>
<tr><th id="4642">4642</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4643">4643</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPR32NONZERORegClass,</td></tr>
<tr><th id="4644">4644</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4645">4645</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16RegsRegClass,</td></tr>
<tr><th id="4646">4646</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4647">4647</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4648">4648</th><td>};</td></tr>
<tr><th id="4649">4649</th><td></td></tr>
<tr><th id="4650">4650</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePSuperclasses[] = {</td></tr>
<tr><th id="4651">4651</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4652">4652</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPR32NONZERORegClass,</td></tr>
<tr><th id="4653">4653</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPRMM16MovePRegClass,</td></tr>
<tr><th id="4654">4654</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4655">4655</th><td>};</td></tr>
<tr><th id="4656">4656</th><td></td></tr>
<tr><th id="4657">4657</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR64_with_sub_32_in_GPRMM16MovePPairSecondSuperclasses[] = {</td></tr>
<tr><th id="4658">4658</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4659">4659</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPR32NONZERORegClass,</td></tr>
<tr><th id="4660">4660</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4661">4661</th><td>};</td></tr>
<tr><th id="4662">4662</th><td></td></tr>
<tr><th id="4663">4663</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePSuperclasses[] = {</td></tr>
<tr><th id="4664">4664</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4665">4665</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPR32NONZERORegClass,</td></tr>
<tr><th id="4666">4666</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4667">4667</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16RegsRegClass,</td></tr>
<tr><th id="4668">4668</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPRMM16MovePRegClass,</td></tr>
<tr><th id="4669">4669</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePRegClass,</td></tr>
<tr><th id="4670">4670</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4671">4671</th><td>};</td></tr>
<tr><th id="4672">4672</th><td></td></tr>
<tr><th id="4673">4673</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroSuperclasses[] = {</td></tr>
<tr><th id="4674">4674</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4675">4675</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPRMM16MovePRegClass,</td></tr>
<tr><th id="4676">4676</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4677">4677</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4678">4678</th><td>};</td></tr>
<tr><th id="4679">4679</th><td></td></tr>
<tr><th id="4680">4680</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondSuperclasses[] = {</td></tr>
<tr><th id="4681">4681</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4682">4682</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPR32NONZERORegClass,</td></tr>
<tr><th id="4683">4683</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4684">4684</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16RegsRegClass,</td></tr>
<tr><th id="4685">4685</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4686">4686</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4687">4687</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPRMM16MovePPairSecondRegClass,</td></tr>
<tr><th id="4688">4688</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4689">4689</th><td>};</td></tr>
<tr><th id="4690">4690</th><td></td></tr>
<tr><th id="4691">4691</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR64_with_sub_32_in_GPRMM16MovePPairFirstSuperclasses[] = {</td></tr>
<tr><th id="4692">4692</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4693">4693</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPR32NONZERORegClass,</td></tr>
<tr><th id="4694">4694</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4695">4695</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16RegsRegClass,</td></tr>
<tr><th id="4696">4696</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4697">4697</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4698">4698</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4699">4699</th><td>};</td></tr>
<tr><th id="4700">4700</th><td></td></tr>
<tr><th id="4701">4701</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroSuperclasses[] = {</td></tr>
<tr><th id="4702">4702</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4703">4703</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPR32NONZERORegClass,</td></tr>
<tr><th id="4704">4704</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4705">4705</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16RegsRegClass,</td></tr>
<tr><th id="4706">4706</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPRMM16MovePRegClass,</td></tr>
<tr><th id="4707">4707</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4708">4708</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4709">4709</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePRegClass,</td></tr>
<tr><th id="4710">4710</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePRegClass,</td></tr>
<tr><th id="4711">4711</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4712">4712</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4713">4713</th><td>};</td></tr>
<tr><th id="4714">4714</th><td></td></tr>
<tr><th id="4715">4715</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondSuperclasses[] = {</td></tr>
<tr><th id="4716">4716</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4717">4717</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPR32NONZERORegClass,</td></tr>
<tr><th id="4718">4718</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4719">4719</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16RegsRegClass,</td></tr>
<tr><th id="4720">4720</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4721">4721</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4722">4722</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPRMM16MovePPairSecondRegClass,</td></tr>
<tr><th id="4723">4723</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondRegClass,</td></tr>
<tr><th id="4724">4724</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPRMM16MovePPairFirstRegClass,</td></tr>
<tr><th id="4725">4725</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4726">4726</th><td>};</td></tr>
<tr><th id="4727">4727</th><td></td></tr>
<tr><th id="4728">4728</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> ACC64Superclasses[] = {</td></tr>
<tr><th id="4729">4729</th><td>  &amp;Mips::ACC64DSPRegClass,</td></tr>
<tr><th id="4730">4730</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4731">4731</th><td>};</td></tr>
<tr><th id="4732">4732</th><td></td></tr>
<tr><th id="4733">4733</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GP64Superclasses[] = {</td></tr>
<tr><th id="4734">4734</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4735">4735</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPR32NONZERORegClass,</td></tr>
<tr><th id="4736">4736</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4737">4737</th><td>};</td></tr>
<tr><th id="4738">4738</th><td></td></tr>
<tr><th id="4739">4739</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR64_with_sub_32_in_CPURARegSuperclasses[] = {</td></tr>
<tr><th id="4740">4740</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4741">4741</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPR32NONZERORegClass,</td></tr>
<tr><th id="4742">4742</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4743">4743</th><td>};</td></tr>
<tr><th id="4744">4744</th><td></td></tr>
<tr><th id="4745">4745</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> GPR64_with_sub_32_in_GPR32ZEROSuperclasses[] = {</td></tr>
<tr><th id="4746">4746</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4747">4747</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPRMM16MovePRegClass,</td></tr>
<tr><th id="4748">4748</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4749">4749</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="4750">4750</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4751">4751</th><td>};</td></tr>
<tr><th id="4752">4752</th><td></td></tr>
<tr><th id="4753">4753</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> SP64Superclasses[] = {</td></tr>
<tr><th id="4754">4754</th><td>  &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="4755">4755</th><td>  &amp;Mips::GPR64_with_sub_32_in_GPR32NONZERORegClass,</td></tr>
<tr><th id="4756">4756</th><td>  &amp;Mips::GPR64_with_sub_32_in_CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="4757">4757</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4758">4758</th><td>};</td></tr>
<tr><th id="4759">4759</th><td></td></tr>
<tr><th id="4760">4760</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> MSA128BSuperclasses[] = {</td></tr>
<tr><th id="4761">4761</th><td>  &amp;Mips::MSA128F16RegClass,</td></tr>
<tr><th id="4762">4762</th><td>  &amp;Mips::MSA128DRegClass,</td></tr>
<tr><th id="4763">4763</th><td>  &amp;Mips::MSA128HRegClass,</td></tr>
<tr><th id="4764">4764</th><td>  &amp;Mips::MSA128WRegClass,</td></tr>
<tr><th id="4765">4765</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4766">4766</th><td>};</td></tr>
<tr><th id="4767">4767</th><td></td></tr>
<tr><th id="4768">4768</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> MSA128DSuperclasses[] = {</td></tr>
<tr><th id="4769">4769</th><td>  &amp;Mips::MSA128F16RegClass,</td></tr>
<tr><th id="4770">4770</th><td>  &amp;Mips::MSA128BRegClass,</td></tr>
<tr><th id="4771">4771</th><td>  &amp;Mips::MSA128HRegClass,</td></tr>
<tr><th id="4772">4772</th><td>  &amp;Mips::MSA128WRegClass,</td></tr>
<tr><th id="4773">4773</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4774">4774</th><td>};</td></tr>
<tr><th id="4775">4775</th><td></td></tr>
<tr><th id="4776">4776</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> MSA128HSuperclasses[] = {</td></tr>
<tr><th id="4777">4777</th><td>  &amp;Mips::MSA128F16RegClass,</td></tr>
<tr><th id="4778">4778</th><td>  &amp;Mips::MSA128BRegClass,</td></tr>
<tr><th id="4779">4779</th><td>  &amp;Mips::MSA128DRegClass,</td></tr>
<tr><th id="4780">4780</th><td>  &amp;Mips::MSA128WRegClass,</td></tr>
<tr><th id="4781">4781</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4782">4782</th><td>};</td></tr>
<tr><th id="4783">4783</th><td></td></tr>
<tr><th id="4784">4784</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> MSA128WSuperclasses[] = {</td></tr>
<tr><th id="4785">4785</th><td>  &amp;Mips::MSA128F16RegClass,</td></tr>
<tr><th id="4786">4786</th><td>  &amp;Mips::MSA128BRegClass,</td></tr>
<tr><th id="4787">4787</th><td>  &amp;Mips::MSA128DRegClass,</td></tr>
<tr><th id="4788">4788</th><td>  &amp;Mips::MSA128HRegClass,</td></tr>
<tr><th id="4789">4789</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4790">4790</th><td>};</td></tr>
<tr><th id="4791">4791</th><td></td></tr>
<tr><th id="4792">4792</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> MSA128WEvensSuperclasses[] = {</td></tr>
<tr><th id="4793">4793</th><td>  &amp;Mips::MSA128F16RegClass,</td></tr>
<tr><th id="4794">4794</th><td>  &amp;Mips::MSA128BRegClass,</td></tr>
<tr><th id="4795">4795</th><td>  &amp;Mips::MSA128DRegClass,</td></tr>
<tr><th id="4796">4796</th><td>  &amp;Mips::MSA128HRegClass,</td></tr>
<tr><th id="4797">4797</th><td>  &amp;Mips::MSA128WRegClass,</td></tr>
<tr><th id="4798">4798</th><td>  <b>nullptr</b></td></tr>
<tr><th id="4799">4799</th><td>};</td></tr>
<tr><th id="4800">4800</th><td></td></tr>
<tr><th id="4801">4801</th><td></td></tr>
<tr><th id="4802">4802</th><td><em>static</em> <b>inline</b> <em>unsigned</em> FGR32AltOrderSelect(<em>const</em> MachineFunction &amp;MF) {</td></tr>
<tr><th id="4803">4803</th><td>    <em>const</em> <em>auto</em> &amp; S = MF.getSubtarget&lt;MipsSubtarget&gt;();</td></tr>
<tr><th id="4804">4804</th><td>    <b>return</b> S.isABI_O32() &amp;&amp; !S.useOddSPReg();</td></tr>
<tr><th id="4805">4805</th><td>  }</td></tr>
<tr><th id="4806">4806</th><td></td></tr>
<tr><th id="4807">4807</th><td><em>static</em> ArrayRef&lt;MCPhysReg&gt; FGR32GetRawAllocationOrder(<em>const</em> MachineFunction &amp;MF) {</td></tr>
<tr><th id="4808">4808</th><td>  <em>static</em> <em>const</em> MCPhysReg AltOrder1[] = { Mips::F0, Mips::F2, Mips::F4, Mips::F6, Mips::F8, Mips::F10, Mips::F12, Mips::F14, Mips::F16, Mips::F18, Mips::F20, Mips::F22, Mips::F24, Mips::F26, Mips::F28, Mips::F30 };</td></tr>
<tr><th id="4809">4809</th><td>  <em>const</em> MCRegisterClass &amp;MCR = MipsMCRegisterClasses[Mips::FGR32RegClassID];</td></tr>
<tr><th id="4810">4810</th><td>  <em>const</em> ArrayRef&lt;MCPhysReg&gt; Order[] = {</td></tr>
<tr><th id="4811">4811</th><td>    makeArrayRef(MCR.begin(), MCR.getNumRegs()),</td></tr>
<tr><th id="4812">4812</th><td>    makeArrayRef(AltOrder1)</td></tr>
<tr><th id="4813">4813</th><td>  };</td></tr>
<tr><th id="4814">4814</th><td>  <em>const</em> <em>unsigned</em> Select = FGR32AltOrderSelect(MF);</td></tr>
<tr><th id="4815">4815</th><td>  assert(Select &lt; <var>2</var>);</td></tr>
<tr><th id="4816">4816</th><td>  <b>return</b> Order[Select];</td></tr>
<tr><th id="4817">4817</th><td>}</td></tr>
<tr><th id="4818">4818</th><td></td></tr>
<tr><th id="4819">4819</th><td><em>static</em> <b>inline</b> <em>unsigned</em> FGR64AltOrderSelect(<em>const</em> MachineFunction &amp;MF) {</td></tr>
<tr><th id="4820">4820</th><td>    <em>const</em> <em>auto</em> &amp; S = MF.getSubtarget&lt;MipsSubtarget&gt;();</td></tr>
<tr><th id="4821">4821</th><td>    <b>return</b> S.isABI_O32() &amp;&amp; !S.useOddSPReg();</td></tr>
<tr><th id="4822">4822</th><td>  }</td></tr>
<tr><th id="4823">4823</th><td></td></tr>
<tr><th id="4824">4824</th><td><em>static</em> ArrayRef&lt;MCPhysReg&gt; FGR64GetRawAllocationOrder(<em>const</em> MachineFunction &amp;MF) {</td></tr>
<tr><th id="4825">4825</th><td>  <em>static</em> <em>const</em> MCPhysReg AltOrder1[] = { Mips::D0_64, Mips::D2_64, Mips::D4_64, Mips::D6_64, Mips::D8_64, Mips::D10_64, Mips::D12_64, Mips::D14_64, Mips::D16_64, Mips::D18_64, Mips::D20_64, Mips::D22_64, Mips::D24_64, Mips::D26_64, Mips::D28_64, Mips::D30_64 };</td></tr>
<tr><th id="4826">4826</th><td>  <em>const</em> MCRegisterClass &amp;MCR = MipsMCRegisterClasses[Mips::FGR64RegClassID];</td></tr>
<tr><th id="4827">4827</th><td>  <em>const</em> ArrayRef&lt;MCPhysReg&gt; Order[] = {</td></tr>
<tr><th id="4828">4828</th><td>    makeArrayRef(MCR.begin(), MCR.getNumRegs()),</td></tr>
<tr><th id="4829">4829</th><td>    makeArrayRef(AltOrder1)</td></tr>
<tr><th id="4830">4830</th><td>  };</td></tr>
<tr><th id="4831">4831</th><td>  <em>const</em> <em>unsigned</em> Select = FGR64AltOrderSelect(MF);</td></tr>
<tr><th id="4832">4832</th><td>  assert(Select &lt; <var>2</var>);</td></tr>
<tr><th id="4833">4833</th><td>  <b>return</b> Order[Select];</td></tr>
<tr><th id="4834">4834</th><td>}</td></tr>
<tr><th id="4835">4835</th><td></td></tr>
<tr><th id="4836">4836</th><td><b>namespace</b> Mips {   <i>// Register class instances</i></td></tr>
<tr><th id="4837">4837</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass MSA128F16RegClass = {</td></tr>
<tr><th id="4838">4838</th><td>    &amp;MipsMCRegisterClasses[MSA128F16RegClassID],</td></tr>
<tr><th id="4839">4839</th><td>    MSA128F16SubClassMask,</td></tr>
<tr><th id="4840">4840</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="4841">4841</th><td>    LaneBitmask(<var>0x0000000000000041</var>),</td></tr>
<tr><th id="4842">4842</th><td>    <var>0</var>,</td></tr>
<tr><th id="4843">4843</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="4844">4844</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="4845">4845</th><td>    NullRegClasses,</td></tr>
<tr><th id="4846">4846</th><td>    <b>nullptr</b></td></tr>
<tr><th id="4847">4847</th><td>  };</td></tr>
<tr><th id="4848">4848</th><td></td></tr>
<tr><th id="4849">4849</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CCRRegClass = {</td></tr>
<tr><th id="4850">4850</th><td>    &amp;MipsMCRegisterClasses[CCRRegClassID],</td></tr>
<tr><th id="4851">4851</th><td>    CCRSubClassMask,</td></tr>
<tr><th id="4852">4852</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="4853">4853</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="4854">4854</th><td>    <var>0</var>,</td></tr>
<tr><th id="4855">4855</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="4856">4856</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="4857">4857</th><td>    NullRegClasses,</td></tr>
<tr><th id="4858">4858</th><td>    <b>nullptr</b></td></tr>
<tr><th id="4859">4859</th><td>  };</td></tr>
<tr><th id="4860">4860</th><td></td></tr>
<tr><th id="4861">4861</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass COP0RegClass = {</td></tr>
<tr><th id="4862">4862</th><td>    &amp;MipsMCRegisterClasses[COP0RegClassID],</td></tr>
<tr><th id="4863">4863</th><td>    COP0SubClassMask,</td></tr>
<tr><th id="4864">4864</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="4865">4865</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="4866">4866</th><td>    <var>0</var>,</td></tr>
<tr><th id="4867">4867</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="4868">4868</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="4869">4869</th><td>    NullRegClasses,</td></tr>
<tr><th id="4870">4870</th><td>    <b>nullptr</b></td></tr>
<tr><th id="4871">4871</th><td>  };</td></tr>
<tr><th id="4872">4872</th><td></td></tr>
<tr><th id="4873">4873</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass COP2RegClass = {</td></tr>
<tr><th id="4874">4874</th><td>    &amp;MipsMCRegisterClasses[COP2RegClassID],</td></tr>
<tr><th id="4875">4875</th><td>    COP2SubClassMask,</td></tr>
<tr><th id="4876">4876</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="4877">4877</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="4878">4878</th><td>    <var>0</var>,</td></tr>
<tr><th id="4879">4879</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="4880">4880</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="4881">4881</th><td>    NullRegClasses,</td></tr>
<tr><th id="4882">4882</th><td>    <b>nullptr</b></td></tr>
<tr><th id="4883">4883</th><td>  };</td></tr>
<tr><th id="4884">4884</th><td></td></tr>
<tr><th id="4885">4885</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass COP3RegClass = {</td></tr>
<tr><th id="4886">4886</th><td>    &amp;MipsMCRegisterClasses[COP3RegClassID],</td></tr>
<tr><th id="4887">4887</th><td>    COP3SubClassMask,</td></tr>
<tr><th id="4888">4888</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="4889">4889</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="4890">4890</th><td>    <var>0</var>,</td></tr>
<tr><th id="4891">4891</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="4892">4892</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="4893">4893</th><td>    NullRegClasses,</td></tr>
<tr><th id="4894">4894</th><td>    <b>nullptr</b></td></tr>
<tr><th id="4895">4895</th><td>  };</td></tr>
<tr><th id="4896">4896</th><td></td></tr>
<tr><th id="4897">4897</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass DSPRRegClass = {</td></tr>
<tr><th id="4898">4898</th><td>    &amp;MipsMCRegisterClasses[DSPRRegClassID],</td></tr>
<tr><th id="4899">4899</th><td>    DSPRSubClassMask,</td></tr>
<tr><th id="4900">4900</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="4901">4901</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="4902">4902</th><td>    <var>0</var>,</td></tr>
<tr><th id="4903">4903</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="4904">4904</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="4905">4905</th><td>    NullRegClasses,</td></tr>
<tr><th id="4906">4906</th><td>    <b>nullptr</b></td></tr>
<tr><th id="4907">4907</th><td>  };</td></tr>
<tr><th id="4908">4908</th><td></td></tr>
<tr><th id="4909">4909</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FGR32RegClass = {</td></tr>
<tr><th id="4910">4910</th><td>    &amp;MipsMCRegisterClasses[FGR32RegClassID],</td></tr>
<tr><th id="4911">4911</th><td>    FGR32SubClassMask,</td></tr>
<tr><th id="4912">4912</th><td>    SuperRegIdxSeqs + <var>9</var>,</td></tr>
<tr><th id="4913">4913</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="4914">4914</th><td>    <var>0</var>,</td></tr>
<tr><th id="4915">4915</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="4916">4916</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="4917">4917</th><td>    FGR32Superclasses,</td></tr>
<tr><th id="4918">4918</th><td>    FGR32GetRawAllocationOrder</td></tr>
<tr><th id="4919">4919</th><td>  };</td></tr>
<tr><th id="4920">4920</th><td></td></tr>
<tr><th id="4921">4921</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FGRCCRegClass = {</td></tr>
<tr><th id="4922">4922</th><td>    &amp;MipsMCRegisterClasses[FGRCCRegClassID],</td></tr>
<tr><th id="4923">4923</th><td>    FGRCCSubClassMask,</td></tr>
<tr><th id="4924">4924</th><td>    SuperRegIdxSeqs + <var>9</var>,</td></tr>
<tr><th id="4925">4925</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="4926">4926</th><td>    <var>0</var>,</td></tr>
<tr><th id="4927">4927</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="4928">4928</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="4929">4929</th><td>    FGRCCSuperclasses,</td></tr>
<tr><th id="4930">4930</th><td>    <b>nullptr</b></td></tr>
<tr><th id="4931">4931</th><td>  };</td></tr>
<tr><th id="4932">4932</th><td></td></tr>
<tr><th id="4933">4933</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR32RegClass = {</td></tr>
<tr><th id="4934">4934</th><td>    &amp;MipsMCRegisterClasses[GPR32RegClassID],</td></tr>
<tr><th id="4935">4935</th><td>    GPR32SubClassMask,</td></tr>
<tr><th id="4936">4936</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="4937">4937</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="4938">4938</th><td>    <var>0</var>,</td></tr>
<tr><th id="4939">4939</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="4940">4940</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="4941">4941</th><td>    GPR32Superclasses,</td></tr>
<tr><th id="4942">4942</th><td>    <b>nullptr</b></td></tr>
<tr><th id="4943">4943</th><td>  };</td></tr>
<tr><th id="4944">4944</th><td></td></tr>
<tr><th id="4945">4945</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HWRegsRegClass = {</td></tr>
<tr><th id="4946">4946</th><td>    &amp;MipsMCRegisterClasses[HWRegsRegClassID],</td></tr>
<tr><th id="4947">4947</th><td>    HWRegsSubClassMask,</td></tr>
<tr><th id="4948">4948</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="4949">4949</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="4950">4950</th><td>    <var>0</var>,</td></tr>
<tr><th id="4951">4951</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="4952">4952</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="4953">4953</th><td>    NullRegClasses,</td></tr>
<tr><th id="4954">4954</th><td>    <b>nullptr</b></td></tr>
<tr><th id="4955">4955</th><td>  };</td></tr>
<tr><th id="4956">4956</th><td></td></tr>
<tr><th id="4957">4957</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass MSACtrlRegClass = {</td></tr>
<tr><th id="4958">4958</th><td>    &amp;MipsMCRegisterClasses[MSACtrlRegClassID],</td></tr>
<tr><th id="4959">4959</th><td>    MSACtrlSubClassMask,</td></tr>
<tr><th id="4960">4960</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="4961">4961</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="4962">4962</th><td>    <var>0</var>,</td></tr>
<tr><th id="4963">4963</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="4964">4964</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="4965">4965</th><td>    NullRegClasses,</td></tr>
<tr><th id="4966">4966</th><td>    <b>nullptr</b></td></tr>
<tr><th id="4967">4967</th><td>  };</td></tr>
<tr><th id="4968">4968</th><td></td></tr>
<tr><th id="4969">4969</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR32NONZERORegClass = {</td></tr>
<tr><th id="4970">4970</th><td>    &amp;MipsMCRegisterClasses[GPR32NONZERORegClassID],</td></tr>
<tr><th id="4971">4971</th><td>    GPR32NONZEROSubClassMask,</td></tr>
<tr><th id="4972">4972</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="4973">4973</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="4974">4974</th><td>    <var>0</var>,</td></tr>
<tr><th id="4975">4975</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="4976">4976</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="4977">4977</th><td>    GPR32NONZEROSuperclasses,</td></tr>
<tr><th id="4978">4978</th><td>    <b>nullptr</b></td></tr>
<tr><th id="4979">4979</th><td>  };</td></tr>
<tr><th id="4980">4980</th><td></td></tr>
<tr><th id="4981">4981</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CPU16RegsPlusSPRegClass = {</td></tr>
<tr><th id="4982">4982</th><td>    &amp;MipsMCRegisterClasses[CPU16RegsPlusSPRegClassID],</td></tr>
<tr><th id="4983">4983</th><td>    CPU16RegsPlusSPSubClassMask,</td></tr>
<tr><th id="4984">4984</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="4985">4985</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="4986">4986</th><td>    <var>0</var>,</td></tr>
<tr><th id="4987">4987</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="4988">4988</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="4989">4989</th><td>    CPU16RegsPlusSPSuperclasses,</td></tr>
<tr><th id="4990">4990</th><td>    <b>nullptr</b></td></tr>
<tr><th id="4991">4991</th><td>  };</td></tr>
<tr><th id="4992">4992</th><td></td></tr>
<tr><th id="4993">4993</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CPU16RegsRegClass = {</td></tr>
<tr><th id="4994">4994</th><td>    &amp;MipsMCRegisterClasses[CPU16RegsRegClassID],</td></tr>
<tr><th id="4995">4995</th><td>    CPU16RegsSubClassMask,</td></tr>
<tr><th id="4996">4996</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="4997">4997</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="4998">4998</th><td>    <var>0</var>,</td></tr>
<tr><th id="4999">4999</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5000">5000</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5001">5001</th><td>    CPU16RegsSuperclasses,</td></tr>
<tr><th id="5002">5002</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5003">5003</th><td>  };</td></tr>
<tr><th id="5004">5004</th><td></td></tr>
<tr><th id="5005">5005</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FCCRegClass = {</td></tr>
<tr><th id="5006">5006</th><td>    &amp;MipsMCRegisterClasses[FCCRegClassID],</td></tr>
<tr><th id="5007">5007</th><td>    FCCSubClassMask,</td></tr>
<tr><th id="5008">5008</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5009">5009</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5010">5010</th><td>    <var>0</var>,</td></tr>
<tr><th id="5011">5011</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5012">5012</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5013">5013</th><td>    NullRegClasses,</td></tr>
<tr><th id="5014">5014</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5015">5015</th><td>  };</td></tr>
<tr><th id="5016">5016</th><td></td></tr>
<tr><th id="5017">5017</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPRMM16RegClass = {</td></tr>
<tr><th id="5018">5018</th><td>    &amp;MipsMCRegisterClasses[GPRMM16RegClassID],</td></tr>
<tr><th id="5019">5019</th><td>    GPRMM16SubClassMask,</td></tr>
<tr><th id="5020">5020</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="5021">5021</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5022">5022</th><td>    <var>0</var>,</td></tr>
<tr><th id="5023">5023</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5024">5024</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5025">5025</th><td>    GPRMM16Superclasses,</td></tr>
<tr><th id="5026">5026</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5027">5027</th><td>  };</td></tr>
<tr><th id="5028">5028</th><td></td></tr>
<tr><th id="5029">5029</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPRMM16MovePRegClass = {</td></tr>
<tr><th id="5030">5030</th><td>    &amp;MipsMCRegisterClasses[GPRMM16MovePRegClassID],</td></tr>
<tr><th id="5031">5031</th><td>    GPRMM16MovePSubClassMask,</td></tr>
<tr><th id="5032">5032</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="5033">5033</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5034">5034</th><td>    <var>0</var>,</td></tr>
<tr><th id="5035">5035</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5036">5036</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5037">5037</th><td>    GPRMM16MovePSuperclasses,</td></tr>
<tr><th id="5038">5038</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5039">5039</th><td>  };</td></tr>
<tr><th id="5040">5040</th><td></td></tr>
<tr><th id="5041">5041</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPRMM16ZeroRegClass = {</td></tr>
<tr><th id="5042">5042</th><td>    &amp;MipsMCRegisterClasses[GPRMM16ZeroRegClassID],</td></tr>
<tr><th id="5043">5043</th><td>    GPRMM16ZeroSubClassMask,</td></tr>
<tr><th id="5044">5044</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="5045">5045</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5046">5046</th><td>    <var>0</var>,</td></tr>
<tr><th id="5047">5047</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5048">5048</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5049">5049</th><td>    GPRMM16ZeroSuperclasses,</td></tr>
<tr><th id="5050">5050</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5051">5051</th><td>  };</td></tr>
<tr><th id="5052">5052</th><td></td></tr>
<tr><th id="5053">5053</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CPU16Regs_and_GPRMM16ZeroRegClass = {</td></tr>
<tr><th id="5054">5054</th><td>    &amp;MipsMCRegisterClasses[CPU16Regs_and_GPRMM16ZeroRegClassID],</td></tr>
<tr><th id="5055">5055</th><td>    CPU16Regs_and_GPRMM16ZeroSubClassMask,</td></tr>
<tr><th id="5056">5056</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="5057">5057</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5058">5058</th><td>    <var>0</var>,</td></tr>
<tr><th id="5059">5059</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5060">5060</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5061">5061</th><td>    CPU16Regs_and_GPRMM16ZeroSuperclasses,</td></tr>
<tr><th id="5062">5062</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5063">5063</th><td>  };</td></tr>
<tr><th id="5064">5064</th><td></td></tr>
<tr><th id="5065">5065</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR32NONZERO_and_GPRMM16MovePRegClass = {</td></tr>
<tr><th id="5066">5066</th><td>    &amp;MipsMCRegisterClasses[GPR32NONZERO_and_GPRMM16MovePRegClassID],</td></tr>
<tr><th id="5067">5067</th><td>    GPR32NONZERO_and_GPRMM16MovePSubClassMask,</td></tr>
<tr><th id="5068">5068</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="5069">5069</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5070">5070</th><td>    <var>0</var>,</td></tr>
<tr><th id="5071">5071</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5072">5072</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5073">5073</th><td>    GPR32NONZERO_and_GPRMM16MovePSuperclasses,</td></tr>
<tr><th id="5074">5074</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5075">5075</th><td>  };</td></tr>
<tr><th id="5076">5076</th><td></td></tr>
<tr><th id="5077">5077</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPRMM16MovePPairSecondRegClass = {</td></tr>
<tr><th id="5078">5078</th><td>    &amp;MipsMCRegisterClasses[GPRMM16MovePPairSecondRegClassID],</td></tr>
<tr><th id="5079">5079</th><td>    GPRMM16MovePPairSecondSubClassMask,</td></tr>
<tr><th id="5080">5080</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="5081">5081</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5082">5082</th><td>    <var>0</var>,</td></tr>
<tr><th id="5083">5083</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5084">5084</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5085">5085</th><td>    GPRMM16MovePPairSecondSuperclasses,</td></tr>
<tr><th id="5086">5086</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5087">5087</th><td>  };</td></tr>
<tr><th id="5088">5088</th><td></td></tr>
<tr><th id="5089">5089</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CPU16Regs_and_GPRMM16MovePRegClass = {</td></tr>
<tr><th id="5090">5090</th><td>    &amp;MipsMCRegisterClasses[CPU16Regs_and_GPRMM16MovePRegClassID],</td></tr>
<tr><th id="5091">5091</th><td>    CPU16Regs_and_GPRMM16MovePSubClassMask,</td></tr>
<tr><th id="5092">5092</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="5093">5093</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5094">5094</th><td>    <var>0</var>,</td></tr>
<tr><th id="5095">5095</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5096">5096</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5097">5097</th><td>    CPU16Regs_and_GPRMM16MovePSuperclasses,</td></tr>
<tr><th id="5098">5098</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5099">5099</th><td>  };</td></tr>
<tr><th id="5100">5100</th><td></td></tr>
<tr><th id="5101">5101</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPRMM16MoveP_and_GPRMM16ZeroRegClass = {</td></tr>
<tr><th id="5102">5102</th><td>    &amp;MipsMCRegisterClasses[GPRMM16MoveP_and_GPRMM16ZeroRegClassID],</td></tr>
<tr><th id="5103">5103</th><td>    GPRMM16MoveP_and_GPRMM16ZeroSubClassMask,</td></tr>
<tr><th id="5104">5104</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="5105">5105</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5106">5106</th><td>    <var>0</var>,</td></tr>
<tr><th id="5107">5107</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5108">5108</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5109">5109</th><td>    GPRMM16MoveP_and_GPRMM16ZeroSuperclasses,</td></tr>
<tr><th id="5110">5110</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5111">5111</th><td>  };</td></tr>
<tr><th id="5112">5112</th><td></td></tr>
<tr><th id="5113">5113</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HI32DSPRegClass = {</td></tr>
<tr><th id="5114">5114</th><td>    &amp;MipsMCRegisterClasses[HI32DSPRegClassID],</td></tr>
<tr><th id="5115">5115</th><td>    HI32DSPSubClassMask,</td></tr>
<tr><th id="5116">5116</th><td>    SuperRegIdxSeqs + <var>12</var>,</td></tr>
<tr><th id="5117">5117</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5118">5118</th><td>    <var>0</var>,</td></tr>
<tr><th id="5119">5119</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5120">5120</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5121">5121</th><td>    NullRegClasses,</td></tr>
<tr><th id="5122">5122</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5123">5123</th><td>  };</td></tr>
<tr><th id="5124">5124</th><td></td></tr>
<tr><th id="5125">5125</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass LO32DSPRegClass = {</td></tr>
<tr><th id="5126">5126</th><td>    &amp;MipsMCRegisterClasses[LO32DSPRegClassID],</td></tr>
<tr><th id="5127">5127</th><td>    LO32DSPSubClassMask,</td></tr>
<tr><th id="5128">5128</th><td>    SuperRegIdxSeqs + <var>6</var>,</td></tr>
<tr><th id="5129">5129</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5130">5130</th><td>    <var>0</var>,</td></tr>
<tr><th id="5131">5131</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5132">5132</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5133">5133</th><td>    NullRegClasses,</td></tr>
<tr><th id="5134">5134</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5135">5135</th><td>  };</td></tr>
<tr><th id="5136">5136</th><td></td></tr>
<tr><th id="5137">5137</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CPU16Regs_and_GPRMM16MovePPairSecondRegClass = {</td></tr>
<tr><th id="5138">5138</th><td>    &amp;MipsMCRegisterClasses[CPU16Regs_and_GPRMM16MovePPairSecondRegClassID],</td></tr>
<tr><th id="5139">5139</th><td>    CPU16Regs_and_GPRMM16MovePPairSecondSubClassMask,</td></tr>
<tr><th id="5140">5140</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="5141">5141</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5142">5142</th><td>    <var>0</var>,</td></tr>
<tr><th id="5143">5143</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5144">5144</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5145">5145</th><td>    CPU16Regs_and_GPRMM16MovePPairSecondSuperclasses,</td></tr>
<tr><th id="5146">5146</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5147">5147</th><td>  };</td></tr>
<tr><th id="5148">5148</th><td></td></tr>
<tr><th id="5149">5149</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPRMM16MovePPairFirstRegClass = {</td></tr>
<tr><th id="5150">5150</th><td>    &amp;MipsMCRegisterClasses[GPRMM16MovePPairFirstRegClassID],</td></tr>
<tr><th id="5151">5151</th><td>    GPRMM16MovePPairFirstSubClassMask,</td></tr>
<tr><th id="5152">5152</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="5153">5153</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5154">5154</th><td>    <var>0</var>,</td></tr>
<tr><th id="5155">5155</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5156">5156</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5157">5157</th><td>    GPRMM16MovePPairFirstSuperclasses,</td></tr>
<tr><th id="5158">5158</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5159">5159</th><td>  };</td></tr>
<tr><th id="5160">5160</th><td></td></tr>
<tr><th id="5161">5161</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClass = {</td></tr>
<tr><th id="5162">5162</th><td>    &amp;MipsMCRegisterClasses[GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID],</td></tr>
<tr><th id="5163">5163</th><td>    GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroSubClassMask,</td></tr>
<tr><th id="5164">5164</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="5165">5165</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5166">5166</th><td>    <var>0</var>,</td></tr>
<tr><th id="5167">5167</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5168">5168</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5169">5169</th><td>    GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroSuperclasses,</td></tr>
<tr><th id="5170">5170</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5171">5171</th><td>  };</td></tr>
<tr><th id="5172">5172</th><td></td></tr>
<tr><th id="5173">5173</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClass = {</td></tr>
<tr><th id="5174">5174</th><td>    &amp;MipsMCRegisterClasses[GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID],</td></tr>
<tr><th id="5175">5175</th><td>    GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondSubClassMask,</td></tr>
<tr><th id="5176">5176</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="5177">5177</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5178">5178</th><td>    <var>0</var>,</td></tr>
<tr><th id="5179">5179</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5180">5180</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5181">5181</th><td>    GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondSuperclasses,</td></tr>
<tr><th id="5182">5182</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5183">5183</th><td>  };</td></tr>
<tr><th id="5184">5184</th><td></td></tr>
<tr><th id="5185">5185</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CPURARegRegClass = {</td></tr>
<tr><th id="5186">5186</th><td>    &amp;MipsMCRegisterClasses[CPURARegRegClassID],</td></tr>
<tr><th id="5187">5187</th><td>    CPURARegSubClassMask,</td></tr>
<tr><th id="5188">5188</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="5189">5189</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5190">5190</th><td>    <var>0</var>,</td></tr>
<tr><th id="5191">5191</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5192">5192</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5193">5193</th><td>    CPURARegSuperclasses,</td></tr>
<tr><th id="5194">5194</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5195">5195</th><td>  };</td></tr>
<tr><th id="5196">5196</th><td></td></tr>
<tr><th id="5197">5197</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass CPUSPRegRegClass = {</td></tr>
<tr><th id="5198">5198</th><td>    &amp;MipsMCRegisterClasses[CPUSPRegRegClassID],</td></tr>
<tr><th id="5199">5199</th><td>    CPUSPRegSubClassMask,</td></tr>
<tr><th id="5200">5200</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="5201">5201</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5202">5202</th><td>    <var>0</var>,</td></tr>
<tr><th id="5203">5203</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5204">5204</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5205">5205</th><td>    CPUSPRegSuperclasses,</td></tr>
<tr><th id="5206">5206</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5207">5207</th><td>  };</td></tr>
<tr><th id="5208">5208</th><td></td></tr>
<tr><th id="5209">5209</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass DSPCCRegClass = {</td></tr>
<tr><th id="5210">5210</th><td>    &amp;MipsMCRegisterClasses[DSPCCRegClassID],</td></tr>
<tr><th id="5211">5211</th><td>    DSPCCSubClassMask,</td></tr>
<tr><th id="5212">5212</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5213">5213</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5214">5214</th><td>    <var>0</var>,</td></tr>
<tr><th id="5215">5215</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5216">5216</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5217">5217</th><td>    NullRegClasses,</td></tr>
<tr><th id="5218">5218</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5219">5219</th><td>  };</td></tr>
<tr><th id="5220">5220</th><td></td></tr>
<tr><th id="5221">5221</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GP32RegClass = {</td></tr>
<tr><th id="5222">5222</th><td>    &amp;MipsMCRegisterClasses[GP32RegClassID],</td></tr>
<tr><th id="5223">5223</th><td>    GP32SubClassMask,</td></tr>
<tr><th id="5224">5224</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="5225">5225</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5226">5226</th><td>    <var>0</var>,</td></tr>
<tr><th id="5227">5227</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5228">5228</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5229">5229</th><td>    GP32Superclasses,</td></tr>
<tr><th id="5230">5230</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5231">5231</th><td>  };</td></tr>
<tr><th id="5232">5232</th><td></td></tr>
<tr><th id="5233">5233</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR32ZERORegClass = {</td></tr>
<tr><th id="5234">5234</th><td>    &amp;MipsMCRegisterClasses[GPR32ZERORegClassID],</td></tr>
<tr><th id="5235">5235</th><td>    GPR32ZEROSubClassMask,</td></tr>
<tr><th id="5236">5236</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="5237">5237</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5238">5238</th><td>    <var>0</var>,</td></tr>
<tr><th id="5239">5239</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5240">5240</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5241">5241</th><td>    GPR32ZEROSuperclasses,</td></tr>
<tr><th id="5242">5242</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5243">5243</th><td>  };</td></tr>
<tr><th id="5244">5244</th><td></td></tr>
<tr><th id="5245">5245</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HI32RegClass = {</td></tr>
<tr><th id="5246">5246</th><td>    &amp;MipsMCRegisterClasses[HI32RegClassID],</td></tr>
<tr><th id="5247">5247</th><td>    HI32SubClassMask,</td></tr>
<tr><th id="5248">5248</th><td>    SuperRegIdxSeqs + <var>12</var>,</td></tr>
<tr><th id="5249">5249</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5250">5250</th><td>    <var>0</var>,</td></tr>
<tr><th id="5251">5251</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5252">5252</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5253">5253</th><td>    HI32Superclasses,</td></tr>
<tr><th id="5254">5254</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5255">5255</th><td>  };</td></tr>
<tr><th id="5256">5256</th><td></td></tr>
<tr><th id="5257">5257</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass LO32RegClass = {</td></tr>
<tr><th id="5258">5258</th><td>    &amp;MipsMCRegisterClasses[LO32RegClassID],</td></tr>
<tr><th id="5259">5259</th><td>    LO32SubClassMask,</td></tr>
<tr><th id="5260">5260</th><td>    SuperRegIdxSeqs + <var>6</var>,</td></tr>
<tr><th id="5261">5261</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5262">5262</th><td>    <var>0</var>,</td></tr>
<tr><th id="5263">5263</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5264">5264</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5265">5265</th><td>    LO32Superclasses,</td></tr>
<tr><th id="5266">5266</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5267">5267</th><td>  };</td></tr>
<tr><th id="5268">5268</th><td></td></tr>
<tr><th id="5269">5269</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass SP32RegClass = {</td></tr>
<tr><th id="5270">5270</th><td>    &amp;MipsMCRegisterClasses[SP32RegClassID],</td></tr>
<tr><th id="5271">5271</th><td>    SP32SubClassMask,</td></tr>
<tr><th id="5272">5272</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="5273">5273</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5274">5274</th><td>    <var>0</var>,</td></tr>
<tr><th id="5275">5275</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5276">5276</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5277">5277</th><td>    SP32Superclasses,</td></tr>
<tr><th id="5278">5278</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5279">5279</th><td>  };</td></tr>
<tr><th id="5280">5280</th><td></td></tr>
<tr><th id="5281">5281</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass FGR64RegClass = {</td></tr>
<tr><th id="5282">5282</th><td>    &amp;MipsMCRegisterClasses[FGR64RegClassID],</td></tr>
<tr><th id="5283">5283</th><td>    FGR64SubClassMask,</td></tr>
<tr><th id="5284">5284</th><td>    SuperRegIdxSeqs + <var>2</var>,</td></tr>
<tr><th id="5285">5285</th><td>    LaneBitmask(<var>0x0000000000000041</var>),</td></tr>
<tr><th id="5286">5286</th><td>    <var>0</var>,</td></tr>
<tr><th id="5287">5287</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5288">5288</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5289">5289</th><td>    NullRegClasses,</td></tr>
<tr><th id="5290">5290</th><td>    FGR64GetRawAllocationOrder</td></tr>
<tr><th id="5291">5291</th><td>  };</td></tr>
<tr><th id="5292">5292</th><td></td></tr>
<tr><th id="5293">5293</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64RegClass = {</td></tr>
<tr><th id="5294">5294</th><td>    &amp;MipsMCRegisterClasses[GPR64RegClassID],</td></tr>
<tr><th id="5295">5295</th><td>    GPR64SubClassMask,</td></tr>
<tr><th id="5296">5296</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5297">5297</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5298">5298</th><td>    <var>0</var>,</td></tr>
<tr><th id="5299">5299</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5300">5300</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5301">5301</th><td>    NullRegClasses,</td></tr>
<tr><th id="5302">5302</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5303">5303</th><td>  };</td></tr>
<tr><th id="5304">5304</th><td></td></tr>
<tr><th id="5305">5305</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPR32NONZERORegClass = {</td></tr>
<tr><th id="5306">5306</th><td>    &amp;MipsMCRegisterClasses[GPR64_with_sub_32_in_GPR32NONZERORegClassID],</td></tr>
<tr><th id="5307">5307</th><td>    GPR64_with_sub_32_in_GPR32NONZEROSubClassMask,</td></tr>
<tr><th id="5308">5308</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5309">5309</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5310">5310</th><td>    <var>0</var>,</td></tr>
<tr><th id="5311">5311</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5312">5312</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5313">5313</th><td>    GPR64_with_sub_32_in_GPR32NONZEROSuperclasses,</td></tr>
<tr><th id="5314">5314</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5315">5315</th><td>  };</td></tr>
<tr><th id="5316">5316</th><td></td></tr>
<tr><th id="5317">5317</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass AFGR64RegClass = {</td></tr>
<tr><th id="5318">5318</th><td>    &amp;MipsMCRegisterClasses[AFGR64RegClassID],</td></tr>
<tr><th id="5319">5319</th><td>    AFGR64SubClassMask,</td></tr>
<tr><th id="5320">5320</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5321">5321</th><td>    LaneBitmask(<var>0x0000000000000041</var>),</td></tr>
<tr><th id="5322">5322</th><td>    <var>0</var>,</td></tr>
<tr><th id="5323">5323</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5324">5324</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5325">5325</th><td>    NullRegClasses,</td></tr>
<tr><th id="5326">5326</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5327">5327</th><td>  };</td></tr>
<tr><th id="5328">5328</th><td></td></tr>
<tr><th id="5329">5329</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_CPU16RegsPlusSPRegClass = {</td></tr>
<tr><th id="5330">5330</th><td>    &amp;MipsMCRegisterClasses[GPR64_with_sub_32_in_CPU16RegsPlusSPRegClassID],</td></tr>
<tr><th id="5331">5331</th><td>    GPR64_with_sub_32_in_CPU16RegsPlusSPSubClassMask,</td></tr>
<tr><th id="5332">5332</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5333">5333</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5334">5334</th><td>    <var>0</var>,</td></tr>
<tr><th id="5335">5335</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5336">5336</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5337">5337</th><td>    GPR64_with_sub_32_in_CPU16RegsPlusSPSuperclasses,</td></tr>
<tr><th id="5338">5338</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5339">5339</th><td>  };</td></tr>
<tr><th id="5340">5340</th><td></td></tr>
<tr><th id="5341">5341</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_CPU16RegsRegClass = {</td></tr>
<tr><th id="5342">5342</th><td>    &amp;MipsMCRegisterClasses[GPR64_with_sub_32_in_CPU16RegsRegClassID],</td></tr>
<tr><th id="5343">5343</th><td>    GPR64_with_sub_32_in_CPU16RegsSubClassMask,</td></tr>
<tr><th id="5344">5344</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5345">5345</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5346">5346</th><td>    <var>0</var>,</td></tr>
<tr><th id="5347">5347</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5348">5348</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5349">5349</th><td>    GPR64_with_sub_32_in_CPU16RegsSuperclasses,</td></tr>
<tr><th id="5350">5350</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5351">5351</th><td>  };</td></tr>
<tr><th id="5352">5352</th><td></td></tr>
<tr><th id="5353">5353</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPRMM16MovePRegClass = {</td></tr>
<tr><th id="5354">5354</th><td>    &amp;MipsMCRegisterClasses[GPR64_with_sub_32_in_GPRMM16MovePRegClassID],</td></tr>
<tr><th id="5355">5355</th><td>    GPR64_with_sub_32_in_GPRMM16MovePSubClassMask,</td></tr>
<tr><th id="5356">5356</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5357">5357</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5358">5358</th><td>    <var>0</var>,</td></tr>
<tr><th id="5359">5359</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5360">5360</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5361">5361</th><td>    GPR64_with_sub_32_in_GPRMM16MovePSuperclasses,</td></tr>
<tr><th id="5362">5362</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5363">5363</th><td>  };</td></tr>
<tr><th id="5364">5364</th><td></td></tr>
<tr><th id="5365">5365</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPRMM16ZeroRegClass = {</td></tr>
<tr><th id="5366">5366</th><td>    &amp;MipsMCRegisterClasses[GPR64_with_sub_32_in_GPRMM16ZeroRegClassID],</td></tr>
<tr><th id="5367">5367</th><td>    GPR64_with_sub_32_in_GPRMM16ZeroSubClassMask,</td></tr>
<tr><th id="5368">5368</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5369">5369</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5370">5370</th><td>    <var>0</var>,</td></tr>
<tr><th id="5371">5371</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5372">5372</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5373">5373</th><td>    GPR64_with_sub_32_in_GPRMM16ZeroSuperclasses,</td></tr>
<tr><th id="5374">5374</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5375">5375</th><td>  };</td></tr>
<tr><th id="5376">5376</th><td></td></tr>
<tr><th id="5377">5377</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroRegClass = {</td></tr>
<tr><th id="5378">5378</th><td>    &amp;MipsMCRegisterClasses[GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroRegClassID],</td></tr>
<tr><th id="5379">5379</th><td>    GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroSubClassMask,</td></tr>
<tr><th id="5380">5380</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5381">5381</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5382">5382</th><td>    <var>0</var>,</td></tr>
<tr><th id="5383">5383</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5384">5384</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5385">5385</th><td>    GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroSuperclasses,</td></tr>
<tr><th id="5386">5386</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5387">5387</th><td>  };</td></tr>
<tr><th id="5388">5388</th><td></td></tr>
<tr><th id="5389">5389</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePRegClass = {</td></tr>
<tr><th id="5390">5390</th><td>    &amp;MipsMCRegisterClasses[GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePRegClassID],</td></tr>
<tr><th id="5391">5391</th><td>    GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePSubClassMask,</td></tr>
<tr><th id="5392">5392</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5393">5393</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5394">5394</th><td>    <var>0</var>,</td></tr>
<tr><th id="5395">5395</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5396">5396</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5397">5397</th><td>    GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePSuperclasses,</td></tr>
<tr><th id="5398">5398</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5399">5399</th><td>  };</td></tr>
<tr><th id="5400">5400</th><td></td></tr>
<tr><th id="5401">5401</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPRMM16MovePPairSecondRegClass = {</td></tr>
<tr><th id="5402">5402</th><td>    &amp;MipsMCRegisterClasses[GPR64_with_sub_32_in_GPRMM16MovePPairSecondRegClassID],</td></tr>
<tr><th id="5403">5403</th><td>    GPR64_with_sub_32_in_GPRMM16MovePPairSecondSubClassMask,</td></tr>
<tr><th id="5404">5404</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5405">5405</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5406">5406</th><td>    <var>0</var>,</td></tr>
<tr><th id="5407">5407</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5408">5408</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5409">5409</th><td>    GPR64_with_sub_32_in_GPRMM16MovePPairSecondSuperclasses,</td></tr>
<tr><th id="5410">5410</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5411">5411</th><td>  };</td></tr>
<tr><th id="5412">5412</th><td></td></tr>
<tr><th id="5413">5413</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass ACC64DSPRegClass = {</td></tr>
<tr><th id="5414">5414</th><td>    &amp;MipsMCRegisterClasses[ACC64DSPRegClassID],</td></tr>
<tr><th id="5415">5415</th><td>    ACC64DSPSubClassMask,</td></tr>
<tr><th id="5416">5416</th><td>    SuperRegIdxSeqs + <var>16</var>,</td></tr>
<tr><th id="5417">5417</th><td>    LaneBitmask(<var>0x0000000000000041</var>),</td></tr>
<tr><th id="5418">5418</th><td>    <var>0</var>,</td></tr>
<tr><th id="5419">5419</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5420">5420</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5421">5421</th><td>    NullRegClasses,</td></tr>
<tr><th id="5422">5422</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5423">5423</th><td>  };</td></tr>
<tr><th id="5424">5424</th><td></td></tr>
<tr><th id="5425">5425</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePRegClass = {</td></tr>
<tr><th id="5426">5426</th><td>    &amp;MipsMCRegisterClasses[GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePRegClassID],</td></tr>
<tr><th id="5427">5427</th><td>    GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePSubClassMask,</td></tr>
<tr><th id="5428">5428</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5429">5429</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5430">5430</th><td>    <var>0</var>,</td></tr>
<tr><th id="5431">5431</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5432">5432</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5433">5433</th><td>    GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePSuperclasses,</td></tr>
<tr><th id="5434">5434</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5435">5435</th><td>  };</td></tr>
<tr><th id="5436">5436</th><td></td></tr>
<tr><th id="5437">5437</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroRegClass = {</td></tr>
<tr><th id="5438">5438</th><td>    &amp;MipsMCRegisterClasses[GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroRegClassID],</td></tr>
<tr><th id="5439">5439</th><td>    GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroSubClassMask,</td></tr>
<tr><th id="5440">5440</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5441">5441</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5442">5442</th><td>    <var>0</var>,</td></tr>
<tr><th id="5443">5443</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5444">5444</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5445">5445</th><td>    GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroSuperclasses,</td></tr>
<tr><th id="5446">5446</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5447">5447</th><td>  };</td></tr>
<tr><th id="5448">5448</th><td></td></tr>
<tr><th id="5449">5449</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondRegClass = {</td></tr>
<tr><th id="5450">5450</th><td>    &amp;MipsMCRegisterClasses[GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondRegClassID],</td></tr>
<tr><th id="5451">5451</th><td>    GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondSubClassMask,</td></tr>
<tr><th id="5452">5452</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5453">5453</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5454">5454</th><td>    <var>0</var>,</td></tr>
<tr><th id="5455">5455</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5456">5456</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5457">5457</th><td>    GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondSuperclasses,</td></tr>
<tr><th id="5458">5458</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5459">5459</th><td>  };</td></tr>
<tr><th id="5460">5460</th><td></td></tr>
<tr><th id="5461">5461</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPRMM16MovePPairFirstRegClass = {</td></tr>
<tr><th id="5462">5462</th><td>    &amp;MipsMCRegisterClasses[GPR64_with_sub_32_in_GPRMM16MovePPairFirstRegClassID],</td></tr>
<tr><th id="5463">5463</th><td>    GPR64_with_sub_32_in_GPRMM16MovePPairFirstSubClassMask,</td></tr>
<tr><th id="5464">5464</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5465">5465</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5466">5466</th><td>    <var>0</var>,</td></tr>
<tr><th id="5467">5467</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5468">5468</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5469">5469</th><td>    GPR64_with_sub_32_in_GPRMM16MovePPairFirstSuperclasses,</td></tr>
<tr><th id="5470">5470</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5471">5471</th><td>  };</td></tr>
<tr><th id="5472">5472</th><td></td></tr>
<tr><th id="5473">5473</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClass = {</td></tr>
<tr><th id="5474">5474</th><td>    &amp;MipsMCRegisterClasses[GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID],</td></tr>
<tr><th id="5475">5475</th><td>    GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroSubClassMask,</td></tr>
<tr><th id="5476">5476</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5477">5477</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5478">5478</th><td>    <var>0</var>,</td></tr>
<tr><th id="5479">5479</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5480">5480</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5481">5481</th><td>    GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroSuperclasses,</td></tr>
<tr><th id="5482">5482</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5483">5483</th><td>  };</td></tr>
<tr><th id="5484">5484</th><td></td></tr>
<tr><th id="5485">5485</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass OCTEON_MPLRegClass = {</td></tr>
<tr><th id="5486">5486</th><td>    &amp;MipsMCRegisterClasses[OCTEON_MPLRegClassID],</td></tr>
<tr><th id="5487">5487</th><td>    OCTEON_MPLSubClassMask,</td></tr>
<tr><th id="5488">5488</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5489">5489</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5490">5490</th><td>    <var>0</var>,</td></tr>
<tr><th id="5491">5491</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5492">5492</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5493">5493</th><td>    NullRegClasses,</td></tr>
<tr><th id="5494">5494</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5495">5495</th><td>  };</td></tr>
<tr><th id="5496">5496</th><td></td></tr>
<tr><th id="5497">5497</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass OCTEON_PRegClass = {</td></tr>
<tr><th id="5498">5498</th><td>    &amp;MipsMCRegisterClasses[OCTEON_PRegClassID],</td></tr>
<tr><th id="5499">5499</th><td>    OCTEON_PSubClassMask,</td></tr>
<tr><th id="5500">5500</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5501">5501</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5502">5502</th><td>    <var>0</var>,</td></tr>
<tr><th id="5503">5503</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5504">5504</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5505">5505</th><td>    NullRegClasses,</td></tr>
<tr><th id="5506">5506</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5507">5507</th><td>  };</td></tr>
<tr><th id="5508">5508</th><td></td></tr>
<tr><th id="5509">5509</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClass = {</td></tr>
<tr><th id="5510">5510</th><td>    &amp;MipsMCRegisterClasses[GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID],</td></tr>
<tr><th id="5511">5511</th><td>    GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondSubClassMask,</td></tr>
<tr><th id="5512">5512</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5513">5513</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5514">5514</th><td>    <var>0</var>,</td></tr>
<tr><th id="5515">5515</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5516">5516</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5517">5517</th><td>    GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondSuperclasses,</td></tr>
<tr><th id="5518">5518</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5519">5519</th><td>  };</td></tr>
<tr><th id="5520">5520</th><td></td></tr>
<tr><th id="5521">5521</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass ACC64RegClass = {</td></tr>
<tr><th id="5522">5522</th><td>    &amp;MipsMCRegisterClasses[ACC64RegClassID],</td></tr>
<tr><th id="5523">5523</th><td>    ACC64SubClassMask,</td></tr>
<tr><th id="5524">5524</th><td>    SuperRegIdxSeqs + <var>16</var>,</td></tr>
<tr><th id="5525">5525</th><td>    LaneBitmask(<var>0x0000000000000041</var>),</td></tr>
<tr><th id="5526">5526</th><td>    <var>0</var>,</td></tr>
<tr><th id="5527">5527</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5528">5528</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5529">5529</th><td>    ACC64Superclasses,</td></tr>
<tr><th id="5530">5530</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5531">5531</th><td>  };</td></tr>
<tr><th id="5532">5532</th><td></td></tr>
<tr><th id="5533">5533</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GP64RegClass = {</td></tr>
<tr><th id="5534">5534</th><td>    &amp;MipsMCRegisterClasses[GP64RegClassID],</td></tr>
<tr><th id="5535">5535</th><td>    GP64SubClassMask,</td></tr>
<tr><th id="5536">5536</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5537">5537</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5538">5538</th><td>    <var>0</var>,</td></tr>
<tr><th id="5539">5539</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5540">5540</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5541">5541</th><td>    GP64Superclasses,</td></tr>
<tr><th id="5542">5542</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5543">5543</th><td>  };</td></tr>
<tr><th id="5544">5544</th><td></td></tr>
<tr><th id="5545">5545</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_CPURARegRegClass = {</td></tr>
<tr><th id="5546">5546</th><td>    &amp;MipsMCRegisterClasses[GPR64_with_sub_32_in_CPURARegRegClassID],</td></tr>
<tr><th id="5547">5547</th><td>    GPR64_with_sub_32_in_CPURARegSubClassMask,</td></tr>
<tr><th id="5548">5548</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5549">5549</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5550">5550</th><td>    <var>0</var>,</td></tr>
<tr><th id="5551">5551</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5552">5552</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5553">5553</th><td>    GPR64_with_sub_32_in_CPURARegSuperclasses,</td></tr>
<tr><th id="5554">5554</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5555">5555</th><td>  };</td></tr>
<tr><th id="5556">5556</th><td></td></tr>
<tr><th id="5557">5557</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass GPR64_with_sub_32_in_GPR32ZERORegClass = {</td></tr>
<tr><th id="5558">5558</th><td>    &amp;MipsMCRegisterClasses[GPR64_with_sub_32_in_GPR32ZERORegClassID],</td></tr>
<tr><th id="5559">5559</th><td>    GPR64_with_sub_32_in_GPR32ZEROSubClassMask,</td></tr>
<tr><th id="5560">5560</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5561">5561</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5562">5562</th><td>    <var>0</var>,</td></tr>
<tr><th id="5563">5563</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5564">5564</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5565">5565</th><td>    GPR64_with_sub_32_in_GPR32ZEROSuperclasses,</td></tr>
<tr><th id="5566">5566</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5567">5567</th><td>  };</td></tr>
<tr><th id="5568">5568</th><td></td></tr>
<tr><th id="5569">5569</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass HI64RegClass = {</td></tr>
<tr><th id="5570">5570</th><td>    &amp;MipsMCRegisterClasses[HI64RegClassID],</td></tr>
<tr><th id="5571">5571</th><td>    HI64SubClassMask,</td></tr>
<tr><th id="5572">5572</th><td>    SuperRegIdxSeqs + <var>4</var>,</td></tr>
<tr><th id="5573">5573</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5574">5574</th><td>    <var>0</var>,</td></tr>
<tr><th id="5575">5575</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5576">5576</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5577">5577</th><td>    NullRegClasses,</td></tr>
<tr><th id="5578">5578</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5579">5579</th><td>  };</td></tr>
<tr><th id="5580">5580</th><td></td></tr>
<tr><th id="5581">5581</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass LO64RegClass = {</td></tr>
<tr><th id="5582">5582</th><td>    &amp;MipsMCRegisterClasses[LO64RegClassID],</td></tr>
<tr><th id="5583">5583</th><td>    LO64SubClassMask,</td></tr>
<tr><th id="5584">5584</th><td>    SuperRegIdxSeqs + <var>7</var>,</td></tr>
<tr><th id="5585">5585</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5586">5586</th><td>    <var>0</var>,</td></tr>
<tr><th id="5587">5587</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5588">5588</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5589">5589</th><td>    NullRegClasses,</td></tr>
<tr><th id="5590">5590</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5591">5591</th><td>  };</td></tr>
<tr><th id="5592">5592</th><td></td></tr>
<tr><th id="5593">5593</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass SP64RegClass = {</td></tr>
<tr><th id="5594">5594</th><td>    &amp;MipsMCRegisterClasses[SP64RegClassID],</td></tr>
<tr><th id="5595">5595</th><td>    SP64SubClassMask,</td></tr>
<tr><th id="5596">5596</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5597">5597</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="5598">5598</th><td>    <var>0</var>,</td></tr>
<tr><th id="5599">5599</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5600">5600</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5601">5601</th><td>    SP64Superclasses,</td></tr>
<tr><th id="5602">5602</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5603">5603</th><td>  };</td></tr>
<tr><th id="5604">5604</th><td></td></tr>
<tr><th id="5605">5605</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass MSA128BRegClass = {</td></tr>
<tr><th id="5606">5606</th><td>    &amp;MipsMCRegisterClasses[MSA128BRegClassID],</td></tr>
<tr><th id="5607">5607</th><td>    MSA128BSubClassMask,</td></tr>
<tr><th id="5608">5608</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5609">5609</th><td>    LaneBitmask(<var>0x0000000000000041</var>),</td></tr>
<tr><th id="5610">5610</th><td>    <var>0</var>,</td></tr>
<tr><th id="5611">5611</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5612">5612</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5613">5613</th><td>    MSA128BSuperclasses,</td></tr>
<tr><th id="5614">5614</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5615">5615</th><td>  };</td></tr>
<tr><th id="5616">5616</th><td></td></tr>
<tr><th id="5617">5617</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass MSA128DRegClass = {</td></tr>
<tr><th id="5618">5618</th><td>    &amp;MipsMCRegisterClasses[MSA128DRegClassID],</td></tr>
<tr><th id="5619">5619</th><td>    MSA128DSubClassMask,</td></tr>
<tr><th id="5620">5620</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5621">5621</th><td>    LaneBitmask(<var>0x0000000000000041</var>),</td></tr>
<tr><th id="5622">5622</th><td>    <var>0</var>,</td></tr>
<tr><th id="5623">5623</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5624">5624</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5625">5625</th><td>    MSA128DSuperclasses,</td></tr>
<tr><th id="5626">5626</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5627">5627</th><td>  };</td></tr>
<tr><th id="5628">5628</th><td></td></tr>
<tr><th id="5629">5629</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass MSA128HRegClass = {</td></tr>
<tr><th id="5630">5630</th><td>    &amp;MipsMCRegisterClasses[MSA128HRegClassID],</td></tr>
<tr><th id="5631">5631</th><td>    MSA128HSubClassMask,</td></tr>
<tr><th id="5632">5632</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5633">5633</th><td>    LaneBitmask(<var>0x0000000000000041</var>),</td></tr>
<tr><th id="5634">5634</th><td>    <var>0</var>,</td></tr>
<tr><th id="5635">5635</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5636">5636</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5637">5637</th><td>    MSA128HSuperclasses,</td></tr>
<tr><th id="5638">5638</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5639">5639</th><td>  };</td></tr>
<tr><th id="5640">5640</th><td></td></tr>
<tr><th id="5641">5641</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass MSA128WRegClass = {</td></tr>
<tr><th id="5642">5642</th><td>    &amp;MipsMCRegisterClasses[MSA128WRegClassID],</td></tr>
<tr><th id="5643">5643</th><td>    MSA128WSubClassMask,</td></tr>
<tr><th id="5644">5644</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5645">5645</th><td>    LaneBitmask(<var>0x0000000000000041</var>),</td></tr>
<tr><th id="5646">5646</th><td>    <var>0</var>,</td></tr>
<tr><th id="5647">5647</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5648">5648</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5649">5649</th><td>    MSA128WSuperclasses,</td></tr>
<tr><th id="5650">5650</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5651">5651</th><td>  };</td></tr>
<tr><th id="5652">5652</th><td></td></tr>
<tr><th id="5653">5653</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass MSA128WEvensRegClass = {</td></tr>
<tr><th id="5654">5654</th><td>    &amp;MipsMCRegisterClasses[MSA128WEvensRegClassID],</td></tr>
<tr><th id="5655">5655</th><td>    MSA128WEvensSubClassMask,</td></tr>
<tr><th id="5656">5656</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5657">5657</th><td>    LaneBitmask(<var>0x0000000000000041</var>),</td></tr>
<tr><th id="5658">5658</th><td>    <var>0</var>,</td></tr>
<tr><th id="5659">5659</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5660">5660</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5661">5661</th><td>    MSA128WEvensSuperclasses,</td></tr>
<tr><th id="5662">5662</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5663">5663</th><td>  };</td></tr>
<tr><th id="5664">5664</th><td></td></tr>
<tr><th id="5665">5665</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass ACC128RegClass = {</td></tr>
<tr><th id="5666">5666</th><td>    &amp;MipsMCRegisterClasses[ACC128RegClassID],</td></tr>
<tr><th id="5667">5667</th><td>    ACC128SubClassMask,</td></tr>
<tr><th id="5668">5668</th><td>    SuperRegIdxSeqs + <var>1</var>,</td></tr>
<tr><th id="5669">5669</th><td>    LaneBitmask(<var>0x0000000000000041</var>),</td></tr>
<tr><th id="5670">5670</th><td>    <var>0</var>,</td></tr>
<tr><th id="5671">5671</th><td>    <b>true</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="5672">5672</th><td>    <b>true</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="5673">5673</th><td>    NullRegClasses,</td></tr>
<tr><th id="5674">5674</th><td>    <b>nullptr</b></td></tr>
<tr><th id="5675">5675</th><td>  };</td></tr>
<tr><th id="5676">5676</th><td></td></tr>
<tr><th id="5677">5677</th><td>} <i>// end namespace Mips</i></td></tr>
<tr><th id="5678">5678</th><td></td></tr>
<tr><th id="5679">5679</th><td><b>namespace</b> {</td></tr>
<tr><th id="5680">5680</th><td>  <em>const</em> TargetRegisterClass *<em>const</em> RegisterClasses[] = {</td></tr>
<tr><th id="5681">5681</th><td>    &amp;Mips::MSA128F16RegClass,</td></tr>
<tr><th id="5682">5682</th><td>    &amp;Mips::CCRRegClass,</td></tr>
<tr><th id="5683">5683</th><td>    &amp;Mips::COP0RegClass,</td></tr>
<tr><th id="5684">5684</th><td>    &amp;Mips::COP2RegClass,</td></tr>
<tr><th id="5685">5685</th><td>    &amp;Mips::COP3RegClass,</td></tr>
<tr><th id="5686">5686</th><td>    &amp;Mips::DSPRRegClass,</td></tr>
<tr><th id="5687">5687</th><td>    &amp;Mips::FGR32RegClass,</td></tr>
<tr><th id="5688">5688</th><td>    &amp;Mips::FGRCCRegClass,</td></tr>
<tr><th id="5689">5689</th><td>    &amp;Mips::GPR32RegClass,</td></tr>
<tr><th id="5690">5690</th><td>    &amp;Mips::HWRegsRegClass,</td></tr>
<tr><th id="5691">5691</th><td>    &amp;Mips::MSACtrlRegClass,</td></tr>
<tr><th id="5692">5692</th><td>    &amp;Mips::GPR32NONZERORegClass,</td></tr>
<tr><th id="5693">5693</th><td>    &amp;Mips::CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="5694">5694</th><td>    &amp;Mips::CPU16RegsRegClass,</td></tr>
<tr><th id="5695">5695</th><td>    &amp;Mips::FCCRegClass,</td></tr>
<tr><th id="5696">5696</th><td>    &amp;Mips::GPRMM16RegClass,</td></tr>
<tr><th id="5697">5697</th><td>    &amp;Mips::GPRMM16MovePRegClass,</td></tr>
<tr><th id="5698">5698</th><td>    &amp;Mips::GPRMM16ZeroRegClass,</td></tr>
<tr><th id="5699">5699</th><td>    &amp;Mips::CPU16Regs_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="5700">5700</th><td>    &amp;Mips::GPR32NONZERO_and_GPRMM16MovePRegClass,</td></tr>
<tr><th id="5701">5701</th><td>    &amp;Mips::GPRMM16MovePPairSecondRegClass,</td></tr>
<tr><th id="5702">5702</th><td>    &amp;Mips::CPU16Regs_and_GPRMM16MovePRegClass,</td></tr>
<tr><th id="5703">5703</th><td>    &amp;Mips::GPRMM16MoveP_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="5704">5704</th><td>    &amp;Mips::HI32DSPRegClass,</td></tr>
<tr><th id="5705">5705</th><td>    &amp;Mips::LO32DSPRegClass,</td></tr>
<tr><th id="5706">5706</th><td>    &amp;Mips::CPU16Regs_and_GPRMM16MovePPairSecondRegClass,</td></tr>
<tr><th id="5707">5707</th><td>    &amp;Mips::GPRMM16MovePPairFirstRegClass,</td></tr>
<tr><th id="5708">5708</th><td>    &amp;Mips::GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="5709">5709</th><td>    &amp;Mips::GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClass,</td></tr>
<tr><th id="5710">5710</th><td>    &amp;Mips::CPURARegRegClass,</td></tr>
<tr><th id="5711">5711</th><td>    &amp;Mips::CPUSPRegRegClass,</td></tr>
<tr><th id="5712">5712</th><td>    &amp;Mips::DSPCCRegClass,</td></tr>
<tr><th id="5713">5713</th><td>    &amp;Mips::GP32RegClass,</td></tr>
<tr><th id="5714">5714</th><td>    &amp;Mips::GPR32ZERORegClass,</td></tr>
<tr><th id="5715">5715</th><td>    &amp;Mips::HI32RegClass,</td></tr>
<tr><th id="5716">5716</th><td>    &amp;Mips::LO32RegClass,</td></tr>
<tr><th id="5717">5717</th><td>    &amp;Mips::SP32RegClass,</td></tr>
<tr><th id="5718">5718</th><td>    &amp;Mips::FGR64RegClass,</td></tr>
<tr><th id="5719">5719</th><td>    &amp;Mips::GPR64RegClass,</td></tr>
<tr><th id="5720">5720</th><td>    &amp;Mips::GPR64_with_sub_32_in_GPR32NONZERORegClass,</td></tr>
<tr><th id="5721">5721</th><td>    &amp;Mips::AFGR64RegClass,</td></tr>
<tr><th id="5722">5722</th><td>    &amp;Mips::GPR64_with_sub_32_in_CPU16RegsPlusSPRegClass,</td></tr>
<tr><th id="5723">5723</th><td>    &amp;Mips::GPR64_with_sub_32_in_CPU16RegsRegClass,</td></tr>
<tr><th id="5724">5724</th><td>    &amp;Mips::GPR64_with_sub_32_in_GPRMM16MovePRegClass,</td></tr>
<tr><th id="5725">5725</th><td>    &amp;Mips::GPR64_with_sub_32_in_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="5726">5726</th><td>    &amp;Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="5727">5727</th><td>    &amp;Mips::GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MovePRegClass,</td></tr>
<tr><th id="5728">5728</th><td>    &amp;Mips::GPR64_with_sub_32_in_GPRMM16MovePPairSecondRegClass,</td></tr>
<tr><th id="5729">5729</th><td>    &amp;Mips::ACC64DSPRegClass,</td></tr>
<tr><th id="5730">5730</th><td>    &amp;Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePRegClass,</td></tr>
<tr><th id="5731">5731</th><td>    &amp;Mips::GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="5732">5732</th><td>    &amp;Mips::GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecondRegClass,</td></tr>
<tr><th id="5733">5733</th><td>    &amp;Mips::GPR64_with_sub_32_in_GPRMM16MovePPairFirstRegClass,</td></tr>
<tr><th id="5734">5734</th><td>    &amp;Mips::GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClass,</td></tr>
<tr><th id="5735">5735</th><td>    &amp;Mips::OCTEON_MPLRegClass,</td></tr>
<tr><th id="5736">5736</th><td>    &amp;Mips::OCTEON_PRegClass,</td></tr>
<tr><th id="5737">5737</th><td>    &amp;Mips::GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClass,</td></tr>
<tr><th id="5738">5738</th><td>    &amp;Mips::ACC64RegClass,</td></tr>
<tr><th id="5739">5739</th><td>    &amp;Mips::GP64RegClass,</td></tr>
<tr><th id="5740">5740</th><td>    &amp;Mips::GPR64_with_sub_32_in_CPURARegRegClass,</td></tr>
<tr><th id="5741">5741</th><td>    &amp;Mips::GPR64_with_sub_32_in_GPR32ZERORegClass,</td></tr>
<tr><th id="5742">5742</th><td>    &amp;Mips::HI64RegClass,</td></tr>
<tr><th id="5743">5743</th><td>    &amp;Mips::LO64RegClass,</td></tr>
<tr><th id="5744">5744</th><td>    &amp;Mips::SP64RegClass,</td></tr>
<tr><th id="5745">5745</th><td>    &amp;Mips::MSA128BRegClass,</td></tr>
<tr><th id="5746">5746</th><td>    &amp;Mips::MSA128DRegClass,</td></tr>
<tr><th id="5747">5747</th><td>    &amp;Mips::MSA128HRegClass,</td></tr>
<tr><th id="5748">5748</th><td>    &amp;Mips::MSA128WRegClass,</td></tr>
<tr><th id="5749">5749</th><td>    &amp;Mips::MSA128WEvensRegClass,</td></tr>
<tr><th id="5750">5750</th><td>    &amp;Mips::ACC128RegClass,</td></tr>
<tr><th id="5751">5751</th><td>  };</td></tr>
<tr><th id="5752">5752</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="5753">5753</th><td></td></tr>
<tr><th id="5754">5754</th><td><em>static</em> <em>const</em> TargetRegisterInfoDesc MipsRegInfoDesc[] = { <i>// Extra Descriptors</i></td></tr>
<tr><th id="5755">5755</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5756">5756</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5757">5757</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5758">5758</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5759">5759</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5760">5760</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5761">5761</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5762">5762</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5763">5763</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5764">5764</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5765">5765</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5766">5766</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5767">5767</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5768">5768</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5769">5769</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5770">5770</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5771">5771</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5772">5772</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5773">5773</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5774">5774</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5775">5775</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5776">5776</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5777">5777</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5778">5778</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5779">5779</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5780">5780</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5781">5781</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5782">5782</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5783">5783</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5784">5784</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5785">5785</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5786">5786</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5787">5787</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5788">5788</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5789">5789</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5790">5790</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5791">5791</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5792">5792</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5793">5793</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5794">5794</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5795">5795</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5796">5796</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5797">5797</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5798">5798</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5799">5799</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5800">5800</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5801">5801</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5802">5802</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5803">5803</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5804">5804</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5805">5805</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5806">5806</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5807">5807</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5808">5808</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5809">5809</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5810">5810</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5811">5811</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5812">5812</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5813">5813</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5814">5814</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5815">5815</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5816">5816</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5817">5817</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5818">5818</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5819">5819</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5820">5820</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5821">5821</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5822">5822</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5823">5823</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5824">5824</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5825">5825</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5826">5826</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5827">5827</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5828">5828</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5829">5829</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5830">5830</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5831">5831</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5832">5832</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5833">5833</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5834">5834</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5835">5835</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5836">5836</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5837">5837</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5838">5838</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5839">5839</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5840">5840</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5841">5841</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5842">5842</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5843">5843</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5844">5844</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5845">5845</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5846">5846</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5847">5847</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5848">5848</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5849">5849</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5850">5850</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5851">5851</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5852">5852</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5853">5853</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5854">5854</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5855">5855</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5856">5856</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5857">5857</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5858">5858</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5859">5859</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5860">5860</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5861">5861</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5862">5862</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5863">5863</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5864">5864</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5865">5865</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5866">5866</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5867">5867</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5868">5868</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5869">5869</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5870">5870</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5871">5871</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5872">5872</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5873">5873</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5874">5874</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5875">5875</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5876">5876</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5877">5877</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5878">5878</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5879">5879</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5880">5880</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5881">5881</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5882">5882</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5883">5883</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5884">5884</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5885">5885</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5886">5886</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5887">5887</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5888">5888</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5889">5889</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5890">5890</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5891">5891</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5892">5892</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5893">5893</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5894">5894</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5895">5895</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5896">5896</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5897">5897</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5898">5898</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5899">5899</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5900">5900</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5901">5901</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5902">5902</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5903">5903</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5904">5904</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5905">5905</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5906">5906</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5907">5907</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5908">5908</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5909">5909</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5910">5910</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5911">5911</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5912">5912</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5913">5913</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5914">5914</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5915">5915</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5916">5916</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5917">5917</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5918">5918</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5919">5919</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5920">5920</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5921">5921</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5922">5922</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5923">5923</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5924">5924</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5925">5925</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5926">5926</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5927">5927</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5928">5928</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5929">5929</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5930">5930</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5931">5931</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5932">5932</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5933">5933</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5934">5934</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5935">5935</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5936">5936</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5937">5937</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5938">5938</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5939">5939</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5940">5940</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5941">5941</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5942">5942</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5943">5943</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5944">5944</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5945">5945</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5946">5946</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5947">5947</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5948">5948</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5949">5949</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5950">5950</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5951">5951</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5952">5952</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5953">5953</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5954">5954</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5955">5955</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5956">5956</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5957">5957</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5958">5958</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5959">5959</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5960">5960</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5961">5961</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5962">5962</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5963">5963</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5964">5964</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5965">5965</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5966">5966</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5967">5967</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5968">5968</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5969">5969</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5970">5970</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5971">5971</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5972">5972</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5973">5973</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5974">5974</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="5975">5975</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5976">5976</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5977">5977</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5978">5978</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5979">5979</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5980">5980</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5981">5981</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5982">5982</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5983">5983</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5984">5984</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5985">5985</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5986">5986</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5987">5987</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5988">5988</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5989">5989</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5990">5990</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5991">5991</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5992">5992</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5993">5993</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5994">5994</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5995">5995</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5996">5996</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5997">5997</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5998">5998</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="5999">5999</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6000">6000</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6001">6001</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6002">6002</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6003">6003</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6004">6004</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6005">6005</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6006">6006</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6007">6007</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6008">6008</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6009">6009</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6010">6010</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6011">6011</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6012">6012</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6013">6013</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6014">6014</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6015">6015</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6016">6016</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6017">6017</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6018">6018</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6019">6019</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6020">6020</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6021">6021</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6022">6022</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6023">6023</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6024">6024</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6025">6025</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6026">6026</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6027">6027</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6028">6028</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6029">6029</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6030">6030</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6031">6031</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6032">6032</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6033">6033</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6034">6034</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6035">6035</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6036">6036</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6037">6037</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6038">6038</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6039">6039</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6040">6040</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6041">6041</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6042">6042</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6043">6043</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6044">6044</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6045">6045</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6046">6046</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6047">6047</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6048">6048</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6049">6049</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6050">6050</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6051">6051</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6052">6052</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6053">6053</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6054">6054</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6055">6055</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6056">6056</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6057">6057</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6058">6058</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6059">6059</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6060">6060</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6061">6061</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6062">6062</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6063">6063</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6064">6064</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6065">6065</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6066">6066</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6067">6067</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6068">6068</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6069">6069</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6070">6070</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6071">6071</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6072">6072</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6073">6073</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6074">6074</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6075">6075</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6076">6076</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6077">6077</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6078">6078</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6079">6079</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6080">6080</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6081">6081</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6082">6082</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6083">6083</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6084">6084</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6085">6085</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6086">6086</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6087">6087</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6088">6088</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6089">6089</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6090">6090</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6091">6091</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6092">6092</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6093">6093</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6094">6094</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6095">6095</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6096">6096</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6097">6097</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6098">6098</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6099">6099</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6100">6100</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6101">6101</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6102">6102</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6103">6103</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6104">6104</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6105">6105</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6106">6106</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6107">6107</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6108">6108</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6109">6109</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6110">6110</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6111">6111</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6112">6112</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6113">6113</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6114">6114</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6115">6115</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6116">6116</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6117">6117</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6118">6118</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6119">6119</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6120">6120</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6121">6121</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6122">6122</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6123">6123</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6124">6124</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6125">6125</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6126">6126</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6127">6127</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6128">6128</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6129">6129</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6130">6130</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6131">6131</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6132">6132</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6133">6133</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6134">6134</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6135">6135</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6136">6136</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6137">6137</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6138">6138</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6139">6139</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6140">6140</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6141">6141</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6142">6142</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6143">6143</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6144">6144</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6145">6145</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6146">6146</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6147">6147</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6148">6148</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6149">6149</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6150">6150</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6151">6151</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6152">6152</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6153">6153</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6154">6154</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6155">6155</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6156">6156</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6157">6157</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6158">6158</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6159">6159</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6160">6160</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6161">6161</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6162">6162</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6163">6163</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6164">6164</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6165">6165</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6166">6166</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6167">6167</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6168">6168</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6169">6169</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6170">6170</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6171">6171</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6172">6172</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="6173">6173</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6174">6174</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6175">6175</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6176">6176</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6177">6177</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6178">6178</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6179">6179</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6180">6180</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6181">6181</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6182">6182</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6183">6183</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6184">6184</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6185">6185</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6186">6186</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6187">6187</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6188">6188</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6189">6189</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6190">6190</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6191">6191</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6192">6192</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6193">6193</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6194">6194</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6195">6195</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6196">6196</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="6197">6197</th><td>};</td></tr>
<tr><th id="6198">6198</th><td><em>unsigned</em> MipsGenRegisterInfo::composeSubRegIndicesImpl(<em>unsigned</em> IdxA, <em>unsigned</em> IdxB) <em>const</em> {</td></tr>
<tr><th id="6199">6199</th><td>  <em>static</em> <em>const</em> uint8_t RowMap[<var>11</var>] = {</td></tr>
<tr><th id="6200">6200</th><td>    <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>1</var>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="6201">6201</th><td>  };</td></tr>
<tr><th id="6202">6202</th><td>  <em>static</em> <em>const</em> uint8_t Rows[<var>2</var>][<var>11</var>] = {</td></tr>
<tr><th id="6203">6203</th><td>    { Mips::sub_hi_then_sub_32, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, Mips::sub_hi, Mips::sub_lo, <var>0</var>, <var>0</var>, },</td></tr>
<tr><th id="6204">6204</th><td>    { Mips::sub_32, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, Mips::sub_hi_then_sub_32, Mips::sub_32, <var>0</var>, <var>0</var>, },</td></tr>
<tr><th id="6205">6205</th><td>  };</td></tr>
<tr><th id="6206">6206</th><td></td></tr>
<tr><th id="6207">6207</th><td>  --IdxA; assert(IdxA &lt; <var>11</var>);</td></tr>
<tr><th id="6208">6208</th><td>  --IdxB; assert(IdxB &lt; <var>11</var>);</td></tr>
<tr><th id="6209">6209</th><td>  <b>return</b> Rows[RowMap[IdxA]][IdxB];</td></tr>
<tr><th id="6210">6210</th><td>}</td></tr>
<tr><th id="6211">6211</th><td></td></tr>
<tr><th id="6212">6212</th><td>  <b>struct</b> MaskRolOp {</td></tr>
<tr><th id="6213">6213</th><td>    LaneBitmask Mask;</td></tr>
<tr><th id="6214">6214</th><td>    uint8_t  RotateLeft;</td></tr>
<tr><th id="6215">6215</th><td>  };</td></tr>
<tr><th id="6216">6216</th><td>  <em>static</em> <em>const</em> MaskRolOp LaneMaskComposeSequences[] = {</td></tr>
<tr><th id="6217">6217</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>0</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 0</i></td></tr>
<tr><th id="6218">6218</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>1</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 2</i></td></tr>
<tr><th id="6219">6219</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>2</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 4</i></td></tr>
<tr><th id="6220">6220</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>3</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 6</i></td></tr>
<tr><th id="6221">6221</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>4</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 8</i></td></tr>
<tr><th id="6222">6222</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>5</var> }, { LaneBitmask::getNone(), <var>0</var> },   <i>// Sequence 10</i></td></tr>
<tr><th id="6223">6223</th><td>    { LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>),  <var>6</var> }, { LaneBitmask::getNone(), <var>0</var> }  <i>// Sequence 12</i></td></tr>
<tr><th id="6224">6224</th><td>  };</td></tr>
<tr><th id="6225">6225</th><td>  <em>static</em> <em>const</em> MaskRolOp *<em>const</em> CompositeSequences[] = {</td></tr>
<tr><th id="6226">6226</th><td>    &amp;LaneMaskComposeSequences[<var>0</var>], <i>// to sub_32</i></td></tr>
<tr><th id="6227">6227</th><td>    &amp;LaneMaskComposeSequences[<var>0</var>], <i>// to sub_64</i></td></tr>
<tr><th id="6228">6228</th><td>    &amp;LaneMaskComposeSequences[<var>2</var>], <i>// to sub_dsp16_19</i></td></tr>
<tr><th id="6229">6229</th><td>    &amp;LaneMaskComposeSequences[<var>4</var>], <i>// to sub_dsp20</i></td></tr>
<tr><th id="6230">6230</th><td>    &amp;LaneMaskComposeSequences[<var>6</var>], <i>// to sub_dsp21</i></td></tr>
<tr><th id="6231">6231</th><td>    &amp;LaneMaskComposeSequences[<var>8</var>], <i>// to sub_dsp22</i></td></tr>
<tr><th id="6232">6232</th><td>    &amp;LaneMaskComposeSequences[<var>10</var>], <i>// to sub_dsp23</i></td></tr>
<tr><th id="6233">6233</th><td>    &amp;LaneMaskComposeSequences[<var>12</var>], <i>// to sub_hi</i></td></tr>
<tr><th id="6234">6234</th><td>    &amp;LaneMaskComposeSequences[<var>0</var>], <i>// to sub_lo</i></td></tr>
<tr><th id="6235">6235</th><td>    &amp;LaneMaskComposeSequences[<var>12</var>], <i>// to sub_hi_then_sub_32</i></td></tr>
<tr><th id="6236">6236</th><td>    &amp;LaneMaskComposeSequences[<var>0</var>] <i>// to sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6237">6237</th><td>  };</td></tr>
<tr><th id="6238">6238</th><td></td></tr>
<tr><th id="6239">6239</th><td>LaneBitmask MipsGenRegisterInfo::composeSubRegIndexLaneMaskImpl(<em>unsigned</em> IdxA, LaneBitmask LaneMask) <em>const</em> {</td></tr>
<tr><th id="6240">6240</th><td>  --IdxA; assert(IdxA &lt; <var>11</var> &amp;&amp; <q>"Subregister index out of bounds"</q>);</td></tr>
<tr><th id="6241">6241</th><td>  LaneBitmask Result;</td></tr>
<tr><th id="6242">6242</th><td>  <b>for</b> (<em>const</em> MaskRolOp *Ops = CompositeSequences[IdxA]; Ops-&gt;Mask.any(); ++Ops) {</td></tr>
<tr><th id="6243">6243</th><td>    LaneBitmask::Type M = LaneMask.getAsInteger() &amp; Ops-&gt;Mask.getAsInteger();</td></tr>
<tr><th id="6244">6244</th><td>    <b>if</b> (<em>unsigned</em> S = Ops-&gt;RotateLeft)</td></tr>
<tr><th id="6245">6245</th><td>      Result |= LaneBitmask((M &lt;&lt; S) | (M &gt;&gt; (LaneBitmask::BitWidth - S)));</td></tr>
<tr><th id="6246">6246</th><td>    <b>else</b></td></tr>
<tr><th id="6247">6247</th><td>      Result |= LaneBitmask(M);</td></tr>
<tr><th id="6248">6248</th><td>  }</td></tr>
<tr><th id="6249">6249</th><td>  <b>return</b> Result;</td></tr>
<tr><th id="6250">6250</th><td>}</td></tr>
<tr><th id="6251">6251</th><td></td></tr>
<tr><th id="6252">6252</th><td>LaneBitmask MipsGenRegisterInfo::reverseComposeSubRegIndexLaneMaskImpl(<em>unsigned</em> IdxA,  LaneBitmask LaneMask) <em>const</em> {</td></tr>
<tr><th id="6253">6253</th><td>  LaneMask &amp;= getSubRegIndexLaneMask(IdxA);</td></tr>
<tr><th id="6254">6254</th><td>  --IdxA; assert(IdxA &lt; <var>11</var> &amp;&amp; <q>"Subregister index out of bounds"</q>);</td></tr>
<tr><th id="6255">6255</th><td>  LaneBitmask Result;</td></tr>
<tr><th id="6256">6256</th><td>  <b>for</b> (<em>const</em> MaskRolOp *Ops = CompositeSequences[IdxA]; Ops-&gt;Mask.any(); ++Ops) {</td></tr>
<tr><th id="6257">6257</th><td>    LaneBitmask::Type M = LaneMask.getAsInteger();</td></tr>
<tr><th id="6258">6258</th><td>    <b>if</b> (<em>unsigned</em> S = Ops-&gt;RotateLeft)</td></tr>
<tr><th id="6259">6259</th><td>      Result |= LaneBitmask((M &gt;&gt; S) | (M &lt;&lt; (LaneBitmask::BitWidth - S)));</td></tr>
<tr><th id="6260">6260</th><td>    <b>else</b></td></tr>
<tr><th id="6261">6261</th><td>      Result |= LaneBitmask(M);</td></tr>
<tr><th id="6262">6262</th><td>  }</td></tr>
<tr><th id="6263">6263</th><td>  <b>return</b> Result;</td></tr>
<tr><th id="6264">6264</th><td>}</td></tr>
<tr><th id="6265">6265</th><td></td></tr>
<tr><th id="6266">6266</th><td><em>const</em> TargetRegisterClass *MipsGenRegisterInfo::getSubClassWithSubReg(<em>const</em> TargetRegisterClass *RC, <em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="6267">6267</th><td>  <em>static</em> <em>const</em> uint8_t Table[<var>70</var>][<var>11</var>] = {</td></tr>
<tr><th id="6268">6268</th><td>    {	<i>// MSA128F16</i></td></tr>
<tr><th id="6269">6269</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6270">6270</th><td>      <var>1</var>,	<i>// sub_64 -&gt; MSA128F16</i></td></tr>
<tr><th id="6271">6271</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6272">6272</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6273">6273</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6274">6274</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6275">6275</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6276">6276</th><td>      <var>1</var>,	<i>// sub_hi -&gt; MSA128F16</i></td></tr>
<tr><th id="6277">6277</th><td>      <var>1</var>,	<i>// sub_lo -&gt; MSA128F16</i></td></tr>
<tr><th id="6278">6278</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6279">6279</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6280">6280</th><td>    },</td></tr>
<tr><th id="6281">6281</th><td>    {	<i>// CCR</i></td></tr>
<tr><th id="6282">6282</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6283">6283</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6284">6284</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6285">6285</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6286">6286</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6287">6287</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6288">6288</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6289">6289</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6290">6290</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6291">6291</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6292">6292</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6293">6293</th><td>    },</td></tr>
<tr><th id="6294">6294</th><td>    {	<i>// COP0</i></td></tr>
<tr><th id="6295">6295</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6296">6296</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6297">6297</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6298">6298</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6299">6299</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6300">6300</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6301">6301</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6302">6302</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6303">6303</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6304">6304</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6305">6305</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6306">6306</th><td>    },</td></tr>
<tr><th id="6307">6307</th><td>    {	<i>// COP2</i></td></tr>
<tr><th id="6308">6308</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6309">6309</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6310">6310</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6311">6311</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6312">6312</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6313">6313</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6314">6314</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6315">6315</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6316">6316</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6317">6317</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6318">6318</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6319">6319</th><td>    },</td></tr>
<tr><th id="6320">6320</th><td>    {	<i>// COP3</i></td></tr>
<tr><th id="6321">6321</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6322">6322</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6323">6323</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6324">6324</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6325">6325</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6326">6326</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6327">6327</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6328">6328</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6329">6329</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6330">6330</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6331">6331</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6332">6332</th><td>    },</td></tr>
<tr><th id="6333">6333</th><td>    {	<i>// DSPR</i></td></tr>
<tr><th id="6334">6334</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6335">6335</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6336">6336</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6337">6337</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6338">6338</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6339">6339</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6340">6340</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6341">6341</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6342">6342</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6343">6343</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6344">6344</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6345">6345</th><td>    },</td></tr>
<tr><th id="6346">6346</th><td>    {	<i>// FGR32</i></td></tr>
<tr><th id="6347">6347</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6348">6348</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6349">6349</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6350">6350</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6351">6351</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6352">6352</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6353">6353</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6354">6354</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6355">6355</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6356">6356</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6357">6357</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6358">6358</th><td>    },</td></tr>
<tr><th id="6359">6359</th><td>    {	<i>// FGRCC</i></td></tr>
<tr><th id="6360">6360</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6361">6361</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6362">6362</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6363">6363</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6364">6364</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6365">6365</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6366">6366</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6367">6367</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6368">6368</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6369">6369</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6370">6370</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6371">6371</th><td>    },</td></tr>
<tr><th id="6372">6372</th><td>    {	<i>// GPR32</i></td></tr>
<tr><th id="6373">6373</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6374">6374</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6375">6375</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6376">6376</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6377">6377</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6378">6378</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6379">6379</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6380">6380</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6381">6381</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6382">6382</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6383">6383</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6384">6384</th><td>    },</td></tr>
<tr><th id="6385">6385</th><td>    {	<i>// HWRegs</i></td></tr>
<tr><th id="6386">6386</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6387">6387</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6388">6388</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6389">6389</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6390">6390</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6391">6391</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6392">6392</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6393">6393</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6394">6394</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6395">6395</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6396">6396</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6397">6397</th><td>    },</td></tr>
<tr><th id="6398">6398</th><td>    {	<i>// MSACtrl</i></td></tr>
<tr><th id="6399">6399</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6400">6400</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6401">6401</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6402">6402</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6403">6403</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6404">6404</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6405">6405</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6406">6406</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6407">6407</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6408">6408</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6409">6409</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6410">6410</th><td>    },</td></tr>
<tr><th id="6411">6411</th><td>    {	<i>// GPR32NONZERO</i></td></tr>
<tr><th id="6412">6412</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6413">6413</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6414">6414</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6415">6415</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6416">6416</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6417">6417</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6418">6418</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6419">6419</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6420">6420</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6421">6421</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6422">6422</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6423">6423</th><td>    },</td></tr>
<tr><th id="6424">6424</th><td>    {	<i>// CPU16RegsPlusSP</i></td></tr>
<tr><th id="6425">6425</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6426">6426</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6427">6427</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6428">6428</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6429">6429</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6430">6430</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6431">6431</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6432">6432</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6433">6433</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6434">6434</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6435">6435</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6436">6436</th><td>    },</td></tr>
<tr><th id="6437">6437</th><td>    {	<i>// CPU16Regs</i></td></tr>
<tr><th id="6438">6438</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6439">6439</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6440">6440</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6441">6441</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6442">6442</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6443">6443</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6444">6444</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6445">6445</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6446">6446</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6447">6447</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6448">6448</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6449">6449</th><td>    },</td></tr>
<tr><th id="6450">6450</th><td>    {	<i>// FCC</i></td></tr>
<tr><th id="6451">6451</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6452">6452</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6453">6453</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6454">6454</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6455">6455</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6456">6456</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6457">6457</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6458">6458</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6459">6459</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6460">6460</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6461">6461</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6462">6462</th><td>    },</td></tr>
<tr><th id="6463">6463</th><td>    {	<i>// GPRMM16</i></td></tr>
<tr><th id="6464">6464</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6465">6465</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6466">6466</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6467">6467</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6468">6468</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6469">6469</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6470">6470</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6471">6471</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6472">6472</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6473">6473</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6474">6474</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6475">6475</th><td>    },</td></tr>
<tr><th id="6476">6476</th><td>    {	<i>// GPRMM16MoveP</i></td></tr>
<tr><th id="6477">6477</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6478">6478</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6479">6479</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6480">6480</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6481">6481</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6482">6482</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6483">6483</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6484">6484</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6485">6485</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6486">6486</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6487">6487</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6488">6488</th><td>    },</td></tr>
<tr><th id="6489">6489</th><td>    {	<i>// GPRMM16Zero</i></td></tr>
<tr><th id="6490">6490</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6491">6491</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6492">6492</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6493">6493</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6494">6494</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6495">6495</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6496">6496</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6497">6497</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6498">6498</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6499">6499</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6500">6500</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6501">6501</th><td>    },</td></tr>
<tr><th id="6502">6502</th><td>    {	<i>// CPU16Regs_and_GPRMM16Zero</i></td></tr>
<tr><th id="6503">6503</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6504">6504</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6505">6505</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6506">6506</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6507">6507</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6508">6508</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6509">6509</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6510">6510</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6511">6511</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6512">6512</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6513">6513</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6514">6514</th><td>    },</td></tr>
<tr><th id="6515">6515</th><td>    {	<i>// GPR32NONZERO_and_GPRMM16MoveP</i></td></tr>
<tr><th id="6516">6516</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6517">6517</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6518">6518</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6519">6519</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6520">6520</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6521">6521</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6522">6522</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6523">6523</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6524">6524</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6525">6525</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6526">6526</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6527">6527</th><td>    },</td></tr>
<tr><th id="6528">6528</th><td>    {	<i>// GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="6529">6529</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6530">6530</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6531">6531</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6532">6532</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6533">6533</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6534">6534</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6535">6535</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6536">6536</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6537">6537</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6538">6538</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6539">6539</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6540">6540</th><td>    },</td></tr>
<tr><th id="6541">6541</th><td>    {	<i>// CPU16Regs_and_GPRMM16MoveP</i></td></tr>
<tr><th id="6542">6542</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6543">6543</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6544">6544</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6545">6545</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6546">6546</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6547">6547</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6548">6548</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6549">6549</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6550">6550</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6551">6551</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6552">6552</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6553">6553</th><td>    },</td></tr>
<tr><th id="6554">6554</th><td>    {	<i>// GPRMM16MoveP_and_GPRMM16Zero</i></td></tr>
<tr><th id="6555">6555</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6556">6556</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6557">6557</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6558">6558</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6559">6559</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6560">6560</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6561">6561</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6562">6562</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6563">6563</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6564">6564</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6565">6565</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6566">6566</th><td>    },</td></tr>
<tr><th id="6567">6567</th><td>    {	<i>// HI32DSP</i></td></tr>
<tr><th id="6568">6568</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6569">6569</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6570">6570</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6571">6571</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6572">6572</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6573">6573</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6574">6574</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6575">6575</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6576">6576</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6577">6577</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6578">6578</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6579">6579</th><td>    },</td></tr>
<tr><th id="6580">6580</th><td>    {	<i>// LO32DSP</i></td></tr>
<tr><th id="6581">6581</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6582">6582</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6583">6583</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6584">6584</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6585">6585</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6586">6586</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6587">6587</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6588">6588</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6589">6589</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6590">6590</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6591">6591</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6592">6592</th><td>    },</td></tr>
<tr><th id="6593">6593</th><td>    {	<i>// CPU16Regs_and_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="6594">6594</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6595">6595</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6596">6596</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6597">6597</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6598">6598</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6599">6599</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6600">6600</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6601">6601</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6602">6602</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6603">6603</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6604">6604</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6605">6605</th><td>    },</td></tr>
<tr><th id="6606">6606</th><td>    {	<i>// GPRMM16MovePPairFirst</i></td></tr>
<tr><th id="6607">6607</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6608">6608</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6609">6609</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6610">6610</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6611">6611</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6612">6612</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6613">6613</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6614">6614</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6615">6615</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6616">6616</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6617">6617</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6618">6618</th><td>    },</td></tr>
<tr><th id="6619">6619</th><td>    {	<i>// GPRMM16MoveP_and_CPU16Regs_and_GPRMM16Zero</i></td></tr>
<tr><th id="6620">6620</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6621">6621</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6622">6622</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6623">6623</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6624">6624</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6625">6625</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6626">6626</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6627">6627</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6628">6628</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6629">6629</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6630">6630</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6631">6631</th><td>    },</td></tr>
<tr><th id="6632">6632</th><td>    {	<i>// GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="6633">6633</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6634">6634</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6635">6635</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6636">6636</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6637">6637</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6638">6638</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6639">6639</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6640">6640</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6641">6641</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6642">6642</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6643">6643</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6644">6644</th><td>    },</td></tr>
<tr><th id="6645">6645</th><td>    {	<i>// CPURAReg</i></td></tr>
<tr><th id="6646">6646</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6647">6647</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6648">6648</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6649">6649</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6650">6650</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6651">6651</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6652">6652</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6653">6653</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6654">6654</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6655">6655</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6656">6656</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6657">6657</th><td>    },</td></tr>
<tr><th id="6658">6658</th><td>    {	<i>// CPUSPReg</i></td></tr>
<tr><th id="6659">6659</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6660">6660</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6661">6661</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6662">6662</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6663">6663</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6664">6664</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6665">6665</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6666">6666</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6667">6667</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6668">6668</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6669">6669</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6670">6670</th><td>    },</td></tr>
<tr><th id="6671">6671</th><td>    {	<i>// DSPCC</i></td></tr>
<tr><th id="6672">6672</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6673">6673</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6674">6674</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6675">6675</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6676">6676</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6677">6677</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6678">6678</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6679">6679</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6680">6680</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6681">6681</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6682">6682</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6683">6683</th><td>    },</td></tr>
<tr><th id="6684">6684</th><td>    {	<i>// GP32</i></td></tr>
<tr><th id="6685">6685</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6686">6686</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6687">6687</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6688">6688</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6689">6689</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6690">6690</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6691">6691</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6692">6692</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6693">6693</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6694">6694</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6695">6695</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6696">6696</th><td>    },</td></tr>
<tr><th id="6697">6697</th><td>    {	<i>// GPR32ZERO</i></td></tr>
<tr><th id="6698">6698</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6699">6699</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6700">6700</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6701">6701</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6702">6702</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6703">6703</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6704">6704</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6705">6705</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6706">6706</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6707">6707</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6708">6708</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6709">6709</th><td>    },</td></tr>
<tr><th id="6710">6710</th><td>    {	<i>// HI32</i></td></tr>
<tr><th id="6711">6711</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6712">6712</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6713">6713</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6714">6714</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6715">6715</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6716">6716</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6717">6717</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6718">6718</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6719">6719</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6720">6720</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6721">6721</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6722">6722</th><td>    },</td></tr>
<tr><th id="6723">6723</th><td>    {	<i>// LO32</i></td></tr>
<tr><th id="6724">6724</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6725">6725</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6726">6726</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6727">6727</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6728">6728</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6729">6729</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6730">6730</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6731">6731</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6732">6732</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6733">6733</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6734">6734</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6735">6735</th><td>    },</td></tr>
<tr><th id="6736">6736</th><td>    {	<i>// SP32</i></td></tr>
<tr><th id="6737">6737</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6738">6738</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6739">6739</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6740">6740</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6741">6741</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6742">6742</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6743">6743</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6744">6744</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6745">6745</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6746">6746</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6747">6747</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6748">6748</th><td>    },</td></tr>
<tr><th id="6749">6749</th><td>    {	<i>// FGR64</i></td></tr>
<tr><th id="6750">6750</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6751">6751</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6752">6752</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6753">6753</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6754">6754</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6755">6755</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6756">6756</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6757">6757</th><td>      <var>38</var>,	<i>// sub_hi -&gt; FGR64</i></td></tr>
<tr><th id="6758">6758</th><td>      <var>38</var>,	<i>// sub_lo -&gt; FGR64</i></td></tr>
<tr><th id="6759">6759</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6760">6760</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6761">6761</th><td>    },</td></tr>
<tr><th id="6762">6762</th><td>    {	<i>// GPR64</i></td></tr>
<tr><th id="6763">6763</th><td>      <var>39</var>,	<i>// sub_32 -&gt; GPR64</i></td></tr>
<tr><th id="6764">6764</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6765">6765</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6766">6766</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6767">6767</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6768">6768</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6769">6769</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6770">6770</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6771">6771</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6772">6772</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6773">6773</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6774">6774</th><td>    },</td></tr>
<tr><th id="6775">6775</th><td>    {	<i>// GPR64_with_sub_32_in_GPR32NONZERO</i></td></tr>
<tr><th id="6776">6776</th><td>      <var>40</var>,	<i>// sub_32 -&gt; GPR64_with_sub_32_in_GPR32NONZERO</i></td></tr>
<tr><th id="6777">6777</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6778">6778</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6779">6779</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6780">6780</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6781">6781</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6782">6782</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6783">6783</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6784">6784</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6785">6785</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6786">6786</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6787">6787</th><td>    },</td></tr>
<tr><th id="6788">6788</th><td>    {	<i>// AFGR64</i></td></tr>
<tr><th id="6789">6789</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6790">6790</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6791">6791</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6792">6792</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6793">6793</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6794">6794</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6795">6795</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6796">6796</th><td>      <var>41</var>,	<i>// sub_hi -&gt; AFGR64</i></td></tr>
<tr><th id="6797">6797</th><td>      <var>41</var>,	<i>// sub_lo -&gt; AFGR64</i></td></tr>
<tr><th id="6798">6798</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6799">6799</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6800">6800</th><td>    },</td></tr>
<tr><th id="6801">6801</th><td>    {	<i>// GPR64_with_sub_32_in_CPU16RegsPlusSP</i></td></tr>
<tr><th id="6802">6802</th><td>      <var>42</var>,	<i>// sub_32 -&gt; GPR64_with_sub_32_in_CPU16RegsPlusSP</i></td></tr>
<tr><th id="6803">6803</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6804">6804</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6805">6805</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6806">6806</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6807">6807</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6808">6808</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6809">6809</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6810">6810</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6811">6811</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6812">6812</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6813">6813</th><td>    },</td></tr>
<tr><th id="6814">6814</th><td>    {	<i>// GPR64_with_sub_32_in_CPU16Regs</i></td></tr>
<tr><th id="6815">6815</th><td>      <var>43</var>,	<i>// sub_32 -&gt; GPR64_with_sub_32_in_CPU16Regs</i></td></tr>
<tr><th id="6816">6816</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6817">6817</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6818">6818</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6819">6819</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6820">6820</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6821">6821</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6822">6822</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6823">6823</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6824">6824</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6825">6825</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6826">6826</th><td>    },</td></tr>
<tr><th id="6827">6827</th><td>    {	<i>// GPR64_with_sub_32_in_GPRMM16MoveP</i></td></tr>
<tr><th id="6828">6828</th><td>      <var>44</var>,	<i>// sub_32 -&gt; GPR64_with_sub_32_in_GPRMM16MoveP</i></td></tr>
<tr><th id="6829">6829</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6830">6830</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6831">6831</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6832">6832</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6833">6833</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6834">6834</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6835">6835</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6836">6836</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6837">6837</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6838">6838</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6839">6839</th><td>    },</td></tr>
<tr><th id="6840">6840</th><td>    {	<i>// GPR64_with_sub_32_in_GPRMM16Zero</i></td></tr>
<tr><th id="6841">6841</th><td>      <var>45</var>,	<i>// sub_32 -&gt; GPR64_with_sub_32_in_GPRMM16Zero</i></td></tr>
<tr><th id="6842">6842</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6843">6843</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6844">6844</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6845">6845</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6846">6846</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6847">6847</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6848">6848</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6849">6849</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6850">6850</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6851">6851</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6852">6852</th><td>    },</td></tr>
<tr><th id="6853">6853</th><td>    {	<i>// GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16Zero</i></td></tr>
<tr><th id="6854">6854</th><td>      <var>46</var>,	<i>// sub_32 -&gt; GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16Zero</i></td></tr>
<tr><th id="6855">6855</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6856">6856</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6857">6857</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6858">6858</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6859">6859</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6860">6860</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6861">6861</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6862">6862</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6863">6863</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6864">6864</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6865">6865</th><td>    },</td></tr>
<tr><th id="6866">6866</th><td>    {	<i>// GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MoveP</i></td></tr>
<tr><th id="6867">6867</th><td>      <var>47</var>,	<i>// sub_32 -&gt; GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MoveP</i></td></tr>
<tr><th id="6868">6868</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6869">6869</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6870">6870</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6871">6871</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6872">6872</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6873">6873</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6874">6874</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6875">6875</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6876">6876</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6877">6877</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6878">6878</th><td>    },</td></tr>
<tr><th id="6879">6879</th><td>    {	<i>// GPR64_with_sub_32_in_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="6880">6880</th><td>      <var>48</var>,	<i>// sub_32 -&gt; GPR64_with_sub_32_in_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="6881">6881</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6882">6882</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6883">6883</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6884">6884</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6885">6885</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6886">6886</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6887">6887</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6888">6888</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6889">6889</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6890">6890</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6891">6891</th><td>    },</td></tr>
<tr><th id="6892">6892</th><td>    {	<i>// ACC64DSP</i></td></tr>
<tr><th id="6893">6893</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6894">6894</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6895">6895</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6896">6896</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6897">6897</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6898">6898</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6899">6899</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6900">6900</th><td>      <var>49</var>,	<i>// sub_hi -&gt; ACC64DSP</i></td></tr>
<tr><th id="6901">6901</th><td>      <var>49</var>,	<i>// sub_lo -&gt; ACC64DSP</i></td></tr>
<tr><th id="6902">6902</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6903">6903</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6904">6904</th><td>    },</td></tr>
<tr><th id="6905">6905</th><td>    {	<i>// GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MoveP</i></td></tr>
<tr><th id="6906">6906</th><td>      <var>50</var>,	<i>// sub_32 -&gt; GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MoveP</i></td></tr>
<tr><th id="6907">6907</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6908">6908</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6909">6909</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6910">6910</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6911">6911</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6912">6912</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6913">6913</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6914">6914</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6915">6915</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6916">6916</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6917">6917</th><td>    },</td></tr>
<tr><th id="6918">6918</th><td>    {	<i>// GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16Zero</i></td></tr>
<tr><th id="6919">6919</th><td>      <var>51</var>,	<i>// sub_32 -&gt; GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16Zero</i></td></tr>
<tr><th id="6920">6920</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6921">6921</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6922">6922</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6923">6923</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6924">6924</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6925">6925</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6926">6926</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6927">6927</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6928">6928</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6929">6929</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6930">6930</th><td>    },</td></tr>
<tr><th id="6931">6931</th><td>    {	<i>// GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="6932">6932</th><td>      <var>52</var>,	<i>// sub_32 -&gt; GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="6933">6933</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6934">6934</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6935">6935</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6936">6936</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6937">6937</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6938">6938</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6939">6939</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6940">6940</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6941">6941</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6942">6942</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6943">6943</th><td>    },</td></tr>
<tr><th id="6944">6944</th><td>    {	<i>// GPR64_with_sub_32_in_GPRMM16MovePPairFirst</i></td></tr>
<tr><th id="6945">6945</th><td>      <var>53</var>,	<i>// sub_32 -&gt; GPR64_with_sub_32_in_GPRMM16MovePPairFirst</i></td></tr>
<tr><th id="6946">6946</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6947">6947</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6948">6948</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6949">6949</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6950">6950</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6951">6951</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6952">6952</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6953">6953</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6954">6954</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6955">6955</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6956">6956</th><td>    },</td></tr>
<tr><th id="6957">6957</th><td>    {	<i>// GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16Zero</i></td></tr>
<tr><th id="6958">6958</th><td>      <var>54</var>,	<i>// sub_32 -&gt; GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16Zero</i></td></tr>
<tr><th id="6959">6959</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6960">6960</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6961">6961</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6962">6962</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6963">6963</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6964">6964</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6965">6965</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6966">6966</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6967">6967</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6968">6968</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6969">6969</th><td>    },</td></tr>
<tr><th id="6970">6970</th><td>    {	<i>// OCTEON_MPL</i></td></tr>
<tr><th id="6971">6971</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6972">6972</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6973">6973</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6974">6974</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6975">6975</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6976">6976</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6977">6977</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6978">6978</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6979">6979</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6980">6980</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6981">6981</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6982">6982</th><td>    },</td></tr>
<tr><th id="6983">6983</th><td>    {	<i>// OCTEON_P</i></td></tr>
<tr><th id="6984">6984</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="6985">6985</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6986">6986</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="6987">6987</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="6988">6988</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="6989">6989</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="6990">6990</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="6991">6991</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="6992">6992</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="6993">6993</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="6994">6994</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="6995">6995</th><td>    },</td></tr>
<tr><th id="6996">6996</th><td>    {	<i>// GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="6997">6997</th><td>      <var>57</var>,	<i>// sub_32 -&gt; GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="6998">6998</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="6999">6999</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="7000">7000</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="7001">7001</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="7002">7002</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="7003">7003</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="7004">7004</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="7005">7005</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="7006">7006</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="7007">7007</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="7008">7008</th><td>    },</td></tr>
<tr><th id="7009">7009</th><td>    {	<i>// ACC64</i></td></tr>
<tr><th id="7010">7010</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="7011">7011</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="7012">7012</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="7013">7013</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="7014">7014</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="7015">7015</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="7016">7016</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="7017">7017</th><td>      <var>58</var>,	<i>// sub_hi -&gt; ACC64</i></td></tr>
<tr><th id="7018">7018</th><td>      <var>58</var>,	<i>// sub_lo -&gt; ACC64</i></td></tr>
<tr><th id="7019">7019</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="7020">7020</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="7021">7021</th><td>    },</td></tr>
<tr><th id="7022">7022</th><td>    {	<i>// GP64</i></td></tr>
<tr><th id="7023">7023</th><td>      <var>59</var>,	<i>// sub_32 -&gt; GP64</i></td></tr>
<tr><th id="7024">7024</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="7025">7025</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="7026">7026</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="7027">7027</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="7028">7028</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="7029">7029</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="7030">7030</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="7031">7031</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="7032">7032</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="7033">7033</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="7034">7034</th><td>    },</td></tr>
<tr><th id="7035">7035</th><td>    {	<i>// GPR64_with_sub_32_in_CPURAReg</i></td></tr>
<tr><th id="7036">7036</th><td>      <var>60</var>,	<i>// sub_32 -&gt; GPR64_with_sub_32_in_CPURAReg</i></td></tr>
<tr><th id="7037">7037</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="7038">7038</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="7039">7039</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="7040">7040</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="7041">7041</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="7042">7042</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="7043">7043</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="7044">7044</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="7045">7045</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="7046">7046</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="7047">7047</th><td>    },</td></tr>
<tr><th id="7048">7048</th><td>    {	<i>// GPR64_with_sub_32_in_GPR32ZERO</i></td></tr>
<tr><th id="7049">7049</th><td>      <var>61</var>,	<i>// sub_32 -&gt; GPR64_with_sub_32_in_GPR32ZERO</i></td></tr>
<tr><th id="7050">7050</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="7051">7051</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="7052">7052</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="7053">7053</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="7054">7054</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="7055">7055</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="7056">7056</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="7057">7057</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="7058">7058</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="7059">7059</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="7060">7060</th><td>    },</td></tr>
<tr><th id="7061">7061</th><td>    {	<i>// HI64</i></td></tr>
<tr><th id="7062">7062</th><td>      <var>62</var>,	<i>// sub_32 -&gt; HI64</i></td></tr>
<tr><th id="7063">7063</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="7064">7064</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="7065">7065</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="7066">7066</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="7067">7067</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="7068">7068</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="7069">7069</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="7070">7070</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="7071">7071</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="7072">7072</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="7073">7073</th><td>    },</td></tr>
<tr><th id="7074">7074</th><td>    {	<i>// LO64</i></td></tr>
<tr><th id="7075">7075</th><td>      <var>63</var>,	<i>// sub_32 -&gt; LO64</i></td></tr>
<tr><th id="7076">7076</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="7077">7077</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="7078">7078</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="7079">7079</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="7080">7080</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="7081">7081</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="7082">7082</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="7083">7083</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="7084">7084</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="7085">7085</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="7086">7086</th><td>    },</td></tr>
<tr><th id="7087">7087</th><td>    {	<i>// SP64</i></td></tr>
<tr><th id="7088">7088</th><td>      <var>64</var>,	<i>// sub_32 -&gt; SP64</i></td></tr>
<tr><th id="7089">7089</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="7090">7090</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="7091">7091</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="7092">7092</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="7093">7093</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="7094">7094</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="7095">7095</th><td>      <var>0</var>,	<i>// sub_hi</i></td></tr>
<tr><th id="7096">7096</th><td>      <var>0</var>,	<i>// sub_lo</i></td></tr>
<tr><th id="7097">7097</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="7098">7098</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="7099">7099</th><td>    },</td></tr>
<tr><th id="7100">7100</th><td>    {	<i>// MSA128B</i></td></tr>
<tr><th id="7101">7101</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="7102">7102</th><td>      <var>65</var>,	<i>// sub_64 -&gt; MSA128B</i></td></tr>
<tr><th id="7103">7103</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="7104">7104</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="7105">7105</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="7106">7106</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="7107">7107</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="7108">7108</th><td>      <var>65</var>,	<i>// sub_hi -&gt; MSA128B</i></td></tr>
<tr><th id="7109">7109</th><td>      <var>65</var>,	<i>// sub_lo -&gt; MSA128B</i></td></tr>
<tr><th id="7110">7110</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="7111">7111</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="7112">7112</th><td>    },</td></tr>
<tr><th id="7113">7113</th><td>    {	<i>// MSA128D</i></td></tr>
<tr><th id="7114">7114</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="7115">7115</th><td>      <var>66</var>,	<i>// sub_64 -&gt; MSA128D</i></td></tr>
<tr><th id="7116">7116</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="7117">7117</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="7118">7118</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="7119">7119</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="7120">7120</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="7121">7121</th><td>      <var>66</var>,	<i>// sub_hi -&gt; MSA128D</i></td></tr>
<tr><th id="7122">7122</th><td>      <var>66</var>,	<i>// sub_lo -&gt; MSA128D</i></td></tr>
<tr><th id="7123">7123</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="7124">7124</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="7125">7125</th><td>    },</td></tr>
<tr><th id="7126">7126</th><td>    {	<i>// MSA128H</i></td></tr>
<tr><th id="7127">7127</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="7128">7128</th><td>      <var>67</var>,	<i>// sub_64 -&gt; MSA128H</i></td></tr>
<tr><th id="7129">7129</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="7130">7130</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="7131">7131</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="7132">7132</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="7133">7133</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="7134">7134</th><td>      <var>67</var>,	<i>// sub_hi -&gt; MSA128H</i></td></tr>
<tr><th id="7135">7135</th><td>      <var>67</var>,	<i>// sub_lo -&gt; MSA128H</i></td></tr>
<tr><th id="7136">7136</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="7137">7137</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="7138">7138</th><td>    },</td></tr>
<tr><th id="7139">7139</th><td>    {	<i>// MSA128W</i></td></tr>
<tr><th id="7140">7140</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="7141">7141</th><td>      <var>68</var>,	<i>// sub_64 -&gt; MSA128W</i></td></tr>
<tr><th id="7142">7142</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="7143">7143</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="7144">7144</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="7145">7145</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="7146">7146</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="7147">7147</th><td>      <var>68</var>,	<i>// sub_hi -&gt; MSA128W</i></td></tr>
<tr><th id="7148">7148</th><td>      <var>68</var>,	<i>// sub_lo -&gt; MSA128W</i></td></tr>
<tr><th id="7149">7149</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="7150">7150</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="7151">7151</th><td>    },</td></tr>
<tr><th id="7152">7152</th><td>    {	<i>// MSA128WEvens</i></td></tr>
<tr><th id="7153">7153</th><td>      <var>0</var>,	<i>// sub_32</i></td></tr>
<tr><th id="7154">7154</th><td>      <var>69</var>,	<i>// sub_64 -&gt; MSA128WEvens</i></td></tr>
<tr><th id="7155">7155</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="7156">7156</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="7157">7157</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="7158">7158</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="7159">7159</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="7160">7160</th><td>      <var>69</var>,	<i>// sub_hi -&gt; MSA128WEvens</i></td></tr>
<tr><th id="7161">7161</th><td>      <var>69</var>,	<i>// sub_lo -&gt; MSA128WEvens</i></td></tr>
<tr><th id="7162">7162</th><td>      <var>0</var>,	<i>// sub_hi_then_sub_32</i></td></tr>
<tr><th id="7163">7163</th><td>      <var>0</var>,	<i>// sub_32_sub_hi_then_sub_32</i></td></tr>
<tr><th id="7164">7164</th><td>    },</td></tr>
<tr><th id="7165">7165</th><td>    {	<i>// ACC128</i></td></tr>
<tr><th id="7166">7166</th><td>      <var>70</var>,	<i>// sub_32 -&gt; ACC128</i></td></tr>
<tr><th id="7167">7167</th><td>      <var>0</var>,	<i>// sub_64</i></td></tr>
<tr><th id="7168">7168</th><td>      <var>0</var>,	<i>// sub_dsp16_19</i></td></tr>
<tr><th id="7169">7169</th><td>      <var>0</var>,	<i>// sub_dsp20</i></td></tr>
<tr><th id="7170">7170</th><td>      <var>0</var>,	<i>// sub_dsp21</i></td></tr>
<tr><th id="7171">7171</th><td>      <var>0</var>,	<i>// sub_dsp22</i></td></tr>
<tr><th id="7172">7172</th><td>      <var>0</var>,	<i>// sub_dsp23</i></td></tr>
<tr><th id="7173">7173</th><td>      <var>70</var>,	<i>// sub_hi -&gt; ACC128</i></td></tr>
<tr><th id="7174">7174</th><td>      <var>70</var>,	<i>// sub_lo -&gt; ACC128</i></td></tr>
<tr><th id="7175">7175</th><td>      <var>70</var>,	<i>// sub_hi_then_sub_32 -&gt; ACC128</i></td></tr>
<tr><th id="7176">7176</th><td>      <var>70</var>,	<i>// sub_32_sub_hi_then_sub_32 -&gt; ACC128</i></td></tr>
<tr><th id="7177">7177</th><td>    },</td></tr>
<tr><th id="7178">7178</th><td>  };</td></tr>
<tr><th id="7179">7179</th><td>  assert(RC &amp;&amp; <q>"Missing regclass"</q>);</td></tr>
<tr><th id="7180">7180</th><td>  <b>if</b> (!Idx) <b>return</b> RC;</td></tr>
<tr><th id="7181">7181</th><td>  --Idx;</td></tr>
<tr><th id="7182">7182</th><td>  assert(Idx &lt; <var>11</var> &amp;&amp; <q>"Bad subreg"</q>);</td></tr>
<tr><th id="7183">7183</th><td>  <em>unsigned</em> TV = Table[RC-&gt;getID()][Idx];</td></tr>
<tr><th id="7184">7184</th><td>  <b>return</b> TV ? getRegClass(TV - <var>1</var>) : <b>nullptr</b>;</td></tr>
<tr><th id="7185">7185</th><td>}</td></tr>
<tr><th id="7186">7186</th><td></td></tr>
<tr><th id="7187">7187</th><td><i class="doc">/// Get the weight in units of pressure for this register class.</i></td></tr>
<tr><th id="7188">7188</th><td><em>const</em> RegClassWeight &amp;MipsGenRegisterInfo::</td></tr>
<tr><th id="7189">7189</th><td>getRegClassWeight(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="7190">7190</th><td>  <em>static</em> <em>const</em> RegClassWeight RCWeightTable[] = {</td></tr>
<tr><th id="7191">7191</th><td>    {<var>2</var>, <var>64</var>},  	<i>// MSA128F16</i></td></tr>
<tr><th id="7192">7192</th><td>    {<var>0</var>, <var>0</var>},  	<i>// CCR</i></td></tr>
<tr><th id="7193">7193</th><td>    {<var>0</var>, <var>0</var>},  	<i>// COP0</i></td></tr>
<tr><th id="7194">7194</th><td>    {<var>0</var>, <var>0</var>},  	<i>// COP2</i></td></tr>
<tr><th id="7195">7195</th><td>    {<var>0</var>, <var>0</var>},  	<i>// COP3</i></td></tr>
<tr><th id="7196">7196</th><td>    {<var>1</var>, <var>32</var>},  	<i>// DSPR</i></td></tr>
<tr><th id="7197">7197</th><td>    {<var>1</var>, <var>32</var>},  	<i>// FGR32</i></td></tr>
<tr><th id="7198">7198</th><td>    {<var>1</var>, <var>32</var>},  	<i>// FGRCC</i></td></tr>
<tr><th id="7199">7199</th><td>    {<var>1</var>, <var>32</var>},  	<i>// GPR32</i></td></tr>
<tr><th id="7200">7200</th><td>    {<var>0</var>, <var>0</var>},  	<i>// HWRegs</i></td></tr>
<tr><th id="7201">7201</th><td>    {<var>0</var>, <var>0</var>},  	<i>// MSACtrl</i></td></tr>
<tr><th id="7202">7202</th><td>    {<var>1</var>, <var>31</var>},  	<i>// GPR32NONZERO</i></td></tr>
<tr><th id="7203">7203</th><td>    {<var>1</var>, <var>9</var>},  	<i>// CPU16RegsPlusSP</i></td></tr>
<tr><th id="7204">7204</th><td>    {<var>1</var>, <var>8</var>},  	<i>// CPU16Regs</i></td></tr>
<tr><th id="7205">7205</th><td>    {<var>0</var>, <var>0</var>},  	<i>// FCC</i></td></tr>
<tr><th id="7206">7206</th><td>    {<var>1</var>, <var>8</var>},  	<i>// GPRMM16</i></td></tr>
<tr><th id="7207">7207</th><td>    {<var>1</var>, <var>8</var>},  	<i>// GPRMM16MoveP</i></td></tr>
<tr><th id="7208">7208</th><td>    {<var>1</var>, <var>8</var>},  	<i>// GPRMM16Zero</i></td></tr>
<tr><th id="7209">7209</th><td>    {<var>1</var>, <var>7</var>},  	<i>// CPU16Regs_and_GPRMM16Zero</i></td></tr>
<tr><th id="7210">7210</th><td>    {<var>1</var>, <var>7</var>},  	<i>// GPR32NONZERO_and_GPRMM16MoveP</i></td></tr>
<tr><th id="7211">7211</th><td>    {<var>1</var>, <var>5</var>},  	<i>// GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="7212">7212</th><td>    {<var>1</var>, <var>4</var>},  	<i>// CPU16Regs_and_GPRMM16MoveP</i></td></tr>
<tr><th id="7213">7213</th><td>    {<var>1</var>, <var>4</var>},  	<i>// GPRMM16MoveP_and_GPRMM16Zero</i></td></tr>
<tr><th id="7214">7214</th><td>    {<var>1</var>, <var>4</var>},  	<i>// HI32DSP</i></td></tr>
<tr><th id="7215">7215</th><td>    {<var>1</var>, <var>4</var>},  	<i>// LO32DSP</i></td></tr>
<tr><th id="7216">7216</th><td>    {<var>1</var>, <var>3</var>},  	<i>// CPU16Regs_and_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="7217">7217</th><td>    {<var>1</var>, <var>3</var>},  	<i>// GPRMM16MovePPairFirst</i></td></tr>
<tr><th id="7218">7218</th><td>    {<var>1</var>, <var>3</var>},  	<i>// GPRMM16MoveP_and_CPU16Regs_and_GPRMM16Zero</i></td></tr>
<tr><th id="7219">7219</th><td>    {<var>1</var>, <var>2</var>},  	<i>// GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="7220">7220</th><td>    {<var>1</var>, <var>1</var>},  	<i>// CPURAReg</i></td></tr>
<tr><th id="7221">7221</th><td>    {<var>1</var>, <var>1</var>},  	<i>// CPUSPReg</i></td></tr>
<tr><th id="7222">7222</th><td>    {<var>1</var>, <var>1</var>},  	<i>// DSPCC</i></td></tr>
<tr><th id="7223">7223</th><td>    {<var>1</var>, <var>1</var>},  	<i>// GP32</i></td></tr>
<tr><th id="7224">7224</th><td>    {<var>1</var>, <var>1</var>},  	<i>// GPR32ZERO</i></td></tr>
<tr><th id="7225">7225</th><td>    {<var>1</var>, <var>1</var>},  	<i>// HI32</i></td></tr>
<tr><th id="7226">7226</th><td>    {<var>1</var>, <var>1</var>},  	<i>// LO32</i></td></tr>
<tr><th id="7227">7227</th><td>    {<var>1</var>, <var>1</var>},  	<i>// SP32</i></td></tr>
<tr><th id="7228">7228</th><td>    {<var>2</var>, <var>64</var>},  	<i>// FGR64</i></td></tr>
<tr><th id="7229">7229</th><td>    {<var>1</var>, <var>32</var>},  	<i>// GPR64</i></td></tr>
<tr><th id="7230">7230</th><td>    {<var>1</var>, <var>31</var>},  	<i>// GPR64_with_sub_32_in_GPR32NONZERO</i></td></tr>
<tr><th id="7231">7231</th><td>    {<var>2</var>, <var>32</var>},  	<i>// AFGR64</i></td></tr>
<tr><th id="7232">7232</th><td>    {<var>1</var>, <var>9</var>},  	<i>// GPR64_with_sub_32_in_CPU16RegsPlusSP</i></td></tr>
<tr><th id="7233">7233</th><td>    {<var>1</var>, <var>8</var>},  	<i>// GPR64_with_sub_32_in_CPU16Regs</i></td></tr>
<tr><th id="7234">7234</th><td>    {<var>1</var>, <var>8</var>},  	<i>// GPR64_with_sub_32_in_GPRMM16MoveP</i></td></tr>
<tr><th id="7235">7235</th><td>    {<var>1</var>, <var>8</var>},  	<i>// GPR64_with_sub_32_in_GPRMM16Zero</i></td></tr>
<tr><th id="7236">7236</th><td>    {<var>1</var>, <var>7</var>},  	<i>// GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16Zero</i></td></tr>
<tr><th id="7237">7237</th><td>    {<var>1</var>, <var>7</var>},  	<i>// GPR64_with_sub_32_in_GPR32NONZERO_and_GPRMM16MoveP</i></td></tr>
<tr><th id="7238">7238</th><td>    {<var>1</var>, <var>5</var>},  	<i>// GPR64_with_sub_32_in_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="7239">7239</th><td>    {<var>2</var>, <var>8</var>},  	<i>// ACC64DSP</i></td></tr>
<tr><th id="7240">7240</th><td>    {<var>1</var>, <var>4</var>},  	<i>// GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MoveP</i></td></tr>
<tr><th id="7241">7241</th><td>    {<var>1</var>, <var>4</var>},  	<i>// GPR64_with_sub_32_in_GPRMM16MoveP_and_GPRMM16Zero</i></td></tr>
<tr><th id="7242">7242</th><td>    {<var>1</var>, <var>3</var>},  	<i>// GPR64_with_sub_32_in_CPU16Regs_and_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="7243">7243</th><td>    {<var>1</var>, <var>3</var>},  	<i>// GPR64_with_sub_32_in_GPRMM16MovePPairFirst</i></td></tr>
<tr><th id="7244">7244</th><td>    {<var>1</var>, <var>3</var>},  	<i>// GPR64_with_sub_32_in_GPRMM16MoveP_and_CPU16Regs_and_GPRMM16Zero</i></td></tr>
<tr><th id="7245">7245</th><td>    {<var>0</var>, <var>0</var>},  	<i>// OCTEON_MPL</i></td></tr>
<tr><th id="7246">7246</th><td>    {<var>0</var>, <var>0</var>},  	<i>// OCTEON_P</i></td></tr>
<tr><th id="7247">7247</th><td>    {<var>1</var>, <var>2</var>},  	<i>// GPR64_with_sub_32_in_GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="7248">7248</th><td>    {<var>2</var>, <var>2</var>},  	<i>// ACC64</i></td></tr>
<tr><th id="7249">7249</th><td>    {<var>1</var>, <var>1</var>},  	<i>// GP64</i></td></tr>
<tr><th id="7250">7250</th><td>    {<var>1</var>, <var>1</var>},  	<i>// GPR64_with_sub_32_in_CPURAReg</i></td></tr>
<tr><th id="7251">7251</th><td>    {<var>1</var>, <var>1</var>},  	<i>// GPR64_with_sub_32_in_GPR32ZERO</i></td></tr>
<tr><th id="7252">7252</th><td>    {<var>1</var>, <var>1</var>},  	<i>// HI64</i></td></tr>
<tr><th id="7253">7253</th><td>    {<var>1</var>, <var>1</var>},  	<i>// LO64</i></td></tr>
<tr><th id="7254">7254</th><td>    {<var>1</var>, <var>1</var>},  	<i>// SP64</i></td></tr>
<tr><th id="7255">7255</th><td>    {<var>2</var>, <var>64</var>},  	<i>// MSA128B</i></td></tr>
<tr><th id="7256">7256</th><td>    {<var>2</var>, <var>64</var>},  	<i>// MSA128D</i></td></tr>
<tr><th id="7257">7257</th><td>    {<var>2</var>, <var>64</var>},  	<i>// MSA128H</i></td></tr>
<tr><th id="7258">7258</th><td>    {<var>2</var>, <var>64</var>},  	<i>// MSA128W</i></td></tr>
<tr><th id="7259">7259</th><td>    {<var>2</var>, <var>32</var>},  	<i>// MSA128WEvens</i></td></tr>
<tr><th id="7260">7260</th><td>    {<var>2</var>, <var>2</var>},  	<i>// ACC128</i></td></tr>
<tr><th id="7261">7261</th><td>  };</td></tr>
<tr><th id="7262">7262</th><td>  <b>return</b> RCWeightTable[RC-&gt;getID()];</td></tr>
<tr><th id="7263">7263</th><td>}</td></tr>
<tr><th id="7264">7264</th><td></td></tr>
<tr><th id="7265">7265</th><td><i class="doc">/// Get the weight in units of pressure for this register unit.</i></td></tr>
<tr><th id="7266">7266</th><td><em>unsigned</em> MipsGenRegisterInfo::</td></tr>
<tr><th id="7267">7267</th><td>getRegUnitWeight(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="7268">7268</th><td>  assert(RegUnit &lt; <var>321</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="7269">7269</th><td>  <i>// All register units have unit weight.</i></td></tr>
<tr><th id="7270">7270</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="7271">7271</th><td>}</td></tr>
<tr><th id="7272">7272</th><td></td></tr>
<tr><th id="7273">7273</th><td></td></tr>
<tr><th id="7274">7274</th><td><i>// Get the number of dimensions of register pressure.</i></td></tr>
<tr><th id="7275">7275</th><td><em>unsigned</em> MipsGenRegisterInfo::getNumRegPressureSets() <em>const</em> {</td></tr>
<tr><th id="7276">7276</th><td>  <b>return</b> <var>20</var>;</td></tr>
<tr><th id="7277">7277</th><td>}</td></tr>
<tr><th id="7278">7278</th><td></td></tr>
<tr><th id="7279">7279</th><td><i>// Get the name of this register unit pressure set.</i></td></tr>
<tr><th id="7280">7280</th><td><em>const</em> <em>char</em> *MipsGenRegisterInfo::</td></tr>
<tr><th id="7281">7281</th><td>getRegPressureSetName(<em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="7282">7282</th><td>  <em>static</em> <em>const</em> <em>char</em> *<em>const</em> PressureNameTable[] = {</td></tr>
<tr><th id="7283">7283</th><td>    <q>"DSPCC"</q>,</td></tr>
<tr><th id="7284">7284</th><td>    <q>"GPR32ZERO"</q>,</td></tr>
<tr><th id="7285">7285</th><td>    <q>"GPR64_with_sub_32_in_CPURAReg"</q>,</td></tr>
<tr><th id="7286">7286</th><td>    <q>"HI32"</q>,</td></tr>
<tr><th id="7287">7287</th><td>    <q>"GPRMM16MovePPairFirst"</q>,</td></tr>
<tr><th id="7288">7288</th><td>    <q>"CPU16Regs_and_GPRMM16MoveP"</q>,</td></tr>
<tr><th id="7289">7289</th><td>    <q>"HI32DSP"</q>,</td></tr>
<tr><th id="7290">7290</th><td>    <q>"LO32DSP"</q>,</td></tr>
<tr><th id="7291">7291</th><td>    <q>"GPRMM16MovePPairSecond"</q>,</td></tr>
<tr><th id="7292">7292</th><td>    <q>"GPRMM16MoveP"</q>,</td></tr>
<tr><th id="7293">7293</th><td>    <q>"ACC64DSP"</q>,</td></tr>
<tr><th id="7294">7294</th><td>    <q>"CPU16Regs"</q>,</td></tr>
<tr><th id="7295">7295</th><td>    <q>"GPRMM16Zero_with_GPRMM16MovePPairSecond"</q>,</td></tr>
<tr><th id="7296">7296</th><td>    <q>"CPU16Regs_with_GPRMM16MovePPairSecond"</q>,</td></tr>
<tr><th id="7297">7297</th><td>    <q>"CPU16Regs_with_GPRMM16MoveP"</q>,</td></tr>
<tr><th id="7298">7298</th><td>    <q>"DSPR"</q>,</td></tr>
<tr><th id="7299">7299</th><td>    <q>"FGR32"</q>,</td></tr>
<tr><th id="7300">7300</th><td>    <q>"MSA128WEvens"</q>,</td></tr>
<tr><th id="7301">7301</th><td>    <q>"FGR32_with_MSA128WEvens"</q>,</td></tr>
<tr><th id="7302">7302</th><td>    <q>"MSA128F16"</q>,</td></tr>
<tr><th id="7303">7303</th><td>  };</td></tr>
<tr><th id="7304">7304</th><td>  <b>return</b> PressureNameTable[Idx];</td></tr>
<tr><th id="7305">7305</th><td>}</td></tr>
<tr><th id="7306">7306</th><td></td></tr>
<tr><th id="7307">7307</th><td><i>// Get the register unit pressure limit for this dimension.</i></td></tr>
<tr><th id="7308">7308</th><td><i>// This limit must be adjusted dynamically for reserved registers.</i></td></tr>
<tr><th id="7309">7309</th><td><em>unsigned</em> MipsGenRegisterInfo::</td></tr>
<tr><th id="7310">7310</th><td>getRegPressureSetLimit(<em>const</em> MachineFunction &amp;MF, <em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="7311">7311</th><td>  <em>static</em> <em>const</em> uint8_t PressureLimitTable[] = {</td></tr>
<tr><th id="7312">7312</th><td>    <var>1</var>,  	<i>// 0: DSPCC</i></td></tr>
<tr><th id="7313">7313</th><td>    <var>1</var>,  	<i>// 1: GPR32ZERO</i></td></tr>
<tr><th id="7314">7314</th><td>    <var>1</var>,  	<i>// 2: GPR64_with_sub_32_in_CPURAReg</i></td></tr>
<tr><th id="7315">7315</th><td>    <var>2</var>,  	<i>// 3: HI32</i></td></tr>
<tr><th id="7316">7316</th><td>    <var>3</var>,  	<i>// 4: GPRMM16MovePPairFirst</i></td></tr>
<tr><th id="7317">7317</th><td>    <var>5</var>,  	<i>// 5: CPU16Regs_and_GPRMM16MoveP</i></td></tr>
<tr><th id="7318">7318</th><td>    <var>5</var>,  	<i>// 6: HI32DSP</i></td></tr>
<tr><th id="7319">7319</th><td>    <var>5</var>,  	<i>// 7: LO32DSP</i></td></tr>
<tr><th id="7320">7320</th><td>    <var>6</var>,  	<i>// 8: GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="7321">7321</th><td>    <var>8</var>,  	<i>// 9: GPRMM16MoveP</i></td></tr>
<tr><th id="7322">7322</th><td>    <var>8</var>,  	<i>// 10: ACC64DSP</i></td></tr>
<tr><th id="7323">7323</th><td>    <var>10</var>,  	<i>// 11: CPU16Regs</i></td></tr>
<tr><th id="7324">7324</th><td>    <var>10</var>,  	<i>// 12: GPRMM16Zero_with_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="7325">7325</th><td>    <var>11</var>,  	<i>// 13: CPU16Regs_with_GPRMM16MovePPairSecond</i></td></tr>
<tr><th id="7326">7326</th><td>    <var>13</var>,  	<i>// 14: CPU16Regs_with_GPRMM16MoveP</i></td></tr>
<tr><th id="7327">7327</th><td>    <var>32</var>,  	<i>// 15: DSPR</i></td></tr>
<tr><th id="7328">7328</th><td>    <var>32</var>,  	<i>// 16: FGR32</i></td></tr>
<tr><th id="7329">7329</th><td>    <var>32</var>,  	<i>// 17: MSA128WEvens</i></td></tr>
<tr><th id="7330">7330</th><td>    <var>48</var>,  	<i>// 18: FGR32_with_MSA128WEvens</i></td></tr>
<tr><th id="7331">7331</th><td>    <var>64</var>,  	<i>// 19: MSA128F16</i></td></tr>
<tr><th id="7332">7332</th><td>  };</td></tr>
<tr><th id="7333">7333</th><td>  <b>return</b> PressureLimitTable[Idx];</td></tr>
<tr><th id="7334">7334</th><td>}</td></tr>
<tr><th id="7335">7335</th><td></td></tr>
<tr><th id="7336">7336</th><td><i class="doc">/// Table of pressure sets per register class or unit.</i></td></tr>
<tr><th id="7337">7337</th><td><em>static</em> <em>const</em> <em>int</em> RCSetsTable[] = {</td></tr>
<tr><th id="7338">7338</th><td>  <i>/* 0 */</i> <var>0</var>, -<var>1</var>,</td></tr>
<tr><th id="7339">7339</th><td>  <i>/* 2 */</i> <var>6</var>, <var>10</var>, -<var>1</var>,</td></tr>
<tr><th id="7340">7340</th><td>  <i>/* 5 */</i> <var>3</var>, <var>6</var>, <var>7</var>, <var>10</var>, -<var>1</var>,</td></tr>
<tr><th id="7341">7341</th><td>  <i>/* 10 */</i> <var>2</var>, <var>15</var>, -<var>1</var>,</td></tr>
<tr><th id="7342">7342</th><td>  <i>/* 13 */</i> <var>8</var>, <var>12</var>, <var>13</var>, <var>15</var>, -<var>1</var>,</td></tr>
<tr><th id="7343">7343</th><td>  <i>/* 18 */</i> <var>9</var>, <var>14</var>, <var>15</var>, -<var>1</var>,</td></tr>
<tr><th id="7344">7344</th><td>  <i>/* 22 */</i> <var>1</var>, <var>5</var>, <var>9</var>, <var>11</var>, <var>12</var>, <var>14</var>, <var>15</var>, -<var>1</var>,</td></tr>
<tr><th id="7345">7345</th><td>  <i>/* 30 */</i> <var>5</var>, <var>9</var>, <var>11</var>, <var>13</var>, <var>14</var>, <var>15</var>, -<var>1</var>,</td></tr>
<tr><th id="7346">7346</th><td>  <i>/* 37 */</i> <var>4</var>, <var>8</var>, <var>11</var>, <var>12</var>, <var>13</var>, <var>14</var>, <var>15</var>, -<var>1</var>,</td></tr>
<tr><th id="7347">7347</th><td>  <i>/* 45 */</i> <var>5</var>, <var>9</var>, <var>11</var>, <var>12</var>, <var>13</var>, <var>14</var>, <var>15</var>, -<var>1</var>,</td></tr>
<tr><th id="7348">7348</th><td>  <i>/* 53 */</i> <var>16</var>, <var>18</var>, <var>19</var>, -<var>1</var>,</td></tr>
<tr><th id="7349">7349</th><td>  <i>/* 57 */</i> <var>16</var>, <var>17</var>, <var>18</var>, <var>19</var>, -<var>1</var>,</td></tr>
<tr><th id="7350">7350</th><td>};</td></tr>
<tr><th id="7351">7351</th><td></td></tr>
<tr><th id="7352">7352</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register class.</i></td></tr>
<tr><th id="7353">7353</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="7354">7354</th><td><em>const</em> <em>int</em> *MipsGenRegisterInfo::</td></tr>
<tr><th id="7355">7355</th><td>getRegClassPressureSets(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="7356">7356</th><td>  <em>static</em> <em>const</em> uint8_t RCSetStartTable[] = {</td></tr>
<tr><th id="7357">7357</th><td>    <var>55</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>11</var>,<var>53</var>,<var>53</var>,<var>11</var>,<var>1</var>,<var>1</var>,<var>11</var>,<var>32</var>,<var>32</var>,<var>1</var>,<var>32</var>,<var>18</var>,<var>25</var>,<var>39</var>,<var>18</var>,<var>13</var>,<var>30</var>,<var>23</var>,<var>2</var>,<var>7</var>,<var>38</var>,<var>37</var>,<var>45</var>,<var>37</var>,<var>1</var>,<var>1</var>,<var>0</var>,<var>1</var>,<var>22</var>,<var>5</var>,<var>5</var>,<var>1</var>,<var>55</var>,<var>11</var>,<var>11</var>,<var>53</var>,<var>32</var>,<var>32</var>,<var>18</var>,<var>25</var>,<var>39</var>,<var>18</var>,<var>13</var>,<var>3</var>,<var>30</var>,<var>23</var>,<var>38</var>,<var>37</var>,<var>45</var>,<var>1</var>,<var>1</var>,<var>37</var>,<var>5</var>,<var>1</var>,<var>10</var>,<var>22</var>,<var>5</var>,<var>5</var>,<var>1</var>,<var>55</var>,<var>55</var>,<var>55</var>,<var>55</var>,<var>58</var>,<var>5</var>,};</td></tr>
<tr><th id="7358">7358</th><td>  <b>return</b> &amp;RCSetsTable[RCSetStartTable[RC-&gt;getID()]];</td></tr>
<tr><th id="7359">7359</th><td>}</td></tr>
<tr><th id="7360">7360</th><td></td></tr>
<tr><th id="7361">7361</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register unit.</i></td></tr>
<tr><th id="7362">7362</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="7363">7363</th><td><em>const</em> <em>int</em> *MipsGenRegisterInfo::</td></tr>
<tr><th id="7364">7364</th><td>getRegUnitPressureSets(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="7365">7365</th><td>  assert(RegUnit &lt; <var>321</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="7366">7366</th><td>  <em>static</em> <em>const</em> uint8_t RUSetStartTable[] = {</td></tr>
<tr><th id="7367">7367</th><td>    <var>11</var>,<var>0</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>11</var>,<var>11</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>10</var>,<var>32</var>,<var>22</var>,<var>37</var>,<var>37</var>,<var>37</var>,<var>38</var>,<var>5</var>,<var>5</var>,<var>7</var>,<var>2</var>,<var>7</var>,<var>2</var>,<var>7</var>,<var>2</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>57</var>,<var>53</var>,<var>57</var>,<var>53</var>,<var>57</var>,<var>53</var>,<var>57</var>,<var>53</var>,<var>57</var>,<var>53</var>,<var>57</var>,<var>53</var>,<var>57</var>,<var>53</var>,<var>57</var>,<var>53</var>,<var>57</var>,<var>53</var>,<var>57</var>,<var>53</var>,<var>57</var>,<var>53</var>,<var>57</var>,<var>53</var>,<var>57</var>,<var>53</var>,<var>57</var>,<var>53</var>,<var>57</var>,<var>53</var>,<var>57</var>,<var>53</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>58</var>,<var>55</var>,<var>58</var>,<var>55</var>,<var>58</var>,<var>55</var>,<var>58</var>,<var>55</var>,<var>58</var>,<var>55</var>,<var>58</var>,<var>55</var>,<var>58</var>,<var>55</var>,<var>58</var>,<var>55</var>,<var>58</var>,<var>55</var>,<var>58</var>,<var>55</var>,<var>58</var>,<var>55</var>,<var>58</var>,<var>55</var>,<var>58</var>,<var>55</var>,<var>58</var>,<var>55</var>,<var>58</var>,<var>55</var>,<var>58</var>,<var>55</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>11</var>,<var>11</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>1</var>,<var>30</var>,<var>45</var>,<var>18</var>,<var>18</var>,<var>18</var>,<var>13</var>,<var>13</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>11</var>,<var>45</var>,<var>45</var>,};</td></tr>
<tr><th id="7368">7368</th><td>  <b>return</b> &amp;RCSetsTable[RUSetStartTable[RegUnit]];</td></tr>
<tr><th id="7369">7369</th><td>}</td></tr>
<tr><th id="7370">7370</th><td></td></tr>
<tr><th id="7371">7371</th><td><b>extern</b> <em>const</em> MCRegisterDesc MipsRegDesc[];</td></tr>
<tr><th id="7372">7372</th><td><b>extern</b> <em>const</em> MCPhysReg MipsRegDiffLists[];</td></tr>
<tr><th id="7373">7373</th><td><b>extern</b> <em>const</em> LaneBitmask MipsLaneMaskLists[];</td></tr>
<tr><th id="7374">7374</th><td><b>extern</b> <em>const</em> <em>char</em> MipsRegStrings[];</td></tr>
<tr><th id="7375">7375</th><td><b>extern</b> <em>const</em> <em>char</em> MipsRegClassStrings[];</td></tr>
<tr><th id="7376">7376</th><td><b>extern</b> <em>const</em> MCPhysReg MipsRegUnitRoots[][<var>2</var>];</td></tr>
<tr><th id="7377">7377</th><td><b>extern</b> <em>const</em> uint16_t MipsSubRegIdxLists[];</td></tr>
<tr><th id="7378">7378</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits MipsSubRegIdxRanges[];</td></tr>
<tr><th id="7379">7379</th><td><b>extern</b> <em>const</em> uint16_t MipsRegEncodingTable[];</td></tr>
<tr><th id="7380">7380</th><td><i>// Mips Dwarf&lt;-&gt;LLVM register mappings.</i></td></tr>
<tr><th id="7381">7381</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair MipsDwarfFlavour0Dwarf2L[];</td></tr>
<tr><th id="7382">7382</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MipsDwarfFlavour0Dwarf2LSize;</td></tr>
<tr><th id="7383">7383</th><td></td></tr>
<tr><th id="7384">7384</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair MipsEHFlavour0Dwarf2L[];</td></tr>
<tr><th id="7385">7385</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MipsEHFlavour0Dwarf2LSize;</td></tr>
<tr><th id="7386">7386</th><td></td></tr>
<tr><th id="7387">7387</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair MipsDwarfFlavour0L2Dwarf[];</td></tr>
<tr><th id="7388">7388</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MipsDwarfFlavour0L2DwarfSize;</td></tr>
<tr><th id="7389">7389</th><td></td></tr>
<tr><th id="7390">7390</th><td><b>extern</b> <em>const</em> MCRegisterInfo::DwarfLLVMRegPair MipsEHFlavour0L2Dwarf[];</td></tr>
<tr><th id="7391">7391</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MipsEHFlavour0L2DwarfSize;</td></tr>
<tr><th id="7392">7392</th><td></td></tr>
<tr><th id="7393">7393</th><td>MipsGenRegisterInfo::</td></tr>
<tr><th id="7394">7394</th><td>MipsGenRegisterInfo(<em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour, <em>unsigned</em> EHFlavour,</td></tr>
<tr><th id="7395">7395</th><td>      <em>unsigned</em> PC, <em>unsigned</em> HwMode)</td></tr>
<tr><th id="7396">7396</th><td>  : TargetRegisterInfo(MipsRegInfoDesc, RegisterClasses, RegisterClasses+<var>70</var>,</td></tr>
<tr><th id="7397">7397</th><td>             SubRegIndexNameTable, SubRegIndexLaneMaskTable,</td></tr>
<tr><th id="7398">7398</th><td>             LaneBitmask(<var>0xFFFFFFFFFFFFFF80</var>), RegClassInfos, HwMode) {</td></tr>
<tr><th id="7399">7399</th><td>  InitMCRegisterInfo(MipsRegDesc, <var>442</var>, RA, PC,</td></tr>
<tr><th id="7400">7400</th><td>                     MipsMCRegisterClasses, <var>70</var>,</td></tr>
<tr><th id="7401">7401</th><td>                     MipsRegUnitRoots,</td></tr>
<tr><th id="7402">7402</th><td>                     <var>321</var>,</td></tr>
<tr><th id="7403">7403</th><td>                     MipsRegDiffLists,</td></tr>
<tr><th id="7404">7404</th><td>                     MipsLaneMaskLists,</td></tr>
<tr><th id="7405">7405</th><td>                     MipsRegStrings,</td></tr>
<tr><th id="7406">7406</th><td>                     MipsRegClassStrings,</td></tr>
<tr><th id="7407">7407</th><td>                     MipsSubRegIdxLists,</td></tr>
<tr><th id="7408">7408</th><td>                     <var>12</var>,</td></tr>
<tr><th id="7409">7409</th><td>                     MipsSubRegIdxRanges,</td></tr>
<tr><th id="7410">7410</th><td>                     MipsRegEncodingTable);</td></tr>
<tr><th id="7411">7411</th><td></td></tr>
<tr><th id="7412">7412</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="7413">7413</th><td>  <b>default</b>:</td></tr>
<tr><th id="7414">7414</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="7415">7415</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="7416">7416</th><td>    mapDwarfRegsToLLVMRegs(MipsDwarfFlavour0Dwarf2L, MipsDwarfFlavour0Dwarf2LSize, <b>false</b>);</td></tr>
<tr><th id="7417">7417</th><td>    <b>break</b>;</td></tr>
<tr><th id="7418">7418</th><td>  }</td></tr>
<tr><th id="7419">7419</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="7420">7420</th><td>  <b>default</b>:</td></tr>
<tr><th id="7421">7421</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="7422">7422</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="7423">7423</th><td>    mapDwarfRegsToLLVMRegs(MipsEHFlavour0Dwarf2L, MipsEHFlavour0Dwarf2LSize, <b>true</b>);</td></tr>
<tr><th id="7424">7424</th><td>    <b>break</b>;</td></tr>
<tr><th id="7425">7425</th><td>  }</td></tr>
<tr><th id="7426">7426</th><td>  <b>switch</b> (DwarfFlavour) {</td></tr>
<tr><th id="7427">7427</th><td>  <b>default</b>:</td></tr>
<tr><th id="7428">7428</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="7429">7429</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="7430">7430</th><td>    mapLLVMRegsToDwarfRegs(MipsDwarfFlavour0L2Dwarf, MipsDwarfFlavour0L2DwarfSize, <b>false</b>);</td></tr>
<tr><th id="7431">7431</th><td>    <b>break</b>;</td></tr>
<tr><th id="7432">7432</th><td>  }</td></tr>
<tr><th id="7433">7433</th><td>  <b>switch</b> (EHFlavour) {</td></tr>
<tr><th id="7434">7434</th><td>  <b>default</b>:</td></tr>
<tr><th id="7435">7435</th><td>    llvm_unreachable(<q>"Unknown DWARF flavour"</q>);</td></tr>
<tr><th id="7436">7436</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="7437">7437</th><td>    mapLLVMRegsToDwarfRegs(MipsEHFlavour0L2Dwarf, MipsEHFlavour0L2DwarfSize, <b>true</b>);</td></tr>
<tr><th id="7438">7438</th><td>    <b>break</b>;</td></tr>
<tr><th id="7439">7439</th><td>  }</td></tr>
<tr><th id="7440">7440</th><td>}</td></tr>
<tr><th id="7441">7441</th><td></td></tr>
<tr><th id="7442">7442</th><td><em>static</em> <em>const</em> MCPhysReg CSR_Interrupt_32_SaveList[] = { Mips::A3, Mips::A2, Mips::A1, Mips::A0, Mips::S7, Mips::S6, Mips::S5, Mips::S4, Mips::S3, Mips::S2, Mips::S1, Mips::S0, Mips::V1, Mips::V0, Mips::T9, Mips::T8, Mips::T7, Mips::T6, Mips::T5, Mips::T4, Mips::T3, Mips::T2, Mips::T1, Mips::T0, Mips::RA, Mips::FP, Mips::GP, Mips::AT, Mips::LO0, Mips::HI0, <var>0</var> };</td></tr>
<tr><th id="7443">7443</th><td><em>static</em> <em>const</em> uint32_t CSR_Interrupt_32_RegMask[] = { <var>0x07c80302</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x20000000</var>, <var>0x00000000</var>, <var>0x00000008</var>, <var>0x07ffbfc0</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, };</td></tr>
<tr><th id="7444">7444</th><td><em>static</em> <em>const</em> MCPhysReg CSR_Interrupt_32R6_SaveList[] = { Mips::A3, Mips::A2, Mips::A1, Mips::A0, Mips::S7, Mips::S6, Mips::S5, Mips::S4, Mips::S3, Mips::S2, Mips::S1, Mips::S0, Mips::V1, Mips::V0, Mips::T9, Mips::T8, Mips::T7, Mips::T6, Mips::T5, Mips::T4, Mips::T3, Mips::T2, Mips::T1, Mips::T0, Mips::RA, Mips::FP, Mips::GP, Mips::AT, <var>0</var> };</td></tr>
<tr><th id="7445">7445</th><td><em>static</em> <em>const</em> uint32_t CSR_Interrupt_32R6_RegMask[] = { <var>0x03c80302</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x07ffbfc0</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, };</td></tr>
<tr><th id="7446">7446</th><td><em>static</em> <em>const</em> MCPhysReg CSR_Interrupt_64_SaveList[] = { Mips::A3_64, Mips::A2_64, Mips::A1_64, Mips::A0_64, Mips::S7_64, Mips::S6_64, Mips::S5_64, Mips::S4_64, Mips::S3_64, Mips::S2_64, Mips::S1_64, Mips::S0_64, Mips::T9_64, Mips::T8_64, Mips::T7_64, Mips::T6_64, Mips::T5_64, Mips::T4_64, Mips::T3_64, Mips::T2_64, Mips::T1_64, Mips::T0_64, Mips::V1_64, Mips::V0_64, Mips::RA_64, Mips::FP_64, Mips::GP_64, Mips::AT_64, Mips::LO0_64, Mips::HI0_64, <var>0</var> };</td></tr>
<tr><th id="7447">7447</th><td><em>static</em> <em>const</em> uint32_t CSR_Interrupt_64_RegMask[] = { <var>0x47c80302</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x08000000</var>, <var>0x30000000</var>, <var>0x00000000</var>, <var>0x00000008</var>, <var>0x07ffbfe0</var>, <var>0xf0000000</var>, <var>0x00000001</var>, <var>0x03ffffe4</var>, };</td></tr>
<tr><th id="7448">7448</th><td><em>static</em> <em>const</em> MCPhysReg CSR_Interrupt_64R6_SaveList[] = { Mips::A3_64, Mips::A2_64, Mips::A1_64, Mips::A0_64, Mips::V1_64, Mips::V0_64, Mips::S7_64, Mips::S6_64, Mips::S5_64, Mips::S4_64, Mips::S3_64, Mips::S2_64, Mips::S1_64, Mips::S0_64, Mips::T9_64, Mips::T8_64, Mips::T7_64, Mips::T6_64, Mips::T5_64, Mips::T4_64, Mips::T3_64, Mips::T2_64, Mips::T1_64, Mips::T0_64, Mips::RA_64, Mips::FP_64, Mips::GP_64, Mips::AT_64, <var>0</var> };</td></tr>
<tr><th id="7449">7449</th><td><em>static</em> <em>const</em> uint32_t CSR_Interrupt_64R6_RegMask[] = { <var>0x43c80302</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x08000000</var>, <var>0x10000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x07ffbfe0</var>, <var>0xf0000000</var>, <var>0x00000000</var>, <var>0x03ffffc0</var>, };</td></tr>
<tr><th id="7450">7450</th><td><em>static</em> <em>const</em> MCPhysReg CSR_Mips16RetHelper_SaveList[] = { Mips::V0, Mips::V1, Mips::FP, Mips::A3, Mips::A2, Mips::A1, Mips::A0, Mips::S7, Mips::S6, Mips::S5, Mips::S4, Mips::S3, Mips::S2, Mips::S1, Mips::S0, Mips::D15, Mips::D14, Mips::D13, Mips::D12, Mips::D11, Mips::D10, <var>0</var> };</td></tr>
<tr><th id="7451">7451</th><td><em>static</em> <em>const</em> uint32_t CSR_Mips16RetHelper_RegMask[] = { <var>0x03c00100</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00007e00</var>, <var>0x0007ff80</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x06003fc0</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, };</td></tr>
<tr><th id="7452">7452</th><td><em>static</em> <em>const</em> MCPhysReg CSR_N32_SaveList[] = { Mips::D20_64, Mips::D22_64, Mips::D24_64, Mips::D26_64, Mips::D28_64, Mips::D30_64, Mips::RA_64, Mips::FP_64, Mips::GP_64, Mips::S7_64, Mips::S6_64, Mips::S5_64, Mips::S4_64, Mips::S3_64, Mips::S2_64, Mips::S1_64, Mips::S0_64, <var>0</var> };</td></tr>
<tr><th id="7453">7453</th><td><em>static</em> <em>const</em> uint32_t CSR_N32_RegMask[] = { <var>0x00080300</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x0002aa80</var>, <var>0x08000000</var>, <var>0x15550000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00003fe0</var>, <var>0x00000000</var>, <var>0xaaa00000</var>, <var>0x00003fc0</var>, };</td></tr>
<tr><th id="7454">7454</th><td><em>static</em> <em>const</em> MCPhysReg CSR_N64_SaveList[] = { Mips::D31_64, Mips::D30_64, Mips::D29_64, Mips::D28_64, Mips::D27_64, Mips::D26_64, Mips::D25_64, Mips::D24_64, Mips::RA_64, Mips::FP_64, Mips::GP_64, Mips::S7_64, Mips::S6_64, Mips::S5_64, Mips::S4_64, Mips::S3_64, Mips::S2_64, Mips::S1_64, Mips::S0_64, <var>0</var> };</td></tr>
<tr><th id="7455">7455</th><td><em>static</em> <em>const</em> uint32_t CSR_N64_RegMask[] = { <var>0x00080300</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00007800</var>, <var>0x0007f800</var>, <var>0x08000000</var>, <var>0x1ff00000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00003fe0</var>, <var>0x00000000</var>, <var>0xfe000000</var>, <var>0x00003fc1</var>, };</td></tr>
<tr><th id="7456">7456</th><td><em>static</em> <em>const</em> MCPhysReg CSR_O32_SaveList[] = { Mips::D15, Mips::D14, Mips::D13, Mips::D12, Mips::D11, Mips::D10, Mips::RA, Mips::FP, Mips::S7, Mips::S6, Mips::S5, Mips::S4, Mips::S3, Mips::S2, Mips::S1, Mips::S0, <var>0</var> };</td></tr>
<tr><th id="7457">7457</th><td><em>static</em> <em>const</em> uint32_t CSR_O32_RegMask[] = { <var>0x00080100</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00007e00</var>, <var>0x0007ff80</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00003fc0</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, };</td></tr>
<tr><th id="7458">7458</th><td><em>static</em> <em>const</em> MCPhysReg CSR_O32_FP64_SaveList[] = { Mips::D30_64, Mips::D28_64, Mips::D26_64, Mips::D24_64, Mips::D22_64, Mips::D20_64, Mips::RA, Mips::FP, Mips::S7, Mips::S6, Mips::S5, Mips::S4, Mips::S3, Mips::S2, Mips::S1, Mips::S0, <var>0</var> };</td></tr>
<tr><th id="7459">7459</th><td><em>static</em> <em>const</em> uint32_t CSR_O32_FP64_RegMask[] = { <var>0x00080100</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x0002aa80</var>, <var>0x00000000</var>, <var>0x05550000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00003fc0</var>, <var>0x00000000</var>, <var>0xaaa00000</var>, <var>0x00000000</var>, };</td></tr>
<tr><th id="7460">7460</th><td><em>static</em> <em>const</em> MCPhysReg CSR_O32_FPXX_SaveList[] = { Mips::D15, Mips::D14, Mips::D13, Mips::D12, Mips::D11, Mips::D10, Mips::RA, Mips::FP, Mips::S7, Mips::S6, Mips::S5, Mips::S4, Mips::S3, Mips::S2, Mips::S1, Mips::S0, <var>0</var> };</td></tr>
<tr><th id="7461">7461</th><td><em>static</em> <em>const</em> uint32_t CSR_O32_FPXX_RegMask[] = { <var>0x00080100</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00007e00</var>, <var>0x0007ff80</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00003fc0</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, };</td></tr>
<tr><th id="7462">7462</th><td><em>static</em> <em>const</em> MCPhysReg CSR_SingleFloatOnly_SaveList[] = { Mips::F31, Mips::F30, Mips::F29, Mips::F28, Mips::F27, Mips::F26, Mips::F25, Mips::F24, Mips::F23, Mips::F22, Mips::F21, Mips::F20, Mips::RA, Mips::FP, Mips::S7, Mips::S6, Mips::S5, Mips::S4, Mips::S3, Mips::S2, Mips::S1, Mips::S0, <var>0</var> };</td></tr>
<tr><th id="7463">7463</th><td><em>static</em> <em>const</em> uint32_t CSR_SingleFloatOnly_RegMask[] = { <var>0x00080100</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00007e00</var>, <var>0x0007ff80</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00003fc0</var>, <var>0x00000000</var>, <var>0x00000000</var>, <var>0x00000000</var>, };</td></tr>
<tr><th id="7464">7464</th><td></td></tr>
<tr><th id="7465">7465</th><td></td></tr>
<tr><th id="7466">7466</th><td>ArrayRef&lt;<em>const</em> uint32_t *&gt; MipsGenRegisterInfo::getRegMasks() <em>const</em> {</td></tr>
<tr><th id="7467">7467</th><td>  <em>static</em> <em>const</em> uint32_t *<em>const</em> Masks[] = {</td></tr>
<tr><th id="7468">7468</th><td>    CSR_Interrupt_32_RegMask,</td></tr>
<tr><th id="7469">7469</th><td>    CSR_Interrupt_32R6_RegMask,</td></tr>
<tr><th id="7470">7470</th><td>    CSR_Interrupt_64_RegMask,</td></tr>
<tr><th id="7471">7471</th><td>    CSR_Interrupt_64R6_RegMask,</td></tr>
<tr><th id="7472">7472</th><td>    CSR_Mips16RetHelper_RegMask,</td></tr>
<tr><th id="7473">7473</th><td>    CSR_N32_RegMask,</td></tr>
<tr><th id="7474">7474</th><td>    CSR_N64_RegMask,</td></tr>
<tr><th id="7475">7475</th><td>    CSR_O32_RegMask,</td></tr>
<tr><th id="7476">7476</th><td>    CSR_O32_FP64_RegMask,</td></tr>
<tr><th id="7477">7477</th><td>    CSR_O32_FPXX_RegMask,</td></tr>
<tr><th id="7478">7478</th><td>    CSR_SingleFloatOnly_RegMask,</td></tr>
<tr><th id="7479">7479</th><td>  };</td></tr>
<tr><th id="7480">7480</th><td>  <b>return</b> makeArrayRef(Masks);</td></tr>
<tr><th id="7481">7481</th><td>}</td></tr>
<tr><th id="7482">7482</th><td></td></tr>
<tr><th id="7483">7483</th><td>ArrayRef&lt;<em>const</em> <em>char</em> *&gt; MipsGenRegisterInfo::getRegMaskNames() <em>const</em> {</td></tr>
<tr><th id="7484">7484</th><td>  <em>static</em> <em>const</em> <em>char</em> *<em>const</em> Names[] = {</td></tr>
<tr><th id="7485">7485</th><td>    <q>"CSR_Interrupt_32"</q>,</td></tr>
<tr><th id="7486">7486</th><td>    <q>"CSR_Interrupt_32R6"</q>,</td></tr>
<tr><th id="7487">7487</th><td>    <q>"CSR_Interrupt_64"</q>,</td></tr>
<tr><th id="7488">7488</th><td>    <q>"CSR_Interrupt_64R6"</q>,</td></tr>
<tr><th id="7489">7489</th><td>    <q>"CSR_Mips16RetHelper"</q>,</td></tr>
<tr><th id="7490">7490</th><td>    <q>"CSR_N32"</q>,</td></tr>
<tr><th id="7491">7491</th><td>    <q>"CSR_N64"</q>,</td></tr>
<tr><th id="7492">7492</th><td>    <q>"CSR_O32"</q>,</td></tr>
<tr><th id="7493">7493</th><td>    <q>"CSR_O32_FP64"</q>,</td></tr>
<tr><th id="7494">7494</th><td>    <q>"CSR_O32_FPXX"</q>,</td></tr>
<tr><th id="7495">7495</th><td>    <q>"CSR_SingleFloatOnly"</q>,</td></tr>
<tr><th id="7496">7496</th><td>  };</td></tr>
<tr><th id="7497">7497</th><td>  <b>return</b> makeArrayRef(Names);</td></tr>
<tr><th id="7498">7498</th><td>}</td></tr>
<tr><th id="7499">7499</th><td></td></tr>
<tr><th id="7500">7500</th><td><em>const</em> MipsFrameLowering *</td></tr>
<tr><th id="7501">7501</th><td>MipsGenRegisterInfo::getFrameLowering(<em>const</em> MachineFunction &amp;MF) {</td></tr>
<tr><th id="7502">7502</th><td>  <b>return</b> <b>static_cast</b>&lt;<em>const</em> MipsFrameLowering *&gt;(</td></tr>
<tr><th id="7503">7503</th><td>      MF.getSubtarget().getFrameLowering());</td></tr>
<tr><th id="7504">7504</th><td>}</td></tr>
<tr><th id="7505">7505</th><td></td></tr>
<tr><th id="7506">7506</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="7507">7507</th><td></td></tr>
<tr><th id="7508">7508</th><td><u>#<span data-ppcond="3956">endif</span> // GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="7509">7509</th><td></td></tr>
<tr><th id="7510">7510</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp.html'>llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>