---
title: ClsdLoopHys_MDD
linkTitle: ClsdLoopHys_MDD
weight: 3
---

<p><strong>Module Design Document</strong></p>
<p><strong>For</strong></p>
<p><strong>ClsdLoopHys</strong></p>
<p><strong>July</strong> <strong>17, 2018</strong></p>
<p><strong>Prepared For:</strong></p>
<p><strong>Software Engineering</strong></p>
<p><strong>Nexteer Automotive,</strong></p>
<p><strong>Saginaw, MI, USA</strong></p>
<p><strong>Prepared By:</strong></p>
<p><strong>Software Group,</strong></p>
<p><strong>Nexteer Automotive,</strong></p>
<p><strong>Tychy, Poland<br />
<u>Change History</u></strong></p>
<table>
<colgroup>
<col style="width: 45%" />
<col style="width: 25%" />
<col style="width: 13%" />
<col style="width: 15%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Description</strong></td>
<td><strong>Author</strong></td>
<td><strong>Version</strong></td>
<td><strong>Date</strong></td>
</tr>
<tr class="even">
<td>Initial version</td>
<td>Marek Brykczyński</td>
<td>1</td>
<td>10-May-2018</td>
</tr>
<tr class="odd">
<td><p>Added: New input port and local function</p>
<p>Modified: the function Interpolate</p></td>
<td>Marek Brykczyński</td>
<td>2</td>
<td>17-July-2018</td>
</tr>
</tbody>
</table>
<p><strong><br />
</strong></p>
<p><strong><u>Table of Contents</u></strong></p>
<p><a href="#introduction">1 Introduction <span>4</span></a></p>
<p><a href="#purpose">1.1 Purpose <span>4</span></a></p>
<p><a href="#scope">1.2 Scope <span>4</span></a></p>
<p><a href="#clsdloophys-high-level-description">2 ClsdLoopHys &amp; High-Level Description <span>5</span></a></p>
<p><a href="#design-details-of-software-module">3 Design details of software module <span>6</span></a></p>
<p><a href="#graphical-representation-of-clsdloophys">3.1 Graphical representation of ClsdLoopHys <span>6</span></a></p>
<p><a href="#data-flow-diagram">3.2 Data Flow Diagram <span>6</span></a></p>
<p><a href="#component-level-dfd">3.2.1 Component level DFD <span>6</span></a></p>
<p><a href="#function-level-dfd">3.2.2 Function level DFD <span>6</span></a></p>
<p><a href="#constant-data-dictionary">4 Constant Data Dictionary <span>7</span></a></p>
<p><a href="#program-fixed-constants">4.1 Program (fixed) Constants <span>7</span></a></p>
<p><a href="#embedded-constants">4.1.1 Embedded Constants <span>7</span></a></p>
<p><a href="#software-component-implementation">5 Software Component Implementation <span>8</span></a></p>
<p><a href="#sub-module-functions">5.1 Sub-Module Functions <span>8</span></a></p>
<p><a href="#init-init1">5.1.1 Init: ClsdLoopHysInit1 <span>8</span></a></p>
<p><a href="#per-per1">5.1.2 Per: ClsdLoopHysPer1 <span>8</span></a></p>
<p><a href="#server-runables">5.2 Server Runables <span>8</span></a></p>
<p><a href="#interrupt-functions">5.3 Interrupt Functions <span>8</span></a></p>
<p><a href="#module-internal-local-functions">5.4 Module Internal (Local) Functions <span>9</span></a></p>
<p><a href="#interpolate">5.4.1 Interpolate <span>9</span></a></p>
<p><a href="#_Toc513644735">5.4.2 IntgtrLimCalcn <span>9</span></a></p>
<p><a href="#compcalcn1">5.4.3 CompCalcn1 <span>9</span></a></p>
<p><a href="#compcalcn1-1">5.4.4 CompCalcn1 <span>9</span></a></p>
<p><a href="#global-functionmacro-definitions">5.5 GLOBAL Function/Macro Definitions <span>10</span></a></p>
<p><a href="#known-limitations-with-design">6 Known Limitations with Design <span>11</span></a></p>
<p><a href="#unit-test-consideration">7 UNIT TEST CONSIDERATION <span>12</span></a></p>
<p><a href="#abbreviations-and-acronyms">Appendix A Abbreviations and Acronyms <span>13</span></a></p>
<p><a href="#glossary">Appendix B Glossary <span>14</span></a></p>
<p><a href="#references">Appendix C References <span>15</span></a></p>
<h1 id="introduction">Introduction</h1>
<h2 id="purpose">Purpose</h2>
<p>The Module Design Document for SF073A_ClsdLoopHys_Impl.</p>
<h2 id="scope">Scope</h2>
<p>The following definitions are used throughout this document:</p>
<ul>
<li><p><strong><u>Shall</u></strong>: indicates a mandatory requirement without exception in compliance.</p></li>
<li><p><strong><u>Should</u></strong>: indicates a mandatory requirement; exceptions allowed only with documented justification.</p></li>
<li><p><strong><u>May</u></strong>: indicates an optional action.</p></li>
</ul>
<h1 id="clsdloophys-high-level-description">ClsdLoopHys &amp; High-Level Description</h1>
<p>The Closed Loop Hysteresis function shall provide a controllable hysteresis shaped Reference Handwheel Torque component based on a current Rack Load.</p>
<h1 id="design-details-of-software-module">Design details of software module</h1>
<h2 id="graphical-representation-of-clsdloophys">Graphical representation of ClsdLoopHys</h2>
<p><img src="ElectricPowerSteering_RH850_BMW_FAAR_WE_website/static/media/image2.png" style="width:5.34375in;height:5.60417in" /></p>
<h2 id="data-flow-diagram">Data Flow Diagram</h2>
<p>Refer FDD</p>
<h3 id="component-level-dfd">Component level DFD</h3>
<p>Refer FDD</p>
<h3 id="function-level-dfd">Function level DFD</h3>
<p>Refer FDD</p>
<h1 id="constant-data-dictionary">Constant Data Dictionary</h1>
<h2 id="program-fixed-constants">Program (fixed) Constants</h2>
<h3 id="embedded-constants">Embedded Constants</h3>
<h4 id="local-constants">Local Constants</h4>
<table>
<colgroup>
<col style="width: 47%" />
<col style="width: 20%" />
<col style="width: 14%" />
<col style="width: 16%" />
</colgroup>
<thead>
<tr class="header">
<th>Constant Name</th>
<th>Resolution</th>
<th>Units</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p>Refer FDD for local constants.</p>
<h1 id="software-component-implementation">Software Component Implementation</h1>
<h2 id="sub-module-functions">Sub-Module Functions</h2>
<p>The sub-module functions are grouped based on similar functionality that needs to be executed in a given “State” of the system (refer States and Modes). For a given module, the MDD will identify the type and number of sub-modules required. The sub-module types are described below.</p>
<h3 id="init-init1">Init: Init1</h3>
<h4 id="design-rationale">Design Rationale</h4>
<p>Refer FDD</p>
<h4 id="module-outputs">Module Outputs</h4>
<p>Refer FDD</p>
<h3 id="per-per1">Per: Per1</h3>
<h4 id="design-rationale-1">Design Rationale</h4>
<p>Refer FDD</p>
<h4 id="store-module-inputs-to-local-copies">Store Module Inputs to Local copies</h4>
<p>Refer FDD</p>
<h4 id="processing-of-function">(Processing of function)………</h4>
<p>Refer FDD</p>
<h4 id="store-local-copy-of-outputs-into-module-outputs">Store Local copy of outputs into Module Outputs</h4>
<p>Refer FDD</p>
<h2 id="server-runables">Server Runables </h2>
<p>None</p>
<h2 id="interrupt-functions">Interrupt Functions</h2>
<p>None</p>
<h2 id="module-internal-local-functions">Module Internal (Local) Functions</h2>
<h3 id="interpolate">Interpolate</h3>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 43%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>Interpolate</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td><p>Y_Tbl_1D:</p>
<p>- ClsdLoopHysDelta</p>
<p>- ClsdLoopHysGain</p>
<p>- ClsdLoopHysRho<strong>*</strong></p></td>
<td>Pointer to const table with uint16</td>
<td>0</td>
<td>10240 / 20480<strong>*</strong></td>
</tr>
<tr class="odd">
<td></td>
<td>VehSpd_Kph_T_u9p7</td>
<td>uint16</td>
<td>0</td>
<td>65408</td>
</tr>
<tr class="even">
<td><strong>Return Value</strong></td>
<td>A result of a conversion of fixed-point to float32</td>
<td>float32</td>
<td>0</td>
<td>10 / 20<strong>*</strong></td>
</tr>
</tbody>
</table>
<h3 id="intgtrlimcalcn">IntgtrLimCalcn</h3>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 43%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>IntgtrLimCalcn</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>HwVel_HwRadPerSec_T_f32</td>
<td>float32</td>
<td>-42</td>
<td>42</td>
</tr>
<tr class="odd">
<td></td>
<td>HwAg_HwRad_T_f32</td>
<td>float32</td>
<td>-25.13274192</td>
<td>25.13274192</td>
</tr>
<tr class="even">
<td></td>
<td>UpprIngtrLim_Uls_T_f32</td>
<td>const pointer to float32</td>
<td>-5</td>
<td>5</td>
</tr>
<tr class="odd">
<td></td>
<td>LwrIngtrLim_Uls_T_f32</td>
<td>const pointer to float32</td>
<td>-5</td>
<td>5</td>
</tr>
<tr class="even">
<td><strong>Return Value</strong></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
<h3 id="compcalcn1">CompCalcn1</h3>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 43%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>CompCalcn1</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>HwVel_HwRadPerSec_T_f32</td>
<td>float32</td>
<td>-42</td>
<td>42</td>
</tr>
<tr class="odd">
<td></td>
<td>HysBasFac_Uls_T_f32</td>
<td>float32</td>
<td>-10</td>
<td>10</td>
</tr>
<tr class="even">
<td></td>
<td>Delta_Uls_T_f32</td>
<td>float32</td>
<td>0</td>
<td>10</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>Result_T_Uls_f32</td>
<td>Float32</td>
<td>-42000</td>
<td>42000</td>
</tr>
</tbody>
</table>
<h3 id="compcalcn1-1">CompCalcn1</h3>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 43%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>CompCalcn2</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>HwVel_HwRadPerSec_T_f32</td>
<td>float32</td>
<td>-42</td>
<td>42</td>
</tr>
<tr class="odd">
<td></td>
<td>HysBasFac_Uls_T_f32</td>
<td>float32</td>
<td>-10</td>
<td>10</td>
</tr>
<tr class="even">
<td></td>
<td>Delta_Uls_T_f32</td>
<td>float32</td>
<td>0</td>
<td>10</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>Result_T_Uls_f32</td>
<td>float32</td>
<td>-4200</td>
<td>37800</td>
</tr>
</tbody>
</table>
<h3 id="sysfricoffslimdcalc">SysFricOffsLimdCalc</h3>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 43%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>SysFricOffsLimdCalc</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>VehSpd_Kph_T_u9p7</td>
<td>uint16</td>
<td>0</td>
<td>65408</td>
</tr>
<tr class="odd">
<td></td>
<td>SysFricOffs_HwNwtMtr_T_f32</td>
<td>float32</td>
<td>-5</td>
<td>5</td>
</tr>
<tr class="even">
<td><strong>Return Value</strong></td>
<td>return value of conversion from u2p14 to float32</td>
<td>float32</td>
<td>0</td>
<td>2</td>
</tr>
</tbody>
</table>
<h4 id="design-rationale-2">Design Rationale</h4>
<p>Refer FDD</p>
<h4 id="processing">Processing</h4>
<p>Refer FDD</p>
<h2 id="global-functionmacro-definitions">GLOBAL Function/Macro Definitions</h2>
<p>None</p>
<h1 id="known-limitations-with-design">Known Limitations with Design</h1>
<p>None</p>
<h1 id="unit-test-consideration">UNIT TEST CONSIDERATION</h1>
<p>None</p>
<h1 id="abbreviations-and-acronyms">Abbreviations and Acronyms</h1>
<table>
<colgroup>
<col style="width: 32%" />
<col style="width: 67%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Abbreviation or Acronym</strong></th>
<th><strong>Description</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>FDD</td>
<td>Functional Design Document. (See references)</td>
</tr>
</tbody>
</table>
<h1 id="glossary">Glossary</h1>
<p><strong>Note</strong>: Terms and definitions from the source “Nexteer Automotive” take precedence over all other definitions of the same term. Terms and definitions from the source “Nexteer Automotive” are formulated from multiple sources, including the following:</p>
<ul>
<li><p>ISO 9000</p></li>
<li><p>ISO/IEC 12207</p></li>
<li><p>ISO/IEC 15504</p></li>
<li><p>Automotive SPICE® Process Reference Model (PRM)</p></li>
<li><p>Automotive SPICE® Process Assessment Model (PAM)</p></li>
<li><p>ISO/IEC 15288</p></li>
<li><p>ISO 26262</p></li>
<li><p>IEEE Standards</p></li>
<li><p>SWEBOK</p></li>
<li><p>PMBOK</p></li>
<li><p>Existing Nexteer Automotive documentation</p></li>
</ul>
<table>
<colgroup>
<col style="width: 25%" />
<col style="width: 53%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Term</strong></th>
<th><strong>Definition</strong></th>
<th><strong>Source</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>MDD</td>
<td>Module Design Document</td>
<td></td>
</tr>
<tr class="even">
<td>DFD</td>
<td>Data Flow Diagram</td>
<td></td>
</tr>
</tbody>
</table>
<h1 id="references">References</h1>
<table>
<colgroup>
<col style="width: 7%" />
<col style="width: 69%" />
<col style="width: 22%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Ref. #</strong></th>
<th><strong>Title</strong></th>
<th><strong>Version</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>1</td>
<td>AUTOSAR Specification of Memory Mapping (Link:<a href="https://www.autosar.org/fileadmin/files/standards/classic/4-0/software-architecture/implementation-integration/standard/AUTOSAR_SWS_MemoryMapping.pdf">AUTOSAR_SWS_MemoryMapping.pdf</a>)</td>
<td>v1.4.0 R4.0 Rev 3</td>
</tr>
<tr class="even">
<td>2</td>
<td>MDD Guideline EA4</td>
<td>1.02</td>
</tr>
<tr class="odd">
<td>3</td>
<td>EA4 Software Naming Conventions</td>
<td>1.01</td>
</tr>
<tr class="even">
<td>4</td>
<td>Software Design and Coding Standards</td>
<td>2.01</td>
</tr>
<tr class="odd">
<td>5</td>
<td>SF073A_ClsdLoopHys_Design</td>
<td>See Synergy Sub Project Version</td>
</tr>
</tbody>
</table>
