Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jun  1 23:44:15 2019
| Host         : DESKTOP-9NGIUQU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   390 |
| Unused register locations in slices containing registers |   548 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      4 |           22 |
|      6 |            1 |
|      8 |           52 |
|     10 |           17 |
|     12 |           26 |
|     14 |            7 |
|    16+ |          261 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             798 |          189 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1676 |          355 |
| Yes          | No                    | No                     |            8454 |         1314 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4492 |          684 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/phitmp5_reg_3080_reg[3]                                                                    | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/phitmp5_reg_3080[0]                                                    |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/q_reg[35]                                                                                          | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                                               |                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                               |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                 |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/pop0                                                                                 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                       |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                                 |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/q_reg[33]                                                                            | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/pop0                                                                                               | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/E[0]                                                                        | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/SR[0]                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                         |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/pop0                                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp/pop0                                                                        | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                         |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/pop0                                                                                 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                               | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                     | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                      | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                 |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                              | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                         | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_1_out                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                    | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/SR[0]                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                      | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/ap_phi_reg_pp0_iter0_p_Val2_19_reg_557_reg[10][0]                                   | design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/int_SBUS_data/r_V_reg_2103_reg[13]                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                      | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_CTRL_s_axi_U/waddr                                                                                           |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_wreq/SR[0]                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/invalid_len_event_reg2_reg[0]                                                        | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/sect_addr_buf_reg[1][0]                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_CTRL_s_axi_U/waddr                                                                                                     |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/ap_CS_iter0_fsm_reg[18]                                                             | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__1_n_0                                                         | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_Val2_54_reg_3331_reg[3]                                                                            | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_Val2_83_3_reg_3349_reg[15][0]                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_Val2_54_reg_3331_reg[3]                                                                            | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_Val2_83_2_reg_3343_reg[15][0]                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_Val2_54_reg_3331_reg[3]                                                                            | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_Val2_83_1_reg_3337_reg[15][0]                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2_n_0                                                                              | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_Val2_54_reg_3331_reg[3]                                                                            | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_Val2_54_reg_3331_reg[15][0]                                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_83_4_reg_3405_reg[3]                                                                | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_83_4_reg_3405_reg[15][0]                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_83_4_reg_3405_reg[3]                                                                | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_83_6_reg_3417_reg[15][0]                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                        | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                           | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_83_4_reg_3405_reg[3]                                                                | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_83_5_reg_3411_reg[15][0]                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                         |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                             | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_83_4_reg_3405_reg[3]                                                                | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_1_in[1]                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/E[0]                                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                     | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_CTRL_s_axi_U/ar_hs                                                                                           |                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/E[0]                                                                          | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/NUM_BYTES_READ_fu_98_reg[1][0]                            |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/push                                                                        |                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/ap_NS_iter0_fsm110_out                                                              |                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__6_n_0                                           | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                      |                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/E[0]                                                                        | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/push                                                                                 |                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_CTRL_s_axi_U/ar_hs                                                                                                     |                                                                                                                                            |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/push                                                                         |                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/push                                                                                               |                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/load_p2                                                                      | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]_0                                          |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/rdata[31]_i_2_n_0                                                                                         |                                                                                                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/reg_7000                                                                                   |                                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_CTRL_s_axi_U/rdata[31]_i_2_n_0                                                                                                       |                                                                                                                                            |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                                 |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                               | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/SR[0]                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]    |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_i_1__2_n_0                                                                   | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/sect_addr_buf_reg[1][0]                                |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rreq/tmp_6_reg_507_reg[0][0]                                                        |                                                                                                                                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                |                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/aw_hs                                                                                                     |                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/push                                                                                 |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/pop0                                                                        | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/push                                                                       |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/q_reg[0]                                                                     | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5]_0[0]                                      | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5][0]                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                       | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.loop_cnt_reg[5][0]                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                          | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/rs_wreq/load_p2                                                                                |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                         | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.loop_cnt_reg[5][0]                            |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[5]_i_1_n_0                      |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_i_1__2_n_0                                                     | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[5]_i_1_n_0                          |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_83_reg_2403_reg[10][0]                                                   |                                                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/start_addr_reg[30][0]                                                      | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                         | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.loop_cnt_reg[5][0]                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/ap_CS_iter0_fsm_reg[15]                                                                           | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/empty_n_reg_0[0]                                                                     | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/pop0                                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                          | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                            |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                   | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_CTRL_s_axi_U/aw_hs                                                                                                                   |                                                                                                                                            |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/E[0]                                                                         | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/SBUS_data_load_4_reg_1945_reg[0][0]                                                 |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/SBUS_data_load_5_reg_2007_reg[0][0]                                                 |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/SBUS_data_load_7_reg_1955_reg[0][0]                                                 |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/SBUS_data_load_8_reg_1971_reg[0][0]                                                 |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/SBUS_data_load_6_reg_2018_reg[7][0]                                                 |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                  | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/throttl_cnt_reg[7][0]                                                                                        | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                   | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/throttl_cnt_reg[7][0]                                                                          | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]               |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                  |                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]               |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                  |                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_0                                                        | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]               |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                  |                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_0                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.first_pad                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/SR[0]                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[7][0]                              | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[0][0]          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[8][0]                              | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[8]_0[0]        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[16][0]                             | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[16]_0[0]       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]               |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                         | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[24][0]         |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/push                                                                       |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/rs_wreq/E[0]                                                                         |                                                                                                                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/load_p1                                                                       |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/E[0]                                                                          |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/load_p2                                                                       |                                                                                                                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[1]                                                                  |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/bus_equal_gen.data_buf_reg[7][0]                                              |                                                                                                                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/throttl_cnt_reg[0][0]                                                                | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__2_n_0                                                         | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                  |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                  |                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]               |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                           | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/E[0]                                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.first_pad                                                               | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/E[0]                                                                                  | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                        | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                     |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                         | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                 | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                          |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/throttl_cnt_reg[7][0]                                                                          | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                               | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                     | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                     | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr[7]_i_1_n_0                                                                                           | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                     | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_92_in                                                                                                  | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                     | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                    | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7]_0[0]                                       | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                  | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                  | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                    | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/SBUS_data_load_1_reg_1986_reg[7][0]                                                 |                                                                                                                                            |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/SBUS_data_load_2_reg_1996_reg[0][0]                                                 |                                                                                                                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/SBUS_data_load_3_reg_1934_reg[7][0]                                                 |                                                                                                                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_i_1__8_n_0                                           | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/buff_rdata/pop                                                                         | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                    | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                      |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                |                                                                                                                                            |                2 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_Val2_83_3_reg_3349_reg[12]_1                                                                       | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_Val2_83_3_reg_3349_reg[12][0]                                                  |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                             |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_Val2_83_3_reg_3349_reg[12]_1                                                                       | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_Val2_83_1_reg_3337_reg[12][0]                                                  |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_Val2_83_3_reg_3349_reg[12]_1                                                                       | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_Val2_54_reg_3331_reg[12][0]                                                    |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_TEST_s_axi_U/aw_hs                                                                                                     |                                                                                                                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_83_4_reg_3405_reg[3]                                                                | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_83_6_reg_3417_reg[12][0]                                        |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_83_4_reg_3405_reg[3]                                                                | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_83_5_reg_3411_reg[12][0]                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_83_4_reg_3405_reg[3]                                                                | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/SS[0]                                                                  |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_83_4_reg_3405_reg[3]                                                                | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_1_in[0]                                                              |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_Val2_83_3_reg_3349_reg[12]_1                                                                       | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_Val2_83_2_reg_3343_reg[12][0]                                                  |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_TEST_s_axi_U/aw_hs                                                                                                     |                                                                                                                                            |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                            |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                       | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                     |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_iter0_fsm_reg[1]                                                                     | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_TEST_s_axi_U/aw_hs                                                                                                                   |                                                                                                                                            |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                            |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                            |                3 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                          | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_iter0_fsm_reg[15]                                                      | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                3 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_NS_fsm1                                                         | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/rs_rdata/cycle_count                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/integral_pos_V_0                                                                           | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/integral_pos_V_0_reg[0]                                                |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/integral_pos_V_1                                                                           | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/integral_pos_V_1_reg[31]                                               |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/integral_pos_V_1                                                                           | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/integral_pos_V_1_reg[0]                                                |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/integral_pos_V_0                                                                           | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/integral_pos_V_0_reg[31]                                               |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/phitmp5_reg_3080_reg[0]_0                                                                  | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/phitmp5_reg_30800_in[0]                                                |                3 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp_to_user/push                                                                | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/tmp_36_reg_2200_reg[0][0]                                                           |                                                                                                                                            |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/bus_wide_gen.data_buf_reg[15]                                                       |                                                                                                                                            |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[15][0]                                       | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[0][0]                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_7_reg_1366_reg[0]                                                        |                                                                                                                                            |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_4_reg_1231_reg[15][0]                                                 |                                                                                                                                            |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_13_reg_2912_reg[16]                                                                 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/SR[0]                                                                  |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/bus_wide_gen.data_buf3_out                                                                        |                                                                                                                                            |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                              | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[16][0]                                 |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_5_reg_1249_reg[15][0]                                                 |                                                                                                                                            |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_21_reg_2963_reg[0][0]                                                               |                                                                                                                                            |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_4_reg_1356_reg[0]                                                        |                                                                                                                                            |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_1_reg_2844_reg[0][0]                                                                |                                                                                                                                            |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                       | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/last_error_pos_V_0_reg[15][0]                                          |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_11_reg_2886_reg[0][0]                                                               |                                                                                                                                            |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_3_reg_1215_reg[0]                                                     |                                                                                                                                            |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_6_reg_1272_reg[15][0]                                                 |                                                                                                                                            |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/ap_NS_iter0_fsm19_out                                                               |                                                                                                                                            |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                         |                                                                                                                                            |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/bus_wide_gen.data_buf_reg[31][0]                                                    | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[16][0]                   |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                   | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[16][0]                   |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/buff_rdata/push                                                                        | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                       |                                                                                                                                            |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/buff_wdata/push                                                                      | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                     |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_1_reg_1199_reg[0][0]                                                  |                                                                                                                                            |                6 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/E[0]                                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rreq/E[0]                                                                         | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                          | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                3 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                               | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[19][0]                                                                  | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                3 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                            |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                      | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                5 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                               | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                5 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/pop                                                                                 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/push                                                                                       | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                5 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/push                                                                         | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                6 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/push                                                                         | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                9 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |                7 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               10 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               11 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/rdata[31]_i_2_n_0                                                                                         | design_1_i/rcReceiver_0/inst/rcReceiver_CTRL_s_axi_U/rdata[31]_i_1_n_0                                                                     |                8 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_CTRL_s_axi_U/rdata[31]_i_2_n_0                                                                                                       | design_1_i/pid_0/inst/pid_CTRL_s_axi_U/rdata[31]_i_1_n_0                                                                                   |               11 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5]_0[0]                                      | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                6 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                       | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                7 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                        | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                9 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/invalid_len_event_reg2_reg[0]                                                        | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                6 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_NS_iter0_fsm113_out                                                       |                                                                                                                                            |               10 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                7 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[12][0]                                                     | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                8 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_CMD_s_axi_U/rdata                                                                                                      | design_1_i/flightmain_0/inst/flightmain_CMD_s_axi_U/ar_hs                                                                                  |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_49_reg_3004_reg[0][0]                                                               |                                                                                                                                            |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/rdata_reg[31]_i_3_n_0                                                                                                                    |                                                                                                                                            |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_phi_reg_pp0_iter0_p_Val2_2_reg_826_reg[15][0]                             | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_phi_reg_pp0_iter0_p_Val2_8_reg_802_reg[0][0]          |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_0_out__0[0]                                                                              |                                                                                                                                            |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/phitmp5_reg_3080_reg[3]                                                                    |                                                                                                                                            |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_phi_reg_pp0_iter0_p_Val2_9_reg_850_reg[15][0]                             | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_phi_reg_pp0_iter0_p_Val2_7_reg_780_reg[0][0]          |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/E[0]                                                                       |                                                                                                                                            |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/rdata_reg[31]_i_8_n_0                                                                                                                    |                                                                                                                                            |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/rdata_reg[31]_i_3_n_0                                                                                                             |                                                                                                                                            |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/rdata_reg[31]_i_9__0_n_0                                                                                                                 |                                                                                                                                            |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_INPUT_s_axi_U/rdata                                                                                                                  | design_1_i/pid_0/inst/pid_INPUT_s_axi_U/ar_hs                                                                                              |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/p_Val2_4_reg_1231_reg[15]_i_4_n_0                                                                                                 |                                                                                                                                            |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/rdata_reg[31]_i_4_n_0                                                                                                                    |                                                                                                                                            |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/rdata_reg[31]_i_4__0_n_0                                                                                                                 |                                                                                                                                            |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/rdata_reg[31]_i_12_n_0                                                                                                                   |                                                                                                                                            |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/rdata_reg[31]_i_4_n_0                                                                                                             |                                                                                                                                            |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/rdata_reg[31]_i_9_n_0                                                                                                             |                                                                                                                                            |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/SBUS_data_load_6_reg_2018_reg[7]_i_6_n_0                                                                                          |                                                                                                                                            |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rdata_reg[31]_i_4_n_0                                                                                                             |                                                                                                                                            |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rdata_reg[31]_i_3_n_0                                                                                                             |                                                                                                                                            |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_TEST_s_axi_U/int_test_V_read                                                                                           | design_1_i/rcReceiver_0/inst/rcReceiver_TEST_s_axi_U/ar_hs                                                                                 |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/p_Val2_11_reg_2886_reg[15]_i_4_n_0                                                                                                       |                                                                                                                                            |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_TEST_s_axi_U/int_test_V_read                                                                                                         | design_1_i/pid_0/inst/pid_TEST_s_axi_U/ar_hs                                                                                               |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_TEST_s_axi_U/int_test_V_read                                                                                           | design_1_i/flightmain_0/inst/flightmain_TEST_s_axi_U/ar_hs                                                                                 |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                       | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |                8 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/cmdIn_V_ce05                                                                               |                                                                                                                                            |               16 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                         | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                7 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                               | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                8 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                            |               10 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                            |                7 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                            |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                8 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_NS_iter0_fsm133_out                                                                     |                                                                                                                                            |               10 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                         | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                6 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                              |                                                                                                                                            |                9 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                8 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                            |                6 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |               10 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |               11 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |               11 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |               11 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |               11 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |               11 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |               10 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                            |               11 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |               11 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |               12 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |               10 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/next_wreq                                                                            | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |                9 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |                8 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/int_ap_ready_reg                                                             |                                                                                                                                            |               13 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/pop                                                                        | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |                7 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                    | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |               10 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                    | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |               12 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               11 |             92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                            |                8 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                9 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                        |               26 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/fifo_resp/next_wreq                                                                            | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |               14 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_OUT_r_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                  | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |               12 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_13_reg_2912_reg[16]                                                                 |                                                                                                                                            |               19 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |               11 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                            |               15 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |               14 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |               11 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/ap_NS_iter0_fsm1                                                                    |                                                                                                                                            |               28 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               15 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_reg__3[0]                                                                  |                                                                                                                                            |               19 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/grp_fu_1188_ce                                                                      |                                                                                                                                            |               21 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_0_out__3[0]                                                                |                                                                                                                                            |               20 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_reg__3_0[0]                                                                |                                                                                                                                            |               20 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/ap_phi_reg_pp0_iter0_p_Val2_19_reg_557_reg[10][0]                                   |                                                                                                                                            |               18 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_NS_iter0_fsm136_out                                                                     |                                                                                                                                            |               18 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/p_Val2_16_fu_1092_p2_i_21_n_0                                                                                                            |                                                                                                                                            |               28 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/p_Val2_38_reg_3039_reg[15]_i_4_n_0                                                                                                       |                                                                                                                                            |               21 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_82_reg_2382_reg[14]                                                      |                                                                                                                                            |               18 |            130 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                |                                                                                                                                            |               20 |            132 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_NS_iter0_fsm1                                                                           |                                                                                                                                            |               24 |            144 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_23_fu_1105_p2                                                                       |                                                                                                                                            |               24 |            146 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |               39 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/tmp_80_reg_2338_reg[0][0]                                                    |                                                                                                                                            |               26 |            166 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/rs_wreq/p_Val2_54_reg_3331_reg[3]                                                                            |                                                                                                                                            |               27 |            168 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                |               43 |            184 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_16_reg_3029_reg__2[0]                                                               |                                                                                                                                            |               29 |            190 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/flightmain_0/inst/flightmain_OUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                  |               52 |            194 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_NS_iter0_fsm135_out                                                                     |                                                                                                                                            |               32 |            204 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/p_reg__3_0                                                                          |                                                                                                                                            |               38 |            254 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/ap_NS_iter0_fsm134_out                                                                     |                                                                                                                                            |               40 |            268 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/pid_0/inst/pid_OUT_r_m_axi_U/bus_write/fifo_resp_to_user/r_V_2_reg_3231_reg[15][0]                                                                  |                                                                                                                                            |               41 |            304 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rcReceiver_0/inst/rcReceiver_OUT_r_m_axi_U/bus_write/buff_wdata/mul1_reg_2195_reg[13]                                                               |                                                                                                                                            |               50 |            308 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                         |               68 |            372 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                            |              192 |            804 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


