{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632448833140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632448833140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 23 23:00:33 2021 " "Processing started: Thu Sep 23 23:00:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632448833140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632448833140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632448833140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632448833730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632448833730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 3 3 " "Found 3 design units, including 3 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632448843439 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632448843439 ""} { "Info" "ISGN_ENTITY_NAME" "3 rom " "Found entity 3: rom" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632448843439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632448843439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632448843440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632448843440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632448843484 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_reset top.v(15) " "Verilog HDL or VHDL warning at top.v(15): object \"internal_reset\" assigned a value but never read" {  } { { "top.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/top.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632448843485 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_signal top.v(16) " "Verilog HDL or VHDL warning at top.v(16): object \"last_signal\" assigned a value but never read" {  } { { "top.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/top.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632448843485 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:lcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:lcd\"" {  } { { "top.v" "lcd" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632448843493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 lcd.v(108) " "Verilog HDL assignment warning at lcd.v(108): truncated value with size 32 to match size of target (24)" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632448843495 "|top|lcd:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom " "Elaborating entity \"rom\" for hierarchy \"rom:rom\"" {  } { { "top.v" "rom" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632448843605 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(479) " "Verilog HDL Case Statement warning at lcd.v(479): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 479 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448843606 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(480) " "Verilog HDL Case Statement warning at lcd.v(480): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 480 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448843606 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(481) " "Verilog HDL Case Statement warning at lcd.v(481): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 481 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448843606 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(482) " "Verilog HDL Case Statement warning at lcd.v(482): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 482 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448843606 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(485) " "Verilog HDL Case Statement warning at lcd.v(485): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 485 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448843606 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(486) " "Verilog HDL Case Statement warning at lcd.v(486): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 486 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448843606 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(487) " "Verilog HDL Case Statement warning at lcd.v(487): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 487 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448843606 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(488) " "Verilog HDL Case Statement warning at lcd.v(488): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 488 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448843607 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(489) " "Verilog HDL Case Statement warning at lcd.v(489): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 489 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448843607 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(490) " "Verilog HDL Case Statement warning at lcd.v(490): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 490 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448843607 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(491) " "Verilog HDL Case Statement warning at lcd.v(491): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 491 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448843607 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(492) " "Verilog HDL Case Statement warning at lcd.v(492): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 492 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448843607 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(493) " "Verilog HDL Case Statement warning at lcd.v(493): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 493 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448843607 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(494) " "Verilog HDL Case Statement warning at lcd.v(494): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 494 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448843607 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(495) " "Verilog HDL Case Statement warning at lcd.v(495): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 495 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448843607 "|top|rom:rom"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lcd.v(496) " "Verilog HDL Case Statement warning at lcd.v(496): case item expression covers a value already covered by a previous case item" {  } { { "lcd.v" "" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/lcd.v" 496 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1632448843607 "|top|rom:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller " "Elaborating entity \"controller\" for hierarchy \"controller:controller\"" {  } { { "top.v" "controller" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632448843616 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "seletor seletor " "Node instance \"seletor\" instantiates undefined entity \"seletor\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top.v" "seletor" { Text "E:/Documents/GitHub/Trabalho_03_lcd/Trabalho_03_LCD/top.v" 39 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1632448843622 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632448843676 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 23 23:00:43 2021 " "Processing ended: Thu Sep 23 23:00:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632448843676 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632448843676 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632448843676 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632448843676 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632448844283 ""}
