****************************************
Report : qor
Design : riscv_soc
Version: V-2023.12-SP5
Date   : Sat Apr 26 11:19:45 2025
****************************************


Scenario           'func@ff0p88vm40c.hold'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Levels of Logic:                     23
Critical Path Length:              1.69
Critical Path Slack:               4.47
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ff0p88vm40c.hold'
Timing Path Group  'REGIN'
----------------------------------------
Levels of Logic:                     23
Critical Path Length:              1.87
Critical Path Slack:               5.13
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ff0p88vm40c.hold'
Timing Path Group  'REGOUT'
----------------------------------------
Levels of Logic:                     35
Critical Path Length:              1.53
Critical Path Slack:               4.49
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ff0p88vm40c.hold'
Timing Path Group  'reg2reg'
----------------------------------------
Levels of Logic:                     86
Critical Path Length:              3.46
Critical Path Slack:               3.39
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -0.00
Total Hold Violation:             -0.01
No. of Hold Violations:              16
----------------------------------------

Scenario           'func@ss0p72v125c.setup'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Levels of Logic:                     22
Critical Path Length:              2.76
Critical Path Slack:               3.40
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ss0p72v125c.setup'
Timing Path Group  'REGIN'
----------------------------------------
Levels of Logic:                     22
Critical Path Length:              3.14
Critical Path Slack:               3.94
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ss0p72v125c.setup'
Timing Path Group  'REGOUT'
----------------------------------------
Levels of Logic:                     35
Critical Path Length:              3.21
Critical Path Slack:               2.72
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@ss0p72v125c.setup'
Timing Path Group  'reg2reg'
----------------------------------------
Levels of Logic:                     80
Critical Path Length:              7.34
Critical Path Slack:              -0.51
Critical Path Clk Period:          7.00
Total Negative Slack:            -43.53
No. of Violating Paths:             477
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@tt0p8v25c.leak'
Timing Path Group  'FEEDTHROUGH'
----------------------------------------
Levels of Logic:                     22
Critical Path Length:              1.96
Critical Path Slack:               4.20
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@tt0p8v25c.leak'
Timing Path Group  'REGIN'
----------------------------------------
Levels of Logic:                     22
Critical Path Length:              2.19
Critical Path Slack:               4.84
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@tt0p8v25c.leak'
Timing Path Group  'REGOUT'
----------------------------------------
Levels of Logic:                     35
Critical Path Length:              1.95
Critical Path Slack:               4.04
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func@tt0p8v25c.leak'
Timing Path Group  'reg2reg'
----------------------------------------
Levels of Logic:                     80
Critical Path Length:              4.38
Critical Path Slack:               2.47
Critical Path Clk Period:          7.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             69
Hierarchical Port Count:          14601
Leaf Cell Count:                 560207
Buf/Inv Cell Count:               24208
Buf Cell Count:                   18769
Inv Cell Count:                    5439
Combinational Cell Count:        414728
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:           145479
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       145479
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:           146425.56
Noncombinational Area:        136090.84
Buf/Inv Area:                   6957.66
Total Buffer Area:              5871.46
Total Inverter Area:            1086.20
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                 2654623.71
Net YLength:                 2497646.84
----------------------------------------
Cell Area (netlist):                         282516.40
Cell Area (netlist and physical only):       282516.40
Net Length:                  5152270.56


Design Rules
----------------------------------------
Total Number of Nets:            562738
Nets with Violations:            331363
Max Trans Violations:                22
Max Cap Violations:                  23
----------------------------------------

1
