{
    "verilogElementTree" : {
        "library" : "none", 
        "time"    : "none", 
        "define"  : "none", 
        "include" : "none", 
        "struct"  : "none", 
        "interface" : {
            "ports"  : "none",
            "signal" : "none",
            "modport" : {
                "ports" : "none"
            }
        },
        "class" : [
            "function",
            "task"
        ],
        "module" : {

            "enum"    : "none",
            "ports"   : "none",
            "signal"  : "none",
            "param"   : "none",
            "struct"  : "none",  
            "number"  : "none",  
            "initial" : "none",
            "interconnect" : "none",
            "localparam"   : "none",
            "instance"     : "none",
            "always"       : "none",

            "generate" : {
                "localparam" : "none",
                "param"      : "none",
                "signal"     : "none",
                "always"     : "none"
            },
            "function" : [
                "ports",
                "signal",
                "number"
            ],
            "task" : [
                "ports",
                "signal",
                "number"
            ]
        }
    },
    "opeParam" : {
        "os"                : "",
        "prjInfo"           : null,
        "rootPath"          : "",
        "workspacePath"     : "",
        "currentSrcTopPath" : "",
        "currentTbTopPath"  : "",
        "currentSrcPath"    : "",
        "currentTbPath"     : "",
        "prjInitParam"      : "",
        "propertyPath"      : ""
    },
    "HDLfileparam" : {
        "moduleName" : "",
        "modulePath" : "",
        "instmodule" : [
            {
                "instModule"  : "",
                "instModPath" : "",
                "instName"    : ""
            }
        ],
        "param" : [
            {
                "paramName"  : "",
                "paramWidth" : "",
                "paramInit"  : ""
            }
        ],
        "port" : {
            "inout"  : [
                {
                    "portName"  : "",
                    "portWidth" : ""
                }
            ],
            "input"  : [
                {
                    "portName"  : "",
                    "portWidth" : ""
                }
            ],
            "output" : [
                {
                    "portName"  : "",
                    "portWidth" : ""
                }
            ]
        }
    },
    "HDLparam" : [],
    "prjParam" : {
        "FPGA_VERSION": "xilinx",
        "PRJ_NAME": {
            "FPGA": "template"
        },
        "SOC_MODE": {
            "soc": "none"
        },
        "enableShowlog": false,
        "Device": "none"
    }
}