Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec  3 05:33:20 2020
| Host         : DESKTOP-3M4I0EQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (2)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.978        0.000                      0                  263        0.249        0.000                      0                  263        4.500        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.978        0.000                      0                  263        0.249        0.000                      0                  263        4.500        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.704ns (17.633%)  route 3.289ns (82.367%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.557     5.141    seg/ctr/CLK
    SLICE_X57Y60         FDRE                                         r  seg/ctr/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  seg/ctr/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           1.335     6.932    seg/ctr/M_ctr_q[14]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124     7.056 r  seg/ctr/M_ctr_q[17]_i_3/O
                         net (fo=17, routed)          1.954     9.010    seg/ctr/M_ctr_q[17]_i_3_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I1_O)        0.124     9.134 r  seg/ctr/M_ctr_q[10]_i_1/O
                         net (fo=1, routed)           0.000     9.134    seg/ctr/M_ctr_d[10]
    SLICE_X57Y59         FDRE                                         r  seg/ctr/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.441    14.845    seg/ctr/CLK
    SLICE_X57Y59         FDRE                                         r  seg/ctr/M_ctr_q_reg[10]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)        0.031    15.112    seg/ctr/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.704ns (17.721%)  route 3.269ns (82.279%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.557     5.141    seg/ctr/CLK
    SLICE_X57Y60         FDRE                                         r  seg/ctr/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  seg/ctr/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           1.335     6.932    seg/ctr/M_ctr_q[14]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124     7.056 r  seg/ctr/M_ctr_q[17]_i_3/O
                         net (fo=17, routed)          1.934     8.990    seg/ctr/M_ctr_q[17]_i_3_n_0
    SLICE_X57Y60         LUT5 (Prop_lut5_I1_O)        0.124     9.114 r  seg/ctr/M_ctr_q[14]_i_1/O
                         net (fo=1, routed)           0.000     9.114    seg/ctr/M_ctr_d[14]
    SLICE_X57Y60         FDRE                                         r  seg/ctr/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.441    14.845    seg/ctr/CLK
    SLICE_X57Y60         FDRE                                         r  seg/ctr/M_ctr_q_reg[14]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.031    15.137    seg/ctr/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.704ns (17.743%)  route 3.264ns (82.257%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.557     5.141    seg/ctr/CLK
    SLICE_X57Y60         FDRE                                         r  seg/ctr/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  seg/ctr/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           1.335     6.932    seg/ctr/M_ctr_q[14]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124     7.056 r  seg/ctr/M_ctr_q[17]_i_3/O
                         net (fo=17, routed)          1.929     8.985    seg/ctr/M_ctr_q[17]_i_3_n_0
    SLICE_X57Y60         LUT5 (Prop_lut5_I1_O)        0.124     9.109 r  seg/ctr/M_ctr_q[13]_i_1/O
                         net (fo=1, routed)           0.000     9.109    seg/ctr/M_ctr_d[13]
    SLICE_X57Y60         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.441    14.845    seg/ctr/CLK
    SLICE_X57Y60         FDRE                                         r  seg/ctr/M_ctr_q_reg[13]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.029    15.135    seg/ctr/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 segc/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segc/ctr/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.975ns (52.967%)  route 1.754ns (47.033%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.625     5.209    segc/ctr/CLK
    SLICE_X61Y56         FDRE                                         r  segc/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  segc/ctr/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.816     6.481    segc/ctr/M_ctr_q__2[1]
    SLICE_X63Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.137 r  segc/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.137    segc/ctr/M_ctr_d0_carry_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  segc/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.251    segc/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  segc/ctr/M_ctr_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.365    segc/ctr/M_ctr_d0_carry__1_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  segc/ctr/M_ctr_d0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.479    segc/ctr/M_ctr_d0_carry__2_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.701 r  segc/ctr/M_ctr_d0_carry__3/O[0]
                         net (fo=1, routed)           0.938     8.639    segc/ctr/M_ctr_d0_carry__3_n_7
    SLICE_X65Y58         LUT5 (Prop_lut5_I4_O)        0.299     8.938 r  segc/ctr/M_ctr_q[17]_i_1__2/O
                         net (fo=1, routed)           0.000     8.938    segc/ctr/M_ctr_d[17]
    SLICE_X65Y58         FDRE                                         r  segc/ctr/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.508    14.912    segc/ctr/CLK
    SLICE_X65Y58         FDRE                                         r  segc/ctr/M_ctr_q_reg[17]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X65Y58         FDRE (Setup_fdre_C_D)        0.029    15.164    segc/ctr/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.379ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.704ns (19.601%)  route 2.888ns (80.399%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.557     5.141    seg/ctr/CLK
    SLICE_X57Y60         FDRE                                         r  seg/ctr/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  seg/ctr/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           1.335     6.932    seg/ctr/M_ctr_q[14]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124     7.056 r  seg/ctr/M_ctr_q[17]_i_3/O
                         net (fo=17, routed)          1.553     8.609    seg/ctr/M_ctr_q[17]_i_3_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I1_O)        0.124     8.733 r  seg/ctr/M_ctr_q[12]_i_1/O
                         net (fo=1, routed)           0.000     8.733    seg/ctr/M_ctr_d[12]
    SLICE_X57Y59         FDRE                                         r  seg/ctr/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.441    14.845    seg/ctr/CLK
    SLICE_X57Y59         FDRE                                         r  seg/ctr/M_ctr_q_reg[12]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)        0.031    15.112    seg/ctr/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  6.379    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.704ns (19.623%)  route 2.884ns (80.377%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.557     5.141    seg/ctr/CLK
    SLICE_X57Y60         FDRE                                         r  seg/ctr/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  seg/ctr/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           1.335     6.932    seg/ctr/M_ctr_q[14]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124     7.056 r  seg/ctr/M_ctr_q[17]_i_3/O
                         net (fo=17, routed)          1.549     8.605    seg/ctr/M_ctr_q[17]_i_3_n_0
    SLICE_X57Y59         LUT5 (Prop_lut5_I1_O)        0.124     8.729 r  seg/ctr/M_ctr_q[11]_i_1/O
                         net (fo=1, routed)           0.000     8.729    seg/ctr/M_ctr_d[11]
    SLICE_X57Y59         FDRE                                         r  seg/ctr/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.441    14.845    seg/ctr/CLK
    SLICE_X57Y59         FDRE                                         r  seg/ctr/M_ctr_q_reg[11]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)        0.029    15.110    seg/ctr/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.704ns (19.612%)  route 2.886ns (80.388%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.557     5.141    seg/ctr/CLK
    SLICE_X57Y60         FDRE                                         r  seg/ctr/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  seg/ctr/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           1.335     6.932    seg/ctr/M_ctr_q[14]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124     7.056 r  seg/ctr/M_ctr_q[17]_i_3/O
                         net (fo=17, routed)          1.551     8.607    seg/ctr/M_ctr_q[17]_i_3_n_0
    SLICE_X57Y58         LUT5 (Prop_lut5_I1_O)        0.124     8.731 r  seg/ctr/M_ctr_q[8]_i_1/O
                         net (fo=1, routed)           0.000     8.731    seg/ctr/M_ctr_d[8]
    SLICE_X57Y58         FDRE                                         r  seg/ctr/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.442    14.846    seg/ctr/CLK
    SLICE_X57Y58         FDRE                                         r  seg/ctr/M_ctr_q_reg[8]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.031    15.113    seg/ctr/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 segc/ctr/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segc/ctr/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 1.959ns (54.898%)  route 1.609ns (45.102%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.625     5.209    segc/ctr/CLK
    SLICE_X61Y56         FDRE                                         r  segc/ctr/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  segc/ctr/M_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.816     6.481    segc/ctr/M_ctr_q__2[1]
    SLICE_X63Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.137 r  segc/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.137    segc/ctr/M_ctr_d0_carry_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  segc/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.251    segc/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  segc/ctr/M_ctr_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.365    segc/ctr/M_ctr_d0_carry__1_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.678 r  segc/ctr/M_ctr_d0_carry__2/O[3]
                         net (fo=1, routed)           0.794     8.471    segc/ctr/M_ctr_d0_carry__2_n_4
    SLICE_X65Y59         LUT5 (Prop_lut5_I4_O)        0.306     8.777 r  segc/ctr/M_ctr_q[16]_i_1__2/O
                         net (fo=1, routed)           0.000     8.777    segc/ctr/M_ctr_d[16]
    SLICE_X65Y59         FDRE                                         r  segc/ctr/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.507    14.911    segc/ctr/CLK
    SLICE_X65Y59         FDRE                                         r  segc/ctr/M_ctr_q_reg[16]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X65Y59         FDRE (Setup_fdre_C_D)        0.032    15.166    segc/ctr/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 bc0/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 1.024ns (30.501%)  route 2.333ns (69.499%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.552     5.136    bc0/CLK
    SLICE_X32Y57         FDRE                                         r  bc0/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  bc0/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.819     6.411    bc0/M_ctr_q_reg[16]
    SLICE_X33Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  bc0/io_led_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.411     6.946    bc0/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X33Y56         LUT5 (Prop_lut5_I4_O)        0.118     7.064 r  bc0/M_last_q_i_2/O
                         net (fo=2, routed)           0.584     7.648    bc0/M_last_q_i_2_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I1_O)        0.326     7.974 r  bc0/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.519     8.493    bc0/sel
    SLICE_X32Y57         FDRE                                         r  bc0/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.434    14.838    bc0/CLK
    SLICE_X32Y57         FDRE                                         r  bc0/M_ctr_q_reg[16]/C
                         clock pessimism              0.298    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X32Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.896    bc0/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 bc0/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 1.024ns (30.501%)  route 2.333ns (69.499%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.552     5.136    bc0/CLK
    SLICE_X32Y57         FDRE                                         r  bc0/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  bc0/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.819     6.411    bc0/M_ctr_q_reg[16]
    SLICE_X33Y57         LUT4 (Prop_lut4_I1_O)        0.124     6.535 r  bc0/io_led_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.411     6.946    bc0/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X33Y56         LUT5 (Prop_lut5_I4_O)        0.118     7.064 r  bc0/M_last_q_i_2/O
                         net (fo=2, routed)           0.584     7.648    bc0/M_last_q_i_2_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I1_O)        0.326     7.974 r  bc0/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.519     8.493    bc0/sel
    SLICE_X32Y57         FDRE                                         r  bc0/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.434    14.838    bc0/CLK
    SLICE_X32Y57         FDRE                                         r  bc0/M_ctr_q_reg[17]/C
                         clock pessimism              0.298    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X32Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.896    bc0/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  6.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 bc0/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc0/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.561     1.505    bc0/sync/CLK
    SLICE_X36Y53         FDRE                                         r  bc0/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  bc0/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.820    bc0/sync/M_pipe_d[1]
    SLICE_X36Y53         FDRE                                         r  bc0/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.829     2.019    bc0/sync/CLK
    SLICE_X36Y53         FDRE                                         r  bc0/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.066     1.571    bc0/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.591     1.535    slowclock/CLK
    SLICE_X64Y60         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  slowclock/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.813    slowclock/M_ctr_q_reg_n_0_[22]
    SLICE_X64Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X64Y60         FDRE                                         r  slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.861     2.051    slowclock/CLK
    SLICE_X64Y60         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.134     1.669    slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.592     1.536    slowclock/CLK
    SLICE_X64Y57         FDRE                                         r  slowclock/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  slowclock/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.814    slowclock/M_ctr_q_reg_n_0_[10]
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  slowclock/M_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.924    slowclock/M_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X64Y57         FDRE                                         r  slowclock/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.862     2.052    slowclock/CLK
    SLICE_X64Y57         FDRE                                         r  slowclock/M_ctr_q_reg[10]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y57         FDRE (Hold_fdre_C_D)         0.134     1.670    slowclock/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.592     1.536    slowclock/CLK
    SLICE_X64Y58         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.814    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  slowclock/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.924    slowclock/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X64Y58         FDRE                                         r  slowclock/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.862     2.052    slowclock/CLK
    SLICE_X64Y58         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.134     1.670    slowclock/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.592     1.536    slowclock/CLK
    SLICE_X64Y59         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  slowclock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.814    slowclock/M_ctr_q_reg_n_0_[18]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  slowclock/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.924    slowclock/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X64Y59         FDRE                                         r  slowclock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.862     2.052    slowclock/CLK
    SLICE_X64Y59         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.134     1.670    slowclock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.593     1.537    slowclock/CLK
    SLICE_X64Y55         FDRE                                         r  slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.815    slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  slowclock/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.925    slowclock/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X64Y55         FDRE                                         r  slowclock/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.863     2.053    slowclock/CLK
    SLICE_X64Y55         FDRE                                         r  slowclock/M_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y55         FDRE (Hold_fdre_C_D)         0.134     1.671    slowclock/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.593     1.537    slowclock/CLK
    SLICE_X64Y56         FDRE                                         r  slowclock/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  slowclock/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.815    slowclock/M_ctr_q_reg_n_0_[6]
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  slowclock/M_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.925    slowclock/M_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X64Y56         FDRE                                         r  slowclock/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.863     2.053    slowclock/CLK
    SLICE_X64Y56         FDRE                                         r  slowclock/M_ctr_q_reg[6]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y56         FDRE (Hold_fdre_C_D)         0.134     1.671    slowclock/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.274ns (68.173%)  route 0.128ns (31.827%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.591     1.535    slowclock/CLK
    SLICE_X64Y61         FDRE                                         r  slowclock/M_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  slowclock/M_ctr_q_reg[26]/Q
                         net (fo=3, routed)           0.128     1.827    slowclock/S[0]
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.937 r  slowclock/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.937    slowclock/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X64Y61         FDRE                                         r  slowclock/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.861     2.051    slowclock/CLK
    SLICE_X64Y61         FDRE                                         r  slowclock/M_ctr_q_reg[26]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.134     1.669    slowclock/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 seg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.591     1.535    seg/ctr/CLK
    SLICE_X61Y58         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  seg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.180     1.856    seg/ctr/M_ctr_q[0]
    SLICE_X61Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.901 r  seg/ctr/M_ctr_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.901    seg/ctr/M_ctr_d[0]
    SLICE_X61Y58         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.860     2.050    seg/ctr/CLK
    SLICE_X61Y58         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y58         FDRE (Hold_fdre_C_D)         0.091     1.626    seg/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 segc/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segc/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.591     1.535    segc/ctr/CLK
    SLICE_X61Y57         FDRE                                         r  segc/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  segc/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.181     1.856    segc/ctr/M_ctr_q__2[0]
    SLICE_X61Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.901 r  segc/ctr/M_ctr_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.901    segc/ctr/M_ctr_d[0]
    SLICE_X61Y57         FDRE                                         r  segc/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.860     2.050    segc/ctr/CLK
    SLICE_X61Y57         FDRE                                         r  segc/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y57         FDRE (Hold_fdre_C_D)         0.091     1.626    segc/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y53   bc0/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y55   bc0/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y55   bc0/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y56   bc0/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y57   bc0/M_ctr_q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y57   bc0/M_ctr_q_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y57   bc0/M_ctr_q_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y53   bc0/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y53   bc0/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   bc0/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y55   bc0/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y55   bc0/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   bc0/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y57   bc0/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y57   bc0/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y57   bc0/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   bc0/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   bc0/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   bc0/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   bc0/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y55   bc0/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y55   bc0/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   bc0/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   bc0/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   bc0/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   bc0/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y54   bc0/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y54   bc0/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y54   bc0/M_ctr_q_reg[6]/C



