V3 7
FL /usr/userfs/d/drm511/embs/spr/prac2/synthesis/parallel_run/hdl/system_clock_generator_0_wrapper.vhd 2014/02/18.13:49:06 P.40xd
EN work/system_clock_generator_0_wrapper 1392731629 \
      FL /usr/userfs/d/drm511/embs/spr/prac2/synthesis/parallel_run/hdl/system_clock_generator_0_wrapper.vhd \
      PB ieee/std_logic_1164 1350103243 LB UNISIM PH unisim/VCOMPONENTS 1350103252 \
      LB clock_generator_0_v4_03_a LB clock_generator_v4_03_a
AR work/system_clock_generator_0_wrapper/STRUCTURE 1392731630 \
      FL /usr/userfs/d/drm511/embs/spr/prac2/synthesis/parallel_run/hdl/system_clock_generator_0_wrapper.vhd \
      EN work/system_clock_generator_0_wrapper 1392731629 CP clock_generator
