Classic Timing Analyzer report for sisau
Mon May 13 22:19:46 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_4'
  8. Clock Setup: 'senzor_2'
  9. Clock Setup: 'senzor_3'
 10. Clock Setup: 'senzon_1'
 11. Clock Setup: 'senzor_5'
 12. Clock Hold: 'clk'
 13. Clock Hold: 'senzor_4'
 14. Clock Hold: 'senzor_2'
 15. Clock Hold: 'senzor_3'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------+-------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                     ; To                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------+-------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.406 ns                                       ; senzor_2                                 ; Logica_miscare:inst6|dreapta              ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 33.485 ns                                      ; Selectie_proba:inst1|circuit[0]          ; B_IN4_D1                                  ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 17.760 ns                                      ; senzon_1                                 ; B_IN4_D1                                  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 10.670 ns                                      ; buton_START_STOP                         ; debouncing:inst16|inst                    ; --         ; clk      ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 207.51 MHz ( period = 4.819 ns )               ; Logica_miscare:inst6|count_ture[1]       ; Logica_miscare:inst6|count_ture[5]        ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 207.51 MHz ( period = 4.819 ns )               ; Logica_miscare:inst6|count_ture[1]       ; Logica_miscare:inst6|count_ture[5]        ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 265.46 MHz ( period = 3.767 ns )               ; generator_PWM_v2:inst|stare_numarator[5] ; generator_PWM_v2:inst|stare_numarator[10] ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_3'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga              ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_3   ; senzor_3 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga              ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_2   ; senzor_2 ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga              ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_4   ; senzor_4 ; 0            ;
; Clock Hold: 'senzor_3'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Logica_miscare:inst6|dreapta             ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_3   ; senzor_3 ; 8            ;
; Clock Hold: 'senzor_4'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Logica_miscare:inst6|dreapta             ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_4   ; senzor_4 ; 8            ;
; Clock Hold: 'senzor_2'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Logica_miscare:inst6|dreapta             ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_2   ; senzor_2 ; 8            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Selectie_proba:inst1|circuit[1]          ; Selectie_proba:inst1|circuit[1]           ; clk        ; clk      ; 3            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                          ;                                           ;            ;          ; 27           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------+-------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 265.46 MHz ( period = 3.767 ns )               ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 3.502 ns                ;
; N/A   ; 265.46 MHz ( period = 3.767 ns )               ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 3.502 ns                ;
; N/A   ; 265.46 MHz ( period = 3.767 ns )               ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 3.502 ns                ;
; N/A   ; 265.46 MHz ( period = 3.767 ns )               ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 3.502 ns                ;
; N/A   ; 293.94 MHz ( period = 3.402 ns )               ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 293.94 MHz ( period = 3.402 ns )               ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 293.94 MHz ( period = 3.402 ns )               ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 293.94 MHz ( period = 3.402 ns )               ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 312.11 MHz ( period = 3.204 ns )               ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 2.940 ns                ;
; N/A   ; 312.11 MHz ( period = 3.204 ns )               ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 2.940 ns                ;
; N/A   ; 312.11 MHz ( period = 3.204 ns )               ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 2.940 ns                ;
; N/A   ; 312.11 MHz ( period = 3.204 ns )               ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 2.940 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 2.913 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 2.913 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 2.913 ns                ;
; N/A   ; 314.76 MHz ( period = 3.177 ns )               ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 2.913 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 2.805 ns                ;
; N/A   ; 331.13 MHz ( period = 3.020 ns )               ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 2.756 ns                ;
; N/A   ; 331.13 MHz ( period = 3.020 ns )               ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 2.756 ns                ;
; N/A   ; 331.13 MHz ( period = 3.020 ns )               ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 2.756 ns                ;
; N/A   ; 331.13 MHz ( period = 3.020 ns )               ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 2.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 2.646 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 2.641 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 2.575 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 2.507 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 2.507 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 2.507 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 2.507 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 2.480 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 2.480 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 2.480 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 2.480 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 2.323 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 2.323 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 2.323 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 2.323 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[9]                             ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[9]                             ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 2.225 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 2.142 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 2.142 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 2.142 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 2.142 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.129 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.302 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 1.075 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 1.073 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[3]                             ; clk        ; clk      ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[2]                             ; clk        ; clk      ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[0]                             ; clk        ; clk      ; None                        ; None                      ; 1.566 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[3]                             ; clk        ; clk      ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[0]                             ; clk        ; clk      ; None                        ; None                      ; 1.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.772 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 1.488 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 1.487 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.482 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.514 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|sute[0]                                        ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 1.253 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|sute[0]                                        ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[11]                            ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.218 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 1.210 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 1.204 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.193 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.193 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.165 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.164 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.133 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[3]                             ; clk        ; clk      ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[1]                             ; clk        ; clk      ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[2]                             ; clk        ; clk      ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[0]                             ; clk        ; clk      ; None                        ; None                      ; 1.085 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.965 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.047 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.906 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[9]                             ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|sute[0]                                        ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[10]                            ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[10]                            ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[5]                             ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[4]                             ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[3]                             ; generator_PWM_v2:inst|stare_numarator[3]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[0]                             ; generator_PWM_v2:inst|stare_numarator[0]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[1]                             ; generator_PWM_v2:inst|stare_numarator[1]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[2]                             ; generator_PWM_v2:inst|stare_numarator[2]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[7]                             ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[6]                             ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|sute[0]                                        ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[11]                            ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[9]                             ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; generator_PWM_v2:inst|stare_numarator[10]                            ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.140 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.126 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 2.128 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.959 ns                ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.140 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.126 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 2.128 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.959 ns                ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_3'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-----------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.140 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.126 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 2.128 ns                ;
+-------+------------------------------------------------+-----------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 207.51 MHz ( period = 4.819 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.391 ns                ;
; N/A   ; 208.29 MHz ( period = 4.801 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.379 ns                ;
; N/A   ; 208.94 MHz ( period = 4.786 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.401 ns                ;
; N/A   ; 209.73 MHz ( period = 4.768 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.389 ns                ;
; N/A   ; 213.40 MHz ( period = 4.686 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.257 ns                ;
; N/A   ; 213.68 MHz ( period = 4.680 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.432 ns                ;
; N/A   ; 213.72 MHz ( period = 4.679 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.445 ns                ;
; N/A   ; 214.32 MHz ( period = 4.666 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; 214.45 MHz ( period = 4.663 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.308 ns                ;
; N/A   ; 214.92 MHz ( period = 4.653 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.267 ns                ;
; N/A   ; 215.19 MHz ( period = 4.647 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.442 ns                ;
; N/A   ; 215.29 MHz ( period = 4.645 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.296 ns                ;
; N/A   ; 215.38 MHz ( period = 4.643 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.265 ns                ;
; N/A   ; 215.80 MHz ( period = 4.634 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.376 ns                ;
; N/A   ; 217.34 MHz ( period = 4.601 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.386 ns                ;
; N/A   ; 217.77 MHz ( period = 4.592 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.223 ns                ;
; N/A   ; 219.06 MHz ( period = 4.565 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.156 ns                ;
; N/A   ; 220.12 MHz ( period = 4.543 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 220.75 MHz ( period = 4.530 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.174 ns                ;
; N/A   ; 221.04 MHz ( period = 4.524 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.349 ns                ;
; N/A   ; 221.73 MHz ( period = 4.510 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.131 ns                ;
; N/A   ; 222.02 MHz ( period = 4.504 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.306 ns                ;
; N/A   ; 223.31 MHz ( period = 4.478 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; 224.57 MHz ( period = 4.453 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.264 ns                ;
; N/A   ; 225.63 MHz ( period = 4.432 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 225.94 MHz ( period = 4.426 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 226.04 MHz ( period = 4.424 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.010 ns                ;
; N/A   ; 228.31 MHz ( period = 4.380 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.141 ns                ;
; N/A   ; 231.86 MHz ( period = 4.313 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; 232.56 MHz ( period = 4.300 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.898 ns                ;
; N/A   ; 238.44 MHz ( period = 4.194 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 240.73 MHz ( period = 4.154 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.751 ns                ;
; N/A   ; 245.94 MHz ( period = 4.066 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.696 ns                ;
; N/A   ; 246.00 MHz ( period = 4.065 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.857 ns                ;
; N/A   ; 271.89 MHz ( period = 3.678 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; 321.44 MHz ( period = 3.111 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.907 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 207.51 MHz ( period = 4.819 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.391 ns                ;
; N/A   ; 208.29 MHz ( period = 4.801 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.379 ns                ;
; N/A   ; 208.94 MHz ( period = 4.786 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.401 ns                ;
; N/A   ; 209.73 MHz ( period = 4.768 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.389 ns                ;
; N/A   ; 213.40 MHz ( period = 4.686 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.257 ns                ;
; N/A   ; 213.68 MHz ( period = 4.680 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.432 ns                ;
; N/A   ; 213.72 MHz ( period = 4.679 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.445 ns                ;
; N/A   ; 214.32 MHz ( period = 4.666 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; 214.45 MHz ( period = 4.663 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.308 ns                ;
; N/A   ; 214.92 MHz ( period = 4.653 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.267 ns                ;
; N/A   ; 215.19 MHz ( period = 4.647 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.442 ns                ;
; N/A   ; 215.29 MHz ( period = 4.645 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.296 ns                ;
; N/A   ; 215.38 MHz ( period = 4.643 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.265 ns                ;
; N/A   ; 215.80 MHz ( period = 4.634 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.376 ns                ;
; N/A   ; 217.34 MHz ( period = 4.601 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.386 ns                ;
; N/A   ; 217.77 MHz ( period = 4.592 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.223 ns                ;
; N/A   ; 219.06 MHz ( period = 4.565 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.156 ns                ;
; N/A   ; 220.12 MHz ( period = 4.543 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 220.75 MHz ( period = 4.530 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.174 ns                ;
; N/A   ; 221.04 MHz ( period = 4.524 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.349 ns                ;
; N/A   ; 221.73 MHz ( period = 4.510 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.131 ns                ;
; N/A   ; 222.02 MHz ( period = 4.504 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.306 ns                ;
; N/A   ; 223.31 MHz ( period = 4.478 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; 224.57 MHz ( period = 4.453 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.264 ns                ;
; N/A   ; 225.63 MHz ( period = 4.432 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 225.94 MHz ( period = 4.426 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 226.04 MHz ( period = 4.424 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.010 ns                ;
; N/A   ; 228.31 MHz ( period = 4.380 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.141 ns                ;
; N/A   ; 231.86 MHz ( period = 4.313 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; 232.56 MHz ( period = 4.300 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.898 ns                ;
; N/A   ; 238.44 MHz ( period = 4.194 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 240.73 MHz ( period = 4.154 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.751 ns                ;
; N/A   ; 245.94 MHz ( period = 4.066 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.696 ns                ;
; N/A   ; 246.00 MHz ( period = 4.065 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.857 ns                ;
; N/A   ; 271.89 MHz ( period = 3.678 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; 321.44 MHz ( period = 3.111 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.907 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 0.760 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_4'                                                                                                                                                                                                           ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 1.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 1.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 1.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 2.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 2.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 2.140 ns                 ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_2'                                                                                                                                                                                                           ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 2.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 2.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 2.140 ns                 ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_3'                                                                                                                                                                                                           ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 1.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 1.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 1.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 2.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 2.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_3   ; senzor_3 ; None                       ; None                       ; 2.140 ns                 ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                          ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                         ; To Clock ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; N/A   ; None         ; 5.406 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
; N/A   ; None         ; 5.182 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A   ; None         ; 5.113 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
; N/A   ; None         ; 5.035 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
; N/A   ; None         ; 4.811 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
; N/A   ; None         ; 4.742 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A   ; None         ; 3.288 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A   ; None         ; 3.284 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A   ; None         ; 3.281 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A   ; None         ; 3.183 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A   ; None         ; 3.100 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A   ; None         ; 3.096 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A   ; None         ; 3.093 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A   ; None         ; 2.995 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A   ; None         ; 2.874 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A   ; None         ; 2.871 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A   ; None         ; 2.859 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A   ; None         ; 2.856 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A   ; None         ; 2.853 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A   ; None         ; 2.849 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A   ; None         ; 2.846 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A   ; None         ; 2.760 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A   ; None         ; 2.748 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A   ; None         ; 2.693 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A   ; None         ; 2.683 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A   ; None         ; 2.671 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A   ; None         ; 2.668 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A   ; None         ; 2.614 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A   ; None         ; 2.614 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A   ; None         ; 2.605 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A   ; None         ; 2.599 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A   ; None         ; 2.572 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A   ; None         ; 2.527 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A   ; None         ; 2.521 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A   ; None         ; 2.449 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A   ; None         ; 2.436 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A   ; None         ; 2.433 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A   ; None         ; 2.426 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A   ; None         ; 2.424 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A   ; None         ; 2.421 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A   ; None         ; 2.417 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A   ; None         ; 2.411 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A   ; None         ; 2.346 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A   ; None         ; 2.340 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A   ; None         ; 2.325 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A   ; None         ; 2.261 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A   ; None         ; 2.179 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A   ; None         ; 2.170 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A   ; None         ; 2.164 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A   ; None         ; 2.014 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A   ; None         ; -10.248 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
; N/A   ; None         ; -10.404 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                       ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 33.485 ns  ; Selectie_proba:inst1|circuit[0]            ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.191 ns  ; Selectie_proba:inst1|circuit[1]            ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.120 ns  ; Selectie_proba:inst1|circuit[0]            ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.826 ns  ; Selectie_proba:inst1|circuit[1]            ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.716 ns  ; Selectie_proba:inst1|circuit[0]            ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.711 ns  ; Selectie_proba:inst1|circuit[0]            ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.422 ns  ; Selectie_proba:inst1|circuit[1]            ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.417 ns  ; Selectie_proba:inst1|circuit[1]            ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.363 ns  ; Selectie_proba:inst1|circuit[0]            ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.069 ns  ; Selectie_proba:inst1|circuit[1]            ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.054 ns  ; Selectie_proba:inst1|circuit[0]            ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.760 ns  ; Selectie_proba:inst1|circuit[1]            ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.291 ns  ; Selectie_proba:inst1|circuit[0]            ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.290 ns  ; Selectie_proba:inst1|circuit[0]            ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.997 ns  ; Selectie_proba:inst1|circuit[1]            ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.996 ns  ; Selectie_proba:inst1|circuit[1]            ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 27.944 ns  ; Selectie_proba:inst1|led3                  ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 27.769 ns  ; Selectie_proba:inst1|led1                  ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 27.735 ns  ; Selectie_proba:inst1|led2                  ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 27.593 ns  ; START_STOP:inst15|inst                     ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 27.375 ns  ; Selectie_proba:inst1|circuit[0]            ; circuit[0]          ; clk        ;
; N/A                                     ; None                                                ; 27.250 ns  ; START_STOP:inst15|inst                     ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 27.240 ns  ; Selectie_proba:inst1|led3                  ; info_circuit3       ; clk        ;
; N/A                                     ; None                                                ; 27.113 ns  ; Selectie_proba:inst1|circuit[1]            ; circuit[1]          ; clk        ;
; N/A                                     ; None                                                ; 26.934 ns  ; Selectie_proba:inst1|led2                  ; info_circuit2       ; clk        ;
; N/A                                     ; None                                                ; 26.205 ns  ; Selectie_proba:inst1|led1                  ; info_circuit1       ; clk        ;
; N/A                                     ; None                                                ; 25.819 ns  ; START_STOP:inst15|inst                     ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 25.809 ns  ; START_STOP:inst15|inst                     ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 21.241 ns  ; Logica_miscare:inst6|factor_dc_driverA[8]  ; PWM_B               ; senzor_3   ;
; N/A                                     ; None                                                ; 20.994 ns  ; Logica_miscare:inst6|factor_dc_driverA[8]  ; PWM_B               ; senzor_2   ;
; N/A                                     ; None                                                ; 20.898 ns  ; Logica_miscare:inst6|factor_dc_driverA[8]  ; PWM_A               ; senzor_3   ;
; N/A                                     ; None                                                ; 20.806 ns  ; Logica_miscare:inst6|factor_dc_driverA[8]  ; PWM_B               ; senzor_4   ;
; N/A                                     ; None                                                ; 20.651 ns  ; Logica_miscare:inst6|factor_dc_driverA[8]  ; PWM_A               ; senzor_2   ;
; N/A                                     ; None                                                ; 20.463 ns  ; Logica_miscare:inst6|factor_dc_driverA[8]  ; PWM_A               ; senzor_4   ;
; N/A                                     ; None                                                ; 20.039 ns  ; Logica_miscare:inst6|factor_dc_driverA[4]  ; PWM_B               ; senzor_3   ;
; N/A                                     ; None                                                ; 19.792 ns  ; Logica_miscare:inst6|factor_dc_driverA[4]  ; PWM_B               ; senzor_2   ;
; N/A                                     ; None                                                ; 19.696 ns  ; Logica_miscare:inst6|factor_dc_driverA[4]  ; PWM_A               ; senzor_3   ;
; N/A                                     ; None                                                ; 19.604 ns  ; Logica_miscare:inst6|factor_dc_driverA[4]  ; PWM_B               ; senzor_4   ;
; N/A                                     ; None                                                ; 19.495 ns  ; generator_PWM_v2:inst|stare_numarator[1]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 19.449 ns  ; Logica_miscare:inst6|factor_dc_driverA[4]  ; PWM_A               ; senzor_2   ;
; N/A                                     ; None                                                ; 19.261 ns  ; Logica_miscare:inst6|factor_dc_driverA[4]  ; PWM_A               ; senzor_4   ;
; N/A                                     ; None                                                ; 19.152 ns  ; generator_PWM_v2:inst|stare_numarator[1]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 19.013 ns  ; generator_PWM_v2:inst|stare_numarator[2]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 18.848 ns  ; generator_PWM_v2:inst|stare_numarator[3]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 18.670 ns  ; generator_PWM_v2:inst|stare_numarator[2]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 18.594 ns  ; generator_PWM_v2:inst|stare_numarator[0]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 18.580 ns  ; Logica_miscare:inst6|factor_dc_driverB[8]  ; PWM_D               ; senzor_3   ;
; N/A                                     ; None                                                ; 18.570 ns  ; Logica_miscare:inst6|factor_dc_driverB[8]  ; PWM_C               ; senzor_3   ;
; N/A                                     ; None                                                ; 18.505 ns  ; generator_PWM_v2:inst|stare_numarator[3]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 18.480 ns  ; Logica_miscare:inst6|factor_dc_driverA[10] ; PWM_B               ; senzor_2   ;
; N/A                                     ; None                                                ; 18.333 ns  ; Logica_miscare:inst6|factor_dc_driverB[8]  ; PWM_D               ; senzor_2   ;
; N/A                                     ; None                                                ; 18.323 ns  ; Logica_miscare:inst6|factor_dc_driverB[8]  ; PWM_C               ; senzor_2   ;
; N/A                                     ; None                                                ; 18.299 ns  ; Logica_miscare:inst6|factor_dc_driverA[10] ; PWM_B               ; senzor_4   ;
; N/A                                     ; None                                                ; 18.251 ns  ; generator_PWM_v2:inst|stare_numarator[0]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 18.145 ns  ; Logica_miscare:inst6|factor_dc_driverB[8]  ; PWM_D               ; senzor_4   ;
; N/A                                     ; None                                                ; 18.137 ns  ; Logica_miscare:inst6|factor_dc_driverA[10] ; PWM_A               ; senzor_2   ;
; N/A                                     ; None                                                ; 18.135 ns  ; Logica_miscare:inst6|factor_dc_driverB[8]  ; PWM_C               ; senzor_4   ;
; N/A                                     ; None                                                ; 17.956 ns  ; Logica_miscare:inst6|factor_dc_driverA[10] ; PWM_A               ; senzor_4   ;
; N/A                                     ; None                                                ; 17.945 ns  ; Logica_miscare:inst6|factor_dc_driverB[4]  ; PWM_D               ; senzor_3   ;
; N/A                                     ; None                                                ; 17.935 ns  ; Logica_miscare:inst6|factor_dc_driverB[4]  ; PWM_C               ; senzor_3   ;
; N/A                                     ; None                                                ; 17.882 ns  ; Logica_miscare:inst6|count_ture[0]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.827 ns  ; generator_PWM_v2:inst|stare_numarator[5]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 17.726 ns  ; generator_PWM_v2:inst|stare_numarator[4]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 17.698 ns  ; Logica_miscare:inst6|factor_dc_driverB[4]  ; PWM_D               ; senzor_2   ;
; N/A                                     ; None                                                ; 17.688 ns  ; Logica_miscare:inst6|factor_dc_driverB[4]  ; PWM_C               ; senzor_2   ;
; N/A                                     ; None                                                ; 17.627 ns  ; Logica_miscare:inst6|count_ture[1]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.595 ns  ; Logica_miscare:inst6|count_ture[4]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.586 ns  ; Logica_miscare:inst6|count_ture[0]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.517 ns  ; Logica_miscare:inst6|count_ture[0]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.510 ns  ; Logica_miscare:inst6|factor_dc_driverB[4]  ; PWM_D               ; senzor_4   ;
; N/A                                     ; None                                                ; 17.500 ns  ; Logica_miscare:inst6|factor_dc_driverB[4]  ; PWM_C               ; senzor_4   ;
; N/A                                     ; None                                                ; 17.493 ns  ; Logica_miscare:inst6|count_ture[5]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.485 ns  ; generator_PWM_v2:inst|stare_numarator[1]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 17.484 ns  ; generator_PWM_v2:inst|stare_numarator[5]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 17.480 ns  ; Logica_miscare:inst6|count_ture[2]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.475 ns  ; generator_PWM_v2:inst|stare_numarator[1]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 17.428 ns  ; Logica_miscare:inst6|count_ture[3]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.383 ns  ; generator_PWM_v2:inst|stare_numarator[4]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 17.331 ns  ; Logica_miscare:inst6|count_ture[1]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.299 ns  ; Logica_miscare:inst6|count_ture[4]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.262 ns  ; Logica_miscare:inst6|count_ture[1]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.230 ns  ; Logica_miscare:inst6|count_ture[4]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.221 ns  ; Logica_miscare:inst6|count_ture[0]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.197 ns  ; Logica_miscare:inst6|count_ture[5]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.184 ns  ; Logica_miscare:inst6|count_ture[2]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.132 ns  ; Logica_miscare:inst6|count_ture[3]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.128 ns  ; Logica_miscare:inst6|count_ture[5]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.115 ns  ; Logica_miscare:inst6|count_ture[2]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.113 ns  ; Logica_miscare:inst6|count_ture[0]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.108 ns  ; Logica_miscare:inst6|count_ture[0]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.063 ns  ; Logica_miscare:inst6|count_ture[3]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.003 ns  ; generator_PWM_v2:inst|stare_numarator[2]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 16.993 ns  ; generator_PWM_v2:inst|stare_numarator[2]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 16.966 ns  ; Logica_miscare:inst6|count_ture[1]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.934 ns  ; Logica_miscare:inst6|count_ture[4]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.858 ns  ; Logica_miscare:inst6|count_ture[1]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.853 ns  ; Logica_miscare:inst6|count_ture[1]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.832 ns  ; Logica_miscare:inst6|count_ture[5]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.826 ns  ; Logica_miscare:inst6|count_ture[4]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.821 ns  ; Logica_miscare:inst6|count_ture[4]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.819 ns  ; Logica_miscare:inst6|count_ture[2]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.817 ns  ; Logica_miscare:inst6|count_ture[0]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.812 ns  ; Logica_miscare:inst6|count_ture[0]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.767 ns  ; Logica_miscare:inst6|count_ture[3]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.760 ns  ; Logica_miscare:inst6|count_ture[0]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.737 ns  ; generator_PWM_v2:inst|stare_numarator[6]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 16.724 ns  ; Logica_miscare:inst6|count_ture[5]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.719 ns  ; Logica_miscare:inst6|count_ture[5]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.711 ns  ; Logica_miscare:inst6|count_ture[2]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.706 ns  ; Logica_miscare:inst6|count_ture[2]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.659 ns  ; Logica_miscare:inst6|count_ture[3]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.654 ns  ; Logica_miscare:inst6|count_ture[3]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.628 ns  ; Logica_miscare:inst6|count_ture[6]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.562 ns  ; Logica_miscare:inst6|count_ture[1]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.557 ns  ; Logica_miscare:inst6|count_ture[1]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.530 ns  ; Logica_miscare:inst6|count_ture[4]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.525 ns  ; Logica_miscare:inst6|count_ture[4]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.505 ns  ; Logica_miscare:inst6|count_ture[1]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.473 ns  ; Logica_miscare:inst6|count_ture[4]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.464 ns  ; Logica_miscare:inst6|count_ture[0]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.451 ns  ; Logica_miscare:inst6|count_ture[0]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.428 ns  ; Logica_miscare:inst6|count_ture[5]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.423 ns  ; Logica_miscare:inst6|count_ture[5]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.415 ns  ; Logica_miscare:inst6|count_ture[2]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.410 ns  ; Logica_miscare:inst6|count_ture[2]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.394 ns  ; generator_PWM_v2:inst|stare_numarator[6]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 16.371 ns  ; Logica_miscare:inst6|count_ture[5]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.363 ns  ; Logica_miscare:inst6|count_ture[3]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.358 ns  ; Logica_miscare:inst6|count_ture[3]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.358 ns  ; Logica_miscare:inst6|count_ture[2]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.332 ns  ; Logica_miscare:inst6|count_ture[6]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.306 ns  ; Logica_miscare:inst6|count_ture[3]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.263 ns  ; Logica_miscare:inst6|count_ture[6]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.233 ns  ; generator_PWM_v2:inst|stare_numarator[4]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 16.223 ns  ; generator_PWM_v2:inst|stare_numarator[4]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 16.209 ns  ; Logica_miscare:inst6|count_ture[1]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.201 ns  ; generator_PWM_v2:inst|stare_numarator[7]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 16.197 ns  ; generator_PWM_v2:inst|sute[0]              ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 16.196 ns  ; Logica_miscare:inst6|count_ture[1]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.177 ns  ; Logica_miscare:inst6|count_ture[4]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.164 ns  ; Logica_miscare:inst6|count_ture[4]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.157 ns  ; generator_PWM_v2:inst|stare_numarator[3]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 16.155 ns  ; Logica_miscare:inst6|count_ture[0]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.147 ns  ; generator_PWM_v2:inst|stare_numarator[3]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 16.075 ns  ; Logica_miscare:inst6|count_ture[5]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.062 ns  ; Logica_miscare:inst6|count_ture[5]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.062 ns  ; Logica_miscare:inst6|count_ture[2]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.055 ns  ; generator_PWM_v2:inst|stare_numarator[9]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 16.049 ns  ; Logica_miscare:inst6|count_ture[2]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.038 ns  ; generator_PWM_v2:inst|stare_numarator[0]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 16.028 ns  ; generator_PWM_v2:inst|stare_numarator[0]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 16.010 ns  ; Logica_miscare:inst6|count_ture[3]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.997 ns  ; Logica_miscare:inst6|count_ture[3]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.967 ns  ; Logica_miscare:inst6|count_ture[6]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.956 ns  ; Logica_miscare:inst6|factor_dc_driverA[11] ; PWM_B               ; senzor_2   ;
; N/A                                     ; None                                                ; 15.902 ns  ; generator_PWM_v2:inst|stare_numarator[10]  ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 15.900 ns  ; Logica_miscare:inst6|count_ture[1]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.881 ns  ; generator_PWM_v2:inst|stare_numarator[5]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 15.871 ns  ; generator_PWM_v2:inst|stare_numarator[5]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 15.868 ns  ; Logica_miscare:inst6|count_ture[4]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.859 ns  ; Logica_miscare:inst6|count_ture[6]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.858 ns  ; generator_PWM_v2:inst|stare_numarator[7]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 15.854 ns  ; Logica_miscare:inst6|count_ture[6]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.854 ns  ; generator_PWM_v2:inst|sute[0]              ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 15.775 ns  ; Logica_miscare:inst6|factor_dc_driverA[11] ; PWM_B               ; senzor_4   ;
; N/A                                     ; None                                                ; 15.766 ns  ; Logica_miscare:inst6|count_ture[5]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.753 ns  ; Logica_miscare:inst6|count_ture[2]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.712 ns  ; generator_PWM_v2:inst|stare_numarator[9]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 15.701 ns  ; Logica_miscare:inst6|count_ture[3]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.688 ns  ; Logica_miscare:inst6|count_ture[0]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.687 ns  ; Logica_miscare:inst6|count_ture[0]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.613 ns  ; Logica_miscare:inst6|factor_dc_driverA[11] ; PWM_A               ; senzor_2   ;
; N/A                                     ; None                                                ; 15.563 ns  ; Logica_miscare:inst6|count_ture[6]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.559 ns  ; generator_PWM_v2:inst|stare_numarator[10]  ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 15.558 ns  ; Logica_miscare:inst6|count_ture[6]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.532 ns  ; Logica_miscare:inst6|factor_dc_driverB[10] ; PWM_D               ; senzor_2   ;
; N/A                                     ; None                                                ; 15.522 ns  ; Logica_miscare:inst6|factor_dc_driverB[10] ; PWM_C               ; senzor_2   ;
; N/A                                     ; None                                                ; 15.506 ns  ; Logica_miscare:inst6|count_ture[6]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.433 ns  ; Logica_miscare:inst6|count_ture[1]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.432 ns  ; Logica_miscare:inst6|count_ture[1]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.432 ns  ; Logica_miscare:inst6|factor_dc_driverA[11] ; PWM_A               ; senzor_4   ;
; N/A                                     ; None                                                ; 15.420 ns  ; Logica_miscare:inst6|count_ture[7]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.401 ns  ; Logica_miscare:inst6|count_ture[4]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.400 ns  ; Logica_miscare:inst6|count_ture[4]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.392 ns  ; Logica_miscare:inst6|count_ture[0]         ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.391 ns  ; Logica_miscare:inst6|count_ture[0]         ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.351 ns  ; Logica_miscare:inst6|factor_dc_driverB[10] ; PWM_D               ; senzor_4   ;
; N/A                                     ; None                                                ; 15.341 ns  ; Logica_miscare:inst6|factor_dc_driverB[10] ; PWM_C               ; senzor_4   ;
; N/A                                     ; None                                                ; 15.299 ns  ; Logica_miscare:inst6|count_ture[5]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.298 ns  ; Logica_miscare:inst6|count_ture[5]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.286 ns  ; Logica_miscare:inst6|count_ture[2]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.285 ns  ; Logica_miscare:inst6|count_ture[2]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.234 ns  ; Logica_miscare:inst6|count_ture[3]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.233 ns  ; Logica_miscare:inst6|count_ture[3]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.210 ns  ; Logica_miscare:inst6|count_ture[6]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.197 ns  ; Logica_miscare:inst6|count_ture[6]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.137 ns  ; Logica_miscare:inst6|count_ture[1]         ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.136 ns  ; Logica_miscare:inst6|count_ture[1]         ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.124 ns  ; Logica_miscare:inst6|count_ture[7]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.105 ns  ; Logica_miscare:inst6|count_ture[4]         ; C_IN2_D2            ; senzor_5   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                            ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 17.760 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 17.427 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 17.395 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 17.062 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 16.991 ns       ; senzon_1 ; A_IN1_D1 ;
; N/A   ; None              ; 16.986 ns       ; senzon_1 ; B_IN3_D1 ;
; N/A   ; None              ; 16.658 ns       ; senzor_5 ; A_IN1_D1 ;
; N/A   ; None              ; 16.653 ns       ; senzor_5 ; B_IN3_D1 ;
; N/A   ; None              ; 16.638 ns       ; senzon_1 ; C_IN1_D2 ;
; N/A   ; None              ; 16.329 ns       ; senzon_1 ; D_IN3_D2 ;
; N/A   ; None              ; 16.305 ns       ; senzor_5 ; C_IN1_D2 ;
; N/A   ; None              ; 15.996 ns       ; senzor_5 ; D_IN3_D2 ;
; N/A   ; None              ; 15.566 ns       ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 15.565 ns       ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 15.233 ns       ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 15.232 ns       ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 14.592 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 14.431 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 14.227 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 14.122 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 14.051 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 13.995 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 13.927 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 13.868 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 13.688 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 13.686 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 13.686 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 13.683 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 13.562 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 13.559 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 13.181 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 13.176 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 13.138 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 13.133 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 12.644 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 12.643 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 12.207 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 12.206 ns       ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 12.078 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 12.077 ns       ; senzor_4 ; D_IN4_D2 ;
+-------+-------------------+-----------------+----------+----------+


+--------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                         ; To Clock ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; N/A           ; None        ; 10.670 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
; N/A           ; None        ; 10.514 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
; N/A           ; None        ; -0.590 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A           ; None        ; -0.837 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A           ; None        ; -0.901 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A           ; None        ; -0.961 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A           ; None        ; -0.962 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A           ; None        ; -0.976 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A           ; None        ; -1.025 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A           ; None        ; -1.134 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A           ; None        ; -1.135 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A           ; None        ; -1.148 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A           ; None        ; -1.208 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A           ; None        ; -1.209 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A           ; None        ; -1.213 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A           ; None        ; -1.221 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A           ; None        ; -1.223 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A           ; None        ; -1.233 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A           ; None        ; -1.315 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A           ; None        ; -1.316 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A           ; None        ; -1.324 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A           ; None        ; -1.336 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A           ; None        ; -1.396 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A           ; None        ; -1.397 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A           ; None        ; -1.411 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A           ; None        ; -1.460 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A           ; None        ; -1.468 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A           ; None        ; -1.480 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A           ; None        ; -1.490 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A           ; None        ; -1.492 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A           ; None        ; -1.571 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A           ; None        ; -1.643 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A           ; None        ; -1.645 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A           ; None        ; -1.646 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A           ; None        ; -1.648 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A           ; None        ; -1.656 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A           ; None        ; -1.668 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A           ; None        ; -1.671 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A           ; None        ; -1.673 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A           ; None        ; -1.759 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A           ; None        ; -1.890 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A           ; None        ; -1.892 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A           ; None        ; -1.893 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A           ; None        ; -2.078 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A           ; None        ; -2.080 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A           ; None        ; -2.081 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A           ; None        ; -3.769 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A           ; None        ; -3.838 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
; N/A           ; None        ; -3.880 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
; N/A           ; None        ; -3.949 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A           ; None        ; -4.062 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
; N/A           ; None        ; -4.173 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 13 22:19:46 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[4]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[8]" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[10]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[11]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[4]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[8]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[10]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[11]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~1" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Equal0~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|factor_dc_driverA[8]~3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
Info: Clock "clk" has Internal fmax of 265.46 MHz between source register "generator_PWM_v2:inst|stare_numarator[5]" and destination register "generator_PWM_v2:inst|sute[0]" (period= 3.767 ns)
    Info: + Longest register to register delay is 3.502 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N29; Fanout = 8; REG Node = 'generator_PWM_v2:inst|stare_numarator[5]'
        Info: 2: + IC(1.115 ns) + CELL(0.651 ns) = 1.766 ns; Loc. = LCCOMB_X21_Y8_N26; Fanout = 1; COMB Node = 'generator_PWM_v2:inst|Equal1~0'
        Info: 3: + IC(0.360 ns) + CELL(0.202 ns) = 2.328 ns; Loc. = LCCOMB_X21_Y8_N14; Fanout = 4; COMB Node = 'generator_PWM_v2:inst|stare_numarator[11]~0'
        Info: 4: + IC(0.319 ns) + CELL(0.855 ns) = 3.502 ns; Loc. = LCFF_X21_Y8_N7; Fanout = 7; REG Node = 'generator_PWM_v2:inst|sute[0]'
        Info: Total cell delay = 1.708 ns ( 48.77 % )
        Info: Total interconnect delay = 1.794 ns ( 51.23 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "clk" to destination register is 4.924 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.825 ns) + CELL(0.000 ns) = 3.419 ns; Loc. = CLKCTRL_G1; Fanout = 15; COMB Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl'
            Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 4.924 ns; Loc. = LCFF_X21_Y8_N7; Fanout = 7; REG Node = 'generator_PWM_v2:inst|sute[0]'
            Info: Total cell delay = 2.736 ns ( 55.56 % )
            Info: Total interconnect delay = 2.188 ns ( 44.44 % )
        Info: - Longest clock path from clock "clk" to source register is 4.925 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.825 ns) + CELL(0.000 ns) = 3.419 ns; Loc. = CLKCTRL_G1; Fanout = 15; COMB Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl'
            Info: 4: + IC(0.840 ns) + CELL(0.666 ns) = 4.925 ns; Loc. = LCFF_X22_Y8_N29; Fanout = 8; REG Node = 'generator_PWM_v2:inst|stare_numarator[5]'
            Info: Total cell delay = 2.736 ns ( 55.55 % )
            Info: Total interconnect delay = 2.189 ns ( 44.45 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_4" Internal fmax is restricted to 360.1 MHz between source register "Logica_miscare:inst6|stanga" and destination register "Logica_miscare:inst6|factor_dc_driverB[4]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.140 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
            Info: 2: + IC(0.405 ns) + CELL(0.370 ns) = 0.775 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.409 ns) + CELL(0.206 ns) = 1.390 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverB[4]~3'
            Info: 4: + IC(0.384 ns) + CELL(0.366 ns) = 2.140 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[4]'
            Info: Total cell delay = 0.942 ns ( 44.02 % )
            Info: Total interconnect delay = 1.198 ns ( 55.98 % )
        Info: - Smallest clock skew is 3.148 ns
            Info: + Shortest clock path from clock "senzor_4" to destination register is 6.046 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
                Info: 2: + IC(1.910 ns) + CELL(0.206 ns) = 3.061 ns; Loc. = LCCOMB_X22_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
                Info: 3: + IC(1.392 ns) + CELL(0.000 ns) = 4.453 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl'
                Info: 4: + IC(1.387 ns) + CELL(0.206 ns) = 6.046 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[4]'
                Info: Total cell delay = 1.357 ns ( 22.44 % )
                Info: Total interconnect delay = 4.689 ns ( 77.56 % )
            Info: - Longest clock path from clock "senzor_4" to source register is 2.898 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
                Info: 2: + IC(1.009 ns) + CELL(0.370 ns) = 2.324 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
                Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 2.898 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
                Info: Total cell delay = 1.521 ns ( 52.48 % )
                Info: Total interconnect delay = 1.377 ns ( 47.52 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 1.203 ns
Info: Clock "senzor_2" Internal fmax is restricted to 360.1 MHz between source register "Logica_miscare:inst6|stanga" and destination register "Logica_miscare:inst6|factor_dc_driverB[4]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.140 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
            Info: 2: + IC(0.405 ns) + CELL(0.370 ns) = 0.775 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.409 ns) + CELL(0.206 ns) = 1.390 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverB[4]~3'
            Info: 4: + IC(0.384 ns) + CELL(0.366 ns) = 2.140 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[4]'
            Info: Total cell delay = 0.942 ns ( 44.02 % )
            Info: Total interconnect delay = 1.198 ns ( 55.98 % )
        Info: - Smallest clock skew is 3.112 ns
            Info: + Shortest clock path from clock "senzor_2" to destination register is 6.234 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
                Info: 2: + IC(1.934 ns) + CELL(0.370 ns) = 3.249 ns; Loc. = LCCOMB_X22_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
                Info: 3: + IC(1.392 ns) + CELL(0.000 ns) = 4.641 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl'
                Info: 4: + IC(1.387 ns) + CELL(0.206 ns) = 6.234 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[4]'
                Info: Total cell delay = 1.521 ns ( 24.40 % )
                Info: Total interconnect delay = 4.713 ns ( 75.60 % )
            Info: - Longest clock path from clock "senzor_2" to source register is 3.122 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
                Info: 2: + IC(1.397 ns) + CELL(0.206 ns) = 2.548 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
                Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 3.122 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
                Info: Total cell delay = 1.357 ns ( 43.47 % )
                Info: Total interconnect delay = 1.765 ns ( 56.53 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 1.203 ns
Info: Clock "senzor_3" Internal fmax is restricted to 360.1 MHz between source register "Logica_miscare:inst6|stanga" and destination register "Logica_miscare:inst6|factor_dc_driverB[4]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.140 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
            Info: 2: + IC(0.405 ns) + CELL(0.370 ns) = 0.775 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.409 ns) + CELL(0.206 ns) = 1.390 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverB[4]~3'
            Info: 4: + IC(0.384 ns) + CELL(0.366 ns) = 2.140 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[4]'
            Info: Total cell delay = 0.942 ns ( 44.02 % )
            Info: Total interconnect delay = 1.198 ns ( 55.98 % )
        Info: - Smallest clock skew is 3.290 ns
            Info: + Shortest clock path from clock "senzor_3" to destination register is 6.481 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
                Info: 2: + IC(1.927 ns) + CELL(0.624 ns) = 3.496 ns; Loc. = LCCOMB_X22_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
                Info: 3: + IC(1.392 ns) + CELL(0.000 ns) = 4.888 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl'
                Info: 4: + IC(1.387 ns) + CELL(0.206 ns) = 6.481 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[4]'
                Info: Total cell delay = 1.775 ns ( 27.39 % )
                Info: Total interconnect delay = 4.706 ns ( 72.61 % )
            Info: - Longest clock path from clock "senzor_3" to source register is 3.191 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
                Info: 2: + IC(1.021 ns) + CELL(0.651 ns) = 2.617 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
                Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 3.191 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
                Info: Total cell delay = 1.802 ns ( 56.47 % )
                Info: Total interconnect delay = 1.389 ns ( 43.53 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 1.203 ns
Info: Clock "senzon_1" has Internal fmax of 207.51 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 4.819 ns)
    Info: + Longest register to register delay is 3.391 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.407 ns) + CELL(0.621 ns) = 1.028 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.114 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.200 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.286 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.792 ns; Loc. = LCCOMB_X19_Y10_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 7: + IC(0.372 ns) + CELL(0.366 ns) = 2.530 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~18'
        Info: 8: + IC(0.655 ns) + CELL(0.206 ns) = 3.391 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.957 ns ( 57.71 % )
        Info: Total interconnect delay = 1.434 ns ( 42.29 % )
    Info: - Smallest clock skew is -0.026 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 5.343 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.801 ns) + CELL(0.206 ns) = 2.952 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 3.640 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.337 ns) + CELL(0.366 ns) = 5.343 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.517 ns ( 28.39 % )
            Info: Total interconnect delay = 3.826 ns ( 71.61 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 5.369 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.801 ns) + CELL(0.206 ns) = 2.952 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 3.640 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.363 ns) + CELL(0.366 ns) = 5.369 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.517 ns ( 28.25 % )
            Info: Total interconnect delay = 3.852 ns ( 71.75 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.402 ns
Info: Clock "senzor_5" has Internal fmax of 207.51 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 4.819 ns)
    Info: + Longest register to register delay is 3.391 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(0.407 ns) + CELL(0.621 ns) = 1.028 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.114 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.200 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.286 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.792 ns; Loc. = LCCOMB_X19_Y10_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 7: + IC(0.372 ns) + CELL(0.366 ns) = 2.530 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~18'
        Info: 8: + IC(0.655 ns) + CELL(0.206 ns) = 3.391 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.957 ns ( 57.71 % )
        Info: Total interconnect delay = 1.434 ns ( 42.29 % )
    Info: - Smallest clock skew is -0.026 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 5.047 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(1.355 ns) + CELL(0.366 ns) = 2.656 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 3.344 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.337 ns) + CELL(0.366 ns) = 5.047 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.667 ns ( 33.03 % )
            Info: Total interconnect delay = 3.380 ns ( 66.97 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 5.073 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(1.355 ns) + CELL(0.366 ns) = 2.656 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 3.344 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.363 ns) + CELL(0.366 ns) = 5.073 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.667 ns ( 32.86 % )
            Info: Total interconnect delay = 3.406 ns ( 67.14 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.402 ns
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Selectie_proba:inst1|circuit[1]" and destination pin or register "Selectie_proba:inst1|circuit[1]" for clock "clk" (Hold time is 223 ps)
    Info: + Largest clock skew is 0.722 ns
        Info: + Longest clock path from clock "clk" to destination register is 21.646 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.044 ns) + CELL(0.970 ns) = 4.608 ns; Loc. = LCFF_X3_Y6_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(0.399 ns) + CELL(0.970 ns) = 5.977 ns; Loc. = LCFF_X3_Y6_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(1.033 ns) + CELL(0.970 ns) = 7.980 ns; Loc. = LCFF_X4_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(2.109 ns) + CELL(0.970 ns) = 11.059 ns; Loc. = LCFF_X21_Y5_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
            Info: 7: + IC(0.402 ns) + CELL(0.970 ns) = 12.431 ns; Loc. = LCFF_X21_Y5_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
            Info: 8: + IC(1.111 ns) + CELL(0.970 ns) = 14.512 ns; Loc. = LCFF_X22_Y7_N29; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
            Info: 9: + IC(0.408 ns) + CELL(0.970 ns) = 15.890 ns; Loc. = LCFF_X22_Y7_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
            Info: 10: + IC(1.072 ns) + CELL(0.970 ns) = 17.932 ns; Loc. = LCFF_X24_Y7_N25; Fanout = 2; REG Node = 'debouncing:inst5|inst'
            Info: 11: + IC(0.468 ns) + CELL(0.647 ns) = 19.047 ns; Loc. = LCCOMB_X24_Y7_N6; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
            Info: 12: + IC(1.080 ns) + CELL(0.000 ns) = 20.127 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
            Info: 13: + IC(0.853 ns) + CELL(0.666 ns) = 21.646 ns; Loc. = LCFF_X20_Y10_N1; Fanout = 13; REG Node = 'Selectie_proba:inst1|circuit[1]'
            Info: Total cell delay = 11.143 ns ( 51.48 % )
            Info: Total interconnect delay = 10.503 ns ( 48.52 % )
        Info: - Shortest clock path from clock "clk" to source register is 20.924 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.044 ns) + CELL(0.970 ns) = 4.608 ns; Loc. = LCFF_X3_Y6_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(0.399 ns) + CELL(0.970 ns) = 5.977 ns; Loc. = LCFF_X3_Y6_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(1.033 ns) + CELL(0.970 ns) = 7.980 ns; Loc. = LCFF_X4_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(2.109 ns) + CELL(0.970 ns) = 11.059 ns; Loc. = LCFF_X21_Y5_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
            Info: 7: + IC(0.402 ns) + CELL(0.970 ns) = 12.431 ns; Loc. = LCFF_X21_Y5_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
            Info: 8: + IC(1.111 ns) + CELL(0.970 ns) = 14.512 ns; Loc. = LCFF_X22_Y7_N29; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
            Info: 9: + IC(0.408 ns) + CELL(0.970 ns) = 15.890 ns; Loc. = LCFF_X22_Y7_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
            Info: 10: + IC(1.072 ns) + CELL(0.970 ns) = 17.932 ns; Loc. = LCFF_X24_Y7_N7; Fanout = 1; REG Node = 'debouncing:inst5|inst1'
            Info: 11: + IC(0.000 ns) + CELL(0.393 ns) = 18.325 ns; Loc. = LCCOMB_X24_Y7_N6; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
            Info: 12: + IC(1.080 ns) + CELL(0.000 ns) = 19.405 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
            Info: 13: + IC(0.853 ns) + CELL(0.666 ns) = 20.924 ns; Loc. = LCFF_X20_Y10_N1; Fanout = 13; REG Node = 'Selectie_proba:inst1|circuit[1]'
            Info: Total cell delay = 10.889 ns ( 52.04 % )
            Info: Total interconnect delay = 10.035 ns ( 47.96 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y10_N1; Fanout = 13; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X20_Y10_N0; Fanout = 1; COMB Node = 'Selectie_proba:inst1|circuit[1]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X20_Y10_N1; Fanout = 13; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "senzor_4" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Logica_miscare:inst6|dreapta" and destination pin or register "Logica_miscare:inst6|factor_dc_driverA[4]" for clock "senzor_4" (Hold time is 1.515 ns)
    Info: + Largest clock skew is 3.292 ns
        Info: + Longest clock path from clock "senzor_4" to destination register is 6.189 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
            Info: 2: + IC(1.910 ns) + CELL(0.206 ns) = 3.061 ns; Loc. = LCCOMB_X22_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(1.392 ns) + CELL(0.000 ns) = 4.453 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl'
            Info: 4: + IC(1.370 ns) + CELL(0.366 ns) = 6.189 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
            Info: Total cell delay = 1.517 ns ( 24.51 % )
            Info: Total interconnect delay = 4.672 ns ( 75.49 % )
        Info: - Shortest clock path from clock "senzor_4" to source register is 2.897 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
            Info: 2: + IC(1.009 ns) + CELL(0.370 ns) = 2.324 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
            Info: 3: + IC(0.367 ns) + CELL(0.206 ns) = 2.897 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
            Info: Total cell delay = 1.521 ns ( 52.50 % )
            Info: Total interconnect delay = 1.376 ns ( 47.50 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.777 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: 2: + IC(0.404 ns) + CELL(0.202 ns) = 0.606 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
        Info: 3: + IC(0.402 ns) + CELL(0.206 ns) = 1.214 ns; Loc. = LCCOMB_X27_Y11_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[4]~4'
        Info: 4: + IC(0.357 ns) + CELL(0.206 ns) = 1.777 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
        Info: Total cell delay = 0.614 ns ( 34.55 % )
        Info: Total interconnect delay = 1.163 ns ( 65.45 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "senzor_2" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Logica_miscare:inst6|dreapta" and destination pin or register "Logica_miscare:inst6|factor_dc_driverA[4]" for clock "senzor_2" (Hold time is 1.479 ns)
    Info: + Largest clock skew is 3.256 ns
        Info: + Longest clock path from clock "senzor_2" to destination register is 6.377 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
            Info: 2: + IC(1.934 ns) + CELL(0.370 ns) = 3.249 ns; Loc. = LCCOMB_X22_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(1.392 ns) + CELL(0.000 ns) = 4.641 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl'
            Info: 4: + IC(1.370 ns) + CELL(0.366 ns) = 6.377 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
            Info: Total cell delay = 1.681 ns ( 26.36 % )
            Info: Total interconnect delay = 4.696 ns ( 73.64 % )
        Info: - Shortest clock path from clock "senzor_2" to source register is 3.121 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
            Info: 2: + IC(1.397 ns) + CELL(0.206 ns) = 2.548 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
            Info: 3: + IC(0.367 ns) + CELL(0.206 ns) = 3.121 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
            Info: Total cell delay = 1.357 ns ( 43.48 % )
            Info: Total interconnect delay = 1.764 ns ( 56.52 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.777 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: 2: + IC(0.404 ns) + CELL(0.202 ns) = 0.606 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
        Info: 3: + IC(0.402 ns) + CELL(0.206 ns) = 1.214 ns; Loc. = LCCOMB_X27_Y11_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[4]~4'
        Info: 4: + IC(0.357 ns) + CELL(0.206 ns) = 1.777 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
        Info: Total cell delay = 0.614 ns ( 34.55 % )
        Info: Total interconnect delay = 1.163 ns ( 65.45 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "senzor_3" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Logica_miscare:inst6|dreapta" and destination pin or register "Logica_miscare:inst6|factor_dc_driverA[4]" for clock "senzor_3" (Hold time is 1.657 ns)
    Info: + Largest clock skew is 3.434 ns
        Info: + Longest clock path from clock "senzor_3" to destination register is 6.624 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
            Info: 2: + IC(1.927 ns) + CELL(0.624 ns) = 3.496 ns; Loc. = LCCOMB_X22_Y8_N16; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(1.392 ns) + CELL(0.000 ns) = 4.888 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl'
            Info: 4: + IC(1.370 ns) + CELL(0.366 ns) = 6.624 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
            Info: Total cell delay = 1.935 ns ( 29.21 % )
            Info: Total interconnect delay = 4.689 ns ( 70.79 % )
        Info: - Shortest clock path from clock "senzor_3" to source register is 3.190 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
            Info: 2: + IC(1.021 ns) + CELL(0.651 ns) = 2.617 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
            Info: 3: + IC(0.367 ns) + CELL(0.206 ns) = 3.190 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
            Info: Total cell delay = 1.802 ns ( 56.49 % )
            Info: Total interconnect delay = 1.388 ns ( 43.51 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.777 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: 2: + IC(0.404 ns) + CELL(0.202 ns) = 0.606 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
        Info: 3: + IC(0.402 ns) + CELL(0.206 ns) = 1.214 ns; Loc. = LCCOMB_X27_Y11_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[4]~4'
        Info: 4: + IC(0.357 ns) + CELL(0.206 ns) = 1.777 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
        Info: Total cell delay = 0.614 ns ( 34.55 % )
        Info: Total interconnect delay = 1.163 ns ( 65.45 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Logica_miscare:inst6|dreapta" (data pin = "senzor_2", clock pin = "senzor_4") is 5.406 ns
    Info: + Longest pin to register delay is 7.070 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
        Info: 2: + IC(5.759 ns) + CELL(0.366 ns) = 7.070 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.311 ns ( 18.54 % )
        Info: Total interconnect delay = 5.759 ns ( 81.46 % )
    Info: + Micro setup delay of destination is 1.233 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 2.897 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
        Info: 2: + IC(1.009 ns) + CELL(0.370 ns) = 2.324 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.367 ns) + CELL(0.206 ns) = 2.897 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.521 ns ( 52.50 % )
        Info: Total interconnect delay = 1.376 ns ( 47.50 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Selectie_proba:inst1|circuit[0]" is 33.485 ns
    Info: + Longest clock path from clock "clk" to source register is 21.646 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.044 ns) + CELL(0.970 ns) = 4.608 ns; Loc. = LCFF_X3_Y6_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.399 ns) + CELL(0.970 ns) = 5.977 ns; Loc. = LCFF_X3_Y6_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(1.033 ns) + CELL(0.970 ns) = 7.980 ns; Loc. = LCFF_X4_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(2.109 ns) + CELL(0.970 ns) = 11.059 ns; Loc. = LCFF_X21_Y5_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.402 ns) + CELL(0.970 ns) = 12.431 ns; Loc. = LCFF_X21_Y5_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.111 ns) + CELL(0.970 ns) = 14.512 ns; Loc. = LCFF_X22_Y7_N29; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.408 ns) + CELL(0.970 ns) = 15.890 ns; Loc. = LCFF_X22_Y7_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(1.072 ns) + CELL(0.970 ns) = 17.932 ns; Loc. = LCFF_X24_Y7_N25; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.468 ns) + CELL(0.647 ns) = 19.047 ns; Loc. = LCCOMB_X24_Y7_N6; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(1.080 ns) + CELL(0.000 ns) = 20.127 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.853 ns) + CELL(0.666 ns) = 21.646 ns; Loc. = LCFF_X20_Y10_N3; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: Total cell delay = 11.143 ns ( 51.48 % )
        Info: Total interconnect delay = 10.503 ns ( 48.52 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 11.535 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y10_N3; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 2: + IC(0.460 ns) + CELL(0.505 ns) = 0.965 ns; Loc. = LCCOMB_X20_Y10_N28; Fanout = 2; COMB Node = 'Selectie_proba:inst1|Decoder0~0'
        Info: 3: + IC(0.701 ns) + CELL(0.370 ns) = 2.036 ns; Loc. = LCCOMB_X20_Y10_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~3'
        Info: 4: + IC(0.399 ns) + CELL(0.615 ns) = 3.050 ns; Loc. = LCCOMB_X20_Y10_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~6'
        Info: 5: + IC(1.823 ns) + CELL(0.319 ns) = 5.192 ns; Loc. = LCCOMB_X26_Y11_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~4'
        Info: 6: + IC(3.107 ns) + CELL(3.236 ns) = 11.535 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 5.045 ns ( 43.74 % )
        Info: Total interconnect delay = 6.490 ns ( 56.26 % )
Info: Longest tpd from source pin "senzon_1" to destination pin "B_IN4_D1" is 17.760 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
    Info: 2: + IC(6.664 ns) + CELL(0.624 ns) = 8.233 ns; Loc. = LCCOMB_X20_Y10_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~4'
    Info: 3: + IC(0.672 ns) + CELL(0.370 ns) = 9.275 ns; Loc. = LCCOMB_X20_Y10_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~6'
    Info: 4: + IC(1.823 ns) + CELL(0.319 ns) = 11.417 ns; Loc. = LCCOMB_X26_Y11_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~4'
    Info: 5: + IC(3.107 ns) + CELL(3.236 ns) = 17.760 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
    Info: Total cell delay = 5.494 ns ( 30.93 % )
    Info: Total interconnect delay = 12.266 ns ( 69.07 % )
Info: th for register "debouncing:inst16|inst" (data pin = "buton_START_STOP", clock pin = "clk") is 10.670 ns
    Info: + Longest clock path from clock "clk" to destination register is 17.628 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y6_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.044 ns) + CELL(0.970 ns) = 4.608 ns; Loc. = LCFF_X3_Y6_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.399 ns) + CELL(0.970 ns) = 5.977 ns; Loc. = LCFF_X3_Y6_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(1.033 ns) + CELL(0.970 ns) = 7.980 ns; Loc. = LCFF_X4_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(2.109 ns) + CELL(0.970 ns) = 11.059 ns; Loc. = LCFF_X21_Y5_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.402 ns) + CELL(0.970 ns) = 12.431 ns; Loc. = LCFF_X21_Y5_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.111 ns) + CELL(0.970 ns) = 14.512 ns; Loc. = LCFF_X22_Y7_N29; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.408 ns) + CELL(0.970 ns) = 15.890 ns; Loc. = LCFF_X22_Y7_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(1.072 ns) + CELL(0.666 ns) = 17.628 ns; Loc. = LCFF_X24_Y7_N29; Fanout = 2; REG Node = 'debouncing:inst16|inst'
        Info: Total cell delay = 9.526 ns ( 54.04 % )
        Info: Total interconnect delay = 8.102 ns ( 45.96 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.264 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'buton_START_STOP'
        Info: 2: + IC(6.015 ns) + CELL(0.206 ns) = 7.156 ns; Loc. = LCCOMB_X24_Y7_N28; Fanout = 1; COMB Node = 'debouncing:inst16|inst~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.264 ns; Loc. = LCFF_X24_Y7_N29; Fanout = 2; REG Node = 'debouncing:inst16|inst'
        Info: Total cell delay = 1.249 ns ( 17.19 % )
        Info: Total interconnect delay = 6.015 ns ( 82.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Mon May 13 22:19:46 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


