module viterbi_decoder_tb;
  reg [1:0]y;
  reg clk,reset;
  wire x;
  viterbi_decoder a1(y,clk,reset,x);
  always #5 clk=~clk;
  initial
  begin
  clk=1;
  end
  initial
  begin //Giving output from sample convolutional encoder testbench as input
  #10 reset=1;y=2'b11;
  #10 reset=0;y=2'b01;
  #10 reset=0;y=2'b01;
  #10 reset=0;y=2'b00;
  #10 reset=0;y=2'b10;
  #10 reset=0;y=2'b11;
  #10 reset=0;y=2'b11;
  #10 reset=0;y=2'b10;
  #10 reset=0;y=2'b00;
  #10 $finish;
  end
  endmodule 
