$date
	Wed May  8 13:28:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module CMOSNor_tb $end
$var wire 1 ! Out $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 & connect1 $end
$var wire 1 ' gnd $end
$var wire 1 " in_1 $end
$var wire 1 # in_2 $end
$var wire 1 ! out $end
$var wire 1 ( vdd $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
0'
1&
0%
0$
0#
0"
1!
$end
#10
0!
z&
1#
1%
1$
#20
0$
#30
1&
0#
1"
1$
#40
0$
#50
z&
1#
1$
#60
0$
#70
1!
1&
0#
0"
1$
#80
0$
#90
0!
z&
1#
1$
#100
0$
#110
1&
0#
1"
1$
#120
0$
#130
1!
0"
1&
0#
0%
1$
#140
0$
#150
1$
