// Seed: 3743157359
module module_0 (
    output uwire id_0,
    output wor   id_1,
    input  wor   id_2
);
  logic id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd48
) (
    input  uwire id_0,
    input  tri1  id_1,
    input  wor   id_2,
    input  tri   id_3,
    output tri1  id_4,
    input  uwire _id_5,
    input  tri   id_6,
    output tri   id_7
    , id_10,
    output wor   id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3
  );
  parameter id_12 = ~1;
  wire id_13;
  wire [1 : id_5  +  id_5] id_14;
  assign id_10 = id_5;
  assign id_10[-1] = -1;
endmodule
