<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Spi Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Spi Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___s_p_i.html">Serial Peripheral Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> hardware registers.  
 <a href="struct_spi.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component__spi_8h_source.html">component_spi.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a2afcd7d531db13e01a71019d9836645f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_spi.html#a2afcd7d531db13e01a71019d9836645f">SPI_CR</a></td></tr>
<tr class="memdesc:a2afcd7d531db13e01a71019d9836645f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x00) Control Register  <a href="#a2afcd7d531db13e01a71019d9836645f">More...</a><br /></td></tr>
<tr class="separator:a2afcd7d531db13e01a71019d9836645f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcb78d149ca46734cca20e92fe5c5df3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_spi.html#adcb78d149ca46734cca20e92fe5c5df3">SPI_MR</a></td></tr>
<tr class="memdesc:adcb78d149ca46734cca20e92fe5c5df3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x04) Mode Register  <a href="#adcb78d149ca46734cca20e92fe5c5df3">More...</a><br /></td></tr>
<tr class="separator:adcb78d149ca46734cca20e92fe5c5df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad863a97aff5b0105ec7b7832c9c9d5b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_spi.html#ad863a97aff5b0105ec7b7832c9c9d5b9">SPI_RDR</a></td></tr>
<tr class="memdesc:ad863a97aff5b0105ec7b7832c9c9d5b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x08) Receive Data Register  <a href="#ad863a97aff5b0105ec7b7832c9c9d5b9">More...</a><br /></td></tr>
<tr class="separator:ad863a97aff5b0105ec7b7832c9c9d5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e44fe8f0a485ebcfafafdfe4050479f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_spi.html#a1e44fe8f0a485ebcfafafdfe4050479f">SPI_TDR</a></td></tr>
<tr class="memdesc:a1e44fe8f0a485ebcfafafdfe4050479f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x0C) Transmit Data Register  <a href="#a1e44fe8f0a485ebcfafafdfe4050479f">More...</a><br /></td></tr>
<tr class="separator:a1e44fe8f0a485ebcfafafdfe4050479f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24bb51b14e9aaaa521f4950a07751b17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_spi.html#a24bb51b14e9aaaa521f4950a07751b17">SPI_SR</a></td></tr>
<tr class="memdesc:a24bb51b14e9aaaa521f4950a07751b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x10) Status Register  <a href="#a24bb51b14e9aaaa521f4950a07751b17">More...</a><br /></td></tr>
<tr class="separator:a24bb51b14e9aaaa521f4950a07751b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5604935df74754cb0a89f2a46fcb97a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_spi.html#a5604935df74754cb0a89f2a46fcb97a4">SPI_IER</a></td></tr>
<tr class="memdesc:a5604935df74754cb0a89f2a46fcb97a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x14) Interrupt Enable Register  <a href="#a5604935df74754cb0a89f2a46fcb97a4">More...</a><br /></td></tr>
<tr class="separator:a5604935df74754cb0a89f2a46fcb97a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9190864c23e0427361aa31fb882eeb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_spi.html#ad9190864c23e0427361aa31fb882eeb6">SPI_IDR</a></td></tr>
<tr class="memdesc:ad9190864c23e0427361aa31fb882eeb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x18) Interrupt Disable Register  <a href="#ad9190864c23e0427361aa31fb882eeb6">More...</a><br /></td></tr>
<tr class="separator:ad9190864c23e0427361aa31fb882eeb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f2cc5c2caaf4e2c2a24b98500163dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_spi.html#a94f2cc5c2caaf4e2c2a24b98500163dd">SPI_IMR</a></td></tr>
<tr class="memdesc:a94f2cc5c2caaf4e2c2a24b98500163dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x1C) Interrupt Mask Register  <a href="#a94f2cc5c2caaf4e2c2a24b98500163dd">More...</a><br /></td></tr>
<tr class="separator:a94f2cc5c2caaf4e2c2a24b98500163dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a816fc033482391c1452898ef21cd9bd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_spi.html#a816fc033482391c1452898ef21cd9bd8">Reserved1</a> [4]</td></tr>
<tr class="separator:a816fc033482391c1452898ef21cd9bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0bd298a1135d99f57cd5a60eef8fa9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_spi.html#ac0bd298a1135d99f57cd5a60eef8fa9b">SPI_CSR</a> [4]</td></tr>
<tr class="memdesc:ac0bd298a1135d99f57cd5a60eef8fa9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x30) Chip Select Register  <a href="#ac0bd298a1135d99f57cd5a60eef8fa9b">More...</a><br /></td></tr>
<tr class="separator:ac0bd298a1135d99f57cd5a60eef8fa9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90761e443c4b22273a0ba201b3dba8c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_spi.html#a90761e443c4b22273a0ba201b3dba8c4">Reserved2</a> [41]</td></tr>
<tr class="separator:a90761e443c4b22273a0ba201b3dba8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d12adc5df003577b54648e1a95414f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_spi.html#a9d12adc5df003577b54648e1a95414f6">SPI_WPMR</a></td></tr>
<tr class="memdesc:a9d12adc5df003577b54648e1a95414f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0xE4) Write Protection Control Register  <a href="#a9d12adc5df003577b54648e1a95414f6">More...</a><br /></td></tr>
<tr class="separator:a9d12adc5df003577b54648e1a95414f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e6974ac3c1eb589979648a29c121aac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_spi.html#a7e6974ac3c1eb589979648a29c121aac">SPI_WPSR</a></td></tr>
<tr class="memdesc:a7e6974ac3c1eb589979648a29c121aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0xE8) Write Protection Status Register  <a href="#a7e6974ac3c1eb589979648a29c121aac">More...</a><br /></td></tr>
<tr class="separator:a7e6974ac3c1eb589979648a29c121aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component__spi_8h_source.html#l00046">46</a> of file <a class="el" href="component__spi_8h_source.html">component_spi.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a816fc033482391c1452898ef21cd9bd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a816fc033482391c1452898ef21cd9bd8">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__spi_8h_source.html#l00055">55</a> of file <a class="el" href="component__spi_8h_source.html">component_spi.h</a>.</p>

</div>
</div>
<a id="a90761e443c4b22273a0ba201b3dba8c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90761e443c4b22273a0ba201b3dba8c4">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[41]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__spi_8h_source.html#l00057">57</a> of file <a class="el" href="component__spi_8h_source.html">component_spi.h</a>.</p>

</div>
</div>
<a id="a2afcd7d531db13e01a71019d9836645f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2afcd7d531db13e01a71019d9836645f">&#9670;&nbsp;</a></span>SPI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SPI_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x00) Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__spi_8h_source.html#l00047">47</a> of file <a class="el" href="component__spi_8h_source.html">component_spi.h</a>.</p>

</div>
</div>
<a id="ac0bd298a1135d99f57cd5a60eef8fa9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0bd298a1135d99f57cd5a60eef8fa9b">&#9670;&nbsp;</a></span>SPI_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SPI_CSR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x30) Chip Select Register </p>

<p class="definition">Definition at line <a class="el" href="component__spi_8h_source.html#l00056">56</a> of file <a class="el" href="component__spi_8h_source.html">component_spi.h</a>.</p>

</div>
</div>
<a id="ad9190864c23e0427361aa31fb882eeb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9190864c23e0427361aa31fb882eeb6">&#9670;&nbsp;</a></span>SPI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SPI_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x18) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__spi_8h_source.html#l00053">53</a> of file <a class="el" href="component__spi_8h_source.html">component_spi.h</a>.</p>

</div>
</div>
<a id="a5604935df74754cb0a89f2a46fcb97a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5604935df74754cb0a89f2a46fcb97a4">&#9670;&nbsp;</a></span>SPI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SPI_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x14) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__spi_8h_source.html#l00052">52</a> of file <a class="el" href="component__spi_8h_source.html">component_spi.h</a>.</p>

</div>
</div>
<a id="a94f2cc5c2caaf4e2c2a24b98500163dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94f2cc5c2caaf4e2c2a24b98500163dd">&#9670;&nbsp;</a></span>SPI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SPI_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x1C) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__spi_8h_source.html#l00054">54</a> of file <a class="el" href="component__spi_8h_source.html">component_spi.h</a>.</p>

</div>
</div>
<a id="adcb78d149ca46734cca20e92fe5c5df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcb78d149ca46734cca20e92fe5c5df3">&#9670;&nbsp;</a></span>SPI_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SPI_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x04) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__spi_8h_source.html#l00048">48</a> of file <a class="el" href="component__spi_8h_source.html">component_spi.h</a>.</p>

</div>
</div>
<a id="ad863a97aff5b0105ec7b7832c9c9d5b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad863a97aff5b0105ec7b7832c9c9d5b9">&#9670;&nbsp;</a></span>SPI_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SPI_RDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x08) Receive Data Register </p>

<p class="definition">Definition at line <a class="el" href="component__spi_8h_source.html#l00049">49</a> of file <a class="el" href="component__spi_8h_source.html">component_spi.h</a>.</p>

</div>
</div>
<a id="a24bb51b14e9aaaa521f4950a07751b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24bb51b14e9aaaa521f4950a07751b17">&#9670;&nbsp;</a></span>SPI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SPI_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x10) Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__spi_8h_source.html#l00051">51</a> of file <a class="el" href="component__spi_8h_source.html">component_spi.h</a>.</p>

</div>
</div>
<a id="a1e44fe8f0a485ebcfafafdfe4050479f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e44fe8f0a485ebcfafafdfe4050479f">&#9670;&nbsp;</a></span>SPI_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SPI_TDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0x0C) Transmit Data Register </p>

<p class="definition">Definition at line <a class="el" href="component__spi_8h_source.html#l00050">50</a> of file <a class="el" href="component__spi_8h_source.html">component_spi.h</a>.</p>

</div>
</div>
<a id="a9d12adc5df003577b54648e1a95414f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d12adc5df003577b54648e1a95414f6">&#9670;&nbsp;</a></span>SPI_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SPI_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0xE4) Write Protection Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__spi_8h_source.html#l00058">58</a> of file <a class="el" href="component__spi_8h_source.html">component_spi.h</a>.</p>

</div>
</div>
<a id="a7e6974ac3c1eb589979648a29c121aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e6974ac3c1eb589979648a29c121aac">&#9670;&nbsp;</a></span>SPI_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SPI_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_spi.html" title="Spi hardware registers. ">Spi</a> Offset: 0xE8) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__spi_8h_source.html#l00059">59</a> of file <a class="el" href="component__spi_8h_source.html">component_spi.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__spi_8h_source.html">component_spi.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:22 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
