# Makefile for 'school' executable

# Compiler
CC ?= gcc

# Source files
SRC = main.c file1.c file2.c  # Add your source files here

# Object files
OBJS = $(SRC:.c=.o)

# Target executable
TARGET = school

# Rule to build the executable
all: $(TARGET)

$(TARGET): $(OBJS)
	$(CC) -o $@ $(OBJS)

# Rule to build object files from source files
%.o: %.c
	$(CC) -c $< -o $@

# Clean rule to remove generated files
clean:
	rm -f $(OBJS) $(TARGET)
